# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 960 6.4e-05 4096 140 2420 271360 72.5402 55.6173 3128.33 1676.99 4933.61 4933.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1600 6.4e-05 512 400 310 264192 14.0026 6.7129 49.9329 209.097 279.934 280.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 710 0.000128 4096 195 7650 102912 38.6178 28.3453 3722.38 838.851 4628.31 4628.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 340 0.001024 4096 82 2570 7360 2.72765 69.5523 166.376 238.699 238.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 960 6.4e-05 4096 140 2420 271296 72.7372 55.7327 3530.39 1674.73 5333.71 5333.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1600 6.4e-05 512 400 310 264960 13.9604 6.71699 57.6104 208.734 287.218 287.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 710 0.000128 4096 195 7650 102816 38.6888 28.3872 4382.92 837.827 5287.93 5288.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 340 0.001024 4096 82 2570 7344 2.7279 79.7763 165.077 247.625 247.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 960 6.4e-05 4096 140 2420 271360 72.5214 55.6885 3689.07 1677.27 5494.66 5494.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1600 6.4e-05 512 400 310 266240 13.9616 6.72064 60.6608 209.826 291.356 291.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 710 0.000128 4096 195 7650 102720 38.5789 28.3853 4539.86 839.063 5446 5446.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 340 0.001024 4096 82 2570 7360 2.73341 83.5339 164.002 250.314 250.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 960 6.4e-05 4096 140 2420 271104 72.4258 55.614 3437.27 1675.07 5240.5 5240.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1600 6.4e-05 512 400 310 264192 13.8874 6.68058 55.9932 208.261 285.015 285.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 710 0.000128 4096 195 7650 102528 38.4856 28.3375 4224.54 836.957 5128.43 5128.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 340 0.001024 4096 82 2570 7296 2.72557 77.2116 164.697 244.679 244.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 960 6.4e-05 4096 140 2420 271200 73.068 55.767 3474.99 1677.99 5281.93 5282.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1600 6.4e-05 512 400 310 262400 14.0538 6.70515 56.329 208.543 285.825 285.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 710 0.000128 4096 195 7650 102800 38.7995 28.4081 4281.87 838.27 5187.45 5187.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 340 0.001024 4096 82 2570 7300 2.72269 78.183 164.661 245.611 245.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 960 6.4e-05 4096 140 2420 271040 72.5634 55.6789 3550.54 1675.47 5354.37 5354.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1600 6.4e-05 512 400 310 265216 13.9854 6.7216 58.5505 209.298 288.75 288.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 710 0.000128 4096 195 7650 102592 38.55 28.3656 4364.63 837.102 5268.75 5268.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 340 0.001024 4096 82 2570 7280 2.72736 79.8005 164.375 246.946 247.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 960 6.4e-05 4096 140 2420 270720 72.7563 55.7158 3573.22 1674.38 5376.2 5376.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1600 6.4e-05 512 400 310 264960 13.9674 6.71987 58.8973 208.82 288.603 288.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 710 0.000128 4096 195 7650 102720 38.683 28.3819 4412.63 837.714 5317.52 5317.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 340 0.001024 4096 82 2570 7320 2.72787 80.4762 164.557 247.808 247.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 960 6.4e-05 4096 140 2420 271360 72.5361 55.6168 3463.31 1676.38 5267.96 5268.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1600 6.4e-05 512 400 310 262144 14.0655 6.70579 56.1834 208.994 286.14 286.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 710 0.000128 4096 195 7650 102400 38.4719 28.3162 4250.16 835.941 5153 5153.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 340 0.001024 4096 82 2570 7296 2.72998 77.785 162.33 242.889 242.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 960 6.4e-05 4096 140 2420 270336 72.5613 55.6097 3485.64 1673.54 5287.48 5287.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1600 6.4e-05 512 400 310 258048 13.931 6.61709 55.8528 206.262 282.86 283.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 710 0.000128 4096 195 7650 102144 38.5584 28.3294 4286.38 837.528 5190.9 5191.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 340 0.001024 4096 82 2570 7104 2.71142 76.1344 163.775 242.667 242.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 960 6.4e-05 4096 140 2420 270400 72.7716 55.7107 3701.65 1674.34 5504.58 5504.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1600 6.4e-05 512 400 310 256000 14.0819 6.62938 59.0419 206.24 286.182 286.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 710 0.000128 4096 195 7650 102400 38.692 28.3847 4593.22 837.903 5498.31 5498.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 340 0.001024 4096 82 2570 7200 2.72906 81.664 163.308 247.745 247.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 960 6.4e-05 4096 140 2420 270336 72.2723 55.5663 4344.12 1671.64 6143.71 6143.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1600 6.4e-05 512 400 310 262144 14.0832 6.71277 71.467 209.095 301.55 301.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 710 0.000128 4096 195 7650 102400 38.4737 28.3147 5331.4 837.379 6235.68 6235.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 340 0.001024 4096 82 2570 7168 2.72998 90.8886 162.81 256.473 256.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 960 6.4e-05 4096 140 2415 271360 72.7408 55.6022 5663.22 1676.33 7468.02 7468.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1600 6.4e-05 512 400 315 267264 13.9083 6.72198 61.9977 209.623 292.444 292.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 710 0.000128 4096 195 7650 102912 38.5354 28.3384 3749.52 838.13 4654.64 4654.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 340 0.001024 4096 82 2580 7360 2.73203 68.51 165.835 237.124 237.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 960 6.4e-05 4096 140 2415 271200 72.8957 55.7284 3050.43 1677.03 4856.2 4856.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1600 6.4e-05 512 400 315 267520 13.9377 6.73414 59.1953 209.788 289.842 290.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 710 0.000128 4096 195 7650 102880 38.7752 28.3832 3766.79 839.49 4673.55 4673.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 340 0.001024 4096 82 2580 7360 2.73613 69.3658 165.622 237.767 237.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 960 6.4e-05 4096 140 2415 271296 72.6408 55.6731 3045.71 1677.01 4851.16 4851.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1600 6.4e-05 512 400 315 267264 13.8956 6.72525 51.6798 209.399 281.892 282.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 710 0.000128 4096 195 7650 102720 38.608 28.3567 3748.6 838.362 4654.04 4654.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 340 0.001024 4096 82 2580 7344 2.72848 68.3128 164.545 235.632 235.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 960 6.4e-05 4096 140 2415 271040 72.8433 55.7206 3111.45 1675.42 4915.56 4915.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1600 6.4e-05 512 400 315 267008 13.954 6.72726 52.3078 209.289 282.469 282.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 710 0.000128 4096 195 7650 102816 38.7426 28.3888 3832.11 838.028 4737.38 4737.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 340 0.001024 4096 82 2580 7336 2.73363 70.4548 165.611 238.844 238.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 960 6.4e-05 4096 140 2415 271104 72.5764 55.6181 3189.28 1677.19 4994.78 4994.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1600 6.4e-05 512 400 315 266240 13.8862 6.7048 53.3168 209.126 283.225 283.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 710 0.000128 4096 195 7650 102912 38.5564 28.3624 3813.85 838.922 4719.81 4719.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 340 0.001024 4096 82 2580 7296 2.72589 71.4808 164.445 238.694 238.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 960 6.4e-05 4096 140 2415 271008 72.7215 55.7373 3577.12 1674.96 5380.66 5380.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1600 6.4e-05 512 400 315 264960 13.9597 6.71587 60.6678 208.767 290.301 290.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 710 0.000128 4096 195 7650 102816 38.6422 28.3935 4417.03 837.911 5322.09 5322.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 340 0.001024 4096 82 2580 7272 2.71974 80.9391 155.04 238.744 238.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 960 6.4e-05 4096 140 2415 271040 72.5485 55.7088 3490.3 1675.24 5293.91 5294.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1600 6.4e-05 512 400 315 266240 13.9704 6.7217 59.2862 210.068 290.233 290.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 710 0.000128 4096 195 7650 102720 38.5752 28.3976 4304.77 838.087 5209.93 5210.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 340 0.001024 4096 82 2580 7280 2.72384 79.0987 164.636 246.503 246.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 960 6.4e-05 4096 140 2415 271104 72.362 55.6114 3717.59 1676.26 5521.94 5522.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1600 6.4e-05 512 400 315 264192 13.8695 6.68662 63.0362 208.407 292.19 292.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 710 0.000128 4096 195 7650 102528 38.4846 28.3316 4566.12 837.772 5470.82 5470.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 340 0.001024 4096 82 2580 7296 2.73203 84.4983 163.214 250.488 250.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 960 6.4e-05 4096 140 2415 271200 72.9351 55.761 3692.26 1677.87 5498.95 5499.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1600 6.4e-05 512 400 315 265600 13.8947 6.70749 63.015 208.552 292.361 292.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 710 0.000128 4096 195 7650 102400 38.848 28.4166 4526.63 838.352 5432.36 5432.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 340 0.001024 4096 82 2580 7300 2.73395 83.8474 164.475 251.1 251.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 960 6.4e-05 4096 140 2415 271040 72.5451 55.681 3723.69 1676.91 5528.94 5529.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1600 6.4e-05 512 400 315 265216 13.96 6.71894 63.2932 209.473 293.639 293.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 710 0.000128 4096 195 7650 102592 38.5236 28.3546 4576.43 837.818 5481.24 5481.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 340 0.001024 4096 82 2580 7280 2.73242 83.9516 164.239 250.967 251.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 960 6.4e-05 4096 140 2415 270720 72.7324 55.7309 3669.64 1675.56 5473.79 5473.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1600 6.4e-05 512 400 315 264960 13.9485 6.72154 62.1032 208.962 291.923 292.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 710 0.000128 4096 195 7650 102720 38.6478 28.3736 4528.01 839.482 5434.62 5434.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 340 0.001024 4096 82 2580 7200 2.71597 82.1932 166.336 251.29 251.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 960 6.4e-05 4096 140 2415 270848 72.5573 55.6335 3521.65 1677.11 5327.07 5327.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1600 6.4e-05 512 400 315 266240 13.8559 6.70925 59.7747 209.117 289.643 289.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 710 0.000128 4096 195 7650 102400 38.4801 28.3197 4324.34 837.684 5228.94 5229.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 340 0.001024 4096 82 2580 7168 2.71814 78.2561 163.732 244.752 244.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 960 6.4e-05 4096 140 2415 270336 72.5315 55.6098 4068.88 1674.94 5872.08 5872.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1600 6.4e-05 512 400 315 258048 13.9506 6.61446 67.9991 206.435 295.194 295.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 710 0.000128 4096 195 7650 102144 38.5286 28.3304 4987.12 839.383 5893.48 5893.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 340 0.001024 4096 82 2580 7104 2.71472 89.1215 163.67 255.549 255.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 960 6.4e-05 4096 140 2415 270400 72.755 55.7056 4093.54 1675.98 5898.1 5898.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1600 6.4e-05 512 400 315 262400 13.7502 6.63811 69.4315 206.442 296.452 296.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 710 0.000128 4096 195 7650 102400 38.6774 28.3869 5072.72 839.513 5979.41 5979.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 340 0.001024 4096 82 2580 7200 2.73408 90.7587 163.283 256.818 256.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 960 6.4e-05 4096 140 2415 269312 72.4885 55.5847 3732.6 1670.75 5531.54 5531.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1600 6.4e-05 512 400 315 262144 14.07 6.70854 63.351 209.01 293.331 293.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 710 0.000128 4096 195 7650 102400 38.4859 28.3279 4602.43 836.238 5505.59 5505.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 340 0.001024 4096 82 2580 6912 2.70179 77.5437 161.659 241.952 242.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 960 6.4e-05 4096 140 2420 271488 72.514 55.6154 2884.02 1676.07 4688.33 4688.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1600 6.4e-05 512 400 320 261120 14.2425 6.71334 58.2653 209.588 288.997 289.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 710 0.000128 4096 195 7660 102784 38.5208 28.3377 3520.24 838.008 4425.22 4425.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 340 0.001024 4096 82 2580 7360 2.73043 64.4031 164.526 231.704 231.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 960 6.4e-05 4096 140 2420 271360 72.8023 55.7323 3206.22 1676.67 5011.53 5011.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1600 6.4e-05 512 400 320 261120 14.2894 6.72986 61.6527 209.748 292.608 292.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 710 0.000128 4096 195 7660 102880 38.7301 28.3995 3962.56 838.615 4868.4 4868.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 340 0.001024 4096 82 2580 7360 2.73398 72.9641 165.457 241.199 241.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 960 6.4e-05 4096 140 2420 271488 72.5334 55.6707 2984.92 1676.07 4789.3 4789.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1600 6.4e-05 512 400 320 259584 14.314 6.71741 50.2808 209.284 280.785 280.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 710 0.000128 4096 195 7660 102720 38.5931 28.3749 3673.78 837.816 4578.68 4578.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 340 0.001024 4096 82 2580 7344 2.73462 67.3341 165.5 235.623 235.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 960 6.4e-05 4096 140 2420 271264 72.7807 55.722 3048.36 1676.77 4853.75 4853.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1600 6.4e-05 512 400 320 259840 14.332 6.7312 50.8817 209.46 281.592 281.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 710 0.000128 4096 195 7660 102816 38.6904 28.3914 3730.15 838.777 4636.12 4636.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 340 0.001024 4096 82 2580 7336 2.72928 68.7227 164.094 235.59 235.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 960 6.4e-05 4096 140 2420 271360 72.5221 55.6036 3093.65 1675.26 4897.15 4897.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1600 6.4e-05 512 400 320 260096 14.2094 6.7096 51.3472 208.878 281.333 281.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 710 0.000128 4096 195 7660 102656 38.5861 28.3447 3688.32 838.038 4593.4 4593.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 340 0.001024 4096 82 2580 7296 2.7199 69.3473 163.803 235.912 235.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 960 6.4e-05 4096 140 2420 271296 72.6083 55.7111 3745.82 1676.13 5550.39 5550.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1600 6.4e-05 512 400 320 258048 14.3244 6.71139 62.7977 208.901 292.923 293.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 710 0.000128 4096 195 7660 102816 38.6456 28.3802 4617.74 838.319 5523.19 5523.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 340 0.001024 4096 82 2580 7272 2.72058 84.7464 163.093 250.604 250.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 960 6.4e-05 4096 140 2420 271296 72.4274 55.6564 2603.05 1675.6 4406.85 4406.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1600 6.4e-05 512 400 320 253440 14.3442 6.65395 43.3366 207.304 271.834 271.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 710 0.000128 4096 195 7660 102528 38.5663 28.375 3199.96 838.341 4105.35 4105.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 340 0.001024 4096 82 2580 7200 2.72221 58.1749 165.139 226.079 226.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 960 6.4e-05 4096 140 2420 271360 72.4951 55.7015 3634.31 1677.24 5439.86 5439.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1600 6.4e-05 512 400 320 261120 14.2414 6.72419 61.2053 209.821 292.18 292.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 710 0.000128 4096 195 7660 102720 38.5532 28.3773 4475.61 839.073 5381.72 5381.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 340 0.001024 4096 82 2580 7280 2.72118 81.9321 164.623 249.321 249.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 960 6.4e-05 4096 140 2420 271360 72.3793 55.6139 2534.02 1676.34 4338.47 4338.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1600 6.4e-05 512 400 320 261120 14.2409 6.71539 43.2717 209.711 274.134 274.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 710 0.000128 4096 195 7660 101760 38.4151 28.3075 3089.07 835.966 3991.87 3991.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 340 0.001024 4096 82 2580 7200 2.71923 56.7337 163.775 223.275 223.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 960 6.4e-05 4096 140 2420 271104 72.3821 55.6141 3411.28 1675.08 5214.47 5214.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1600 6.4e-05 512 400 320 258048 14.1982 6.68358 56.6023 208.26 285.941 286.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 710 0.000128 4096 195 7660 102528 38.4573 28.3313 4203.56 837.035 5107.49 5107.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 340 0.001024 4096 82 2580 7296 2.73005 77.4687 164.594 244.839 244.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 960 6.4e-05 4096 140 2420 270336 72.5161 55.6462 2413.84 1673.54 4215.65 4215.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1600 6.4e-05 512 400 320 251904 14.2932 6.61338 39.9613 206.264 267.318 267.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 710 0.000128 4096 195 7660 102144 38.5324 28.3389 2974.41 837.42 3878.81 3878.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 340 0.001024 4096 82 2580 7104 2.71389 53.6738 162.644 219.079 219.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 960 6.4e-05 4096 140 2420 271200 72.9311 55.7607 3544.22 1677.8 5350.83 5350.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1600 6.4e-05 512 400 320 259200 14.2199 6.70762 59.478 208.547 289.145 289.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 710 0.000128 4096 195 7660 102400 38.8096 28.418 4354.45 838.222 5260.01 5260.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 340 0.001024 4096 82 2580 7300 2.73267 80.5004 162.509 245.787 245.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 960 6.4e-05 4096 140 2420 270400 72.7674 55.71 2483.67 1674.83 4287.09 4287.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1600 6.4e-05 512 400 320 256000 14.0877 6.63037 41.8827 206.301 269.099 269.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 710 0.000128 4096 195 7660 102400 38.6899 28.387 3055.35 839.119 3961.66 3961.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 340 0.001024 4096 82 2580 7200 2.73309 56.0742 164.38 223.23 223.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 960 6.4e-05 4096 140 2420 271040 72.5219 55.6926 4503.57 1675.72 6307.62 6307.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1600 6.4e-05 512 400 320 258048 14.4008 6.72032 75.8182 209.336 306.468 306.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 710 0.000128 4096 195 7660 102592 38.5263 28.3651 5526.9 837.037 6430.94 6431.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 340 0.001024 4096 82 2580 7280 2.72672 101.7 163.126 267.599 267.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 960 6.4e-05 4096 140 2420 270592 72.3517 55.6093 2956.48 1674.86 4759.42 4759.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1600 6.4e-05 512 400 320 250880 14.4657 6.63741 49.099 207.116 277.507 277.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 710 0.000128 4096 195 7660 102144 38.4993 28.3174 3634.74 838.186 4539.85 4539.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 340 0.001024 4096 82 2580 7168 2.72451 63.5904 163.27 229.627 229.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 960 6.4e-05 4096 140 2420 270720 72.698 55.7213 4329.09 1675.2 6132.83 6132.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1600 6.4e-05 512 400 320 257280 14.4019 6.71872 72.6857 208.918 302.916 303.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 710 0.000128 4096 195 7660 102720 38.6336 28.3828 5333.88 837.992 6239.02 6239.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 340 0.001024 4096 82 2580 7200 2.71731 94.7717 162.833 260.367 260.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 960 6.4e-05 4096 140 2420 270720 72.5089 55.6851 2928.55 1676.21 4733.07 4733.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1600 6.4e-05 512 400 320 253440 14.1851 6.63014 48.5502 206.47 276.026 276.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 710 0.000128 4096 195 7660 101760 38.5186 28.3666 3575.39 836.351 4478.73 4478.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 340 0.001024 4096 82 2580 6960 2.70442 62.6319 161.98 227.359 227.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 960 6.4e-05 4096 140 2420 271360 72.4744 55.5991 4225.11 1677.46 6030.76 6030.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1600 6.4e-05 512 400 320 258048 14.3298 6.7072 71.0854 209.161 301.47 301.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 710 0.000128 4096 195 7660 101888 38.4839 28.3253 5159.96 836.404 6063.28 6063.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 340 0.001024 4096 82 2580 7168 2.7136 91.9043 163.557 258.219 258.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 960 6.4e-05 4096 140 2420 270336 72.296 55.5705 2825.36 1672.52 4625.86 4625.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1600 6.4e-05 512 400 320 253952 14.5641 6.71046 47.0939 209.211 277.768 277.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 710 0.000128 4096 195 7660 101376 38.5761 28.3231 3443.23 837.024 4347.26 4347.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 340 0.001024 4096 82 2580 6912 2.70058 59.4924 161.88 224.115 224.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 960 6.4e-05 4096 140 2420 270336 72.5227 55.6188 3687.21 1675.13 5490.6 5490.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1600 6.4e-05 512 400 320 251904 14.2743 6.61859 60.1476 206.461 287.687 287.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 710 0.000128 4096 195 7660 102144 38.5367 28.3259 4524.5 838.318 5429.79 5429.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 340 0.001024 4096 82 2580 7104 2.71366 78.7767 163.793 245.325 245.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 960 6.4e-05 4096 140 2420 270336 72.4796 55.5891 2565.39 1676.12 4369.71 4369.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1600 6.4e-05 512 400 320 245760 14.6356 6.61779 41.5911 206.592 269.627 269.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 710 0.000128 4096 195 7660 101376 38.4972 28.3061 3126.9 835.204 4029.02 4029.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 340 0.001024 4096 82 2580 6912 2.71344 54.9442 162.353 220.054 220.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 960 6.4e-05 4096 140 2420 270400 72.7665 55.722 3778.99 1674.62 5582.21 5582.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1600 6.4e-05 512 400 320 256000 14.0908 6.6337 63.4892 206.277 290.681 290.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 710 0.000128 4096 195 7660 102400 38.6888 28.3974 4637.37 858.84 5563.41 5563.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 340 0.001024 4096 82 2580 7200 2.73213 84.8863 164.368 252.03 252.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 960 6.4e-05 4096 140 2420 270400 72.5475 55.6851 2688.31 1676.11 4492.77 4492.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1600 6.4e-05 512 400 320 256000 14.0728 6.63008 45.3734 206.877 273.142 273.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 710 0.000128 4096 195 7660 100800 38.577 28.3587 3321.73 834.986 4223.76 4223.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 340 0.001024 4096 82 2580 6800 2.70346 57.0321 161.787 221.566 221.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 960 6.4e-05 4096 140 2424 271488 72.4632 55.6067 2862 1676.08 4666.26 4666.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1600 6.4e-05 512 400 312 264192 14.0426 6.71616 56.9091 209.585 287.444 287.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 710 0.000128 4096 195 7656 102784 38.5038 28.3297 3480.06 838.026 4385.03 4385.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 340 0.001024 4096 82 2592 7296 2.72614 63.4621 164.655 230.888 230.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 960 6.4e-05 4096 140 2424 271360 72.7572 55.7192 2982.46 1675.44 4786.49 4786.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1600 6.4e-05 512 400 312 264960 14.0482 6.72666 50.0465 209.597 280.608 280.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 710 0.000128 4096 195 7656 102720 38.7267 28.3894 3662.82 838.019 4568.06 4568.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 340 0.001024 4096 82 2592 7280 2.72211 67.4775 165.281 235.525 235.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 960 6.4e-05 4096 140 2424 271296 72.5983 55.6892 2939.59 1675.68 4743.67 4743.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1600 6.4e-05 512 400 312 264192 14.0352 6.72048 49.8246 209.235 280.007 280.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 710 0.000128 4096 195 7656 102720 38.571 28.3618 3610.46 837.645 4515.15 4515.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 340 0.001024 4096 82 2592 7296 2.73338 66.646 165.126 234.551 234.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 960 6.4e-05 4096 140 2424 271104 72.3644 55.6052 1892.58 1676.65 3697.32 3697.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1600 6.4e-05 512 400 312 261120 14.0137 6.68288 41.5234 208.456 270.86 271.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 710 0.000128 4096 195 7656 102528 38.4963 28.3299 2329.27 837.731 3233.95 3234.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 340 0.001024 4096 82 2592 7200 2.72352 42.4676 164.413 209.649 209.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 960 6.4e-05 4096 140 2424 271264 72.652 55.7198 3417.91 1675.18 5221.58 5221.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1600 6.4e-05 512 400 312 263424 14.1035 6.73178 56.8162 209.258 287.103 287.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 710 0.000128 4096 195 7656 102816 38.6428 28.3824 4195.29 838.735 5101.16 5101.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 340 0.001024 4096 82 2592 7280 2.72998 77.2693 165.411 245.453 245.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 960 6.4e-05 4096 140 2424 271040 72.521 55.6717 2165.02 1677.26 3970.59 3970.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1600 6.4e-05 512 400 312 261632 14.1746 6.72154 37.4548 209.491 268.035 268.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 710 0.000128 4096 195 7656 102592 38.494 28.3573 2634.7 837.797 3539.46 3539.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 340 0.001024 4096 82 2592 7168 2.7185 47.8208 163.954 214.537 214.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 960 6.4e-05 4096 140 2424 271360 72.4668 55.6446 3321.14 1675.43 5124.79 5124.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1600 6.4e-05 512 400 312 262144 14.0522 6.70618 54.5883 208.877 284.414 284.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 710 0.000128 4096 195 7656 102656 38.5526 28.3492 3936.69 837.966 4841.67 4841.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 340 0.001024 4096 82 2592 7232 2.72502 74.347 164.541 241.657 241.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 960 6.4e-05 4096 140 2424 271360 72.4482 55.6114 2212.36 1677.52 4018.05 4018.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1600 6.4e-05 512 400 312 262144 14.0564 6.70925 36.6237 209.166 266.75 266.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 710 0.000128 4096 195 7656 101888 38.498 28.3231 2531.1 836.583 3434.62 3434.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 340 0.001024 4096 82 2592 7168 2.7239 49.0356 163.161 214.965 215.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 960 6.4e-05 4096 140 2424 271008 72.711 55.7261 3600.4 1676.34 5405.3 5405.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1600 6.4e-05 512 400 312 262656 14.0591 6.71981 59.8225 208.928 289.72 289.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 710 0.000128 4096 195 7656 102528 38.6551 28.4078 4432.46 838.567 5338.2 5338.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 340 0.001024 4096 82 2592 7272 2.72998 81.8685 164.683 249.322 249.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 960 6.4e-05 4096 140 2424 270720 72.5332 55.6614 2520.49 1675.35 4324.15 4324.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1600 6.4e-05 512 400 312 258048 14.0852 6.66106 41.5901 207.239 269.768 269.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 710 0.000128 4096 195 7656 102528 38.5802 28.3823 3103.2 838.102 4008.37 4008.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 340 0.001024 4096 82 2592 7200 2.73526 56.7207 163.254 222.753 222.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 960 6.4e-05 4096 140 2424 271360 72.5116 55.6867 3442.4 1675.66 5246.37 5246.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1600 6.4e-05 512 400 312 263680 14.0982 6.7232 57.0587 209.622 287.69 287.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 710 0.000128 4096 195 7656 102720 38.5444 28.373 4227.76 838.315 5133.11 5133.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 340 0.001024 4096 82 2592 7200 2.71834 77.1141 164.289 244.169 244.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 960 6.4e-05 4096 140 2424 271360 72.3964 55.6099 2453.04 1677.34 4258.5 4258.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1600 6.4e-05 512 400 312 261120 14.2277 6.71741 40.813 209.833 271.784 271.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 710 0.000128 4096 195 7656 101760 38.4122 28.3137 2986.1 835.958 3888.9 3889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 340 0.001024 4096 82 2592 7040 2.71155 54.014 162.19 218.96 219.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 960 6.4e-05 4096 140 2424 271104 72.3316 55.6012 4372.04 1676.44 6176.52 6176.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1600 6.4e-05 512 400 312 261120 14.0141 6.68467 72.5589 209.055 302.502 302.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 710 0.000128 4096 195 7656 102528 38.4534 28.3382 5347.09 837.447 6251.44 6251.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 340 0.001024 4096 82 2592 7200 2.71846 98.3858 162.935 264.084 264.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 960 6.4e-05 4096 140 2424 270336 72.5158 55.6494 2817.5 1673.51 4619.3 4619.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1600 6.4e-05 512 400 312 258048 13.9346 6.61235 47.2553 206.261 274.251 274.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 710 0.000128 4096 195 7656 102144 38.5284 28.3341 3459.03 837.43 4363.44 4363.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 340 0.001024 4096 82 2592 7104 2.71798 59.571 162.904 225.238 225.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 960 6.4e-05 4096 140 2424 271200 72.9354 55.7548 4318.38 1677.62 6124.81 6124.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1600 6.4e-05 512 400 312 262400 14.042 6.70518 72.2181 208.524 301.683 301.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 710 0.000128 4096 195 7656 102400 38.7952 28.4185 5281.12 838.768 6187.21 6187.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 340 0.001024 4096 82 2592 7200 2.7177 97.0135 163.012 262.786 262.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 960 6.4e-05 4096 140 2424 270400 72.7414 55.7201 2914.54 1675.02 4718.13 4718.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1600 6.4e-05 512 400 312 256000 14.0787 6.6311 47.7325 206.296 274.931 275.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 710 0.000128 4096 195 7656 102400 38.6863 28.3946 3584.32 838.812 4490.32 4490.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 340 0.001024 4096 82 2592 7000 2.7095 63.1021 163.54 229.393 229.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 960 6.4e-05 4096 140 2424 271040 72.5345 55.6763 4236.83 1676.93 6042.08 6042.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1600 6.4e-05 512 400 312 261632 14.1707 6.72358 70.4371 209.478 300.999 301.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 710 0.000128 4096 195 7656 102592 38.4966 28.3726 5198.84 837.622 6103.45 6103.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 340 0.001024 4096 82 2592 7168 2.71843 93.7083 162.862 259.332 259.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 960 6.4e-05 4096 140 2424 270592 72.3589 55.613 2784.74 1673.69 4586.52 4586.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1600 6.4e-05 512 400 312 258048 14.0287 6.64208 46.2084 206.97 274.04 274.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 710 0.000128 4096 195 7656 102144 38.4822 28.33 3409.62 851.341 4327.88 4327.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 340 0.001024 4096 82 2592 6944 2.70336 60.6343 162.22 225.599 225.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 960 6.4e-05 4096 140 2424 270720 72.6445 55.7343 4082.84 1675.55 5886.88 5886.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1600 6.4e-05 512 400 312 261120 14.1593 6.71741 68.1818 208.958 298.213 298.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 710 0.000128 4096 195 7656 102240 38.6763 28.3873 4990.64 838.17 5895.98 5896.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 340 0.001024 4096 82 2592 7200 2.72515 91.891 162.216 256.876 256.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 960 6.4e-05 4096 140 2424 270720 72.5106 55.6753 2631.54 1674.77 4434.62 4434.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1600 6.4e-05 512 400 312 253440 14.1764 6.62301 43.0648 206.311 270.366 270.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 710 0.000128 4096 195 7656 101760 38.5188 28.3423 3202.88 835.656 4105.51 4105.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 340 0.001024 4096 82 2592 6960 2.70912 57.8714 163.206 223.829 223.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 960 6.4e-05 4096 140 2424 271360 72.4726 55.623 3915.75 1675.92 5719.88 5719.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1600 6.4e-05 512 400 312 262144 14.067 6.70989 65.5051 208.965 295.442 295.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 710 0.000128 4096 195 7656 101888 38.4728 28.3087 4759.33 835.692 5661.91 5662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 340 0.001024 4096 82 2592 7168 2.72051 86.9514 163.717 253.433 253.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 960 6.4e-05 4096 140 2424 270336 72.2794 55.5653 2644.37 1672.7 4445.04 4445.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1600 6.4e-05 512 400 312 262144 14.0925 6.71334 44.8092 209.267 275.073 275.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 710 0.000128 4096 195 7656 101376 38.5832 28.322 3228.59 837.203 4132.81 4132.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 340 0.001024 4096 82 2592 6912 2.70842 55.365 162.158 220.275 220.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 960 6.4e-05 4096 140 2425 271616 72.4251 55.6015 3212.48 1677.71 5018.34 5018.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1600 6.4e-05 512 400 325 262144 14.1708 6.71782 66.8657 209.791 297.731 297.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 710 0.000128 4096 195 7650 102784 38.5004 28.3412 3918.43 839.392 4824.77 4824.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 340 0.001024 4096 82 2575 7392 2.73613 72.33 165.521 240.631 240.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 960 6.4e-05 4096 140 2425 271520 72.7326 55.7359 2865.18 1675.41 4669.17 4669.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1600 6.4e-05 512 400 325 262400 14.204 6.77069 49.7637 209.582 280.515 280.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 710 0.000128 4096 195 7650 102720 38.7052 28.3962 3521.4 838.006 4426.62 4426.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 340 0.001024 4096 82 2575 7360 2.72384 64.5585 164.21 231.535 231.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 960 6.4e-05 4096 140 2425 271360 72.5465 55.6856 1847.89 1675.68 3651.92 3652.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1600 6.4e-05 512 400 325 261120 14.262 6.72768 44.0119 209.62 274.813 274.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 710 0.000128 4096 195 7650 102720 38.5962 28.3785 2272.47 838.108 3177.66 3177.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 340 0.001024 4096 82 2575 7280 2.7233 41.4869 163.801 208.053 208.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 960 6.4e-05 4096 140 2425 271488 72.5409 55.6888 3048.77 1677.56 4854.68 4854.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1600 6.4e-05 512 400 325 261120 14.2134 6.72358 52.6206 209.451 283.201 283.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 710 0.000128 4096 195 7650 102720 38.5632 28.366 3746.55 839.134 4652.72 4652.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 340 0.001024 4096 82 2575 7344 2.72698 68.8362 162.906 234.512 234.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 960 6.4e-05 4096 140 2425 271104 72.3684 55.6012 1969.77 1676.47 3774.33 3774.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1600 6.4e-05 512 400 325 258048 14.1927 6.68915 34.7664 208.435 264.275 264.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 710 0.000128 4096 195 7650 102528 38.48 28.3427 2425.9 837.524 3330.36 3330.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 340 0.001024 4096 82 2575 7296 2.72384 44.4297 163.48 210.675 210.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 960 6.4e-05 4096 140 2425 271264 72.663 55.7199 3283.35 1676.61 5088.45 5088.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1600 6.4e-05 512 400 325 261632 14.2063 6.73174 56.3335 209.439 286.902 287.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 710 0.000128 4096 195 7650 102592 38.6845 28.3857 4019.01 839.242 4925.42 4925.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 340 0.001024 4096 82 2575 7336 2.72922 73.9497 163.334 240.057 240.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 960 6.4e-05 4096 140 2425 271040 72.5244 55.6741 2086.74 1675.18 3890.22 3890.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1600 6.4e-05 512 400 325 261632 14.1673 6.71853 37.5698 209.26 267.904 268.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 710 0.000128 4096 195 7650 102144 38.5652 28.3587 2519.22 836.901 3423.16 3423.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 340 0.001024 4096 82 2575 7280 2.72589 46.4449 163.058 212.271 212.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 960 6.4e-05 4096 140 2425 271360 72.443 55.6237 3405.4 1675.49 5209.07 5209.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1600 6.4e-05 512 400 325 260096 14.2025 6.70925 58.0778 208.916 288.097 288.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 710 0.000128 4096 195 7650 102656 38.5428 28.3501 4096.88 838.095 5001.98 5002.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 340 0.001024 4096 82 2575 7360 2.7343 77.4642 164.754 244.997 245.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 960 6.4e-05 4096 140 2425 271360 72.467 55.6137 2276.62 1675.72 4080.53 4080.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1600 6.4e-05 512 400 325 258048 14.3391 6.7072 38.7748 208.941 268.953 269.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 710 0.000128 4096 195 7650 101888 38.4771 28.3197 2638.23 836.254 3541.39 3541.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 340 0.001024 4096 82 2575 7296 2.7305 51.0233 164.018 217.814 217.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 960 6.4e-05 4096 140 2425 271296 72.6548 55.7127 3599.7 1674.76 5402.95 5403.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1600 6.4e-05 512 400 325 260352 14.194 6.71949 61.7183 208.737 291.558 291.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 710 0.000128 4096 195 7650 102528 38.6434 28.3781 4441.57 837.644 5346.34 5346.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 340 0.001024 4096 82 2575 7344 2.72858 81.733 163.31 247.817 247.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 960 6.4e-05 4096 140 2425 271296 72.4588 55.6566 2575.16 1675.3 4378.69 4378.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1600 6.4e-05 512 400 325 258048 14.0682 6.65888 44.2559 207.655 272.829 272.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 710 0.000128 4096 195 7650 102528 38.5686 28.3668 3177.71 838.412 4083.17 4083.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 340 0.001024 4096 82 2575 7200 2.71501 57.727 163.828 224.314 224.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 960 6.4e-05 4096 140 2425 271360 72.4921 55.6832 3501.91 1675.63 5305.84 5305.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1600 6.4e-05 512 400 325 261120 14.2487 6.86832 60.1619 209.623 291.092 291.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 710 0.000128 4096 195 7650 102720 38.5372 28.3753 4310.81 838.315 5216.15 5216.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 340 0.001024 4096 82 2575 7280 2.7231 78.9298 163.226 244.923 244.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 960 6.4e-05 4096 140 2425 271360 72.3704 55.6016 2458.62 1676.36 4263.06 4263.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1600 6.4e-05 512 400 325 261120 14.2272 6.71539 42.6366 209.706 273.472 273.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 710 0.000128 4096 195 7650 101760 38.4103 28.308 2990.91 835.4 3893.14 3893.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 340 0.001024 4096 82 2575 7200 2.72346 55.159 162.475 220.401 220.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 960 6.4e-05 4096 140 2425 271104 72.3364 55.5971 4255.98 1676.28 6060.31 6060.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1600 6.4e-05 512 400 325 258048 14.1942 6.68013 73.1299 208.406 302.597 302.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 710 0.000128 4096 195 7650 102528 38.4514 28.3236 5215.59 837.421 6119.89 6119.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 340 0.001024 4096 82 2575 7296 2.72026 96.7804 162.942 262.487 262.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 960 6.4e-05 4096 140 2425 270336 72.5154 55.6146 2850.51 1673.71 4652.47 4652.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1600 6.4e-05 512 400 325 251904 14.27 6.62234 48.2628 206.267 275.615 275.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 710 0.000128 4096 195 7650 102144 38.5248 28.332 3505.89 837.443 4410.3 4410.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 340 0.001024 4096 82 2575 7104 2.71738 61.4277 163.458 227.647 227.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 960 6.4e-05 4096 140 2425 271600 72.876 55.7483 4288.14 1677.66 6094.53 6094.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1600 6.4e-05 512 400 325 259200 14.2136 6.7073 73.6709 208.499 303.281 303.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 710 0.000128 4096 195 7650 102400 38.7748 28.4058 5244.69 838.692 6150.67 6150.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 340 0.001024 4096 82 2575 7300 2.72794 97.353 163.262 263.386 263.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 960 6.4e-05 4096 140 2425 271200 72.6078 55.7292 2872.89 1675.59 4676.92 4677.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1600 6.4e-05 512 400 325 256000 14.0769 6.63427 48.8503 206.39 276.139 276.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 710 0.000128 4096 195 7650 102400 38.6822 28.3976 3516.46 839.101 4422.75 4422.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 340 0.001024 4096 82 2575 7200 2.72384 64.3092 165.234 232.309 232.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 960 6.4e-05 4096 140 2425 271040 72.5142 55.681 4125.31 1677.01 5930.64 5930.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1600 6.4e-05 512 400 325 261632 14.1775 6.71645 71.4549 209.486 302.024 302.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 710 0.000128 4096 195 7650 102144 38.5493 28.3463 5037.65 837.837 5942.49 5942.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 340 0.001024 4096 82 2575 7280 2.72272 93.1144 162.961 258.843 258.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 960 6.4e-05 4096 140 2425 270592 72.3763 55.6237 2697.81 1675.1 4501.02 4501.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1600 6.4e-05 512 400 325 258048 14.0389 6.63616 46.6695 207.154 274.686 274.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 710 0.000128 4096 195 7650 102144 38.5068 28.3401 3296.85 838.383 4202.19 4202.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 340 0.001024 4096 82 2575 7168 2.72013 60.4393 163.036 226.241 226.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 960 6.4e-05 4096 140 2425 271200 72.5863 55.7181 3991.09 1674.18 5793.69 5793.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1600 6.4e-05 512 400 325 261120 14.1643 6.71792 69.2529 208.793 299.121 299.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 710 0.000128 4096 195 7650 102240 38.6866 28.3852 4875.48 837.597 5780.25 5780.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 340 0.001024 4096 82 2575 7200 2.71302 88.712 163.579 255.047 255.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 960 6.4e-05 4096 140 2425 270720 72.4862 55.6742 2651.99 1676.22 4456.48 4456.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1600 6.4e-05 512 400 325 253440 14.1786 6.63181 45.274 206.476 272.753 272.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 710 0.000128 4096 195 7650 101760 38.5164 28.36 3242.76 836.408 4146.16 4146.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 340 0.001024 4096 82 2575 6960 2.70131 55.7814 161.736 220.261 220.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 960 6.4e-05 4096 140 2425 271360 72.4751 55.6112 3828.08 1677.31 5633.59 5633.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1600 6.4e-05 512 400 325 258048 14.3361 6.70928 65.736 209.143 296.114 296.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 710 0.000128 4096 195 7650 101888 38.5029 28.3224 4656.03 836.321 5559.3 5559.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 340 0.001024 4096 82 2575 7296 2.73258 86.1205 162.937 251.831 251.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 960 6.4e-05 4096 140 2425 270336 72.2666 55.566 2719.3 1672.27 4519.51 4519.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1600 6.4e-05 512 400 325 253952 14.5631 6.73683 46.1159 209.196 276.805 276.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 710 0.000128 4096 195 7650 101376 38.5698 28.3398 3319.54 836.965 4223.52 4223.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 340 0.001024 4096 82 2575 7168 2.73024 57.9723 164.047 224.793 224.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 960 6.4e-05 4096 140 2432 271616 72.42 55.5971 2824.48 1676.06 4628.67 4628.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1600 6.4e-05 512 400 320 258048 14.4338 6.71699 52.6389 209.588 283.564 283.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 710 0.000128 4096 195 7680 102784 38.5213 28.3223 3444.69 837.982 4349.62 4349.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 340 0.001024 4096 82 2592 7296 2.72384 62.8498 164.257 229.874 229.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 960 6.4e-05 4096 140 2432 271360 72.7465 55.6221 5053.59 1675.8 6857.88 6857.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1600 6.4e-05 512 400 320 256000 14.472 6.7072 43.4297 208.953 273.761 273.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 710 0.000128 4096 195 7680 102656 38.5649 28.3382 2218.33 838.313 3123.66 3123.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 340 0.001024 4096 82 2592 7232 2.72538 40.4589 164.215 207.443 207.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 960 6.4e-05 4096 140 2432 271520 72.657 55.7236 2861.19 1691.89 4681.57 4681.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1600 6.4e-05 512 400 320 257280 14.5276 6.73546 48.3921 211.639 281.485 281.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 710 0.000128 4096 195 7680 102720 38.6773 28.3954 3521.33 846.159 4434.67 4434.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 340 0.001024 4096 82 2592 7280 2.7239 64.0589 165.513 232.339 232.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 960 6.4e-05 4096 140 2432 271360 72.5458 55.6941 1839.06 1675.67 3643.08 3643.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1600 6.4e-05 512 400 320 256000 14.5477 6.72768 39.9343 209.618 271.016 271.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 710 0.000128 4096 195 7680 102720 38.5864 28.3873 2271.44 838.112 3176.63 3176.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 340 0.001024 4096 82 2592 7200 2.72218 41.3432 165.284 209.395 209.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 960 6.4e-05 4096 140 2432 271488 72.488 55.6768 3098.43 1677.42 4904.13 4904.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1600 6.4e-05 512 400 320 256512 14.5043 6.72173 51.7988 209.456 282.669 282.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 710 0.000128 4096 195 7680 102720 38.5494 28.3569 3812.56 838.535 4718.11 4718.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 340 0.001024 4096 82 2592 7296 2.73136 70.2153 164.474 237.465 237.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 960 6.4e-05 4096 140 2432 271104 72.3438 55.5989 1972.17 1676.51 3776.74 3776.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1600 6.4e-05 512 400 320 254976 14.4035 6.68198 34.8966 208.404 264.577 264.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 710 0.000128 4096 195 7680 102528 38.4695 28.3243 2424.74 837.43 3329.07 3329.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 340 0.001024 4096 82 2592 7200 2.72163 44.5671 164.682 212.013 212.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 960 6.4e-05 4096 140 2432 271488 72.653 55.7076 3047.99 1675.18 4851.65 4851.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1600 6.4e-05 512 400 320 256256 14.5584 6.72973 50.8895 209.264 281.63 281.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 710 0.000128 4096 195 7680 102592 38.6872 28.3854 3728.4 837.993 4633.58 4633.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 340 0.001024 4096 82 2592 7280 2.72614 68.7061 165.093 236.571 236.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 960 6.4e-05 4096 140 2432 271488 72.4662 55.6807 1968.25 1675.53 3772.04 3772.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1600 6.4e-05 512 400 320 254464 14.586 6.72486 32.9286 209.304 263.733 263.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 710 0.000128 4096 195 7680 102144 38.5806 28.3676 2384.88 837.037 3288.97 3289.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 340 0.001024 4096 82 2592 7168 2.72134 43.7395 163.469 209.976 210.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 960 6.4e-05 4096 140 2432 270816 72.7102 55.7302 1619.95 1674.61 3423.11 3423.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1600 6.4e-05 512 400 320 252672 14.7204 6.73382 28.3714 209.537 259.553 259.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 710 0.000128 4096 195 7680 102144 38.6396 28.398 1955.9 837.816 2860.86 2860.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 340 0.001024 4096 82 2592 7056 2.71587 35.3587 163.158 201.277 201.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 960 6.4e-05 4096 140 2432 271360 72.4463 55.6085 3121.04 1677.15 4926.37 4926.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1600 6.4e-05 512 400 320 256000 14.4586 6.70851 51.7741 209.122 282.25 282.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 710 0.000128 4096 195 7680 102656 38.5476 28.3381 3705.22 838.976 4611.19 4611.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 340 0.001024 4096 82 2592 7232 2.72179 69.3674 164.853 236.985 237.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 960 6.4e-05 4096 140 2432 271360 72.5029 55.6134 2124.17 1677.11 3929.5 3929.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1600 6.4e-05 512 400 320 253952 14.5655 6.70851 35.1068 209.115 265.685 265.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 710 0.000128 4096 195 7680 101888 38.4749 28.3197 2432.42 836.826 3336.15 3336.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 340 0.001024 4096 82 2592 7168 2.72179 46.5952 164.462 213.822 213.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 960 6.4e-05 4096 140 2432 270336 72.5085 55.6145 1745.51 1673.54 3547.29 3547.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1600 6.4e-05 512 400 320 251904 14.2832 6.61722 29.9853 206.267 257.344 257.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 710 0.000128 4096 195 7680 102144 38.5448 28.3341 2014.8 837.354 2919.15 2919.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 340 0.001024 4096 82 2592 7104 2.72186 38.8497 163.177 204.795 204.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 960 6.4e-05 4096 140 2432 271296 72.6242 55.7146 4374.62 1674.92 6178 6178.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1600 6.4e-05 512 400 320 255744 14.4999 6.71402 73.4072 208.76 303.579 303.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 710 0.000128 4096 195 7680 102528 38.6412 28.3878 5364 839.523 6270.67 6270.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 340 0.001024 4096 82 2592 7272 2.73389 99.3418 164.561 266.681 266.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 960 6.4e-05 4096 140 2432 271296 72.4249 55.6829 2805.94 1675.29 4609.44 4609.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1600 6.4e-05 512 400 320 253440 14.3524 6.65885 47.6147 207.256 276.077 276.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 710 0.000128 4096 195 7680 102528 38.5697 28.3786 3479.51 838.197 4384.76 4384.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 340 0.001024 4096 82 2592 7200 2.72902 63.5167 163.547 229.836 229.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 960 6.4e-05 4096 140 2432 270432 72.7234 55.7301 2275.26 1674.17 4078 4078.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1600 6.4e-05 512 400 320 255744 14.4915 6.71744 39.4351 208.853 269.681 269.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 710 0.000128 4096 195 7680 101952 38.6275 28.3855 2828.79 835.461 3731.37 3731.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 340 0.001024 4096 82 2592 7128 2.73213 50.5774 163.2 216.554 216.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 960 6.4e-05 4096 140 2432 271360 72.4625 55.6991 4117.59 1676.88 5922.74 5922.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1600 6.4e-05 512 400 320 256000 14.545 6.72371 69.3087 209.771 300.542 300.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 710 0.000128 4096 195 7680 102720 38.5226 28.373 5063.07 838.72 5968.79 5968.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 340 0.001024 4096 82 2592 7200 2.72038 92.6003 163.279 258.643 258.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 960 6.4e-05 4096 140 2432 271360 72.3731 55.613 2773.98 1676.18 4578.26 4578.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1600 6.4e-05 512 400 320 256000 14.5139 6.71597 46.302 209.685 277.407 277.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 710 0.000128 4096 195 7680 101760 38.4207 28.3199 3373.92 835.325 4276.09 4276.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 340 0.001024 4096 82 2592 7040 2.70826 60.5922 163.451 226.796 226.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 960 6.4e-05 4096 140 2432 270720 72.5193 55.6716 2323.98 1676.4 4128.69 4128.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1600 6.4e-05 512 400 320 245760 14.6408 6.62938 37.6031 206.495 265.561 265.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 710 0.000128 4096 195 7680 101760 38.5283 28.3549 2846.2 836.328 3749.52 3749.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 340 0.001024 4096 82 2592 6960 2.70915 48.8464 162.523 214.124 214.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 960 6.4e-05 4096 140 2432 271104 72.3362 55.5985 3872.55 1675.31 5675.91 5676.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1600 6.4e-05 512 400 320 254976 14.3985 6.68205 65.4315 208.29 294.994 295.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 710 0.000128 4096 195 7680 102528 38.4524 28.3503 4753.5 836.952 5657.36 5657.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 340 0.001024 4096 82 2592 7200 2.7193 87.1547 164.207 254.124 254.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 960 6.4e-05 4096 140 2432 270336 72.527 55.6228 2515.29 1673.74 4317.3 4317.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1600 6.4e-05 512 400 320 251904 14.2729 6.6089 42.6954 206.304 270.068 270.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 710 0.000128 4096 195 7680 102144 38.5461 28.3316 3094.27 837.574 3998.83 3998.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 340 0.001024 4096 82 2592 7104 2.71946 56.2336 164.245 223.239 223.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 960 6.4e-05 4096 140 2432 270720 72.4274 55.6037 2183.59 1677.88 3989.62 3989.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1600 6.4e-05 512 400 320 248832 14.1639 6.57216 36.3925 204.458 261.778 261.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 710 0.000128 4096 195 7680 101376 38.4964 28.3216 2651.73 837.238 3555.91 3556.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 340 0.001024 4096 82 2592 6912 2.70765 47.6145 162.566 212.932 212.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 960 6.4e-05 4096 140 2432 271600 72.8832 55.7549 3824.4 1677.6 5630.75 5630.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1600 6.4e-05 512 400 320 256000 14.4215 6.7056 64.5486 208.523 294.389 294.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 710 0.000128 4096 195 7680 102400 38.7856 28.4285 4673.92 838.066 5579.31 5579.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 340 0.001024 4096 82 2592 7200 2.72179 85.5224 163.285 251.573 251.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 960 6.4e-05 4096 140 2432 271200 72.6403 55.7175 2679.75 1675.77 4484 4484.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1600 6.4e-05 512 400 320 249600 14.4766 6.63142 44.5614 206.417 272.277 272.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 710 0.000128 4096 195 7680 102400 38.7084 28.4116 3311.8 851.827 4230.86 4230.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 340 0.001024 4096 82 2592 7000 2.70957 56.8548 162.849 222.458 222.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 960 6.4e-05 4096 140 2432 271200 72.7854 55.7638 2213.76 1675.12 4017.55 4017.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1600 6.4e-05 512 400 320 249600 14.51 6.63779 37.2688 206.317 264.922 265.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 710 0.000128 4096 195 7680 100800 38.6792 28.3511 2685.89 832.446 3585.48 3585.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 340 0.001024 4096 82 2592 6900 2.71446 48.4413 162.968 214.169 214.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 960 6.4e-05 4096 140 2432 271488 72.4221 55.6612 3741.67 1676.9 5546.77 5546.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1600 6.4e-05 512 400 320 254464 14.5826 6.71987 62.6472 209.475 293.619 293.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 710 0.000128 4096 195 7680 102144 38.5618 28.3571 4573.86 837.723 5478.61 5478.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 340 0.001024 4096 82 2592 7168 2.72125 82.259 164.196 249.22 249.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 960 6.4e-05 4096 140 2432 270592 72.379 55.6196 2605.02 1675.07 4408.21 4408.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1600 6.4e-05 512 400 320 250880 14.469 6.63757 43.7303 207.155 272.179 272.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 710 0.000128 4096 195 7680 102144 38.4737 28.328 3206.32 838.306 4111.54 4111.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 340 0.001024 4096 82 2592 6944 2.70563 54.3724 163.676 220.795 220.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 960 6.4e-05 4096 140 2432 270144 72.5515 55.67 2129.49 1674.18 3932 3932.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1600 6.4e-05 512 400 320 247296 14.9937 6.72154 35.5957 209.431 266.931 267.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 710 0.000128 4096 195 7680 102144 38.6007 28.3791 2627.1 838.057 3532.25 3532.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 340 0.001024 4096 82 2592 6720 2.69664 45.1082 164.694 212.541 212.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 960 6.4e-05 4096 140 2432 271200 72.6002 55.7386 3698.73 1674.1 5501.29 5501.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1600 6.4e-05 512 400 320 253440 14.6081 6.71866 60.8286 208.78 291.132 291.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 710 0.000128 4096 195 7680 102240 38.6638 28.3878 4519.6 838.195 5424.97 5425.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 340 0.001024 4096 82 2592 7200 2.72272 81.0189 163.304 247.093 247.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 960 6.4e-05 4096 140 2432 270720 72.4887 55.6788 2602.05 1675.97 4406.3 4406.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1600 6.4e-05 512 400 320 245760 14.6339 6.62445 42.5138 206.448 270.407 270.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 710 0.000128 4096 195 7680 101760 38.543 28.3569 3176.49 836.916 4080.42 4080.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 340 0.001024 4096 82 2592 6960 2.7095 56.9755 163.56 223.288 223.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 960 6.4e-05 4096 140 2432 269280 72.7351 55.6796 2159.79 1670.28 3958.6 3958.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1600 6.4e-05 512 400 320 253440 14.6252 6.72237 36.8068 208.947 267.298 267.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 710 0.000128 4096 195 7680 100800 38.7644 28.4017 2645.72 836.273 3549.27 3549.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 340 0.001024 4096 82 2592 6840 2.70947 46.5367 162.509 211.799 211.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 960 6.4e-05 4096 140 2432 271360 72.4621 55.6073 3668.17 1675.51 5471.86 5471.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1600 6.4e-05 512 400 320 253952 14.5668 6.7105 61.2864 208.914 291.66 291.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 710 0.000128 4096 195 7680 101888 38.4739 28.332 4468.96 836.195 5372.06 5372.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 340 0.001024 4096 82 2592 7168 2.71974 81.7132 163.963 248.437 248.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 960 6.4e-05 4096 140 2432 270336 72.2901 55.5727 2475.26 1672.71 4275.95 4276.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1600 6.4e-05 512 400 320 253952 14.5697 6.70963 42.0322 209.249 272.752 272.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 710 0.000128 4096 195 7680 101376 38.594 28.3217 3017.43 848.843 3933.29 3933.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 340 0.001024 4096 82 2592 6912 2.71197 54.0262 162.432 219.216 219.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 960 6.4e-05 4096 140 2432 270336 72.4844 55.6093 2265.99 1675.96 4070.15 4070.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1600 6.4e-05 512 400 320 245760 14.645 9.23318 37.4785 206.662 268.211 268.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 710 0.000128 4096 195 7680 101376 38.4871 28.3238 2773.79 835.05 3675.76 3675.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 340 0.001024 4096 82 2592 6912 2.71923 47.5241 163.936 214.224 214.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 960 6.4e-05 4096 140 2440 270976 72.4738 55.6196 2879.8 1675.85 4683.87 4683.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1600 6.4e-05 512 400 320 254976 14.583 6.71565 53.1203 209.558 284.164 284.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 710 0.000128 4096 195 7680 102784 38.4913 28.3361 3504.07 837.838 4408.85 4408.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 340 0.001024 4096 82 2600 7264 2.72989 64.205 164.199 231.178 231.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 960 6.4e-05 4096 140 2440 270848 72.8362 55.6196 5222.03 1675.8 7026.4 7026.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1600 6.4e-05 512 400 320 253952 14.5933 7.06669 44.3693 208.955 275.174 275.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 710 0.000128 4096 195 7680 102656 38.5491 28.3484 2256.19 838.296 3161.5 3161.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 340 0.001024 4096 82 2600 7232 2.72893 41.3422 164.936 209.051 209.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 960 6.4e-05 4096 140 2440 270880 72.8061 55.7261 3257.43 1675.73 5061.82 5061.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1600 6.4e-05 512 400 320 254720 14.6524 6.73418 54.378 209.63 285.587 285.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 710 0.000128 4096 195 7680 102720 38.6931 28.3918 4002.84 838.164 4908.2 4908.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 340 0.001024 4096 82 2600 7240 2.72384 73.6608 165.011 241.44 241.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 960 6.4e-05 4096 140 2440 270720 72.5427 55.6954 2058.15 1675.91 3862.42 3862.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1600 6.4e-05 512 400 320 253440 14.6625 6.72592 44.1996 209.654 275.429 275.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 710 0.000128 4096 195 7680 102720 38.56 28.372 2531.69 838.375 3437.11 3437.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 340 0.001024 4096 82 2600 7200 2.73382 46.6767 163.66 213.113 213.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 960 6.4e-05 4096 140 2440 270240 72.7684 55.7162 1677.46 1674.17 3480.22 3480.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1600 6.4e-05 512 400 320 253440 14.6048 6.72144 38.8022 208.851 269.161 269.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 710 0.000128 4096 195 7680 102240 38.6952 28.378 2053.61 837.466 2958.26 2958.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 340 0.001024 4096 82 2600 7080 2.71168 37.5373 163.923 204.215 204.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 960 6.4e-05 4096 140 2440 270912 72.5583 55.6831 2988.56 1675.82 4792.75 4792.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1600 6.4e-05 512 400 320 253440 14.6364 6.72358 49.1653 209.255 279.967 280.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 710 0.000128 4096 195 7680 102720 38.5661 28.3724 3668.73 837.702 4573.48 4573.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 340 0.001024 4096 82 2600 7248 2.73216 67.3883 164.95 235.115 235.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 960 6.4e-05 4096 140 2440 270720 72.4087 55.6032 1948.98 1676.29 3753.4 3753.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1600 6.4e-05 512 400 320 251904 14.5636 6.68058 33.1181 208.412 262.965 263.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 710 0.000128 4096 195 7680 102528 38.4537 28.3264 2388.44 837.781 3293.11 3293.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 340 0.001024 4096 82 2600 7200 2.72806 43.9219 162.368 209.061 209.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 960 6.4e-05 4096 140 2440 270720 72.5346 55.6756 1601.26 1675.5 3405.08 3405.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1600 6.4e-05 512 400 320 248832 14.6452 6.85782 28.0032 207.28 256.977 257.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 710 0.000128 4096 195 7680 102528 38.556 28.3777 1965.25 838.2 2870.49 2870.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 340 0.001024 4096 82 2600 7056 2.71667 34.7511 163.152 200.663 200.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 960 6.4e-05 4096 140 2440 270816 72.7204 55.7199 4268.3 1676.79 6073.65 6073.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1600 6.4e-05 512 400 320 254464 14.6303 6.72979 70.6576 209.461 301.673 301.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 710 0.000128 4096 195 7680 102592 38.66 28.3791 5199.5 838.696 6105.35 6105.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 340 0.001024 4096 82 2600 7224 2.72458 95.6584 163.468 261.898 261.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 960 6.4e-05 4096 140 2440 270592 72.5319 55.6701 2684.87 1677.09 4490.28 4490.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1600 6.4e-05 512 400 320 254464 14.595 6.72563 45.6623 209.477 276.657 276.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 710 0.000128 4096 195 7680 102144 38.5645 28.3566 3264.01 837.76 4168.8 4168.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 340 0.001024 4096 82 2600 7168 2.72442 60.3429 163.334 226.447 226.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 960 6.4e-05 4096 140 2440 270144 72.8114 55.7571 2185.07 1674.95 3988.71 3988.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1600 6.4e-05 512 400 320 252672 14.7132 6.73178 38.8786 209.537 270.053 270.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 710 0.000128 4096 195 7680 102144 38.6784 28.3914 2661.61 838.107 3566.89 3567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 340 0.001024 4096 82 2600 7056 2.71398 47.8167 164.139 214.714 214.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 960 6.4e-05 4096 140 2440 270848 72.5016 55.6319 3968.03 1675.37 5771.64 5771.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1600 6.4e-05 512 400 320 253952 14.5606 6.70864 65.9224 208.901 296.285 296.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 710 0.000128 4096 195 7680 102656 38.5164 28.3484 4818.07 837.922 5722.97 5723.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 340 0.001024 4096 82 2600 7232 2.728 89.559 164.534 256.865 256.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 960 6.4e-05 4096 140 2440 270848 72.5293 55.6093 2559.11 1677.3 4364.66 4364.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1600 6.4e-05 512 400 320 253952 14.5689 6.70762 42.9338 209.147 273.546 273.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 710 0.000128 4096 195 7680 101888 38.4729 28.3324 2983.34 836.415 3886.66 3886.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 340 0.001024 4096 82 2600 7168 2.72384 56.234 163.227 222.226 222.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 960 6.4e-05 4096 140 2440 270336 72.5053 55.6081 2063.29 1675.1 3866.61 3866.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1600 6.4e-05 512 400 320 245760 14.6203 6.61488 34.1764 206.498 262.101 262.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 710 0.000128 4096 195 7680 102144 38.5396 28.3646 2451.81 838.132 3356.96 3357.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 340 0.001024 4096 82 2600 7104 2.73293 45.816 163.468 212.06 212.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 960 6.4e-05 4096 140 2440 270720 72.7266 55.7329 4054.88 1676.54 5860 5860.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1600 6.4e-05 512 400 320 253440 14.6073 6.71677 68.249 208.954 298.717 298.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 710 0.000128 4096 195 7680 102528 38.6366 28.3937 4969.21 838.69 5875.04 5875.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 340 0.001024 4096 82 2600 7200 2.7241 90.9906 164.489 258.245 258.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 960 6.4e-05 4096 140 2440 270720 72.5283 55.6605 2638.55 1676.91 4443.76 4443.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1600 6.4e-05 512 400 320 248832 14.635 6.6592 43.5801 207.461 272.524 272.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 710 0.000128 4096 195 7680 102528 38.5683 28.3776 3225.14 839.008 4131.21 4131.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 340 0.001024 4096 82 2600 7056 2.71155 58.039 164.134 224.928 224.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 960 6.4e-05 4096 140 2440 270432 72.7429 55.7292 2328.93 1675.78 4133.29 4133.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1600 6.4e-05 512 400 320 248832 14.8446 6.71859 38.65 209.029 269.429 269.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 710 0.000128 4096 195 7680 101952 38.6292 28.3812 2839.57 836.098 3742.79 3742.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 340 0.001024 4096 82 2600 6912 2.70541 50.7372 162.337 215.821 215.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 960 6.4e-05 4096 140 2440 270720 72.4269 55.5993 2074.78 1676.1 3879.02 3879.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1600 6.4e-05 512 400 320 239616 14.6951 6.57382 33.3803 204.263 259.107 259.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 710 0.000128 4096 195 7680 101376 38.5009 28.3194 2529.69 836.22 3432.84 3432.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 340 0.001024 4096 82 2600 6912 2.7136 44.9888 163.725 211.472 211.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 960 6.4e-05 4096 140 2440 270720 72.5537 55.6892 3817.87 1677.56 5623.78 5623.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1600 6.4e-05 512 400 320 253440 14.6537 6.72154 63.6118 209.818 294.995 295.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 710 0.000128 4096 195 7680 102720 38.5617 28.375 4678.84 840.654 5586.54 5586.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 340 0.001024 4096 82 2600 7200 2.72493 85.9831 164.555 253.306 253.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 960 6.4e-05 4096 140 2440 270720 72.424 55.6155 2609.59 1676.08 4413.83 4413.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1600 6.4e-05 512 400 320 250880 14.7995 6.71997 43.7184 209.678 275.104 275.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 710 0.000128 4096 195 7680 101760 38.4202 28.3116 3182.23 835.435 4084.51 4084.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 340 0.001024 4096 82 2600 7040 2.71971 57.1518 162.587 222.5 222.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 960 6.4e-05 4096 140 2440 269760 72.5992 55.6667 2171.19 1676.39 3975.95 3976.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1600 6.4e-05 512 400 320 245760 14.6475 6.62352 35.9165 206.495 263.872 264.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 710 0.000128 4096 195 7680 101760 38.5207 28.357 2664.31 836.327 3567.62 3567.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 340 0.001024 4096 82 2600 6960 2.71357 47.8331 163.778 214.369 214.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 960 6.4e-05 4096 140 2440 268800 72.4572 55.5479 2178.19 1671.66 3977.97 3978.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1600 6.4e-05 512 400 320 245760 14.6359 6.62122 35.0509 206.545 263.045 263.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 710 0.000128 4096 195 7680 101120 38.4641 28.2788 2665.39 833.313 3565.56 3565.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 340 0.001024 4096 82 2600 6720 2.69597 45.9209 161.493 210.156 210.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 960 6.4e-05 4096 140 2440 270720 72.3967 55.6112 3634.71 1676.46 5439.29 5439.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1600 6.4e-05 512 400 320 251904 14.5553 6.68115 59.7647 208.429 289.62 289.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 710 0.000128 4096 195 7680 102528 38.4604 28.3279 4449.04 837.524 5353.46 5353.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 340 0.001024 4096 82 2600 7200 2.73203 80.1671 164.477 247.42 247.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 960 6.4e-05 4096 140 2440 270336 72.5339 55.6032 2566.46 1675.09 4369.8 4369.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1600 6.4e-05 512 400 320 245760 14.6284 6.61914 42.0482 206.473 269.957 270.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 710 0.000128 4096 195 7680 102144 38.5593 28.3385 3137.93 838.229 4043.17 4043.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 340 0.001024 4096 82 2600 7104 2.728 56.758 163.473 223.003 223.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 960 6.4e-05 4096 140 2440 270720 72.4215 55.6032 2115.98 1677.67 3921.79 3921.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1600 6.4e-05 512 400 320 239616 14.6944 6.5743 34.1013 204.46 260.025 260.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 710 0.000128 4096 195 7680 101376 38.4999 28.3215 2564.4 836.69 3468.02 3468.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 340 0.001024 4096 82 2600 6912 2.71242 45.2738 162.766 210.797 210.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 960 6.4e-05 4096 140 2440 270336 72.4821 55.616 1977.39 1674.33 3779.94 3780.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1600 6.4e-05 512 400 320 245760 14.635 6.62621 32.8718 206.364 260.688 260.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 710 0.000128 4096 195 7680 101376 38.4914 28.3136 2395.02 834.835 3296.77 3296.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 340 0.001024 4096 82 2600 6912 2.72384 44.4259 164.031 211.224 211.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 960 6.4e-05 4096 140 2440 270800 72.9382 55.7598 3742.06 1676.43 5547.31 5547.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1600 6.4e-05 512 400 320 252800 14.6321 6.70493 62.3412 208.374 292.245 292.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 710 0.000128 4096 195 7680 102400 38.7982 28.417 4566.51 837.747 5471.58 5471.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 340 0.001024 4096 82 2600 7200 2.72512 83.6369 163.415 249.821 249.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 960 6.4e-05 4096 140 2440 270400 72.7339 55.7161 2534.3 1674.61 4337.48 4337.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1600 6.4e-05 512 400 320 249600 14.4925 6.63962 42.2057 206.276 269.805 269.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 710 0.000128 4096 195 7680 102400 38.69 28.3996 3104.52 838.003 4009.72 4009.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 340 0.001024 4096 82 2600 7000 2.71181 55.6669 162.979 221.401 221.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 960 6.4e-05 4096 140 2440 270000 72.9071 55.767 2251.58 1675.38 4055.74 4055.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1600 6.4e-05 512 400 320 249600 14.4991 6.64154 36.8113 206.362 264.503 264.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 710 0.000128 4096 195 7680 100800 38.6673 28.3445 2746.87 832.893 3646.88 3646.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 340 0.001024 4096 82 2600 6900 2.7136 48.7014 162.131 213.591 213.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 960 6.4e-05 4096 140 2440 270400 72.5495 55.6975 2016.24 1675.91 3820.52 3820.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1600 6.4e-05 512 400 320 243200 14.7876 6.63158 33.1034 206.428 261.144 261.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 710 0.000128 4096 195 7680 100800 38.5671 28.3484 2438.18 834.804 3340.01 3340.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 340 0.001024 4096 82 2600 6800 2.71322 44.9916 163.584 211.332 211.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 960 6.4e-05 4096 140 2448 271360 72.392 55.6047 3117.62 1676.32 4922.06 4922.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1600 6.4e-05 512 400 336 258048 14.4402 6.7113 63.3461 209.615 294.308 294.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 710 0.000128 4096 195 7680 102784 38.4718 28.3282 3777.89 839.79 4684.6 4684.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 340 0.001024 4096 82 2592 7296 2.72976 69.8118 163.977 236.564 236.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 960 6.4e-05 4096 140 2448 271104 72.4804 55.6134 1997.69 1675.4 3801.3 3801.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1600 6.4e-05 512 400 336 256000 14.4615 6.7113 52.6401 208.903 282.899 283.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 710 0.000128 4096 195 7680 102656 38.5295 28.3422 2409.79 838.116 3314.88 3314.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 340 0.001024 4096 82 2592 7232 2.71802 44.389 164.228 211.382 211.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 960 6.4e-05 4096 140 2448 271104 72.4071 55.6223 6017.58 1676.47 7822.2 7822.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1600 6.4e-05 512 400 336 254976 14.4146 6.68336 48.4049 208.436 278.127 278.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 710 0.000128 4096 195 7680 102528 38.4576 28.3292 1993.57 837.53 2897.99 2898.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 340 0.001024 4096 82 2592 7200 2.7177 36.7821 163.226 202.769 202.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 960 6.4e-05 4096 140 2448 271200 72.7354 55.7186 2990.76 1675.42 4794.75 4794.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1600 6.4e-05 512 400 336 258560 14.457 6.73536 53.6709 209.588 284.644 284.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 710 0.000128 4096 195 7680 102720 38.6869 28.3974 3655.45 837.988 4560.63 4560.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 340 0.001024 4096 82 2592 7280 2.72384 67.2651 163.833 233.866 233.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 960 6.4e-05 4096 140 2448 271040 72.526 55.6939 1952.87 1676.86 3758.07 3758.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1600 6.4e-05 512 400 336 258560 14.4219 6.72026 36.1962 209.766 267.295 267.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 710 0.000128 4096 195 7680 102720 38.5475 28.3804 2385.84 838.7 3291.58 3291.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 340 0.001024 4096 82 2592 7200 2.71821 43.872 164.684 211.317 211.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 960 6.4e-05 4096 140 2448 270720 72.7096 55.7261 1592.02 1674.17 3394.74 3394.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1600 6.4e-05 512 400 336 257280 14.4228 6.71725 39.3352 208.792 269.45 269.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 710 0.000128 4096 195 7680 102240 38.6766 28.3947 1942.92 837.486 2847.58 2847.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 340 0.001024 4096 82 2592 7200 2.72035 35.5185 164.574 202.855 202.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 960 6.4e-05 4096 140 2448 271296 72.5228 55.681 4142.2 1676.07 5946.59 5946.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1600 6.4e-05 512 400 336 258048 14.3955 6.72355 73.1597 209.286 303.757 303.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 710 0.000128 4096 195 7680 102720 38.5093 28.3727 5049.31 839.049 5955.35 5955.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 340 0.001024 4096 82 2592 7296 2.7281 93.3193 164.542 260.632 260.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 960 6.4e-05 4096 140 2448 271104 72.3545 55.6093 2607.64 1675.04 4410.76 4410.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1600 6.4e-05 512 400 336 254976 14.4164 6.67872 48.6096 208.265 278.163 278.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 710 0.000128 4096 195 7680 102528 38.4544 28.3575 3180.17 837.572 4084.66 4084.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 340 0.001024 4096 82 2592 7200 2.716 58.4684 163.133 224.364 224.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 960 6.4e-05 4096 140 2448 270720 72.4961 55.6531 2098.5 1676.93 3903.69 3903.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1600 6.4e-05 512 400 336 253440 14.3559 6.66131 39.7435 207.459 268.407 268.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 710 0.000128 4096 195 7680 102528 38.5558 28.3768 2575.33 840.782 3483.15 3483.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 340 0.001024 4096 82 2592 7200 2.73533 46.6455 164.701 214.127 214.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 960 6.4e-05 4096 140 2448 270336 72.4922 55.6093 1771.49 1675.11 3574.81 3574.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1600 6.4e-05 512 400 336 251904 14.2815 6.61654 48.4473 206.462 275.991 276.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 710 0.000128 4096 195 7680 102144 38.5419 28.324 2163.98 838.134 3069.09 3069.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 340 0.001024 4096 82 2592 7104 2.71888 39.3239 164.326 206.415 206.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 960 6.4e-05 4096 140 2448 271040 72.7077 55.7146 3830.86 1675.16 5634.56 5634.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1600 6.4e-05 512 400 336 258048 14.4311 6.7296 68.2947 209.257 298.9 299.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 710 0.000128 4096 195 7680 102592 38.6732 28.3842 4649.93 839.45 5556.55 5556.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 340 0.001024 4096 82 2592 7280 2.72403 86.1336 164.52 253.422 253.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 960 6.4e-05 4096 140 2448 271040 72.5398 55.7159 2434.89 1677.08 4240.34 4240.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1600 6.4e-05 512 400 336 258048 14.3962 6.72541 45.2804 209.499 276.091 276.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 710 0.000128 4096 195 7680 102144 38.5848 28.3606 2943.9 837.825 3848.78 3848.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 340 0.001024 4096 82 2592 7168 2.71757 53.4549 163.148 219.365 219.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 960 6.4e-05 4096 140 2448 270144 72.7859 55.7586 1995.56 1673.65 3797.88 3797.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1600 6.4e-05 512 400 336 258048 14.4683 6.73094 36.7754 209.59 267.758 267.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 710 0.000128 4096 195 7680 102144 38.6808 28.3894 2421.87 837.346 3326.39 3326.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 340 0.001024 4096 82 2592 7056 2.71005 43.4236 162.802 208.978 209.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 960 6.4e-05 4096 140 2448 270592 72.3557 55.595 1809.98 1673.93 3611.97 3612.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1600 6.4e-05 512 400 336 250880 14.4729 6.63741 34.1326 207.003 262.436 262.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 710 0.000128 4096 195 7680 102144 38.493 28.3265 2187.7 837.839 3092.47 3092.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 340 0.001024 4096 82 2592 6944 2.70746 38.2043 161.499 202.454 202.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 960 6.4e-05 4096 140 2448 271104 72.4559 55.5991 3736.49 1676.99 5541.64 5541.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1600 6.4e-05 512 400 336 256000 14.4631 6.70822 67.3063 209.097 297.765 297.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 710 0.000128 4096 195 7680 102656 38.5282 28.3397 4461.82 838.747 5367.55 5367.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 340 0.001024 4096 82 2592 7232 2.72256 82.9213 163.384 249.073 249.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 960 6.4e-05 4096 140 2448 270848 72.5313 55.6105 2424.33 1675.91 4228.49 4228.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1600 6.4e-05 512 400 336 253952 14.5454 6.70803 43.0488 208.977 273.472 273.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 710 0.000128 4096 195 7680 101888 38.4635 28.3232 2840.25 835.779 3742.92 3743.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 340 0.001024 4096 82 2592 7168 2.72086 53.6166 162.943 219.321 219.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 960 6.4e-05 4096 140 2448 270336 72.501 55.6106 2033.57 1673.79 3835.58 3835.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1600 6.4e-05 512 400 336 251904 14.2869 6.61562 35.8445 206.299 263.236 263.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 710 0.000128 4096 195 7680 102144 38.5208 28.3338 2363.51 837.744 3268.21 3268.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 340 0.001024 4096 82 2592 7104 2.72179 44.7116 163.187 210.663 210.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 960 6.4e-05 4096 140 2448 269312 72.4422 55.5789 1785.89 1670.67 3584.69 3584.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1600 6.4e-05 512 400 336 253952 14.5627 6.71085 31.9349 208.995 262.392 262.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 710 0.000128 4096 195 7680 101376 38.5829 28.3156 2069.1 836.083 2972.19 2972.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 340 0.001024 4096 82 2592 6912 2.70541 38.8513 163.366 204.966 205.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 960 6.4e-05 4096 140 2448 271008 72.6692 55.7146 3682.79 1674.94 5486.23 5486.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1600 6.4e-05 512 400 336 255744 14.4861 6.71334 65.3928 208.755 295.539 295.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 710 0.000128 4096 195 7680 102528 38.6354 28.3853 4492.81 837.83 5397.77 5397.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 340 0.001024 4096 82 2592 7272 2.73555 82.9376 163.505 249.222 249.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 960 6.4e-05 4096 140 2448 270720 72.5268 55.6585 2538.35 1676.73 4343.38 4343.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1600 6.4e-05 512 400 336 253440 14.3559 6.65981 44.9506 207.442 273.6 273.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 710 0.000128 4096 195 7680 102528 38.5781 28.3753 3106.02 838.969 4012.06 4012.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 340 0.001024 4096 82 2592 7200 2.7311 56.66 163.638 223.075 223.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 960 6.4e-05 4096 140 2448 270432 72.7319 55.7112 2144.53 1675.57 3948.67 3948.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1600 6.4e-05 512 400 336 255744 14.5124 9.20371 38.9518 209.462 273.216 273.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 710 0.000128 4096 195 7680 101952 38.6232 28.3803 2620.8 836.1 3524.02 3524.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 340 0.001024 4096 82 2592 7128 2.72858 48.7134 163.285 214.772 214.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 960 6.4e-05 4096 140 2448 270720 72.4118 55.6068 2147.61 1675.83 3951.58 3951.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1600 6.4e-05 512 400 336 248832 14.1819 6.57629 37.4917 204.235 262.676 262.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 710 0.000128 4096 195 7680 101376 38.4942 28.316 2610.07 835.646 3512.63 3512.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 340 0.001024 4096 82 2592 6912 2.7087 47.4771 162.454 212.681 212.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 960 6.4e-05 4096 140 2448 271040 72.5434 55.7036 3651.25 1675.85 5455.47 5455.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1600 6.4e-05 512 400 336 258560 14.426 6.72378 64.751 209.65 295.734 295.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 710 0.000128 4096 195 7680 102720 38.5657 28.3818 4461.38 838.372 5366.81 5366.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 340 0.001024 4096 82 2592 7200 2.72384 81.4136 163.217 247.397 247.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 960 6.4e-05 4096 140 2448 270720 72.4179 55.6158 2590.95 1677.68 4396.78 4396.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1600 6.4e-05 512 400 336 256000 14.5229 6.7168 46.3325 209.879 277.643 277.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 710 0.000128 4096 195 7680 101760 38.3918 28.315 3141.96 835.985 4044.75 4044.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 340 0.001024 4096 82 2592 7040 2.71155 56.0715 162.482 221.307 221.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 960 6.4e-05 4096 140 2448 270720 72.565 55.6682 2132.5 1675.23 3936.08 3936.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1600 6.4e-05 512 400 336 253440 14.1861 6.62733 38.0964 206.327 265.426 265.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 710 0.000128 4096 195 7680 101760 38.4923 28.3647 2598.77 835.867 3501.61 3501.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 340 0.001024 4096 82 2592 6960 2.71533 47.575 163.497 213.832 213.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 960 6.4e-05 4096 140 2448 268800 72.4704 55.5505 1972.42 1671.67 3772.22 3772.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1600 6.4e-05 512 400 336 245760 14.6366 6.62042 34.6342 206.545 262.627 262.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 710 0.000128 4096 195 7680 101120 38.467 28.2974 2388.8 833.324 3288.99 3289.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 340 0.001024 4096 82 2592 6720 2.68528 42.116 161.288 206.132 206.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 960 6.4e-05 4096 140 2450 270976 72.4514 55.6175 3266.82 1675.77 5070.77 5070.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1600 6.4e-05 512 400 350 256000 14.5247 6.72013 66.7816 209.549 297.769 297.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 710 0.000128 4096 195 7650 102400 38.5065 28.3382 3934.9 837.854 4839.72 4839.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 340 0.001024 4096 82 2600 7264 2.73027 73.1411 164.626 240.545 240.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 960 6.4e-05 4096 140 2450 270848 72.5062 55.6276 2080.66 1677.2 3886.11 3886.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1600 6.4e-05 512 400 350 253952 14.5775 6.71066 54.9141 209.123 285.507 285.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 710 0.000128 4096 195 7650 102400 38.5608 28.3525 2501.65 838.952 3407.62 3407.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 340 0.001024 4096 82 2600 7232 2.72928 46.4187 164.661 213.85 213.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 960 6.4e-05 4096 140 2450 270720 72.556 55.6289 5880.06 1675.48 7683.85 7683.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1600 6.4e-05 512 400 350 251904 14.5552 6.68214 49.7727 208.286 279.479 279.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 710 0.000128 4096 195 7650 102144 38.4831 28.3353 2041.44 836.94 2945.3 2945.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 340 0.001024 4096 82 2600 7200 2.72998 38.0764 163.004 203.853 203.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 960 6.4e-05 4096 140 2450 270720 72.7841 55.7229 3005.89 1675.07 4809.59 4809.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1600 6.4e-05 512 400 350 256000 14.569 6.73178 56.007 209.548 287.051 287.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 710 0.000128 4096 195 7650 102400 38.718 28.3883 3654.98 837.819 4560.02 4560.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 340 0.001024 4096 82 2600 7240 2.72691 67.4981 164.539 234.81 234.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 960 6.4e-05 4096 140 2450 270720 72.5588 55.681 1929.29 1675.9 3733.54 3733.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1600 6.4e-05 512 400 350 256000 14.5337 6.72358 37.0742 209.653 268.17 268.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 710 0.000128 4096 195 7650 102400 38.6051 28.3771 2348.76 838.228 3254.09 3254.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 340 0.001024 4096 82 2600 7200 2.72195 43.2619 164.522 210.55 210.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 960 6.4e-05 4096 140 2450 270240 72.7622 55.7199 1601.9 1674.13 3404.63 3404.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1600 6.4e-05 512 400 350 253440 14.6253 6.72138 40.2874 208.788 270.606 270.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 710 0.000128 4096 195 7650 102240 38.6685 28.3745 1951.64 837.454 2856.24 2856.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 340 0.001024 4096 82 2600 7080 2.71219 35.8942 163.315 201.965 202.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 960 6.4e-05 4096 140 2450 270720 72.4148 55.6093 1384.72 1677.48 3190.34 3190.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1600 6.4e-05 512 400 350 256000 14.5391 6.71907 43.6043 209.853 274.897 275.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 710 0.000128 4096 195 7650 101760 38.3835 28.3038 1672.26 835.803 2574.86 2574.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 340 0.001024 4096 82 2600 7040 2.71155 30.5564 162.324 195.635 195.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 960 6.4e-05 4096 140 2450 270912 72.5334 55.6819 4078.55 1677.22 5884.11 5884.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1600 6.4e-05 512 400 350 254976 14.552 6.72109 74.0172 209.427 304.909 305.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 710 0.000128 4096 195 7650 102336 38.549 28.3664 4951.37 838.301 5856.7 5856.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 340 0.001024 4096 82 2600 7248 2.72691 91.6373 164.211 258.619 258.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 960 6.4e-05 4096 140 2450 270720 72.3905 55.6133 2538.43 1674.88 4341.43 4341.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1600 6.4e-05 512 400 350 251904 14.5435 6.68413 48.7154 208.252 278.386 278.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 710 0.000128 4096 195 7650 102144 38.5102 28.3423 3077.05 836.858 3980.87 3980.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 340 0.001024 4096 82 2600 7200 2.72819 57.3359 162.983 223.091 223.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 960 6.4e-05 4096 140 2450 270720 72.4886 55.6824 2070.04 1676.55 3874.88 3874.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1600 6.4e-05 512 400 350 248832 14.6284 6.65786 39.686 207.408 268.567 268.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 710 0.000128 4096 195 7650 101952 38.62 28.4094 2513.48 838.779 3419.4 3419.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 340 0.001024 4096 82 2600 7056 2.7136 45.7816 162.704 211.241 211.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 960 6.4e-05 4096 140 2450 270336 72.5242 55.6137 1758.6 1673.08 3559.93 3560.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1600 6.4e-05 512 400 350 245760 14.6249 6.6167 48.2061 206.745 276.372 276.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 710 0.000128 4096 195 7650 102144 38.5405 28.3292 2145.36 837.137 3049.47 3049.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 340 0.001024 4096 82 2600 7104 2.72384 39.1128 161.95 203.829 203.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 960 6.4e-05 4096 140 2450 270592 72.747 55.7125 3755.43 1675.47 5559.47 5559.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1600 6.4e-05 512 400 350 256256 14.5262 6.72915 69.1098 209.297 299.855 300.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 710 0.000128 4096 195 7650 102368 38.6687 28.4134 4541.46 838.111 5446.76 5446.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 340 0.001024 4096 82 2600 7224 2.71814 83.2605 164.088 250.111 250.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 960 6.4e-05 4096 140 2450 270592 72.5608 55.6893 2391.5 1675.75 4195.62 4195.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1600 6.4e-05 512 400 350 254464 14.5969 6.72154 45.7858 209.333 276.627 276.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 710 0.000128 4096 195 7650 102144 38.5737 28.3687 2889.52 837.147 3793.72 3793.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 340 0.001024 4096 82 2600 7168 2.72384 52.5926 162.918 218.276 218.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 960 6.4e-05 4096 140 2450 270144 72.8347 55.7455 1960.28 1674.47 3763.45 3763.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1600 6.4e-05 512 400 350 252672 14.716 6.73056 37.0752 209.47 268.177 268.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 710 0.000128 4096 195 7650 102144 38.6872 28.3914 2370.4 837.752 3275.35 3275.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 340 0.001024 4096 82 2600 7056 2.7167 43.0534 163.765 209.578 209.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 960 6.4e-05 4096 140 2450 269696 72.4383 55.6073 1764.72 1675.08 3567.96 3568.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1600 6.4e-05 512 400 350 250880 14.4793 6.64006 34.7315 207.144 263.182 263.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 710 0.000128 4096 195 7650 102144 38.513 28.3229 2138.95 838.306 3044.2 3044.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 340 0.001024 4096 82 2600 6944 2.7095 37.5399 163.524 203.817 203.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 960 6.4e-05 4096 140 2450 270848 72.5028 55.6139 3728.75 1675.55 5532.54 5532.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1600 6.4e-05 512 400 350 253952 14.5742 6.7031 68.9604 208.921 299.347 299.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 710 0.000128 4096 195 7650 102400 38.5656 28.3423 4442.61 838.016 5347.64 5347.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 340 0.001024 4096 82 2600 7232 2.72998 83.6373 163.35 249.76 249.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 960 6.4e-05 4096 140 2450 270848 72.5173 55.6032 2423.83 1676.19 4228.25 4228.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1600 6.4e-05 512 400 350 253952 14.5695 6.70925 45.1067 208.999 275.572 275.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 710 0.000128 4096 195 7650 101888 38.4626 28.3197 2882.45 835.876 3785.22 3785.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 340 0.001024 4096 82 2600 7168 2.7255 53.7523 162.813 219.334 219.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 960 6.4e-05 4096 140 2450 270336 72.4925 55.6032 2051.44 1673.55 3853.2 3853.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1600 6.4e-05 512 400 350 245760 14.631 6.61434 36.9124 206.265 264.611 264.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 710 0.000128 4096 195 7650 102144 38.5396 28.3344 2407.98 838.128 3313.09 3313.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 340 0.001024 4096 82 2600 7104 2.728 45.7431 164.074 212.588 212.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 960 6.4e-05 4096 140 2450 269312 72.4588 55.5602 1825.39 1671.11 3624.63 3624.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1600 6.4e-05 512 400 350 253952 14.5836 6.70925 33.8546 209.053 264.392 264.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 710 0.000128 4096 195 7650 101376 38.5709 28.3267 2109.72 836.825 3013.55 3013.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 340 0.001024 4096 82 2600 6912 2.70877 38.9829 162.187 203.925 203.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 960 6.4e-05 4096 140 2450 270720 72.7237 55.7171 3828.26 1674.5 5631.32 5631.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1600 6.4e-05 512 400 350 253440 14.6008 6.71546 69.6206 208.704 299.826 299.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 710 0.000128 4096 195 7650 102240 38.6662 28.3858 4647.65 837.516 5552.33 5552.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 340 0.001024 4096 82 2600 7200 2.72205 85.1456 163.996 251.908 251.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 960 6.4e-05 4096 140 2450 270720 72.5108 55.6555 2717.75 1674.98 4521.01 4521.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1600 6.4e-05 512 400 350 248832 14.6345 6.656 49.1255 207.215 277.818 277.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 710 0.000128 4096 195 7650 101952 38.615 28.3808 3302.31 838.104 4207.52 4207.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 340 0.001024 4096 82 2600 7056 2.71578 59.3901 163.66 225.809 225.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 960 6.4e-05 4096 140 2450 270432 72.7133 55.7282 2236.09 1674.14 4038.79 4038.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1600 6.4e-05 512 400 350 248832 14.8605 6.72269 41.0408 208.85 271.662 271.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 710 0.000128 4096 195 7650 101088 38.6933 28.3816 2701.91 835.505 3604.59 3604.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 340 0.001024 4096 82 2600 6912 2.70746 48.6513 164.754 216.159 216.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 960 6.4e-05 4096 140 2450 270720 72.3967 55.6133 2118.64 1677.3 3924.07 3924.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1600 6.4e-05 512 400 350 239616 14.6999 6.57603 37.4989 204.414 263.378 263.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 710 0.000128 4096 195 7650 101376 38.5246 28.3133 2544.15 836.404 3447.51 3447.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 340 0.001024 4096 82 2600 6912 2.71344 46.8955 162.391 212.045 212.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 960 6.4e-05 4096 140 2450 269280 72.704 55.6835 1922.99 1671.69 3723.19 3723.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1600 6.4e-05 512 400 350 253440 14.621 6.72029 36.1973 209.122 266.851 267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 710 0.000128 4096 195 7650 100800 38.7521 28.3946 2323.88 836.884 3228.02 3228.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 340 0.001024 4096 82 2600 6840 2.7144 42.6352 162.441 207.835 207.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 960 6.4e-05 4096 140 2450 270720 72.5529 55.6831 3703.3 1677.1 5508.74 5508.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1600 6.4e-05 512 400 350 256000 14.5292 6.72099 69.0917 209.803 300.334 300.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 710 0.000128 4096 195 7650 102400 38.5716 28.3797 4501.95 838.839 5407.84 5407.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 340 0.001024 4096 82 2600 7200 2.7279 82.721 163.147 248.639 248.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 960 6.4e-05 4096 140 2450 270720 72.4218 55.6073 2538.98 1678.03 4345.15 4345.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1600 6.4e-05 512 400 350 256000 14.5241 6.71517 47.1774 209.858 278.47 278.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 710 0.000128 4096 195 7650 101760 38.4211 28.3081 3065.62 836.021 3968.48 3968.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 340 0.001024 4096 82 2600 7040 2.71971 55.935 162.324 221.023 221.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 960 6.4e-05 4096 140 2450 269760 72.5791 55.6699 2169.85 1676.4 3974.6 3974.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1600 6.4e-05 512 400 350 245760 14.6521 6.62893 38.9742 206.739 267.183 267.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 710 0.000128 4096 195 7650 101760 38.5138 28.3421 2662.53 836.328 3565.81 3565.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 340 0.001024 4096 82 2600 6960 2.71296 47.8445 163.423 214.022 214.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 960 6.4e-05 4096 140 2450 268800 72.4994 55.5621 1976.95 1671.48 3776.61 3776.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1600 6.4e-05 512 400 350 245760 14.6423 6.61914 36.3388 206.489 264.275 264.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 710 0.000128 4096 195 7650 101120 38.45 28.2953 2399.5 833.218 3299.57 3299.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 340 0.001024 4096 82 2600 6720 2.6976 43.8226 161.107 207.676 207.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 960 6.4e-05 4096 140 2450 270400 72.5279 55.6933 1916.53 1676.83 3721.7 3721.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1600 6.4e-05 512 400 350 243200 14.7756 6.62899 34.3625 206.552 262.513 262.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 710 0.000128 4096 195 7650 100800 38.5782 28.3482 2313.36 835.265 3215.65 3215.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 340 0.001024 4096 82 2600 6800 2.71434 41.1521 162.241 206.152 206.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 960 6.4e-05 4096 140 2460 270592 72.4705 55.619 3020.07 1677.51 4825.79 4825.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1600 6.4e-05 512 400 360 260096 14.2911 6.71734 60.2494 210.154 291.603 291.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 710 0.000128 4096 195 7680 102528 38.4764 28.3316 3638.55 839.876 4545.34 4545.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 340 0.001024 4096 82 2580 7360 2.72698 67.3451 164.162 234.278 234.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 960 6.4e-05 4096 140 2460 270336 72.5264 55.6216 1972.1 1676.98 3777.34 3777.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1600 6.4e-05 512 400 360 258048 14.3204 7.00006 47.0672 209.081 277.656 277.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 710 0.000128 4096 195 7680 102400 38.5501 28.3563 2369.17 839.408 3275.6 3275.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 340 0.001024 4096 82 2580 7296 2.71725 44.2521 163.409 210.421 210.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 960 6.4e-05 4096 140 2460 270336 72.688 55.6056 5178.09 1676.91 6983.4 6983.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1600 6.4e-05 512 400 360 258048 14.1986 6.68154 44.6031 208.46 274.133 274.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 710 0.000128 4096 195 7680 102144 38.4847 28.3382 1916.92 837.722 2821.57 2821.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 340 0.001024 4096 82 2580 7296 2.72582 36.1536 164.5 203.424 203.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 960 6.4e-05 4096 140 2460 270336 72.8367 55.6134 5148.52 1677.16 6954.25 6954.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1600 6.4e-05 512 400 360 258048 14.3412 6.70896 41.0884 209.117 271.439 271.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 710 0.000128 4096 195 7680 101888 38.4652 28.318 1661.64 836.344 2564.87 2564.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 340 0.001024 4096 82 2580 7168 2.70758 30.6116 164.052 197.414 197.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 960 6.4e-05 4096 140 2460 270400 72.7288 55.724 4096.85 1676.86 5902.34 5902.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1600 6.4e-05 512 400 360 259840 14.365 6.72973 75.1079 209.772 306.166 306.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 710 0.000128 4096 195 7680 102560 38.6737 28.3935 4975.96 838.601 5881.74 5881.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 340 0.001024 4096 82 2580 7360 2.73024 92.4939 162.589 257.857 257.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 960 6.4e-05 4096 140 2460 270400 72.5636 55.6856 2550.84 1675.87 4355.08 4355.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1600 6.4e-05 512 400 360 258560 14.4331 6.72768 49.2056 209.626 280.181 280.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 710 0.000128 4096 195 7680 102400 38.5855 28.3775 3093.14 838.209 3998.42 3998.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 340 0.001024 4096 82 2580 7280 2.72384 57.3604 164.381 224.51 224.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 960 6.4e-05 4096 140 2460 269760 72.742 55.7158 2075.88 1674.21 3878.66 3878.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1600 6.4e-05 512 400 360 257280 14.3993 6.7136 51.2335 208.79 281.322 281.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 710 0.000128 4096 195 7680 102240 38.6746 28.3904 2524.64 837.484 3429.29 3429.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 340 0.001024 4096 82 2580 7200 2.7136 45.815 164.061 212.633 212.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 960 6.4e-05 4096 140 2460 270080 72.4648 55.6137 1759.09 1676.1 3563.38 3563.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1600 6.4e-05 512 400 360 256000 14.5196 6.71744 47.337 209.677 278.433 278.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 710 0.000128 4096 195 7680 101760 38.4137 28.3094 2130.13 835.647 3032.6 3032.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 340 0.001024 4096 82 2580 7200 2.71773 39.1406 162.944 204.844 204.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 960 6.4e-05 4096 140 2460 270528 72.5244 55.6728 3765.46 1675.89 5569.66 5569.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1600 6.4e-05 512 400 360 259584 14.3022 6.72154 68.058 209.26 298.534 298.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 710 0.000128 4096 195 7680 102528 38.5393 28.361 4564.1 837.758 5468.87 5468.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 340 0.001024 4096 82 2580 7344 2.7296 84.2506 163.431 250.455 250.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 960 6.4e-05 4096 140 2460 270336 72.4208 55.595 2362.03 1675.25 4165.41 4165.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1600 6.4e-05 512 400 360 258048 14.1979 6.68701 46.4131 208.255 275.75 275.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 710 0.000128 4096 195 7680 102144 38.4804 28.3362 2857.4 836.98 3761.31 3761.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 340 0.001024 4096 82 2580 7296 2.72426 53.7283 165.095 221.593 221.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 960 6.4e-05 4096 140 2460 270144 72.5518 55.6539 1943.77 1691.75 3763.84 3763.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1600 6.4e-05 512 400 360 253440 14.3495 6.6601 37.27 209.288 267.76 267.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 710 0.000128 4096 195 7680 102528 38.5616 28.3709 2365.8 846.407 3279.25 3279.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 340 0.001024 4096 82 2580 7200 2.72096 42.6145 165.296 210.675 210.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 960 6.4e-05 4096 140 2460 269568 72.5412 55.6064 1747.99 1674.94 3551.19 3551.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 1600 6.4e-05 512 400 360 251904 14.2763 6.61504 33.385 206.44 260.904 261.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 710 0.000128 4096 195 7680 102144 38.533 28.3218 2123.19 838.058 3028.2 3028.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 340 0.001024 4096 82 2580 7104 2.71155 38.9574 164.014 205.727 205.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 960 6.4e-05 4096 140 2460 269760 72.5554 55.6738 1514.08 1676.06 3318.48 3318.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1600 6.4e-05 512 400 360 253440 14.1794 6.63043 40.4176 206.446 267.855 268.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 710 0.000128 4096 195 7680 101760 38.5121 28.3484 1834.7 836.157 2737.83 2737.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 340 0.001024 4096 82 2580 6960 2.6983 32.6458 162.207 197.594 197.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 960 6.4e-05 4096 140 2460 270368 72.7404 55.7076 3606.54 1674.75 5409.85 5409.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1600 6.4e-05 512 400 360 259840 14.3094 6.73008 67.2721 210.19 298.691 298.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 710 0.000128 4096 195 7680 102592 38.6479 28.381 4366.87 837.704 5271.71 5271.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 340 0.001024 4096 82 2580 7336 2.72851 80.771 164.493 248.037 248.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 960 6.4e-05 4096 140 2460 270144 72.6119 55.6656 2294.44 1675.48 4098.32 4098.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1600 6.4e-05 512 400 360 258048 14.4087 6.72381 42.9705 209.296 273.587 273.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 710 0.000128 4096 195 7680 102144 38.5516 28.373 2759.65 836.989 3663.68 3663.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 340 0.001024 4096 82 2580 7280 2.72794 51.942 163.354 218.067 218.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 960 6.4e-05 4096 140 2460 269472 72.8719 55.7363 1924.47 1673.39 3726.58 3726.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1600 6.4e-05 512 400 360 258048 14.4511 6.73178 36.601 209.338 267.314 267.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 710 0.000128 4096 195 7680 102144 38.6888 28.3848 2327.89 837.196 3232.26 3232.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 340 0.001024 4096 82 2580 7224 2.72691 42.8728 164.442 210.085 210.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 960 6.4e-05 4096 140 2460 269696 72.4207 55.6194 1695.12 1673.7 3496.97 3497.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1600 6.4e-05 512 400 360 250880 14.4705 6.64182 32.164 206.971 260.439 260.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 710 0.000128 4096 195 7680 102144 38.5075 28.3382 2039.32 837.515 2943.79 2943.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 340 0.001024 4096 82 2580 7168 2.7232 37.1735 164.475 204.415 204.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 960 6.4e-05 4096 140 2460 268800 72.7667 55.7049 1505.32 1671.56 3305.47 3305.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1600 6.4e-05 512 400 360 250880 14.1519 6.58819 29.0116 204.606 254.546 254.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 710 0.000128 4096 195 7680 101920 38.7375 28.3873 1798.65 836.599 2702.49 2702.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 340 0.001024 4096 82 2580 7000 2.71414 31.7462 161.668 196.175 196.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 960 6.4e-05 4096 140 2460 270336 72.5148 55.6258 3440.21 1677.15 5245.63 5245.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1600 6.4e-05 512 400 360 258048 14.3235 6.7089 64.3083 210.156 295.691 295.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 710 0.000128 4096 195 7680 102400 38.5555 28.3546 4046.23 838.87 4952.13 4952.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 340 0.001024 4096 82 2580 7296 2.72179 76.9368 163.858 243.561 243.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 960 6.4e-05 4096 140 2460 270336 72.5389 55.6144 2353.85 1676.17 4158.29 4158.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1600 6.4e-05 512 400 360 258048 14.3231 6.70925 43.5506 209.002 273.774 273.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 710 0.000128 4096 195 7680 101888 38.4709 28.3278 2731.42 848.428 3646.75 3646.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 340 0.001024 4096 82 2580 7168 2.71226 51.458 163.719 217.933 217.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 960 6.4e-05 4096 140 2460 269568 72.5542 55.6196 1950.48 1675.1 3753.87 3753.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1600 6.4e-05 512 400 360 251904 14.2764 6.61914 35.5354 206.437 263.055 263.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 710 0.000128 4096 195 7680 102144 38.5466 28.3341 2272.09 838.049 3177.13 3177.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 340 0.001024 4096 82 2580 7104 2.71328 42.8797 162.962 208.599 208.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 960 6.4e-05 4096 140 2460 269312 72.4686 55.5643 1805.45 1672.93 3606.53 3606.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1600 6.4e-05 512 400 360 253952 14.5705 6.71232 32.9945 209.252 263.72 263.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 710 0.000128 4096 195 7680 101376 38.5764 28.3237 2041.33 837.108 2945.45 2945.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 340 0.001024 4096 82 2580 6912 2.70003 39.2695 162.135 204.148 204.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 960 6.4e-05 4096 140 2460 268800 72.4832 55.5555 1640.59 1670.32 3439.07 3439.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1600 6.4e-05 512 400 360 245760 14.6497 6.62211 29.4026 206.381 257.251 257.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 710 0.000128 4096 195 7680 101120 38.4649 28.2785 1868.22 832.66 2767.73 2767.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 340 0.001024 4096 82 2580 7040 2.72554 35.1532 163.662 201.584 201.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 960 6.4e-05 4096 140 2432 271232 72.4004 55.6075 2943.52 1676.11 4747.75 4747.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1600 6.4e-05 512 400 320 257024 14.4799 6.71539 55.2739 209.589 286.245 286.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 710 0.000128 4096 195 7680 102400 38.5145 28.3341 3576.86 838.041 4481.86 4481.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 340 0.001024 4096 82 2624 7168 2.72854 65.8625 163.933 232.568 232.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 960 6.4e-05 4096 140 2432 271104 72.491 55.6101 1898.04 1677.15 3703.4 3703.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1600 6.4e-05 512 400 320 256000 14.4636 6.70589 43.8451 209.12 274.318 274.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 710 0.000128 4096 195 7680 102400 38.5536 28.3505 2291.34 838.936 3197.29 3197.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 340 0.001024 4096 82 2624 7104 2.72461 41.9348 163.506 208.209 208.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 960 6.4e-05 4096 140 2432 270720 72.6715 55.6084 5042.03 1676.21 6846.64 6846.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1600 6.4e-05 512 400 320 254976 14.4218 6.68262 42.0773 208.404 271.771 271.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 710 0.000128 4096 195 7680 102144 38.4987 28.3245 1887.11 837.509 2791.55 2791.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 340 0.001024 4096 82 2624 7104 2.72768 34.9185 163.492 201.182 201.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 960 6.4e-05 4096 140 2432 270848 72.829 55.6115 5031.24 1677.53 6837.32 6837.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1600 6.4e-05 512 400 320 253952 14.5697 6.7031 38.7916 209.163 269.41 269.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 710 0.000128 4096 195 7680 101888 38.4754 28.3277 1631.74 836.523 2535.17 2535.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 340 0.001024 4096 82 2624 7040 2.72422 30.4021 163.156 196.326 196.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 960 6.4e-05 4096 140 2432 271040 72.7556 55.7285 3920.72 1675.44 5724.75 5724.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1600 6.4e-05 512 400 320 257280 14.5256 6.73178 66.8103 209.588 297.841 297.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 710 0.000128 4096 195 7680 102400 38.6966 28.3864 4792.43 838.083 5697.7 5697.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 340 0.001024 4096 82 2624 7160 2.7344 87.9923 163.576 254.346 254.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 960 6.4e-05 4096 140 2432 271040 72.5684 55.6795 2384.13 1675.92 4188.41 4188.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 1600 6.4e-05 512 400 320 256000 14.5368 6.72656 43.9161 209.654 275.025 275.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 710 0.000128 4096 195 7680 102400 38.5904 28.3818 2913.02 838.557 3818.66 3818.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 340 0.001024 4096 82 2624 7120 2.72822 53.565 163.596 219.933 219.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 960 6.4e-05 4096 140 2432 270720 72.6647 55.7311 1973.51 1675.77 3777.8 3777.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1600 6.4e-05 512 400 320 253440 14.6057 6.71539 46.3293 208.987 276.82 276.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 710 0.000128 4096 195 7680 102240 38.6437 28.3792 2412.14 838.289 3317.56 3317.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 340 0.001024 4096 82 2624 7080 2.72998 44.4439 165.667 212.884 212.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 960 6.4e-05 4096 140 2432 270720 72.406 55.5994 1693.04 1677.71 3498.87 3498.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1600 6.4e-05 512 400 320 256000 14.5166 6.71517 44.2191 209.873 275.508 275.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 710 0.000128 4096 195 7680 101760 38.4067 28.3116 2060.41 835.902 2963.13 2963.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 340 0.001024 4096 82 2624 7040 2.72803 37.8225 163.285 203.877 203.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 960 6.4e-05 4096 140 2432 270400 72.7229 55.7184 1546.55 1676.01 3351.12 3351.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1600 6.4e-05 512 400 320 249600 14.4732 6.63158 50.8092 206.45 278.546 278.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 710 0.000128 4096 195 7680 101600 38.7894 28.3972 1881.57 838.617 2787.48 2787.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 340 0.001024 4096 82 2624 7000 2.72589 35.1911 163.662 201.621 201.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 960 6.4e-05 4096 140 2432 271104 72.5118 55.6671 3609.17 1677.23 5414.69 5414.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1600 6.4e-05 512 400 320 256512 14.4949 6.72768 60.7426 209.434 291.589 291.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 710 0.000128 4096 195 7680 102336 38.5376 28.3544 4404.68 839.94 5311.62 5311.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 340 0.001024 4096 82 2624 7152 2.72992 80.7054 163.593 247.074 247.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 960 6.4e-05 4096 140 2432 270720 72.3781 55.614 2250.12 1675.31 4053.54 4053.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1600 6.4e-05 512 400 320 254976 14.4058 6.68886 40.3862 208.263 269.933 270.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 710 0.000128 4096 195 7680 102144 38.5099 28.347 2753.49 836.945 3657.4 3657.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 340 0.001024 4096 82 2624 7104 2.72794 50.6304 163.424 216.826 216.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 960 6.4e-05 4096 140 2432 270720 72.5052 55.6694 1851.2 1676.92 3656.4 3656.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1600 6.4e-05 512 400 320 253440 14.361 6.65971 33.4131 207.455 262.073 262.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 710 0.000128 4096 195 7680 101952 38.6284 28.3826 2267.98 838.908 3174.01 3174.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 340 0.001024 4096 82 2624 7056 2.72819 40.9519 164.732 208.458 208.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 960 6.4e-05 4096 140 2432 270336 72.5071 55.6264 1645.37 1673.49 3447.1 3447.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1600 6.4e-05 512 400 320 251904 14.2781 6.6177 29.5438 206.255 256.884 257.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 710 0.000128 4096 195 7680 102144 38.5372 28.3397 2009.48 837.326 2913.79 2913.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 340 0.001024 4096 82 2624 6912 2.71805 36.2209 162.947 201.928 201.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 960 6.4e-05 4096 140 2432 270720 72.5147 55.6751 1447.87 1676.08 3252.25 3252.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1600 6.4e-05 512 400 320 245760 14.6298 6.63018 36.695 206.451 264.592 264.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 710 0.000128 4096 195 7680 101760 38.5191 28.3596 1767.08 836.156 2670.21 2670.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 340 0.001024 4096 82 2624 6960 2.7313 31.83 164.36 198.966 199.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 960 6.4e-05 4096 140 2432 271040 72.6949 55.7117 3397.77 1676.74 5203.03 5203.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1600 6.4e-05 512 400 320 256256 14.545 6.7256 58.7094 209.438 289.609 289.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 710 0.000128 4096 195 7680 102368 38.6722 28.3873 4146.18 838.614 5051.96 5052.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 340 0.001024 4096 82 2624 7112 2.72906 76.1401 163.453 242.364 242.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 960 6.4e-05 4096 140 2432 271040 72.4972 55.6708 2173 1677.08 3978.36 3978.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1600 6.4e-05 512 400 320 254464 14.601 6.72656 38.1856 209.492 269.195 269.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 710 0.000128 4096 195 7680 102144 38.5536 28.3869 2636.82 837.811 3541.68 3541.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 340 0.001024 4096 82 2624 7056 2.72 47.1572 163.351 213.271 213.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 960 6.4e-05 4096 140 2432 270144 72.8009 55.7394 1827.06 1674.79 3630.5 3630.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1600 6.4e-05 512 400 320 252672 14.7114 6.73494 31.9739 209.509 263.119 263.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 710 0.000128 4096 195 7680 102144 38.6771 28.3952 2230.16 838.023 3135.36 3135.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 340 0.001024 4096 82 2624 6888 2.70883 39.2991 163.835 205.885 205.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 960 6.4e-05 4096 140 2432 270592 72.3692 55.607 1610.72 1673.68 3412.49 3412.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1600 6.4e-05 512 400 320 250880 14.4725 6.64342 28.1177 206.969 256.392 256.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 710 0.000128 4096 195 7680 102144 38.4953 28.343 1953.82 837.513 2858.28 2858.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 340 0.001024 4096 82 2624 6944 2.7265 34.5149 164.385 201.671 201.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 960 6.4e-05 4096 140 2432 269920 72.7235 55.7116 1442.39 1671.61 3242.55 3242.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1600 6.4e-05 512 400 320 241920 14.6723 6.59232 25.2312 204.607 251.296 251.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 710 0.000128 4096 195 7680 101920 38.7272 28.3812 1730.82 836.609 2634.65 2634.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 340 0.001024 4096 82 2624 6720 2.70746 30.1663 163.375 196.293 196.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 960 6.4e-05 4096 140 2432 271104 72.4756 55.6086 3383.76 1677.17 5189.13 5189.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1600 6.4e-05 512 400 320 256000 14.4629 6.7072 58.9287 209.744 290.031 290.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 710 0.000128 4096 195 7680 102400 38.5083 28.3503 4025.2 838.982 4931.14 4931.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 340 0.001024 4096 82 2624 7104 2.72234 75.8874 164.561 243.214 243.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 960 6.4e-05 4096 140 2432 270848 72.5251 55.6153 2283.96 1675.92 4088.13 4088.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1600 6.4e-05 512 400 320 253952 14.5708 6.70925 39.1068 208.968 269.543 269.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 710 0.000128 4096 195 7680 101888 38.4723 28.3341 2662.74 835.748 3565.41 3565.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 340 0.001024 4096 82 2624 7040 2.72243 50.7414 163.058 216.566 216.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 960 6.4e-05 4096 140 2432 270336 72.5265 55.6259 1888.34 1673.51 3690.12 3690.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1600 6.4e-05 512 400 320 251904 14.278 6.61709 32.1967 206.257 259.533 259.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 710 0.000128 4096 195 7680 102144 38.5427 28.332 2210.73 838.004 3115.71 3115.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 340 0.001024 4096 82 2624 6912 2.7177 40.7204 162.949 206.429 206.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 960 6.4e-05 4096 140 2432 269312 72.4627 55.5756 1734.29 1671.07 3533.5 3533.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1600 6.4e-05 512 400 320 253952 14.573 6.7113 29.8777 208.995 260.348 260.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 710 0.000128 4096 195 7680 101376 38.5871 28.3116 1985.52 836.096 2888.62 2888.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 340 0.001024 4096 82 2624 6912 2.72339 38.5495 163.112 204.429 204.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 960 6.4e-05 4096 140 2432 268800 72.4736 55.5456 1598.25 1671.5 3397.88 3397.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1600 6.4e-05 512 400 320 245760 14.6571 6.62118 27.0546 206.615 255.136 255.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 710 0.000128 4096 195 7680 101120 38.47 28.2752 1825.22 833.224 2725.29 2725.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 340 0.001024 4096 82 2624 6720 2.71485 34.1972 163.123 200.077 200.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 960 6.4e-05 4096 140 2432 270336 72.4771 55.6052 1527.47 1674.52 3330.19 3330.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1600 6.4e-05 512 400 320 245760 14.6356 6.61914 26.8979 206.398 254.742 254.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 710 0.000128 4096 195 7680 101376 38.493 28.3095 1712.72 834.229 2613.85 2613.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 340 0.001024 4096 82 2624 6528 2.69827 32.8767 162.598 198.216 198.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 960 6.4e-05 4096 140 2432 269952 72.8911 55.663 5465.63 1677.43 7271.73 7271.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1600 6.4e-05 512 400 384 238592 15.6205 6.72541 88.2909 209.756 320.581 320.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 710 0.000128 4096 195 7680 102208 38.6205 28.37 3568.18 838.983 4474.26 4474.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 340 0.001024 4096 82 2688 6880 2.73357 111.67 165.111 279.558 279.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 960 6.4e-05 4096 140 2432 269952 72.5054 55.5971 3264.32 1677.49 5070.02 5070.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1600 6.4e-05 512 400 384 238592 15.525 6.71539 62.9068 210.244 295.574 295.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 710 0.000128 4096 195 7680 102144 38.5004 28.334 3967.34 838.728 4873.01 4873.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 340 0.001024 4096 82 2688 6848 2.72384 72.3231 163.524 238.615 238.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 960 6.4e-05 4096 140 2432 269824 72.5741 55.6175 2104.34 1675.54 3908.18 3908.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1600 6.4e-05 512 400 384 237568 15.4861 6.70739 46.8169 208.922 278.119 278.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 710 0.000128 4096 195 7680 102144 38.5834 28.3502 2571.96 838.371 3477.38 3477.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 340 0.001024 4096 82 2688 6784 2.71798 45.8075 163.309 211.879 211.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 960 6.4e-05 4096 140 2432 269568 72.4788 55.6049 1734.21 1676.66 3539.07 3539.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1600 6.4e-05 512 400 384 236544 15.4489 6.67946 41.1464 208.456 271.921 272.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 710 0.000128 4096 195 7680 101760 38.5225 28.3407 2093.12 837.737 2997.82 2997.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 340 0.001024 4096 82 2688 6720 2.7136 36.626 163.079 202.461 202.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 960 6.4e-05 4096 140 2432 269824 72.5984 55.6134 1557.87 1675.91 3362.1 3362.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1600 6.4e-05 512 400 384 237568 15.4983 6.70925 41.3025 208.961 272.663 272.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 710 0.000128 4096 195 7680 101376 38.5451 28.3275 1861.93 835.61 2764.52 2764.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 340 0.001024 4096 82 2688 6656 2.71984 33.845 163.664 200.273 200.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 960 6.4e-05 4096 140 2432 269440 72.5057 55.6032 1424.69 1676.34 3229.25 3229.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1600 6.4e-05 512 400 384 235520 15.7031 6.7199 41.5525 209.706 273.866 274.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 710 0.000128 4096 195 7680 101120 38.4628 28.3064 1702.94 835.239 2605.05 2605.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 340 0.001024 4096 82 2688 6720 2.72355 29.8804 163.106 195.755 195.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 960 6.4e-05 4096 140 2432 268800 72.8171 55.6185 5216.67 1673.35 7018.58 7018.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1600 6.4e-05 512 400 384 233472 15.3401 6.61094 39.6675 206.242 268.045 268.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 710 0.000128 4096 195 7680 101376 38.6028 28.3341 1582.08 837.362 2486.49 2486.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 340 0.001024 4096 82 2688 6528 2.7055 28.0666 162.499 193.316 193.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 960 6.4e-05 4096 140 2432 268800 72.7186 55.6031 5224.82 1673.67 7026.93 7027.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1600 6.4e-05 512 400 384 229376 15.6528 6.63622 38.216 206.973 267.661 267.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 710 0.000128 4096 195 7680 101248 38.5909 28.3218 1482.24 837.504 2386.77 2386.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 340 0.001024 4096 82 2688 6496 2.70608 25.2989 162.55 190.599 190.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 960 6.4e-05 4096 140 2432 268288 72.8295 55.554 5193.71 1672.69 6994.91 6995.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1600 6.4e-05 512 400 384 237568 15.5095 6.70995 38.1308 209.244 269.782 269.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 710 0.000128 4096 195 7680 101376 38.5816 28.3153 1410.46 837.267 2314.73 2314.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 340 0.001024 4096 82 2688 6400 2.70243 24.3174 162.111 189.173 189.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 960 6.4e-05 4096 140 2460 269696 72.7937 55.6022 5335.29 1674.92 7138.73 7138.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1600 6.4e-05 512 400 360 250880 14.5248 6.63709 88.865 207.121 317.339 317.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 710 0.000128 4096 195 7680 102144 38.5043 28.3213 1378.11 840.362 2285.4 2285.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 340 0.001024 4096 82 2580 7168 2.72285 111.199 164.558 278.523 278.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 960 6.4e-05 4096 140 2432 270592 72.708 55.6079 5207.09 1673.96 7009.49 7009.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1600 6.4e-05 512 400 320 250880 14.5441 6.64371 80.4709 207.007 308.853 309.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 710 0.000128 4096 195 7680 102144 38.4977 28.3238 1352.17 839.408 2258.5 2258.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 340 0.001024 4096 82 2624 6944 2.72659 109.959 163.351 276.082 276.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 960 6.4e-05 4096 140 2450 268800 73.084 55.7141 5331.86 1671.81 7132.59 7132.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1600 6.4e-05 512 400 350 241920 14.7044 6.59251 89.1451 204.636 315.265 315.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 710 0.000128 4096 195 7650 101920 38.7314 28.3913 1383.85 839.256 2290.34 2290.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 340 0.001024 4096 82 2600 7000 2.72656 113.428 162.878 279.079 279.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 960 6.4e-05 4096 140 2448 269920 73.0508 55.7074 5290.23 1673.01 7092.11 7092.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1600 6.4e-05 512 400 336 250880 14.1959 6.59251 89.8822 204.784 315.638 315.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 710 0.000128 4096 195 7680 101920 38.7104 28.3845 1374.84 837.618 2279.66 2279.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 340 0.001024 4096 82 2592 7000 2.72195 110.859 164.155 277.78 277.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 960 6.4e-05 4096 140 2432 271360 72.7941 55.6285 5203.44 1675.91 7007.9 7008.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1600 6.4e-05 512 400 320 253952 14.6611 6.70403 82.4472 208.945 312.944 313.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 710 0.000128 4096 195 7680 101888 38.4837 28.3308 1590.55 835.741 2493.22 2493.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 340 0.001024 4096 82 2592 7168 2.71792 111.204 164.397 278.366 278.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 960 6.4e-05 4096 140 2432 268800 72.4583 55.5581 7041.03 1670.9 8840.07 8840.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1600 6.4e-05 512 400 320 245760 14.6339 6.62938 109.43 206.457 337.336 337.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 710 0.000128 4096 195 7680 101760 38.5043 28.3341 2390.82 836.786 3294.56 3294.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 340 0.001024 4096 82 2592 6720 2.7071 41.8371 166.351 210.938 210.995
