$date
	Fri Sep 23 00:03:47 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testMultiplexer $end
$var wire 1 ! mid0 $end
$var wire 1 " mid1 $end
$var wire 1 # mid2 $end
$var wire 1 $ mid3 $end
$var wire 1 % na0 $end
$var wire 1 & na1 $end
$var wire 1 ' out $end
$var reg 1 ( address0 $end
$var reg 1 ) address1 $end
$var reg 1 * in0 $end
$var reg 1 + in1 $end
$var reg 1 , in2 $end
$var reg 1 - in3 $end
$scope module multiplexer $end
$var wire 1 . address0 $end
$var wire 1 / address1 $end
$var wire 1 0 in0 $end
$var wire 1 1 in1 $end
$var wire 1 2 in2 $end
$var wire 1 3 in3 $end
$var wire 1 ! mid0 $end
$var wire 1 " mid1 $end
$var wire 1 # mid2 $end
$var wire 1 $ mid3 $end
$var wire 1 % na0 $end
$var wire 1 & na1 $end
$var wire 1 ' out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
z'
z&
z%
z$
z#
z"
z!
$end
#50000
0$
0#
0"
0!
1%
1&
#100000
0'
#1000000
1)
1/
#1050000
0&
#2000000
0)
0/
1(
1.
#2050000
1&
0%
#3000000
1)
1/
#3050000
0&
#4000000
0)
0/
0(
0.
1-
13
#4050000
1&
1%
#5000000
1)
1/
#5050000
0&
#6000000
0)
0/
1(
1.
#6050000
1&
0%
#7000000
1)
1/
#7050000
0&
1$
#7100000
1'
#8000000
0)
0/
0(
0.
0-
03
1,
12
#8050000
1&
1%
0$
#8100000
0'
#9000000
1)
1/
#9050000
0&
1#
#9100000
1'
#10000000
0)
0/
1(
1.
#10050000
1&
0#
0%
#10100000
0'
#11000000
1)
1/
#11050000
0&
#12000000
0)
0/
0(
0.
0,
02
1+
11
#12050000
1&
1%
#13000000
1)
1/
#13050000
0&
#14000000
0)
0/
1(
1.
#14050000
1&
0%
#14100000
1"
#14150000
1'
#15000000
1)
1/
#15050000
0&
#15100000
0"
#15150000
0'
#16000000
0)
0/
0(
0.
0+
01
1*
10
#16050000
1&
1%
#16100000
1!
#16150000
1'
#17000000
1)
1/
#17050000
0&
#17100000
0!
#17150000
0'
#18000000
0)
0/
1(
1.
#18050000
1&
0%
#19000000
1)
1/
#19050000
0&
#20000000
