performing high-level synthesis for kernel: top
Log file: /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/sw_emu/_x/top/top/vitis_hls.log