Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date              : Wed May 25 02:01:44 2022
| Host              : Jarvis running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file csync_top_timing_summary_routed.rpt -pb csync_top_timing_summary_routed.pb -rpx csync_top_timing_summary_routed.rpx -warn_on_violation
| Design            : csync_top
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     27.773        0.000                      0                 3081        0.023        0.000                      0                 3081       15.975        0.000                       0                  1299  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
i_clk_32n5  {0.000 16.250}       32.500          30.769          
i_clk_520   {0.000 260.000}      520.000         1.923           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clk_32n5         29.345        0.000                      0                  506        0.036        0.000                      0                  506       15.975        0.000                       0                   472  
i_clk_520         511.391        0.000                      0                 2299        0.023        0.000                      0                 2299      259.458        0.000                       0                   827  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
i_clk_520     i_clk_32n5         27.773        0.000                      0                  416        0.062        0.000                      0                  416  
i_clk_32n5    i_clk_520          28.297        0.000                      0                  177        0.126        0.000                      0                  177  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clk_32n5
  To Clock:  i_clk_32n5

Setup :            0  Failing Endpoints,  Worst Slack       29.345ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.975ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.345ns  (required time - arrival time)
  Source:                 u_CSYNC_STAGE2/u_CORDIC_2/r_inData_Q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Destination:            u_CSYNC_STAGE2/u_CORDIC_2/o_Q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Path Group:             i_clk_32n5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.500ns  (i_clk_32n5 rise@32.500ns - i_clk_32n5 rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 1.724ns (56.321%)  route 1.337ns (43.679%))
  Logic Levels:           7  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.890ns = ( 34.390 - 32.500 ) 
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.413ns (routing 0.543ns, distribution 0.870ns)
  Clock Net Delay (Destination): 1.241ns (routing 0.494ns, distribution 0.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_32n5 rise edge)
                                                      0.000     0.000 r  
    AH11                                              0.000     0.000 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.589     0.589 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.589    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.589 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.912    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.940 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         1.413     2.353    u_CSYNC_STAGE2/u_CORDIC_2/CLK
    SLICE_X86Y317        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_2/r_inData_Q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y317        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.433 f  u_CSYNC_STAGE2/u_CORDIC_2/r_inData_Q_reg[15]/Q
                         net (fo=40, routed)          0.900     3.333    u_CSYNC_STAGE2/u_CORDIC_2/u_CMPLX_MUL/o_Yi1/A[15]
    DSP48E2_X10Y129      DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[15]_A2_DATA[15])
                                                      0.192     3.525 r  u_CSYNC_STAGE2/u_CORDIC_2/u_CMPLX_MUL/o_Yi1/DSP_A_B_DATA_INST/A2_DATA[15]
                         net (fo=1, routed)           0.000     3.525    u_CSYNC_STAGE2/u_CORDIC_2/u_CMPLX_MUL/o_Yi1/DSP_A_B_DATA.A2_DATA<15>
    DSP48E2_X10Y129      DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[15]_A2A1[15])
                                                      0.076     3.601 r  u_CSYNC_STAGE2/u_CORDIC_2/u_CMPLX_MUL/o_Yi1/DSP_PREADD_DATA_INST/A2A1[15]
                         net (fo=1, routed)           0.000     3.601    u_CSYNC_STAGE2/u_CORDIC_2/u_CMPLX_MUL/o_Yi1/DSP_PREADD_DATA.A2A1<15>
    DSP48E2_X10Y129      DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[15]_V[15])
                                                      0.507     4.108 f  u_CSYNC_STAGE2/u_CORDIC_2/u_CMPLX_MUL/o_Yi1/DSP_MULTIPLIER_INST/V[15]
                         net (fo=1, routed)           0.000     4.108    u_CSYNC_STAGE2/u_CORDIC_2/u_CMPLX_MUL/o_Yi1/DSP_MULTIPLIER.V<15>
    DSP48E2_X10Y129      DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[15]_V_DATA[15])
                                                      0.046     4.154 r  u_CSYNC_STAGE2/u_CORDIC_2/u_CMPLX_MUL/o_Yi1/DSP_M_DATA_INST/V_DATA[15]
                         net (fo=1, routed)           0.000     4.154    u_CSYNC_STAGE2/u_CORDIC_2/u_CMPLX_MUL/o_Yi1/DSP_M_DATA.V_DATA<15>
    DSP48E2_X10Y129      DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[15]_ALU_OUT[15])
                                                      0.571     4.725 f  u_CSYNC_STAGE2/u_CORDIC_2/u_CMPLX_MUL/o_Yi1/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     4.725    u_CSYNC_STAGE2/u_CORDIC_2/u_CMPLX_MUL/o_Yi1/DSP_ALU.ALU_OUT<15>
    DSP48E2_X10Y129      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.109     4.834 r  u_CSYNC_STAGE2/u_CORDIC_2/u_CMPLX_MUL/o_Yi1/DSP_OUTPUT_INST/P[15]
                         net (fo=1, routed)           0.411     5.245    u_CSYNC_STAGE2/u_CORDIC_2/u_CMPLX_MUL/p_1_in1_in[5]
    SLICE_X83Y321        LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.143     5.388 r  u_CSYNC_STAGE2/u_CORDIC_2/u_CMPLX_MUL/o_Q[5]_i_1__0/O
                         net (fo=1, routed)           0.026     5.414    u_CSYNC_STAGE2/u_CORDIC_2/u_CMPLX_MUL_n_26
    SLICE_X83Y321        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_2/o_Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_32n5 rise edge)
                                                     32.500    32.500 r  
    AH11                                              0.000    32.500 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000    32.500    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.338    32.838 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    32.838    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    32.838 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    33.125    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    33.149 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         1.241    34.390    u_CSYNC_STAGE2/u_CORDIC_2/CLK
    SLICE_X83Y321        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_2/o_Q_reg[5]/C
                         clock pessimism              0.379    34.770    
                         clock uncertainty           -0.035    34.734    
    SLICE_X83Y321        FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.025    34.759    u_CSYNC_STAGE2/u_CORDIC_2/o_Q_reg[5]
  -------------------------------------------------------------------
                         required time                         34.759    
                         arrival time                          -5.414    
  -------------------------------------------------------------------
                         slack                                 29.345    

Slack (MET) :             29.348ns  (required time - arrival time)
  Source:                 u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_addressCounter_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Destination:            u_CSYNC_STAGE2/u_CORDIC_4/r_inData_I_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Path Group:             i_clk_32n5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.500ns  (i_clk_32n5 rise@32.500ns - i_clk_32n5 rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 0.949ns (31.003%)  route 2.112ns (68.997%))
  Logic Levels:           8  (CARRY8=1 LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.877ns = ( 34.377 - 32.500 ) 
    Source Clock Delay      (SCD):    2.337ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.397ns (routing 0.543ns, distribution 0.854ns)
  Clock Net Delay (Destination): 1.228ns (routing 0.494ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_32n5 rise edge)
                                                      0.000     0.000 r  
    AH11                                              0.000     0.000 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.589     0.589 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.589    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.589 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.912    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.940 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         1.397     2.337    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/CLK
    SLICE_X80Y319        FDPE                                         r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_addressCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y319        FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     2.417 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_addressCounter_reg[3]/Q
                         net (fo=43, routed)          0.793     3.210    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_addressCounter_reg[3]
    SLICE_X80Y327        LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.068     3.278 f  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_Q[7]_i_24__2/O
                         net (fo=16, routed)          0.448     3.726    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_Q[7]_i_24__2_n_0
    SLICE_X80Y325        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     3.874 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[7]_i_48__2/O
                         net (fo=1, routed)           0.091     3.965    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[7]_i_48__2_n_0
    SLICE_X80Y325        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     4.053 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[7]_i_47__2/O
                         net (fo=1, routed)           0.088     4.141    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[7]_i_47__2_n_0
    SLICE_X79Y325        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     4.178 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[7]_i_43__2/O
                         net (fo=1, routed)           0.171     4.349    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[7]_i_43__2_n_0
    SLICE_X79Y326        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     4.472 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[7]_i_25__2/O
                         net (fo=1, routed)           0.153     4.625    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[7]_i_25__2_n_0
    SLICE_X79Y327        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.051     4.676 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[7]_i_9__2/O
                         net (fo=1, routed)           0.021     4.697    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[7]_i_9__2_n_0
    SLICE_X79Y327        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[7])
                                                      0.202     4.899 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I_reg[7]_i_2__2/O[7]
                         net (fo=1, routed)           0.289     5.188    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I_reg[7]_i_2__2_n_8
    SLICE_X81Y329        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     5.340 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[7]_i_1__2/O
                         net (fo=1, routed)           0.058     5.398    u_CSYNC_STAGE2/u_CORDIC_4/p_0_in__1[7]
    SLICE_X81Y329        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_4/r_inData_I_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_32n5 rise edge)
                                                     32.500    32.500 r  
    AH11                                              0.000    32.500 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000    32.500    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.338    32.838 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    32.838    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    32.838 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    33.125    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    33.149 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         1.228    34.377    u_CSYNC_STAGE2/u_CORDIC_4/CLK
    SLICE_X81Y329        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_4/r_inData_I_reg[7]/C
                         clock pessimism              0.379    34.757    
                         clock uncertainty           -0.035    34.721    
    SLICE_X81Y329        FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.025    34.746    u_CSYNC_STAGE2/u_CORDIC_4/r_inData_I_reg[7]
  -------------------------------------------------------------------
                         required time                         34.746    
                         arrival time                          -5.398    
  -------------------------------------------------------------------
                         slack                                 29.348    

Slack (MET) :             29.394ns  (required time - arrival time)
  Source:                 u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_addressCounter_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Destination:            u_CSYNC_STAGE2/u_CORDIC_4/r_inData_I_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Path Group:             i_clk_32n5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.500ns  (i_clk_32n5 rise@32.500ns - i_clk_32n5 rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.971ns (32.248%)  route 2.040ns (67.752%))
  Logic Levels:           9  (CARRY8=2 LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.873ns = ( 34.373 - 32.500 ) 
    Source Clock Delay      (SCD):    2.337ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.397ns (routing 0.543ns, distribution 0.854ns)
  Clock Net Delay (Destination): 1.224ns (routing 0.494ns, distribution 0.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_32n5 rise edge)
                                                      0.000     0.000 r  
    AH11                                              0.000     0.000 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.589     0.589 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.589    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.589 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.912    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.940 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         1.397     2.337    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/CLK
    SLICE_X80Y319        FDPE                                         r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_addressCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y319        FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     2.417 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_addressCounter_reg[3]/Q
                         net (fo=43, routed)          0.793     3.210    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_addressCounter_reg[3]
    SLICE_X80Y327        LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.068     3.278 f  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_Q[7]_i_24__2/O
                         net (fo=16, routed)          0.448     3.726    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_Q[7]_i_24__2_n_0
    SLICE_X80Y325        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     3.874 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[7]_i_48__2/O
                         net (fo=1, routed)           0.091     3.965    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[7]_i_48__2_n_0
    SLICE_X80Y325        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     4.053 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[7]_i_47__2/O
                         net (fo=1, routed)           0.088     4.141    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[7]_i_47__2_n_0
    SLICE_X79Y325        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     4.178 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[7]_i_43__2/O
                         net (fo=1, routed)           0.171     4.349    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[7]_i_43__2_n_0
    SLICE_X79Y326        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     4.472 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[7]_i_25__2/O
                         net (fo=1, routed)           0.153     4.625    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[7]_i_25__2_n_0
    SLICE_X79Y327        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.051     4.676 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[7]_i_9__2/O
                         net (fo=1, routed)           0.021     4.697    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[7]_i_9__2_n_0
    SLICE_X79Y327        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     4.858 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I_reg[7]_i_2__2/CO[7]
                         net (fo=1, routed)           0.026     4.884    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I_reg[7]_i_2__2_n_0
    SLICE_X79Y328        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     5.000 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I_reg[15]_i_2__2/O[5]
                         net (fo=1, routed)           0.200     5.200    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I_reg[15]_i_2__2_n_10
    SLICE_X82Y328        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     5.299 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[13]_i_1__2/O
                         net (fo=1, routed)           0.049     5.348    u_CSYNC_STAGE2/u_CORDIC_4/p_0_in__1[13]
    SLICE_X82Y328        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_4/r_inData_I_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_32n5 rise edge)
                                                     32.500    32.500 r  
    AH11                                              0.000    32.500 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000    32.500    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.338    32.838 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    32.838    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    32.838 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    33.125    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    33.149 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         1.224    34.373    u_CSYNC_STAGE2/u_CORDIC_4/CLK
    SLICE_X82Y328        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_4/r_inData_I_reg[13]/C
                         clock pessimism              0.379    34.753    
                         clock uncertainty           -0.035    34.717    
    SLICE_X82Y328        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025    34.742    u_CSYNC_STAGE2/u_CORDIC_4/r_inData_I_reg[13]
  -------------------------------------------------------------------
                         required time                         34.742    
                         arrival time                          -5.348    
  -------------------------------------------------------------------
                         slack                                 29.394    

Slack (MET) :             29.403ns  (required time - arrival time)
  Source:                 u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_addressCounter_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Destination:            u_CSYNC_STAGE2/u_CORDIC_4/r_inData_I_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Path Group:             i_clk_32n5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.500ns  (i_clk_32n5 rise@32.500ns - i_clk_32n5 rise@0.000ns)
  Data Path Delay:        3.007ns  (logic 0.960ns (31.926%)  route 2.047ns (68.074%))
  Logic Levels:           9  (CARRY8=2 LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.878ns = ( 34.378 - 32.500 ) 
    Source Clock Delay      (SCD):    2.337ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.397ns (routing 0.543ns, distribution 0.854ns)
  Clock Net Delay (Destination): 1.229ns (routing 0.494ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_32n5 rise edge)
                                                      0.000     0.000 r  
    AH11                                              0.000     0.000 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.589     0.589 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.589    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.589 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.912    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.940 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         1.397     2.337    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/CLK
    SLICE_X80Y319        FDPE                                         r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_addressCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y319        FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     2.417 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_addressCounter_reg[3]/Q
                         net (fo=43, routed)          0.793     3.210    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_addressCounter_reg[3]
    SLICE_X80Y327        LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.068     3.278 f  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_Q[7]_i_24__2/O
                         net (fo=16, routed)          0.448     3.726    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_Q[7]_i_24__2_n_0
    SLICE_X80Y325        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     3.874 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[7]_i_48__2/O
                         net (fo=1, routed)           0.091     3.965    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[7]_i_48__2_n_0
    SLICE_X80Y325        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     4.053 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[7]_i_47__2/O
                         net (fo=1, routed)           0.088     4.141    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[7]_i_47__2_n_0
    SLICE_X79Y325        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     4.178 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[7]_i_43__2/O
                         net (fo=1, routed)           0.171     4.349    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[7]_i_43__2_n_0
    SLICE_X79Y326        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     4.472 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[7]_i_25__2/O
                         net (fo=1, routed)           0.153     4.625    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[7]_i_25__2_n_0
    SLICE_X79Y327        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.051     4.676 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[7]_i_9__2/O
                         net (fo=1, routed)           0.021     4.697    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[7]_i_9__2_n_0
    SLICE_X79Y327        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     4.858 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I_reg[7]_i_2__2/CO[7]
                         net (fo=1, routed)           0.026     4.884    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I_reg[7]_i_2__2_n_0
    SLICE_X79Y328        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     5.000 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I_reg[15]_i_2__2/O[7]
                         net (fo=1, routed)           0.184     5.184    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I_reg[15]_i_2__2_n_8
    SLICE_X78Y327        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     5.272 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[15]_i_1__2/O
                         net (fo=1, routed)           0.072     5.344    u_CSYNC_STAGE2/u_CORDIC_4/p_0_in__1[15]
    SLICE_X78Y327        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_4/r_inData_I_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_32n5 rise edge)
                                                     32.500    32.500 r  
    AH11                                              0.000    32.500 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000    32.500    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.338    32.838 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    32.838    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    32.838 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    33.125    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    33.149 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         1.229    34.378    u_CSYNC_STAGE2/u_CORDIC_4/CLK
    SLICE_X78Y327        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_4/r_inData_I_reg[15]/C
                         clock pessimism              0.379    34.758    
                         clock uncertainty           -0.035    34.722    
    SLICE_X78Y327        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025    34.747    u_CSYNC_STAGE2/u_CORDIC_4/r_inData_I_reg[15]
  -------------------------------------------------------------------
                         required time                         34.747    
                         arrival time                          -5.344    
  -------------------------------------------------------------------
                         slack                                 29.403    

Slack (MET) :             29.433ns  (required time - arrival time)
  Source:                 u_CSYNC_STAGE2/u_CORDIC_4/r_inData_I_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Destination:            u_CSYNC_STAGE2/u_CORDIC_4/o_I_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Path Group:             i_clk_32n5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.500ns  (i_clk_32n5 rise@32.500ns - i_clk_32n5 rise@0.000ns)
  Data Path Delay:        2.971ns  (logic 1.725ns (58.061%)  route 1.246ns (41.939%))
  Logic Levels:           7  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.871ns = ( 34.371 - 32.500 ) 
    Source Clock Delay      (SCD):    2.336ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.396ns (routing 0.543ns, distribution 0.853ns)
  Clock Net Delay (Destination): 1.222ns (routing 0.494ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_32n5 rise edge)
                                                      0.000     0.000 r  
    AH11                                              0.000     0.000 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.589     0.589 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.589    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.589 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.912    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.940 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         1.396     2.336    u_CSYNC_STAGE2/u_CORDIC_4/CLK
    SLICE_X78Y327        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_4/r_inData_I_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y327        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.414 f  u_CSYNC_STAGE2/u_CORDIC_4/r_inData_I_reg[15]/Q
                         net (fo=40, routed)          0.865     3.279    u_CSYNC_STAGE2/u_CORDIC_4/u_CMPLX_MUL/o_Yr1/A[19]
    DSP48E2_X9Y131       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[19]_A2_DATA[19])
                                                      0.192     3.471 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CMPLX_MUL/o_Yr1/DSP_A_B_DATA_INST/A2_DATA[19]
                         net (fo=1, routed)           0.000     3.471    u_CSYNC_STAGE2/u_CORDIC_4/u_CMPLX_MUL/o_Yr1/DSP_A_B_DATA.A2_DATA<19>
    DSP48E2_X9Y131       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[19]_A2A1[19])
                                                      0.076     3.547 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CMPLX_MUL/o_Yr1/DSP_PREADD_DATA_INST/A2A1[19]
                         net (fo=1, routed)           0.000     3.547    u_CSYNC_STAGE2/u_CORDIC_4/u_CMPLX_MUL/o_Yr1/DSP_PREADD_DATA.A2A1<19>
    DSP48E2_X9Y131       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[19]_U[21])
                                                      0.505     4.052 f  u_CSYNC_STAGE2/u_CORDIC_4/u_CMPLX_MUL/o_Yr1/DSP_MULTIPLIER_INST/U[21]
                         net (fo=1, routed)           0.000     4.052    u_CSYNC_STAGE2/u_CORDIC_4/u_CMPLX_MUL/o_Yr1/DSP_MULTIPLIER.U<21>
    DSP48E2_X9Y131       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[21]_U_DATA[21])
                                                      0.047     4.099 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CMPLX_MUL/o_Yr1/DSP_M_DATA_INST/U_DATA[21]
                         net (fo=1, routed)           0.000     4.099    u_CSYNC_STAGE2/u_CORDIC_4/u_CMPLX_MUL/o_Yr1/DSP_M_DATA.U_DATA<21>
    DSP48E2_X9Y131       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[21]_ALU_OUT[21])
                                                      0.585     4.684 f  u_CSYNC_STAGE2/u_CORDIC_4/u_CMPLX_MUL/o_Yr1/DSP_ALU_INST/ALU_OUT[21]
                         net (fo=1, routed)           0.000     4.684    u_CSYNC_STAGE2/u_CORDIC_4/u_CMPLX_MUL/o_Yr1/DSP_ALU.ALU_OUT<21>
    DSP48E2_X9Y131       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[21]_P[21])
                                                      0.109     4.793 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CMPLX_MUL/o_Yr1/DSP_OUTPUT_INST/P[21]
                         net (fo=1, routed)           0.366     5.159    u_CSYNC_STAGE2/u_CORDIC_4/u_CMPLX_MUL/p_1_in[11]
    SLICE_X75Y325        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     5.292 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CMPLX_MUL/o_I[11]_i_1__2/O
                         net (fo=1, routed)           0.015     5.307    u_CSYNC_STAGE2/u_CORDIC_4/u_CMPLX_MUL_n_4
    SLICE_X75Y325        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_4/o_I_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_32n5 rise edge)
                                                     32.500    32.500 r  
    AH11                                              0.000    32.500 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000    32.500    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.338    32.838 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    32.838    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    32.838 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    33.125    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    33.149 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         1.222    34.371    u_CSYNC_STAGE2/u_CORDIC_4/CLK
    SLICE_X75Y325        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_4/o_I_reg[11]/C
                         clock pessimism              0.379    34.751    
                         clock uncertainty           -0.035    34.715    
    SLICE_X75Y325        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    34.740    u_CSYNC_STAGE2/u_CORDIC_4/o_I_reg[11]
  -------------------------------------------------------------------
                         required time                         34.740    
                         arrival time                          -5.307    
  -------------------------------------------------------------------
                         slack                                 29.433    

Slack (MET) :             29.436ns  (required time - arrival time)
  Source:                 u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_addressCounter_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Destination:            u_CSYNC_STAGE2/u_CORDIC_4/r_inData_I_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Path Group:             i_clk_32n5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.500ns  (i_clk_32n5 rise@32.500ns - i_clk_32n5 rise@0.000ns)
  Data Path Delay:        2.972ns  (logic 0.909ns (30.585%)  route 2.063ns (69.415%))
  Logic Levels:           9  (CARRY8=2 LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.876ns = ( 34.376 - 32.500 ) 
    Source Clock Delay      (SCD):    2.337ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.397ns (routing 0.543ns, distribution 0.854ns)
  Clock Net Delay (Destination): 1.227ns (routing 0.494ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_32n5 rise edge)
                                                      0.000     0.000 r  
    AH11                                              0.000     0.000 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.589     0.589 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.589    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.589 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.912    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.940 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         1.397     2.337    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/CLK
    SLICE_X80Y319        FDPE                                         r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_addressCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y319        FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     2.417 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_addressCounter_reg[3]/Q
                         net (fo=43, routed)          0.793     3.210    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_addressCounter_reg[3]
    SLICE_X80Y327        LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.068     3.278 f  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_Q[7]_i_24__2/O
                         net (fo=16, routed)          0.448     3.726    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_Q[7]_i_24__2_n_0
    SLICE_X80Y325        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     3.874 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[7]_i_48__2/O
                         net (fo=1, routed)           0.091     3.965    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[7]_i_48__2_n_0
    SLICE_X80Y325        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     4.053 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[7]_i_47__2/O
                         net (fo=1, routed)           0.088     4.141    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[7]_i_47__2_n_0
    SLICE_X79Y325        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     4.178 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[7]_i_43__2/O
                         net (fo=1, routed)           0.171     4.349    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[7]_i_43__2_n_0
    SLICE_X79Y326        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     4.472 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[7]_i_25__2/O
                         net (fo=1, routed)           0.153     4.625    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[7]_i_25__2_n_0
    SLICE_X79Y327        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.051     4.676 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[7]_i_9__2/O
                         net (fo=1, routed)           0.021     4.697    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[7]_i_9__2_n_0
    SLICE_X79Y327        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     4.858 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I_reg[7]_i_2__2/CO[7]
                         net (fo=1, routed)           0.026     4.884    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I_reg[7]_i_2__2_n_0
    SLICE_X79Y328        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.103     4.987 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I_reg[15]_i_2__2/O[6]
                         net (fo=1, routed)           0.223     5.210    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I_reg[15]_i_2__2_n_9
    SLICE_X82Y326        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     5.260 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[14]_i_1__2/O
                         net (fo=1, routed)           0.049     5.309    u_CSYNC_STAGE2/u_CORDIC_4/p_0_in__1[14]
    SLICE_X82Y326        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_4/r_inData_I_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_32n5 rise edge)
                                                     32.500    32.500 r  
    AH11                                              0.000    32.500 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000    32.500    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.338    32.838 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    32.838    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    32.838 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    33.125    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    33.149 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         1.227    34.376    u_CSYNC_STAGE2/u_CORDIC_4/CLK
    SLICE_X82Y326        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_4/r_inData_I_reg[14]/C
                         clock pessimism              0.379    34.756    
                         clock uncertainty           -0.035    34.720    
    SLICE_X82Y326        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025    34.745    u_CSYNC_STAGE2/u_CORDIC_4/r_inData_I_reg[14]
  -------------------------------------------------------------------
                         required time                         34.745    
                         arrival time                          -5.309    
  -------------------------------------------------------------------
                         slack                                 29.436    

Slack (MET) :             29.448ns  (required time - arrival time)
  Source:                 u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_addressCounter_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Destination:            u_CSYNC_STAGE2/u_CORDIC_4/r_inData_I_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Path Group:             i_clk_32n5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.500ns  (i_clk_32n5 rise@32.500ns - i_clk_32n5 rise@0.000ns)
  Data Path Delay:        3.013ns  (logic 0.945ns (31.364%)  route 2.068ns (68.636%))
  Logic Levels:           9  (CARRY8=2 LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.878ns = ( 34.378 - 32.500 ) 
    Source Clock Delay      (SCD):    2.337ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.397ns (routing 0.543ns, distribution 0.854ns)
  Clock Net Delay (Destination): 1.229ns (routing 0.494ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_32n5 rise edge)
                                                      0.000     0.000 r  
    AH11                                              0.000     0.000 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.589     0.589 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.589    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.589 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.912    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.940 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         1.397     2.337    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/CLK
    SLICE_X80Y319        FDPE                                         r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_addressCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y319        FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     2.417 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_addressCounter_reg[3]/Q
                         net (fo=43, routed)          0.793     3.210    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_addressCounter_reg[3]
    SLICE_X80Y327        LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.068     3.278 f  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_Q[7]_i_24__2/O
                         net (fo=16, routed)          0.448     3.726    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_Q[7]_i_24__2_n_0
    SLICE_X80Y325        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     3.874 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[7]_i_48__2/O
                         net (fo=1, routed)           0.091     3.965    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[7]_i_48__2_n_0
    SLICE_X80Y325        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     4.053 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[7]_i_47__2/O
                         net (fo=1, routed)           0.088     4.141    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[7]_i_47__2_n_0
    SLICE_X79Y325        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     4.178 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[7]_i_43__2/O
                         net (fo=1, routed)           0.171     4.349    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[7]_i_43__2_n_0
    SLICE_X79Y326        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     4.472 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[7]_i_25__2/O
                         net (fo=1, routed)           0.153     4.625    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[7]_i_25__2_n_0
    SLICE_X79Y327        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.051     4.676 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[7]_i_9__2/O
                         net (fo=1, routed)           0.021     4.697    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[7]_i_9__2_n_0
    SLICE_X79Y327        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     4.858 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I_reg[7]_i_2__2/CO[7]
                         net (fo=1, routed)           0.026     4.884    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I_reg[7]_i_2__2_n_0
    SLICE_X79Y328        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     4.951 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I_reg[15]_i_2__2/O[2]
                         net (fo=1, routed)           0.228     5.179    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I_reg[15]_i_2__2_n_13
    SLICE_X80Y327        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     5.301 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[10]_i_1__2/O
                         net (fo=1, routed)           0.049     5.350    u_CSYNC_STAGE2/u_CORDIC_4/p_0_in__1[10]
    SLICE_X80Y327        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_4/r_inData_I_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_32n5 rise edge)
                                                     32.500    32.500 r  
    AH11                                              0.000    32.500 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000    32.500    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.338    32.838 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    32.838    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    32.838 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    33.125    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    33.149 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         1.229    34.378    u_CSYNC_STAGE2/u_CORDIC_4/CLK
    SLICE_X80Y327        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_4/r_inData_I_reg[10]/C
                         clock pessimism              0.430    34.809    
                         clock uncertainty           -0.035    34.773    
    SLICE_X80Y327        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025    34.798    u_CSYNC_STAGE2/u_CORDIC_4/r_inData_I_reg[10]
  -------------------------------------------------------------------
                         required time                         34.798    
                         arrival time                          -5.350    
  -------------------------------------------------------------------
                         slack                                 29.448    

Slack (MET) :             29.460ns  (required time - arrival time)
  Source:                 u_CSYNC_STAGE2/u_CORDIC_4/r_inData_I_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Destination:            u_CSYNC_STAGE2/u_CORDIC_4/o_I_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Path Group:             i_clk_32n5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.500ns  (i_clk_32n5 rise@32.500ns - i_clk_32n5 rise@0.000ns)
  Data Path Delay:        2.944ns  (logic 1.691ns (57.439%)  route 1.253ns (42.561%))
  Logic Levels:           7  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.871ns = ( 34.371 - 32.500 ) 
    Source Clock Delay      (SCD):    2.336ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.396ns (routing 0.543ns, distribution 0.853ns)
  Clock Net Delay (Destination): 1.222ns (routing 0.494ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_32n5 rise edge)
                                                      0.000     0.000 r  
    AH11                                              0.000     0.000 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.589     0.589 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.589    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.589 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.912    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.940 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         1.396     2.336    u_CSYNC_STAGE2/u_CORDIC_4/CLK
    SLICE_X78Y327        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_4/r_inData_I_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y327        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.414 f  u_CSYNC_STAGE2/u_CORDIC_4/r_inData_I_reg[15]/Q
                         net (fo=40, routed)          0.865     3.279    u_CSYNC_STAGE2/u_CORDIC_4/u_CMPLX_MUL/o_Yr1/A[19]
    DSP48E2_X9Y131       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[19]_A2_DATA[19])
                                                      0.192     3.471 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CMPLX_MUL/o_Yr1/DSP_A_B_DATA_INST/A2_DATA[19]
                         net (fo=1, routed)           0.000     3.471    u_CSYNC_STAGE2/u_CORDIC_4/u_CMPLX_MUL/o_Yr1/DSP_A_B_DATA.A2_DATA<19>
    DSP48E2_X9Y131       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[19]_A2A1[19])
                                                      0.076     3.547 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CMPLX_MUL/o_Yr1/DSP_PREADD_DATA_INST/A2A1[19]
                         net (fo=1, routed)           0.000     3.547    u_CSYNC_STAGE2/u_CORDIC_4/u_CMPLX_MUL/o_Yr1/DSP_PREADD_DATA.A2A1<19>
    DSP48E2_X9Y131       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[19]_U[20])
                                                      0.505     4.052 f  u_CSYNC_STAGE2/u_CORDIC_4/u_CMPLX_MUL/o_Yr1/DSP_MULTIPLIER_INST/U[20]
                         net (fo=1, routed)           0.000     4.052    u_CSYNC_STAGE2/u_CORDIC_4/u_CMPLX_MUL/o_Yr1/DSP_MULTIPLIER.U<20>
    DSP48E2_X9Y131       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[20]_U_DATA[20])
                                                      0.047     4.099 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CMPLX_MUL/o_Yr1/DSP_M_DATA_INST/U_DATA[20]
                         net (fo=1, routed)           0.000     4.099    u_CSYNC_STAGE2/u_CORDIC_4/u_CMPLX_MUL/o_Yr1/DSP_M_DATA.U_DATA<20>
    DSP48E2_X9Y131       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[20]_ALU_OUT[20])
                                                      0.585     4.684 f  u_CSYNC_STAGE2/u_CORDIC_4/u_CMPLX_MUL/o_Yr1/DSP_ALU_INST/ALU_OUT[20]
                         net (fo=1, routed)           0.000     4.684    u_CSYNC_STAGE2/u_CORDIC_4/u_CMPLX_MUL/o_Yr1/DSP_ALU.ALU_OUT<20>
    DSP48E2_X9Y131       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[20]_P[20])
                                                      0.109     4.793 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CMPLX_MUL/o_Yr1/DSP_OUTPUT_INST/P[20]
                         net (fo=1, routed)           0.339     5.132    u_CSYNC_STAGE2/u_CORDIC_4/u_CMPLX_MUL/p_1_in[10]
    SLICE_X75Y325        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     5.231 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CMPLX_MUL/o_I[10]_i_1__2/O
                         net (fo=1, routed)           0.049     5.280    u_CSYNC_STAGE2/u_CORDIC_4/u_CMPLX_MUL_n_5
    SLICE_X75Y325        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_4/o_I_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_32n5 rise edge)
                                                     32.500    32.500 r  
    AH11                                              0.000    32.500 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000    32.500    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.338    32.838 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    32.838    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    32.838 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    33.125    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    33.149 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         1.222    34.371    u_CSYNC_STAGE2/u_CORDIC_4/CLK
    SLICE_X75Y325        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_4/o_I_reg[10]/C
                         clock pessimism              0.379    34.751    
                         clock uncertainty           -0.035    34.715    
    SLICE_X75Y325        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025    34.740    u_CSYNC_STAGE2/u_CORDIC_4/o_I_reg[10]
  -------------------------------------------------------------------
                         required time                         34.740    
                         arrival time                          -5.280    
  -------------------------------------------------------------------
                         slack                                 29.460    

Slack (MET) :             29.469ns  (required time - arrival time)
  Source:                 u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_addressCounter_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Destination:            u_CSYNC_STAGE2/u_CORDIC_4/r_inData_I_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Path Group:             i_clk_32n5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.500ns  (i_clk_32n5 rise@32.500ns - i_clk_32n5 rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 0.920ns (31.335%)  route 2.016ns (68.665%))
  Logic Levels:           9  (CARRY8=2 LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.873ns = ( 34.373 - 32.500 ) 
    Source Clock Delay      (SCD):    2.337ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.397ns (routing 0.543ns, distribution 0.854ns)
  Clock Net Delay (Destination): 1.224ns (routing 0.494ns, distribution 0.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_32n5 rise edge)
                                                      0.000     0.000 r  
    AH11                                              0.000     0.000 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.589     0.589 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.589    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.589 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.912    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.940 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         1.397     2.337    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/CLK
    SLICE_X80Y319        FDPE                                         r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_addressCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y319        FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     2.417 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_addressCounter_reg[3]/Q
                         net (fo=43, routed)          0.793     3.210    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_addressCounter_reg[3]
    SLICE_X80Y327        LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.068     3.278 f  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_Q[7]_i_24__2/O
                         net (fo=16, routed)          0.448     3.726    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_Q[7]_i_24__2_n_0
    SLICE_X80Y325        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     3.874 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[7]_i_48__2/O
                         net (fo=1, routed)           0.091     3.965    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[7]_i_48__2_n_0
    SLICE_X80Y325        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     4.053 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[7]_i_47__2/O
                         net (fo=1, routed)           0.088     4.141    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[7]_i_47__2_n_0
    SLICE_X79Y325        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     4.178 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[7]_i_43__2/O
                         net (fo=1, routed)           0.171     4.349    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[7]_i_43__2_n_0
    SLICE_X79Y326        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     4.472 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[7]_i_25__2/O
                         net (fo=1, routed)           0.153     4.625    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[7]_i_25__2_n_0
    SLICE_X79Y327        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.051     4.676 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[7]_i_9__2/O
                         net (fo=1, routed)           0.021     4.697    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[7]_i_9__2_n_0
    SLICE_X79Y327        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     4.858 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I_reg[7]_i_2__2/CO[7]
                         net (fo=1, routed)           0.026     4.884    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I_reg[7]_i_2__2_n_0
    SLICE_X79Y328        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     4.960 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I_reg[15]_i_2__2/O[1]
                         net (fo=1, routed)           0.175     5.135    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I_reg[15]_i_2__2_n_14
    SLICE_X82Y328        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     5.223 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[9]_i_1__2/O
                         net (fo=1, routed)           0.050     5.273    u_CSYNC_STAGE2/u_CORDIC_4/p_0_in__1[9]
    SLICE_X82Y328        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_4/r_inData_I_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_32n5 rise edge)
                                                     32.500    32.500 r  
    AH11                                              0.000    32.500 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000    32.500    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.338    32.838 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    32.838    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    32.838 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    33.125    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    33.149 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         1.224    34.373    u_CSYNC_STAGE2/u_CORDIC_4/CLK
    SLICE_X82Y328        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_4/r_inData_I_reg[9]/C
                         clock pessimism              0.379    34.753    
                         clock uncertainty           -0.035    34.717    
    SLICE_X82Y328        FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.025    34.742    u_CSYNC_STAGE2/u_CORDIC_4/r_inData_I_reg[9]
  -------------------------------------------------------------------
                         required time                         34.742    
                         arrival time                          -5.273    
  -------------------------------------------------------------------
                         slack                                 29.469    

Slack (MET) :             29.475ns  (required time - arrival time)
  Source:                 u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_addressCounter_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Destination:            u_CSYNC_STAGE2/u_CORDIC_4/r_inData_I_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Path Group:             i_clk_32n5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.500ns  (i_clk_32n5 rise@32.500ns - i_clk_32n5 rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.960ns (32.150%)  route 2.026ns (67.850%))
  Logic Levels:           9  (CARRY8=2 LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.878ns = ( 34.378 - 32.500 ) 
    Source Clock Delay      (SCD):    2.337ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.397ns (routing 0.543ns, distribution 0.854ns)
  Clock Net Delay (Destination): 1.229ns (routing 0.494ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_32n5 rise edge)
                                                      0.000     0.000 r  
    AH11                                              0.000     0.000 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.589     0.589 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.589    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.589 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.912    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.940 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         1.397     2.337    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/CLK
    SLICE_X80Y319        FDPE                                         r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_addressCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y319        FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     2.417 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_addressCounter_reg[3]/Q
                         net (fo=43, routed)          0.793     3.210    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_addressCounter_reg[3]
    SLICE_X80Y327        LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.068     3.278 f  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_Q[7]_i_24__2/O
                         net (fo=16, routed)          0.448     3.726    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_Q[7]_i_24__2_n_0
    SLICE_X80Y325        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     3.874 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[7]_i_48__2/O
                         net (fo=1, routed)           0.091     3.965    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[7]_i_48__2_n_0
    SLICE_X80Y325        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     4.053 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[7]_i_47__2/O
                         net (fo=1, routed)           0.088     4.141    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[7]_i_47__2_n_0
    SLICE_X79Y325        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     4.178 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[7]_i_43__2/O
                         net (fo=1, routed)           0.171     4.349    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[7]_i_43__2_n_0
    SLICE_X79Y326        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     4.472 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[7]_i_25__2/O
                         net (fo=1, routed)           0.153     4.625    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[7]_i_25__2_n_0
    SLICE_X79Y327        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.051     4.676 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[7]_i_9__2/O
                         net (fo=1, routed)           0.021     4.697    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[7]_i_9__2_n_0
    SLICE_X79Y327        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     4.858 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I_reg[7]_i_2__2/CO[7]
                         net (fo=1, routed)           0.026     4.884    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I_reg[7]_i_2__2_n_0
    SLICE_X79Y328        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.940 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I_reg[15]_i_2__2/O[0]
                         net (fo=1, routed)           0.186     5.126    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I_reg[15]_i_2__2_n_15
    SLICE_X80Y327        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     5.274 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_inData_I[8]_i_1__2/O
                         net (fo=1, routed)           0.049     5.323    u_CSYNC_STAGE2/u_CORDIC_4/p_0_in__1[8]
    SLICE_X80Y327        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_4/r_inData_I_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_32n5 rise edge)
                                                     32.500    32.500 r  
    AH11                                              0.000    32.500 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000    32.500    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.338    32.838 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    32.838    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    32.838 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    33.125    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    33.149 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         1.229    34.378    u_CSYNC_STAGE2/u_CORDIC_4/CLK
    SLICE_X80Y327        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_4/r_inData_I_reg[8]/C
                         clock pessimism              0.430    34.809    
                         clock uncertainty           -0.035    34.773    
    SLICE_X80Y327        FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.025    34.798    u_CSYNC_STAGE2/u_CORDIC_4/r_inData_I_reg[8]
  -------------------------------------------------------------------
                         required time                         34.798    
                         arrival time                          -5.323    
  -------------------------------------------------------------------
                         slack                                 29.475    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 u_CSYNC_CTRL/r_NPSS_Counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Destination:            u_CSYNC_CTRL/r_NPSS_Counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Path Group:             i_clk_32n5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk_32n5 rise@0.000ns - i_clk_32n5 rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.054ns (51.923%)  route 0.050ns (48.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.476ns
    Source Clock Delay      (SCD):    1.142ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Net Delay (Source):      0.758ns (routing 0.301ns, distribution 0.457ns)
  Clock Net Delay (Destination): 0.867ns (routing 0.336ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_32n5 rise edge)
                                                      0.000     0.000 r  
    AH11                                              0.000     0.000 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.223     0.223 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.223    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.223 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.367    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.384 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         0.758     1.142    u_CSYNC_CTRL/CLK
    SLICE_X77Y296        FDCE                                         r  u_CSYNC_CTRL/r_NPSS_Counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y296        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.181 r  u_CSYNC_CTRL/r_NPSS_Counter_reg[6]/Q
                         net (fo=6, routed)           0.035     1.216    u_CSYNC_CTRL/r_NPSS_Counter_reg[6]
    SLICE_X77Y297        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     1.231 r  u_CSYNC_CTRL/r_NPSS_Counter[10]_i_2/O
                         net (fo=1, routed)           0.015     1.246    u_CSYNC_CTRL/p_0_in__0[10]
    SLICE_X77Y297        FDCE                                         r  u_CSYNC_CTRL/r_NPSS_Counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_32n5 rise edge)
                                                      0.000     0.000 r  
    AH11                                              0.000     0.000 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.409     0.409 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.409    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.409 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.590    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         0.867     1.476    u_CSYNC_CTRL/CLK
    SLICE_X77Y297        FDCE                                         r  u_CSYNC_CTRL/r_NPSS_Counter_reg[10]/C
                         clock pessimism             -0.311     1.165    
    SLICE_X77Y297        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.211    u_CSYNC_CTRL/r_NPSS_Counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 u_CSYNC_CTRL/r_NPSS_Counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Destination:            u_CSYNC_CTRL/r_NPSS_Counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Path Group:             i_clk_32n5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk_32n5 rise@0.000ns - i_clk_32n5 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.054ns (54.545%)  route 0.045ns (45.455%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.472ns
    Source Clock Delay      (SCD):    1.143ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Net Delay (Source):      0.759ns (routing 0.301ns, distribution 0.458ns)
  Clock Net Delay (Destination): 0.863ns (routing 0.336ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_32n5 rise edge)
                                                      0.000     0.000 r  
    AH11                                              0.000     0.000 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.223     0.223 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.223    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.223 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.367    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.384 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         0.759     1.143    u_CSYNC_CTRL/CLK
    SLICE_X77Y295        FDCE                                         r  u_CSYNC_CTRL/r_NPSS_Counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y295        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.182 r  u_CSYNC_CTRL/r_NPSS_Counter_reg[5]/Q
                         net (fo=7, routed)           0.030     1.212    u_CSYNC_CTRL/r_NPSS_Counter_reg[5]
    SLICE_X77Y295        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     1.227 r  u_CSYNC_CTRL/r_NPSS_Counter[5]_i_1/O
                         net (fo=1, routed)           0.015     1.242    u_CSYNC_CTRL/r_NPSS_Counter[5]_i_1_n_0
    SLICE_X77Y295        FDCE                                         r  u_CSYNC_CTRL/r_NPSS_Counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_32n5 rise edge)
                                                      0.000     0.000 r  
    AH11                                              0.000     0.000 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.409     0.409 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.409    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.409 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.590    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         0.863     1.472    u_CSYNC_CTRL/CLK
    SLICE_X77Y295        FDCE                                         r  u_CSYNC_CTRL/r_NPSS_Counter_reg[5]/C
                         clock pessimism             -0.323     1.149    
    SLICE_X77Y295        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.195    u_CSYNC_CTRL/r_NPSS_Counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 u_CSYNC_STAGE2/u_CORDIC_2/u_CORDIC_CTRL/r_addressCounter_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Destination:            u_CSYNC_STAGE2/u_CORDIC_2/u_CORDIC_CTRL/r_addressCounter_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Path Group:             i_clk_32n5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk_32n5 rise@0.000ns - i_clk_32n5 rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.072ns (68.571%)  route 0.033ns (31.429%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    1.163ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Net Delay (Source):      0.779ns (routing 0.301ns, distribution 0.478ns)
  Clock Net Delay (Destination): 0.886ns (routing 0.336ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_32n5 rise edge)
                                                      0.000     0.000 r  
    AH11                                              0.000     0.000 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.223     0.223 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.223    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.223 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.367    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.384 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         0.779     1.163    u_CSYNC_STAGE2/u_CORDIC_2/u_CORDIC_CTRL/CLK
    SLICE_X80Y318        FDPE                                         r  u_CSYNC_STAGE2/u_CORDIC_2/u_CORDIC_CTRL/r_addressCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y318        FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.202 r  u_CSYNC_STAGE2/u_CORDIC_2/u_CORDIC_CTRL/r_addressCounter_reg[2]/Q
                         net (fo=39, routed)          0.027     1.229    u_CSYNC_STAGE2/u_CORDIC_2/u_CORDIC_CTRL/r_addressCounter_reg[2]
    SLICE_X80Y318        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.033     1.262 r  u_CSYNC_STAGE2/u_CORDIC_2/u_CORDIC_CTRL/r_addressCounter[3]_i_1__0/O
                         net (fo=1, routed)           0.006     1.268    u_CSYNC_STAGE2/u_CORDIC_2/u_CORDIC_CTRL/p_0_in__0[3]
    SLICE_X80Y318        FDPE                                         r  u_CSYNC_STAGE2/u_CORDIC_2/u_CORDIC_CTRL/r_addressCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_32n5 rise edge)
                                                      0.000     0.000 r  
    AH11                                              0.000     0.000 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.409     0.409 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.409    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.409 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.590    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         0.886     1.495    u_CSYNC_STAGE2/u_CORDIC_2/u_CORDIC_CTRL/CLK
    SLICE_X80Y318        FDPE                                         r  u_CSYNC_STAGE2/u_CORDIC_2/u_CORDIC_CTRL/r_addressCounter_reg[3]/C
                         clock pessimism             -0.326     1.169    
    SLICE_X80Y318        FDPE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.216    u_CSYNC_STAGE2/u_CORDIC_2/u_CORDIC_CTRL/r_addressCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 u_CSYNC_CTRL/r_NPSS_Counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Destination:            u_CSYNC_CTRL/r_NPSS_Counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Path Group:             i_clk_32n5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk_32n5 rise@0.000ns - i_clk_32n5 rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.072ns (67.290%)  route 0.035ns (32.710%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.472ns
    Source Clock Delay      (SCD):    1.143ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Net Delay (Source):      0.759ns (routing 0.301ns, distribution 0.458ns)
  Clock Net Delay (Destination): 0.863ns (routing 0.336ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_32n5 rise edge)
                                                      0.000     0.000 r  
    AH11                                              0.000     0.000 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.223     0.223 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.223    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.223 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.367    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.384 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         0.759     1.143    u_CSYNC_CTRL/CLK
    SLICE_X77Y295        FDCE                                         r  u_CSYNC_CTRL/r_NPSS_Counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y295        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.182 r  u_CSYNC_CTRL/r_NPSS_Counter_reg[2]/Q
                         net (fo=6, routed)           0.029     1.211    u_CSYNC_CTRL/r_NPSS_Counter_reg[2]
    SLICE_X77Y295        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.033     1.244 r  u_CSYNC_CTRL/r_NPSS_Counter[3]_i_1/O
                         net (fo=1, routed)           0.006     1.250    u_CSYNC_CTRL/p_0_in__0[3]
    SLICE_X77Y295        FDCE                                         r  u_CSYNC_CTRL/r_NPSS_Counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_32n5 rise edge)
                                                      0.000     0.000 r  
    AH11                                              0.000     0.000 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.409     0.409 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.409    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.409 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.590    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         0.863     1.472    u_CSYNC_CTRL/CLK
    SLICE_X77Y295        FDCE                                         r  u_CSYNC_CTRL/r_NPSS_Counter_reg[3]/C
                         clock pessimism             -0.323     1.149    
    SLICE_X77Y295        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.196    u_CSYNC_CTRL/r_NPSS_Counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.196    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentState_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Destination:            u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentState_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Path Group:             i_clk_32n5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk_32n5 rise@0.000ns - i_clk_32n5 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.053ns (48.624%)  route 0.056ns (51.376%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.470ns
    Source Clock Delay      (SCD):    1.141ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Net Delay (Source):      0.757ns (routing 0.301ns, distribution 0.456ns)
  Clock Net Delay (Destination): 0.861ns (routing 0.336ns, distribution 0.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_32n5 rise edge)
                                                      0.000     0.000 r  
    AH11                                              0.000     0.000 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.223     0.223 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.223    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.223 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.367    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.384 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         0.757     1.141    u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/CLK
    SLICE_X80Y299        FDPE                                         r  u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y299        FDPE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.180 r  u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentState_reg[0]/Q
                         net (fo=41, routed)          0.039     1.219    u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentState[0]
    SLICE_X80Y299        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     1.233 r  u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentState[0]_i_1__1/O
                         net (fo=1, routed)           0.017     1.250    u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_nextState[0]
    SLICE_X80Y299        FDPE                                         r  u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_32n5 rise edge)
                                                      0.000     0.000 r  
    AH11                                              0.000     0.000 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.409     0.409 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.409    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.409 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.590    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         0.861     1.470    u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/CLK
    SLICE_X80Y299        FDPE                                         r  u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentState_reg[0]/C
                         clock pessimism             -0.323     1.147    
    SLICE_X80Y299        FDPE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.193    u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_addressCounter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Destination:            u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_addressCounter_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Path Group:             i_clk_32n5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk_32n5 rise@0.000ns - i_clk_32n5 rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.072ns (65.455%)  route 0.038ns (34.545%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    1.162ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Net Delay (Source):      0.778ns (routing 0.301ns, distribution 0.477ns)
  Clock Net Delay (Destination): 0.886ns (routing 0.336ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_32n5 rise edge)
                                                      0.000     0.000 r  
    AH11                                              0.000     0.000 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.223     0.223 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.223    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.223 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.367    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.384 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         0.778     1.162    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/CLK
    SLICE_X80Y319        FDPE                                         r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_addressCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y319        FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.201 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_addressCounter_reg[0]/Q
                         net (fo=34, routed)          0.032     1.233    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_addressCounter_reg[0]
    SLICE_X80Y319        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.033     1.266 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_addressCounter[1]_i_1__2/O
                         net (fo=1, routed)           0.006     1.272    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/p_0_in__0[1]
    SLICE_X80Y319        FDPE                                         r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_addressCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_32n5 rise edge)
                                                      0.000     0.000 r  
    AH11                                              0.000     0.000 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.409     0.409 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.409    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.409 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.590    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         0.886     1.495    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/CLK
    SLICE_X80Y319        FDPE                                         r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_addressCounter_reg[1]/C
                         clock pessimism             -0.327     1.168    
    SLICE_X80Y319        FDPE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.215    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_addressCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_addressCounter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Destination:            u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_addressCounter_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Path Group:             i_clk_32n5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk_32n5 rise@0.000ns - i_clk_32n5 rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.072ns (65.455%)  route 0.038ns (34.545%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    1.162ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Net Delay (Source):      0.778ns (routing 0.301ns, distribution 0.477ns)
  Clock Net Delay (Destination): 0.886ns (routing 0.336ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_32n5 rise edge)
                                                      0.000     0.000 r  
    AH11                                              0.000     0.000 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.223     0.223 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.223    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.223 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.367    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.384 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         0.778     1.162    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/CLK
    SLICE_X80Y319        FDPE                                         r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_addressCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y319        FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.201 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_addressCounter_reg[0]/Q
                         net (fo=34, routed)          0.032     1.233    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_addressCounter_reg[0]
    SLICE_X80Y319        LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.033     1.266 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_addressCounter[3]_i_1__2/O
                         net (fo=1, routed)           0.006     1.272    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/p_0_in__0[3]
    SLICE_X80Y319        FDPE                                         r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_addressCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_32n5 rise edge)
                                                      0.000     0.000 r  
    AH11                                              0.000     0.000 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.409     0.409 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.409    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.409 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.590    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         0.886     1.495    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/CLK
    SLICE_X80Y319        FDPE                                         r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_addressCounter_reg[3]/C
                         clock pessimism             -0.327     1.168    
    SLICE_X80Y319        FDPE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.215    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_addressCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 u_CSYNC_STAGE2/u_CORDIC_5/u_CORDIC_CTRL/r_addressCounter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Destination:            u_CSYNC_STAGE2/u_CORDIC_5/u_CORDIC_CTRL/r_addressCounter_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Path Group:             i_clk_32n5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk_32n5 rise@0.000ns - i_clk_32n5 rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.072ns (65.455%)  route 0.038ns (34.545%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    1.167ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Net Delay (Source):      0.783ns (routing 0.301ns, distribution 0.482ns)
  Clock Net Delay (Destination): 0.891ns (routing 0.336ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_32n5 rise edge)
                                                      0.000     0.000 r  
    AH11                                              0.000     0.000 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.223     0.223 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.223    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.223 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.367    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.384 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         0.783     1.167    u_CSYNC_STAGE2/u_CORDIC_5/u_CORDIC_CTRL/CLK
    SLICE_X80Y302        FDPE                                         r  u_CSYNC_STAGE2/u_CORDIC_5/u_CORDIC_CTRL/r_addressCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y302        FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.206 r  u_CSYNC_STAGE2/u_CORDIC_5/u_CORDIC_CTRL/r_addressCounter_reg[0]/Q
                         net (fo=34, routed)          0.032     1.238    u_CSYNC_STAGE2/u_CORDIC_5/u_CORDIC_CTRL/r_addressCounter_reg[0]
    SLICE_X80Y302        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.033     1.271 r  u_CSYNC_STAGE2/u_CORDIC_5/u_CORDIC_CTRL/r_addressCounter[1]_i_1__3/O
                         net (fo=1, routed)           0.006     1.277    u_CSYNC_STAGE2/u_CORDIC_5/u_CORDIC_CTRL/p_0_in__0[1]
    SLICE_X80Y302        FDPE                                         r  u_CSYNC_STAGE2/u_CORDIC_5/u_CORDIC_CTRL/r_addressCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_32n5 rise edge)
                                                      0.000     0.000 r  
    AH11                                              0.000     0.000 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.409     0.409 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.409    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.409 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.590    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         0.891     1.500    u_CSYNC_STAGE2/u_CORDIC_5/u_CORDIC_CTRL/CLK
    SLICE_X80Y302        FDPE                                         r  u_CSYNC_STAGE2/u_CORDIC_5/u_CORDIC_CTRL/r_addressCounter_reg[1]/C
                         clock pessimism             -0.327     1.173    
    SLICE_X80Y302        FDPE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.220    u_CSYNC_STAGE2/u_CORDIC_5/u_CORDIC_CTRL/r_addressCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 u_CSYNC_STAGE2/u_CORDIC_1/r_currentAngle_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Destination:            u_CSYNC_STAGE2/u_CORDIC_1/r_currentAngle_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Path Group:             i_clk_32n5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk_32n5 rise@0.000ns - i_clk_32n5 rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.071ns (64.546%)  route 0.039ns (35.455%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    1.170ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Net Delay (Source):      0.786ns (routing 0.301ns, distribution 0.485ns)
  Clock Net Delay (Destination): 0.894ns (routing 0.336ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_32n5 rise edge)
                                                      0.000     0.000 r  
    AH11                                              0.000     0.000 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.223     0.223 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.223    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.223 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.367    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.384 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         0.786     1.170    u_CSYNC_STAGE2/u_CORDIC_1/CLK
    SLICE_X75Y311        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_1/r_currentAngle_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y311        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.209 r  u_CSYNC_STAGE2/u_CORDIC_1/r_currentAngle_reg[17]/Q
                         net (fo=2, routed)           0.025     1.234    u_CSYNC_STAGE2/u_CORDIC_1/u_CORDIC_CTRL/Q[17]
    SLICE_X75Y311        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     1.249 r  u_CSYNC_STAGE2/u_CORDIC_1/u_CORDIC_CTRL/r_currentAngle[20]_i_10/O
                         net (fo=1, routed)           0.007     1.256    u_CSYNC_STAGE2/u_CORDIC_1/u_CORDIC_CTRL/r_currentAngle[20]_i_10_n_0
    SLICE_X75Y311        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     1.273 r  u_CSYNC_STAGE2/u_CORDIC_1/u_CORDIC_CTRL/r_currentAngle_reg[20]_i_2/O[1]
                         net (fo=1, routed)           0.007     1.280    u_CSYNC_STAGE2/u_CORDIC_1/u_CORDIC_CTRL_n_4
    SLICE_X75Y311        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_1/r_currentAngle_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_32n5 rise edge)
                                                      0.000     0.000 r  
    AH11                                              0.000     0.000 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.409     0.409 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.409    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.409 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.590    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         0.894     1.503    u_CSYNC_STAGE2/u_CORDIC_1/CLK
    SLICE_X75Y311        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_1/r_currentAngle_reg[17]/C
                         clock pessimism             -0.327     1.176    
    SLICE_X75Y311        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.222    u_CSYNC_STAGE2/u_CORDIC_1/r_currentAngle_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 u_CSYNC_STAGE2/u_CORDIC_4/r_currentAngle_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Destination:            u_CSYNC_STAGE2/u_CORDIC_4/r_currentAngle_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Path Group:             i_clk_32n5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk_32n5 rise@0.000ns - i_clk_32n5 rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.071ns (64.546%)  route 0.039ns (35.455%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    1.163ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Net Delay (Source):      0.779ns (routing 0.301ns, distribution 0.478ns)
  Clock Net Delay (Destination): 0.886ns (routing 0.336ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_32n5 rise edge)
                                                      0.000     0.000 r  
    AH11                                              0.000     0.000 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.223     0.223 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.223    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.223 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.367    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.384 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         0.779     1.163    u_CSYNC_STAGE2/u_CORDIC_4/CLK
    SLICE_X77Y321        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_4/r_currentAngle_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y321        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.202 r  u_CSYNC_STAGE2/u_CORDIC_4/r_currentAngle_reg[17]/Q
                         net (fo=2, routed)           0.025     1.227    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/Q[17]
    SLICE_X77Y321        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     1.242 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_currentAngle[20]_i_9__2/O
                         net (fo=1, routed)           0.007     1.249    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_currentAngle[20]_i_9__2_n_0
    SLICE_X77Y321        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     1.266 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_currentAngle_reg[20]_i_1__1/O[1]
                         net (fo=1, routed)           0.007     1.273    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL_n_4
    SLICE_X77Y321        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_4/r_currentAngle_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_32n5 rise edge)
                                                      0.000     0.000 r  
    AH11                                              0.000     0.000 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.409     0.409 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.409    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.409 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.590    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         0.886     1.495    u_CSYNC_STAGE2/u_CORDIC_4/CLK
    SLICE_X77Y321        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_4/r_currentAngle_reg[17]/C
                         clock pessimism             -0.326     1.169    
    SLICE_X77Y321        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.215    u_CSYNC_STAGE2/u_CORDIC_4/r_currentAngle_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk_32n5
Waveform(ns):       { 0.000 16.250 }
Period(ns):         32.500
Sources:            { i_clk_32n5 }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         32.500      31.210     BUFGCE_X1Y80   i_clk_32n5_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C    n/a            0.550         32.500      31.950     SLICE_X78Y315  u_CSYNC_STAGE2/u_CORDIC_2/u_CORDIC_CTRL/r_addressCounter_reg[0]/C
Min Period        n/a     FDPE/C    n/a            0.550         32.500      31.950     SLICE_X78Y315  u_CSYNC_STAGE2/u_CORDIC_2/u_CORDIC_CTRL/r_addressCounter_reg[1]/C
Min Period        n/a     FDPE/C    n/a            0.550         32.500      31.950     SLICE_X80Y318  u_CSYNC_STAGE2/u_CORDIC_2/u_CORDIC_CTRL/r_addressCounter_reg[2]/C
Min Period        n/a     FDPE/C    n/a            0.550         32.500      31.950     SLICE_X80Y318  u_CSYNC_STAGE2/u_CORDIC_2/u_CORDIC_CTRL/r_addressCounter_reg[3]/C
Min Period        n/a     FDPE/C    n/a            0.550         32.500      31.950     SLICE_X80Y302  u_CSYNC_STAGE2/u_CORDIC_5/u_CORDIC_CTRL/r_addressCounter_reg[0]/C
Min Period        n/a     FDPE/C    n/a            0.550         32.500      31.950     SLICE_X80Y302  u_CSYNC_STAGE2/u_CORDIC_5/u_CORDIC_CTRL/r_addressCounter_reg[1]/C
Min Period        n/a     FDPE/C    n/a            0.550         32.500      31.950     SLICE_X79Y305  u_CSYNC_STAGE2/u_CORDIC_5/u_CORDIC_CTRL/r_addressCounter_reg[2]/C
Min Period        n/a     FDPE/C    n/a            0.550         32.500      31.950     SLICE_X79Y305  u_CSYNC_STAGE2/u_CORDIC_5/u_CORDIC_CTRL/r_addressCounter_reg[3]/C
Min Period        n/a     FDPE/C    n/a            0.550         32.500      31.950     SLICE_X80Y314  u_CSYNC_STAGE2/u_CORDIC_2/u_CORDIC_CTRL/r_currentState_reg[0]/C
Low Pulse Width   Slow    FDPE/C    n/a            0.275         16.250      15.975     SLICE_X80Y302  u_CSYNC_STAGE2/u_CORDIC_5/u_CORDIC_CTRL/r_addressCounter_reg[0]/C
Low Pulse Width   Slow    FDPE/C    n/a            0.275         16.250      15.975     SLICE_X80Y302  u_CSYNC_STAGE2/u_CORDIC_5/u_CORDIC_CTRL/r_addressCounter_reg[1]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         16.250      15.975     SLICE_X77Y314  u_CSYNC_STAGE2/u_CORDIC_2/u_CORDIC_CTRL/r_flagEN_reg/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         16.250      15.975     SLICE_X84Y296  u_CSYNC_STAGE2/u_CORDIC_3/o_I_reg[6]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         16.250      15.975     SLICE_X84Y296  u_CSYNC_STAGE2/u_CORDIC_3/o_I_reg[7]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         16.250      15.975     SLICE_X80Y296  u_CSYNC_STAGE2/u_CORDIC_3/r_inData_I_reg[1]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         16.250      15.975     SLICE_X81Y298  u_CSYNC_STAGE2/u_CORDIC_3/r_inData_I_reg[7]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         16.250      15.975     SLICE_X81Y298  u_CSYNC_STAGE2/u_CORDIC_3/r_inData_Q_reg[12]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         16.250      15.975     SLICE_X80Y296  u_CSYNC_STAGE2/u_CORDIC_3/r_inData_Q_reg[1]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         16.250      15.975     SLICE_X78Y321  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_currentState_reg[1]/C
High Pulse Width  Slow    FDPE/C    n/a            0.275         16.250      15.975     SLICE_X78Y315  u_CSYNC_STAGE2/u_CORDIC_2/u_CORDIC_CTRL/r_addressCounter_reg[0]/C
High Pulse Width  Fast    FDPE/C    n/a            0.275         16.250      15.975     SLICE_X78Y315  u_CSYNC_STAGE2/u_CORDIC_2/u_CORDIC_CTRL/r_addressCounter_reg[0]/C
High Pulse Width  Slow    FDPE/C    n/a            0.275         16.250      15.975     SLICE_X78Y315  u_CSYNC_STAGE2/u_CORDIC_2/u_CORDIC_CTRL/r_addressCounter_reg[1]/C
High Pulse Width  Fast    FDPE/C    n/a            0.275         16.250      15.975     SLICE_X78Y315  u_CSYNC_STAGE2/u_CORDIC_2/u_CORDIC_CTRL/r_addressCounter_reg[1]/C
High Pulse Width  Fast    FDPE/C    n/a            0.275         16.250      15.975     SLICE_X80Y318  u_CSYNC_STAGE2/u_CORDIC_2/u_CORDIC_CTRL/r_addressCounter_reg[2]/C
High Pulse Width  Fast    FDPE/C    n/a            0.275         16.250      15.975     SLICE_X80Y318  u_CSYNC_STAGE2/u_CORDIC_2/u_CORDIC_CTRL/r_addressCounter_reg[3]/C
High Pulse Width  Fast    FDPE/C    n/a            0.275         16.250      15.975     SLICE_X80Y302  u_CSYNC_STAGE2/u_CORDIC_5/u_CORDIC_CTRL/r_addressCounter_reg[0]/C
High Pulse Width  Fast    FDPE/C    n/a            0.275         16.250      15.975     SLICE_X80Y302  u_CSYNC_STAGE2/u_CORDIC_5/u_CORDIC_CTRL/r_addressCounter_reg[1]/C
High Pulse Width  Fast    FDPE/C    n/a            0.275         16.250      15.975     SLICE_X79Y305  u_CSYNC_STAGE2/u_CORDIC_5/u_CORDIC_CTRL/r_addressCounter_reg[2]/C
High Pulse Width  Fast    FDPE/C    n/a            0.275         16.250      15.975     SLICE_X79Y305  u_CSYNC_STAGE2/u_CORDIC_5/u_CORDIC_CTRL/r_addressCounter_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  i_clk_520
  To Clock:  i_clk_520

Setup :            0  Failing Endpoints,  Worst Slack      511.391ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      259.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             511.391ns  (required time - arrival time)
  Source:                 u_CSYNC_STORAGE/u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            u_CSYNC_CTRL/r_arcCurrState_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             i_clk_520
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            520.000ns  (i_clk_520 rise@520.000ns - i_clk_520 rise@0.000ns)
  Data Path Delay:        8.407ns  (logic 5.642ns (67.111%)  route 2.765ns (32.889%))
  Logic Levels:           22  (CARRY8=2 DSP_A_B_DATA=2 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.829ns = ( 521.829 - 520.000 ) 
    Source Clock Delay      (SCD):    2.398ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.471ns (routing 0.536ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.192ns (routing 0.488ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_520 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.576     0.576 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.576    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.576 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.899    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.927 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         1.471     2.398    u_CSYNC_STORAGE/u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y57         RAMB36E2                                     r  u_CSYNC_STORAGE/u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y57         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[5])
                                                      0.901     3.299 f  u_CSYNC_STORAGE/u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[5]
                         net (fo=1, routed)           0.360     3.659    u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/A[5]
    DSP48E2_X7Y114       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[5]_A2_DATA[5])
                                                      0.192     3.851 r  u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_A_B_DATA_INST/A2_DATA[5]
                         net (fo=1, routed)           0.000     3.851    u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_A_B_DATA.A2_DATA<5>
    DSP48E2_X7Y114       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[5]_A2A1[5])
                                                      0.076     3.927 r  u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_PREADD_DATA_INST/A2A1[5]
                         net (fo=1, routed)           0.000     3.927    u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_PREADD_DATA.A2A1<5>
    DSP48E2_X7Y114       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[5]_U[15])
                                                      0.505     4.432 f  u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, routed)           0.000     4.432    u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_MULTIPLIER.U<15>
    DSP48E2_X7Y114       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[15]_U_DATA[15])
                                                      0.047     4.479 r  u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, routed)           0.000     4.479    u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_M_DATA.U_DATA<15>
    DSP48E2_X7Y114       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[15]_ALU_OUT[15])
                                                      0.585     5.064 f  u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     5.064    u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_ALU.ALU_OUT<15>
    DSP48E2_X7Y114       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.109     5.173 r  u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_OUTPUT_INST/P[15]
                         net (fo=1, routed)           0.297     5.470    u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/r_signx_reg[5]
    SLICE_X71Y287        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.088     5.558 r  u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/o_I0_carry_i_3/O
                         net (fo=1, routed)           0.022     5.580    u_CSYNC_STAGE1/u_METRIC_FILTER/r_signx_reg_0[5]
    SLICE_X71Y287        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     5.739 r  u_CSYNC_STAGE1/u_METRIC_FILTER/o_I0_carry/CO[7]
                         net (fo=1, routed)           0.026     5.765    u_CSYNC_STAGE1/u_METRIC_FILTER/o_I0_carry_n_0
    SLICE_X71Y288        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.123     5.888 f  u_CSYNC_STAGE1/u_METRIC_FILTER/o_I0_carry__0/O[7]
                         net (fo=25, routed)          0.887     6.775    u_CSYNC_STAGE1/u_ACQUISITION_CHECKER/o_peakFound2/B[15]
    DSP48E2_X7Y116       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[15]_B2_DATA[15])
                                                      0.151     6.926 r  u_CSYNC_STAGE1/u_ACQUISITION_CHECKER/o_peakFound2/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, routed)           0.000     6.926    u_CSYNC_STAGE1/u_ACQUISITION_CHECKER/o_peakFound2/DSP_A_B_DATA.B2_DATA<15>
    DSP48E2_X7Y116       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[15]_B2B1[15])
                                                      0.073     6.999 r  u_CSYNC_STAGE1/u_ACQUISITION_CHECKER/o_peakFound2/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, routed)           0.000     6.999    u_CSYNC_STAGE1/u_ACQUISITION_CHECKER/o_peakFound2/DSP_PREADD_DATA.B2B1<15>
    DSP48E2_X7Y116       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[15]_V[43])
                                                      0.609     7.608 f  u_CSYNC_STAGE1/u_ACQUISITION_CHECKER/o_peakFound2/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     7.608    u_CSYNC_STAGE1/u_ACQUISITION_CHECKER/o_peakFound2/DSP_MULTIPLIER.V<43>
    DSP48E2_X7Y116       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     7.654 r  u_CSYNC_STAGE1/u_ACQUISITION_CHECKER/o_peakFound2/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     7.654    u_CSYNC_STAGE1/u_ACQUISITION_CHECKER/o_peakFound2/DSP_M_DATA.V_DATA<43>
    DSP48E2_X7Y116       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     8.225 f  u_CSYNC_STAGE1/u_ACQUISITION_CHECKER/o_peakFound2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     8.225    u_CSYNC_STAGE1/u_ACQUISITION_CHECKER/o_peakFound2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X7Y116       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     8.347 r  u_CSYNC_STAGE1/u_ACQUISITION_CHECKER/o_peakFound2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     8.361    u_CSYNC_STAGE1/u_ACQUISITION_CHECKER/o_peakFound1/PCIN[47]
    DSP48E2_X7Y117       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[4])
                                                      0.546     8.907 r  u_CSYNC_STAGE1/u_ACQUISITION_CHECKER/o_peakFound1/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     8.907    u_CSYNC_STAGE1/u_ACQUISITION_CHECKER/o_peakFound1/DSP_ALU.ALU_OUT<4>
    DSP48E2_X7Y117       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.109     9.016 f  u_CSYNC_STAGE1/u_ACQUISITION_CHECKER/o_peakFound1/DSP_OUTPUT_INST/P[4]
                         net (fo=1, routed)           0.212     9.228    u_CSYNC_STAGE1/u_ACQUISITION_CHECKER/o_peakFound1_n_101
    SLICE_X70Y291        LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     9.378 r  u_CSYNC_STAGE1/u_ACQUISITION_CHECKER/r_arcCurrState[1]_i_9/O
                         net (fo=1, routed)           0.061     9.439    u_CSYNC_STAGE1/u_ACQUISITION_CHECKER/r_arcCurrState[1]_i_9_n_0
    SLICE_X70Y291        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     9.587 r  u_CSYNC_STAGE1/u_ACQUISITION_CHECKER/r_arcCurrState[1]_i_8/O
                         net (fo=1, routed)           0.272     9.859    u_CSYNC_STAGE1/u_ACQUISITION_CHECKER/r_arcCurrState[1]_i_8_n_0
    SLICE_X70Y291        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.145    10.004 r  u_CSYNC_STAGE1/u_ACQUISITION_CHECKER/r_arcCurrState[1]_i_5/O
                         net (fo=1, routed)           0.168    10.172    u_CSYNC_STAGE1/u_ACQUISITION_CHECKER/r_arcCurrState[1]_i_5_n_0
    SLICE_X70Y292        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.037    10.209 f  u_CSYNC_STAGE1/u_ACQUISITION_CHECKER/r_arcCurrState[1]_i_2/O
                         net (fo=2, routed)           0.395    10.604    u_CSYNC_CTRL/w_stage1Valid
    SLICE_X75Y293        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150    10.754 r  u_CSYNC_CTRL/r_arcCurrState[0]_i_1/O
                         net (fo=1, routed)           0.051    10.805    u_CSYNC_CTRL/r_arcNexState[0]
    SLICE_X75Y293        FDPE                                         r  u_CSYNC_CTRL/r_arcCurrState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_520 rise edge)
                                                    520.000   520.000 r  
    AH12                                              0.000   520.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000   520.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.326   520.326 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   520.326    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   520.326 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287   520.613    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   520.637 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         1.192   521.829    u_CSYNC_CTRL/i_clk_520_IBUF_BUFG
    SLICE_X75Y293        FDPE                                         r  u_CSYNC_CTRL/r_arcCurrState_reg[0]/C
                         clock pessimism              0.377   522.206    
                         clock uncertainty           -0.035   522.171    
    SLICE_X75Y293        FDPE (Setup_HFF_SLICEL_C_D)
                                                      0.025   522.196    u_CSYNC_CTRL/r_arcCurrState_reg[0]
  -------------------------------------------------------------------
                         required time                        522.196    
                         arrival time                         -10.805    
  -------------------------------------------------------------------
                         slack                                511.391    

Slack (MET) :             511.554ns  (required time - arrival time)
  Source:                 u_CSYNC_STORAGE/u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            u_CSYNC_CTRL/r_arcCurrState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             i_clk_520
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            520.000ns  (i_clk_520 rise@520.000ns - i_clk_520 rise@0.000ns)
  Data Path Delay:        8.244ns  (logic 5.589ns (67.795%)  route 2.655ns (32.205%))
  Logic Levels:           22  (CARRY8=2 DSP_A_B_DATA=2 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.829ns = ( 521.829 - 520.000 ) 
    Source Clock Delay      (SCD):    2.398ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.471ns (routing 0.536ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.192ns (routing 0.488ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_520 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.576     0.576 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.576    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.576 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.899    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.927 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         1.471     2.398    u_CSYNC_STORAGE/u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y57         RAMB36E2                                     r  u_CSYNC_STORAGE/u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y57         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[5])
                                                      0.901     3.299 f  u_CSYNC_STORAGE/u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[5]
                         net (fo=1, routed)           0.360     3.659    u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/A[5]
    DSP48E2_X7Y114       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[5]_A2_DATA[5])
                                                      0.192     3.851 r  u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_A_B_DATA_INST/A2_DATA[5]
                         net (fo=1, routed)           0.000     3.851    u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_A_B_DATA.A2_DATA<5>
    DSP48E2_X7Y114       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[5]_A2A1[5])
                                                      0.076     3.927 r  u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_PREADD_DATA_INST/A2A1[5]
                         net (fo=1, routed)           0.000     3.927    u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_PREADD_DATA.A2A1<5>
    DSP48E2_X7Y114       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[5]_U[15])
                                                      0.505     4.432 f  u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, routed)           0.000     4.432    u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_MULTIPLIER.U<15>
    DSP48E2_X7Y114       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[15]_U_DATA[15])
                                                      0.047     4.479 r  u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, routed)           0.000     4.479    u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_M_DATA.U_DATA<15>
    DSP48E2_X7Y114       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[15]_ALU_OUT[15])
                                                      0.585     5.064 f  u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     5.064    u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_ALU.ALU_OUT<15>
    DSP48E2_X7Y114       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.109     5.173 r  u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_OUTPUT_INST/P[15]
                         net (fo=1, routed)           0.297     5.470    u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/r_signx_reg[5]
    SLICE_X71Y287        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.088     5.558 r  u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/o_I0_carry_i_3/O
                         net (fo=1, routed)           0.022     5.580    u_CSYNC_STAGE1/u_METRIC_FILTER/r_signx_reg_0[5]
    SLICE_X71Y287        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     5.739 r  u_CSYNC_STAGE1/u_METRIC_FILTER/o_I0_carry/CO[7]
                         net (fo=1, routed)           0.026     5.765    u_CSYNC_STAGE1/u_METRIC_FILTER/o_I0_carry_n_0
    SLICE_X71Y288        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.123     5.888 f  u_CSYNC_STAGE1/u_METRIC_FILTER/o_I0_carry__0/O[7]
                         net (fo=25, routed)          0.887     6.775    u_CSYNC_STAGE1/u_ACQUISITION_CHECKER/o_peakFound2/B[15]
    DSP48E2_X7Y116       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[15]_B2_DATA[15])
                                                      0.151     6.926 r  u_CSYNC_STAGE1/u_ACQUISITION_CHECKER/o_peakFound2/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, routed)           0.000     6.926    u_CSYNC_STAGE1/u_ACQUISITION_CHECKER/o_peakFound2/DSP_A_B_DATA.B2_DATA<15>
    DSP48E2_X7Y116       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[15]_B2B1[15])
                                                      0.073     6.999 r  u_CSYNC_STAGE1/u_ACQUISITION_CHECKER/o_peakFound2/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, routed)           0.000     6.999    u_CSYNC_STAGE1/u_ACQUISITION_CHECKER/o_peakFound2/DSP_PREADD_DATA.B2B1<15>
    DSP48E2_X7Y116       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[15]_V[43])
                                                      0.609     7.608 f  u_CSYNC_STAGE1/u_ACQUISITION_CHECKER/o_peakFound2/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     7.608    u_CSYNC_STAGE1/u_ACQUISITION_CHECKER/o_peakFound2/DSP_MULTIPLIER.V<43>
    DSP48E2_X7Y116       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     7.654 r  u_CSYNC_STAGE1/u_ACQUISITION_CHECKER/o_peakFound2/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     7.654    u_CSYNC_STAGE1/u_ACQUISITION_CHECKER/o_peakFound2/DSP_M_DATA.V_DATA<43>
    DSP48E2_X7Y116       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     8.225 f  u_CSYNC_STAGE1/u_ACQUISITION_CHECKER/o_peakFound2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     8.225    u_CSYNC_STAGE1/u_ACQUISITION_CHECKER/o_peakFound2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X7Y116       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     8.347 r  u_CSYNC_STAGE1/u_ACQUISITION_CHECKER/o_peakFound2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     8.361    u_CSYNC_STAGE1/u_ACQUISITION_CHECKER/o_peakFound1/PCIN[47]
    DSP48E2_X7Y117       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[4])
                                                      0.546     8.907 f  u_CSYNC_STAGE1/u_ACQUISITION_CHECKER/o_peakFound1/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     8.907    u_CSYNC_STAGE1/u_ACQUISITION_CHECKER/o_peakFound1/DSP_ALU.ALU_OUT<4>
    DSP48E2_X7Y117       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.109     9.016 r  u_CSYNC_STAGE1/u_ACQUISITION_CHECKER/o_peakFound1/DSP_OUTPUT_INST/P[4]
                         net (fo=1, routed)           0.212     9.228    u_CSYNC_STAGE1/u_ACQUISITION_CHECKER/o_peakFound1_n_101
    SLICE_X70Y291        LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     9.378 f  u_CSYNC_STAGE1/u_ACQUISITION_CHECKER/r_arcCurrState[1]_i_9/O
                         net (fo=1, routed)           0.061     9.439    u_CSYNC_STAGE1/u_ACQUISITION_CHECKER/r_arcCurrState[1]_i_9_n_0
    SLICE_X70Y291        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     9.587 f  u_CSYNC_STAGE1/u_ACQUISITION_CHECKER/r_arcCurrState[1]_i_8/O
                         net (fo=1, routed)           0.272     9.859    u_CSYNC_STAGE1/u_ACQUISITION_CHECKER/r_arcCurrState[1]_i_8_n_0
    SLICE_X70Y291        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.145    10.004 f  u_CSYNC_STAGE1/u_ACQUISITION_CHECKER/r_arcCurrState[1]_i_5/O
                         net (fo=1, routed)           0.168    10.172    u_CSYNC_STAGE1/u_ACQUISITION_CHECKER/r_arcCurrState[1]_i_5_n_0
    SLICE_X70Y292        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.037    10.209 r  u_CSYNC_STAGE1/u_ACQUISITION_CHECKER/r_arcCurrState[1]_i_2/O
                         net (fo=2, routed)           0.288    10.497    u_CSYNC_CTRL/w_stage1Valid
    SLICE_X75Y293        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097    10.594 r  u_CSYNC_CTRL/r_arcCurrState[1]_i_1/O
                         net (fo=1, routed)           0.048    10.642    u_CSYNC_CTRL/r_arcNexState[1]
    SLICE_X75Y293        FDCE                                         r  u_CSYNC_CTRL/r_arcCurrState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_520 rise edge)
                                                    520.000   520.000 r  
    AH12                                              0.000   520.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000   520.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.326   520.326 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   520.326    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   520.326 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287   520.613    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   520.637 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         1.192   521.829    u_CSYNC_CTRL/i_clk_520_IBUF_BUFG
    SLICE_X75Y293        FDCE                                         r  u_CSYNC_CTRL/r_arcCurrState_reg[1]/C
                         clock pessimism              0.377   522.206    
                         clock uncertainty           -0.035   522.171    
    SLICE_X75Y293        FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.025   522.196    u_CSYNC_CTRL/r_arcCurrState_reg[1]
  -------------------------------------------------------------------
                         required time                        522.196    
                         arrival time                         -10.642    
  -------------------------------------------------------------------
                         slack                                511.554    

Slack (MET) :             514.203ns  (required time - arrival time)
  Source:                 u_CSYNC_STORAGE/u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            u_CSYNC_STAGE1/u_ARCTAN/u_divider/r_quotient_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             i_clk_520
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            520.000ns  (i_clk_520 rise@520.000ns - i_clk_520 rise@0.000ns)
  Data Path Delay:        5.605ns  (logic 3.132ns (55.879%)  route 2.473ns (44.121%))
  Logic Levels:           12  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.840ns = ( 521.840 - 520.000 ) 
    Source Clock Delay      (SCD):    2.398ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.471ns (routing 0.536ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.203ns (routing 0.488ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_520 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.576     0.576 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.576    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.576 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.899    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.927 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         1.471     2.398    u_CSYNC_STORAGE/u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y57         RAMB36E2                                     r  u_CSYNC_STORAGE/u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y57         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[5])
                                                      0.901     3.299 f  u_CSYNC_STORAGE/u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[5]
                         net (fo=1, routed)           0.360     3.659    u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/A[5]
    DSP48E2_X7Y114       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[5]_A2_DATA[5])
                                                      0.192     3.851 r  u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_A_B_DATA_INST/A2_DATA[5]
                         net (fo=1, routed)           0.000     3.851    u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_A_B_DATA.A2_DATA<5>
    DSP48E2_X7Y114       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[5]_A2A1[5])
                                                      0.076     3.927 r  u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_PREADD_DATA_INST/A2A1[5]
                         net (fo=1, routed)           0.000     3.927    u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_PREADD_DATA.A2A1<5>
    DSP48E2_X7Y114       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[5]_U[10])
                                                      0.505     4.432 f  u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     4.432    u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_MULTIPLIER.U<10>
    DSP48E2_X7Y114       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.047     4.479 r  u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     4.479    u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_M_DATA.U_DATA<10>
    DSP48E2_X7Y114       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.585     5.064 f  u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     5.064    u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_ALU.ALU_OUT<10>
    DSP48E2_X7Y114       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.109     5.173 r  u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_OUTPUT_INST/P[10]
                         net (fo=1, routed)           0.200     5.373    u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/r_signx_reg[0]
    SLICE_X71Y287        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     5.473 r  u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/o_I0_carry_i_8/O
                         net (fo=1, routed)           0.013     5.486    u_CSYNC_STAGE1/u_METRIC_FILTER/r_signx_reg_0[0]
    SLICE_X71Y287        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[2])
                                                      0.134     5.620 r  u_CSYNC_STAGE1/u_METRIC_FILTER/o_I0_carry/O[2]
                         net (fo=11, routed)          1.035     6.655    u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/B[2]
    SLICE_X71Y292        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.051     6.706 f  u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/r_quotient[2]_i_3/O
                         net (fo=3, routed)           0.175     6.881    u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/w_realAbs[2]
    SLICE_X71Y292        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.148     7.029 r  u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/w_complementEn_carry_i_7/O
                         net (fo=1, routed)           0.225     7.254    u_CSYNC_STAGE1/u_ARCTAN/DI[1]
    SLICE_X70Y293        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.134     7.388 r  u_CSYNC_STAGE1/u_ARCTAN/w_complementEn_carry/CO[7]
                         net (fo=23, routed)          0.414     7.802    u_CSYNC_STAGE1/u_METRIC_FILTER/CO[0]
    SLICE_X72Y295        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     7.952 r  u_CSYNC_STAGE1/u_METRIC_FILTER/r_quotient[9]_i_1/O
                         net (fo=1, routed)           0.051     8.003    u_CSYNC_STAGE1/u_ARCTAN/u_divider/r_quotient_reg[15]_1[9]
    SLICE_X72Y295        FDCE                                         r  u_CSYNC_STAGE1/u_ARCTAN/u_divider/r_quotient_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_520 rise edge)
                                                    520.000   520.000 r  
    AH12                                              0.000   520.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000   520.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.326   520.326 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   520.326    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   520.326 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287   520.613    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   520.637 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         1.203   521.840    u_CSYNC_STAGE1/u_ARCTAN/u_divider/i_clk_520_IBUF_BUFG
    SLICE_X72Y295        FDCE                                         r  u_CSYNC_STAGE1/u_ARCTAN/u_divider/r_quotient_reg[9]/C
                         clock pessimism              0.377   522.217    
                         clock uncertainty           -0.035   522.182    
    SLICE_X72Y295        FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.025   522.207    u_CSYNC_STAGE1/u_ARCTAN/u_divider/r_quotient_reg[9]
  -------------------------------------------------------------------
                         required time                        522.207    
                         arrival time                          -8.003    
  -------------------------------------------------------------------
                         slack                                514.203    

Slack (MET) :             514.237ns  (required time - arrival time)
  Source:                 u_CSYNC_STORAGE/u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            u_CSYNC_STAGE1/u_ARCTAN/u_divider/r_quotient_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             i_clk_520
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            520.000ns  (i_clk_520 rise@520.000ns - i_clk_520 rise@0.000ns)
  Data Path Delay:        5.569ns  (logic 3.098ns (55.629%)  route 2.471ns (44.371%))
  Logic Levels:           12  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.838ns = ( 521.838 - 520.000 ) 
    Source Clock Delay      (SCD):    2.398ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.471ns (routing 0.536ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.201ns (routing 0.488ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_520 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.576     0.576 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.576    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.576 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.899    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.927 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         1.471     2.398    u_CSYNC_STORAGE/u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y57         RAMB36E2                                     r  u_CSYNC_STORAGE/u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y57         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[5])
                                                      0.901     3.299 f  u_CSYNC_STORAGE/u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[5]
                         net (fo=1, routed)           0.360     3.659    u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/A[5]
    DSP48E2_X7Y114       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[5]_A2_DATA[5])
                                                      0.192     3.851 r  u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_A_B_DATA_INST/A2_DATA[5]
                         net (fo=1, routed)           0.000     3.851    u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_A_B_DATA.A2_DATA<5>
    DSP48E2_X7Y114       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[5]_A2A1[5])
                                                      0.076     3.927 r  u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_PREADD_DATA_INST/A2A1[5]
                         net (fo=1, routed)           0.000     3.927    u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_PREADD_DATA.A2A1<5>
    DSP48E2_X7Y114       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[5]_U[10])
                                                      0.505     4.432 f  u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     4.432    u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_MULTIPLIER.U<10>
    DSP48E2_X7Y114       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.047     4.479 r  u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     4.479    u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_M_DATA.U_DATA<10>
    DSP48E2_X7Y114       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.585     5.064 f  u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     5.064    u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_ALU.ALU_OUT<10>
    DSP48E2_X7Y114       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.109     5.173 r  u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_OUTPUT_INST/P[10]
                         net (fo=1, routed)           0.200     5.373    u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/r_signx_reg[0]
    SLICE_X71Y287        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     5.473 r  u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/o_I0_carry_i_8/O
                         net (fo=1, routed)           0.013     5.486    u_CSYNC_STAGE1/u_METRIC_FILTER/r_signx_reg_0[0]
    SLICE_X71Y287        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[2])
                                                      0.134     5.620 r  u_CSYNC_STAGE1/u_METRIC_FILTER/o_I0_carry/O[2]
                         net (fo=11, routed)          1.035     6.655    u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/B[2]
    SLICE_X71Y292        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.051     6.706 f  u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/r_quotient[2]_i_3/O
                         net (fo=3, routed)           0.175     6.881    u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/w_realAbs[2]
    SLICE_X71Y292        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.148     7.029 r  u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/w_complementEn_carry_i_7/O
                         net (fo=1, routed)           0.225     7.254    u_CSYNC_STAGE1/u_ARCTAN/DI[1]
    SLICE_X70Y293        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.134     7.388 r  u_CSYNC_STAGE1/u_ARCTAN/w_complementEn_carry/CO[7]
                         net (fo=23, routed)          0.445     7.833    u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/CO[0]
    SLICE_X72Y295        LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.116     7.949 r  u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/r_quotient[0]_i_1/O
                         net (fo=1, routed)           0.018     7.967    u_CSYNC_STAGE1/u_ARCTAN/u_divider/r_quotient_reg[15]_1[0]
    SLICE_X72Y295        FDCE                                         r  u_CSYNC_STAGE1/u_ARCTAN/u_divider/r_quotient_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_520 rise edge)
                                                    520.000   520.000 r  
    AH12                                              0.000   520.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000   520.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.326   520.326 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   520.326    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   520.326 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287   520.613    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   520.637 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         1.201   521.838    u_CSYNC_STAGE1/u_ARCTAN/u_divider/i_clk_520_IBUF_BUFG
    SLICE_X72Y295        FDCE                                         r  u_CSYNC_STAGE1/u_ARCTAN/u_divider/r_quotient_reg[0]/C
                         clock pessimism              0.377   522.215    
                         clock uncertainty           -0.035   522.180    
    SLICE_X72Y295        FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.025   522.205    u_CSYNC_STAGE1/u_ARCTAN/u_divider/r_quotient_reg[0]
  -------------------------------------------------------------------
                         required time                        522.205    
                         arrival time                          -7.967    
  -------------------------------------------------------------------
                         slack                                514.237    

Slack (MET) :             514.278ns  (required time - arrival time)
  Source:                 u_CSYNC_STORAGE/u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            u_CSYNC_STAGE1/u_ARCTAN/u_divider/r_quotient_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             i_clk_520
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            520.000ns  (i_clk_520 rise@520.000ns - i_clk_520 rise@0.000ns)
  Data Path Delay:        5.528ns  (logic 3.081ns (55.734%)  route 2.447ns (44.266%))
  Logic Levels:           12  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.837ns = ( 521.837 - 520.000 ) 
    Source Clock Delay      (SCD):    2.398ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.471ns (routing 0.536ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.200ns (routing 0.488ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_520 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.576     0.576 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.576    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.576 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.899    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.927 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         1.471     2.398    u_CSYNC_STORAGE/u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y57         RAMB36E2                                     r  u_CSYNC_STORAGE/u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y57         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[5])
                                                      0.901     3.299 f  u_CSYNC_STORAGE/u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[5]
                         net (fo=1, routed)           0.360     3.659    u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/A[5]
    DSP48E2_X7Y114       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[5]_A2_DATA[5])
                                                      0.192     3.851 r  u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_A_B_DATA_INST/A2_DATA[5]
                         net (fo=1, routed)           0.000     3.851    u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_A_B_DATA.A2_DATA<5>
    DSP48E2_X7Y114       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[5]_A2A1[5])
                                                      0.076     3.927 r  u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_PREADD_DATA_INST/A2A1[5]
                         net (fo=1, routed)           0.000     3.927    u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_PREADD_DATA.A2A1<5>
    DSP48E2_X7Y114       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[5]_U[10])
                                                      0.505     4.432 f  u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     4.432    u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_MULTIPLIER.U<10>
    DSP48E2_X7Y114       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.047     4.479 r  u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     4.479    u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_M_DATA.U_DATA<10>
    DSP48E2_X7Y114       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.585     5.064 f  u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     5.064    u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_ALU.ALU_OUT<10>
    DSP48E2_X7Y114       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.109     5.173 r  u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_OUTPUT_INST/P[10]
                         net (fo=1, routed)           0.200     5.373    u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/r_signx_reg[0]
    SLICE_X71Y287        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     5.473 r  u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/o_I0_carry_i_8/O
                         net (fo=1, routed)           0.013     5.486    u_CSYNC_STAGE1/u_METRIC_FILTER/r_signx_reg_0[0]
    SLICE_X71Y287        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[2])
                                                      0.134     5.620 r  u_CSYNC_STAGE1/u_METRIC_FILTER/o_I0_carry/O[2]
                         net (fo=11, routed)          1.035     6.655    u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/B[2]
    SLICE_X71Y292        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.051     6.706 f  u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/r_quotient[2]_i_3/O
                         net (fo=3, routed)           0.175     6.881    u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/w_realAbs[2]
    SLICE_X71Y292        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.148     7.029 r  u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/w_complementEn_carry_i_7/O
                         net (fo=1, routed)           0.225     7.254    u_CSYNC_STAGE1/u_ARCTAN/DI[1]
    SLICE_X70Y293        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.134     7.388 r  u_CSYNC_STAGE1/u_ARCTAN/w_complementEn_carry/CO[7]
                         net (fo=23, routed)          0.367     7.755    u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/CO[0]
    SLICE_X71Y296        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     7.854 r  u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/r_quotient[7]_i_1/O
                         net (fo=1, routed)           0.072     7.926    u_CSYNC_STAGE1/u_ARCTAN/u_divider/r_quotient_reg[15]_1[7]
    SLICE_X71Y296        FDCE                                         r  u_CSYNC_STAGE1/u_ARCTAN/u_divider/r_quotient_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_520 rise edge)
                                                    520.000   520.000 r  
    AH12                                              0.000   520.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000   520.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.326   520.326 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   520.326    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   520.326 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287   520.613    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   520.637 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         1.200   521.837    u_CSYNC_STAGE1/u_ARCTAN/u_divider/i_clk_520_IBUF_BUFG
    SLICE_X71Y296        FDCE                                         r  u_CSYNC_STAGE1/u_ARCTAN/u_divider/r_quotient_reg[7]/C
                         clock pessimism              0.377   522.214    
                         clock uncertainty           -0.035   522.179    
    SLICE_X71Y296        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025   522.204    u_CSYNC_STAGE1/u_ARCTAN/u_divider/r_quotient_reg[7]
  -------------------------------------------------------------------
                         required time                        522.204    
                         arrival time                          -7.926    
  -------------------------------------------------------------------
                         slack                                514.278    

Slack (MET) :             514.290ns  (required time - arrival time)
  Source:                 u_CSYNC_STORAGE/u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            u_CSYNC_STAGE1/u_ARCTAN/u_divider/r_divisior_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             i_clk_520
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            520.000ns  (i_clk_520 rise@520.000ns - i_clk_520 rise@0.000ns)
  Data Path Delay:        5.512ns  (logic 3.106ns (56.350%)  route 2.406ns (43.650%))
  Logic Levels:           12  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.833ns = ( 521.833 - 520.000 ) 
    Source Clock Delay      (SCD):    2.398ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.471ns (routing 0.536ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.196ns (routing 0.488ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_520 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.576     0.576 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.576    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.576 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.899    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.927 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         1.471     2.398    u_CSYNC_STORAGE/u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y57         RAMB36E2                                     r  u_CSYNC_STORAGE/u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y57         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[5])
                                                      0.901     3.299 f  u_CSYNC_STORAGE/u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[5]
                         net (fo=1, routed)           0.360     3.659    u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/A[5]
    DSP48E2_X7Y114       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[5]_A2_DATA[5])
                                                      0.192     3.851 r  u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_A_B_DATA_INST/A2_DATA[5]
                         net (fo=1, routed)           0.000     3.851    u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_A_B_DATA.A2_DATA<5>
    DSP48E2_X7Y114       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[5]_A2A1[5])
                                                      0.076     3.927 r  u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_PREADD_DATA_INST/A2A1[5]
                         net (fo=1, routed)           0.000     3.927    u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_PREADD_DATA.A2A1<5>
    DSP48E2_X7Y114       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[5]_U[10])
                                                      0.505     4.432 f  u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     4.432    u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_MULTIPLIER.U<10>
    DSP48E2_X7Y114       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.047     4.479 r  u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     4.479    u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_M_DATA.U_DATA<10>
    DSP48E2_X7Y114       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.585     5.064 f  u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     5.064    u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_ALU.ALU_OUT<10>
    DSP48E2_X7Y114       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.109     5.173 r  u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_OUTPUT_INST/P[10]
                         net (fo=1, routed)           0.200     5.373    u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/r_signx_reg[0]
    SLICE_X71Y287        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     5.473 r  u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/o_I0_carry_i_8/O
                         net (fo=1, routed)           0.013     5.486    u_CSYNC_STAGE1/u_METRIC_FILTER/r_signx_reg_0[0]
    SLICE_X71Y287        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[2])
                                                      0.134     5.620 r  u_CSYNC_STAGE1/u_METRIC_FILTER/o_I0_carry/O[2]
                         net (fo=11, routed)          1.035     6.655    u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/B[2]
    SLICE_X71Y292        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.051     6.706 f  u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/r_quotient[2]_i_3/O
                         net (fo=3, routed)           0.175     6.881    u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/w_realAbs[2]
    SLICE_X71Y292        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.148     7.029 r  u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/w_complementEn_carry_i_7/O
                         net (fo=1, routed)           0.225     7.254    u_CSYNC_STAGE1/u_ARCTAN/DI[1]
    SLICE_X70Y293        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.134     7.388 r  u_CSYNC_STAGE1/u_ARCTAN/w_complementEn_carry/CO[7]
                         net (fo=23, routed)          0.349     7.737    u_CSYNC_STAGE1/u_METRIC_FILTER/CO[0]
    SLICE_X72Y294        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     7.861 r  u_CSYNC_STAGE1/u_METRIC_FILTER/r_divisior[2]_i_1/O
                         net (fo=1, routed)           0.049     7.910    u_CSYNC_STAGE1/u_ARCTAN/u_divider/r_divisior_reg[5]_1[2]
    SLICE_X72Y294        FDCE                                         r  u_CSYNC_STAGE1/u_ARCTAN/u_divider/r_divisior_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_520 rise edge)
                                                    520.000   520.000 r  
    AH12                                              0.000   520.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000   520.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.326   520.326 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   520.326    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   520.326 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287   520.613    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   520.637 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         1.196   521.833    u_CSYNC_STAGE1/u_ARCTAN/u_divider/i_clk_520_IBUF_BUFG
    SLICE_X72Y294        FDCE                                         r  u_CSYNC_STAGE1/u_ARCTAN/u_divider/r_divisior_reg[2]/C
                         clock pessimism              0.377   522.210    
                         clock uncertainty           -0.035   522.175    
    SLICE_X72Y294        FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.025   522.200    u_CSYNC_STAGE1/u_ARCTAN/u_divider/r_divisior_reg[2]
  -------------------------------------------------------------------
                         required time                        522.200    
                         arrival time                          -7.910    
  -------------------------------------------------------------------
                         slack                                514.290    

Slack (MET) :             514.304ns  (required time - arrival time)
  Source:                 u_CSYNC_STORAGE/u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            u_CSYNC_STAGE1/u_ARCTAN/u_divider/r_quotient_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             i_clk_520
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            520.000ns  (i_clk_520 rise@520.000ns - i_clk_520 rise@0.000ns)
  Data Path Delay:        5.498ns  (logic 3.123ns (56.802%)  route 2.375ns (43.198%))
  Logic Levels:           12  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.833ns = ( 521.833 - 520.000 ) 
    Source Clock Delay      (SCD):    2.398ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.471ns (routing 0.536ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.196ns (routing 0.488ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_520 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.576     0.576 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.576    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.576 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.899    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.927 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         1.471     2.398    u_CSYNC_STORAGE/u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y57         RAMB36E2                                     r  u_CSYNC_STORAGE/u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y57         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[5])
                                                      0.901     3.299 f  u_CSYNC_STORAGE/u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[5]
                         net (fo=1, routed)           0.360     3.659    u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/A[5]
    DSP48E2_X7Y114       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[5]_A2_DATA[5])
                                                      0.192     3.851 r  u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_A_B_DATA_INST/A2_DATA[5]
                         net (fo=1, routed)           0.000     3.851    u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_A_B_DATA.A2_DATA<5>
    DSP48E2_X7Y114       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[5]_A2A1[5])
                                                      0.076     3.927 r  u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_PREADD_DATA_INST/A2A1[5]
                         net (fo=1, routed)           0.000     3.927    u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_PREADD_DATA.A2A1<5>
    DSP48E2_X7Y114       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[5]_U[10])
                                                      0.505     4.432 f  u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     4.432    u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_MULTIPLIER.U<10>
    DSP48E2_X7Y114       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.047     4.479 r  u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     4.479    u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_M_DATA.U_DATA<10>
    DSP48E2_X7Y114       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.585     5.064 f  u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     5.064    u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_ALU.ALU_OUT<10>
    DSP48E2_X7Y114       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.109     5.173 r  u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_OUTPUT_INST/P[10]
                         net (fo=1, routed)           0.200     5.373    u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/r_signx_reg[0]
    SLICE_X71Y287        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     5.473 r  u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/o_I0_carry_i_8/O
                         net (fo=1, routed)           0.013     5.486    u_CSYNC_STAGE1/u_METRIC_FILTER/r_signx_reg_0[0]
    SLICE_X71Y287        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[2])
                                                      0.134     5.620 r  u_CSYNC_STAGE1/u_METRIC_FILTER/o_I0_carry/O[2]
                         net (fo=11, routed)          1.035     6.655    u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/B[2]
    SLICE_X71Y292        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.051     6.706 f  u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/r_quotient[2]_i_3/O
                         net (fo=3, routed)           0.175     6.881    u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/w_realAbs[2]
    SLICE_X71Y292        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.148     7.029 r  u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/w_complementEn_carry_i_7/O
                         net (fo=1, routed)           0.225     7.254    u_CSYNC_STAGE1/u_ARCTAN/DI[1]
    SLICE_X70Y293        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.134     7.388 r  u_CSYNC_STAGE1/u_ARCTAN/w_complementEn_carry/CO[7]
                         net (fo=23, routed)          0.349     7.737    u_CSYNC_STAGE1/u_METRIC_FILTER/CO[0]
    SLICE_X72Y294        LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.141     7.878 r  u_CSYNC_STAGE1/u_METRIC_FILTER/r_quotient[12]_i_1/O
                         net (fo=1, routed)           0.018     7.896    u_CSYNC_STAGE1/u_ARCTAN/u_divider/r_quotient_reg[15]_1[12]
    SLICE_X72Y294        FDCE                                         r  u_CSYNC_STAGE1/u_ARCTAN/u_divider/r_quotient_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_520 rise edge)
                                                    520.000   520.000 r  
    AH12                                              0.000   520.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000   520.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.326   520.326 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   520.326    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   520.326 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287   520.613    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   520.637 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         1.196   521.833    u_CSYNC_STAGE1/u_ARCTAN/u_divider/i_clk_520_IBUF_BUFG
    SLICE_X72Y294        FDCE                                         r  u_CSYNC_STAGE1/u_ARCTAN/u_divider/r_quotient_reg[12]/C
                         clock pessimism              0.377   522.210    
                         clock uncertainty           -0.035   522.175    
    SLICE_X72Y294        FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.025   522.200    u_CSYNC_STAGE1/u_ARCTAN/u_divider/r_quotient_reg[12]
  -------------------------------------------------------------------
                         required time                        522.200    
                         arrival time                          -7.896    
  -------------------------------------------------------------------
                         slack                                514.304    

Slack (MET) :             514.305ns  (required time - arrival time)
  Source:                 u_CSYNC_STORAGE/u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            u_CSYNC_STAGE1/u_ARCTAN/u_divider/r_quotient_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             i_clk_520
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            520.000ns  (i_clk_520 rise@520.000ns - i_clk_520 rise@0.000ns)
  Data Path Delay:        5.495ns  (logic 3.071ns (55.887%)  route 2.424ns (44.113%))
  Logic Levels:           12  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.832ns = ( 521.832 - 520.000 ) 
    Source Clock Delay      (SCD):    2.398ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.471ns (routing 0.536ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.195ns (routing 0.488ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_520 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.576     0.576 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.576    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.576 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.899    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.927 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         1.471     2.398    u_CSYNC_STORAGE/u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y57         RAMB36E2                                     r  u_CSYNC_STORAGE/u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y57         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[5])
                                                      0.901     3.299 f  u_CSYNC_STORAGE/u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[5]
                         net (fo=1, routed)           0.360     3.659    u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/A[5]
    DSP48E2_X7Y114       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[5]_A2_DATA[5])
                                                      0.192     3.851 r  u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_A_B_DATA_INST/A2_DATA[5]
                         net (fo=1, routed)           0.000     3.851    u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_A_B_DATA.A2_DATA<5>
    DSP48E2_X7Y114       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[5]_A2A1[5])
                                                      0.076     3.927 r  u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_PREADD_DATA_INST/A2A1[5]
                         net (fo=1, routed)           0.000     3.927    u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_PREADD_DATA.A2A1<5>
    DSP48E2_X7Y114       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[5]_U[10])
                                                      0.505     4.432 f  u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     4.432    u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_MULTIPLIER.U<10>
    DSP48E2_X7Y114       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.047     4.479 r  u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     4.479    u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_M_DATA.U_DATA<10>
    DSP48E2_X7Y114       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.585     5.064 f  u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     5.064    u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_ALU.ALU_OUT<10>
    DSP48E2_X7Y114       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.109     5.173 r  u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_OUTPUT_INST/P[10]
                         net (fo=1, routed)           0.200     5.373    u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/r_signx_reg[0]
    SLICE_X71Y287        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     5.473 r  u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/o_I0_carry_i_8/O
                         net (fo=1, routed)           0.013     5.486    u_CSYNC_STAGE1/u_METRIC_FILTER/r_signx_reg_0[0]
    SLICE_X71Y287        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[2])
                                                      0.134     5.620 r  u_CSYNC_STAGE1/u_METRIC_FILTER/o_I0_carry/O[2]
                         net (fo=11, routed)          1.035     6.655    u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/B[2]
    SLICE_X71Y292        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.051     6.706 f  u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/r_quotient[2]_i_3/O
                         net (fo=3, routed)           0.175     6.881    u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/w_realAbs[2]
    SLICE_X71Y292        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.148     7.029 r  u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/w_complementEn_carry_i_7/O
                         net (fo=1, routed)           0.225     7.254    u_CSYNC_STAGE1/u_ARCTAN/DI[1]
    SLICE_X70Y293        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.134     7.388 r  u_CSYNC_STAGE1/u_ARCTAN/w_complementEn_carry/CO[7]
                         net (fo=23, routed)          0.367     7.755    u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/CO[0]
    SLICE_X72Y293        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.089     7.844 r  u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/r_quotient[1]_i_1/O
                         net (fo=1, routed)           0.049     7.893    u_CSYNC_STAGE1/u_ARCTAN/u_divider/r_quotient_reg[15]_1[1]
    SLICE_X72Y293        FDCE                                         r  u_CSYNC_STAGE1/u_ARCTAN/u_divider/r_quotient_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_520 rise edge)
                                                    520.000   520.000 r  
    AH12                                              0.000   520.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000   520.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.326   520.326 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   520.326    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   520.326 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287   520.613    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   520.637 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         1.195   521.832    u_CSYNC_STAGE1/u_ARCTAN/u_divider/i_clk_520_IBUF_BUFG
    SLICE_X72Y293        FDCE                                         r  u_CSYNC_STAGE1/u_ARCTAN/u_divider/r_quotient_reg[1]/C
                         clock pessimism              0.377   522.209    
                         clock uncertainty           -0.035   522.174    
    SLICE_X72Y293        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025   522.199    u_CSYNC_STAGE1/u_ARCTAN/u_divider/r_quotient_reg[1]
  -------------------------------------------------------------------
                         required time                        522.199    
                         arrival time                          -7.893    
  -------------------------------------------------------------------
                         slack                                514.305    

Slack (MET) :             514.305ns  (required time - arrival time)
  Source:                 u_CSYNC_STORAGE/u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            u_CSYNC_STAGE1/u_ARCTAN/u_divider/r_quotient_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             i_clk_520
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            520.000ns  (i_clk_520 rise@520.000ns - i_clk_520 rise@0.000ns)
  Data Path Delay:        5.495ns  (logic 3.070ns (55.869%)  route 2.425ns (44.131%))
  Logic Levels:           12  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.832ns = ( 521.832 - 520.000 ) 
    Source Clock Delay      (SCD):    2.398ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.471ns (routing 0.536ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.195ns (routing 0.488ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_520 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.576     0.576 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.576    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.576 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.899    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.927 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         1.471     2.398    u_CSYNC_STORAGE/u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y57         RAMB36E2                                     r  u_CSYNC_STORAGE/u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y57         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[5])
                                                      0.901     3.299 f  u_CSYNC_STORAGE/u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[5]
                         net (fo=1, routed)           0.360     3.659    u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/A[5]
    DSP48E2_X7Y114       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[5]_A2_DATA[5])
                                                      0.192     3.851 r  u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_A_B_DATA_INST/A2_DATA[5]
                         net (fo=1, routed)           0.000     3.851    u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_A_B_DATA.A2_DATA<5>
    DSP48E2_X7Y114       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[5]_A2A1[5])
                                                      0.076     3.927 r  u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_PREADD_DATA_INST/A2A1[5]
                         net (fo=1, routed)           0.000     3.927    u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_PREADD_DATA.A2A1<5>
    DSP48E2_X7Y114       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[5]_U[10])
                                                      0.505     4.432 f  u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     4.432    u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_MULTIPLIER.U<10>
    DSP48E2_X7Y114       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.047     4.479 r  u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     4.479    u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_M_DATA.U_DATA<10>
    DSP48E2_X7Y114       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.585     5.064 f  u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     5.064    u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_ALU.ALU_OUT<10>
    DSP48E2_X7Y114       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.109     5.173 r  u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_OUTPUT_INST/P[10]
                         net (fo=1, routed)           0.200     5.373    u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/r_signx_reg[0]
    SLICE_X71Y287        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     5.473 r  u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/o_I0_carry_i_8/O
                         net (fo=1, routed)           0.013     5.486    u_CSYNC_STAGE1/u_METRIC_FILTER/r_signx_reg_0[0]
    SLICE_X71Y287        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[2])
                                                      0.134     5.620 r  u_CSYNC_STAGE1/u_METRIC_FILTER/o_I0_carry/O[2]
                         net (fo=11, routed)          1.035     6.655    u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/B[2]
    SLICE_X71Y292        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.051     6.706 f  u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/r_quotient[2]_i_3/O
                         net (fo=3, routed)           0.175     6.881    u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/w_realAbs[2]
    SLICE_X71Y292        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.148     7.029 r  u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/w_complementEn_carry_i_7/O
                         net (fo=1, routed)           0.225     7.254    u_CSYNC_STAGE1/u_ARCTAN/DI[1]
    SLICE_X70Y293        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.134     7.388 r  u_CSYNC_STAGE1/u_ARCTAN/w_complementEn_carry/CO[7]
                         net (fo=23, routed)          0.367     7.755    u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/CO[0]
    SLICE_X72Y293        LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.088     7.843 r  u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/r_quotient[6]_i_1/O
                         net (fo=1, routed)           0.050     7.893    u_CSYNC_STAGE1/u_ARCTAN/u_divider/r_quotient_reg[15]_1[6]
    SLICE_X72Y293        FDCE                                         r  u_CSYNC_STAGE1/u_ARCTAN/u_divider/r_quotient_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_520 rise edge)
                                                    520.000   520.000 r  
    AH12                                              0.000   520.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000   520.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.326   520.326 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   520.326    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   520.326 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287   520.613    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   520.637 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         1.195   521.832    u_CSYNC_STAGE1/u_ARCTAN/u_divider/i_clk_520_IBUF_BUFG
    SLICE_X72Y293        FDCE                                         r  u_CSYNC_STAGE1/u_ARCTAN/u_divider/r_quotient_reg[6]/C
                         clock pessimism              0.377   522.209    
                         clock uncertainty           -0.035   522.174    
    SLICE_X72Y293        FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.025   522.199    u_CSYNC_STAGE1/u_ARCTAN/u_divider/r_quotient_reg[6]
  -------------------------------------------------------------------
                         required time                        522.199    
                         arrival time                          -7.893    
  -------------------------------------------------------------------
                         slack                                514.305    

Slack (MET) :             514.321ns  (required time - arrival time)
  Source:                 u_CSYNC_STORAGE/u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            u_CSYNC_STAGE1/u_ARCTAN/u_divider/r_divisior_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             i_clk_520
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            520.000ns  (i_clk_520 rise@520.000ns - i_clk_520 rise@0.000ns)
  Data Path Delay:        5.481ns  (logic 3.128ns (57.070%)  route 2.353ns (42.930%))
  Logic Levels:           12  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.833ns = ( 521.833 - 520.000 ) 
    Source Clock Delay      (SCD):    2.398ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.471ns (routing 0.536ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.196ns (routing 0.488ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_520 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.576     0.576 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.576    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.576 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.899    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.927 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         1.471     2.398    u_CSYNC_STORAGE/u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y57         RAMB36E2                                     r  u_CSYNC_STORAGE/u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y57         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[5])
                                                      0.901     3.299 f  u_CSYNC_STORAGE/u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[5]
                         net (fo=1, routed)           0.360     3.659    u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/A[5]
    DSP48E2_X7Y114       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[5]_A2_DATA[5])
                                                      0.192     3.851 r  u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_A_B_DATA_INST/A2_DATA[5]
                         net (fo=1, routed)           0.000     3.851    u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_A_B_DATA.A2_DATA<5>
    DSP48E2_X7Y114       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[5]_A2A1[5])
                                                      0.076     3.927 r  u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_PREADD_DATA_INST/A2A1[5]
                         net (fo=1, routed)           0.000     3.927    u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_PREADD_DATA.A2A1<5>
    DSP48E2_X7Y114       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[5]_U[10])
                                                      0.505     4.432 f  u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     4.432    u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_MULTIPLIER.U<10>
    DSP48E2_X7Y114       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.047     4.479 r  u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     4.479    u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_M_DATA.U_DATA<10>
    DSP48E2_X7Y114       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.585     5.064 f  u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     5.064    u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_ALU.ALU_OUT<10>
    DSP48E2_X7Y114       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.109     5.173 r  u_CSYNC_STAGE1/u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_OUTPUT_INST/P[10]
                         net (fo=1, routed)           0.200     5.373    u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/r_signx_reg[0]
    SLICE_X71Y287        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     5.473 r  u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/o_I0_carry_i_8/O
                         net (fo=1, routed)           0.013     5.486    u_CSYNC_STAGE1/u_METRIC_FILTER/r_signx_reg_0[0]
    SLICE_X71Y287        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[2])
                                                      0.134     5.620 r  u_CSYNC_STAGE1/u_METRIC_FILTER/o_I0_carry/O[2]
                         net (fo=11, routed)          1.035     6.655    u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/B[2]
    SLICE_X71Y292        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.051     6.706 f  u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/r_quotient[2]_i_3/O
                         net (fo=3, routed)           0.175     6.881    u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/w_realAbs[2]
    SLICE_X71Y292        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.148     7.029 r  u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/w_complementEn_carry_i_7/O
                         net (fo=1, routed)           0.225     7.254    u_CSYNC_STAGE1/u_ARCTAN/DI[1]
    SLICE_X70Y293        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.134     7.388 r  u_CSYNC_STAGE1/u_ARCTAN/w_complementEn_carry/CO[7]
                         net (fo=23, routed)          0.296     7.684    u_CSYNC_STAGE1/u_METRIC_FILTER/CO[0]
    SLICE_X72Y294        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146     7.830 r  u_CSYNC_STAGE1/u_METRIC_FILTER/r_divisior[0]_i_1/O
                         net (fo=1, routed)           0.049     7.879    u_CSYNC_STAGE1/u_ARCTAN/u_divider/r_divisior_reg[5]_1[0]
    SLICE_X72Y294        FDCE                                         r  u_CSYNC_STAGE1/u_ARCTAN/u_divider/r_divisior_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_520 rise edge)
                                                    520.000   520.000 r  
    AH12                                              0.000   520.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000   520.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.326   520.326 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   520.326    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   520.326 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287   520.613    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   520.637 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         1.196   521.833    u_CSYNC_STAGE1/u_ARCTAN/u_divider/i_clk_520_IBUF_BUFG
    SLICE_X72Y294        FDCE                                         r  u_CSYNC_STAGE1/u_ARCTAN/u_divider/r_divisior_reg[0]/C
                         clock pessimism              0.377   522.210    
                         clock uncertainty           -0.035   522.175    
    SLICE_X72Y294        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025   522.200    u_CSYNC_STAGE1/u_ARCTAN/u_divider/r_divisior_reg[0]
  -------------------------------------------------------------------
                         required time                        522.200    
                         arrival time                          -7.879    
  -------------------------------------------------------------------
                         slack                                514.321    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 u_CSYNC_STAGE2/u_ACCUMULATOR_2/r_Intermediate_I_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            u_CSYNC_STAGE2/u_ACCUMULATOR_2/o_I_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             i_clk_520
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (i_clk_520 rise@0.000ns - i_clk_520 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.058ns (36.025%)  route 0.103ns (63.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.876ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Net Delay (Source):      1.239ns (routing 0.488ns, distribution 0.751ns)
  Clock Net Delay (Destination): 1.405ns (routing 0.536ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_520 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.326     0.326 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.326    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.326 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.613    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.637 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         1.239     1.876    u_CSYNC_STAGE2/u_ACCUMULATOR_2/o_Q_reg[15]_1
    SLICE_X87Y325        FDCE                                         r  u_CSYNC_STAGE2/u_ACCUMULATOR_2/r_Intermediate_I_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y325        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     1.934 r  u_CSYNC_STAGE2/u_ACCUMULATOR_2/r_Intermediate_I_reg[2]/Q
                         net (fo=2, routed)           0.103     2.037    u_CSYNC_STAGE2/u_ACCUMULATOR_2/r_Intermediate_I_reg[15]_0[2]
    SLICE_X85Y325        FDCE                                         r  u_CSYNC_STAGE2/u_ACCUMULATOR_2/o_I_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_520 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.576     0.576 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.576    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.576 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.899    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.927 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         1.405     2.332    u_CSYNC_STAGE2/u_ACCUMULATOR_2/o_Q_reg[15]_1
    SLICE_X85Y325        FDCE                                         r  u_CSYNC_STAGE2/u_ACCUMULATOR_2/o_I_reg[2]/C
                         clock pessimism             -0.379     1.953    
    SLICE_X85Y325        FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.060     2.013    u_CSYNC_STAGE2/u_ACCUMULATOR_2/o_I_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.013    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 u_CSYNC_STAGE1/u_WINDOW_ACCUMULATOR/o_Q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/r_Intermediate_Q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             i_clk_520
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (i_clk_520 rise@0.000ns - i_clk_520 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.108ns (56.544%)  route 0.083ns (43.455%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Net Delay (Source):      1.195ns (routing 0.488ns, distribution 0.707ns)
  Clock Net Delay (Destination): 1.382ns (routing 0.536ns, distribution 0.846ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_520 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.326     0.326 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.326    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.326 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.613    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.637 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         1.195     1.832    u_CSYNC_STAGE1/u_WINDOW_ACCUMULATOR/i_clk_520_IBUF_BUFG
    SLICE_X73Y289        FDCE                                         r  u_CSYNC_STAGE1/u_WINDOW_ACCUMULATOR/o_Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y289        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     1.892 r  u_CSYNC_STAGE1/u_WINDOW_ACCUMULATOR/o_Q_reg[4]/Q
                         net (fo=2, routed)           0.073     1.965    u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/r_Intermediate_Q_reg[15]_0[4]
    SLICE_X72Y289        CARRY8 (Prop_CARRY8_SLICEL_DI[4]_O[5])
                                                      0.048     2.013 r  u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/r_Intermediate_Q_Est0_carry/O[5]
                         net (fo=1, routed)           0.010     2.023    u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/r_Intermediate_Q_Est__0[5]
    SLICE_X72Y289        FDCE                                         r  u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/r_Intermediate_Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_520 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.576     0.576 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.576    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.576 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.899    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.927 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         1.382     2.309    u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/i_clk_520_IBUF_BUFG
    SLICE_X72Y289        FDCE                                         r  u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/r_Intermediate_Q_reg[5]/C
                         clock pessimism             -0.375     1.935    
    SLICE_X72Y289        FDCE (Hold_FFF_SLICEL_C_D)
                                                      0.060     1.995    u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/r_Intermediate_Q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 u_CSYNC_CTRL/r_ArctanCounter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            u_CSYNC_CTRL/r_arcCurrState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             i_clk_520
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk_520 rise@0.000ns - i_clk_520 rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.054ns (41.860%)  route 0.075ns (58.140%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.457ns
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Net Delay (Source):      0.753ns (routing 0.297ns, distribution 0.456ns)
  Clock Net Delay (Destination): 0.861ns (routing 0.332ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_520 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.211     0.211 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.211    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.211 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.355    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.372 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         0.753     1.125    u_CSYNC_CTRL/i_clk_520_IBUF_BUFG
    SLICE_X76Y293        FDCE                                         r  u_CSYNC_CTRL/r_ArctanCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y293        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.165 r  u_CSYNC_CTRL/r_ArctanCounter_reg[4]/Q
                         net (fo=4, routed)           0.059     1.224    u_CSYNC_CTRL/r_ArctanCounter_reg_n_0_[4]
    SLICE_X75Y293        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.014     1.238 r  u_CSYNC_CTRL/r_arcCurrState[1]_i_1/O
                         net (fo=1, routed)           0.016     1.254    u_CSYNC_CTRL/r_arcNexState[1]
    SLICE_X75Y293        FDCE                                         r  u_CSYNC_CTRL/r_arcCurrState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_520 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.396     0.396 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.396    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.577    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         0.861     1.457    u_CSYNC_CTRL/i_clk_520_IBUF_BUFG
    SLICE_X75Y293        FDCE                                         r  u_CSYNC_CTRL/r_arcCurrState_reg[1]/C
                         clock pessimism             -0.283     1.175    
    SLICE_X75Y293        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.046     1.221    u_CSYNC_CTRL/r_arcCurrState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 u_CSYNC_STAGE2/u_ACCUMULATOR_2/r_Intermediate_Q_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            u_CSYNC_STAGE2/u_ACCUMULATOR_2/o_Q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             i_clk_520
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk_520 rise@0.000ns - i_clk_520 rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.482ns
    Source Clock Delay      (SCD):    1.152ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Net Delay (Source):      0.780ns (routing 0.297ns, distribution 0.483ns)
  Clock Net Delay (Destination): 0.886ns (routing 0.332ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_520 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.211     0.211 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.211    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.211 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.355    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.372 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         0.780     1.152    u_CSYNC_STAGE2/u_ACCUMULATOR_2/o_Q_reg[15]_1
    SLICE_X85Y324        FDCE                                         r  u_CSYNC_STAGE2/u_ACCUMULATOR_2/r_Intermediate_Q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y324        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.191 r  u_CSYNC_STAGE2/u_ACCUMULATOR_2/r_Intermediate_Q_reg[9]/Q
                         net (fo=2, routed)           0.059     1.250    u_CSYNC_STAGE2/u_ACCUMULATOR_2/r_Intermediate_Q_reg[9]
    SLICE_X85Y325        FDCE                                         r  u_CSYNC_STAGE2/u_ACCUMULATOR_2/o_Q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_520 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.396     0.396 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.396    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.577    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         0.886     1.482    u_CSYNC_STAGE2/u_ACCUMULATOR_2/o_Q_reg[15]_1
    SLICE_X85Y325        FDCE                                         r  u_CSYNC_STAGE2/u_ACCUMULATOR_2/o_Q_reg[9]/C
                         clock pessimism             -0.315     1.168    
    SLICE_X85Y325        FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     1.215    u_CSYNC_STAGE2/u_ACCUMULATOR_2/o_Q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 u_CSYNC_STAGE2/u_ACCUMULATOR_2/r_Intermediate_Q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            u_CSYNC_STAGE2/u_ACCUMULATOR_2/o_Q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             i_clk_520
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk_520 rise@0.000ns - i_clk_520 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.486ns
    Source Clock Delay      (SCD):    1.156ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Net Delay (Source):      0.784ns (routing 0.297ns, distribution 0.487ns)
  Clock Net Delay (Destination): 0.890ns (routing 0.332ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_520 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.211     0.211 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.211    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.211 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.355    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.372 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         0.784     1.156    u_CSYNC_STAGE2/u_ACCUMULATOR_2/o_Q_reg[15]_1
    SLICE_X85Y323        FDCE                                         r  u_CSYNC_STAGE2/u_ACCUMULATOR_2/r_Intermediate_Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y323        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.195 r  u_CSYNC_STAGE2/u_ACCUMULATOR_2/r_Intermediate_Q_reg[7]/Q
                         net (fo=2, routed)           0.060     1.255    u_CSYNC_STAGE2/u_ACCUMULATOR_2/r_Intermediate_Q_reg[7]
    SLICE_X85Y325        FDCE                                         r  u_CSYNC_STAGE2/u_ACCUMULATOR_2/o_Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_520 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.396     0.396 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.396    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.577    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         0.890     1.486    u_CSYNC_STAGE2/u_ACCUMULATOR_2/o_Q_reg[15]_1
    SLICE_X85Y325        FDCE                                         r  u_CSYNC_STAGE2/u_ACCUMULATOR_2/o_Q_reg[7]/C
                         clock pessimism             -0.315     1.172    
    SLICE_X85Y325        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.219    u_CSYNC_STAGE2/u_ACCUMULATOR_2/o_Q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 u_CSYNC_STAGE2/u_ACCUMULATOR_2/r_Intermediate_Q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            u_CSYNC_STAGE2/u_ACCUMULATOR_2/o_Q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             i_clk_520
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (i_clk_520 rise@0.000ns - i_clk_520 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.059ns (45.385%)  route 0.071ns (54.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Net Delay (Source):      1.238ns (routing 0.488ns, distribution 0.750ns)
  Clock Net Delay (Destination): 1.410ns (routing 0.536ns, distribution 0.874ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_520 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.326     0.326 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.326    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.326 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.613    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.637 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         1.238     1.875    u_CSYNC_STAGE2/u_ACCUMULATOR_2/o_Q_reg[15]_1
    SLICE_X85Y324        FDCE                                         r  u_CSYNC_STAGE2/u_ACCUMULATOR_2/r_Intermediate_Q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y324        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.934 r  u_CSYNC_STAGE2/u_ACCUMULATOR_2/r_Intermediate_Q_reg[12]/Q
                         net (fo=2, routed)           0.071     2.005    u_CSYNC_STAGE2/u_ACCUMULATOR_2/r_Intermediate_Q_reg[12]
    SLICE_X85Y325        FDCE                                         r  u_CSYNC_STAGE2/u_ACCUMULATOR_2/o_Q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_520 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.576     0.576 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.576    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.576 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.899    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.927 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         1.410     2.337    u_CSYNC_STAGE2/u_ACCUMULATOR_2/o_Q_reg[15]_1
    SLICE_X85Y325        FDCE                                         r  u_CSYNC_STAGE2/u_ACCUMULATOR_2/o_Q_reg[12]/C
                         clock pessimism             -0.431     1.907    
    SLICE_X85Y325        FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     1.969    u_CSYNC_STAGE2/u_ACCUMULATOR_2/o_Q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 u_CSYNC_STAGE1/u_WINDOW_ACCUMULATOR/o_Q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/r_Intermediate_Q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             i_clk_520
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (i_clk_520 rise@0.000ns - i_clk_520 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.106ns (54.082%)  route 0.090ns (45.918%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Net Delay (Source):      1.195ns (routing 0.488ns, distribution 0.707ns)
  Clock Net Delay (Destination): 1.378ns (routing 0.536ns, distribution 0.842ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_520 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.326     0.326 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.326    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.326 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.613    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.637 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         1.195     1.832    u_CSYNC_STAGE1/u_WINDOW_ACCUMULATOR/i_clk_520_IBUF_BUFG
    SLICE_X73Y289        FDCE                                         r  u_CSYNC_STAGE1/u_WINDOW_ACCUMULATOR/o_Q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y289        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.890 r  u_CSYNC_STAGE1/u_WINDOW_ACCUMULATOR/o_Q_reg[11]/Q
                         net (fo=2, routed)           0.071     1.961    u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/r_Intermediate_Q_reg[15]_0[11]
    SLICE_X72Y290        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.022     1.983 r  u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/r_Intermediate_Q_Est0_carry__0_i_5__0/O
                         net (fo=1, routed)           0.009     1.992    u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/r_Intermediate_Q_Est0_carry__0_i_5__0_n_0
    SLICE_X72Y290        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.026     2.018 r  u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/r_Intermediate_Q_Est0_carry__0/O[3]
                         net (fo=1, routed)           0.010     2.028    u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/r_Intermediate_Q_Est__0[11]
    SLICE_X72Y290        FDCE                                         r  u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/r_Intermediate_Q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_520 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.576     0.576 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.576    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.576 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.899    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.927 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         1.378     2.305    u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/i_clk_520_IBUF_BUFG
    SLICE_X72Y290        FDCE                                         r  u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/r_Intermediate_Q_reg[11]/C
                         clock pessimism             -0.375     1.931    
    SLICE_X72Y290        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.060     1.991    u_CSYNC_STAGE1/u_REDUCED_METRIC_ACCUMULATOR/r_Intermediate_Q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 u_CSYNC_STAGE2/u_ACCUMULATOR_2/r_Intermediate_Q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            u_CSYNC_STAGE2/u_ACCUMULATOR_2/o_Q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             i_clk_520
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk_520 rise@0.000ns - i_clk_520 rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.039ns (37.864%)  route 0.064ns (62.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.486ns
    Source Clock Delay      (SCD):    1.155ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Net Delay (Source):      0.783ns (routing 0.297ns, distribution 0.486ns)
  Clock Net Delay (Destination): 0.890ns (routing 0.332ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_520 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.211     0.211 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.211    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.211 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.355    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.372 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         0.783     1.155    u_CSYNC_STAGE2/u_ACCUMULATOR_2/o_Q_reg[15]_1
    SLICE_X85Y324        FDCE                                         r  u_CSYNC_STAGE2/u_ACCUMULATOR_2/r_Intermediate_Q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y324        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.194 r  u_CSYNC_STAGE2/u_ACCUMULATOR_2/r_Intermediate_Q_reg[15]/Q
                         net (fo=2, routed)           0.064     1.258    u_CSYNC_STAGE2/u_ACCUMULATOR_2/r_Intermediate_Q_reg[15]
    SLICE_X85Y326        FDCE                                         r  u_CSYNC_STAGE2/u_ACCUMULATOR_2/o_Q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_520 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.396     0.396 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.396    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.577    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         0.890     1.486    u_CSYNC_STAGE2/u_ACCUMULATOR_2/o_Q_reg[15]_1
    SLICE_X85Y326        FDCE                                         r  u_CSYNC_STAGE2/u_ACCUMULATOR_2/o_Q_reg[15]/C
                         clock pessimism             -0.315     1.172    
    SLICE_X85Y326        FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     1.219    u_CSYNC_STAGE2/u_ACCUMULATOR_2/o_Q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 u_CSYNC_STAGE2/u_ACCUMULATOR_4/r_Intermediate_I_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            u_CSYNC_STAGE2/u_ACCUMULATOR_4/o_I_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             i_clk_520
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk_520 rise@0.000ns - i_clk_520 rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.039ns (30.952%)  route 0.087ns (69.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.477ns
    Source Clock Delay      (SCD):    1.152ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Net Delay (Source):      0.780ns (routing 0.297ns, distribution 0.483ns)
  Clock Net Delay (Destination): 0.881ns (routing 0.332ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_520 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.211     0.211 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.211    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.211 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.355    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.372 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         0.780     1.152    u_CSYNC_STAGE2/u_ACCUMULATOR_4/o_Q_reg[15]_1
    SLICE_X76Y328        FDCE                                         r  u_CSYNC_STAGE2/u_ACCUMULATOR_4/r_Intermediate_I_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y328        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.191 r  u_CSYNC_STAGE2/u_ACCUMULATOR_4/r_Intermediate_I_reg[14]/Q
                         net (fo=2, routed)           0.087     1.278    u_CSYNC_STAGE2/u_ACCUMULATOR_4/r_Intermediate_I_reg[15]_0[14]
    SLICE_X78Y328        FDCE                                         r  u_CSYNC_STAGE2/u_ACCUMULATOR_4/o_I_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_520 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.396     0.396 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.396    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.577    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         0.881     1.477    u_CSYNC_STAGE2/u_ACCUMULATOR_4/o_Q_reg[15]_1
    SLICE_X78Y328        FDCE                                         r  u_CSYNC_STAGE2/u_ACCUMULATOR_4/o_I_reg[14]/C
                         clock pessimism             -0.286     1.192    
    SLICE_X78Y328        FDCE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     1.239    u_CSYNC_STAGE2/u_ACCUMULATOR_4/o_I_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 u_CSYNC_STAGE2/u_ACCUMULATOR_2/r_Intermediate_I_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            u_CSYNC_STAGE2/u_ACCUMULATOR_2/o_I_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             i_clk_520
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk_520 rise@0.000ns - i_clk_520 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.482ns
    Source Clock Delay      (SCD):    1.154ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Net Delay (Source):      0.782ns (routing 0.297ns, distribution 0.485ns)
  Clock Net Delay (Destination): 0.886ns (routing 0.332ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_520 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.211     0.211 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.211    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.211 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.355    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.372 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         0.782     1.154    u_CSYNC_STAGE2/u_ACCUMULATOR_2/o_Q_reg[15]_1
    SLICE_X87Y326        FDCE                                         r  u_CSYNC_STAGE2/u_ACCUMULATOR_2/r_Intermediate_I_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y326        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.193 r  u_CSYNC_STAGE2/u_ACCUMULATOR_2/r_Intermediate_I_reg[15]/Q
                         net (fo=2, routed)           0.060     1.253    u_CSYNC_STAGE2/u_ACCUMULATOR_2/r_Intermediate_I_reg[15]_0[15]
    SLICE_X87Y327        FDCE                                         r  u_CSYNC_STAGE2/u_ACCUMULATOR_2/o_I_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_520 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.396     0.396 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.396    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.577    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         0.886     1.482    u_CSYNC_STAGE2/u_ACCUMULATOR_2/o_Q_reg[15]_1
    SLICE_X87Y327        FDCE                                         r  u_CSYNC_STAGE2/u_ACCUMULATOR_2/o_I_reg[15]/C
                         clock pessimism             -0.316     1.167    
    SLICE_X87Y327        FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     1.214    u_CSYNC_STAGE2/u_ACCUMULATOR_2/o_I_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk_520
Waveform(ns):       { 0.000 260.000 }
Period(ns):         520.000
Sources:            { i_clk_520 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         520.000     518.645    RAMB36_X2Y57   u_CSYNC_STORAGE/u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         520.000     518.645    RAMB36_X2Y57   u_CSYNC_STORAGE/u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         520.000     518.645    RAMB36_X2Y58   u_CSYNC_STORAGE/u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         520.000     518.645    RAMB36_X2Y58   u_CSYNC_STORAGE/u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         520.000     518.645    RAMB36_X2Y59   u_CSYNC_STORAGE/u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         520.000     518.645    RAMB36_X2Y59   u_CSYNC_STORAGE/u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         520.000     518.710    BUFGCE_X1Y74   i_clk_520_IBUF_BUFG_inst/I
Min Period        n/a     RAMS64E/CLK         n/a            1.064         520.000     518.936    SLICE_X71Y281  u_CSYNC_STAGE1/u_REG_FILE/r_registerBank_I_reg_0_127_0_0/HIGH/CLK
Min Period        n/a     RAMS64E/CLK         n/a            1.064         520.000     518.936    SLICE_X71Y281  u_CSYNC_STAGE1/u_REG_FILE/r_registerBank_I_reg_0_127_0_0/LOW/CLK
Min Period        n/a     RAMS64E/CLK         n/a            1.064         520.000     518.936    SLICE_X71Y281  u_CSYNC_STAGE1/u_REG_FILE/r_registerBank_I_reg_0_127_0_0__0/HIGH/CLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         260.000     259.458    RAMB36_X2Y57   u_CSYNC_STORAGE/u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         260.000     259.458    RAMB36_X2Y58   u_CSYNC_STORAGE/u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         260.000     259.458    RAMB36_X2Y59   u_CSYNC_STORAGE/u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         260.000     259.458    RAMB36_X2Y59   u_CSYNC_STORAGE/u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         260.000     259.458    RAMB36_X2Y57   u_CSYNC_STORAGE/u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         260.000     259.458    RAMB36_X2Y57   u_CSYNC_STORAGE/u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         260.000     259.458    RAMB36_X2Y58   u_CSYNC_STORAGE/u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         260.000     259.458    RAMB36_X2Y58   u_CSYNC_STORAGE/u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         260.000     259.458    RAMB36_X2Y59   u_CSYNC_STORAGE/u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         260.000     259.458    RAMB36_X2Y57   u_CSYNC_STORAGE/u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         260.000     259.458    RAMB36_X2Y58   u_CSYNC_STORAGE/u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         260.000     259.458    RAMB36_X2Y57   u_CSYNC_STORAGE/u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         260.000     259.458    RAMB36_X2Y57   u_CSYNC_STORAGE/u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         260.000     259.458    RAMB36_X2Y57   u_CSYNC_STORAGE/u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         260.000     259.458    RAMB36_X2Y57   u_CSYNC_STORAGE/u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         260.000     259.458    RAMB36_X2Y58   u_CSYNC_STORAGE/u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         260.000     259.458    RAMB36_X2Y58   u_CSYNC_STORAGE/u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         260.000     259.458    RAMB36_X2Y58   u_CSYNC_STORAGE/u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         260.000     259.458    RAMB36_X2Y59   u_CSYNC_STORAGE/u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         260.000     259.458    RAMB36_X2Y59   u_CSYNC_STORAGE/u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  i_clk_520
  To Clock:  i_clk_32n5

Setup :            0  Failing Endpoints,  Worst Slack       27.773ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.773ns  (required time - arrival time)
  Source:                 u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            u_CSYNC_STAGE2/u_CORDIC_3/r_currentAngle_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Path Group:             i_clk_32n5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.500ns  (i_clk_32n5 rise@32.500ns - i_clk_520 rise@0.000ns)
  Data Path Delay:        4.275ns  (logic 0.910ns (21.287%)  route 3.365ns (78.713%))
  Logic Levels:           8  (CARRY8=3 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.901ns = ( 34.401 - 32.500 ) 
    Source Clock Delay      (SCD):    2.343ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.416ns (routing 0.536ns, distribution 0.880ns)
  Clock Net Delay (Destination): 1.252ns (routing 0.494ns, distribution 0.758ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_520 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.576     0.576 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.576    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.576 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.899    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.927 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         1.416     2.343    u_CSYNC_STAGE1/u_ARCTAN/i_clk_520_IBUF_BUFG
    SLICE_X73Y301        FDCE                                         r  u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y301        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.422 f  u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[8]/Q
                         net (fo=17, routed)          1.872     4.294    u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[18]_5[7]
    SLICE_X77Y316        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     4.427 r  u_CSYNC_STAGE1/u_ARCTAN/r_currentAngle[20]_i_19__1/O
                         net (fo=1, routed)           0.176     4.603    u_CSYNC_STAGE1/u_ARCTAN/r_currentAngle[20]_i_19__1_n_0
    SLICE_X78Y313        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     4.728 f  u_CSYNC_STAGE1/u_ARCTAN/r_currentAngle[20]_i_16/O
                         net (fo=1, routed)           0.260     4.988    u_CSYNC_STAGE1/u_ARCTAN/r_currentAngle[20]_i_16_n_0
    SLICE_X78Y310        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053     5.041 f  u_CSYNC_STAGE1/u_ARCTAN/r_currentAngle[20]_i_13__0/O
                         net (fo=2, routed)           0.480     5.521    u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[17]_5
    SLICE_X77Y303        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     5.671 r  u_CSYNC_STAGE1/u_ARCTAN/r_currentAngle[20]_i_11__1/O
                         net (fo=19, routed)          0.485     6.156    u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle_reg[7]
    SLICE_X78Y301        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     6.308 r  u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle[7]_i_11__1/O
                         net (fo=1, routed)           0.015     6.323    u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle[7]_i_11__1_n_0
    SLICE_X78Y301        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     6.440 r  u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle_reg[7]_i_1__1/CO[7]
                         net (fo=1, routed)           0.026     6.466    u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle_reg[7]_i_1__1_n_0
    SLICE_X78Y302        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.481 r  u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle_reg[15]_i_1__1/CO[7]
                         net (fo=1, routed)           0.026     6.507    u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle_reg[15]_i_1__1_n_0
    SLICE_X78Y303        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.086     6.593 r  u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle_reg[20]_i_1__0/O[4]
                         net (fo=1, routed)           0.025     6.618    u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL_n_1
    SLICE_X78Y303        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_3/r_currentAngle_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_32n5 rise edge)
                                                     32.500    32.500 r  
    AH11                                              0.000    32.500 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000    32.500    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.338    32.838 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    32.838    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    32.838 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    33.125    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    33.149 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         1.252    34.401    u_CSYNC_STAGE2/u_CORDIC_3/CLK
    SLICE_X78Y303        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_3/r_currentAngle_reg[20]/C
                         clock pessimism              0.000    34.401    
                         clock uncertainty           -0.035    34.366    
    SLICE_X78Y303        FDCE (Setup_EFF_SLICEM_C_D)
                                                      0.025    34.391    u_CSYNC_STAGE2/u_CORDIC_3/r_currentAngle_reg[20]
  -------------------------------------------------------------------
                         required time                         34.391    
                         arrival time                          -6.618    
  -------------------------------------------------------------------
                         slack                                 27.773    

Slack (MET) :             27.777ns  (required time - arrival time)
  Source:                 u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            u_CSYNC_STAGE2/u_CORDIC_3/r_currentAngle_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Path Group:             i_clk_32n5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.500ns  (i_clk_32n5 rise@32.500ns - i_clk_520 rise@0.000ns)
  Data Path Delay:        4.272ns  (logic 0.906ns (21.208%)  route 3.366ns (78.792%))
  Logic Levels:           8  (CARRY8=3 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.902ns = ( 34.402 - 32.500 ) 
    Source Clock Delay      (SCD):    2.343ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.416ns (routing 0.536ns, distribution 0.880ns)
  Clock Net Delay (Destination): 1.253ns (routing 0.494ns, distribution 0.759ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_520 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.576     0.576 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.576    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.576 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.899    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.927 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         1.416     2.343    u_CSYNC_STAGE1/u_ARCTAN/i_clk_520_IBUF_BUFG
    SLICE_X73Y301        FDCE                                         r  u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y301        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.422 f  u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[8]/Q
                         net (fo=17, routed)          1.872     4.294    u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[18]_5[7]
    SLICE_X77Y316        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     4.427 r  u_CSYNC_STAGE1/u_ARCTAN/r_currentAngle[20]_i_19__1/O
                         net (fo=1, routed)           0.176     4.603    u_CSYNC_STAGE1/u_ARCTAN/r_currentAngle[20]_i_19__1_n_0
    SLICE_X78Y313        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     4.728 f  u_CSYNC_STAGE1/u_ARCTAN/r_currentAngle[20]_i_16/O
                         net (fo=1, routed)           0.260     4.988    u_CSYNC_STAGE1/u_ARCTAN/r_currentAngle[20]_i_16_n_0
    SLICE_X78Y310        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053     5.041 f  u_CSYNC_STAGE1/u_ARCTAN/r_currentAngle[20]_i_13__0/O
                         net (fo=2, routed)           0.480     5.521    u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[17]_5
    SLICE_X77Y303        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     5.671 r  u_CSYNC_STAGE1/u_ARCTAN/r_currentAngle[20]_i_11__1/O
                         net (fo=19, routed)          0.485     6.156    u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle_reg[7]
    SLICE_X78Y301        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     6.308 r  u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle[7]_i_11__1/O
                         net (fo=1, routed)           0.015     6.323    u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle[7]_i_11__1_n_0
    SLICE_X78Y301        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     6.440 r  u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle_reg[7]_i_1__1/CO[7]
                         net (fo=1, routed)           0.026     6.466    u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle_reg[7]_i_1__1_n_0
    SLICE_X78Y302        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.481 r  u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle_reg[15]_i_1__1/CO[7]
                         net (fo=1, routed)           0.026     6.507    u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle_reg[15]_i_1__1_n_0
    SLICE_X78Y303        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     6.589 r  u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.026     6.615    u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL_n_2
    SLICE_X78Y303        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_3/r_currentAngle_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_32n5 rise edge)
                                                     32.500    32.500 r  
    AH11                                              0.000    32.500 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000    32.500    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.338    32.838 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    32.838    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    32.838 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    33.125    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    33.149 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         1.253    34.402    u_CSYNC_STAGE2/u_CORDIC_3/CLK
    SLICE_X78Y303        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_3/r_currentAngle_reg[19]/C
                         clock pessimism              0.000    34.402    
                         clock uncertainty           -0.035    34.367    
    SLICE_X78Y303        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025    34.392    u_CSYNC_STAGE2/u_CORDIC_3/r_currentAngle_reg[19]
  -------------------------------------------------------------------
                         required time                         34.392    
                         arrival time                          -6.615    
  -------------------------------------------------------------------
                         slack                                 27.777    

Slack (MET) :             27.783ns  (required time - arrival time)
  Source:                 u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            u_CSYNC_STAGE2/u_CORDIC_3/r_currentAngle_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Path Group:             i_clk_32n5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.500ns  (i_clk_32n5 rise@32.500ns - i_clk_520 rise@0.000ns)
  Data Path Delay:        4.265ns  (logic 0.925ns (21.688%)  route 3.340ns (78.312%))
  Logic Levels:           7  (CARRY8=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.901ns = ( 34.401 - 32.500 ) 
    Source Clock Delay      (SCD):    2.343ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.416ns (routing 0.536ns, distribution 0.880ns)
  Clock Net Delay (Destination): 1.252ns (routing 0.494ns, distribution 0.758ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_520 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.576     0.576 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.576    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.576 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.899    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.927 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         1.416     2.343    u_CSYNC_STAGE1/u_ARCTAN/i_clk_520_IBUF_BUFG
    SLICE_X73Y301        FDCE                                         r  u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y301        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.422 f  u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[8]/Q
                         net (fo=17, routed)          1.872     4.294    u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[18]_5[7]
    SLICE_X77Y316        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     4.427 r  u_CSYNC_STAGE1/u_ARCTAN/r_currentAngle[20]_i_19__1/O
                         net (fo=1, routed)           0.176     4.603    u_CSYNC_STAGE1/u_ARCTAN/r_currentAngle[20]_i_19__1_n_0
    SLICE_X78Y313        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     4.728 f  u_CSYNC_STAGE1/u_ARCTAN/r_currentAngle[20]_i_16/O
                         net (fo=1, routed)           0.260     4.988    u_CSYNC_STAGE1/u_ARCTAN/r_currentAngle[20]_i_16_n_0
    SLICE_X78Y310        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053     5.041 f  u_CSYNC_STAGE1/u_ARCTAN/r_currentAngle[20]_i_13__0/O
                         net (fo=2, routed)           0.480     5.521    u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[17]_5
    SLICE_X77Y303        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     5.671 r  u_CSYNC_STAGE1/u_ARCTAN/r_currentAngle[20]_i_11__1/O
                         net (fo=19, routed)          0.485     6.156    u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle_reg[7]
    SLICE_X78Y301        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     6.308 r  u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle[7]_i_11__1/O
                         net (fo=1, routed)           0.015     6.323    u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle[7]_i_11__1_n_0
    SLICE_X78Y301        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     6.440 r  u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle_reg[7]_i_1__1/CO[7]
                         net (fo=1, routed)           0.026     6.466    u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle_reg[7]_i_1__1_n_0
    SLICE_X78Y302        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     6.582 r  u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle_reg[15]_i_1__1/O[7]
                         net (fo=1, routed)           0.026     6.608    u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL_n_6
    SLICE_X78Y302        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_3/r_currentAngle_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_32n5 rise edge)
                                                     32.500    32.500 r  
    AH11                                              0.000    32.500 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000    32.500    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.338    32.838 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    32.838    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    32.838 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    33.125    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    33.149 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         1.252    34.401    u_CSYNC_STAGE2/u_CORDIC_3/CLK
    SLICE_X78Y302        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_3/r_currentAngle_reg[15]/C
                         clock pessimism              0.000    34.401    
                         clock uncertainty           -0.035    34.366    
    SLICE_X78Y302        FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.025    34.391    u_CSYNC_STAGE2/u_CORDIC_3/r_currentAngle_reg[15]
  -------------------------------------------------------------------
                         required time                         34.391    
                         arrival time                          -6.608    
  -------------------------------------------------------------------
                         slack                                 27.783    

Slack (MET) :             27.784ns  (required time - arrival time)
  Source:                 u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            u_CSYNC_STAGE2/u_CORDIC_3/r_currentAngle_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Path Group:             i_clk_32n5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.500ns  (i_clk_32n5 rise@32.500ns - i_clk_520 rise@0.000ns)
  Data Path Delay:        4.265ns  (logic 0.900ns (21.102%)  route 3.365ns (78.898%))
  Logic Levels:           8  (CARRY8=3 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.902ns = ( 34.402 - 32.500 ) 
    Source Clock Delay      (SCD):    2.343ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.416ns (routing 0.536ns, distribution 0.880ns)
  Clock Net Delay (Destination): 1.253ns (routing 0.494ns, distribution 0.759ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_520 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.576     0.576 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.576    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.576 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.899    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.927 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         1.416     2.343    u_CSYNC_STAGE1/u_ARCTAN/i_clk_520_IBUF_BUFG
    SLICE_X73Y301        FDCE                                         r  u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y301        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.422 f  u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[8]/Q
                         net (fo=17, routed)          1.872     4.294    u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[18]_5[7]
    SLICE_X77Y316        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     4.427 r  u_CSYNC_STAGE1/u_ARCTAN/r_currentAngle[20]_i_19__1/O
                         net (fo=1, routed)           0.176     4.603    u_CSYNC_STAGE1/u_ARCTAN/r_currentAngle[20]_i_19__1_n_0
    SLICE_X78Y313        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     4.728 f  u_CSYNC_STAGE1/u_ARCTAN/r_currentAngle[20]_i_16/O
                         net (fo=1, routed)           0.260     4.988    u_CSYNC_STAGE1/u_ARCTAN/r_currentAngle[20]_i_16_n_0
    SLICE_X78Y310        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053     5.041 f  u_CSYNC_STAGE1/u_ARCTAN/r_currentAngle[20]_i_13__0/O
                         net (fo=2, routed)           0.480     5.521    u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[17]_5
    SLICE_X77Y303        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     5.671 r  u_CSYNC_STAGE1/u_ARCTAN/r_currentAngle[20]_i_11__1/O
                         net (fo=19, routed)          0.485     6.156    u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle_reg[7]
    SLICE_X78Y301        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     6.308 r  u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle[7]_i_11__1/O
                         net (fo=1, routed)           0.015     6.323    u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle[7]_i_11__1_n_0
    SLICE_X78Y301        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     6.440 r  u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle_reg[7]_i_1__1/CO[7]
                         net (fo=1, routed)           0.026     6.466    u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle_reg[7]_i_1__1_n_0
    SLICE_X78Y302        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.481 r  u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle_reg[15]_i_1__1/CO[7]
                         net (fo=1, routed)           0.026     6.507    u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle_reg[15]_i_1__1_n_0
    SLICE_X78Y303        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     6.583 r  u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.025     6.608    u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL_n_4
    SLICE_X78Y303        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_3/r_currentAngle_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_32n5 rise edge)
                                                     32.500    32.500 r  
    AH11                                              0.000    32.500 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000    32.500    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.338    32.838 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    32.838    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    32.838 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    33.125    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    33.149 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         1.253    34.402    u_CSYNC_STAGE2/u_CORDIC_3/CLK
    SLICE_X78Y303        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_3/r_currentAngle_reg[17]/C
                         clock pessimism              0.000    34.402    
                         clock uncertainty           -0.035    34.367    
    SLICE_X78Y303        FDCE (Setup_BFF_SLICEM_C_D)
                                                      0.025    34.392    u_CSYNC_STAGE2/u_CORDIC_3/r_currentAngle_reg[17]
  -------------------------------------------------------------------
                         required time                         34.392    
                         arrival time                          -6.608    
  -------------------------------------------------------------------
                         slack                                 27.784    

Slack (MET) :             27.784ns  (required time - arrival time)
  Source:                 u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            u_CSYNC_STAGE2/u_CORDIC_3/r_currentAngle_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Path Group:             i_clk_32n5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.500ns  (i_clk_32n5 rise@32.500ns - i_clk_520 rise@0.000ns)
  Data Path Delay:        4.264ns  (logic 0.925ns (21.693%)  route 3.339ns (78.307%))
  Logic Levels:           7  (CARRY8=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.901ns = ( 34.401 - 32.500 ) 
    Source Clock Delay      (SCD):    2.343ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.416ns (routing 0.536ns, distribution 0.880ns)
  Clock Net Delay (Destination): 1.252ns (routing 0.494ns, distribution 0.758ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_520 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.576     0.576 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.576    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.576 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.899    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.927 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         1.416     2.343    u_CSYNC_STAGE1/u_ARCTAN/i_clk_520_IBUF_BUFG
    SLICE_X73Y301        FDCE                                         r  u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y301        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.422 f  u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[8]/Q
                         net (fo=17, routed)          1.872     4.294    u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[18]_5[7]
    SLICE_X77Y316        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     4.427 r  u_CSYNC_STAGE1/u_ARCTAN/r_currentAngle[20]_i_19__1/O
                         net (fo=1, routed)           0.176     4.603    u_CSYNC_STAGE1/u_ARCTAN/r_currentAngle[20]_i_19__1_n_0
    SLICE_X78Y313        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     4.728 f  u_CSYNC_STAGE1/u_ARCTAN/r_currentAngle[20]_i_16/O
                         net (fo=1, routed)           0.260     4.988    u_CSYNC_STAGE1/u_ARCTAN/r_currentAngle[20]_i_16_n_0
    SLICE_X78Y310        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053     5.041 f  u_CSYNC_STAGE1/u_ARCTAN/r_currentAngle[20]_i_13__0/O
                         net (fo=2, routed)           0.480     5.521    u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[17]_5
    SLICE_X77Y303        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     5.671 r  u_CSYNC_STAGE1/u_ARCTAN/r_currentAngle[20]_i_11__1/O
                         net (fo=19, routed)          0.485     6.156    u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle_reg[7]
    SLICE_X78Y301        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     6.308 r  u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle[7]_i_11__1/O
                         net (fo=1, routed)           0.015     6.323    u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle[7]_i_11__1_n_0
    SLICE_X78Y301        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     6.440 r  u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle_reg[7]_i_1__1/CO[7]
                         net (fo=1, routed)           0.026     6.466    u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle_reg[7]_i_1__1_n_0
    SLICE_X78Y302        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     6.582 r  u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle_reg[15]_i_1__1/O[5]
                         net (fo=1, routed)           0.025     6.607    u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL_n_8
    SLICE_X78Y302        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_3/r_currentAngle_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_32n5 rise edge)
                                                     32.500    32.500 r  
    AH11                                              0.000    32.500 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000    32.500    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.338    32.838 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    32.838    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    32.838 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    33.125    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    33.149 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         1.252    34.401    u_CSYNC_STAGE2/u_CORDIC_3/CLK
    SLICE_X78Y302        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_3/r_currentAngle_reg[13]/C
                         clock pessimism              0.000    34.401    
                         clock uncertainty           -0.035    34.366    
    SLICE_X78Y302        FDCE (Setup_FFF_SLICEM_C_D)
                                                      0.025    34.391    u_CSYNC_STAGE2/u_CORDIC_3/r_currentAngle_reg[13]
  -------------------------------------------------------------------
                         required time                         34.391    
                         arrival time                          -6.607    
  -------------------------------------------------------------------
                         slack                                 27.784    

Slack (MET) :             27.792ns  (required time - arrival time)
  Source:                 u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            u_CSYNC_STAGE2/u_CORDIC_3/r_currentAngle_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Path Group:             i_clk_32n5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.500ns  (i_clk_32n5 rise@32.500ns - i_clk_520 rise@0.000ns)
  Data Path Delay:        4.257ns  (logic 0.891ns (20.930%)  route 3.366ns (79.070%))
  Logic Levels:           8  (CARRY8=3 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.902ns = ( 34.402 - 32.500 ) 
    Source Clock Delay      (SCD):    2.343ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.416ns (routing 0.536ns, distribution 0.880ns)
  Clock Net Delay (Destination): 1.253ns (routing 0.494ns, distribution 0.759ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_520 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.576     0.576 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.576    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.576 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.899    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.927 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         1.416     2.343    u_CSYNC_STAGE1/u_ARCTAN/i_clk_520_IBUF_BUFG
    SLICE_X73Y301        FDCE                                         r  u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y301        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.422 f  u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[8]/Q
                         net (fo=17, routed)          1.872     4.294    u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[18]_5[7]
    SLICE_X77Y316        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     4.427 r  u_CSYNC_STAGE1/u_ARCTAN/r_currentAngle[20]_i_19__1/O
                         net (fo=1, routed)           0.176     4.603    u_CSYNC_STAGE1/u_ARCTAN/r_currentAngle[20]_i_19__1_n_0
    SLICE_X78Y313        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     4.728 f  u_CSYNC_STAGE1/u_ARCTAN/r_currentAngle[20]_i_16/O
                         net (fo=1, routed)           0.260     4.988    u_CSYNC_STAGE1/u_ARCTAN/r_currentAngle[20]_i_16_n_0
    SLICE_X78Y310        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053     5.041 f  u_CSYNC_STAGE1/u_ARCTAN/r_currentAngle[20]_i_13__0/O
                         net (fo=2, routed)           0.480     5.521    u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[17]_5
    SLICE_X77Y303        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     5.671 r  u_CSYNC_STAGE1/u_ARCTAN/r_currentAngle[20]_i_11__1/O
                         net (fo=19, routed)          0.485     6.156    u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle_reg[7]
    SLICE_X78Y301        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     6.308 r  u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle[7]_i_11__1/O
                         net (fo=1, routed)           0.015     6.323    u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle[7]_i_11__1_n_0
    SLICE_X78Y301        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     6.440 r  u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle_reg[7]_i_1__1/CO[7]
                         net (fo=1, routed)           0.026     6.466    u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle_reg[7]_i_1__1_n_0
    SLICE_X78Y302        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.481 r  u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle_reg[15]_i_1__1/CO[7]
                         net (fo=1, routed)           0.026     6.507    u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle_reg[15]_i_1__1_n_0
    SLICE_X78Y303        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     6.574 r  u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.026     6.600    u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL_n_3
    SLICE_X78Y303        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_3/r_currentAngle_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_32n5 rise edge)
                                                     32.500    32.500 r  
    AH11                                              0.000    32.500 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000    32.500    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.338    32.838 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    32.838    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    32.838 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    33.125    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    33.149 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         1.253    34.402    u_CSYNC_STAGE2/u_CORDIC_3/CLK
    SLICE_X78Y303        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_3/r_currentAngle_reg[18]/C
                         clock pessimism              0.000    34.402    
                         clock uncertainty           -0.035    34.367    
    SLICE_X78Y303        FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.025    34.392    u_CSYNC_STAGE2/u_CORDIC_3/r_currentAngle_reg[18]
  -------------------------------------------------------------------
                         required time                         34.392    
                         arrival time                          -6.600    
  -------------------------------------------------------------------
                         slack                                 27.792    

Slack (MET) :             27.796ns  (required time - arrival time)
  Source:                 u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            u_CSYNC_STAGE2/u_CORDIC_3/r_currentAngle_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Path Group:             i_clk_32n5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.500ns  (i_clk_32n5 rise@32.500ns - i_clk_520 rise@0.000ns)
  Data Path Delay:        4.252ns  (logic 0.912ns (21.449%)  route 3.340ns (78.551%))
  Logic Levels:           7  (CARRY8=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.901ns = ( 34.401 - 32.500 ) 
    Source Clock Delay      (SCD):    2.343ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.416ns (routing 0.536ns, distribution 0.880ns)
  Clock Net Delay (Destination): 1.252ns (routing 0.494ns, distribution 0.758ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_520 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.576     0.576 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.576    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.576 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.899    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.927 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         1.416     2.343    u_CSYNC_STAGE1/u_ARCTAN/i_clk_520_IBUF_BUFG
    SLICE_X73Y301        FDCE                                         r  u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y301        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.422 f  u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[8]/Q
                         net (fo=17, routed)          1.872     4.294    u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[18]_5[7]
    SLICE_X77Y316        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     4.427 r  u_CSYNC_STAGE1/u_ARCTAN/r_currentAngle[20]_i_19__1/O
                         net (fo=1, routed)           0.176     4.603    u_CSYNC_STAGE1/u_ARCTAN/r_currentAngle[20]_i_19__1_n_0
    SLICE_X78Y313        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     4.728 f  u_CSYNC_STAGE1/u_ARCTAN/r_currentAngle[20]_i_16/O
                         net (fo=1, routed)           0.260     4.988    u_CSYNC_STAGE1/u_ARCTAN/r_currentAngle[20]_i_16_n_0
    SLICE_X78Y310        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053     5.041 f  u_CSYNC_STAGE1/u_ARCTAN/r_currentAngle[20]_i_13__0/O
                         net (fo=2, routed)           0.480     5.521    u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[17]_5
    SLICE_X77Y303        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     5.671 r  u_CSYNC_STAGE1/u_ARCTAN/r_currentAngle[20]_i_11__1/O
                         net (fo=19, routed)          0.485     6.156    u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle_reg[7]
    SLICE_X78Y301        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     6.308 r  u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle[7]_i_11__1/O
                         net (fo=1, routed)           0.015     6.323    u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle[7]_i_11__1_n_0
    SLICE_X78Y301        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     6.440 r  u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle_reg[7]_i_1__1/CO[7]
                         net (fo=1, routed)           0.026     6.466    u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle_reg[7]_i_1__1_n_0
    SLICE_X78Y302        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.103     6.569 r  u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle_reg[15]_i_1__1/O[6]
                         net (fo=1, routed)           0.026     6.595    u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL_n_7
    SLICE_X78Y302        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_3/r_currentAngle_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_32n5 rise edge)
                                                     32.500    32.500 r  
    AH11                                              0.000    32.500 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000    32.500    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.338    32.838 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    32.838    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    32.838 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    33.125    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    33.149 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         1.252    34.401    u_CSYNC_STAGE2/u_CORDIC_3/CLK
    SLICE_X78Y302        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_3/r_currentAngle_reg[14]/C
                         clock pessimism              0.000    34.401    
                         clock uncertainty           -0.035    34.366    
    SLICE_X78Y302        FDCE (Setup_GFF_SLICEM_C_D)
                                                      0.025    34.391    u_CSYNC_STAGE2/u_CORDIC_3/r_currentAngle_reg[14]
  -------------------------------------------------------------------
                         required time                         34.391    
                         arrival time                          -6.595    
  -------------------------------------------------------------------
                         slack                                 27.796    

Slack (MET) :             27.804ns  (required time - arrival time)
  Source:                 u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            u_CSYNC_STAGE2/u_CORDIC_3/r_currentAngle_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Path Group:             i_clk_32n5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.500ns  (i_clk_32n5 rise@32.500ns - i_clk_520 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 0.880ns (20.730%)  route 3.365ns (79.270%))
  Logic Levels:           8  (CARRY8=3 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.902ns = ( 34.402 - 32.500 ) 
    Source Clock Delay      (SCD):    2.343ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.416ns (routing 0.536ns, distribution 0.880ns)
  Clock Net Delay (Destination): 1.253ns (routing 0.494ns, distribution 0.759ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_520 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.576     0.576 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.576    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.576 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.899    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.927 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         1.416     2.343    u_CSYNC_STAGE1/u_ARCTAN/i_clk_520_IBUF_BUFG
    SLICE_X73Y301        FDCE                                         r  u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y301        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.422 f  u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[8]/Q
                         net (fo=17, routed)          1.872     4.294    u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[18]_5[7]
    SLICE_X77Y316        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     4.427 r  u_CSYNC_STAGE1/u_ARCTAN/r_currentAngle[20]_i_19__1/O
                         net (fo=1, routed)           0.176     4.603    u_CSYNC_STAGE1/u_ARCTAN/r_currentAngle[20]_i_19__1_n_0
    SLICE_X78Y313        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     4.728 f  u_CSYNC_STAGE1/u_ARCTAN/r_currentAngle[20]_i_16/O
                         net (fo=1, routed)           0.260     4.988    u_CSYNC_STAGE1/u_ARCTAN/r_currentAngle[20]_i_16_n_0
    SLICE_X78Y310        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053     5.041 f  u_CSYNC_STAGE1/u_ARCTAN/r_currentAngle[20]_i_13__0/O
                         net (fo=2, routed)           0.480     5.521    u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[17]_5
    SLICE_X77Y303        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     5.671 r  u_CSYNC_STAGE1/u_ARCTAN/r_currentAngle[20]_i_11__1/O
                         net (fo=19, routed)          0.485     6.156    u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle_reg[7]
    SLICE_X78Y301        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     6.308 r  u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle[7]_i_11__1/O
                         net (fo=1, routed)           0.015     6.323    u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle[7]_i_11__1_n_0
    SLICE_X78Y301        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     6.440 r  u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle_reg[7]_i_1__1/CO[7]
                         net (fo=1, routed)           0.026     6.466    u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle_reg[7]_i_1__1_n_0
    SLICE_X78Y302        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.481 r  u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle_reg[15]_i_1__1/CO[7]
                         net (fo=1, routed)           0.026     6.507    u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle_reg[15]_i_1__1_n_0
    SLICE_X78Y303        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     6.563 r  u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.025     6.588    u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL_n_5
    SLICE_X78Y303        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_3/r_currentAngle_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_32n5 rise edge)
                                                     32.500    32.500 r  
    AH11                                              0.000    32.500 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000    32.500    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.338    32.838 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    32.838    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    32.838 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    33.125    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    33.149 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         1.253    34.402    u_CSYNC_STAGE2/u_CORDIC_3/CLK
    SLICE_X78Y303        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_3/r_currentAngle_reg[16]/C
                         clock pessimism              0.000    34.402    
                         clock uncertainty           -0.035    34.367    
    SLICE_X78Y303        FDCE (Setup_AFF_SLICEM_C_D)
                                                      0.025    34.392    u_CSYNC_STAGE2/u_CORDIC_3/r_currentAngle_reg[16]
  -------------------------------------------------------------------
                         required time                         34.392    
                         arrival time                          -6.588    
  -------------------------------------------------------------------
                         slack                                 27.804    

Slack (MET) :             27.814ns  (required time - arrival time)
  Source:                 u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            u_CSYNC_STAGE2/u_CORDIC_3/r_currentAngle_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Path Group:             i_clk_32n5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.500ns  (i_clk_32n5 rise@32.500ns - i_clk_520 rise@0.000ns)
  Data Path Delay:        4.234ns  (logic 0.895ns (21.138%)  route 3.339ns (78.862%))
  Logic Levels:           7  (CARRY8=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.901ns = ( 34.401 - 32.500 ) 
    Source Clock Delay      (SCD):    2.343ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.416ns (routing 0.536ns, distribution 0.880ns)
  Clock Net Delay (Destination): 1.252ns (routing 0.494ns, distribution 0.758ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_520 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.576     0.576 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.576    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.576 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.899    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.927 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         1.416     2.343    u_CSYNC_STAGE1/u_ARCTAN/i_clk_520_IBUF_BUFG
    SLICE_X73Y301        FDCE                                         r  u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y301        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.422 f  u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[8]/Q
                         net (fo=17, routed)          1.872     4.294    u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[18]_5[7]
    SLICE_X77Y316        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     4.427 r  u_CSYNC_STAGE1/u_ARCTAN/r_currentAngle[20]_i_19__1/O
                         net (fo=1, routed)           0.176     4.603    u_CSYNC_STAGE1/u_ARCTAN/r_currentAngle[20]_i_19__1_n_0
    SLICE_X78Y313        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     4.728 f  u_CSYNC_STAGE1/u_ARCTAN/r_currentAngle[20]_i_16/O
                         net (fo=1, routed)           0.260     4.988    u_CSYNC_STAGE1/u_ARCTAN/r_currentAngle[20]_i_16_n_0
    SLICE_X78Y310        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053     5.041 f  u_CSYNC_STAGE1/u_ARCTAN/r_currentAngle[20]_i_13__0/O
                         net (fo=2, routed)           0.480     5.521    u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[17]_5
    SLICE_X77Y303        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     5.671 r  u_CSYNC_STAGE1/u_ARCTAN/r_currentAngle[20]_i_11__1/O
                         net (fo=19, routed)          0.485     6.156    u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle_reg[7]
    SLICE_X78Y301        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     6.308 r  u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle[7]_i_11__1/O
                         net (fo=1, routed)           0.015     6.323    u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle[7]_i_11__1_n_0
    SLICE_X78Y301        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     6.440 r  u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle_reg[7]_i_1__1/CO[7]
                         net (fo=1, routed)           0.026     6.466    u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle_reg[7]_i_1__1_n_0
    SLICE_X78Y302        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.086     6.552 r  u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle_reg[15]_i_1__1/O[4]
                         net (fo=1, routed)           0.025     6.577    u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL_n_9
    SLICE_X78Y302        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_3/r_currentAngle_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_32n5 rise edge)
                                                     32.500    32.500 r  
    AH11                                              0.000    32.500 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000    32.500    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.338    32.838 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    32.838    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    32.838 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    33.125    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    33.149 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         1.252    34.401    u_CSYNC_STAGE2/u_CORDIC_3/CLK
    SLICE_X78Y302        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_3/r_currentAngle_reg[12]/C
                         clock pessimism              0.000    34.401    
                         clock uncertainty           -0.035    34.366    
    SLICE_X78Y302        FDCE (Setup_EFF_SLICEM_C_D)
                                                      0.025    34.391    u_CSYNC_STAGE2/u_CORDIC_3/r_currentAngle_reg[12]
  -------------------------------------------------------------------
                         required time                         34.391    
                         arrival time                          -6.577    
  -------------------------------------------------------------------
                         slack                                 27.814    

Slack (MET) :             27.818ns  (required time - arrival time)
  Source:                 u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            u_CSYNC_STAGE2/u_CORDIC_3/r_currentAngle_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Path Group:             i_clk_32n5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.500ns  (i_clk_32n5 rise@32.500ns - i_clk_520 rise@0.000ns)
  Data Path Delay:        4.231ns  (logic 0.891ns (21.059%)  route 3.340ns (78.941%))
  Logic Levels:           7  (CARRY8=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.902ns = ( 34.402 - 32.500 ) 
    Source Clock Delay      (SCD):    2.343ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.416ns (routing 0.536ns, distribution 0.880ns)
  Clock Net Delay (Destination): 1.253ns (routing 0.494ns, distribution 0.759ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_520 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.576     0.576 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.576    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.576 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.899    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.927 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         1.416     2.343    u_CSYNC_STAGE1/u_ARCTAN/i_clk_520_IBUF_BUFG
    SLICE_X73Y301        FDCE                                         r  u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y301        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.422 f  u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[8]/Q
                         net (fo=17, routed)          1.872     4.294    u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[18]_5[7]
    SLICE_X77Y316        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     4.427 r  u_CSYNC_STAGE1/u_ARCTAN/r_currentAngle[20]_i_19__1/O
                         net (fo=1, routed)           0.176     4.603    u_CSYNC_STAGE1/u_ARCTAN/r_currentAngle[20]_i_19__1_n_0
    SLICE_X78Y313        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     4.728 f  u_CSYNC_STAGE1/u_ARCTAN/r_currentAngle[20]_i_16/O
                         net (fo=1, routed)           0.260     4.988    u_CSYNC_STAGE1/u_ARCTAN/r_currentAngle[20]_i_16_n_0
    SLICE_X78Y310        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053     5.041 f  u_CSYNC_STAGE1/u_ARCTAN/r_currentAngle[20]_i_13__0/O
                         net (fo=2, routed)           0.480     5.521    u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[17]_5
    SLICE_X77Y303        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     5.671 r  u_CSYNC_STAGE1/u_ARCTAN/r_currentAngle[20]_i_11__1/O
                         net (fo=19, routed)          0.485     6.156    u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle_reg[7]
    SLICE_X78Y301        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     6.308 r  u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle[7]_i_11__1/O
                         net (fo=1, routed)           0.015     6.323    u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle[7]_i_11__1_n_0
    SLICE_X78Y301        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     6.440 r  u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle_reg[7]_i_1__1/CO[7]
                         net (fo=1, routed)           0.026     6.466    u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle_reg[7]_i_1__1_n_0
    SLICE_X78Y302        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     6.548 r  u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle_reg[15]_i_1__1/O[3]
                         net (fo=1, routed)           0.026     6.574    u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL_n_10
    SLICE_X78Y302        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_3/r_currentAngle_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_32n5 rise edge)
                                                     32.500    32.500 r  
    AH11                                              0.000    32.500 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000    32.500    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.338    32.838 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    32.838    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    32.838 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    33.125    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    33.149 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         1.253    34.402    u_CSYNC_STAGE2/u_CORDIC_3/CLK
    SLICE_X78Y302        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_3/r_currentAngle_reg[11]/C
                         clock pessimism              0.000    34.402    
                         clock uncertainty           -0.035    34.367    
    SLICE_X78Y302        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025    34.392    u_CSYNC_STAGE2/u_CORDIC_3/r_currentAngle_reg[11]
  -------------------------------------------------------------------
                         required time                         34.392    
                         arrival time                          -6.574    
  -------------------------------------------------------------------
                         slack                                 27.818    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            u_CSYNC_STAGE2/u_CORDIC_3/r_currentAngle_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Path Group:             i_clk_32n5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk_32n5 rise@0.000ns - i_clk_520 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.071ns (14.257%)  route 0.427ns (85.743%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.510ns
    Source Clock Delay      (SCD):    1.156ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.784ns (routing 0.297ns, distribution 0.487ns)
  Clock Net Delay (Destination): 0.901ns (routing 0.336ns, distribution 0.565ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_520 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.211     0.211 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.211    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.211 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.355    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.372 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         0.784     1.156    u_CSYNC_STAGE1/u_ARCTAN/i_clk_520_IBUF_BUFG
    SLICE_X73Y301        FDCE                                         r  u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y301        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.194 r  u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[5]/Q
                         net (fo=17, routed)          0.405     1.599    u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle_reg[20]_0[4]
    SLICE_X78Y301        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.014     1.613 r  u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle[7]_i_13__1/O
                         net (fo=1, routed)           0.015     1.628    u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle[7]_i_13__1_n_0
    SLICE_X78Y301        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[5])
                                                      0.019     1.647 r  u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle_reg[7]_i_1__1/O[5]
                         net (fo=1, routed)           0.007     1.654    u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL_n_16
    SLICE_X78Y301        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_3/r_currentAngle_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_32n5 rise edge)
                                                      0.000     0.000 r  
    AH11                                              0.000     0.000 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.409     0.409 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.409    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.409 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.590    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         0.901     1.510    u_CSYNC_STAGE2/u_CORDIC_3/CLK
    SLICE_X78Y301        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_3/r_currentAngle_reg[5]/C
                         clock pessimism              0.000     1.510    
                         clock uncertainty            0.035     1.546    
    SLICE_X78Y301        FDCE (Hold_FFF_SLICEM_C_D)
                                                      0.046     1.592    u_CSYNC_STAGE2/u_CORDIC_3/r_currentAngle_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.654    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            u_CSYNC_STAGE2/u_CORDIC_4/r_currentAngle_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Path Group:             i_clk_32n5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk_32n5 rise@0.000ns - i_clk_520 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.069ns (13.828%)  route 0.430ns (86.172%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.497ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.785ns (routing 0.297ns, distribution 0.488ns)
  Clock Net Delay (Destination): 0.888ns (routing 0.336ns, distribution 0.552ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_520 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.211     0.211 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.211    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.211 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.355    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.372 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         0.785     1.157    u_CSYNC_STAGE1/u_ARCTAN/i_clk_520_IBUF_BUFG
    SLICE_X73Y301        FDCE                                         r  u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y301        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.195 r  u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[3]/Q
                         net (fo=12, routed)          0.416     1.611    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_currentAngle_reg[15][2]
    SLICE_X77Y319        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     1.625 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_currentAngle[7]_i_15__2/O
                         net (fo=1, routed)           0.007     1.632    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_currentAngle[7]_i_15__2_n_0
    SLICE_X77Y319        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     1.649 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_currentAngle_reg[7]_i_1__2/O[3]
                         net (fo=1, routed)           0.007     1.656    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL_n_18
    SLICE_X77Y319        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_4/r_currentAngle_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_32n5 rise edge)
                                                      0.000     0.000 r  
    AH11                                              0.000     0.000 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.409     0.409 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.409    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.409 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.590    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         0.888     1.497    u_CSYNC_STAGE2/u_CORDIC_4/CLK
    SLICE_X77Y319        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_4/r_currentAngle_reg[3]/C
                         clock pessimism              0.000     1.497    
                         clock uncertainty            0.035     1.533    
    SLICE_X77Y319        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.579    u_CSYNC_STAGE2/u_CORDIC_4/r_currentAngle_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            u_CSYNC_STAGE2/u_CORDIC_3/r_currentAngle_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Path Group:             i_clk_32n5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk_32n5 rise@0.000ns - i_clk_520 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.087ns (16.926%)  route 0.427ns (83.074%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.510ns
    Source Clock Delay      (SCD):    1.156ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.784ns (routing 0.297ns, distribution 0.487ns)
  Clock Net Delay (Destination): 0.901ns (routing 0.336ns, distribution 0.565ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_520 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.211     0.211 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.211    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.211 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.355    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.372 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         0.784     1.156    u_CSYNC_STAGE1/u_ARCTAN/i_clk_520_IBUF_BUFG
    SLICE_X73Y301        FDCE                                         r  u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y301        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.194 r  u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[5]/Q
                         net (fo=17, routed)          0.405     1.599    u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle_reg[20]_0[4]
    SLICE_X78Y301        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.014     1.613 r  u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle[7]_i_13__1/O
                         net (fo=1, routed)           0.015     1.628    u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle[7]_i_13__1_n_0
    SLICE_X78Y301        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[6])
                                                      0.035     1.663 r  u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle_reg[7]_i_1__1/O[6]
                         net (fo=1, routed)           0.007     1.670    u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL_n_15
    SLICE_X78Y301        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_3/r_currentAngle_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_32n5 rise edge)
                                                      0.000     0.000 r  
    AH11                                              0.000     0.000 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.409     0.409 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.409    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.409 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.590    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         0.901     1.510    u_CSYNC_STAGE2/u_CORDIC_3/CLK
    SLICE_X78Y301        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_3/r_currentAngle_reg[6]/C
                         clock pessimism              0.000     1.510    
                         clock uncertainty            0.035     1.546    
    SLICE_X78Y301        FDCE (Hold_GFF_SLICEM_C_D)
                                                      0.046     1.592    u_CSYNC_STAGE2/u_CORDIC_3/r_currentAngle_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            u_CSYNC_STAGE2/u_CORDIC_2/r_currentAngle_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Path Group:             i_clk_32n5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk_32n5 rise@0.000ns - i_clk_520 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.069ns (13.663%)  route 0.436ns (86.337%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.501ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.785ns (routing 0.297ns, distribution 0.488ns)
  Clock Net Delay (Destination): 0.892ns (routing 0.336ns, distribution 0.556ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_520 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.211     0.211 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.211    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.211 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.355    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.372 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         0.785     1.157    u_CSYNC_STAGE1/u_ARCTAN/i_clk_520_IBUF_BUFG
    SLICE_X73Y301        FDCE                                         r  u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y301        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.195 r  u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[3]/Q
                         net (fo=12, routed)          0.422     1.617    u_CSYNC_STAGE2/u_CORDIC_2/u_CORDIC_CTRL/r_currentAngle_reg[15][2]
    SLICE_X80Y315        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     1.631 r  u_CSYNC_STAGE2/u_CORDIC_2/u_CORDIC_CTRL/r_currentAngle[7]_i_15__0/O
                         net (fo=1, routed)           0.007     1.638    u_CSYNC_STAGE2/u_CORDIC_2/u_CORDIC_CTRL/r_currentAngle[7]_i_15__0_n_0
    SLICE_X80Y315        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     1.655 r  u_CSYNC_STAGE2/u_CORDIC_2/u_CORDIC_CTRL/r_currentAngle_reg[7]_i_1__0/O[3]
                         net (fo=1, routed)           0.007     1.662    u_CSYNC_STAGE2/u_CORDIC_2/u_CORDIC_CTRL_n_18
    SLICE_X80Y315        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_2/r_currentAngle_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_32n5 rise edge)
                                                      0.000     0.000 r  
    AH11                                              0.000     0.000 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.409     0.409 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.409    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.409 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.590    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         0.892     1.501    u_CSYNC_STAGE2/u_CORDIC_2/CLK
    SLICE_X80Y315        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_2/r_currentAngle_reg[3]/C
                         clock pessimism              0.000     1.501    
                         clock uncertainty            0.035     1.537    
    SLICE_X80Y315        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.583    u_CSYNC_STAGE2/u_CORDIC_2/r_currentAngle_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            u_CSYNC_STAGE2/u_CORDIC_3/r_currentAngle_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Path Group:             i_clk_32n5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk_32n5 rise@0.000ns - i_clk_520 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.078ns (15.058%)  route 0.440ns (84.942%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.511ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.785ns (routing 0.297ns, distribution 0.488ns)
  Clock Net Delay (Destination): 0.902ns (routing 0.336ns, distribution 0.566ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_520 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.211     0.211 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.211    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.211 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.355    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.372 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         0.785     1.157    u_CSYNC_STAGE1/u_ARCTAN/i_clk_520_IBUF_BUFG
    SLICE_X73Y301        FDCE                                         r  u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y301        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.195 r  u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[1]/Q
                         net (fo=12, routed)          0.421     1.616    u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle_reg[20]_0[0]
    SLICE_X78Y301        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.022     1.638 r  u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle[7]_i_17__1/O
                         net (fo=1, routed)           0.012     1.650    u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle[7]_i_17__1_n_0
    SLICE_X78Y301        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     1.668 r  u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle_reg[7]_i_1__1/O[1]
                         net (fo=1, routed)           0.007     1.675    u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL_n_20
    SLICE_X78Y301        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_3/r_currentAngle_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_32n5 rise edge)
                                                      0.000     0.000 r  
    AH11                                              0.000     0.000 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.409     0.409 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.409    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.409 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.590    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         0.902     1.511    u_CSYNC_STAGE2/u_CORDIC_3/CLK
    SLICE_X78Y301        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_3/r_currentAngle_reg[1]/C
                         clock pessimism              0.000     1.511    
                         clock uncertainty            0.035     1.547    
    SLICE_X78Y301        FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.593    u_CSYNC_STAGE2/u_CORDIC_3/r_currentAngle_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            u_CSYNC_STAGE2/u_CORDIC_3/r_currentAngle_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Path Group:             i_clk_32n5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk_32n5 rise@0.000ns - i_clk_520 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.072ns (13.820%)  route 0.449ns (86.180%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.511ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.785ns (routing 0.297ns, distribution 0.488ns)
  Clock Net Delay (Destination): 0.902ns (routing 0.336ns, distribution 0.566ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_520 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.211     0.211 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.211    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.211 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.355    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.372 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         0.785     1.157    u_CSYNC_STAGE1/u_ARCTAN/i_clk_520_IBUF_BUFG
    SLICE_X73Y301        FDCE                                         r  u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y301        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.195 r  u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[3]/Q
                         net (fo=12, routed)          0.426     1.621    u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle_reg[20]_0[2]
    SLICE_X78Y301        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.014     1.635 r  u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle[7]_i_15__1/O
                         net (fo=1, routed)           0.016     1.651    u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle[7]_i_15__1_n_0
    SLICE_X78Y301        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.020     1.671 r  u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle_reg[7]_i_1__1/O[3]
                         net (fo=1, routed)           0.007     1.678    u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL_n_18
    SLICE_X78Y301        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_3/r_currentAngle_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_32n5 rise edge)
                                                      0.000     0.000 r  
    AH11                                              0.000     0.000 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.409     0.409 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.409    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.409 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.590    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         0.902     1.511    u_CSYNC_STAGE2/u_CORDIC_3/CLK
    SLICE_X78Y301        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_3/r_currentAngle_reg[3]/C
                         clock pessimism              0.000     1.511    
                         clock uncertainty            0.035     1.547    
    SLICE_X78Y301        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.593    u_CSYNC_STAGE2/u_CORDIC_3/r_currentAngle_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            u_CSYNC_STAGE2/u_CORDIC_3/r_currentAngle_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Path Group:             i_clk_32n5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk_32n5 rise@0.000ns - i_clk_520 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.101ns (19.129%)  route 0.427ns (80.871%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.510ns
    Source Clock Delay      (SCD):    1.156ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.784ns (routing 0.297ns, distribution 0.487ns)
  Clock Net Delay (Destination): 0.901ns (routing 0.336ns, distribution 0.565ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_520 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.211     0.211 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.211    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.211 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.355    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.372 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         0.784     1.156    u_CSYNC_STAGE1/u_ARCTAN/i_clk_520_IBUF_BUFG
    SLICE_X73Y301        FDCE                                         r  u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y301        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.194 r  u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[5]/Q
                         net (fo=17, routed)          0.405     1.599    u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle_reg[20]_0[4]
    SLICE_X78Y301        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.014     1.613 r  u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle[7]_i_13__1/O
                         net (fo=1, routed)           0.015     1.628    u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle[7]_i_13__1_n_0
    SLICE_X78Y301        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[7])
                                                      0.049     1.677 r  u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle_reg[7]_i_1__1/O[7]
                         net (fo=1, routed)           0.007     1.684    u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL_n_14
    SLICE_X78Y301        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_3/r_currentAngle_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_32n5 rise edge)
                                                      0.000     0.000 r  
    AH11                                              0.000     0.000 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.409     0.409 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.409    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.409 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.590    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         0.901     1.510    u_CSYNC_STAGE2/u_CORDIC_3/CLK
    SLICE_X78Y301        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_3/r_currentAngle_reg[7]/C
                         clock pessimism              0.000     1.510    
                         clock uncertainty            0.035     1.546    
    SLICE_X78Y301        FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.046     1.592    u_CSYNC_STAGE2/u_CORDIC_3/r_currentAngle_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            u_CSYNC_STAGE2/u_CORDIC_3/r_currentAngle_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Path Group:             i_clk_32n5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk_32n5 rise@0.000ns - i_clk_520 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.093ns (17.448%)  route 0.440ns (82.552%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.511ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.785ns (routing 0.297ns, distribution 0.488ns)
  Clock Net Delay (Destination): 0.902ns (routing 0.336ns, distribution 0.566ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_520 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.211     0.211 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.211    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.211 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.355    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.372 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         0.785     1.157    u_CSYNC_STAGE1/u_ARCTAN/i_clk_520_IBUF_BUFG
    SLICE_X73Y301        FDCE                                         r  u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y301        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.195 r  u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[1]/Q
                         net (fo=12, routed)          0.421     1.616    u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle_reg[20]_0[0]
    SLICE_X78Y301        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.022     1.638 r  u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle[7]_i_17__1/O
                         net (fo=1, routed)           0.012     1.650    u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle[7]_i_17__1_n_0
    SLICE_X78Y301        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[2])
                                                      0.033     1.683 r  u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle_reg[7]_i_1__1/O[2]
                         net (fo=1, routed)           0.007     1.690    u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL_n_19
    SLICE_X78Y301        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_3/r_currentAngle_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_32n5 rise edge)
                                                      0.000     0.000 r  
    AH11                                              0.000     0.000 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.409     0.409 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.409    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.409 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.590    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         0.902     1.511    u_CSYNC_STAGE2/u_CORDIC_3/CLK
    SLICE_X78Y301        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_3/r_currentAngle_reg[2]/C
                         clock pessimism              0.000     1.511    
                         clock uncertainty            0.035     1.547    
    SLICE_X78Y301        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.593    u_CSYNC_STAGE2/u_CORDIC_3/r_currentAngle_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            u_CSYNC_STAGE2/u_CORDIC_4/r_currentAngle_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Path Group:             i_clk_32n5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk_32n5 rise@0.000ns - i_clk_520 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.095ns (18.095%)  route 0.430ns (81.905%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.501ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.785ns (routing 0.297ns, distribution 0.488ns)
  Clock Net Delay (Destination): 0.892ns (routing 0.336ns, distribution 0.556ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_520 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.211     0.211 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.211    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.211 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.355    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.372 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         0.785     1.157    u_CSYNC_STAGE1/u_ARCTAN/i_clk_520_IBUF_BUFG
    SLICE_X73Y301        FDCE                                         r  u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y301        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.195 r  u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[3]/Q
                         net (fo=12, routed)          0.416     1.611    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_currentAngle_reg[15][2]
    SLICE_X77Y319        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     1.625 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_currentAngle[7]_i_15__2/O
                         net (fo=1, routed)           0.007     1.632    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_currentAngle[7]_i_15__2_n_0
    SLICE_X77Y319        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[4])
                                                      0.043     1.675 r  u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL/r_currentAngle_reg[7]_i_1__2/O[4]
                         net (fo=1, routed)           0.007     1.682    u_CSYNC_STAGE2/u_CORDIC_4/u_CORDIC_CTRL_n_17
    SLICE_X77Y319        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_4/r_currentAngle_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_32n5 rise edge)
                                                      0.000     0.000 r  
    AH11                                              0.000     0.000 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.409     0.409 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.409    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.409 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.590    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         0.892     1.501    u_CSYNC_STAGE2/u_CORDIC_4/CLK
    SLICE_X77Y319        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_4/r_currentAngle_reg[4]/C
                         clock pessimism              0.000     1.501    
                         clock uncertainty            0.035     1.537    
    SLICE_X77Y319        FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.583    u_CSYNC_STAGE2/u_CORDIC_4/r_currentAngle_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            u_CSYNC_STAGE2/u_CORDIC_3/r_currentAngle_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Path Group:             i_clk_32n5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk_32n5 rise@0.000ns - i_clk_520 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.079ns (14.630%)  route 0.461ns (85.370%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.511ns
    Source Clock Delay      (SCD):    1.153ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.781ns (routing 0.297ns, distribution 0.484ns)
  Clock Net Delay (Destination): 0.902ns (routing 0.336ns, distribution 0.566ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_520 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.211     0.211 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.211    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.211 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.355    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.372 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         0.781     1.153    u_CSYNC_STAGE1/u_ARCTAN/i_clk_520_IBUF_BUFG
    SLICE_X73Y303        FDCE                                         r  u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y303        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.191 r  u_CSYNC_STAGE1/u_ARCTAN/r_theta_final_reg[18]/Q
                         net (fo=8, routed)           0.440     1.631    u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle_reg[20]_0[17]
    SLICE_X78Y303        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.022     1.653 r  u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle[20]_i_8__1/O
                         net (fo=1, routed)           0.014     1.667    u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle[20]_i_8__1_n_0
    SLICE_X78Y303        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     1.686 r  u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL/r_currentAngle_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.007     1.693    u_CSYNC_STAGE2/u_CORDIC_3/u_CORDIC_CTRL_n_3
    SLICE_X78Y303        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_3/r_currentAngle_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_32n5 rise edge)
                                                      0.000     0.000 r  
    AH11                                              0.000     0.000 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.409     0.409 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.409    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.409 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.590    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         0.902     1.511    u_CSYNC_STAGE2/u_CORDIC_3/CLK
    SLICE_X78Y303        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_3/r_currentAngle_reg[18]/C
                         clock pessimism              0.000     1.511    
                         clock uncertainty            0.035     1.547    
    SLICE_X78Y303        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.593    u_CSYNC_STAGE2/u_CORDIC_3/r_currentAngle_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                  0.100    





---------------------------------------------------------------------------------------------------
From Clock:  i_clk_32n5
  To Clock:  i_clk_520

Setup :            0  Failing Endpoints,  Worst Slack       28.297ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.297ns  (required time - arrival time)
  Source:                 u_CSYNC_STAGE2/u_CORDIC_5/o_I_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Destination:            u_CSYNC_STAGE2/u_ACCUMULATOR_5/r_Intermediate_I_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             i_clk_520
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.500ns  (i_clk_520 rise@520.000ns - i_clk_32n5 rise@487.500ns)
  Data Path Delay:        3.723ns  (logic 2.008ns (53.935%)  route 1.715ns (46.065%))
  Logic Levels:           10  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1)
  Clock Path Skew:        -0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.890ns = ( 521.890 - 520.000 ) 
    Source Clock Delay      (SCD):    2.359ns = ( 489.859 - 487.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.419ns (routing 0.543ns, distribution 0.876ns)
  Clock Net Delay (Destination): 1.253ns (routing 0.488ns, distribution 0.765ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_32n5 rise edge)
                                                    487.500   487.500 r  
    AH11                                              0.000   487.500 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000   487.500    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.589   488.089 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   488.089    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   488.089 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323   488.412    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   488.440 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         1.419   489.859    u_CSYNC_STAGE2/u_CORDIC_5/CLK
    SLICE_X84Y308        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_5/o_I_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y308        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080   489.939 f  u_CSYNC_STAGE2/u_CORDIC_5/o_I_reg[15]/Q
                         net (fo=30, routed)          0.729   490.668    u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yr1__0/A[16]
    DSP48E2_X11Y123      DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[16]_A2_DATA[16])
                                                      0.192   490.860 r  u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yr1__0/DSP_A_B_DATA_INST/A2_DATA[16]
                         net (fo=1, routed)           0.000   490.860    u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yr1__0/DSP_A_B_DATA.A2_DATA<16>
    DSP48E2_X11Y123      DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[16]_A2A1[16])
                                                      0.076   490.936 r  u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yr1__0/DSP_PREADD_DATA_INST/A2A1[16]
                         net (fo=1, routed)           0.000   490.936    u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yr1__0/DSP_PREADD_DATA.A2A1<16>
    DSP48E2_X11Y123      DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[16]_U[17])
                                                      0.505   491.441 f  u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yr1__0/DSP_MULTIPLIER_INST/U[17]
                         net (fo=1, routed)           0.000   491.441    u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yr1__0/DSP_MULTIPLIER.U<17>
    DSP48E2_X11Y123      DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[17]_U_DATA[17])
                                                      0.047   491.488 r  u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yr1__0/DSP_M_DATA_INST/U_DATA[17]
                         net (fo=1, routed)           0.000   491.488    u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yr1__0/DSP_M_DATA.U_DATA<17>
    DSP48E2_X11Y123      DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[17]_ALU_OUT[17])
                                                      0.585   492.073 f  u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yr1__0/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000   492.073    u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yr1__0/DSP_ALU.ALU_OUT<17>
    DSP48E2_X11Y123      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.109   492.182 r  u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yr1__0/DSP_OUTPUT_INST/P[17]
                         net (fo=2, routed)           0.588   492.770    u_CSYNC_STAGE2/u_CMPLX_MUL_5/p_1_in[7]
    SLICE_X86Y311        CARRY8 (Prop_CARRY8_SLICEM_DI[7]_CO[7])
                                                      0.053   492.823 r  u_CSYNC_STAGE2/u_CMPLX_MUL_5/r_Intermediate_I_reg[7]_i_2__3/CO[7]
                         net (fo=1, routed)           0.026   492.849    u_CSYNC_STAGE2/u_CMPLX_MUL_5/r_Intermediate_I_reg[7]_i_2__3_n_0
    SLICE_X86Y312        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067   492.916 r  u_CSYNC_STAGE2/u_CMPLX_MUL_5/r_Intermediate_I_reg[15]_i_2__3/O[2]
                         net (fo=2, routed)           0.336   493.252    u_CSYNC_CTRL/r_Intermediate_I_reg[15]_5[10]
    SLICE_X87Y313        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.096   493.348 r  u_CSYNC_CTRL/r_Intermediate_I[15]_i_8__3/O
                         net (fo=1, routed)           0.010   493.358    u_CSYNC_CTRL/r_Intermediate_I[15]_i_8__3_n_0
    SLICE_X87Y313        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[7])
                                                      0.198   493.556 r  u_CSYNC_CTRL/r_Intermediate_I_reg[15]_i_1__3/O[7]
                         net (fo=1, routed)           0.026   493.582    u_CSYNC_STAGE2/u_ACCUMULATOR_5/r_Intermediate_I_reg[15]_1[15]
    SLICE_X87Y313        FDCE                                         r  u_CSYNC_STAGE2/u_ACCUMULATOR_5/r_Intermediate_I_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_520 rise edge)
                                                    520.000   520.000 r  
    AH12                                              0.000   520.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000   520.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.326   520.326 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   520.326    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   520.326 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287   520.613    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   520.637 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         1.253   521.890    u_CSYNC_STAGE2/u_ACCUMULATOR_5/r_Intermediate_Q_reg[15]_0
    SLICE_X87Y313        FDCE                                         r  u_CSYNC_STAGE2/u_ACCUMULATOR_5/r_Intermediate_I_reg[15]/C
                         clock pessimism              0.000   521.890    
                         clock uncertainty           -0.035   521.855    
    SLICE_X87Y313        FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.025   521.880    u_CSYNC_STAGE2/u_ACCUMULATOR_5/r_Intermediate_I_reg[15]
  -------------------------------------------------------------------
                         required time                        521.880    
                         arrival time                        -493.582    
  -------------------------------------------------------------------
                         slack                                 28.297    

Slack (MET) :             28.300ns  (required time - arrival time)
  Source:                 u_CSYNC_STAGE2/u_CORDIC_5/o_I_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Destination:            u_CSYNC_STAGE2/u_ACCUMULATOR_5/r_Intermediate_I_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             i_clk_520
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.500ns  (i_clk_520 rise@520.000ns - i_clk_32n5 rise@487.500ns)
  Data Path Delay:        3.720ns  (logic 2.006ns (53.925%)  route 1.714ns (46.075%))
  Logic Levels:           10  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1)
  Clock Path Skew:        -0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.890ns = ( 521.890 - 520.000 ) 
    Source Clock Delay      (SCD):    2.359ns = ( 489.859 - 487.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.419ns (routing 0.543ns, distribution 0.876ns)
  Clock Net Delay (Destination): 1.253ns (routing 0.488ns, distribution 0.765ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_32n5 rise edge)
                                                    487.500   487.500 r  
    AH11                                              0.000   487.500 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000   487.500    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.589   488.089 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   488.089    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   488.089 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323   488.412    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   488.440 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         1.419   489.859    u_CSYNC_STAGE2/u_CORDIC_5/CLK
    SLICE_X84Y308        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_5/o_I_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y308        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080   489.939 f  u_CSYNC_STAGE2/u_CORDIC_5/o_I_reg[15]/Q
                         net (fo=30, routed)          0.729   490.668    u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yr1__0/A[16]
    DSP48E2_X11Y123      DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[16]_A2_DATA[16])
                                                      0.192   490.860 r  u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yr1__0/DSP_A_B_DATA_INST/A2_DATA[16]
                         net (fo=1, routed)           0.000   490.860    u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yr1__0/DSP_A_B_DATA.A2_DATA<16>
    DSP48E2_X11Y123      DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[16]_A2A1[16])
                                                      0.076   490.936 r  u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yr1__0/DSP_PREADD_DATA_INST/A2A1[16]
                         net (fo=1, routed)           0.000   490.936    u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yr1__0/DSP_PREADD_DATA.A2A1<16>
    DSP48E2_X11Y123      DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[16]_U[17])
                                                      0.505   491.441 f  u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yr1__0/DSP_MULTIPLIER_INST/U[17]
                         net (fo=1, routed)           0.000   491.441    u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yr1__0/DSP_MULTIPLIER.U<17>
    DSP48E2_X11Y123      DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[17]_U_DATA[17])
                                                      0.047   491.488 r  u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yr1__0/DSP_M_DATA_INST/U_DATA[17]
                         net (fo=1, routed)           0.000   491.488    u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yr1__0/DSP_M_DATA.U_DATA<17>
    DSP48E2_X11Y123      DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[17]_ALU_OUT[17])
                                                      0.585   492.073 f  u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yr1__0/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000   492.073    u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yr1__0/DSP_ALU.ALU_OUT<17>
    DSP48E2_X11Y123      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.109   492.182 r  u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yr1__0/DSP_OUTPUT_INST/P[17]
                         net (fo=2, routed)           0.588   492.770    u_CSYNC_STAGE2/u_CMPLX_MUL_5/p_1_in[7]
    SLICE_X86Y311        CARRY8 (Prop_CARRY8_SLICEM_DI[7]_CO[7])
                                                      0.053   492.823 r  u_CSYNC_STAGE2/u_CMPLX_MUL_5/r_Intermediate_I_reg[7]_i_2__3/CO[7]
                         net (fo=1, routed)           0.026   492.849    u_CSYNC_STAGE2/u_CMPLX_MUL_5/r_Intermediate_I_reg[7]_i_2__3_n_0
    SLICE_X86Y312        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067   492.916 r  u_CSYNC_STAGE2/u_CMPLX_MUL_5/r_Intermediate_I_reg[15]_i_2__3/O[2]
                         net (fo=2, routed)           0.336   493.252    u_CSYNC_CTRL/r_Intermediate_I_reg[15]_5[10]
    SLICE_X87Y313        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.096   493.348 r  u_CSYNC_CTRL/r_Intermediate_I[15]_i_8__3/O
                         net (fo=1, routed)           0.010   493.358    u_CSYNC_CTRL/r_Intermediate_I[15]_i_8__3_n_0
    SLICE_X87Y313        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[5])
                                                      0.196   493.554 r  u_CSYNC_CTRL/r_Intermediate_I_reg[15]_i_1__3/O[5]
                         net (fo=1, routed)           0.025   493.579    u_CSYNC_STAGE2/u_ACCUMULATOR_5/r_Intermediate_I_reg[15]_1[13]
    SLICE_X87Y313        FDCE                                         r  u_CSYNC_STAGE2/u_ACCUMULATOR_5/r_Intermediate_I_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_520 rise edge)
                                                    520.000   520.000 r  
    AH12                                              0.000   520.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000   520.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.326   520.326 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   520.326    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   520.326 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287   520.613    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   520.637 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         1.253   521.890    u_CSYNC_STAGE2/u_ACCUMULATOR_5/r_Intermediate_Q_reg[15]_0
    SLICE_X87Y313        FDCE                                         r  u_CSYNC_STAGE2/u_ACCUMULATOR_5/r_Intermediate_I_reg[13]/C
                         clock pessimism              0.000   521.890    
                         clock uncertainty           -0.035   521.855    
    SLICE_X87Y313        FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.025   521.880    u_CSYNC_STAGE2/u_ACCUMULATOR_5/r_Intermediate_I_reg[13]
  -------------------------------------------------------------------
                         required time                        521.880    
                         arrival time                        -493.579    
  -------------------------------------------------------------------
                         slack                                 28.300    

Slack (MET) :             28.311ns  (required time - arrival time)
  Source:                 u_CSYNC_STAGE2/u_CORDIC_5/o_I_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Destination:            u_CSYNC_STAGE2/u_ACCUMULATOR_5/r_Intermediate_I_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             i_clk_520
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.500ns  (i_clk_520 rise@520.000ns - i_clk_32n5 rise@487.500ns)
  Data Path Delay:        3.709ns  (logic 1.994ns (53.761%)  route 1.715ns (46.239%))
  Logic Levels:           10  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1)
  Clock Path Skew:        -0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.890ns = ( 521.890 - 520.000 ) 
    Source Clock Delay      (SCD):    2.359ns = ( 489.859 - 487.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.419ns (routing 0.543ns, distribution 0.876ns)
  Clock Net Delay (Destination): 1.253ns (routing 0.488ns, distribution 0.765ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_32n5 rise edge)
                                                    487.500   487.500 r  
    AH11                                              0.000   487.500 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000   487.500    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.589   488.089 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   488.089    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   488.089 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323   488.412    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   488.440 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         1.419   489.859    u_CSYNC_STAGE2/u_CORDIC_5/CLK
    SLICE_X84Y308        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_5/o_I_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y308        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080   489.939 f  u_CSYNC_STAGE2/u_CORDIC_5/o_I_reg[15]/Q
                         net (fo=30, routed)          0.729   490.668    u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yr1__0/A[16]
    DSP48E2_X11Y123      DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[16]_A2_DATA[16])
                                                      0.192   490.860 r  u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yr1__0/DSP_A_B_DATA_INST/A2_DATA[16]
                         net (fo=1, routed)           0.000   490.860    u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yr1__0/DSP_A_B_DATA.A2_DATA<16>
    DSP48E2_X11Y123      DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[16]_A2A1[16])
                                                      0.076   490.936 r  u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yr1__0/DSP_PREADD_DATA_INST/A2A1[16]
                         net (fo=1, routed)           0.000   490.936    u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yr1__0/DSP_PREADD_DATA.A2A1<16>
    DSP48E2_X11Y123      DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[16]_U[17])
                                                      0.505   491.441 f  u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yr1__0/DSP_MULTIPLIER_INST/U[17]
                         net (fo=1, routed)           0.000   491.441    u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yr1__0/DSP_MULTIPLIER.U<17>
    DSP48E2_X11Y123      DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[17]_U_DATA[17])
                                                      0.047   491.488 r  u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yr1__0/DSP_M_DATA_INST/U_DATA[17]
                         net (fo=1, routed)           0.000   491.488    u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yr1__0/DSP_M_DATA.U_DATA<17>
    DSP48E2_X11Y123      DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[17]_ALU_OUT[17])
                                                      0.585   492.073 f  u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yr1__0/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000   492.073    u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yr1__0/DSP_ALU.ALU_OUT<17>
    DSP48E2_X11Y123      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.109   492.182 r  u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yr1__0/DSP_OUTPUT_INST/P[17]
                         net (fo=2, routed)           0.588   492.770    u_CSYNC_STAGE2/u_CMPLX_MUL_5/p_1_in[7]
    SLICE_X86Y311        CARRY8 (Prop_CARRY8_SLICEM_DI[7]_CO[7])
                                                      0.053   492.823 r  u_CSYNC_STAGE2/u_CMPLX_MUL_5/r_Intermediate_I_reg[7]_i_2__3/CO[7]
                         net (fo=1, routed)           0.026   492.849    u_CSYNC_STAGE2/u_CMPLX_MUL_5/r_Intermediate_I_reg[7]_i_2__3_n_0
    SLICE_X86Y312        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067   492.916 r  u_CSYNC_STAGE2/u_CMPLX_MUL_5/r_Intermediate_I_reg[15]_i_2__3/O[2]
                         net (fo=2, routed)           0.336   493.252    u_CSYNC_CTRL/r_Intermediate_I_reg[15]_5[10]
    SLICE_X87Y313        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.096   493.348 r  u_CSYNC_CTRL/r_Intermediate_I[15]_i_8__3/O
                         net (fo=1, routed)           0.010   493.358    u_CSYNC_CTRL/r_Intermediate_I[15]_i_8__3_n_0
    SLICE_X87Y313        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[6])
                                                      0.184   493.542 r  u_CSYNC_CTRL/r_Intermediate_I_reg[15]_i_1__3/O[6]
                         net (fo=1, routed)           0.026   493.568    u_CSYNC_STAGE2/u_ACCUMULATOR_5/r_Intermediate_I_reg[15]_1[14]
    SLICE_X87Y313        FDCE                                         r  u_CSYNC_STAGE2/u_ACCUMULATOR_5/r_Intermediate_I_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_520 rise edge)
                                                    520.000   520.000 r  
    AH12                                              0.000   520.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000   520.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.326   520.326 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   520.326    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   520.326 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287   520.613    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   520.637 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         1.253   521.890    u_CSYNC_STAGE2/u_ACCUMULATOR_5/r_Intermediate_Q_reg[15]_0
    SLICE_X87Y313        FDCE                                         r  u_CSYNC_STAGE2/u_ACCUMULATOR_5/r_Intermediate_I_reg[14]/C
                         clock pessimism              0.000   521.890    
                         clock uncertainty           -0.035   521.855    
    SLICE_X87Y313        FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.025   521.880    u_CSYNC_STAGE2/u_ACCUMULATOR_5/r_Intermediate_I_reg[14]
  -------------------------------------------------------------------
                         required time                        521.880    
                         arrival time                        -493.568    
  -------------------------------------------------------------------
                         slack                                 28.311    

Slack (MET) :             28.333ns  (required time - arrival time)
  Source:                 u_CSYNC_STAGE2/u_CORDIC_5/o_I_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Destination:            u_CSYNC_STAGE2/u_ACCUMULATOR_5/r_Intermediate_I_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             i_clk_520
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.500ns  (i_clk_520 rise@520.000ns - i_clk_32n5 rise@487.500ns)
  Data Path Delay:        3.687ns  (logic 1.973ns (53.512%)  route 1.714ns (46.488%))
  Logic Levels:           10  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1)
  Clock Path Skew:        -0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.890ns = ( 521.890 - 520.000 ) 
    Source Clock Delay      (SCD):    2.359ns = ( 489.859 - 487.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.419ns (routing 0.543ns, distribution 0.876ns)
  Clock Net Delay (Destination): 1.253ns (routing 0.488ns, distribution 0.765ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_32n5 rise edge)
                                                    487.500   487.500 r  
    AH11                                              0.000   487.500 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000   487.500    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.589   488.089 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   488.089    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   488.089 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323   488.412    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   488.440 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         1.419   489.859    u_CSYNC_STAGE2/u_CORDIC_5/CLK
    SLICE_X84Y308        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_5/o_I_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y308        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080   489.939 f  u_CSYNC_STAGE2/u_CORDIC_5/o_I_reg[15]/Q
                         net (fo=30, routed)          0.729   490.668    u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yr1__0/A[16]
    DSP48E2_X11Y123      DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[16]_A2_DATA[16])
                                                      0.192   490.860 r  u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yr1__0/DSP_A_B_DATA_INST/A2_DATA[16]
                         net (fo=1, routed)           0.000   490.860    u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yr1__0/DSP_A_B_DATA.A2_DATA<16>
    DSP48E2_X11Y123      DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[16]_A2A1[16])
                                                      0.076   490.936 r  u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yr1__0/DSP_PREADD_DATA_INST/A2A1[16]
                         net (fo=1, routed)           0.000   490.936    u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yr1__0/DSP_PREADD_DATA.A2A1<16>
    DSP48E2_X11Y123      DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[16]_U[17])
                                                      0.505   491.441 f  u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yr1__0/DSP_MULTIPLIER_INST/U[17]
                         net (fo=1, routed)           0.000   491.441    u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yr1__0/DSP_MULTIPLIER.U<17>
    DSP48E2_X11Y123      DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[17]_U_DATA[17])
                                                      0.047   491.488 r  u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yr1__0/DSP_M_DATA_INST/U_DATA[17]
                         net (fo=1, routed)           0.000   491.488    u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yr1__0/DSP_M_DATA.U_DATA<17>
    DSP48E2_X11Y123      DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[17]_ALU_OUT[17])
                                                      0.585   492.073 f  u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yr1__0/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000   492.073    u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yr1__0/DSP_ALU.ALU_OUT<17>
    DSP48E2_X11Y123      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.109   492.182 r  u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yr1__0/DSP_OUTPUT_INST/P[17]
                         net (fo=2, routed)           0.588   492.770    u_CSYNC_STAGE2/u_CMPLX_MUL_5/p_1_in[7]
    SLICE_X86Y311        CARRY8 (Prop_CARRY8_SLICEM_DI[7]_CO[7])
                                                      0.053   492.823 r  u_CSYNC_STAGE2/u_CMPLX_MUL_5/r_Intermediate_I_reg[7]_i_2__3/CO[7]
                         net (fo=1, routed)           0.026   492.849    u_CSYNC_STAGE2/u_CMPLX_MUL_5/r_Intermediate_I_reg[7]_i_2__3_n_0
    SLICE_X86Y312        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067   492.916 r  u_CSYNC_STAGE2/u_CMPLX_MUL_5/r_Intermediate_I_reg[15]_i_2__3/O[2]
                         net (fo=2, routed)           0.336   493.252    u_CSYNC_CTRL/r_Intermediate_I_reg[15]_5[10]
    SLICE_X87Y313        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.096   493.348 r  u_CSYNC_CTRL/r_Intermediate_I[15]_i_8__3/O
                         net (fo=1, routed)           0.010   493.358    u_CSYNC_CTRL/r_Intermediate_I[15]_i_8__3_n_0
    SLICE_X87Y313        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[4])
                                                      0.163   493.521 r  u_CSYNC_CTRL/r_Intermediate_I_reg[15]_i_1__3/O[4]
                         net (fo=1, routed)           0.025   493.546    u_CSYNC_STAGE2/u_ACCUMULATOR_5/r_Intermediate_I_reg[15]_1[12]
    SLICE_X87Y313        FDCE                                         r  u_CSYNC_STAGE2/u_ACCUMULATOR_5/r_Intermediate_I_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_520 rise edge)
                                                    520.000   520.000 r  
    AH12                                              0.000   520.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000   520.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.326   520.326 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   520.326    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   520.326 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287   520.613    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   520.637 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         1.253   521.890    u_CSYNC_STAGE2/u_ACCUMULATOR_5/r_Intermediate_Q_reg[15]_0
    SLICE_X87Y313        FDCE                                         r  u_CSYNC_STAGE2/u_ACCUMULATOR_5/r_Intermediate_I_reg[12]/C
                         clock pessimism              0.000   521.890    
                         clock uncertainty           -0.035   521.855    
    SLICE_X87Y313        FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.025   521.880    u_CSYNC_STAGE2/u_ACCUMULATOR_5/r_Intermediate_I_reg[12]
  -------------------------------------------------------------------
                         required time                        521.880    
                         arrival time                        -493.546    
  -------------------------------------------------------------------
                         slack                                 28.333    

Slack (MET) :             28.376ns  (required time - arrival time)
  Source:                 u_CSYNC_STAGE2/u_CORDIC_5/o_Q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Destination:            u_CSYNC_STAGE2/u_ACCUMULATOR_5/r_Intermediate_Q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             i_clk_520
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.500ns  (i_clk_520 rise@520.000ns - i_clk_32n5 rise@487.500ns)
  Data Path Delay:        3.643ns  (logic 2.126ns (58.358%)  route 1.517ns (41.642%))
  Logic Levels:           10  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.888ns = ( 521.888 - 520.000 ) 
    Source Clock Delay      (SCD):    2.358ns = ( 489.858 - 487.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.418ns (routing 0.543ns, distribution 0.875ns)
  Clock Net Delay (Destination): 1.251ns (routing 0.488ns, distribution 0.763ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_32n5 rise edge)
                                                    487.500   487.500 r  
    AH11                                              0.000   487.500 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000   487.500    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.589   488.089 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   488.089    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   488.089 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323   488.412    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   488.440 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         1.418   489.858    u_CSYNC_STAGE2/u_CORDIC_5/CLK
    SLICE_X83Y308        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_5/o_Q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y308        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080   489.938 f  u_CSYNC_STAGE2/u_CORDIC_5/o_Q_reg[15]/Q
                         net (fo=30, routed)          0.803   490.741    u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yi1__0/A[18]
    DSP48E2_X10Y124      DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[18]_A2_DATA[18])
                                                      0.192   490.933 r  u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yi1__0/DSP_A_B_DATA_INST/A2_DATA[18]
                         net (fo=1, routed)           0.000   490.933    u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yi1__0/DSP_A_B_DATA.A2_DATA<18>
    DSP48E2_X10Y124      DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[18]_A2A1[18])
                                                      0.076   491.009 r  u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yi1__0/DSP_PREADD_DATA_INST/A2A1[18]
                         net (fo=1, routed)           0.000   491.009    u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yi1__0/DSP_PREADD_DATA.A2A1<18>
    DSP48E2_X10Y124      DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[18]_V[18])
                                                      0.507   491.516 f  u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yi1__0/DSP_MULTIPLIER_INST/V[18]
                         net (fo=1, routed)           0.000   491.516    u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yi1__0/DSP_MULTIPLIER.V<18>
    DSP48E2_X10Y124      DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[18]_V_DATA[18])
                                                      0.046   491.562 r  u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yi1__0/DSP_M_DATA_INST/V_DATA[18]
                         net (fo=1, routed)           0.000   491.562    u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yi1__0/DSP_M_DATA.V_DATA<18>
    DSP48E2_X10Y124      DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[18]_ALU_OUT[18])
                                                      0.571   492.133 f  u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yi1__0/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000   492.133    u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yi1__0/DSP_ALU.ALU_OUT<18>
    DSP48E2_X10Y124      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[18]_P[18])
                                                      0.109   492.242 r  u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yi1__0/DSP_OUTPUT_INST/P[18]
                         net (fo=2, routed)           0.393   492.635    u_CSYNC_STAGE2/u_CMPLX_MUL_5/p_1_in1_in[8]
    SLICE_X86Y309        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100   492.735 r  u_CSYNC_STAGE2/u_CMPLX_MUL_5/r_Intermediate_Q[15]_i_18/O
                         net (fo=1, routed)           0.013   492.748    u_CSYNC_STAGE2/u_CMPLX_MUL_5/r_Intermediate_Q[15]_i_18_n_0
    SLICE_X86Y309        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[7])
                                                      0.241   492.989 r  u_CSYNC_STAGE2/u_CMPLX_MUL_5/r_Intermediate_Q_reg[15]_i_2/O[7]
                         net (fo=1, routed)           0.272   493.261    u_CSYNC_STAGE2/u_ACCUMULATOR_5/o_Yi0[15]
    SLICE_X87Y309        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150   493.411 r  u_CSYNC_STAGE2/u_ACCUMULATOR_5/r_Intermediate_Q[15]_i_3__3/O
                         net (fo=1, routed)           0.010   493.421    u_CSYNC_STAGE2/u_CMPLX_MUL_5/r_Intermediate_Q_reg[15][7]
    SLICE_X87Y309        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.054   493.475 r  u_CSYNC_STAGE2/u_CMPLX_MUL_5/r_Intermediate_Q_reg[15]_i_1__3/O[7]
                         net (fo=1, routed)           0.026   493.501    u_CSYNC_STAGE2/u_ACCUMULATOR_5/D[15]
    SLICE_X87Y309        FDCE                                         r  u_CSYNC_STAGE2/u_ACCUMULATOR_5/r_Intermediate_Q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_520 rise edge)
                                                    520.000   520.000 r  
    AH12                                              0.000   520.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000   520.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.326   520.326 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   520.326    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   520.326 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287   520.613    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   520.637 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         1.251   521.888    u_CSYNC_STAGE2/u_ACCUMULATOR_5/r_Intermediate_Q_reg[15]_0
    SLICE_X87Y309        FDCE                                         r  u_CSYNC_STAGE2/u_ACCUMULATOR_5/r_Intermediate_Q_reg[15]/C
                         clock pessimism              0.000   521.888    
                         clock uncertainty           -0.035   521.853    
    SLICE_X87Y309        FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.025   521.878    u_CSYNC_STAGE2/u_ACCUMULATOR_5/r_Intermediate_Q_reg[15]
  -------------------------------------------------------------------
                         required time                        521.878    
                         arrival time                        -493.501    
  -------------------------------------------------------------------
                         slack                                 28.376    

Slack (MET) :             28.381ns  (required time - arrival time)
  Source:                 u_CSYNC_STAGE2/u_CORDIC_5/o_Q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Destination:            u_CSYNC_STAGE2/u_ACCUMULATOR_5/r_Intermediate_Q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             i_clk_520
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.500ns  (i_clk_520 rise@520.000ns - i_clk_32n5 rise@487.500ns)
  Data Path Delay:        3.638ns  (logic 2.107ns (57.916%)  route 1.531ns (42.084%))
  Logic Levels:           10  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.888ns = ( 521.888 - 520.000 ) 
    Source Clock Delay      (SCD):    2.358ns = ( 489.858 - 487.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.418ns (routing 0.543ns, distribution 0.875ns)
  Clock Net Delay (Destination): 1.251ns (routing 0.488ns, distribution 0.763ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_32n5 rise edge)
                                                    487.500   487.500 r  
    AH11                                              0.000   487.500 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000   487.500    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.589   488.089 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   488.089    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   488.089 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323   488.412    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   488.440 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         1.418   489.858    u_CSYNC_STAGE2/u_CORDIC_5/CLK
    SLICE_X83Y308        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_5/o_Q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y308        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080   489.938 f  u_CSYNC_STAGE2/u_CORDIC_5/o_Q_reg[15]/Q
                         net (fo=30, routed)          0.803   490.741    u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yi1__0/A[18]
    DSP48E2_X10Y124      DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[18]_A2_DATA[18])
                                                      0.192   490.933 r  u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yi1__0/DSP_A_B_DATA_INST/A2_DATA[18]
                         net (fo=1, routed)           0.000   490.933    u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yi1__0/DSP_A_B_DATA.A2_DATA<18>
    DSP48E2_X10Y124      DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[18]_A2A1[18])
                                                      0.076   491.009 r  u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yi1__0/DSP_PREADD_DATA_INST/A2A1[18]
                         net (fo=1, routed)           0.000   491.009    u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yi1__0/DSP_PREADD_DATA.A2A1<18>
    DSP48E2_X10Y124      DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[18]_V[18])
                                                      0.507   491.516 f  u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yi1__0/DSP_MULTIPLIER_INST/V[18]
                         net (fo=1, routed)           0.000   491.516    u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yi1__0/DSP_MULTIPLIER.V<18>
    DSP48E2_X10Y124      DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[18]_V_DATA[18])
                                                      0.046   491.562 r  u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yi1__0/DSP_M_DATA_INST/V_DATA[18]
                         net (fo=1, routed)           0.000   491.562    u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yi1__0/DSP_M_DATA.V_DATA<18>
    DSP48E2_X10Y124      DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[18]_ALU_OUT[18])
                                                      0.571   492.133 f  u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yi1__0/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000   492.133    u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yi1__0/DSP_ALU.ALU_OUT<18>
    DSP48E2_X10Y124      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[18]_P[18])
                                                      0.109   492.242 r  u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yi1__0/DSP_OUTPUT_INST/P[18]
                         net (fo=2, routed)           0.393   492.635    u_CSYNC_STAGE2/u_CMPLX_MUL_5/p_1_in1_in[8]
    SLICE_X86Y309        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100   492.735 r  u_CSYNC_STAGE2/u_CMPLX_MUL_5/r_Intermediate_Q[15]_i_18/O
                         net (fo=1, routed)           0.013   492.748    u_CSYNC_STAGE2/u_CMPLX_MUL_5/r_Intermediate_Q[15]_i_18_n_0
    SLICE_X86Y309        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[2])
                                                      0.134   492.882 r  u_CSYNC_STAGE2/u_CMPLX_MUL_5/r_Intermediate_Q_reg[15]_i_2/O[2]
                         net (fo=2, routed)           0.287   493.169    u_CSYNC_STAGE2/u_ACCUMULATOR_5/o_Yi0[10]
    SLICE_X87Y309        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.096   493.265 r  u_CSYNC_STAGE2/u_ACCUMULATOR_5/r_Intermediate_Q[15]_i_8__3/O
                         net (fo=1, routed)           0.010   493.275    u_CSYNC_STAGE2/u_CMPLX_MUL_5/r_Intermediate_Q_reg[15][2]
    SLICE_X87Y309        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[5])
                                                      0.196   493.471 r  u_CSYNC_STAGE2/u_CMPLX_MUL_5/r_Intermediate_Q_reg[15]_i_1__3/O[5]
                         net (fo=1, routed)           0.025   493.496    u_CSYNC_STAGE2/u_ACCUMULATOR_5/D[13]
    SLICE_X87Y309        FDCE                                         r  u_CSYNC_STAGE2/u_ACCUMULATOR_5/r_Intermediate_Q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_520 rise edge)
                                                    520.000   520.000 r  
    AH12                                              0.000   520.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000   520.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.326   520.326 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   520.326    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   520.326 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287   520.613    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   520.637 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         1.251   521.888    u_CSYNC_STAGE2/u_ACCUMULATOR_5/r_Intermediate_Q_reg[15]_0
    SLICE_X87Y309        FDCE                                         r  u_CSYNC_STAGE2/u_ACCUMULATOR_5/r_Intermediate_Q_reg[13]/C
                         clock pessimism              0.000   521.888    
                         clock uncertainty           -0.035   521.853    
    SLICE_X87Y309        FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.025   521.878    u_CSYNC_STAGE2/u_ACCUMULATOR_5/r_Intermediate_Q_reg[13]
  -------------------------------------------------------------------
                         required time                        521.878    
                         arrival time                        -493.496    
  -------------------------------------------------------------------
                         slack                                 28.381    

Slack (MET) :             28.392ns  (required time - arrival time)
  Source:                 u_CSYNC_STAGE2/u_CORDIC_5/o_Q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Destination:            u_CSYNC_STAGE2/u_ACCUMULATOR_5/r_Intermediate_Q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             i_clk_520
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.500ns  (i_clk_520 rise@520.000ns - i_clk_32n5 rise@487.500ns)
  Data Path Delay:        3.627ns  (logic 2.095ns (57.761%)  route 1.532ns (42.239%))
  Logic Levels:           10  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.888ns = ( 521.888 - 520.000 ) 
    Source Clock Delay      (SCD):    2.358ns = ( 489.858 - 487.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.418ns (routing 0.543ns, distribution 0.875ns)
  Clock Net Delay (Destination): 1.251ns (routing 0.488ns, distribution 0.763ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_32n5 rise edge)
                                                    487.500   487.500 r  
    AH11                                              0.000   487.500 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000   487.500    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.589   488.089 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   488.089    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   488.089 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323   488.412    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   488.440 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         1.418   489.858    u_CSYNC_STAGE2/u_CORDIC_5/CLK
    SLICE_X83Y308        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_5/o_Q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y308        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080   489.938 f  u_CSYNC_STAGE2/u_CORDIC_5/o_Q_reg[15]/Q
                         net (fo=30, routed)          0.803   490.741    u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yi1__0/A[18]
    DSP48E2_X10Y124      DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[18]_A2_DATA[18])
                                                      0.192   490.933 r  u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yi1__0/DSP_A_B_DATA_INST/A2_DATA[18]
                         net (fo=1, routed)           0.000   490.933    u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yi1__0/DSP_A_B_DATA.A2_DATA<18>
    DSP48E2_X10Y124      DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[18]_A2A1[18])
                                                      0.076   491.009 r  u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yi1__0/DSP_PREADD_DATA_INST/A2A1[18]
                         net (fo=1, routed)           0.000   491.009    u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yi1__0/DSP_PREADD_DATA.A2A1<18>
    DSP48E2_X10Y124      DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[18]_V[18])
                                                      0.507   491.516 f  u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yi1__0/DSP_MULTIPLIER_INST/V[18]
                         net (fo=1, routed)           0.000   491.516    u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yi1__0/DSP_MULTIPLIER.V<18>
    DSP48E2_X10Y124      DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[18]_V_DATA[18])
                                                      0.046   491.562 r  u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yi1__0/DSP_M_DATA_INST/V_DATA[18]
                         net (fo=1, routed)           0.000   491.562    u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yi1__0/DSP_M_DATA.V_DATA<18>
    DSP48E2_X10Y124      DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[18]_ALU_OUT[18])
                                                      0.571   492.133 f  u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yi1__0/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000   492.133    u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yi1__0/DSP_ALU.ALU_OUT<18>
    DSP48E2_X10Y124      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[18]_P[18])
                                                      0.109   492.242 r  u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yi1__0/DSP_OUTPUT_INST/P[18]
                         net (fo=2, routed)           0.393   492.635    u_CSYNC_STAGE2/u_CMPLX_MUL_5/p_1_in1_in[8]
    SLICE_X86Y309        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100   492.735 r  u_CSYNC_STAGE2/u_CMPLX_MUL_5/r_Intermediate_Q[15]_i_18/O
                         net (fo=1, routed)           0.013   492.748    u_CSYNC_STAGE2/u_CMPLX_MUL_5/r_Intermediate_Q[15]_i_18_n_0
    SLICE_X86Y309        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[2])
                                                      0.134   492.882 r  u_CSYNC_STAGE2/u_CMPLX_MUL_5/r_Intermediate_Q_reg[15]_i_2/O[2]
                         net (fo=2, routed)           0.287   493.169    u_CSYNC_STAGE2/u_ACCUMULATOR_5/o_Yi0[10]
    SLICE_X87Y309        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.096   493.265 r  u_CSYNC_STAGE2/u_ACCUMULATOR_5/r_Intermediate_Q[15]_i_8__3/O
                         net (fo=1, routed)           0.010   493.275    u_CSYNC_STAGE2/u_CMPLX_MUL_5/r_Intermediate_Q_reg[15][2]
    SLICE_X87Y309        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[6])
                                                      0.184   493.459 r  u_CSYNC_STAGE2/u_CMPLX_MUL_5/r_Intermediate_Q_reg[15]_i_1__3/O[6]
                         net (fo=1, routed)           0.026   493.485    u_CSYNC_STAGE2/u_ACCUMULATOR_5/D[14]
    SLICE_X87Y309        FDCE                                         r  u_CSYNC_STAGE2/u_ACCUMULATOR_5/r_Intermediate_Q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_520 rise edge)
                                                    520.000   520.000 r  
    AH12                                              0.000   520.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000   520.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.326   520.326 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   520.326    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   520.326 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287   520.613    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   520.637 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         1.251   521.888    u_CSYNC_STAGE2/u_ACCUMULATOR_5/r_Intermediate_Q_reg[15]_0
    SLICE_X87Y309        FDCE                                         r  u_CSYNC_STAGE2/u_ACCUMULATOR_5/r_Intermediate_Q_reg[14]/C
                         clock pessimism              0.000   521.888    
                         clock uncertainty           -0.035   521.853    
    SLICE_X87Y309        FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.025   521.878    u_CSYNC_STAGE2/u_ACCUMULATOR_5/r_Intermediate_Q_reg[14]
  -------------------------------------------------------------------
                         required time                        521.878    
                         arrival time                        -493.485    
  -------------------------------------------------------------------
                         slack                                 28.392    

Slack (MET) :             28.411ns  (required time - arrival time)
  Source:                 u_CSYNC_STAGE2/u_CORDIC_4/o_Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Destination:            u_CSYNC_STAGE2/u_ACCUMULATOR_4/r_Intermediate_Q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             i_clk_520
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.500ns  (i_clk_520 rise@520.000ns - i_clk_32n5 rise@487.500ns)
  Data Path Delay:        3.605ns  (logic 2.175ns (60.333%)  route 1.430ns (39.667%))
  Logic Levels:           10  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.867ns = ( 521.867 - 520.000 ) 
    Source Clock Delay      (SCD):    2.340ns = ( 489.840 - 487.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.400ns (routing 0.543ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.488ns, distribution 0.742ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_32n5 rise edge)
                                                    487.500   487.500 r  
    AH11                                              0.000   487.500 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000   487.500    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.589   488.089 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   488.089    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   488.089 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323   488.412    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   488.440 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         1.400   489.840    u_CSYNC_STAGE2/u_CORDIC_4/CLK
    SLICE_X77Y326        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_4/o_Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y326        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079   489.919 f  u_CSYNC_STAGE2/u_CORDIC_4/o_Q_reg[2]/Q
                         net (fo=2, routed)           0.603   490.522    u_CSYNC_STAGE2/u_CMPLX_MUL_4/o_Yi1__0/A[2]
    DSP48E2_X8Y130       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[2]_A2_DATA[2])
                                                      0.192   490.714 r  u_CSYNC_STAGE2/u_CMPLX_MUL_4/o_Yi1__0/DSP_A_B_DATA_INST/A2_DATA[2]
                         net (fo=1, routed)           0.000   490.714    u_CSYNC_STAGE2/u_CMPLX_MUL_4/o_Yi1__0/DSP_A_B_DATA.A2_DATA<2>
    DSP48E2_X8Y130       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[2]_A2A1[2])
                                                      0.076   490.790 r  u_CSYNC_STAGE2/u_CMPLX_MUL_4/o_Yi1__0/DSP_PREADD_DATA_INST/A2A1[2]
                         net (fo=1, routed)           0.000   490.790    u_CSYNC_STAGE2/u_CMPLX_MUL_4/o_Yi1__0/DSP_PREADD_DATA.A2A1<2>
    DSP48E2_X8Y130       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[2]_U[10])
                                                      0.505   491.295 f  u_CSYNC_STAGE2/u_CMPLX_MUL_4/o_Yi1__0/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000   491.295    u_CSYNC_STAGE2/u_CMPLX_MUL_4/o_Yi1__0/DSP_MULTIPLIER.U<10>
    DSP48E2_X8Y130       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.047   491.342 r  u_CSYNC_STAGE2/u_CMPLX_MUL_4/o_Yi1__0/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000   491.342    u_CSYNC_STAGE2/u_CMPLX_MUL_4/o_Yi1__0/DSP_M_DATA.U_DATA<10>
    DSP48E2_X8Y130       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.585   491.927 f  u_CSYNC_STAGE2/u_CMPLX_MUL_4/o_Yi1__0/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000   491.927    u_CSYNC_STAGE2/u_CMPLX_MUL_4/o_Yi1__0/DSP_ALU.ALU_OUT<10>
    DSP48E2_X8Y130       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.109   492.036 r  u_CSYNC_STAGE2/u_CMPLX_MUL_4/o_Yi1__0/DSP_OUTPUT_INST/P[10]
                         net (fo=2, routed)           0.259   492.295    u_CSYNC_STAGE2/u_CMPLX_MUL_4/p_1_in1_in[0]
    SLICE_X74Y325        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125   492.420 r  u_CSYNC_STAGE2/u_CMPLX_MUL_4/r_Intermediate_Q[7]_i_18/O
                         net (fo=1, routed)           0.013   492.433    u_CSYNC_STAGE2/u_CMPLX_MUL_4/r_Intermediate_Q[7]_i_18_n_0
    SLICE_X74Y325        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192   492.625 r  u_CSYNC_STAGE2/u_CMPLX_MUL_4/r_Intermediate_Q_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.026   492.651    u_CSYNC_STAGE2/u_CMPLX_MUL_4/r_Intermediate_Q_reg[7]_i_2_n_0
    SLICE_X74Y326        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056   492.707 r  u_CSYNC_STAGE2/u_CMPLX_MUL_4/r_Intermediate_Q_reg[15]_i_2/O[0]
                         net (fo=2, routed)           0.503   493.210    u_CSYNC_STAGE2/u_CMPLX_MUL_4/o_Yi[8]
    SLICE_X76Y326        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[7])
                                                      0.209   493.419 r  u_CSYNC_STAGE2/u_CMPLX_MUL_4/r_Intermediate_Q_reg[15]_i_1__2/O[7]
                         net (fo=1, routed)           0.026   493.445    u_CSYNC_STAGE2/u_ACCUMULATOR_4/D[15]
    SLICE_X76Y326        FDCE                                         r  u_CSYNC_STAGE2/u_ACCUMULATOR_4/r_Intermediate_Q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_520 rise edge)
                                                    520.000   520.000 r  
    AH12                                              0.000   520.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000   520.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.326   520.326 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   520.326    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   520.326 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287   520.613    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   520.637 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         1.230   521.867    u_CSYNC_STAGE2/u_ACCUMULATOR_4/o_Q_reg[15]_1
    SLICE_X76Y326        FDCE                                         r  u_CSYNC_STAGE2/u_ACCUMULATOR_4/r_Intermediate_Q_reg[15]/C
                         clock pessimism              0.000   521.867    
                         clock uncertainty           -0.035   521.832    
    SLICE_X76Y326        FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.025   521.857    u_CSYNC_STAGE2/u_ACCUMULATOR_4/r_Intermediate_Q_reg[15]
  -------------------------------------------------------------------
                         required time                        521.857    
                         arrival time                        -493.445    
  -------------------------------------------------------------------
                         slack                                 28.411    

Slack (MET) :             28.412ns  (required time - arrival time)
  Source:                 u_CSYNC_STAGE2/u_CORDIC_5/o_I_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Destination:            u_CSYNC_STAGE2/u_ACCUMULATOR_5/r_Intermediate_I_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             i_clk_520
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.500ns  (i_clk_520 rise@520.000ns - i_clk_32n5 rise@487.500ns)
  Data Path Delay:        3.606ns  (logic 1.891ns (52.440%)  route 1.715ns (47.560%))
  Logic Levels:           10  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1)
  Clock Path Skew:        -0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.888ns = ( 521.888 - 520.000 ) 
    Source Clock Delay      (SCD):    2.359ns = ( 489.859 - 487.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.419ns (routing 0.543ns, distribution 0.876ns)
  Clock Net Delay (Destination): 1.251ns (routing 0.488ns, distribution 0.763ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_32n5 rise edge)
                                                    487.500   487.500 r  
    AH11                                              0.000   487.500 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000   487.500    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.589   488.089 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   488.089    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   488.089 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323   488.412    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   488.440 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         1.419   489.859    u_CSYNC_STAGE2/u_CORDIC_5/CLK
    SLICE_X84Y308        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_5/o_I_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y308        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080   489.939 f  u_CSYNC_STAGE2/u_CORDIC_5/o_I_reg[15]/Q
                         net (fo=30, routed)          0.729   490.668    u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yr1__0/A[16]
    DSP48E2_X11Y123      DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[16]_A2_DATA[16])
                                                      0.192   490.860 r  u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yr1__0/DSP_A_B_DATA_INST/A2_DATA[16]
                         net (fo=1, routed)           0.000   490.860    u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yr1__0/DSP_A_B_DATA.A2_DATA<16>
    DSP48E2_X11Y123      DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[16]_A2A1[16])
                                                      0.076   490.936 r  u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yr1__0/DSP_PREADD_DATA_INST/A2A1[16]
                         net (fo=1, routed)           0.000   490.936    u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yr1__0/DSP_PREADD_DATA.A2A1<16>
    DSP48E2_X11Y123      DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[16]_U[17])
                                                      0.505   491.441 f  u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yr1__0/DSP_MULTIPLIER_INST/U[17]
                         net (fo=1, routed)           0.000   491.441    u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yr1__0/DSP_MULTIPLIER.U<17>
    DSP48E2_X11Y123      DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[17]_U_DATA[17])
                                                      0.047   491.488 r  u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yr1__0/DSP_M_DATA_INST/U_DATA[17]
                         net (fo=1, routed)           0.000   491.488    u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yr1__0/DSP_M_DATA.U_DATA<17>
    DSP48E2_X11Y123      DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[17]_ALU_OUT[17])
                                                      0.585   492.073 f  u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yr1__0/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000   492.073    u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yr1__0/DSP_ALU.ALU_OUT<17>
    DSP48E2_X11Y123      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.109   492.182 r  u_CSYNC_STAGE2/u_CMPLX_MUL_5/o_Yr1__0/DSP_OUTPUT_INST/P[17]
                         net (fo=2, routed)           0.588   492.770    u_CSYNC_STAGE2/u_CMPLX_MUL_5/p_1_in[7]
    SLICE_X86Y311        CARRY8 (Prop_CARRY8_SLICEM_DI[7]_CO[7])
                                                      0.053   492.823 r  u_CSYNC_STAGE2/u_CMPLX_MUL_5/r_Intermediate_I_reg[7]_i_2__3/CO[7]
                         net (fo=1, routed)           0.026   492.849    u_CSYNC_STAGE2/u_CMPLX_MUL_5/r_Intermediate_I_reg[7]_i_2__3_n_0
    SLICE_X86Y312        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067   492.916 r  u_CSYNC_STAGE2/u_CMPLX_MUL_5/r_Intermediate_I_reg[15]_i_2__3/O[2]
                         net (fo=2, routed)           0.336   493.252    u_CSYNC_CTRL/r_Intermediate_I_reg[15]_5[10]
    SLICE_X87Y313        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.096   493.348 r  u_CSYNC_CTRL/r_Intermediate_I[15]_i_8__3/O
                         net (fo=1, routed)           0.010   493.358    u_CSYNC_CTRL/r_Intermediate_I[15]_i_8__3_n_0
    SLICE_X87Y313        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[3])
                                                      0.081   493.439 r  u_CSYNC_CTRL/r_Intermediate_I_reg[15]_i_1__3/O[3]
                         net (fo=1, routed)           0.026   493.465    u_CSYNC_STAGE2/u_ACCUMULATOR_5/r_Intermediate_I_reg[15]_1[11]
    SLICE_X87Y313        FDCE                                         r  u_CSYNC_STAGE2/u_ACCUMULATOR_5/r_Intermediate_I_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_520 rise edge)
                                                    520.000   520.000 r  
    AH12                                              0.000   520.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000   520.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.326   520.326 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   520.326    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   520.326 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287   520.613    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   520.637 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         1.251   521.888    u_CSYNC_STAGE2/u_ACCUMULATOR_5/r_Intermediate_Q_reg[15]_0
    SLICE_X87Y313        FDCE                                         r  u_CSYNC_STAGE2/u_ACCUMULATOR_5/r_Intermediate_I_reg[11]/C
                         clock pessimism              0.000   521.888    
                         clock uncertainty           -0.035   521.853    
    SLICE_X87Y313        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025   521.878    u_CSYNC_STAGE2/u_ACCUMULATOR_5/r_Intermediate_I_reg[11]
  -------------------------------------------------------------------
                         required time                        521.878    
                         arrival time                        -493.465    
  -------------------------------------------------------------------
                         slack                                 28.412    

Slack (MET) :             28.414ns  (required time - arrival time)
  Source:                 u_CSYNC_STAGE2/u_CORDIC_4/o_Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Destination:            u_CSYNC_STAGE2/u_ACCUMULATOR_4/r_Intermediate_Q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             i_clk_520
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.500ns  (i_clk_520 rise@520.000ns - i_clk_32n5 rise@487.500ns)
  Data Path Delay:        3.602ns  (logic 2.173ns (60.328%)  route 1.429ns (39.672%))
  Logic Levels:           10  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.867ns = ( 521.867 - 520.000 ) 
    Source Clock Delay      (SCD):    2.340ns = ( 489.840 - 487.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.400ns (routing 0.543ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.488ns, distribution 0.742ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_32n5 rise edge)
                                                    487.500   487.500 r  
    AH11                                              0.000   487.500 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000   487.500    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.589   488.089 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   488.089    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   488.089 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323   488.412    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   488.440 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         1.400   489.840    u_CSYNC_STAGE2/u_CORDIC_4/CLK
    SLICE_X77Y326        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_4/o_Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y326        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079   489.919 f  u_CSYNC_STAGE2/u_CORDIC_4/o_Q_reg[2]/Q
                         net (fo=2, routed)           0.603   490.522    u_CSYNC_STAGE2/u_CMPLX_MUL_4/o_Yi1__0/A[2]
    DSP48E2_X8Y130       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[2]_A2_DATA[2])
                                                      0.192   490.714 r  u_CSYNC_STAGE2/u_CMPLX_MUL_4/o_Yi1__0/DSP_A_B_DATA_INST/A2_DATA[2]
                         net (fo=1, routed)           0.000   490.714    u_CSYNC_STAGE2/u_CMPLX_MUL_4/o_Yi1__0/DSP_A_B_DATA.A2_DATA<2>
    DSP48E2_X8Y130       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[2]_A2A1[2])
                                                      0.076   490.790 r  u_CSYNC_STAGE2/u_CMPLX_MUL_4/o_Yi1__0/DSP_PREADD_DATA_INST/A2A1[2]
                         net (fo=1, routed)           0.000   490.790    u_CSYNC_STAGE2/u_CMPLX_MUL_4/o_Yi1__0/DSP_PREADD_DATA.A2A1<2>
    DSP48E2_X8Y130       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[2]_U[10])
                                                      0.505   491.295 f  u_CSYNC_STAGE2/u_CMPLX_MUL_4/o_Yi1__0/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000   491.295    u_CSYNC_STAGE2/u_CMPLX_MUL_4/o_Yi1__0/DSP_MULTIPLIER.U<10>
    DSP48E2_X8Y130       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.047   491.342 r  u_CSYNC_STAGE2/u_CMPLX_MUL_4/o_Yi1__0/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000   491.342    u_CSYNC_STAGE2/u_CMPLX_MUL_4/o_Yi1__0/DSP_M_DATA.U_DATA<10>
    DSP48E2_X8Y130       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.585   491.927 f  u_CSYNC_STAGE2/u_CMPLX_MUL_4/o_Yi1__0/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000   491.927    u_CSYNC_STAGE2/u_CMPLX_MUL_4/o_Yi1__0/DSP_ALU.ALU_OUT<10>
    DSP48E2_X8Y130       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.109   492.036 r  u_CSYNC_STAGE2/u_CMPLX_MUL_4/o_Yi1__0/DSP_OUTPUT_INST/P[10]
                         net (fo=2, routed)           0.259   492.295    u_CSYNC_STAGE2/u_CMPLX_MUL_4/p_1_in1_in[0]
    SLICE_X74Y325        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125   492.420 r  u_CSYNC_STAGE2/u_CMPLX_MUL_4/r_Intermediate_Q[7]_i_18/O
                         net (fo=1, routed)           0.013   492.433    u_CSYNC_STAGE2/u_CMPLX_MUL_4/r_Intermediate_Q[7]_i_18_n_0
    SLICE_X74Y325        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192   492.625 r  u_CSYNC_STAGE2/u_CMPLX_MUL_4/r_Intermediate_Q_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.026   492.651    u_CSYNC_STAGE2/u_CMPLX_MUL_4/r_Intermediate_Q_reg[7]_i_2_n_0
    SLICE_X74Y326        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056   492.707 r  u_CSYNC_STAGE2/u_CMPLX_MUL_4/r_Intermediate_Q_reg[15]_i_2/O[0]
                         net (fo=2, routed)           0.503   493.210    u_CSYNC_STAGE2/u_CMPLX_MUL_4/o_Yi[8]
    SLICE_X76Y326        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[5])
                                                      0.207   493.417 r  u_CSYNC_STAGE2/u_CMPLX_MUL_4/r_Intermediate_Q_reg[15]_i_1__2/O[5]
                         net (fo=1, routed)           0.025   493.442    u_CSYNC_STAGE2/u_ACCUMULATOR_4/D[13]
    SLICE_X76Y326        FDCE                                         r  u_CSYNC_STAGE2/u_ACCUMULATOR_4/r_Intermediate_Q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_520 rise edge)
                                                    520.000   520.000 r  
    AH12                                              0.000   520.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000   520.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.326   520.326 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   520.326    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   520.326 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287   520.613    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   520.637 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         1.230   521.867    u_CSYNC_STAGE2/u_ACCUMULATOR_4/o_Q_reg[15]_1
    SLICE_X76Y326        FDCE                                         r  u_CSYNC_STAGE2/u_ACCUMULATOR_4/r_Intermediate_Q_reg[13]/C
                         clock pessimism              0.000   521.867    
                         clock uncertainty           -0.035   521.832    
    SLICE_X76Y326        FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.025   521.857    u_CSYNC_STAGE2/u_ACCUMULATOR_4/r_Intermediate_Q_reg[13]
  -------------------------------------------------------------------
                         required time                        521.857    
                         arrival time                        -493.442    
  -------------------------------------------------------------------
                         slack                                 28.414    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 u_CSYNC_CTRL/r_NPSS_Counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Destination:            u_CSYNC_CTRL/r_stageCurrState_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             i_clk_520
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk_520 rise@0.000ns - i_clk_32n5 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.102ns (19.653%)  route 0.417ns (80.347%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns
    Source Clock Delay      (SCD):    1.146ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.762ns (routing 0.301ns, distribution 0.461ns)
  Clock Net Delay (Destination): 0.862ns (routing 0.332ns, distribution 0.530ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_32n5 rise edge)
                                                      0.000     0.000 r  
    AH11                                              0.000     0.000 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.223     0.223 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.223    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.223 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.367    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.384 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         0.762     1.146    u_CSYNC_CTRL/CLK
    SLICE_X77Y297        FDCE                                         r  u_CSYNC_CTRL/r_NPSS_Counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y297        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.185 f  u_CSYNC_CTRL/r_NPSS_Counter_reg[9]/Q
                         net (fo=4, routed)           0.121     1.306    u_CSYNC_CTRL/r_NPSS_Counter_reg[9]
    SLICE_X77Y296        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.048     1.354 r  u_CSYNC_CTRL/r_stageCurrState[3]_i_2/O
                         net (fo=2, routed)           0.174     1.528    u_CSYNC_CTRL/r_stageCurrState[3]_i_2_n_0
    SLICE_X76Y294        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.015     1.543 r  u_CSYNC_CTRL/r_stageCurrState[2]_i_1/O
                         net (fo=4, routed)           0.122     1.665    u_CSYNC_CTRL/r_stageNexState__0[2]
    SLICE_X76Y294        FDCE                                         r  u_CSYNC_CTRL/r_stageCurrState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_520 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.396     0.396 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.396    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.577    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         0.862     1.458    u_CSYNC_CTRL/i_clk_520_IBUF_BUFG
    SLICE_X76Y294        FDCE                                         r  u_CSYNC_CTRL/r_stageCurrState_reg[2]/C
                         clock pessimism              0.000     1.458    
                         clock uncertainty            0.035     1.494    
    SLICE_X76Y294        FDCE (Hold_FFF_SLICEL_C_D)
                                                      0.046     1.540    u_CSYNC_CTRL/r_stageCurrState_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 u_CSYNC_STAGE2/u_CORDIC_3/o_Q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Destination:            u_CSYNC_STAGE2/u_ACCUMULATOR_3/r_Intermediate_Q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             i_clk_520
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk_520 rise@0.000ns - i_clk_32n5 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.403ns (62.191%)  route 0.245ns (37.809%))
  Logic Levels:           9  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.765ns (routing 0.301ns, distribution 0.464ns)
  Clock Net Delay (Destination): 0.896ns (routing 0.332ns, distribution 0.564ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_32n5 rise edge)
                                                      0.000     0.000 r  
    AH11                                              0.000     0.000 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.223     0.223 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.223    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.223 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.367    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.384 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         0.765     1.149    u_CSYNC_STAGE2/u_CORDIC_3/CLK
    SLICE_X83Y296        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_3/o_Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y296        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.187 f  u_CSYNC_STAGE2/u_CORDIC_3/o_Q_reg[4]/Q
                         net (fo=2, routed)           0.086     1.273    u_CSYNC_STAGE2/u_CMPLX_MUL_3/o_Yi1__0/A[4]
    DSP48E2_X10Y120      DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[4]_A2_DATA[4])
                                                      0.049     1.322 r  u_CSYNC_STAGE2/u_CMPLX_MUL_3/o_Yi1__0/DSP_A_B_DATA_INST/A2_DATA[4]
                         net (fo=1, routed)           0.000     1.322    u_CSYNC_STAGE2/u_CMPLX_MUL_3/o_Yi1__0/DSP_A_B_DATA.A2_DATA<4>
    DSP48E2_X10Y120      DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[4]_A2A1[4])
                                                      0.019     1.341 r  u_CSYNC_STAGE2/u_CMPLX_MUL_3/o_Yi1__0/DSP_PREADD_DATA_INST/A2A1[4]
                         net (fo=1, routed)           0.000     1.341    u_CSYNC_STAGE2/u_CMPLX_MUL_3/o_Yi1__0/DSP_PREADD_DATA.A2A1<4>
    DSP48E2_X10Y120      DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[4]_U[19])
                                                      0.066     1.407 f  u_CSYNC_STAGE2/u_CMPLX_MUL_3/o_Yi1__0/DSP_MULTIPLIER_INST/U[19]
                         net (fo=1, routed)           0.000     1.407    u_CSYNC_STAGE2/u_CMPLX_MUL_3/o_Yi1__0/DSP_MULTIPLIER.U<19>
    DSP48E2_X10Y120      DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[19]_U_DATA[19])
                                                      0.012     1.419 r  u_CSYNC_STAGE2/u_CMPLX_MUL_3/o_Yi1__0/DSP_M_DATA_INST/U_DATA[19]
                         net (fo=1, routed)           0.000     1.419    u_CSYNC_STAGE2/u_CMPLX_MUL_3/o_Yi1__0/DSP_M_DATA.U_DATA<19>
    DSP48E2_X10Y120      DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[19]_ALU_OUT[19])
                                                      0.113     1.532 f  u_CSYNC_STAGE2/u_CMPLX_MUL_3/o_Yi1__0/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     1.532    u_CSYNC_STAGE2/u_CMPLX_MUL_3/o_Yi1__0/DSP_ALU.ALU_OUT<19>
    DSP48E2_X10Y120      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.030     1.562 r  u_CSYNC_STAGE2/u_CMPLX_MUL_3/o_Yi1__0/DSP_OUTPUT_INST/P[19]
                         net (fo=2, routed)           0.082     1.644    u_CSYNC_STAGE2/u_CMPLX_MUL_3/p_1_in1_in[9]
    SLICE_X84Y302        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[3])
                                                      0.045     1.689 r  u_CSYNC_STAGE2/u_CMPLX_MUL_3/r_Intermediate_Q_reg[15]_i_2/O[3]
                         net (fo=2, routed)           0.063     1.752    u_CSYNC_STAGE2/u_ACCUMULATOR_3/o_Yi0[11]
    SLICE_X85Y302        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.014     1.766 r  u_CSYNC_STAGE2/u_ACCUMULATOR_3/r_Intermediate_Q[15]_i_7__1/O
                         net (fo=1, routed)           0.007     1.773    u_CSYNC_STAGE2/u_CMPLX_MUL_3/r_Intermediate_Q_reg[15][3]
    SLICE_X85Y302        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     1.790 r  u_CSYNC_STAGE2/u_CMPLX_MUL_3/r_Intermediate_Q_reg[15]_i_1__1/O[3]
                         net (fo=1, routed)           0.007     1.797    u_CSYNC_STAGE2/u_ACCUMULATOR_3/D[11]
    SLICE_X85Y302        FDCE                                         r  u_CSYNC_STAGE2/u_ACCUMULATOR_3/r_Intermediate_Q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_520 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.396     0.396 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.396    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.577    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         0.896     1.492    u_CSYNC_STAGE2/u_ACCUMULATOR_3/r_Intermediate_Q_reg[15]_0
    SLICE_X85Y302        FDCE                                         r  u_CSYNC_STAGE2/u_ACCUMULATOR_3/r_Intermediate_Q_reg[11]/C
                         clock pessimism              0.000     1.492    
                         clock uncertainty            0.035     1.528    
    SLICE_X85Y302        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.574    u_CSYNC_STAGE2/u_ACCUMULATOR_3/r_Intermediate_Q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 u_CSYNC_STAGE2/u_CORDIC_2/o_Q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Destination:            u_CSYNC_STAGE2/u_ACCUMULATOR_2/r_Intermediate_Q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             i_clk_520
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk_520 rise@0.000ns - i_clk_32n5 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.392ns (62.720%)  route 0.233ns (37.280%))
  Logic Levels:           8  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.483ns
    Source Clock Delay      (SCD):    1.171ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.787ns (routing 0.301ns, distribution 0.486ns)
  Clock Net Delay (Destination): 0.887ns (routing 0.332ns, distribution 0.555ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_32n5 rise edge)
                                                      0.000     0.000 r  
    AH11                                              0.000     0.000 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.223     0.223 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.223    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.223 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.367    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.384 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         0.787     1.171    u_CSYNC_STAGE2/u_CORDIC_2/CLK
    SLICE_X83Y322        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_2/o_Q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y322        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     1.210 f  u_CSYNC_STAGE2/u_CORDIC_2/o_Q_reg[15]/Q
                         net (fo=30, routed)          0.058     1.268    u_CSYNC_STAGE2/u_CMPLX_MUL_2/o_Yi1__0/A[18]
    DSP48E2_X10Y128      DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[18]_A2_DATA[18])
                                                      0.049     1.317 r  u_CSYNC_STAGE2/u_CMPLX_MUL_2/o_Yi1__0/DSP_A_B_DATA_INST/A2_DATA[18]
                         net (fo=1, routed)           0.000     1.317    u_CSYNC_STAGE2/u_CMPLX_MUL_2/o_Yi1__0/DSP_A_B_DATA.A2_DATA<18>
    DSP48E2_X10Y128      DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[18]_A2A1[18])
                                                      0.019     1.336 r  u_CSYNC_STAGE2/u_CMPLX_MUL_2/o_Yi1__0/DSP_PREADD_DATA_INST/A2A1[18]
                         net (fo=1, routed)           0.000     1.336    u_CSYNC_STAGE2/u_CMPLX_MUL_2/o_Yi1__0/DSP_PREADD_DATA.A2A1<18>
    DSP48E2_X10Y128      DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[18]_U[19])
                                                      0.066     1.402 f  u_CSYNC_STAGE2/u_CMPLX_MUL_2/o_Yi1__0/DSP_MULTIPLIER_INST/U[19]
                         net (fo=1, routed)           0.000     1.402    u_CSYNC_STAGE2/u_CMPLX_MUL_2/o_Yi1__0/DSP_MULTIPLIER.U<19>
    DSP48E2_X10Y128      DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[19]_U_DATA[19])
                                                      0.012     1.414 r  u_CSYNC_STAGE2/u_CMPLX_MUL_2/o_Yi1__0/DSP_M_DATA_INST/U_DATA[19]
                         net (fo=1, routed)           0.000     1.414    u_CSYNC_STAGE2/u_CMPLX_MUL_2/o_Yi1__0/DSP_M_DATA.U_DATA<19>
    DSP48E2_X10Y128      DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[19]_ALU_OUT[19])
                                                      0.113     1.527 f  u_CSYNC_STAGE2/u_CMPLX_MUL_2/o_Yi1__0/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     1.527    u_CSYNC_STAGE2/u_CMPLX_MUL_2/o_Yi1__0/DSP_ALU.ALU_OUT<19>
    DSP48E2_X10Y128      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.030     1.557 r  u_CSYNC_STAGE2/u_CMPLX_MUL_2/o_Yi1__0/DSP_OUTPUT_INST/P[19]
                         net (fo=2, routed)           0.096     1.653    u_CSYNC_STAGE2/u_CMPLX_MUL_2/p_1_in1_in[9]
    SLICE_X85Y322        CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[2])
                                                      0.030     1.683 r  u_CSYNC_STAGE2/u_CMPLX_MUL_2/r_Intermediate_Q_reg[15]_i_2/O[2]
                         net (fo=2, routed)           0.072     1.755    u_CSYNC_STAGE2/u_CMPLX_MUL_2/o_Yi[10]
    SLICE_X85Y324        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[3])
                                                      0.034     1.789 r  u_CSYNC_STAGE2/u_CMPLX_MUL_2/r_Intermediate_Q_reg[15]_i_1__0/O[3]
                         net (fo=1, routed)           0.007     1.796    u_CSYNC_STAGE2/u_ACCUMULATOR_2/D[11]
    SLICE_X85Y324        FDCE                                         r  u_CSYNC_STAGE2/u_ACCUMULATOR_2/r_Intermediate_Q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_520 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.396     0.396 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.396    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.577    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         0.887     1.483    u_CSYNC_STAGE2/u_ACCUMULATOR_2/o_Q_reg[15]_1
    SLICE_X85Y324        FDCE                                         r  u_CSYNC_STAGE2/u_ACCUMULATOR_2/r_Intermediate_Q_reg[11]/C
                         clock pessimism              0.000     1.483    
                         clock uncertainty            0.035     1.519    
    SLICE_X85Y324        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.565    u_CSYNC_STAGE2/u_ACCUMULATOR_2/r_Intermediate_Q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 u_CSYNC_STAGE2/u_CORDIC_4/o_Q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Destination:            u_CSYNC_STAGE2/u_ACCUMULATOR_4/r_Intermediate_I_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             i_clk_520
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk_520 rise@0.000ns - i_clk_32n5 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.420ns (64.915%)  route 0.227ns (35.085%))
  Logic Levels:           10  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.487ns
    Source Clock Delay      (SCD):    1.154ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.770ns (routing 0.301ns, distribution 0.469ns)
  Clock Net Delay (Destination): 0.891ns (routing 0.332ns, distribution 0.559ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_32n5 rise edge)
                                                      0.000     0.000 r  
    AH11                                              0.000     0.000 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.223     0.223 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.223    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.223 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.367    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.384 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         0.770     1.154    u_CSYNC_STAGE2/u_CORDIC_4/CLK
    SLICE_X75Y327        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_4/o_Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y327        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.193 f  u_CSYNC_STAGE2/u_CORDIC_4/o_Q_reg[6]/Q
                         net (fo=2, routed)           0.061     1.254    u_CSYNC_STAGE2/u_CMPLX_MUL_4/o_Yr1/A[6]
    DSP48E2_X8Y131       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[6]_A2_DATA[6])
                                                      0.049     1.303 r  u_CSYNC_STAGE2/u_CMPLX_MUL_4/o_Yr1/DSP_A_B_DATA_INST/A2_DATA[6]
                         net (fo=1, routed)           0.000     1.303    u_CSYNC_STAGE2/u_CMPLX_MUL_4/o_Yr1/DSP_A_B_DATA.A2_DATA<6>
    DSP48E2_X8Y131       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[6]_A2A1[6])
                                                      0.019     1.322 r  u_CSYNC_STAGE2/u_CMPLX_MUL_4/o_Yr1/DSP_PREADD_DATA_INST/A2A1[6]
                         net (fo=1, routed)           0.000     1.322    u_CSYNC_STAGE2/u_CMPLX_MUL_4/o_Yr1/DSP_PREADD_DATA.A2A1<6>
    DSP48E2_X8Y131       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[6]_U[13])
                                                      0.066     1.388 f  u_CSYNC_STAGE2/u_CMPLX_MUL_4/o_Yr1/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     1.388    u_CSYNC_STAGE2/u_CMPLX_MUL_4/o_Yr1/DSP_MULTIPLIER.U<13>
    DSP48E2_X8Y131       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.012     1.400 r  u_CSYNC_STAGE2/u_CMPLX_MUL_4/o_Yr1/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     1.400    u_CSYNC_STAGE2/u_CMPLX_MUL_4/o_Yr1/DSP_M_DATA.U_DATA<13>
    DSP48E2_X8Y131       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.113     1.513 f  u_CSYNC_STAGE2/u_CMPLX_MUL_4/o_Yr1/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     1.513    u_CSYNC_STAGE2/u_CMPLX_MUL_4/o_Yr1/DSP_ALU.ALU_OUT<13>
    DSP48E2_X8Y131       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.030     1.543 r  u_CSYNC_STAGE2/u_CMPLX_MUL_4/o_Yr1/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           0.068     1.611    u_CSYNC_STAGE2/u_CMPLX_MUL_4/o_Yr1_n_92
    SLICE_X74Y327        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.041     1.652 r  u_CSYNC_STAGE2/u_CMPLX_MUL_4/r_Intermediate_I[7]_i_15__2/O
                         net (fo=1, routed)           0.016     1.668    u_CSYNC_STAGE2/u_CMPLX_MUL_4/r_Intermediate_I[7]_i_15__2_n_0
    SLICE_X74Y327        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.020     1.688 r  u_CSYNC_STAGE2/u_CMPLX_MUL_4/r_Intermediate_I_reg[7]_i_2__2/O[3]
                         net (fo=2, routed)           0.068     1.756    u_CSYNC_CTRL/r_Intermediate_I_reg[15]_3[3]
    SLICE_X76Y327        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.014     1.770 r  u_CSYNC_CTRL/r_Intermediate_I[7]_i_7__2/O
                         net (fo=1, routed)           0.007     1.777    u_CSYNC_CTRL/r_Intermediate_I[7]_i_7__2_n_0
    SLICE_X76Y327        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     1.794 r  u_CSYNC_CTRL/r_Intermediate_I_reg[7]_i_1__2/O[3]
                         net (fo=1, routed)           0.007     1.801    u_CSYNC_STAGE2/u_ACCUMULATOR_4/r_Intermediate_I_reg[15]_1[3]
    SLICE_X76Y327        FDCE                                         r  u_CSYNC_STAGE2/u_ACCUMULATOR_4/r_Intermediate_I_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_520 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.396     0.396 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.396    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.577    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         0.891     1.487    u_CSYNC_STAGE2/u_ACCUMULATOR_4/o_Q_reg[15]_1
    SLICE_X76Y327        FDCE                                         r  u_CSYNC_STAGE2/u_ACCUMULATOR_4/r_Intermediate_I_reg[3]/C
                         clock pessimism              0.000     1.487    
                         clock uncertainty            0.035     1.523    
    SLICE_X76Y327        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.569    u_CSYNC_STAGE2/u_ACCUMULATOR_4/r_Intermediate_I_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 u_CSYNC_STAGE2/u_CORDIC_1/o_Q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Destination:            u_CSYNC_STAGE2/u_ACCUMULATOR_1/r_Intermediate_Q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             i_clk_520
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk_520 rise@0.000ns - i_clk_32n5 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.391ns (61.965%)  route 0.240ns (38.035%))
  Logic Levels:           9  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.488ns
    Source Clock Delay      (SCD):    1.171ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.787ns (routing 0.301ns, distribution 0.486ns)
  Clock Net Delay (Destination): 0.892ns (routing 0.332ns, distribution 0.560ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_32n5 rise edge)
                                                      0.000     0.000 r  
    AH11                                              0.000     0.000 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.223     0.223 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.223    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.223 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.367    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.384 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         0.787     1.171    u_CSYNC_STAGE2/u_CORDIC_1/CLK
    SLICE_X73Y309        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_1/o_Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y309        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.210 f  u_CSYNC_STAGE2/u_CORDIC_1/o_Q_reg[6]/Q
                         net (fo=2, routed)           0.081     1.291    u_CSYNC_STAGE2/u_CMPLX_MUL_1/o_Yi1__0/A[6]
    DSP48E2_X8Y124       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[6]_A2_DATA[6])
                                                      0.049     1.340 r  u_CSYNC_STAGE2/u_CMPLX_MUL_1/o_Yi1__0/DSP_A_B_DATA_INST/A2_DATA[6]
                         net (fo=1, routed)           0.000     1.340    u_CSYNC_STAGE2/u_CMPLX_MUL_1/o_Yi1__0/DSP_A_B_DATA.A2_DATA<6>
    DSP48E2_X8Y124       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[6]_A2A1[6])
                                                      0.019     1.359 r  u_CSYNC_STAGE2/u_CMPLX_MUL_1/o_Yi1__0/DSP_PREADD_DATA_INST/A2A1[6]
                         net (fo=1, routed)           0.000     1.359    u_CSYNC_STAGE2/u_CMPLX_MUL_1/o_Yi1__0/DSP_PREADD_DATA.A2A1<6>
    DSP48E2_X8Y124       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[6]_U[11])
                                                      0.066     1.425 f  u_CSYNC_STAGE2/u_CMPLX_MUL_1/o_Yi1__0/DSP_MULTIPLIER_INST/U[11]
                         net (fo=1, routed)           0.000     1.425    u_CSYNC_STAGE2/u_CMPLX_MUL_1/o_Yi1__0/DSP_MULTIPLIER.U<11>
    DSP48E2_X8Y124       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[11]_U_DATA[11])
                                                      0.012     1.437 r  u_CSYNC_STAGE2/u_CMPLX_MUL_1/o_Yi1__0/DSP_M_DATA_INST/U_DATA[11]
                         net (fo=1, routed)           0.000     1.437    u_CSYNC_STAGE2/u_CMPLX_MUL_1/o_Yi1__0/DSP_M_DATA.U_DATA<11>
    DSP48E2_X8Y124       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[11]_ALU_OUT[11])
                                                      0.113     1.550 f  u_CSYNC_STAGE2/u_CMPLX_MUL_1/o_Yi1__0/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     1.550    u_CSYNC_STAGE2/u_CMPLX_MUL_1/o_Yi1__0/DSP_ALU.ALU_OUT<11>
    DSP48E2_X8Y124       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.030     1.580 r  u_CSYNC_STAGE2/u_CMPLX_MUL_1/o_Yi1__0/DSP_OUTPUT_INST/P[11]
                         net (fo=2, routed)           0.075     1.655    u_CSYNC_STAGE2/u_CMPLX_MUL_1/p_1_in1_in[1]
    SLICE_X72Y311        CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[2])
                                                      0.030     1.685 r  u_CSYNC_STAGE2/u_CMPLX_MUL_1/r_Intermediate_Q_reg[7]_i_2/O[2]
                         net (fo=2, routed)           0.063     1.748    u_CSYNC_STAGE2/u_ACCUMULATOR_1/o_Yi0[2]
    SLICE_X71Y312        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.014     1.762 r  u_CSYNC_STAGE2/u_ACCUMULATOR_1/r_Intermediate_Q[7]_i_8/O
                         net (fo=1, routed)           0.014     1.776    u_CSYNC_STAGE2/u_CMPLX_MUL_1/S[2]
    SLICE_X71Y312        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     1.795 r  u_CSYNC_STAGE2/u_CMPLX_MUL_1/r_Intermediate_Q_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.007     1.802    u_CSYNC_STAGE2/u_ACCUMULATOR_1/r_Intermediate_Q_reg[15]_1[2]
    SLICE_X71Y312        FDCE                                         r  u_CSYNC_STAGE2/u_ACCUMULATOR_1/r_Intermediate_Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_520 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.396     0.396 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.396    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.577    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         0.892     1.488    u_CSYNC_STAGE2/u_ACCUMULATOR_1/r_Intermediate_Q_reg[15]_0
    SLICE_X71Y312        FDCE                                         r  u_CSYNC_STAGE2/u_ACCUMULATOR_1/r_Intermediate_Q_reg[2]/C
                         clock pessimism              0.000     1.488    
                         clock uncertainty            0.035     1.524    
    SLICE_X71Y312        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.570    u_CSYNC_STAGE2/u_ACCUMULATOR_1/r_Intermediate_Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 u_CSYNC_STAGE2/u_CORDIC_4/o_Q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Destination:            u_CSYNC_STAGE2/u_ACCUMULATOR_4/r_Intermediate_I_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             i_clk_520
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk_520 rise@0.000ns - i_clk_32n5 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.420ns (65.217%)  route 0.224ns (34.783%))
  Logic Levels:           10  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.481ns
    Source Clock Delay      (SCD):    1.153ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.769ns (routing 0.301ns, distribution 0.468ns)
  Clock Net Delay (Destination): 0.885ns (routing 0.332ns, distribution 0.553ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_32n5 rise edge)
                                                      0.000     0.000 r  
    AH11                                              0.000     0.000 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.223     0.223 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.223    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.223 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.367    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.384 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         0.769     1.153    u_CSYNC_STAGE2/u_CORDIC_4/CLK
    SLICE_X75Y328        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_4/o_Q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y328        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.192 f  u_CSYNC_STAGE2/u_CORDIC_4/o_Q_reg[14]/Q
                         net (fo=2, routed)           0.062     1.254    u_CSYNC_STAGE2/u_CMPLX_MUL_4/o_Yr1/A[14]
    DSP48E2_X8Y131       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[14]_A2_DATA[14])
                                                      0.049     1.303 r  u_CSYNC_STAGE2/u_CMPLX_MUL_4/o_Yr1/DSP_A_B_DATA_INST/A2_DATA[14]
                         net (fo=1, routed)           0.000     1.303    u_CSYNC_STAGE2/u_CMPLX_MUL_4/o_Yr1/DSP_A_B_DATA.A2_DATA<14>
    DSP48E2_X8Y131       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[14]_A2A1[14])
                                                      0.019     1.322 r  u_CSYNC_STAGE2/u_CMPLX_MUL_4/o_Yr1/DSP_PREADD_DATA_INST/A2A1[14]
                         net (fo=1, routed)           0.000     1.322    u_CSYNC_STAGE2/u_CMPLX_MUL_4/o_Yr1/DSP_PREADD_DATA.A2A1<14>
    DSP48E2_X8Y131       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[14]_U[21])
                                                      0.066     1.388 f  u_CSYNC_STAGE2/u_CMPLX_MUL_4/o_Yr1/DSP_MULTIPLIER_INST/U[21]
                         net (fo=1, routed)           0.000     1.388    u_CSYNC_STAGE2/u_CMPLX_MUL_4/o_Yr1/DSP_MULTIPLIER.U<21>
    DSP48E2_X8Y131       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[21]_U_DATA[21])
                                                      0.012     1.400 r  u_CSYNC_STAGE2/u_CMPLX_MUL_4/o_Yr1/DSP_M_DATA_INST/U_DATA[21]
                         net (fo=1, routed)           0.000     1.400    u_CSYNC_STAGE2/u_CMPLX_MUL_4/o_Yr1/DSP_M_DATA.U_DATA<21>
    DSP48E2_X8Y131       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[21]_ALU_OUT[21])
                                                      0.113     1.513 f  u_CSYNC_STAGE2/u_CMPLX_MUL_4/o_Yr1/DSP_ALU_INST/ALU_OUT[21]
                         net (fo=1, routed)           0.000     1.513    u_CSYNC_STAGE2/u_CMPLX_MUL_4/o_Yr1/DSP_ALU.ALU_OUT<21>
    DSP48E2_X8Y131       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[21]_P[21])
                                                      0.030     1.543 r  u_CSYNC_STAGE2/u_CMPLX_MUL_4/o_Yr1/DSP_OUTPUT_INST/P[21]
                         net (fo=1, routed)           0.064     1.607    u_CSYNC_STAGE2/u_CMPLX_MUL_4/o_Yr1_n_84
    SLICE_X74Y328        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.041     1.648 r  u_CSYNC_STAGE2/u_CMPLX_MUL_4/r_Intermediate_I[15]_i_15__2/O
                         net (fo=1, routed)           0.016     1.664    u_CSYNC_STAGE2/u_CMPLX_MUL_4/r_Intermediate_I[15]_i_15__2_n_0
    SLICE_X74Y328        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.020     1.684 r  u_CSYNC_STAGE2/u_CMPLX_MUL_4/r_Intermediate_I_reg[15]_i_2__2/O[3]
                         net (fo=2, routed)           0.068     1.752    u_CSYNC_CTRL/r_Intermediate_I_reg[15]_3[11]
    SLICE_X76Y328        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.014     1.766 r  u_CSYNC_CTRL/r_Intermediate_I[15]_i_7__2/O
                         net (fo=1, routed)           0.007     1.773    u_CSYNC_CTRL/r_Intermediate_I[15]_i_7__2_n_0
    SLICE_X76Y328        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     1.790 r  u_CSYNC_CTRL/r_Intermediate_I_reg[15]_i_1__2/O[3]
                         net (fo=1, routed)           0.007     1.797    u_CSYNC_STAGE2/u_ACCUMULATOR_4/r_Intermediate_I_reg[15]_1[11]
    SLICE_X76Y328        FDCE                                         r  u_CSYNC_STAGE2/u_ACCUMULATOR_4/r_Intermediate_I_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_520 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.396     0.396 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.396    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.577    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         0.885     1.481    u_CSYNC_STAGE2/u_ACCUMULATOR_4/o_Q_reg[15]_1
    SLICE_X76Y328        FDCE                                         r  u_CSYNC_STAGE2/u_ACCUMULATOR_4/r_Intermediate_I_reg[11]/C
                         clock pessimism              0.000     1.481    
                         clock uncertainty            0.035     1.517    
    SLICE_X76Y328        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.563    u_CSYNC_STAGE2/u_ACCUMULATOR_4/r_Intermediate_I_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 u_CSYNC_STAGE2/u_CORDIC_2/o_I_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Destination:            u_CSYNC_STAGE2/u_ACCUMULATOR_2/r_Intermediate_Q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             i_clk_520
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk_520 rise@0.000ns - i_clk_32n5 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.399ns (63.535%)  route 0.229ns (36.465%))
  Logic Levels:           9  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.484ns
    Source Clock Delay      (SCD):    1.173ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.789ns (routing 0.301ns, distribution 0.488ns)
  Clock Net Delay (Destination): 0.888ns (routing 0.332ns, distribution 0.556ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_32n5 rise edge)
                                                      0.000     0.000 r  
    AH11                                              0.000     0.000 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.223     0.223 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.223    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.223 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.367    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.384 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         0.789     1.173    u_CSYNC_STAGE2/u_CORDIC_2/CLK
    SLICE_X88Y320        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_2/o_I_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y320        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.210 f  u_CSYNC_STAGE2/u_CORDIC_2/o_I_reg[4]/Q
                         net (fo=2, routed)           0.052     1.262    u_CSYNC_STAGE2/u_CMPLX_MUL_2/o_Yi1/A[4]
    DSP48E2_X11Y128      DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[4]_A2_DATA[4])
                                                      0.049     1.311 r  u_CSYNC_STAGE2/u_CMPLX_MUL_2/o_Yi1/DSP_A_B_DATA_INST/A2_DATA[4]
                         net (fo=1, routed)           0.000     1.311    u_CSYNC_STAGE2/u_CMPLX_MUL_2/o_Yi1/DSP_A_B_DATA.A2_DATA<4>
    DSP48E2_X11Y128      DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[4]_A2A1[4])
                                                      0.019     1.330 r  u_CSYNC_STAGE2/u_CMPLX_MUL_2/o_Yi1/DSP_PREADD_DATA_INST/A2A1[4]
                         net (fo=1, routed)           0.000     1.330    u_CSYNC_STAGE2/u_CMPLX_MUL_2/o_Yi1/DSP_PREADD_DATA.A2A1<4>
    DSP48E2_X11Y128      DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[4]_U[12])
                                                      0.066     1.396 f  u_CSYNC_STAGE2/u_CMPLX_MUL_2/o_Yi1/DSP_MULTIPLIER_INST/U[12]
                         net (fo=1, routed)           0.000     1.396    u_CSYNC_STAGE2/u_CMPLX_MUL_2/o_Yi1/DSP_MULTIPLIER.U<12>
    DSP48E2_X11Y128      DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[12]_U_DATA[12])
                                                      0.012     1.408 r  u_CSYNC_STAGE2/u_CMPLX_MUL_2/o_Yi1/DSP_M_DATA_INST/U_DATA[12]
                         net (fo=1, routed)           0.000     1.408    u_CSYNC_STAGE2/u_CMPLX_MUL_2/o_Yi1/DSP_M_DATA.U_DATA<12>
    DSP48E2_X11Y128      DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[12]_ALU_OUT[12])
                                                      0.113     1.521 f  u_CSYNC_STAGE2/u_CMPLX_MUL_2/o_Yi1/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     1.521    u_CSYNC_STAGE2/u_CMPLX_MUL_2/o_Yi1/DSP_ALU.ALU_OUT<12>
    DSP48E2_X11Y128      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[12]_P[12])
                                                      0.030     1.551 r  u_CSYNC_STAGE2/u_CMPLX_MUL_2/o_Yi1/DSP_OUTPUT_INST/P[12]
                         net (fo=1, routed)           0.089     1.640    u_CSYNC_STAGE2/u_CMPLX_MUL_2/p_0_in[2]
    SLICE_X85Y321        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.022     1.662 r  u_CSYNC_STAGE2/u_CMPLX_MUL_2/r_Intermediate_Q[7]_i_16/O
                         net (fo=1, routed)           0.008     1.670    u_CSYNC_STAGE2/u_CMPLX_MUL_2/r_Intermediate_Q[7]_i_16_n_0
    SLICE_X85Y321        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     1.687 r  u_CSYNC_STAGE2/u_CMPLX_MUL_2/r_Intermediate_Q_reg[7]_i_2/O[2]
                         net (fo=2, routed)           0.073     1.760    u_CSYNC_STAGE2/u_CMPLX_MUL_2/o_Yi[2]
    SLICE_X85Y323        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[3])
                                                      0.034     1.794 r  u_CSYNC_STAGE2/u_CMPLX_MUL_2/r_Intermediate_Q_reg[7]_i_1__0/O[3]
                         net (fo=1, routed)           0.007     1.801    u_CSYNC_STAGE2/u_ACCUMULATOR_2/D[3]
    SLICE_X85Y323        FDCE                                         r  u_CSYNC_STAGE2/u_ACCUMULATOR_2/r_Intermediate_Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_520 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.396     0.396 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.396    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.577    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         0.888     1.484    u_CSYNC_STAGE2/u_ACCUMULATOR_2/o_Q_reg[15]_1
    SLICE_X85Y323        FDCE                                         r  u_CSYNC_STAGE2/u_ACCUMULATOR_2/r_Intermediate_Q_reg[3]/C
                         clock pessimism              0.000     1.484    
                         clock uncertainty            0.035     1.520    
    SLICE_X85Y323        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.566    u_CSYNC_STAGE2/u_ACCUMULATOR_2/r_Intermediate_Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 u_CSYNC_STAGE2/u_CORDIC_3/o_Q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Destination:            u_CSYNC_STAGE2/u_ACCUMULATOR_3/r_Intermediate_Q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             i_clk_520
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk_520 rise@0.000ns - i_clk_32n5 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.389ns (58.939%)  route 0.271ns (41.061%))
  Logic Levels:           9  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.765ns (routing 0.301ns, distribution 0.464ns)
  Clock Net Delay (Destination): 0.896ns (routing 0.332ns, distribution 0.564ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_32n5 rise edge)
                                                      0.000     0.000 r  
    AH11                                              0.000     0.000 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.223     0.223 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.223    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.223 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.367    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.384 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         0.765     1.149    u_CSYNC_STAGE2/u_CORDIC_3/CLK
    SLICE_X83Y296        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_3/o_Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y296        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.187 f  u_CSYNC_STAGE2/u_CORDIC_3/o_Q_reg[4]/Q
                         net (fo=2, routed)           0.086     1.273    u_CSYNC_STAGE2/u_CMPLX_MUL_3/o_Yi1__0/A[4]
    DSP48E2_X10Y120      DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[4]_A2_DATA[4])
                                                      0.049     1.322 r  u_CSYNC_STAGE2/u_CMPLX_MUL_3/o_Yi1__0/DSP_A_B_DATA_INST/A2_DATA[4]
                         net (fo=1, routed)           0.000     1.322    u_CSYNC_STAGE2/u_CMPLX_MUL_3/o_Yi1__0/DSP_A_B_DATA.A2_DATA<4>
    DSP48E2_X10Y120      DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[4]_A2A1[4])
                                                      0.019     1.341 r  u_CSYNC_STAGE2/u_CMPLX_MUL_3/o_Yi1__0/DSP_PREADD_DATA_INST/A2A1[4]
                         net (fo=1, routed)           0.000     1.341    u_CSYNC_STAGE2/u_CMPLX_MUL_3/o_Yi1__0/DSP_PREADD_DATA.A2A1<4>
    DSP48E2_X10Y120      DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[4]_U[19])
                                                      0.066     1.407 f  u_CSYNC_STAGE2/u_CMPLX_MUL_3/o_Yi1__0/DSP_MULTIPLIER_INST/U[19]
                         net (fo=1, routed)           0.000     1.407    u_CSYNC_STAGE2/u_CMPLX_MUL_3/o_Yi1__0/DSP_MULTIPLIER.U<19>
    DSP48E2_X10Y120      DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[19]_U_DATA[19])
                                                      0.012     1.419 r  u_CSYNC_STAGE2/u_CMPLX_MUL_3/o_Yi1__0/DSP_M_DATA_INST/U_DATA[19]
                         net (fo=1, routed)           0.000     1.419    u_CSYNC_STAGE2/u_CMPLX_MUL_3/o_Yi1__0/DSP_M_DATA.U_DATA<19>
    DSP48E2_X10Y120      DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[19]_ALU_OUT[19])
                                                      0.113     1.532 f  u_CSYNC_STAGE2/u_CMPLX_MUL_3/o_Yi1__0/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     1.532    u_CSYNC_STAGE2/u_CMPLX_MUL_3/o_Yi1__0/DSP_ALU.ALU_OUT<19>
    DSP48E2_X10Y120      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.030     1.562 r  u_CSYNC_STAGE2/u_CMPLX_MUL_3/o_Yi1__0/DSP_OUTPUT_INST/P[19]
                         net (fo=2, routed)           0.066     1.628    u_CSYNC_STAGE2/u_CMPLX_MUL_3/p_1_in1_in[9]
    SLICE_X84Y302        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.014     1.642 r  u_CSYNC_STAGE2/u_CMPLX_MUL_3/r_Intermediate_Q[15]_i_17/O
                         net (fo=1, routed)           0.012     1.654    u_CSYNC_STAGE2/u_CMPLX_MUL_3/r_Intermediate_Q[15]_i_17_n_0
    SLICE_X84Y302        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     1.672 r  u_CSYNC_STAGE2/u_CMPLX_MUL_3/r_Intermediate_Q_reg[15]_i_2/O[1]
                         net (fo=2, routed)           0.100     1.772    u_CSYNC_STAGE2/u_CMPLX_MUL_3/o_Yi[9]
    SLICE_X85Y302        CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[2])
                                                      0.030     1.802 r  u_CSYNC_STAGE2/u_CMPLX_MUL_3/r_Intermediate_Q_reg[15]_i_1__1/O[2]
                         net (fo=1, routed)           0.007     1.809    u_CSYNC_STAGE2/u_ACCUMULATOR_3/D[10]
    SLICE_X85Y302        FDCE                                         r  u_CSYNC_STAGE2/u_ACCUMULATOR_3/r_Intermediate_Q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_520 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.396     0.396 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.396    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.577    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         0.896     1.492    u_CSYNC_STAGE2/u_ACCUMULATOR_3/r_Intermediate_Q_reg[15]_0
    SLICE_X85Y302        FDCE                                         r  u_CSYNC_STAGE2/u_ACCUMULATOR_3/r_Intermediate_Q_reg[10]/C
                         clock pessimism              0.000     1.492    
                         clock uncertainty            0.035     1.528    
    SLICE_X85Y302        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.574    u_CSYNC_STAGE2/u_ACCUMULATOR_3/r_Intermediate_Q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 u_CSYNC_STAGE2/u_CORDIC_2/o_Q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Destination:            u_CSYNC_STAGE2/u_ACCUMULATOR_2/r_Intermediate_Q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             i_clk_520
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk_520 rise@0.000ns - i_clk_32n5 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.390ns (61.514%)  route 0.244ns (38.486%))
  Logic Levels:           8  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.487ns
    Source Clock Delay      (SCD):    1.171ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.787ns (routing 0.301ns, distribution 0.486ns)
  Clock Net Delay (Destination): 0.891ns (routing 0.332ns, distribution 0.559ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_32n5 rise edge)
                                                      0.000     0.000 r  
    AH11                                              0.000     0.000 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.223     0.223 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.223    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.223 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.367    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.384 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         0.787     1.171    u_CSYNC_STAGE2/u_CORDIC_2/CLK
    SLICE_X83Y322        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_2/o_Q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y322        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     1.210 f  u_CSYNC_STAGE2/u_CORDIC_2/o_Q_reg[15]/Q
                         net (fo=30, routed)          0.054     1.264    u_CSYNC_STAGE2/u_CMPLX_MUL_2/o_Yi1__0/A[19]
    DSP48E2_X10Y128      DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[19]_A2_DATA[19])
                                                      0.049     1.313 r  u_CSYNC_STAGE2/u_CMPLX_MUL_2/o_Yi1__0/DSP_A_B_DATA_INST/A2_DATA[19]
                         net (fo=1, routed)           0.000     1.313    u_CSYNC_STAGE2/u_CMPLX_MUL_2/o_Yi1__0/DSP_A_B_DATA.A2_DATA<19>
    DSP48E2_X10Y128      DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[19]_A2A1[19])
                                                      0.019     1.332 r  u_CSYNC_STAGE2/u_CMPLX_MUL_2/o_Yi1__0/DSP_PREADD_DATA_INST/A2A1[19]
                         net (fo=1, routed)           0.000     1.332    u_CSYNC_STAGE2/u_CMPLX_MUL_2/o_Yi1__0/DSP_PREADD_DATA.A2A1<19>
    DSP48E2_X10Y128      DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[19]_U[22])
                                                      0.066     1.398 f  u_CSYNC_STAGE2/u_CMPLX_MUL_2/o_Yi1__0/DSP_MULTIPLIER_INST/U[22]
                         net (fo=1, routed)           0.000     1.398    u_CSYNC_STAGE2/u_CMPLX_MUL_2/o_Yi1__0/DSP_MULTIPLIER.U<22>
    DSP48E2_X10Y128      DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[22]_U_DATA[22])
                                                      0.012     1.410 r  u_CSYNC_STAGE2/u_CMPLX_MUL_2/o_Yi1__0/DSP_M_DATA_INST/U_DATA[22]
                         net (fo=1, routed)           0.000     1.410    u_CSYNC_STAGE2/u_CMPLX_MUL_2/o_Yi1__0/DSP_M_DATA.U_DATA<22>
    DSP48E2_X10Y128      DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[22]_ALU_OUT[22])
                                                      0.113     1.523 f  u_CSYNC_STAGE2/u_CMPLX_MUL_2/o_Yi1__0/DSP_ALU_INST/ALU_OUT[22]
                         net (fo=1, routed)           0.000     1.523    u_CSYNC_STAGE2/u_CMPLX_MUL_2/o_Yi1__0/DSP_ALU.ALU_OUT<22>
    DSP48E2_X10Y128      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[22]_P[22])
                                                      0.030     1.553 r  u_CSYNC_STAGE2/u_CMPLX_MUL_2/o_Yi1__0/DSP_OUTPUT_INST/P[22]
                         net (fo=2, routed)           0.080     1.633    u_CSYNC_STAGE2/u_CMPLX_MUL_2/p_1_in1_in[12]
    SLICE_X85Y322        CARRY8 (Prop_CARRY8_SLICEL_DI[4]_O[5])
                                                      0.031     1.664 r  u_CSYNC_STAGE2/u_CMPLX_MUL_2/r_Intermediate_Q_reg[15]_i_2/O[5]
                         net (fo=2, routed)           0.103     1.767    u_CSYNC_STAGE2/u_CMPLX_MUL_2/o_Yi[13]
    SLICE_X85Y324        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_O[6])
                                                      0.031     1.798 r  u_CSYNC_STAGE2/u_CMPLX_MUL_2/r_Intermediate_Q_reg[15]_i_1__0/O[6]
                         net (fo=1, routed)           0.007     1.805    u_CSYNC_STAGE2/u_ACCUMULATOR_2/D[14]
    SLICE_X85Y324        FDCE                                         r  u_CSYNC_STAGE2/u_ACCUMULATOR_2/r_Intermediate_Q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_520 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.396     0.396 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.396    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.577    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         0.891     1.487    u_CSYNC_STAGE2/u_ACCUMULATOR_2/o_Q_reg[15]_1
    SLICE_X85Y324        FDCE                                         r  u_CSYNC_STAGE2/u_ACCUMULATOR_2/r_Intermediate_Q_reg[14]/C
                         clock pessimism              0.000     1.487    
                         clock uncertainty            0.035     1.523    
    SLICE_X85Y324        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.046     1.569    u_CSYNC_STAGE2/u_ACCUMULATOR_2/r_Intermediate_Q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 u_CSYNC_STAGE2/u_CORDIC_3/o_Q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by i_clk_32n5  {rise@0.000ns fall@16.250ns period=32.500ns})
  Destination:            u_CSYNC_STAGE2/u_ACCUMULATOR_3/r_Intermediate_Q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by i_clk_520  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             i_clk_520
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk_520 rise@0.000ns - i_clk_32n5 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.422ns (63.363%)  route 0.244ns (36.637%))
  Logic Levels:           8  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.765ns (routing 0.301ns, distribution 0.464ns)
  Clock Net Delay (Destination): 0.900ns (routing 0.332ns, distribution 0.568ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk_32n5 rise edge)
                                                      0.000     0.000 r  
    AH11                                              0.000     0.000 r  i_clk_32n5 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_32n5_IBUF_inst/I
    AH11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.223     0.223 r  i_clk_32n5_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.223    i_clk_32n5_IBUF_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.223 r  i_clk_32n5_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.367    i_clk_32n5_IBUF
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.384 r  i_clk_32n5_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=471, routed)         0.765     1.149    u_CSYNC_STAGE2/u_CORDIC_3/CLK
    SLICE_X83Y296        FDCE                                         r  u_CSYNC_STAGE2/u_CORDIC_3/o_Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y296        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.187 f  u_CSYNC_STAGE2/u_CORDIC_3/o_Q_reg[4]/Q
                         net (fo=2, routed)           0.086     1.273    u_CSYNC_STAGE2/u_CMPLX_MUL_3/o_Yi1__0/A[4]
    DSP48E2_X10Y120      DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[4]_A2_DATA[4])
                                                      0.049     1.322 r  u_CSYNC_STAGE2/u_CMPLX_MUL_3/o_Yi1__0/DSP_A_B_DATA_INST/A2_DATA[4]
                         net (fo=1, routed)           0.000     1.322    u_CSYNC_STAGE2/u_CMPLX_MUL_3/o_Yi1__0/DSP_A_B_DATA.A2_DATA<4>
    DSP48E2_X10Y120      DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[4]_A2A1[4])
                                                      0.019     1.341 r  u_CSYNC_STAGE2/u_CMPLX_MUL_3/o_Yi1__0/DSP_PREADD_DATA_INST/A2A1[4]
                         net (fo=1, routed)           0.000     1.341    u_CSYNC_STAGE2/u_CMPLX_MUL_3/o_Yi1__0/DSP_PREADD_DATA.A2A1<4>
    DSP48E2_X10Y120      DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[4]_U[19])
                                                      0.066     1.407 f  u_CSYNC_STAGE2/u_CMPLX_MUL_3/o_Yi1__0/DSP_MULTIPLIER_INST/U[19]
                         net (fo=1, routed)           0.000     1.407    u_CSYNC_STAGE2/u_CMPLX_MUL_3/o_Yi1__0/DSP_MULTIPLIER.U<19>
    DSP48E2_X10Y120      DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[19]_U_DATA[19])
                                                      0.012     1.419 r  u_CSYNC_STAGE2/u_CMPLX_MUL_3/o_Yi1__0/DSP_M_DATA_INST/U_DATA[19]
                         net (fo=1, routed)           0.000     1.419    u_CSYNC_STAGE2/u_CMPLX_MUL_3/o_Yi1__0/DSP_M_DATA.U_DATA<19>
    DSP48E2_X10Y120      DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[19]_ALU_OUT[19])
                                                      0.113     1.532 f  u_CSYNC_STAGE2/u_CMPLX_MUL_3/o_Yi1__0/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     1.532    u_CSYNC_STAGE2/u_CMPLX_MUL_3/o_Yi1__0/DSP_ALU.ALU_OUT<19>
    DSP48E2_X10Y120      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.030     1.562 r  u_CSYNC_STAGE2/u_CMPLX_MUL_3/o_Yi1__0/DSP_OUTPUT_INST/P[19]
                         net (fo=2, routed)           0.082     1.644    u_CSYNC_STAGE2/u_CMPLX_MUL_3/p_1_in1_in[9]
    SLICE_X84Y302        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[3])
                                                      0.045     1.689 r  u_CSYNC_STAGE2/u_CMPLX_MUL_3/r_Intermediate_Q_reg[15]_i_2/O[3]
                         net (fo=2, routed)           0.069     1.758    u_CSYNC_STAGE2/u_CMPLX_MUL_3/o_Yi[11]
    SLICE_X85Y302        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_O[4])
                                                      0.050     1.808 r  u_CSYNC_STAGE2/u_CMPLX_MUL_3/r_Intermediate_Q_reg[15]_i_1__1/O[4]
                         net (fo=1, routed)           0.007     1.815    u_CSYNC_STAGE2/u_ACCUMULATOR_3/D[12]
    SLICE_X85Y302        FDCE                                         r  u_CSYNC_STAGE2/u_ACCUMULATOR_3/r_Intermediate_Q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk_520 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  i_clk_520 (IN)
                         net (fo=0)                   0.000     0.000    i_clk_520_IBUF_inst/I
    AH12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.396     0.396 r  i_clk_520_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.396    i_clk_520_IBUF_inst/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  i_clk_520_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.577    i_clk_520_IBUF
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.596 r  i_clk_520_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=826, routed)         0.900     1.496    u_CSYNC_STAGE2/u_ACCUMULATOR_3/r_Intermediate_Q_reg[15]_0
    SLICE_X85Y302        FDCE                                         r  u_CSYNC_STAGE2/u_ACCUMULATOR_3/r_Intermediate_Q_reg[12]/C
                         clock pessimism              0.000     1.496    
                         clock uncertainty            0.035     1.532    
    SLICE_X85Y302        FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.578    u_CSYNC_STAGE2/u_ACCUMULATOR_3/r_Intermediate_Q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.238    





