remark: first_accel/matprod.cpp:23:19: Sequential read of variable length has been inferred _XLX_SEP_ OldID=for.inc.load.4,  _XLX_SEP_ m1seq m1 gmem VITIS_LOOP_23_1 first_accel/matprod.cpp:23:19 matprod(float*, float*, float*, int, int, int) 
remark: first_accel/matprod.cpp:24:19: Sequential read of variable length has been inferred _XLX_SEP_ OldID=for.inc14.load.4,  _XLX_SEP_ m2seq m2 gmem VITIS_LOOP_24_2 first_accel/matprod.cpp:24:19 matprod(float*, float*, float*, int, int, int) 
remark: first_accel/matprod.cpp:37:19: Sequential write of variable length has been inferred _XLX_SEP_ OldID=for.inc66.store.6,  _XLX_SEP_ m3seq m3 gmem VITIS_LOOP_37_6 first_accel/matprod.cpp:37:19 matprod(float*, float*, float*, int, int, int) 
remark: first_accel/matprod.cpp:37:19: Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 _XLX_SEP_ m3seq m3 gmem VITIS_LOOP_37_6 first_accel/matprod.cpp:37:19 matprod(float*, float*, float*, int, int, int) 
remark: first_accel/matprod.cpp:24:19: Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 _XLX_SEP_ m2seq m2 gmem VITIS_LOOP_24_2 first_accel/matprod.cpp:24:19 matprod(float*, float*, float*, int, int, int) 
remark: first_accel/matprod.cpp:23:19: Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 _XLX_SEP_ m1seq m1 gmem VITIS_LOOP_23_1 first_accel/matprod.cpp:23:19 matprod(float*, float*, float*, int, int, int) 
remark: first_accel/matprod.cpp:23:19: Multiple burst reads of variable length and bit width 32 has been inferred. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. _XLX_SEP_ seq  gmem VITIS_LOOP_23_1 first_accel/matprod.cpp:23:19 matprod(float*, float*, float*, int, int, int) 
remark: first_accel/matprod.cpp:23:19: Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_23_1'(first_accel/matprod.cpp:23:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
remark: first_accel/matprod.cpp:24:19: Multiple burst reads of variable length and bit width 32 has been inferred. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. _XLX_SEP_ seq1  gmem VITIS_LOOP_24_2 first_accel/matprod.cpp:24:19 matprod(float*, float*, float*, int, int, int) 
remark: first_accel/matprod.cpp:24:19: Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_24_2'(first_accel/matprod.cpp:24:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
remark: first_accel/matprod.cpp:37:19: Multiple burst writes of variable length and bit width 32 has been inferred. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. _XLX_SEP_ seq2  gmem VITIS_LOOP_37_6 first_accel/matprod.cpp:37:19 matprod(float*, float*, float*, int, int, int) 
remark: first_accel/matprod.cpp:37:19: Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_37_6'(first_accel/matprod.cpp:37:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
