Analysis & Synthesis report for experiment2
Fri Mar  8 12:51:16 2019
Quartus II 32-bit Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |experiment2|experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_tck:the_experiment2_cpu_0_jtag_debug_module_tck|DRsize
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for experiment2_cpu_0:cpu_0|experiment2_cpu_0_register_bank_a_module:experiment2_cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_hhg1:auto_generated
 18. Source assignments for experiment2_cpu_0:cpu_0|experiment2_cpu_0_register_bank_b_module:experiment2_cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_ihg1:auto_generated
 19. Source assignments for experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_ocimem:the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component_module:experiment2_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_ub82:auto_generated
 20. Source assignments for experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated
 21. Source assignments for experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_tck:the_experiment2_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
 22. Source assignments for experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_tck:the_experiment2_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 23. Source assignments for experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_sysclk:the_experiment2_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
 24. Source assignments for experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_sysclk:the_experiment2_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 25. Source assignments for experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_w:the_experiment2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
 26. Source assignments for experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_r:the_experiment2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
 27. Source assignments for custom_counter_component:custom_counter_component_0|dual_port_ram_unit:dual_port_ram_unit_inst|altsyncram:altsyncram_component|altsyncram_vq92:auto_generated
 28. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 29. Source assignments for experiment2_cmd_xbar_demux:cmd_xbar_demux
 30. Source assignments for experiment2_cmd_xbar_demux_001:cmd_xbar_demux_001
 31. Source assignments for experiment2_cmd_xbar_demux:rsp_xbar_demux
 32. Source assignments for experiment2_cmd_xbar_demux:rsp_xbar_demux_001
 33. Source assignments for experiment2_rsp_xbar_demux_002:rsp_xbar_demux_002
 34. Source assignments for experiment2_rsp_xbar_demux_002:rsp_xbar_demux_003
 35. Source assignments for experiment2_rsp_xbar_demux_002:rsp_xbar_demux_004
 36. Source assignments for experiment2_rsp_xbar_demux_002:rsp_xbar_demux_005
 37. Source assignments for experiment2_rsp_xbar_demux_002:rsp_xbar_demux_006
 38. Source assignments for experiment2_rsp_xbar_demux_002:rsp_xbar_demux_007
 39. Parameter Settings for User Entity Instance: experiment2_cpu_0:cpu_0|experiment2_cpu_0_register_bank_a_module:experiment2_cpu_0_register_bank_a
 40. Parameter Settings for User Entity Instance: experiment2_cpu_0:cpu_0|experiment2_cpu_0_register_bank_a_module:experiment2_cpu_0_register_bank_a|altsyncram:the_altsyncram
 41. Parameter Settings for User Entity Instance: experiment2_cpu_0:cpu_0|experiment2_cpu_0_register_bank_b_module:experiment2_cpu_0_register_bank_b
 42. Parameter Settings for User Entity Instance: experiment2_cpu_0:cpu_0|experiment2_cpu_0_register_bank_b_module:experiment2_cpu_0_register_bank_b|altsyncram:the_altsyncram
 43. Parameter Settings for User Entity Instance: experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_ocimem:the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component_module:experiment2_cpu_0_ociram_lpm_dram_bdp_component
 44. Parameter Settings for User Entity Instance: experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_ocimem:the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component_module:experiment2_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
 45. Parameter Settings for User Entity Instance: experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component
 46. Parameter Settings for User Entity Instance: experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
 47. Parameter Settings for User Entity Instance: experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_tck:the_experiment2_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
 48. Parameter Settings for User Entity Instance: experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_tck:the_experiment2_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 49. Parameter Settings for User Entity Instance: experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_sysclk:the_experiment2_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
 50. Parameter Settings for User Entity Instance: experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_sysclk:the_experiment2_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 51. Parameter Settings for User Entity Instance: experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:experiment2_cpu_0_jtag_debug_module_phy
 52. Parameter Settings for User Entity Instance: experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_w:the_experiment2_jtag_uart_0_scfifo_w|scfifo:wfifo
 53. Parameter Settings for User Entity Instance: experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_r:the_experiment2_jtag_uart_0_scfifo_r|scfifo:rfifo
 54. Parameter Settings for User Entity Instance: custom_counter_component:custom_counter_component_0|dual_port_ram_unit:dual_port_ram_unit_inst|altsyncram:altsyncram_component
 55. Parameter Settings for User Entity Instance: altera_merlin_master_translator:cpu_0_instruction_master_translator
 56. Parameter Settings for User Entity Instance: altera_merlin_master_translator:cpu_0_data_master_translator
 57. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator
 58. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:sram_0_avalon_sram_slave_translator
 59. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:custom_counter_component_0_avalon_slave_0_translator
 60. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:led_green_o_s1_translator
 61. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:led_red_o_s1_translator
 62. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:push_button_i_s1_translator
 63. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:switch_i_s1_translator
 64. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
 65. Parameter Settings for User Entity Instance: altera_merlin_master_agent:cpu_0_instruction_master_translator_avalon_universal_master_0_agent
 66. Parameter Settings for User Entity Instance: altera_merlin_master_agent:cpu_0_data_master_translator_avalon_universal_master_0_agent
 67. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent
 68. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 69. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
 70. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent
 71. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 72. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
 73. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent
 74. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 75. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo
 76. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:led_green_o_s1_translator_avalon_universal_slave_0_agent
 77. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:led_green_o_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 78. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
 79. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:led_red_o_s1_translator_avalon_universal_slave_0_agent
 80. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:led_red_o_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 81. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
 82. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:push_button_i_s1_translator_avalon_universal_slave_0_agent
 83. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:push_button_i_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 84. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
 85. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:switch_i_s1_translator_avalon_universal_slave_0_agent
 86. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:switch_i_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 87. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
 88. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent
 89. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 90. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
 91. Parameter Settings for User Entity Instance: experiment2_addr_router:addr_router|experiment2_addr_router_default_decode:the_default_decode
 92. Parameter Settings for User Entity Instance: experiment2_addr_router_001:addr_router_001|experiment2_addr_router_001_default_decode:the_default_decode
 93. Parameter Settings for User Entity Instance: experiment2_id_router:id_router|experiment2_id_router_default_decode:the_default_decode
 94. Parameter Settings for User Entity Instance: experiment2_id_router_001:id_router_001|experiment2_id_router_001_default_decode:the_default_decode
 95. Parameter Settings for User Entity Instance: experiment2_id_router_002:id_router_002|experiment2_id_router_002_default_decode:the_default_decode
 96. Parameter Settings for User Entity Instance: experiment2_id_router_002:id_router_003|experiment2_id_router_002_default_decode:the_default_decode
 97. Parameter Settings for User Entity Instance: experiment2_id_router_002:id_router_004|experiment2_id_router_002_default_decode:the_default_decode
 98. Parameter Settings for User Entity Instance: experiment2_id_router_002:id_router_005|experiment2_id_router_002_default_decode:the_default_decode
 99. Parameter Settings for User Entity Instance: experiment2_id_router_002:id_router_006|experiment2_id_router_002_default_decode:the_default_decode
100. Parameter Settings for User Entity Instance: experiment2_id_router_002:id_router_007|experiment2_id_router_002_default_decode:the_default_decode
101. Parameter Settings for User Entity Instance: altera_merlin_burst_adapter:burst_adapter
102. Parameter Settings for User Entity Instance: altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba
103. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller
104. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
105. Parameter Settings for User Entity Instance: experiment2_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb
106. Parameter Settings for User Entity Instance: experiment2_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
107. Parameter Settings for User Entity Instance: experiment2_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb
108. Parameter Settings for User Entity Instance: experiment2_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
109. Parameter Settings for User Entity Instance: experiment2_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb
110. Parameter Settings for User Entity Instance: experiment2_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
111. Parameter Settings for User Entity Instance: experiment2_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb
112. Parameter Settings for User Entity Instance: experiment2_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
113. Parameter Settings for User Entity Instance: altera_merlin_width_adapter:width_adapter
114. Parameter Settings for User Entity Instance: altera_merlin_width_adapter:width_adapter_001
115. Parameter Settings for User Entity Instance: altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor
116. altsyncram Parameter Settings by Entity Instance
117. scfifo Parameter Settings by Entity Instance
118. Port Connectivity Checks: "altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor"
119. Port Connectivity Checks: "altera_merlin_width_adapter:width_adapter_001"
120. Port Connectivity Checks: "altera_merlin_width_adapter:width_adapter"
121. Port Connectivity Checks: "experiment2_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
122. Port Connectivity Checks: "experiment2_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
123. Port Connectivity Checks: "experiment2_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
124. Port Connectivity Checks: "altera_reset_controller:rst_controller"
125. Port Connectivity Checks: "experiment2_id_router_002:id_router_002|experiment2_id_router_002_default_decode:the_default_decode"
126. Port Connectivity Checks: "experiment2_id_router_001:id_router_001|experiment2_id_router_001_default_decode:the_default_decode"
127. Port Connectivity Checks: "experiment2_id_router:id_router|experiment2_id_router_default_decode:the_default_decode"
128. Port Connectivity Checks: "altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
129. Port Connectivity Checks: "altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
130. Port Connectivity Checks: "altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
131. Port Connectivity Checks: "altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
132. Port Connectivity Checks: "altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
133. Port Connectivity Checks: "altera_avalon_sc_fifo:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo"
134. Port Connectivity Checks: "altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
135. Port Connectivity Checks: "altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
136. Port Connectivity Checks: "altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
137. Port Connectivity Checks: "altera_merlin_slave_translator:switch_i_s1_translator"
138. Port Connectivity Checks: "altera_merlin_slave_translator:push_button_i_s1_translator"
139. Port Connectivity Checks: "altera_merlin_slave_translator:led_red_o_s1_translator"
140. Port Connectivity Checks: "altera_merlin_slave_translator:led_green_o_s1_translator"
141. Port Connectivity Checks: "altera_merlin_slave_translator:custom_counter_component_0_avalon_slave_0_translator"
142. Port Connectivity Checks: "altera_merlin_slave_translator:sram_0_avalon_sram_slave_translator"
143. Port Connectivity Checks: "altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator"
144. Port Connectivity Checks: "altera_merlin_master_translator:cpu_0_data_master_translator"
145. Port Connectivity Checks: "altera_merlin_master_translator:cpu_0_instruction_master_translator"
146. Port Connectivity Checks: "custom_counter_component:custom_counter_component_0|dual_port_ram_unit:dual_port_ram_unit_inst"
147. Port Connectivity Checks: "custom_counter_component:custom_counter_component_0|custom_counter_unit:custom_counter_unit_inst"
148. Port Connectivity Checks: "experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic"
149. Port Connectivity Checks: "experiment2_jtag_uart_0:jtag_uart_0"
150. Port Connectivity Checks: "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:experiment2_cpu_0_jtag_debug_module_phy"
151. Port Connectivity Checks: "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_sysclk:the_experiment2_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
152. Port Connectivity Checks: "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_sysclk:the_experiment2_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2"
153. Port Connectivity Checks: "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component"
154. Port Connectivity Checks: "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_pib:the_experiment2_cpu_0_nios2_oci_pib"
155. Port Connectivity Checks: "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_fifo:the_experiment2_cpu_0_nios2_oci_fifo|experiment2_cpu_0_nios2_oci_fifowp_inc:experiment2_cpu_0_nios2_oci_fifowp_inc_fifowp"
156. Port Connectivity Checks: "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_dtrace:the_experiment2_cpu_0_nios2_oci_dtrace|experiment2_cpu_0_nios2_oci_td_mode:experiment2_cpu_0_nios2_oci_trc_ctrl_td_mode"
157. Port Connectivity Checks: "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_itrace:the_experiment2_cpu_0_nios2_oci_itrace"
158. Port Connectivity Checks: "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_dbrk:the_experiment2_cpu_0_nios2_oci_dbrk"
159. Port Connectivity Checks: "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_xbrk:the_experiment2_cpu_0_nios2_oci_xbrk"
160. Port Connectivity Checks: "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_ocimem:the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component_module:experiment2_cpu_0_ociram_lpm_dram_bdp_component"
161. Port Connectivity Checks: "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_debug:the_experiment2_cpu_0_nios2_oci_debug"
162. Port Connectivity Checks: "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci"
163. Port Connectivity Checks: "experiment2_cpu_0:cpu_0|experiment2_cpu_0_test_bench:the_experiment2_cpu_0_test_bench"
164. Port Connectivity Checks: "experiment2_cpu_0:cpu_0"
165. Elapsed Time Per Partition
166. Analysis & Synthesis Messages
167. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Mar  8 12:51:15 2019          ;
; Quartus II 32-bit Version          ; 12.0 Build 263 08/02/2012 SP 2 SJ Full Version ;
; Revision Name                      ; experiment2                                    ;
; Top-level Entity Name              ; experiment2                                    ;
; Family                             ; Cyclone II                                     ;
; Total logic elements               ; 2,195                                          ;
;     Total combinational functions  ; 1,910                                          ;
;     Dedicated logic registers      ; 1,233                                          ;
; Total registers                    ; 1233                                           ;
; Total pins                         ; 89                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 19,456                                         ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; experiment2        ; experiment2        ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------+
; File Name with User-Entered Path                                               ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                      ; Library         ;
+--------------------------------------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------+
; experiment2/synthesis/experiment2.v                                            ; yes             ; User Verilog HDL File        ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/experiment2.v                                            ;                 ;
; experiment2/synthesis/submodules/experiment2_irq_mapper.sv                     ; yes             ; User SystemVerilog HDL File  ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/experiment2_irq_mapper.sv                     ; lib_experiment2 ;
; experiment2/synthesis/submodules/altera_merlin_width_adapter.sv                ; yes             ; User SystemVerilog HDL File  ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/altera_merlin_width_adapter.sv                ; lib_experiment2 ;
; experiment2/synthesis/submodules/altera_merlin_burst_uncompressor.sv           ; yes             ; User SystemVerilog HDL File  ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/altera_merlin_burst_uncompressor.sv           ; lib_experiment2 ;
; experiment2/synthesis/submodules/altera_merlin_arbitrator.sv                   ; yes             ; User SystemVerilog HDL File  ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/altera_merlin_arbitrator.sv                   ; lib_experiment2 ;
; experiment2/synthesis/submodules/experiment2_rsp_xbar_mux_001.sv               ; yes             ; User SystemVerilog HDL File  ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/experiment2_rsp_xbar_mux_001.sv               ; lib_experiment2 ;
; experiment2/synthesis/submodules/experiment2_rsp_xbar_mux.sv                   ; yes             ; User SystemVerilog HDL File  ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/experiment2_rsp_xbar_mux.sv                   ; lib_experiment2 ;
; experiment2/synthesis/submodules/experiment2_rsp_xbar_demux_002.sv             ; yes             ; User SystemVerilog HDL File  ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/experiment2_rsp_xbar_demux_002.sv             ; lib_experiment2 ;
; experiment2/synthesis/submodules/experiment2_cmd_xbar_mux.sv                   ; yes             ; User SystemVerilog HDL File  ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/experiment2_cmd_xbar_mux.sv                   ; lib_experiment2 ;
; experiment2/synthesis/submodules/experiment2_cmd_xbar_demux_001.sv             ; yes             ; User SystemVerilog HDL File  ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/experiment2_cmd_xbar_demux_001.sv             ; lib_experiment2 ;
; experiment2/synthesis/submodules/experiment2_cmd_xbar_demux.sv                 ; yes             ; User SystemVerilog HDL File  ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/experiment2_cmd_xbar_demux.sv                 ; lib_experiment2 ;
; experiment2/synthesis/submodules/altera_reset_controller.v                     ; yes             ; User Verilog HDL File        ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/altera_reset_controller.v                     ; lib_experiment2 ;
; experiment2/synthesis/submodules/altera_reset_synchronizer.v                   ; yes             ; User Verilog HDL File        ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/altera_reset_synchronizer.v                   ; lib_experiment2 ;
; experiment2/synthesis/submodules/altera_merlin_burst_adapter.sv                ; yes             ; User SystemVerilog HDL File  ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/altera_merlin_burst_adapter.sv                ; lib_experiment2 ;
; experiment2/synthesis/submodules/experiment2_id_router_002.sv                  ; yes             ; User SystemVerilog HDL File  ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/experiment2_id_router_002.sv                  ; lib_experiment2 ;
; experiment2/synthesis/submodules/experiment2_id_router_001.sv                  ; yes             ; User SystemVerilog HDL File  ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/experiment2_id_router_001.sv                  ; lib_experiment2 ;
; experiment2/synthesis/submodules/experiment2_id_router.sv                      ; yes             ; User SystemVerilog HDL File  ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/experiment2_id_router.sv                      ; lib_experiment2 ;
; experiment2/synthesis/submodules/experiment2_addr_router_001.sv                ; yes             ; User SystemVerilog HDL File  ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/experiment2_addr_router_001.sv                ; lib_experiment2 ;
; experiment2/synthesis/submodules/experiment2_addr_router.sv                    ; yes             ; User SystemVerilog HDL File  ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/experiment2_addr_router.sv                    ; lib_experiment2 ;
; experiment2/synthesis/submodules/altera_avalon_sc_fifo.v                       ; yes             ; User Verilog HDL File        ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/altera_avalon_sc_fifo.v                       ; lib_experiment2 ;
; experiment2/synthesis/submodules/altera_merlin_slave_agent.sv                  ; yes             ; User SystemVerilog HDL File  ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/altera_merlin_slave_agent.sv                  ; lib_experiment2 ;
; experiment2/synthesis/submodules/altera_merlin_master_agent.sv                 ; yes             ; User SystemVerilog HDL File  ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/altera_merlin_master_agent.sv                 ; lib_experiment2 ;
; experiment2/synthesis/submodules/altera_merlin_slave_translator.sv             ; yes             ; User SystemVerilog HDL File  ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/altera_merlin_slave_translator.sv             ; lib_experiment2 ;
; experiment2/synthesis/submodules/altera_merlin_master_translator.sv            ; yes             ; User SystemVerilog HDL File  ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/altera_merlin_master_translator.sv            ; lib_experiment2 ;
; experiment2/synthesis/submodules/custom_counter_component.sv                   ; yes             ; User SystemVerilog HDL File  ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/custom_counter_component.sv                   ; lib_experiment2 ;
; experiment2/synthesis/submodules/custom_counter_unit.sv                        ; yes             ; User SystemVerilog HDL File  ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/custom_counter_unit.sv                        ; lib_experiment2 ;
; experiment2/synthesis/submodules/dual_port_ram_unit.sv                         ; yes             ; User Wizard-Generated File   ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/dual_port_ram_unit.sv                         ; lib_experiment2 ;
; experiment2/synthesis/submodules/experiment2_LED_GREEN_O.v                     ; yes             ; User Verilog HDL File        ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/experiment2_LED_GREEN_O.v                     ; lib_experiment2 ;
; experiment2/synthesis/submodules/experiment2_LED_RED_O.v                       ; yes             ; User Verilog HDL File        ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/experiment2_LED_RED_O.v                       ; lib_experiment2 ;
; experiment2/synthesis/submodules/experiment2_PUSH_BUTTON_I.v                   ; yes             ; User Verilog HDL File        ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/experiment2_PUSH_BUTTON_I.v                   ; lib_experiment2 ;
; experiment2/synthesis/submodules/experiment2_SWITCH_I.v                        ; yes             ; User Verilog HDL File        ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/experiment2_SWITCH_I.v                        ; lib_experiment2 ;
; experiment2/synthesis/submodules/experiment2_jtag_uart_0.v                     ; yes             ; User Verilog HDL File        ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/experiment2_jtag_uart_0.v                     ; lib_experiment2 ;
; experiment2/synthesis/submodules/experiment2_sram_0.v                          ; yes             ; User Verilog HDL File        ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/experiment2_sram_0.v                          ; lib_experiment2 ;
; experiment2/synthesis/submodules/experiment2_cpu_0_test_bench.v                ; yes             ; User Verilog HDL File        ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/experiment2_cpu_0_test_bench.v                ; lib_experiment2 ;
; experiment2/synthesis/submodules/experiment2_cpu_0_oci_test_bench.v            ; yes             ; User Verilog HDL File        ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/experiment2_cpu_0_oci_test_bench.v            ; lib_experiment2 ;
; experiment2/synthesis/submodules/experiment2_cpu_0.v                           ; yes             ; User Verilog HDL File        ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/experiment2_cpu_0.v                           ; lib_experiment2 ;
; experiment2/synthesis/submodules/experiment2_cpu_0_jtag_debug_module_wrapper.v ; yes             ; User Verilog HDL File        ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/experiment2_cpu_0_jtag_debug_module_wrapper.v ; lib_experiment2 ;
; experiment2/synthesis/submodules/experiment2_cpu_0_jtag_debug_module_sysclk.v  ; yes             ; User Verilog HDL File        ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/experiment2_cpu_0_jtag_debug_module_sysclk.v  ; lib_experiment2 ;
; experiment2/synthesis/submodules/experiment2_cpu_0_jtag_debug_module_tck.v     ; yes             ; User Verilog HDL File        ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/experiment2_cpu_0_jtag_debug_module_tck.v     ; lib_experiment2 ;
; altsyncram.tdf                                                                 ; yes             ; Megafunction                 ; /tools/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf                                                 ;                 ;
; stratix_ram_block.inc                                                          ; yes             ; Megafunction                 ; /tools/altera/12.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                          ;                 ;
; lpm_mux.inc                                                                    ; yes             ; Megafunction                 ; /tools/altera/12.0/quartus/libraries/megafunctions/lpm_mux.inc                                                    ;                 ;
; lpm_decode.inc                                                                 ; yes             ; Megafunction                 ; /tools/altera/12.0/quartus/libraries/megafunctions/lpm_decode.inc                                                 ;                 ;
; aglobal120.inc                                                                 ; yes             ; Megafunction                 ; /tools/altera/12.0/quartus/libraries/megafunctions/aglobal120.inc                                                 ;                 ;
; a_rdenreg.inc                                                                  ; yes             ; Megafunction                 ; /tools/altera/12.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                  ;                 ;
; altrom.inc                                                                     ; yes             ; Megafunction                 ; /tools/altera/12.0/quartus/libraries/megafunctions/altrom.inc                                                     ;                 ;
; altram.inc                                                                     ; yes             ; Megafunction                 ; /tools/altera/12.0/quartus/libraries/megafunctions/altram.inc                                                     ;                 ;
; altdpram.inc                                                                   ; yes             ; Megafunction                 ; /tools/altera/12.0/quartus/libraries/megafunctions/altdpram.inc                                                   ;                 ;
; db/altsyncram_hhg1.tdf                                                         ; yes             ; Auto-Generated Megafunction  ; /home/ECE/fahimr/Desktop/FINAL_eX2/db/altsyncram_hhg1.tdf                                                         ;                 ;
; db/altsyncram_ihg1.tdf                                                         ; yes             ; Auto-Generated Megafunction  ; /home/ECE/fahimr/Desktop/FINAL_eX2/db/altsyncram_ihg1.tdf                                                         ;                 ;
; db/altsyncram_ub82.tdf                                                         ; yes             ; Auto-Generated Megafunction  ; /home/ECE/fahimr/Desktop/FINAL_eX2/db/altsyncram_ub82.tdf                                                         ;                 ;
; db/altsyncram_e502.tdf                                                         ; yes             ; Auto-Generated Megafunction  ; /home/ECE/fahimr/Desktop/FINAL_eX2/db/altsyncram_e502.tdf                                                         ;                 ;
; altera_std_synchronizer.v                                                      ; yes             ; Megafunction                 ; /tools/altera/12.0/quartus/libraries/megafunctions/altera_std_synchronizer.v                                      ;                 ;
; sld_virtual_jtag_basic.v                                                       ; yes             ; Megafunction                 ; /tools/altera/12.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                       ;                 ;
; scfifo.tdf                                                                     ; yes             ; Megafunction                 ; /tools/altera/12.0/quartus/libraries/megafunctions/scfifo.tdf                                                     ;                 ;
; a_regfifo.inc                                                                  ; yes             ; Megafunction                 ; /tools/altera/12.0/quartus/libraries/megafunctions/a_regfifo.inc                                                  ;                 ;
; a_dpfifo.inc                                                                   ; yes             ; Megafunction                 ; /tools/altera/12.0/quartus/libraries/megafunctions/a_dpfifo.inc                                                   ;                 ;
; a_i2fifo.inc                                                                   ; yes             ; Megafunction                 ; /tools/altera/12.0/quartus/libraries/megafunctions/a_i2fifo.inc                                                   ;                 ;
; a_fffifo.inc                                                                   ; yes             ; Megafunction                 ; /tools/altera/12.0/quartus/libraries/megafunctions/a_fffifo.inc                                                   ;                 ;
; a_f2fifo.inc                                                                   ; yes             ; Megafunction                 ; /tools/altera/12.0/quartus/libraries/megafunctions/a_f2fifo.inc                                                   ;                 ;
; db/scfifo_1n21.tdf                                                             ; yes             ; Auto-Generated Megafunction  ; /home/ECE/fahimr/Desktop/FINAL_eX2/db/scfifo_1n21.tdf                                                             ;                 ;
; db/a_dpfifo_8t21.tdf                                                           ; yes             ; Auto-Generated Megafunction  ; /home/ECE/fahimr/Desktop/FINAL_eX2/db/a_dpfifo_8t21.tdf                                                           ;                 ;
; db/a_fefifo_7cf.tdf                                                            ; yes             ; Auto-Generated Megafunction  ; /home/ECE/fahimr/Desktop/FINAL_eX2/db/a_fefifo_7cf.tdf                                                            ;                 ;
; db/cntr_rj7.tdf                                                                ; yes             ; Auto-Generated Megafunction  ; /home/ECE/fahimr/Desktop/FINAL_eX2/db/cntr_rj7.tdf                                                                ;                 ;
; db/dpram_5h21.tdf                                                              ; yes             ; Auto-Generated Megafunction  ; /home/ECE/fahimr/Desktop/FINAL_eX2/db/dpram_5h21.tdf                                                              ;                 ;
; db/altsyncram_9tl1.tdf                                                         ; yes             ; Auto-Generated Megafunction  ; /home/ECE/fahimr/Desktop/FINAL_eX2/db/altsyncram_9tl1.tdf                                                         ;                 ;
; db/cntr_fjb.tdf                                                                ; yes             ; Auto-Generated Megafunction  ; /home/ECE/fahimr/Desktop/FINAL_eX2/db/cntr_fjb.tdf                                                                ;                 ;
; alt_jtag_atlantic.v                                                            ; yes             ; Encrypted Megafunction       ; /tools/altera/12.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                            ;                 ;
; db/altsyncram_vq92.tdf                                                         ; yes             ; Auto-Generated Megafunction  ; /home/ECE/fahimr/Desktop/FINAL_eX2/db/altsyncram_vq92.tdf                                                         ;                 ;
; sld_hub.vhd                                                                    ; yes             ; Encrypted Megafunction       ; /tools/altera/12.0/quartus/libraries/megafunctions/sld_hub.vhd                                                    ;                 ;
; sld_rom_sr.vhd                                                                 ; yes             ; Encrypted Megafunction       ; /tools/altera/12.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                 ;                 ;
+--------------------------------------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------+


+---------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                         ;
+---------------------------------------------+-----------------------+
; Resource                                    ; Usage                 ;
+---------------------------------------------+-----------------------+
; Estimated Total logic elements              ; 2,195                 ;
;                                             ;                       ;
; Total combinational functions               ; 1910                  ;
; Logic element usage by number of LUT inputs ;                       ;
;     -- 4 input functions                    ; 872                   ;
;     -- 3 input functions                    ; 677                   ;
;     -- <=2 input functions                  ; 361                   ;
;                                             ;                       ;
; Logic elements by mode                      ;                       ;
;     -- normal mode                          ; 1672                  ;
;     -- arithmetic mode                      ; 238                   ;
;                                             ;                       ;
; Total registers                             ; 1233                  ;
;     -- Dedicated logic registers            ; 1233                  ;
;     -- I/O registers                        ; 0                     ;
;                                             ;                       ;
; I/O pins                                    ; 89                    ;
; Total memory bits                           ; 19456                 ;
; Maximum fan-out node                        ; clock_50_i_clk_in_clk ;
; Maximum fan-out                             ; 1199                  ;
; Total fan-out                               ; 12964                 ;
; Average fan-out                             ; 3.85                  ;
+---------------------------------------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                         ; Library Name ;
+-------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |experiment2                                                                                                            ; 1910 (1)          ; 1233 (0)     ; 19456       ; 0            ; 0       ; 0         ; 89   ; 0            ; |experiment2                                                                                                                                                                                                                                                                                                                                ;              ;
;    |altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|                   ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                               ;              ;
;    |altera_avalon_sc_fifo:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo| ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|altera_avalon_sc_fifo:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                             ;              ;
;    |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|             ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                         ;              ;
;    |altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                            ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                        ;              ;
;    |altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                              ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                          ;              ;
;    |altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                          ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                      ;              ;
;    |altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|                  ; 20 (20)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                              ;              ;
;    |altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                               ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                           ;              ;
;    |altera_merlin_master_agent:cpu_0_data_master_translator_avalon_universal_master_0_agent|                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|altera_merlin_master_agent:cpu_0_data_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                                                        ;              ;
;    |altera_merlin_master_translator:cpu_0_data_master_translator|                                                       ; 10 (10)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|altera_merlin_master_translator:cpu_0_data_master_translator                                                                                                                                                                                                                                                                   ;              ;
;    |altera_merlin_master_translator:cpu_0_instruction_master_translator|                                                ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|altera_merlin_master_translator:cpu_0_instruction_master_translator                                                                                                                                                                                                                                                            ;              ;
;    |altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|                        ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                    ;              ;
;    |altera_merlin_slave_agent:push_button_i_s1_translator_avalon_universal_slave_0_agent|                               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|altera_merlin_slave_agent:push_button_i_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                           ;              ;
;    |altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|                       ; 18 (10)           ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                   ;              ;
;       |altera_merlin_burst_uncompressor:uncompressor|                                                                   ; 8 (8)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                     ;              ;
;    |altera_merlin_slave_agent:switch_i_s1_translator_avalon_universal_slave_0_agent|                                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|altera_merlin_slave_agent:switch_i_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                ;              ;
;    |altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator|                                                  ; 14 (14)           ; 36 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator                                                                                                                                                                                                                                                              ;              ;
;    |altera_merlin_slave_translator:custom_counter_component_0_avalon_slave_0_translator|                                ; 4 (4)             ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|altera_merlin_slave_translator:custom_counter_component_0_avalon_slave_0_translator                                                                                                                                                                                                                                            ;              ;
;    |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                            ; 10 (10)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                        ;              ;
;    |altera_merlin_slave_translator:led_green_o_s1_translator|                                                           ; 11 (11)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|altera_merlin_slave_translator:led_green_o_s1_translator                                                                                                                                                                                                                                                                       ;              ;
;    |altera_merlin_slave_translator:led_red_o_s1_translator|                                                             ; 12 (12)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|altera_merlin_slave_translator:led_red_o_s1_translator                                                                                                                                                                                                                                                                         ;              ;
;    |altera_merlin_slave_translator:push_button_i_s1_translator|                                                         ; 7 (7)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|altera_merlin_slave_translator:push_button_i_s1_translator                                                                                                                                                                                                                                                                     ;              ;
;    |altera_merlin_slave_translator:switch_i_s1_translator|                                                              ; 6 (6)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|altera_merlin_slave_translator:switch_i_s1_translator                                                                                                                                                                                                                                                                          ;              ;
;    |altera_merlin_width_adapter:width_adapter_001|                                                                      ; 23 (23)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|altera_merlin_width_adapter:width_adapter_001                                                                                                                                                                                                                                                                                  ;              ;
;    |altera_merlin_width_adapter:width_adapter|                                                                          ; 24 (24)           ; 39 (39)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|altera_merlin_width_adapter:width_adapter                                                                                                                                                                                                                                                                                      ;              ;
;    |altera_reset_controller:rst_controller|                                                                             ; 1 (1)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                         ;              ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                              ;              ;
;    |custom_counter_component:custom_counter_component_0|                                                                ; 248 (40)          ; 164 (55)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|custom_counter_component:custom_counter_component_0                                                                                                                                                                                                                                                                            ;              ;
;       |custom_counter_unit:custom_counter_unit_inst|                                                                    ; 208 (208)         ; 109 (109)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|custom_counter_component:custom_counter_component_0|custom_counter_unit:custom_counter_unit_inst                                                                                                                                                                                                                               ;              ;
;       |dual_port_ram_unit:dual_port_ram_unit_inst|                                                                      ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|custom_counter_component:custom_counter_component_0|dual_port_ram_unit:dual_port_ram_unit_inst                                                                                                                                                                                                                                 ;              ;
;          |altsyncram:altsyncram_component|                                                                              ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|custom_counter_component:custom_counter_component_0|dual_port_ram_unit:dual_port_ram_unit_inst|altsyncram:altsyncram_component                                                                                                                                                                                                 ;              ;
;             |altsyncram_vq92:auto_generated|                                                                            ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|custom_counter_component:custom_counter_component_0|dual_port_ram_unit:dual_port_ram_unit_inst|altsyncram:altsyncram_component|altsyncram_vq92:auto_generated                                                                                                                                                                  ;              ;
;    |experiment2_LED_GREEN_O:led_green_o|                                                                                ; 11 (11)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_LED_GREEN_O:led_green_o                                                                                                                                                                                                                                                                                            ;              ;
;    |experiment2_LED_RED_O:led_red_o|                                                                                    ; 20 (20)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_LED_RED_O:led_red_o                                                                                                                                                                                                                                                                                                ;              ;
;    |experiment2_PUSH_BUTTON_I:push_button_i|                                                                            ; 15 (15)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_PUSH_BUTTON_I:push_button_i                                                                                                                                                                                                                                                                                        ;              ;
;    |experiment2_SWITCH_I:switch_i|                                                                                      ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_SWITCH_I:switch_i                                                                                                                                                                                                                                                                                                  ;              ;
;    |experiment2_addr_router:addr_router|                                                                                ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_addr_router:addr_router                                                                                                                                                                                                                                                                                            ;              ;
;    |experiment2_addr_router_001:addr_router_001|                                                                        ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_addr_router_001:addr_router_001                                                                                                                                                                                                                                                                                    ;              ;
;    |experiment2_cmd_xbar_demux:cmd_xbar_demux|                                                                          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                                                                                                                      ;              ;
;    |experiment2_cmd_xbar_demux:rsp_xbar_demux_001|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_cmd_xbar_demux:rsp_xbar_demux_001                                                                                                                                                                                                                                                                                  ;              ;
;    |experiment2_cmd_xbar_demux:rsp_xbar_demux|                                                                          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_cmd_xbar_demux:rsp_xbar_demux                                                                                                                                                                                                                                                                                      ;              ;
;    |experiment2_cmd_xbar_demux_001:cmd_xbar_demux_001|                                                                  ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                                                                                                                                                                                                                              ;              ;
;    |experiment2_cmd_xbar_mux:cmd_xbar_mux_001|                                                                          ; 61 (57)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_cmd_xbar_mux:cmd_xbar_mux_001                                                                                                                                                                                                                                                                                      ;              ;
;       |altera_merlin_arbitrator:arb|                                                                                    ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                         ;              ;
;    |experiment2_cmd_xbar_mux:cmd_xbar_mux|                                                                              ; 53 (49)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                                                                                                                                          ;              ;
;       |altera_merlin_arbitrator:arb|                                                                                    ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                             ;              ;
;    |experiment2_cpu_0:cpu_0|                                                                                            ; 881 (654)         ; 498 (313)    ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_cpu_0:cpu_0                                                                                                                                                                                                                                                                                                        ;              ;
;       |experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|                                                     ; 227 (31)          ; 184 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci                                                                                                                                                                                                                                            ;              ;
;          |experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|                  ; 92 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper                                                                                                                                                ;              ;
;             |experiment2_cpu_0_jtag_debug_module_sysclk:the_experiment2_cpu_0_jtag_debug_module_sysclk|                 ; 6 (6)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_sysclk:the_experiment2_cpu_0_jtag_debug_module_sysclk                                                      ;              ;
;                |altera_std_synchronizer:the_altera_std_synchronizer2|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_sysclk:the_experiment2_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;              ;
;                |altera_std_synchronizer:the_altera_std_synchronizer3|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_sysclk:the_experiment2_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;              ;
;             |experiment2_cpu_0_jtag_debug_module_tck:the_experiment2_cpu_0_jtag_debug_module_tck|                       ; 82 (82)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_tck:the_experiment2_cpu_0_jtag_debug_module_tck                                                            ;              ;
;                |altera_std_synchronizer:the_altera_std_synchronizer1|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_tck:the_experiment2_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ;              ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                    ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_tck:the_experiment2_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer        ;              ;
;             |sld_virtual_jtag_basic:experiment2_cpu_0_jtag_debug_module_phy|                                            ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:experiment2_cpu_0_jtag_debug_module_phy                                                                                 ;              ;
;          |experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|                                    ; 10 (10)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg                                                                                                                                                                  ;              ;
;          |experiment2_cpu_0_nios2_oci_break:the_experiment2_cpu_0_nios2_oci_break|                                      ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_break:the_experiment2_cpu_0_nios2_oci_break                                                                                                                                                                    ;              ;
;          |experiment2_cpu_0_nios2_oci_debug:the_experiment2_cpu_0_nios2_oci_debug|                                      ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_debug:the_experiment2_cpu_0_nios2_oci_debug                                                                                                                                                                    ;              ;
;          |experiment2_cpu_0_nios2_ocimem:the_experiment2_cpu_0_nios2_ocimem|                                            ; 53 (53)           ; 44 (44)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_ocimem:the_experiment2_cpu_0_nios2_ocimem                                                                                                                                                                          ;              ;
;             |experiment2_cpu_0_ociram_lpm_dram_bdp_component_module:experiment2_cpu_0_ociram_lpm_dram_bdp_component|    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_ocimem:the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component_module:experiment2_cpu_0_ociram_lpm_dram_bdp_component                                                                   ;              ;
;                |altsyncram:the_altsyncram|                                                                              ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_ocimem:the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component_module:experiment2_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                         ;              ;
;                   |altsyncram_ub82:auto_generated|                                                                      ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_ocimem:the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component_module:experiment2_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_ub82:auto_generated          ;              ;
;       |experiment2_cpu_0_register_bank_a_module:experiment2_cpu_0_register_bank_a|                                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_cpu_0:cpu_0|experiment2_cpu_0_register_bank_a_module:experiment2_cpu_0_register_bank_a                                                                                                                                                                                                                             ;              ;
;          |altsyncram:the_altsyncram|                                                                                    ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_cpu_0:cpu_0|experiment2_cpu_0_register_bank_a_module:experiment2_cpu_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                   ;              ;
;             |altsyncram_hhg1:auto_generated|                                                                            ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_cpu_0:cpu_0|experiment2_cpu_0_register_bank_a_module:experiment2_cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_hhg1:auto_generated                                                                                                                                                                    ;              ;
;       |experiment2_cpu_0_register_bank_b_module:experiment2_cpu_0_register_bank_b|                                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_cpu_0:cpu_0|experiment2_cpu_0_register_bank_b_module:experiment2_cpu_0_register_bank_b                                                                                                                                                                                                                             ;              ;
;          |altsyncram:the_altsyncram|                                                                                    ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_cpu_0:cpu_0|experiment2_cpu_0_register_bank_b_module:experiment2_cpu_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                   ;              ;
;             |altsyncram_ihg1:auto_generated|                                                                            ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_cpu_0:cpu_0|experiment2_cpu_0_register_bank_b_module:experiment2_cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_ihg1:auto_generated                                                                                                                                                                    ;              ;
;       |experiment2_cpu_0_test_bench:the_experiment2_cpu_0_test_bench|                                                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_cpu_0:cpu_0|experiment2_cpu_0_test_bench:the_experiment2_cpu_0_test_bench                                                                                                                                                                                                                                          ;              ;
;    |experiment2_jtag_uart_0:jtag_uart_0|                                                                                ; 141 (37)          ; 112 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                            ;              ;
;       |alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic|                                                     ; 53 (53)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                ;              ;
;       |experiment2_jtag_uart_0_scfifo_r:the_experiment2_jtag_uart_0_scfifo_r|                                           ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_r:the_experiment2_jtag_uart_0_scfifo_r                                                                                                                                                                                                                      ;              ;
;          |scfifo:rfifo|                                                                                                 ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_r:the_experiment2_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                         ;              ;
;             |scfifo_1n21:auto_generated|                                                                                ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_r:the_experiment2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated                                                                                                                                                                              ;              ;
;                |a_dpfifo_8t21:dpfifo|                                                                                   ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_r:the_experiment2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo                                                                                                                                                         ;              ;
;                   |a_fefifo_7cf:fifo_state|                                                                             ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_r:the_experiment2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                 ;              ;
;                      |cntr_rj7:count_usedw|                                                                             ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_r:the_experiment2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                                                                                                            ;              ;
;                   |cntr_fjb:rd_ptr_count|                                                                               ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_r:the_experiment2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count                                                                                                                                   ;              ;
;                   |cntr_fjb:wr_ptr|                                                                                     ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_r:the_experiment2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr                                                                                                                                         ;              ;
;                   |dpram_5h21:FIFOram|                                                                                  ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_r:the_experiment2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram                                                                                                                                      ;              ;
;                      |altsyncram_9tl1:altsyncram2|                                                                      ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_r:the_experiment2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2                                                                                                          ;              ;
;       |experiment2_jtag_uart_0_scfifo_w:the_experiment2_jtag_uart_0_scfifo_w|                                           ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_w:the_experiment2_jtag_uart_0_scfifo_w                                                                                                                                                                                                                      ;              ;
;          |scfifo:wfifo|                                                                                                 ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_w:the_experiment2_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                         ;              ;
;             |scfifo_1n21:auto_generated|                                                                                ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_w:the_experiment2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated                                                                                                                                                                              ;              ;
;                |a_dpfifo_8t21:dpfifo|                                                                                   ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_w:the_experiment2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo                                                                                                                                                         ;              ;
;                   |a_fefifo_7cf:fifo_state|                                                                             ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_w:the_experiment2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                 ;              ;
;                      |cntr_rj7:count_usedw|                                                                             ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_w:the_experiment2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                                                                                                            ;              ;
;                   |cntr_fjb:rd_ptr_count|                                                                               ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_w:the_experiment2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count                                                                                                                                   ;              ;
;                   |cntr_fjb:wr_ptr|                                                                                     ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_w:the_experiment2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr                                                                                                                                         ;              ;
;                   |dpram_5h21:FIFOram|                                                                                  ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_w:the_experiment2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram                                                                                                                                      ;              ;
;                      |altsyncram_9tl1:altsyncram2|                                                                      ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_w:the_experiment2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2                                                                                                          ;              ;
;    |experiment2_rsp_xbar_mux:rsp_xbar_mux|                                                                              ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                                                                                                                                          ;              ;
;    |experiment2_rsp_xbar_mux_001:rsp_xbar_mux_001|                                                                      ; 84 (84)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                                                                                                                                                                                                                                  ;              ;
;    |experiment2_sram_0:sram_0|                                                                                          ; 5 (5)             ; 58 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_sram_0:sram_0                                                                                                                                                                                                                                                                                                      ;              ;
;    |sld_hub:auto_hub|                                                                                                   ; 122 (81)          ; 76 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                               ;              ;
;       |sld_rom_sr:hub_info_reg|                                                                                         ; 24 (24)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_hub:auto_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                                       ;              ;
;       |sld_shadow_jsm:shadow_jsm|                                                                                       ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                                     ;              ;
+-------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-----------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-----------------------------------------------+
; custom_counter_component:custom_counter_component_0|dual_port_ram_unit:dual_port_ram_unit_inst|altsyncram:altsyncram_component|altsyncram_vq92:auto_generated|ALTSYNCRAM                                                                                                                                                         ; AUTO ; True Dual Port   ; 512          ; 16           ; 512          ; 16           ; 8192 ; None                                          ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_ocimem:the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component_module:experiment2_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_ub82:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192 ; experiment2_cpu_0_ociram_default_contents.mif ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_register_bank_a_module:experiment2_cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_hhg1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; experiment2_cpu_0_rf_ram_a.mif                ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_register_bank_b_module:experiment2_cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_ihg1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; experiment2_cpu_0_rf_ram_b.mif                ;
; experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_r:the_experiment2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM                                                                                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None                                          ;
; experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_w:the_experiment2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM                                                                                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                       ;
+--------+---------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                 ; IP Include File                                                                                        ;
+--------+---------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Altera ; altera_avalon_sc_fifo           ; 12.0    ; N/A          ; N/A          ; |experiment2|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                   ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/altera_avalon_sc_fifo.v            ;
; Altera ; altera_avalon_sc_fifo           ; 12.0    ; N/A          ; N/A          ; |experiment2|altera_avalon_sc_fifo:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/altera_avalon_sc_fifo.v            ;
; Altera ; altera_avalon_sc_fifo           ; 12.0    ; N/A          ; N/A          ; |experiment2|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo             ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/altera_avalon_sc_fifo.v            ;
; Altera ; altera_avalon_sc_fifo           ; 12.0    ; N/A          ; N/A          ; |experiment2|altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                            ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/altera_avalon_sc_fifo.v            ;
; Altera ; altera_avalon_sc_fifo           ; 12.0    ; N/A          ; N/A          ; |experiment2|altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                              ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/altera_avalon_sc_fifo.v            ;
; Altera ; altera_avalon_sc_fifo           ; 12.0    ; N/A          ; N/A          ; |experiment2|altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                          ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/altera_avalon_sc_fifo.v            ;
; Altera ; altera_avalon_sc_fifo           ; 12.0    ; N/A          ; N/A          ; |experiment2|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                  ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/altera_avalon_sc_fifo.v            ;
; Altera ; altera_avalon_sc_fifo           ; 12.0    ; N/A          ; N/A          ; |experiment2|altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                               ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/altera_avalon_sc_fifo.v            ;
; Altera ; altera_merlin_burst_adapter     ; 12.0    ; N/A          ; N/A          ; |experiment2|altera_merlin_burst_adapter:burst_adapter                                                                          ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/altera_merlin_burst_adapter.sv     ;
; Altera ; altera_merlin_master_agent      ; 12.0    ; N/A          ; N/A          ; |experiment2|altera_merlin_master_agent:cpu_0_data_master_translator_avalon_universal_master_0_agent                            ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/altera_merlin_master_agent.sv      ;
; Altera ; altera_merlin_master_agent      ; 12.0    ; N/A          ; N/A          ; |experiment2|altera_merlin_master_agent:cpu_0_instruction_master_translator_avalon_universal_master_0_agent                     ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/altera_merlin_master_agent.sv      ;
; Altera ; altera_merlin_master_translator ; 12.0    ; N/A          ; N/A          ; |experiment2|altera_merlin_master_translator:cpu_0_data_master_translator                                                       ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/altera_merlin_master_translator.sv ;
; Altera ; altera_merlin_master_translator ; 12.0    ; N/A          ; N/A          ; |experiment2|altera_merlin_master_translator:cpu_0_instruction_master_translator                                                ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/altera_merlin_master_translator.sv ;
; Altera ; altera_merlin_slave_agent       ; 12.0    ; N/A          ; N/A          ; |experiment2|altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent                        ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/altera_merlin_slave_agent.sv       ;
; Altera ; altera_merlin_slave_agent       ; 12.0    ; N/A          ; N/A          ; |experiment2|altera_merlin_slave_agent:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent      ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/altera_merlin_slave_agent.sv       ;
; Altera ; altera_merlin_slave_agent       ; 12.0    ; N/A          ; N/A          ; |experiment2|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent                  ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/altera_merlin_slave_agent.sv       ;
; Altera ; altera_merlin_slave_agent       ; 12.0    ; N/A          ; N/A          ; |experiment2|altera_merlin_slave_agent:led_green_o_s1_translator_avalon_universal_slave_0_agent                                 ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/altera_merlin_slave_agent.sv       ;
; Altera ; altera_merlin_slave_agent       ; 12.0    ; N/A          ; N/A          ; |experiment2|altera_merlin_slave_agent:led_red_o_s1_translator_avalon_universal_slave_0_agent                                   ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/altera_merlin_slave_agent.sv       ;
; Altera ; altera_merlin_slave_agent       ; 12.0    ; N/A          ; N/A          ; |experiment2|altera_merlin_slave_agent:push_button_i_s1_translator_avalon_universal_slave_0_agent                               ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/altera_merlin_slave_agent.sv       ;
; Altera ; altera_merlin_slave_agent       ; 12.0    ; N/A          ; N/A          ; |experiment2|altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent                       ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/altera_merlin_slave_agent.sv       ;
; Altera ; altera_merlin_slave_agent       ; 12.0    ; N/A          ; N/A          ; |experiment2|altera_merlin_slave_agent:switch_i_s1_translator_avalon_universal_slave_0_agent                                    ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/altera_merlin_slave_agent.sv       ;
; Altera ; altera_merlin_slave_translator  ; 12.0    ; N/A          ; N/A          ; |experiment2|altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator                                                  ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/altera_merlin_slave_translator.sv  ;
; Altera ; altera_merlin_slave_translator  ; 12.0    ; N/A          ; N/A          ; |experiment2|altera_merlin_slave_translator:custom_counter_component_0_avalon_slave_0_translator                                ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/altera_merlin_slave_translator.sv  ;
; Altera ; altera_merlin_slave_translator  ; 12.0    ; N/A          ; N/A          ; |experiment2|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                            ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/altera_merlin_slave_translator.sv  ;
; Altera ; altera_merlin_slave_translator  ; 12.0    ; N/A          ; N/A          ; |experiment2|altera_merlin_slave_translator:led_green_o_s1_translator                                                           ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/altera_merlin_slave_translator.sv  ;
; Altera ; altera_merlin_slave_translator  ; 12.0    ; N/A          ; N/A          ; |experiment2|altera_merlin_slave_translator:led_red_o_s1_translator                                                             ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/altera_merlin_slave_translator.sv  ;
; Altera ; altera_merlin_slave_translator  ; 12.0    ; N/A          ; N/A          ; |experiment2|altera_merlin_slave_translator:push_button_i_s1_translator                                                         ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/altera_merlin_slave_translator.sv  ;
; Altera ; altera_merlin_slave_translator  ; 12.0    ; N/A          ; N/A          ; |experiment2|altera_merlin_slave_translator:sram_0_avalon_sram_slave_translator                                                 ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/altera_merlin_slave_translator.sv  ;
; Altera ; altera_merlin_slave_translator  ; 12.0    ; N/A          ; N/A          ; |experiment2|altera_merlin_slave_translator:switch_i_s1_translator                                                              ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/altera_merlin_slave_translator.sv  ;
; Altera ; altera_merlin_width_adapter     ; 12.0    ; N/A          ; N/A          ; |experiment2|altera_merlin_width_adapter:width_adapter                                                                          ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/altera_merlin_width_adapter.sv     ;
; Altera ; altera_merlin_width_adapter     ; 12.0    ; N/A          ; N/A          ; |experiment2|altera_merlin_width_adapter:width_adapter_001                                                                      ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/altera_merlin_width_adapter.sv     ;
; Altera ; altera_reset_controller         ; 12.0    ; N/A          ; N/A          ; |experiment2|altera_reset_controller:rst_controller                                                                             ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/altera_reset_controller.v          ;
; Altera ; ALTSYNCRAM                      ; N/A     ; N/A          ; N/A          ; |experiment2|custom_counter_component:custom_counter_component_0|dual_port_ram_unit:dual_port_ram_unit_inst                     ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/dual_port_ram_unit.sv              ;
; Altera ; altera_avalon_pio               ; 12.0    ; N/A          ; N/A          ; |experiment2|experiment2_LED_GREEN_O:led_green_o                                                                                ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/experiment2_LED_GREEN_O.v          ;
; Altera ; altera_avalon_pio               ; 12.0    ; N/A          ; N/A          ; |experiment2|experiment2_LED_RED_O:led_red_o                                                                                    ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/experiment2_LED_RED_O.v            ;
; Altera ; altera_avalon_pio               ; 12.0    ; N/A          ; N/A          ; |experiment2|experiment2_PUSH_BUTTON_I:push_button_i                                                                            ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/experiment2_PUSH_BUTTON_I.v        ;
; Altera ; altera_avalon_pio               ; 12.0    ; N/A          ; N/A          ; |experiment2|experiment2_SWITCH_I:switch_i                                                                                      ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/experiment2_SWITCH_I.v             ;
; Altera ; altera_merlin_router            ; 12.0    ; N/A          ; N/A          ; |experiment2|experiment2_addr_router:addr_router                                                                                ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/experiment2_addr_router.sv         ;
; Altera ; altera_merlin_router            ; 12.0    ; N/A          ; N/A          ; |experiment2|experiment2_addr_router_001:addr_router_001                                                                        ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/experiment2_addr_router_001.sv     ;
; Altera ; altera_merlin_demultiplexer     ; 12.0    ; N/A          ; N/A          ; |experiment2|experiment2_cmd_xbar_demux:cmd_xbar_demux                                                                          ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/experiment2_cmd_xbar_demux.sv      ;
; Altera ; altera_merlin_demultiplexer     ; 12.0    ; N/A          ; N/A          ; |experiment2|experiment2_cmd_xbar_demux:rsp_xbar_demux                                                                          ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/experiment2_cmd_xbar_demux.sv      ;
; Altera ; altera_merlin_demultiplexer     ; 12.0    ; N/A          ; N/A          ; |experiment2|experiment2_cmd_xbar_demux:rsp_xbar_demux_001                                                                      ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/experiment2_cmd_xbar_demux.sv      ;
; Altera ; altera_merlin_demultiplexer     ; 12.0    ; N/A          ; N/A          ; |experiment2|experiment2_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                  ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/experiment2_cmd_xbar_demux_001.sv  ;
; Altera ; altera_merlin_multiplexer       ; 12.0    ; N/A          ; N/A          ; |experiment2|experiment2_cmd_xbar_mux:cmd_xbar_mux                                                                              ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/experiment2_cmd_xbar_mux.sv        ;
; Altera ; altera_merlin_multiplexer       ; 12.0    ; N/A          ; N/A          ; |experiment2|experiment2_cmd_xbar_mux:cmd_xbar_mux_001                                                                          ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/experiment2_cmd_xbar_mux.sv        ;
; Altera ; altera_nios2_qsys               ; 12.0    ; N/A          ; N/A          ; |experiment2|experiment2_cpu_0:cpu_0                                                                                            ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/experiment2_cpu_0.v                ;
; Altera ; altera_merlin_router            ; 12.0    ; N/A          ; N/A          ; |experiment2|experiment2_id_router:id_router                                                                                    ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/experiment2_id_router.sv           ;
; Altera ; altera_merlin_router            ; 12.0    ; N/A          ; N/A          ; |experiment2|experiment2_id_router_001:id_router_001                                                                            ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/experiment2_id_router_001.sv       ;
; Altera ; altera_merlin_router            ; 12.0    ; N/A          ; N/A          ; |experiment2|experiment2_id_router_002:id_router_002                                                                            ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/experiment2_id_router_002.sv       ;
; Altera ; altera_merlin_router            ; 12.0    ; N/A          ; N/A          ; |experiment2|experiment2_id_router_002:id_router_003                                                                            ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/experiment2_id_router_002.sv       ;
; Altera ; altera_merlin_router            ; 12.0    ; N/A          ; N/A          ; |experiment2|experiment2_id_router_002:id_router_004                                                                            ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/experiment2_id_router_002.sv       ;
; Altera ; altera_merlin_router            ; 12.0    ; N/A          ; N/A          ; |experiment2|experiment2_id_router_002:id_router_005                                                                            ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/experiment2_id_router_002.sv       ;
; Altera ; altera_merlin_router            ; 12.0    ; N/A          ; N/A          ; |experiment2|experiment2_id_router_002:id_router_006                                                                            ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/experiment2_id_router_002.sv       ;
; Altera ; altera_merlin_router            ; 12.0    ; N/A          ; N/A          ; |experiment2|experiment2_id_router_002:id_router_007                                                                            ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/experiment2_id_router_002.sv       ;
; Altera ; altera_irq_mapper               ; 12.0    ; N/A          ; N/A          ; |experiment2|experiment2_irq_mapper:irq_mapper                                                                                  ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/experiment2_irq_mapper.sv          ;
; Altera ; altera_avalon_jtag_uart         ; 12.0    ; N/A          ; N/A          ; |experiment2|experiment2_jtag_uart_0:jtag_uart_0                                                                                ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/experiment2_jtag_uart_0.v          ;
; Altera ; altera_merlin_demultiplexer     ; 12.0    ; N/A          ; N/A          ; |experiment2|experiment2_rsp_xbar_demux_002:rsp_xbar_demux_002                                                                  ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/experiment2_rsp_xbar_demux_002.sv  ;
; Altera ; altera_merlin_demultiplexer     ; 12.0    ; N/A          ; N/A          ; |experiment2|experiment2_rsp_xbar_demux_002:rsp_xbar_demux_003                                                                  ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/experiment2_rsp_xbar_demux_002.sv  ;
; Altera ; altera_merlin_demultiplexer     ; 12.0    ; N/A          ; N/A          ; |experiment2|experiment2_rsp_xbar_demux_002:rsp_xbar_demux_004                                                                  ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/experiment2_rsp_xbar_demux_002.sv  ;
; Altera ; altera_merlin_demultiplexer     ; 12.0    ; N/A          ; N/A          ; |experiment2|experiment2_rsp_xbar_demux_002:rsp_xbar_demux_005                                                                  ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/experiment2_rsp_xbar_demux_002.sv  ;
; Altera ; altera_merlin_demultiplexer     ; 12.0    ; N/A          ; N/A          ; |experiment2|experiment2_rsp_xbar_demux_002:rsp_xbar_demux_006                                                                  ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/experiment2_rsp_xbar_demux_002.sv  ;
; Altera ; altera_merlin_demultiplexer     ; 12.0    ; N/A          ; N/A          ; |experiment2|experiment2_rsp_xbar_demux_002:rsp_xbar_demux_007                                                                  ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/experiment2_rsp_xbar_demux_002.sv  ;
; Altera ; altera_merlin_multiplexer       ; 12.0    ; N/A          ; N/A          ; |experiment2|experiment2_rsp_xbar_mux:rsp_xbar_mux                                                                              ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/experiment2_rsp_xbar_mux.sv        ;
; Altera ; altera_merlin_multiplexer       ; 12.0    ; N/A          ; N/A          ; |experiment2|experiment2_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                      ; /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2/synthesis/submodules/experiment2_rsp_xbar_mux_001.sv    ;
+--------+---------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |experiment2|experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_tck:the_experiment2_cpu_0_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                         ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                         ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                         ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                         ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                         ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                         ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                          ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_tck:the_experiment2_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_tck:the_experiment2_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]        ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_tck:the_experiment2_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_tck:the_experiment2_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1         ; yes                                                              ; yes                                        ;
; experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_sysclk:the_experiment2_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; yes                                                              ; yes                                        ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_sysclk:the_experiment2_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_sysclk:the_experiment2_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; yes                                                              ; yes                                        ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_sysclk:the_experiment2_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                  ; Reason for Removal                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_itrace:the_experiment2_cpu_0_nios2_oci_itrace|itm[0..35]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                ;
; experiment2_cmd_xbar_mux:cmd_xbar_mux_001|locked[0,1]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; experiment2_cmd_xbar_mux:cmd_xbar_mux|locked[0,1]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_translator:push_button_i_s1_translator|av_chipselect_pre                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_translator:led_red_o_s1_translator|av_readdata_pre[18..31]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_translator:led_red_o_s1_translator|av_chipselect_pre                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_translator:led_green_o_s1_translator|av_readdata_pre[9..31]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_translator:led_green_o_s1_translator|av_chipselect_pre                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_translator:custom_counter_component_0_avalon_slave_0_translator|av_chipselect_pre                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator|av_chipselect_pre                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; experiment2_PUSH_BUTTON_I:push_button_i|readdata[4..31]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; experiment2_SWITCH_I:switch_i|readdata[17..31]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; experiment2_cpu_0:cpu_0|W_ienable_reg[3..31]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; experiment2_cpu_0:cpu_0|W_ipending_reg[3..31]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; experiment2_cpu_0:cpu_0|R_ctrl_custom                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|trc_im_addr[0..6]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|trc_wrap                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_dbrk:the_experiment2_cpu_0_nios2_oci_dbrk|dbrk_goto1                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_dbrk:the_experiment2_cpu_0_nios2_oci_dbrk|dbrk_break_pulse                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_dbrk:the_experiment2_cpu_0_nios2_oci_dbrk|dbrk_goto0                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_xbrk:the_experiment2_cpu_0_nios2_oci_xbrk|xbrk_break                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_translator:switch_i_s1_translator|av_readdata_pre[17..31]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[4..31]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; experiment2_cpu_0:cpu_0|W_control_rd_data[3..31]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|trc_jtag_addr[0..16]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                ;
; experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                           ; Merged with altera_merlin_slave_translator:switch_i_s1_translator|waitrequest_reset_override                                                                                                                                                                                               ;
; altera_merlin_slave_translator:switch_i_s1_translator|waitrequest_reset_override                                                                                                                                                                                               ; Merged with altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                             ;
; altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                             ; Merged with altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator|waitrequest_reset_override                                                                                                                                                                                   ;
; altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator|waitrequest_reset_override                                                                                                                                                                                   ; Merged with altera_merlin_slave_translator:sram_0_avalon_sram_slave_translator|waitrequest_reset_override                                                                                                                                                                                  ;
; altera_merlin_slave_translator:sram_0_avalon_sram_slave_translator|waitrequest_reset_override                                                                                                                                                                                  ; Merged with altera_merlin_slave_translator:custom_counter_component_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                                                                                                 ;
; altera_merlin_slave_translator:custom_counter_component_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                                                                                                 ; Merged with altera_merlin_slave_translator:led_green_o_s1_translator|waitrequest_reset_override                                                                                                                                                                                            ;
; altera_merlin_slave_translator:led_green_o_s1_translator|waitrequest_reset_override                                                                                                                                                                                            ; Merged with altera_merlin_slave_translator:led_red_o_s1_translator|waitrequest_reset_override                                                                                                                                                                                              ;
; altera_merlin_slave_translator:led_red_o_s1_translator|waitrequest_reset_override                                                                                                                                                                                              ; Merged with altera_merlin_slave_translator:push_button_i_s1_translator|waitrequest_reset_override                                                                                                                                                                                          ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[3]                                                                                                   ; Merged with experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[4]                                                                                                   ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[4]                                                                                                   ; Merged with experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[5]                                                                                                   ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[5]                                                                                                   ; Merged with experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[6]                                                                                                   ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[6]                                                                                                   ; Merged with experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[7]                                                                                                   ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[7]                                                                                                   ; Merged with experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[8]                                                                                                   ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[8]                                                                                                   ; Merged with experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[9]                                                                                                   ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[9]                                                                                                   ; Merged with experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[10]                                                                                                  ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[10]                                                                                                  ; Merged with experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[11]                                                                                                  ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[11]                                                                                                  ; Merged with experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[12]                                                                                                  ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[12]                                                                                                  ; Merged with experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[13]                                                                                                  ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[13]                                                                                                  ; Merged with experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[14]                                                                                                  ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[14]                                                                                                  ; Merged with experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[15]                                                                                                  ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[15]                                                                                                  ; Merged with experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[16]                                                                                                  ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[16]                                                                                                  ; Merged with experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[17]                                                                                                  ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[17]                                                                                                  ; Merged with experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[18]                                                                                                  ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[18]                                                                                                  ; Merged with experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[19]                                                                                                  ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[19]                                                                                                  ; Merged with experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[28]                                                                                                  ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[28]                                                                                                  ; Merged with experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[29]                                                                                                  ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[29]                                                                                                  ; Merged with experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[30]                                                                                                  ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[30]                                                                                                  ; Merged with experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[31]                                                                                                  ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[31]                                                                                                  ; Merged with experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[21]                                                                                                  ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[21]                                                                                                  ; Merged with experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[22]                                                                                                  ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[22]                                                                                                  ; Merged with experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[23]                                                                                                  ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[23]                                                                                                  ; Merged with experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[24]                                                                                                  ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[24]                                                                                                  ; Merged with experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[25]                                                                                                  ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[25]                                                                                                  ; Merged with experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[26]                                                                                                  ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[26]                                                                                                  ; Merged with experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[27]                                                                                                  ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[27]                                                                                                  ; Merged with experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[20]                                                                                                  ;
; altera_merlin_width_adapter:width_adapter|byteen_reg[2]                                                                                                                                                                                                                        ; Merged with altera_merlin_width_adapter:width_adapter|byteen_reg[3]                                                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                              ; Merged with altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                              ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                                                                              ; Merged with altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                              ;
; altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                ; Merged with altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                ;
; altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                ; Merged with altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                ;
; altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                                                                                           ; Merged with altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                           ;
; altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                                           ; Merged with altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                           ;
; altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                                               ; Merged with altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                               ;
; altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                                                                                               ; Merged with altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                               ;
; altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                                                                                             ; Merged with altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                             ;
; altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                                             ; Merged with altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                             ;
; altera_avalon_sc_fifo:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                  ; Merged with altera_avalon_sc_fifo:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                  ;
; altera_avalon_sc_fifo:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                                                                  ; Merged with altera_avalon_sc_fifo:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                  ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][45]                                                                                                                                                                   ; Merged with altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][60]                                                                                                                                                                   ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][39]                                                                                                                                                                   ; Merged with altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][60]                                                                                                                                                                   ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][59]                                                                                                                                                                   ; Merged with altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][60]                                                                                                                                                                   ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][47]                                                                                                                                                                   ; Merged with altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][60]                                                                                                                                                                   ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][53]                                                                                                                                                                   ; Merged with altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][60]                                                                                                                                                                   ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][50]                                                                                                                                                                   ; Merged with altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][58]                                                                                                                                                                   ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][48]                                                                                                                                                                   ; Merged with altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][49]                                                                                                                                                                   ;
; altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                                                                                    ; Merged with altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                                    ;
; altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                                    ; Merged with altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                                    ;
; altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                    ; Merged with altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                                    ;
; altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                    ; Merged with altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                                    ;
; custom_counter_component:custom_counter_component_0|custom_counter_unit:custom_counter_unit_inst|s_i[10..14]                                                                                                                                                                   ; Merged with custom_counter_component:custom_counter_component_0|custom_counter_unit:custom_counter_unit_inst|s_i[15]                                                                                                                                                                       ;
; custom_counter_component:custom_counter_component_0|custom_counter_unit:custom_counter_unit_inst|s_j[10..15]                                                                                                                                                                   ; Merged with custom_counter_component:custom_counter_component_0|custom_counter_unit:custom_counter_unit_inst|s_i[15]                                                                                                                                                                       ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_bwrap_field[1]                                                                                                                                                                                                            ; Merged with altera_merlin_width_adapter:width_adapter_001|p0_reg_bwrap_field[0]                                                                                                                                                                                                            ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                              ; Merged with altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                              ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                              ; Merged with altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                              ;
; altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                               ; Merged with altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                               ;
; altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                ; Merged with altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                ;
; altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                ; Merged with altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                ;
; altera_merlin_slave_agent:switch_i_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                 ; Merged with altera_merlin_slave_agent:switch_i_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                 ;
; altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                           ; Merged with altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                           ;
; altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                                           ; Merged with altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                           ;
; altera_merlin_slave_agent:push_button_i_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                            ; Merged with altera_merlin_slave_agent:push_button_i_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                            ;
; altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                               ; Merged with altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                               ;
; altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                                               ; Merged with altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                               ;
; altera_merlin_slave_agent:led_red_o_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                ; Merged with altera_merlin_slave_agent:led_red_o_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                ;
; altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                             ; Merged with altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                             ;
; altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                                             ; Merged with altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                             ;
; altera_merlin_slave_agent:led_green_o_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                              ; Merged with altera_merlin_slave_agent:led_green_o_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                              ;
; altera_avalon_sc_fifo:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                  ; Merged with altera_avalon_sc_fifo:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                  ;
; altera_avalon_sc_fifo:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                  ; Merged with altera_avalon_sc_fifo:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                  ;
; altera_merlin_slave_agent:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                   ; Merged with altera_merlin_slave_agent:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                   ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45]                                                                                                                                                                   ; Merged with altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][39]                                                                                                                                                                   ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][47]                                                                                                                                                                   ; Merged with altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][39]                                                                                                                                                                   ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                   ; Merged with altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][39]                                                                                                                                                                   ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                                                                                                                   ; Merged with altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][39]                                                                                                                                                                   ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                                                                   ; Merged with altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][39]                                                                                                                                                                   ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                                                                                                                   ; Merged with altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]                                                                                                                                                                   ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][49]                                                                                                                                                                   ; Merged with altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][48]                                                                                                                                                                   ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][45]                                                                                                                                                                   ; Merged with altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][39]                                                                                                                                                                   ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][47]                                                                                                                                                                   ; Merged with altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][39]                                                                                                                                                                   ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                                                   ; Merged with altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][39]                                                                                                                                                                   ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                                                                   ; Merged with altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][39]                                                                                                                                                                   ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                                                   ; Merged with altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][39]                                                                                                                                                                   ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                                                   ; Merged with altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][50]                                                                                                                                                                   ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][49]                                                                                                                                                                   ; Merged with altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][48]                                                                                                                                                                   ;
; altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                    ; Merged with altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                    ;
; altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                                    ; Merged with altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                    ;
; altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                                                    ; Merged with altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                    ;
; altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                                                    ; Merged with altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                    ;
; altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                     ; Merged with altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                     ;
; altera_merlin_slave_translator:custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre[27..31]                                                                                                                                                                    ; Merged with altera_merlin_slave_translator:custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre[26]                                                                                                                                                                        ;
; custom_counter_component:custom_counter_component_0|readdata[27..31]                                                                                                                                                                                                           ; Merged with custom_counter_component:custom_counter_component_0|readdata[26]                                                                                                                                                                                                               ;
; custom_counter_component:custom_counter_component_0|custom_counter_unit:custom_counter_unit_inst|start_pos[11..15]                                                                                                                                                             ; Merged with custom_counter_component:custom_counter_component_0|custom_counter_unit:custom_counter_unit_inst|start_pos[10]                                                                                                                                                                 ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_cmpr_read                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..2]                                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter|address_reg[0]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_width_adapter:width_adapter|byteen_reg[3]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; experiment2_cmd_xbar_mux:cmd_xbar_mux_001|prev_request[0,1]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; experiment2_cmd_xbar_mux:cmd_xbar_mux|prev_request[0,1]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][60]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; custom_counter_component:custom_counter_component_0|custom_counter_unit:custom_counter_unit_inst|write_enable                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_break:the_experiment2_cpu_0_nios2_oci_break|trigger_state                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_endofpacket                                                                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[0..15]                                                                                                                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_bwrap_field[0,2]                                                                                                                                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[0..20]                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_byte_cnt_field[0..2]                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_channel[0,1]                                                                                                                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0..20]                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_agent:switch_i_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_agent:switch_i_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_agent:push_button_i_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_agent:push_button_i_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_agent:led_red_o_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_agent:led_red_o_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_agent:led_green_o_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_agent:led_green_o_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_agent:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_agent:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][39]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][39]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..2]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_width_adapter:width_adapter_001|p0_use_reg                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][18]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; custom_counter_component:custom_counter_component_0|custom_counter_unit:custom_counter_unit_inst|s_i[15]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][18]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; custom_counter_component:custom_counter_component_0|custom_counter_unit:custom_counter_unit_inst|start_pos[10]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][18]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_dbrk:the_experiment2_cpu_0_nios2_oci_dbrk|dbrk_break                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][52]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; custom_counter_component:custom_counter_component_0|readdata[26]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_break:the_experiment2_cpu_0_nios2_oci_break|trigbrktype                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_translator:custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre[26]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][46]                                                                                                                                                                   ; Merged with altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][51]                                                                                                                                                                   ;
; custom_counter_component:custom_counter_component_0|custom_counter_unit:custom_counter_unit_inst|length[12..14]                                                                                                                                                                ; Merged with custom_counter_component:custom_counter_component_0|custom_counter_unit:custom_counter_unit_inst|length[15]                                                                                                                                                                    ;
; altera_avalon_sc_fifo:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][92]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][92]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][92]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][92]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][92]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][92]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][92]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][92]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][92]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][92]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][92]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][92]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; experiment2_cmd_xbar_mux:cmd_xbar_mux_001|share_count_zero_flag                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                     ;
; experiment2_cmd_xbar_mux:cmd_xbar_mux|share_count_zero_flag                                                                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                     ;
; experiment2_cmd_xbar_mux:cmd_xbar_mux_001|share_count[0]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                ;
; experiment2_cmd_xbar_mux:cmd_xbar_mux|share_count[0]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_tck:the_experiment2_cpu_0_jtag_debug_module_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_tck:the_experiment2_cpu_0_jtag_debug_module_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_tck:the_experiment2_cpu_0_jtag_debug_module_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_tck:the_experiment2_cpu_0_jtag_debug_module_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_tck:the_experiment2_cpu_0_jtag_debug_module_tck|DRsize.011 ; Merged with experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_tck:the_experiment2_cpu_0_jtag_debug_module_tck|DRsize.001 ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_tck:the_experiment2_cpu_0_jtag_debug_module_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][37]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][36]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][35]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][33]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][32]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][31]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][30]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][28]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][27]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][26]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][25]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][24]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][23]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][22]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][21]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][20]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][38]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter|address_reg[20]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][37]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter|address_reg[19]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][36]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][34]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][33]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][32]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][31]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][30]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][29]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][28]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][27]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][26]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][25]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][24]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][23]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][22]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][21]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][20]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][38]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][37]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][36]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][35]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][34]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][33]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][32]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][31]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][30]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][29]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][28]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][27]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][26]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][25]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][24]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][23]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][22]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][21]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][20]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; Total Number of Removed Registers = 698                                                                                                                                                                                                                                        ;                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altera_merlin_width_adapter:width_adapter_001|p0_reg_cmpr_read                                                                                                                                                                                                               ; Stuck at GND                   ; altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[15],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[14],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[13],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[12],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[11],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[10],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[9],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[8],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[7],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[6],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[5],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[4],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[3],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[2],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[1],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[0],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|p0_reg_bwrap_field[0],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[19],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[18],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|p0_reg_byte_cnt_field[2],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|p0_reg_byte_cnt_field[1],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|p0_reg_byte_cnt_field[0],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|p0_reg_channel[1],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|p0_reg_channel[0],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                              ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                   ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                   ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                   ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0],                                                                                                   ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                                                ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][37],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                                ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][36],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][35],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][33],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][32],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][31],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][30],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][28],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][27],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][26],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][25],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][24],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][23],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][22],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][21],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][20],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][38],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter|address_reg[20],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][37],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter|address_reg[19],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][36],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][34],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][33],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][32],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][31],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][30],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][29],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][28],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][27],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][26],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][25],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][24],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][23],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][22],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][21],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][20],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][38],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][37],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][36],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][35],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][34],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][33],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][32],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][31],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][30],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][29],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][28],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][27],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][26],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][25],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][24],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][23],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][22],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][21],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][20]                                                                                                                                                                   ;
; altera_merlin_width_adapter:width_adapter_001|p0_use_reg                                                                                                                                                                                                                     ; Stuck at GND                   ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][18],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                                                                                   ;
; altera_merlin_slave_translator:custom_counter_component_0_avalon_slave_0_translator|av_chipselect_pre                                                                                                                                                                        ; Stuck at GND                   ; custom_counter_component:custom_counter_component_0|readdata[26],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; altera_merlin_slave_translator:custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre[26]                                                                                                                                                                        ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_dbrk:the_experiment2_cpu_0_nios2_oci_dbrk|dbrk_break_pulse                                                                                                   ; Stuck at GND                   ; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_dbrk:the_experiment2_cpu_0_nios2_oci_dbrk|dbrk_break,                                                                                                          ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_break:the_experiment2_cpu_0_nios2_oci_break|trigbrktype                                                                                                        ;
; altera_merlin_width_adapter:width_adapter|address_reg[0]                                                                                                                                                                                                                     ; Stuck at GND                   ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][18],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][18]                                                                                                                                                                   ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                            ; Stuck at GND                   ; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                               ;
; altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                              ; Stuck at GND                   ; altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; altera_merlin_slave_agent:switch_i_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                 ;
; altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                         ; Stuck at GND                   ; altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; altera_merlin_slave_agent:push_button_i_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                            ;
; altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                             ; Stuck at GND                   ; altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; altera_merlin_slave_agent:led_red_o_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                ;
; altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                           ; Stuck at GND                   ; altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; altera_merlin_slave_agent:led_green_o_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                              ;
; altera_avalon_sc_fifo:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                ; Stuck at GND                   ; altera_avalon_sc_fifo:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; altera_merlin_slave_agent:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                   ;
; altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                                  ; Stuck at GND                   ; altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                     ;
; experiment2_PUSH_BUTTON_I:push_button_i|readdata[24]                                                                                                                                                                                                                         ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_PUSH_BUTTON_I:push_button_i|readdata[23]                                                                                                                                                                                                                         ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_PUSH_BUTTON_I:push_button_i|readdata[22]                                                                                                                                                                                                                         ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_PUSH_BUTTON_I:push_button_i|readdata[21]                                                                                                                                                                                                                         ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_PUSH_BUTTON_I:push_button_i|readdata[20]                                                                                                                                                                                                                         ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_PUSH_BUTTON_I:push_button_i|readdata[19]                                                                                                                                                                                                                         ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_PUSH_BUTTON_I:push_button_i|readdata[18]                                                                                                                                                                                                                         ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_PUSH_BUTTON_I:push_button_i|readdata[17]                                                                                                                                                                                                                         ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_PUSH_BUTTON_I:push_button_i|readdata[16]                                                                                                                                                                                                                         ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_PUSH_BUTTON_I:push_button_i|readdata[15]                                                                                                                                                                                                                         ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_PUSH_BUTTON_I:push_button_i|readdata[14]                                                                                                                                                                                                                         ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_PUSH_BUTTON_I:push_button_i|readdata[13]                                                                                                                                                                                                                         ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_PUSH_BUTTON_I:push_button_i|readdata[12]                                                                                                                                                                                                                         ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_PUSH_BUTTON_I:push_button_i|readdata[11]                                                                                                                                                                                                                         ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_PUSH_BUTTON_I:push_button_i|readdata[10]                                                                                                                                                                                                                         ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_PUSH_BUTTON_I:push_button_i|readdata[9]                                                                                                                                                                                                                          ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_PUSH_BUTTON_I:push_button_i|readdata[8]                                                                                                                                                                                                                          ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_PUSH_BUTTON_I:push_button_i|readdata[7]                                                                                                                                                                                                                          ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_PUSH_BUTTON_I:push_button_i|readdata[6]                                                                                                                                                                                                                          ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_PUSH_BUTTON_I:push_button_i|readdata[5]                                                                                                                                                                                                                          ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_PUSH_BUTTON_I:push_button_i|readdata[4]                                                                                                                                                                                                                          ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_SWITCH_I:switch_i|readdata[31]                                                                                                                                                                                                                                   ; Stuck at GND                   ; altera_merlin_slave_translator:switch_i_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_SWITCH_I:switch_i|readdata[30]                                                                                                                                                                                                                                   ; Stuck at GND                   ; altera_merlin_slave_translator:switch_i_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_SWITCH_I:switch_i|readdata[29]                                                                                                                                                                                                                                   ; Stuck at GND                   ; altera_merlin_slave_translator:switch_i_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_SWITCH_I:switch_i|readdata[28]                                                                                                                                                                                                                                   ; Stuck at GND                   ; altera_merlin_slave_translator:switch_i_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_SWITCH_I:switch_i|readdata[27]                                                                                                                                                                                                                                   ; Stuck at GND                   ; altera_merlin_slave_translator:switch_i_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_SWITCH_I:switch_i|readdata[26]                                                                                                                                                                                                                                   ; Stuck at GND                   ; altera_merlin_slave_translator:switch_i_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_SWITCH_I:switch_i|readdata[25]                                                                                                                                                                                                                                   ; Stuck at GND                   ; altera_merlin_slave_translator:switch_i_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_SWITCH_I:switch_i|readdata[24]                                                                                                                                                                                                                                   ; Stuck at GND                   ; altera_merlin_slave_translator:switch_i_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_SWITCH_I:switch_i|readdata[23]                                                                                                                                                                                                                                   ; Stuck at GND                   ; altera_merlin_slave_translator:switch_i_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_SWITCH_I:switch_i|readdata[22]                                                                                                                                                                                                                                   ; Stuck at GND                   ; altera_merlin_slave_translator:switch_i_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_SWITCH_I:switch_i|readdata[21]                                                                                                                                                                                                                                   ; Stuck at GND                   ; altera_merlin_slave_translator:switch_i_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_SWITCH_I:switch_i|readdata[20]                                                                                                                                                                                                                                   ; Stuck at GND                   ; altera_merlin_slave_translator:switch_i_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_SWITCH_I:switch_i|readdata[19]                                                                                                                                                                                                                                   ; Stuck at GND                   ; altera_merlin_slave_translator:switch_i_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_SWITCH_I:switch_i|readdata[18]                                                                                                                                                                                                                                   ; Stuck at GND                   ; altera_merlin_slave_translator:switch_i_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_SWITCH_I:switch_i|readdata[17]                                                                                                                                                                                                                                   ; Stuck at GND                   ; altera_merlin_slave_translator:switch_i_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_cpu_0:cpu_0|W_ienable_reg[31]                                                                                                                                                                                                                                    ; Stuck at GND                   ; experiment2_cpu_0:cpu_0|W_control_rd_data[31]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_cpu_0:cpu_0|W_ienable_reg[30]                                                                                                                                                                                                                                    ; Stuck at GND                   ; experiment2_cpu_0:cpu_0|W_control_rd_data[30]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_cpu_0:cpu_0|W_ienable_reg[29]                                                                                                                                                                                                                                    ; Stuck at GND                   ; experiment2_cpu_0:cpu_0|W_control_rd_data[29]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_cpu_0:cpu_0|W_ienable_reg[28]                                                                                                                                                                                                                                    ; Stuck at GND                   ; experiment2_cpu_0:cpu_0|W_control_rd_data[28]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_cpu_0:cpu_0|W_ienable_reg[27]                                                                                                                                                                                                                                    ; Stuck at GND                   ; experiment2_cpu_0:cpu_0|W_control_rd_data[27]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_cpu_0:cpu_0|W_ienable_reg[26]                                                                                                                                                                                                                                    ; Stuck at GND                   ; experiment2_cpu_0:cpu_0|W_control_rd_data[26]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_cpu_0:cpu_0|W_ienable_reg[25]                                                                                                                                                                                                                                    ; Stuck at GND                   ; experiment2_cpu_0:cpu_0|W_control_rd_data[25]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_cpu_0:cpu_0|W_ienable_reg[24]                                                                                                                                                                                                                                    ; Stuck at GND                   ; experiment2_cpu_0:cpu_0|W_control_rd_data[24]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_cpu_0:cpu_0|W_ienable_reg[23]                                                                                                                                                                                                                                    ; Stuck at GND                   ; experiment2_cpu_0:cpu_0|W_control_rd_data[23]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_cpu_0:cpu_0|W_ienable_reg[22]                                                                                                                                                                                                                                    ; Stuck at GND                   ; experiment2_cpu_0:cpu_0|W_control_rd_data[22]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_cpu_0:cpu_0|W_ienable_reg[21]                                                                                                                                                                                                                                    ; Stuck at GND                   ; experiment2_cpu_0:cpu_0|W_control_rd_data[21]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_cpu_0:cpu_0|W_ienable_reg[20]                                                                                                                                                                                                                                    ; Stuck at GND                   ; experiment2_cpu_0:cpu_0|W_control_rd_data[20]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_cpu_0:cpu_0|W_ienable_reg[19]                                                                                                                                                                                                                                    ; Stuck at GND                   ; experiment2_cpu_0:cpu_0|W_control_rd_data[19]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_cpu_0:cpu_0|W_ienable_reg[18]                                                                                                                                                                                                                                    ; Stuck at GND                   ; experiment2_cpu_0:cpu_0|W_control_rd_data[18]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_cpu_0:cpu_0|W_ienable_reg[17]                                                                                                                                                                                                                                    ; Stuck at GND                   ; experiment2_cpu_0:cpu_0|W_control_rd_data[17]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_cpu_0:cpu_0|W_ienable_reg[16]                                                                                                                                                                                                                                    ; Stuck at GND                   ; experiment2_cpu_0:cpu_0|W_control_rd_data[16]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_cpu_0:cpu_0|W_ienable_reg[15]                                                                                                                                                                                                                                    ; Stuck at GND                   ; experiment2_cpu_0:cpu_0|W_control_rd_data[15]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_cpu_0:cpu_0|W_ienable_reg[14]                                                                                                                                                                                                                                    ; Stuck at GND                   ; experiment2_cpu_0:cpu_0|W_control_rd_data[14]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_cpu_0:cpu_0|W_ienable_reg[13]                                                                                                                                                                                                                                    ; Stuck at GND                   ; experiment2_cpu_0:cpu_0|W_control_rd_data[13]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_cpu_0:cpu_0|W_ienable_reg[12]                                                                                                                                                                                                                                    ; Stuck at GND                   ; experiment2_cpu_0:cpu_0|W_control_rd_data[12]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_cpu_0:cpu_0|W_ienable_reg[11]                                                                                                                                                                                                                                    ; Stuck at GND                   ; experiment2_cpu_0:cpu_0|W_control_rd_data[11]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_cpu_0:cpu_0|W_ienable_reg[10]                                                                                                                                                                                                                                    ; Stuck at GND                   ; experiment2_cpu_0:cpu_0|W_control_rd_data[10]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_cpu_0:cpu_0|W_ienable_reg[9]                                                                                                                                                                                                                                     ; Stuck at GND                   ; experiment2_cpu_0:cpu_0|W_control_rd_data[9]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_cpu_0:cpu_0|W_ienable_reg[8]                                                                                                                                                                                                                                     ; Stuck at GND                   ; experiment2_cpu_0:cpu_0|W_control_rd_data[8]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_cpu_0:cpu_0|W_ienable_reg[7]                                                                                                                                                                                                                                     ; Stuck at GND                   ; experiment2_cpu_0:cpu_0|W_control_rd_data[7]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_cpu_0:cpu_0|W_ienable_reg[6]                                                                                                                                                                                                                                     ; Stuck at GND                   ; experiment2_cpu_0:cpu_0|W_control_rd_data[6]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_cpu_0:cpu_0|W_ienable_reg[5]                                                                                                                                                                                                                                     ; Stuck at GND                   ; experiment2_cpu_0:cpu_0|W_control_rd_data[5]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_cpu_0:cpu_0|W_ienable_reg[4]                                                                                                                                                                                                                                     ; Stuck at GND                   ; experiment2_cpu_0:cpu_0|W_control_rd_data[4]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_cpu_0:cpu_0|W_ienable_reg[3]                                                                                                                                                                                                                                     ; Stuck at GND                   ; experiment2_cpu_0:cpu_0|W_control_rd_data[3]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_dbrk:the_experiment2_cpu_0_nios2_oci_dbrk|dbrk_goto1                                                                                                         ; Stuck at GND                   ; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_break:the_experiment2_cpu_0_nios2_oci_break|trigger_state                                                                                                      ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_cmd_xbar_mux:cmd_xbar_mux_001|locked[1]                                                                                                                                                                                                                          ; Stuck at GND                   ; experiment2_cmd_xbar_mux:cmd_xbar_mux_001|prev_request[1]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_cmd_xbar_mux:cmd_xbar_mux_001|locked[0]                                                                                                                                                                                                                          ; Stuck at GND                   ; experiment2_cmd_xbar_mux:cmd_xbar_mux_001|prev_request[0]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_cmd_xbar_mux:cmd_xbar_mux|locked[1]                                                                                                                                                                                                                              ; Stuck at GND                   ; experiment2_cmd_xbar_mux:cmd_xbar_mux|prev_request[1]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_cmd_xbar_mux:cmd_xbar_mux|locked[0]                                                                                                                                                                                                                              ; Stuck at GND                   ; experiment2_cmd_xbar_mux:cmd_xbar_mux|prev_request[0]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_PUSH_BUTTON_I:push_button_i|readdata[31]                                                                                                                                                                                                                         ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_PUSH_BUTTON_I:push_button_i|readdata[30]                                                                                                                                                                                                                         ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_PUSH_BUTTON_I:push_button_i|readdata[29]                                                                                                                                                                                                                         ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_PUSH_BUTTON_I:push_button_i|readdata[28]                                                                                                                                                                                                                         ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_PUSH_BUTTON_I:push_button_i|readdata[27]                                                                                                                                                                                                                         ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][60]                                                                                                                                                                 ; Stuck at GND                   ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][39]                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_PUSH_BUTTON_I:push_button_i|readdata[26]                                                                                                                                                                                                                         ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[20]                                                                                                                                                                                                       ; Stuck at GND                   ; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[17]                                                                                                                                                                                                       ; Stuck at GND                   ; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[16]                                                                                                                                                                                                       ; Stuck at GND                   ; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[15]                                                                                                                                                                                                       ; Stuck at GND                   ; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[14]                                                                                                                                                                                                       ; Stuck at GND                   ; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[13]                                                                                                                                                                                                       ; Stuck at GND                   ; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[12]                                                                                                                                                                                                       ; Stuck at GND                   ; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[11]                                                                                                                                                                                                       ; Stuck at GND                   ; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[10]                                                                                                                                                                                                       ; Stuck at GND                   ; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[9]                                                                                                                                                                                                        ; Stuck at GND                   ; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[8]                                                                                                                                                                                                        ; Stuck at GND                   ; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[7]                                                                                                                                                                                                        ; Stuck at GND                   ; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[6]                                                                                                                                                                                                        ; Stuck at GND                   ; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[5]                                                                                                                                                                                                        ; Stuck at GND                   ; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[4]                                                                                                                                                                                                        ; Stuck at GND                   ; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[3]                                                                                                                                                                                                        ; Stuck at GND                   ; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[2]                                                                                                                                                                                                        ; Stuck at GND                   ; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                ;
; experiment2_PUSH_BUTTON_I:push_button_i|readdata[25]                                                                                                                                                                                                                         ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; custom_counter_component:custom_counter_component_0|custom_counter_unit:custom_counter_unit_inst|s_i[15]                                                                                                                                                                     ; Stuck at GND                   ; custom_counter_component:custom_counter_component_0|custom_counter_unit:custom_counter_unit_inst|start_pos[10]                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][92]                                                                                                                                                ; Stuck at GND                   ; altera_avalon_sc_fifo:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][92]                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][92]                                                                                                                                                                           ; Stuck at GND                   ; altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][92]                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][92]                                                                                                                                                                             ; Stuck at GND                   ; altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][92]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][92]                                                                                                                                                                         ; Stuck at GND                   ; altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][92]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][92]                                                                                                                                                                              ; Stuck at GND                   ; altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][92]                                                                                                                                                            ; Stuck at GND                   ; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][92]                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][92]                                                                                                                                                                  ; Stuck at GND                   ; altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][92]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_tck:the_experiment2_cpu_0_jtag_debug_module_tck|DRsize~3 ; Lost Fanouts                   ; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_tck:the_experiment2_cpu_0_jtag_debug_module_tck|DRsize.101 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1233  ;
; Number of registers using Synchronous Clear  ; 105   ;
; Number of registers using Synchronous Load   ; 196   ;
; Number of registers using Asynchronous Clear ; 964   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 629   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                            ; Fan out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                    ; 883     ;
; experiment2_cpu_0:cpu_0|i_read                                                                                                                                               ; 6       ;
; experiment2_cpu_0:cpu_0|F_pc[17]                                                                                                                                             ; 2       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                     ; 1       ;
; altera_merlin_slave_translator:push_button_i_s1_translator|waitrequest_reset_override                                                                                        ; 27      ;
; experiment2_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                           ; 6       ;
; experiment2_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                   ; 2       ;
; experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                     ; 11      ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                     ; 1       ;
; experiment2_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                       ; 2       ;
; experiment2_cpu_0:cpu_0|hbreak_enabled                                                                                                                                       ; 9       ;
; experiment2_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                    ; 2       ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[2] ; 2       ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[1] ; 2       ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[0] ; 2       ;
; experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic|rst2                                                                         ; 3       ;
; custom_counter_component:custom_counter_component_0|write_enable_a[0]                                                                                                        ; 16      ;
; custom_counter_component:custom_counter_component_0|write_data_a[0]                                                                                                          ; 1       ;
; sld_hub:auto_hub|tdo                                                                                                                                                         ; 2       ;
; Total number of inverted registers = 19                                                                                                                                      ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                                                                                                                                                                                                                                                              ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |experiment2|altera_merlin_slave_translator:led_red_o_s1_translator|wait_latency_counter[0]                                                                                                                                                                                             ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |experiment2|altera_merlin_slave_translator:led_green_o_s1_translator|wait_latency_counter[0]                                                                                                                                                                                           ;                            ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; |experiment2|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                                                                                                                                    ;                            ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; |experiment2|altera_merlin_width_adapter:width_adapter|address_reg[13]                                                                                                                                                                                                                  ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |experiment2|experiment2_cpu_0:cpu_0|d_byteenable[0]                                                                                                                                                                                                                                    ;                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; |experiment2|experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                   ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |experiment2|altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator|wait_latency_counter[0]                                                                                                                                                                                  ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |experiment2|altera_merlin_slave_translator:custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter[1]                                                                                                                                                                ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |experiment2|altera_merlin_slave_translator:push_button_i_s1_translator|wait_latency_counter[1]                                                                                                                                                                                         ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |experiment2|altera_merlin_slave_translator:switch_i_s1_translator|wait_latency_counter[1]                                                                                                                                                                                              ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |experiment2|experiment2_cpu_0:cpu_0|E_src2[2]                                                                                                                                                                                                                                          ;                            ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; |experiment2|experiment2_cpu_0:cpu_0|E_src1[30]                                                                                                                                                                                                                                         ;                            ;
; 3:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; |experiment2|experiment2_cpu_0:cpu_0|E_src1[5]                                                                                                                                                                                                                                          ;                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; |experiment2|experiment2_cpu_0:cpu_0|E_shift_rot_result[1]                                                                                                                                                                                                                              ;                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; |experiment2|experiment2_cpu_0:cpu_0|D_iw[28]                                                                                                                                                                                                                                           ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |experiment2|experiment2_cpu_0:cpu_0|av_ld_byte0_data[5]                                                                                                                                                                                                                                ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |experiment2|experiment2_cpu_0:cpu_0|av_ld_byte2_data[1]                                                                                                                                                                                                                                ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |experiment2|custom_counter_component:custom_counter_component_0|readdata[13]                                                                                                                                                                                                           ;                            ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; |experiment2|experiment2_cpu_0:cpu_0|W_alu_result[20]                                                                                                                                                                                                                                   ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |experiment2|experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                ;                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; |experiment2|experiment2_cpu_0:cpu_0|E_src2[24]                                                                                                                                                                                                                                         ;                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; |experiment2|experiment2_cpu_0:cpu_0|W_control_rd_data[1]                                                                                                                                                                                                                               ;                            ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; |experiment2|experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_ocimem:the_experiment2_cpu_0_nios2_ocimem|MonDReg[3]                                                                                                           ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |experiment2|altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator|av_readdata_pre[2]                                                                                                                                                                                       ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |experiment2|experiment2_cpu_0:cpu_0|d_writedata[29]                                                                                                                                                                                                                                    ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |experiment2|experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_ocimem:the_experiment2_cpu_0_nios2_ocimem|MonDReg[12]                                                                                                          ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; |experiment2|experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_tck:the_experiment2_cpu_0_jtag_debug_module_tck|sr[36] ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |experiment2|experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_tck:the_experiment2_cpu_0_jtag_debug_module_tck|sr[34] ;                            ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; |experiment2|experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_tck:the_experiment2_cpu_0_jtag_debug_module_tck|sr[2]  ;                            ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; |experiment2|experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_tck:the_experiment2_cpu_0_jtag_debug_module_tck|sr[18] ;                            ;
; 5:1                ; 11 bits   ; 33 LEs        ; 33 LEs               ; 0 LEs                  ; |experiment2|experiment2_cpu_0:cpu_0|W_alu_result[26]                                                                                                                                                                                                                                   ;                            ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; |experiment2|experiment2_cpu_0:cpu_0|F_pc[8]                                                                                                                                                                                                                                            ;                            ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; |experiment2|experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_ocimem:the_experiment2_cpu_0_nios2_ocimem|MonAReg[6]                                                                                                           ;                            ;
; 5:1                ; 20 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; |experiment2|custom_counter_component:custom_counter_component_0|custom_counter_unit:custom_counter_unit_inst|s_j[1]                                                                                                                                                                    ;                            ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; |experiment2|custom_counter_component:custom_counter_component_0|custom_counter_unit:custom_counter_unit_inst|i[8]                                                                                                                                                                      ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |experiment2|experiment2_cpu_0:cpu_0|d_byteenable[2]                                                                                                                                                                                                                                    ;                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; |experiment2|experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_break:the_experiment2_cpu_0_nios2_oci_break|break_readreg[24]                                                                                              ;                            ;
; 10:1               ; 10 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; |experiment2|custom_counter_component:custom_counter_component_0|custom_counter_unit:custom_counter_unit_inst|j[5]                                                                                                                                                                      ;                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; |experiment2|experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                ;                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; |experiment2|experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                ;                            ;
; 8:1                ; 15 bits   ; 75 LEs        ; 15 LEs               ; 60 LEs                 ; |experiment2|custom_counter_component:custom_counter_component_0|custom_counter_unit:custom_counter_unit_inst|min[3]                                                                                                                                                                    ;                            ;
; 19:1               ; 3 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; |experiment2|custom_counter_component:custom_counter_component_0|custom_counter_unit:custom_counter_unit_inst|state_flag[1]                                                                                                                                                             ;                            ;
; 9:1                ; 16 bits   ; 96 LEs        ; 16 LEs               ; 80 LEs                 ; |experiment2|custom_counter_component:custom_counter_component_0|custom_counter_unit:custom_counter_unit_inst|max[9]                                                                                                                                                                    ;                            ;
; 9:1                ; 9 bits    ; 54 LEs        ; 18 LEs               ; 36 LEs                 ; |experiment2|custom_counter_component:custom_counter_component_0|custom_counter_unit:custom_counter_unit_inst|address[2]                                                                                                                                                                ;                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; |experiment2|experiment2_cpu_0:cpu_0|E_logic_result[28]                                                                                                                                                                                                                                 ;                            ;
; 4:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; |experiment2|experiment2_cpu_0:cpu_0|W_rf_wr_data[17]                                                                                                                                                                                                                                   ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |experiment2|experiment2_cpu_0:cpu_0|W_rf_wr_data[1]                                                                                                                                                                                                                                    ;                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; |experiment2|experiment2_cpu_0:cpu_0|D_dst_regnum[4]                                                                                                                                                                                                                                    ;                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; |experiment2|experiment2_addr_router_001:addr_router_001|src_channel[0]                                                                                                                                                                                                                 ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for experiment2_cpu_0:cpu_0|experiment2_cpu_0_register_bank_a_module:experiment2_cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_hhg1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for experiment2_cpu_0:cpu_0|experiment2_cpu_0_register_bank_b_module:experiment2_cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_ihg1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_ocimem:the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component_module:experiment2_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_ub82:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_tck:the_experiment2_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_tck:the_experiment2_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_sysclk:the_experiment2_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_sysclk:the_experiment2_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_w:the_experiment2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_r:the_experiment2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for custom_counter_component:custom_counter_component_0|dual_port_ram_unit:dual_port_ram_unit_inst|altsyncram:altsyncram_component|altsyncram_vq92:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                ;
+-------------------+-------+------+-----------------------------------------------------------------------+


+------------------------------------------------------------------+
; Source assignments for experiment2_cmd_xbar_demux:cmd_xbar_demux ;
+-----------------+-------+------+---------------------------------+
; Assignment      ; Value ; From ; To                              ;
+-----------------+-------+------+---------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                           ;
+-----------------+-------+------+---------------------------------+


+--------------------------------------------------------------------------+
; Source assignments for experiment2_cmd_xbar_demux_001:cmd_xbar_demux_001 ;
+-----------------+-------+------+-----------------------------------------+
; Assignment      ; Value ; From ; To                                      ;
+-----------------+-------+------+-----------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                   ;
+-----------------+-------+------+-----------------------------------------+


+------------------------------------------------------------------+
; Source assignments for experiment2_cmd_xbar_demux:rsp_xbar_demux ;
+-----------------+-------+------+---------------------------------+
; Assignment      ; Value ; From ; To                              ;
+-----------------+-------+------+---------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                           ;
+-----------------+-------+------+---------------------------------+


+----------------------------------------------------------------------+
; Source assignments for experiment2_cmd_xbar_demux:rsp_xbar_demux_001 ;
+-----------------+-------+------+-------------------------------------+
; Assignment      ; Value ; From ; To                                  ;
+-----------------+-------+------+-------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                               ;
+-----------------+-------+------+-------------------------------------+


+--------------------------------------------------------------------------+
; Source assignments for experiment2_rsp_xbar_demux_002:rsp_xbar_demux_002 ;
+-----------------+-------+------+-----------------------------------------+
; Assignment      ; Value ; From ; To                                      ;
+-----------------+-------+------+-----------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                   ;
+-----------------+-------+------+-----------------------------------------+


+--------------------------------------------------------------------------+
; Source assignments for experiment2_rsp_xbar_demux_002:rsp_xbar_demux_003 ;
+-----------------+-------+------+-----------------------------------------+
; Assignment      ; Value ; From ; To                                      ;
+-----------------+-------+------+-----------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                   ;
+-----------------+-------+------+-----------------------------------------+


+--------------------------------------------------------------------------+
; Source assignments for experiment2_rsp_xbar_demux_002:rsp_xbar_demux_004 ;
+-----------------+-------+------+-----------------------------------------+
; Assignment      ; Value ; From ; To                                      ;
+-----------------+-------+------+-----------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                   ;
+-----------------+-------+------+-----------------------------------------+


+--------------------------------------------------------------------------+
; Source assignments for experiment2_rsp_xbar_demux_002:rsp_xbar_demux_005 ;
+-----------------+-------+------+-----------------------------------------+
; Assignment      ; Value ; From ; To                                      ;
+-----------------+-------+------+-----------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                   ;
+-----------------+-------+------+-----------------------------------------+


+--------------------------------------------------------------------------+
; Source assignments for experiment2_rsp_xbar_demux_002:rsp_xbar_demux_006 ;
+-----------------+-------+------+-----------------------------------------+
; Assignment      ; Value ; From ; To                                      ;
+-----------------+-------+------+-----------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                   ;
+-----------------+-------+------+-----------------------------------------+


+--------------------------------------------------------------------------+
; Source assignments for experiment2_rsp_xbar_demux_002:rsp_xbar_demux_007 ;
+-----------------+-------+------+-----------------------------------------+
; Assignment      ; Value ; From ; To                                      ;
+-----------------+-------+------+-----------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                   ;
+-----------------+-------+------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment2_cpu_0:cpu_0|experiment2_cpu_0_register_bank_a_module:experiment2_cpu_0_register_bank_a ;
+----------------+--------------------------------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value                          ; Type                                                                                          ;
+----------------+--------------------------------+-----------------------------------------------------------------------------------------------+
; lpm_file       ; experiment2_cpu_0_rf_ram_a.mif ; String                                                                                        ;
+----------------+--------------------------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment2_cpu_0:cpu_0|experiment2_cpu_0_register_bank_a_module:experiment2_cpu_0_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                          ; Type                                                                                                ;
+------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                              ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                             ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                            ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                             ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                            ; IGNORE_CASCADE                                                                                      ;
; WIDTH_BYTEENA                      ; 1                              ; Untyped                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                      ; Untyped                                                                                             ;
; WIDTH_A                            ; 32                             ; Signed Integer                                                                                      ;
; WIDTHAD_A                          ; 5                              ; Signed Integer                                                                                      ;
; NUMWORDS_A                         ; 32                             ; Signed Integer                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                   ; Untyped                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                           ; Untyped                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                           ; Untyped                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                           ; Untyped                                                                                             ;
; INDATA_ACLR_A                      ; NONE                           ; Untyped                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                           ; Untyped                                                                                             ;
; WIDTH_B                            ; 32                             ; Signed Integer                                                                                      ;
; WIDTHAD_B                          ; 5                              ; Signed Integer                                                                                      ;
; NUMWORDS_B                         ; 32                             ; Signed Integer                                                                                      ;
; INDATA_REG_B                       ; CLOCK1                         ; Untyped                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                         ; Untyped                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK0                         ; Untyped                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                         ; Untyped                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                   ; Untyped                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                         ; Untyped                                                                                             ;
; INDATA_ACLR_B                      ; NONE                           ; Untyped                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                           ; Untyped                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                           ; Untyped                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                           ; Untyped                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                              ; Untyped                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                              ; Untyped                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                           ; Untyped                                                                                             ;
; BYTE_SIZE                          ; 8                              ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                      ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ           ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ           ; Untyped                                                                                             ;
; INIT_FILE                          ; experiment2_cpu_0_rf_ram_a.mif ; Untyped                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                         ; Untyped                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                              ; Signed Integer                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                         ; Untyped                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                         ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                         ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                         ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                ; Untyped                                                                                             ;
; ENABLE_ECC                         ; FALSE                          ; Untyped                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                          ; Untyped                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                              ; Untyped                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone II                     ; Untyped                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_hhg1                ; Untyped                                                                                             ;
+------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment2_cpu_0:cpu_0|experiment2_cpu_0_register_bank_b_module:experiment2_cpu_0_register_bank_b ;
+----------------+--------------------------------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value                          ; Type                                                                                          ;
+----------------+--------------------------------+-----------------------------------------------------------------------------------------------+
; lpm_file       ; experiment2_cpu_0_rf_ram_b.mif ; String                                                                                        ;
+----------------+--------------------------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment2_cpu_0:cpu_0|experiment2_cpu_0_register_bank_b_module:experiment2_cpu_0_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                          ; Type                                                                                                ;
+------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                              ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                             ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                            ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                             ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                            ; IGNORE_CASCADE                                                                                      ;
; WIDTH_BYTEENA                      ; 1                              ; Untyped                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                      ; Untyped                                                                                             ;
; WIDTH_A                            ; 32                             ; Signed Integer                                                                                      ;
; WIDTHAD_A                          ; 5                              ; Signed Integer                                                                                      ;
; NUMWORDS_A                         ; 32                             ; Signed Integer                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                   ; Untyped                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                           ; Untyped                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                           ; Untyped                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                           ; Untyped                                                                                             ;
; INDATA_ACLR_A                      ; NONE                           ; Untyped                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                           ; Untyped                                                                                             ;
; WIDTH_B                            ; 32                             ; Signed Integer                                                                                      ;
; WIDTHAD_B                          ; 5                              ; Signed Integer                                                                                      ;
; NUMWORDS_B                         ; 32                             ; Signed Integer                                                                                      ;
; INDATA_REG_B                       ; CLOCK1                         ; Untyped                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                         ; Untyped                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK0                         ; Untyped                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                         ; Untyped                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                   ; Untyped                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                         ; Untyped                                                                                             ;
; INDATA_ACLR_B                      ; NONE                           ; Untyped                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                           ; Untyped                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                           ; Untyped                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                           ; Untyped                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                              ; Untyped                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                              ; Untyped                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                           ; Untyped                                                                                             ;
; BYTE_SIZE                          ; 8                              ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                      ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ           ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ           ; Untyped                                                                                             ;
; INIT_FILE                          ; experiment2_cpu_0_rf_ram_b.mif ; Untyped                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                         ; Untyped                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                              ; Signed Integer                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                         ; Untyped                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                         ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                         ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                         ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                ; Untyped                                                                                             ;
; ENABLE_ECC                         ; FALSE                          ; Untyped                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                          ; Untyped                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                              ; Untyped                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone II                     ; Untyped                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_ihg1                ; Untyped                                                                                             ;
+------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_ocimem:the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component_module:experiment2_cpu_0_ociram_lpm_dram_bdp_component ;
+----------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                         ; Type                                                                                                                                                                                                                                     ;
+----------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; experiment2_cpu_0_ociram_default_contents.mif ; String                                                                                                                                                                                                                                   ;
+----------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_ocimem:the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component_module:experiment2_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                                                                                                                                                                                                                           ;
+------------------------------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                                                                                                                                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                                                                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                                                                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                                                                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                                                                                                                                                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                                                                                                                                                                                                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                               ; Untyped                                                                                                                                                                                                                                        ;
; WIDTH_A                            ; 32                                            ; Signed Integer                                                                                                                                                                                                                                 ;
; WIDTHAD_A                          ; 8                                             ; Signed Integer                                                                                                                                                                                                                                 ;
; NUMWORDS_A                         ; 256                                           ; Signed Integer                                                                                                                                                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped                                                                                                                                                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                                                                                                                                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped                                                                                                                                                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                                                                                                                                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                                                                                                                                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                                                                                                                                                                                                                        ;
; WIDTH_B                            ; 32                                            ; Signed Integer                                                                                                                                                                                                                                 ;
; WIDTHAD_B                          ; 8                                             ; Signed Integer                                                                                                                                                                                                                                 ;
; NUMWORDS_B                         ; 256                                           ; Signed Integer                                                                                                                                                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                                                                                                                                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                                                                                                                                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                                                                                                                                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                                                                                                                                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                                                                                                                                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                                                                                                                                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                                                                                                                                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                                                                                                                                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                                                                                                                                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                                                                                                                                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                                                                                                                                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                                                                                                                                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 4                                             ; Signed Integer                                                                                                                                                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped                                                                                                                                                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped                                                                                                                                                                                                                                        ;
; BYTE_SIZE                          ; 8                                             ; Untyped                                                                                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                      ; Untyped                                                                                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                                                                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                                                                                                                                                                                                                        ;
; INIT_FILE                          ; experiment2_cpu_0_ociram_default_contents.mif ; Untyped                                                                                                                                                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                                                                                                                                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                                                                                                                                                                                                                        ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                                                                                                                                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                                                                                                                                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped                                                                                                                                                                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone II                                    ; Untyped                                                                                                                                                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_ub82                               ; Untyped                                                                                                                                                                                                                                        ;
+------------------------------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                              ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                     ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                                                                                                                                                     ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                                                                                                                                                                                                                              ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                                                                                                                                                                              ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                                                                                                                                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                     ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                                                                                                                                                                                                                              ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                                                                                                                                                                              ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                                                                                                                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                                                                                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_e502      ; Untyped                                                                                                                                                                                                                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_tck:the_experiment2_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_tck:the_experiment2_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_sysclk:the_experiment2_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_sysclk:the_experiment2_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:experiment2_cpu_0_jtag_debug_module_phy ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                     ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                           ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                           ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                           ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                           ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                   ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                           ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                           ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                   ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                           ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                   ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                   ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_w:the_experiment2_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                        ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                              ;
; lpm_width               ; 8           ; Signed Integer                                                                                                              ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                              ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                              ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_1n21 ; Untyped                                                                                                                     ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_r:the_experiment2_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                        ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                              ;
; lpm_width               ; 8           ; Signed Integer                                                                                                              ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                              ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                              ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_1n21 ; Untyped                                                                                                                     ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: custom_counter_component:custom_counter_component_0|dual_port_ram_unit:dual_port_ram_unit_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                         ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                         ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                                                  ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                                                  ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                                                                  ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                                                                                  ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                                                                                  ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                         ;
; INIT_FILE                          ; dual_port_RAM0.hex   ; Untyped                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_vq92      ; Untyped                                                                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_master_translator:cpu_0_instruction_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                       ;
+-----------------------------+-------+----------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 21    ; Signed Integer                                                             ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                             ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                             ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                             ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                             ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                             ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                             ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                             ;
; USE_READ                    ; 1     ; Signed Integer                                                             ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                             ;
; USE_WRITE                   ; 0     ; Signed Integer                                                             ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                             ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                             ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                             ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                             ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                             ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                             ;
; UAV_ADDRESS_W               ; 21    ; Signed Integer                                                             ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                             ;
+-----------------------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_master_translator:cpu_0_data_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                ;
+-----------------------------+-------+---------------------------------------------------------------------+
; AV_ADDRESS_W                ; 21    ; Signed Integer                                                      ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                      ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                      ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                      ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                      ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                      ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                      ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                      ;
; USE_READ                    ; 1     ; Signed Integer                                                      ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                      ;
; USE_WRITE                   ; 1     ; Signed Integer                                                      ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                      ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                      ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                      ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                      ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                      ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                      ;
; UAV_ADDRESS_W               ; 21    ; Signed Integer                                                      ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                      ;
+-----------------------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                        ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:sram_0_avalon_sram_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 18    ; Signed Integer                                                         ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                         ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                         ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                         ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                         ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                         ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                         ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                         ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                         ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                         ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:custom_counter_component_0_avalon_slave_0_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                          ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                          ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:led_green_o_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                         ;
+--------------------------------+-------+--------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                               ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                               ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                               ;
+--------------------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:led_red_o_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                       ;
+--------------------------------+-------+------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                             ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                             ;
+--------------------------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:push_button_i_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                           ;
+--------------------------------+-------+----------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                 ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                 ;
+--------------------------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:switch_i_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                      ;
+--------------------------------+-------+-----------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                            ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                            ;
+--------------------------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                              ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                              ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_master_agent:cpu_0_instruction_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; PKT_ADDR_SIDEBAND_H       ; 74    ; Signed Integer                                                                                          ;
; PKT_ADDR_SIDEBAND_L       ; 74    ; Signed Integer                                                                                          ;
; PKT_CACHE_H               ; 89    ; Signed Integer                                                                                          ;
; PKT_CACHE_L               ; 86    ; Signed Integer                                                                                          ;
; PKT_THREAD_ID_H           ; 82    ; Signed Integer                                                                                          ;
; PKT_THREAD_ID_L           ; 82    ; Signed Integer                                                                                          ;
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                          ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                          ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                          ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                          ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                          ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                          ;
; PKT_BURST_TYPE_H          ; 73    ; Signed Integer                                                                                          ;
; PKT_BURST_TYPE_L          ; 72    ; Signed Integer                                                                                          ;
; PKT_TRANS_EXCLUSIVE       ; 62    ; Signed Integer                                                                                          ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                          ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                          ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                          ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                          ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                          ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                          ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                          ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                          ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                          ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                          ;
; ID                        ; 0     ; Signed Integer                                                                                          ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                          ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                          ;
; CACHE_VALUE               ; 0000  ; Unsigned Binary                                                                                         ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                          ;
; PKT_ADDR_W                ; 21    ; Signed Integer                                                                                          ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                          ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                          ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                          ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_master_agent:cpu_0_data_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; PKT_ADDR_SIDEBAND_H       ; 74    ; Signed Integer                                                                                   ;
; PKT_ADDR_SIDEBAND_L       ; 74    ; Signed Integer                                                                                   ;
; PKT_CACHE_H               ; 89    ; Signed Integer                                                                                   ;
; PKT_CACHE_L               ; 86    ; Signed Integer                                                                                   ;
; PKT_THREAD_ID_H           ; 82    ; Signed Integer                                                                                   ;
; PKT_THREAD_ID_L           ; 82    ; Signed Integer                                                                                   ;
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                   ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                   ;
; PKT_BURST_TYPE_H          ; 73    ; Signed Integer                                                                                   ;
; PKT_BURST_TYPE_L          ; 72    ; Signed Integer                                                                                   ;
; PKT_TRANS_EXCLUSIVE       ; 62    ; Signed Integer                                                                                   ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                   ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                   ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                   ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                   ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                   ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                   ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                   ;
; ID                        ; 1     ; Signed Integer                                                                                   ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                   ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                   ;
; CACHE_VALUE               ; 0000  ; Unsigned Binary                                                                                  ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                   ;
; PKT_ADDR_W                ; 21    ; Signed Integer                                                                                   ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                   ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                   ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                   ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                       ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                       ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                       ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                       ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                       ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                       ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                       ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                       ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                       ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                  ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                  ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 57    ; Signed Integer                                                                                        ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                        ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                        ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                        ;
; PKT_ADDR_H                ; 38    ; Signed Integer                                                                                        ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                        ;
; PKT_TRANS_LOCK            ; 43    ; Signed Integer                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 39    ; Signed Integer                                                                                        ;
; PKT_TRANS_POSTED          ; 40    ; Signed Integer                                                                                        ;
; PKT_TRANS_WRITE           ; 41    ; Signed Integer                                                                                        ;
; PKT_TRANS_READ            ; 42    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_H              ; 60    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_L              ; 58    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_H             ; 63    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_L             ; 61    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_H           ; 50    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_L           ; 48    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_H            ; 47    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_L            ; 45    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_H          ; 67    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_L          ; 65    ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 73    ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 72    ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_H          ; 53    ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_L          ; 51    ; Signed Integer                                                                                        ;
; ST_DATA_W                 ; 74    ; Signed Integer                                                                                        ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                        ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                        ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                        ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                        ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                        ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                        ;
; FIFO_DATA_W               ; 75    ; Signed Integer                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                 ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                   ;
; BITS_PER_SYMBOL     ; 75    ; Signed Integer                                                                                                   ;
; FIFO_DEPTH          ; 3     ; Signed Integer                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                   ;
; DATA_WIDTH          ; 75    ; Signed Integer                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                         ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                         ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:led_green_o_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                              ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                              ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                              ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                              ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                              ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                              ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                              ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                              ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                              ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                              ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                              ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                              ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                              ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                              ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                              ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                              ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                              ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                              ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                              ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                              ;
; ADDR_W                    ; 21    ; Signed Integer                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                              ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:led_green_o_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                         ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                         ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:led_red_o_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                            ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                            ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                            ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                            ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                            ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                            ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                            ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                            ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                            ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                            ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                            ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                            ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                            ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                            ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                            ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                            ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                            ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                            ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                            ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                            ;
; ADDR_W                    ; 21    ; Signed Integer                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                            ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:led_red_o_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                       ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                       ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:push_button_i_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:push_button_i_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                           ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                           ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:switch_i_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                           ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                           ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                           ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                           ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                           ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                           ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                           ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                           ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                           ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                           ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                           ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                           ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                           ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                           ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                           ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                           ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                           ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                           ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                           ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                           ;
; ADDR_W                    ; 21    ; Signed Integer                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                           ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:switch_i_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                      ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                      ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                             ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                             ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                        ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                        ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment2_addr_router:addr_router|experiment2_addr_router_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 1     ; Signed Integer                                                                                                   ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment2_addr_router_001:addr_router_001|experiment2_addr_router_001_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 1     ; Signed Integer                                                                                                               ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment2_id_router:id_router|experiment2_id_router_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                             ;
; DEFAULT_DESTID  ; 0     ; Signed Integer                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment2_id_router_001:id_router_001|experiment2_id_router_001_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                         ;
; DEFAULT_DESTID  ; 0     ; Signed Integer                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment2_id_router_002:id_router_002|experiment2_id_router_002_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                         ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment2_id_router_002:id_router_003|experiment2_id_router_002_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                         ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment2_id_router_002:id_router_004|experiment2_id_router_002_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                         ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment2_id_router_002:id_router_005|experiment2_id_router_002_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                         ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment2_id_router_002:id_router_006|experiment2_id_router_002_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                         ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment2_id_router_002:id_router_007|experiment2_id_router_002_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                         ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_burst_adapter:burst_adapter ;
+---------------------------+-------+----------------------------------------------------+
; Parameter Name            ; Value ; Type                                               ;
+---------------------------+-------+----------------------------------------------------+
; PKT_BEGIN_BURST           ; 57    ; Signed Integer                                     ;
; PKT_ADDR_H                ; 38    ; Signed Integer                                     ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                     ;
; PKT_BYTE_CNT_H            ; 47    ; Signed Integer                                     ;
; PKT_BYTE_CNT_L            ; 45    ; Signed Integer                                     ;
; PKT_BURSTWRAP_H           ; 50    ; Signed Integer                                     ;
; PKT_BURSTWRAP_L           ; 48    ; Signed Integer                                     ;
; PKT_TRANS_COMPRESSED_READ ; 39    ; Signed Integer                                     ;
; PKT_TRANS_WRITE           ; 41    ; Signed Integer                                     ;
; PKT_TRANS_READ            ; 42    ; Signed Integer                                     ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                     ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                     ;
; PKT_BURST_TYPE_H          ; 55    ; Signed Integer                                     ;
; PKT_BURST_TYPE_L          ; 54    ; Signed Integer                                     ;
; PKT_BURST_SIZE_H          ; 53    ; Signed Integer                                     ;
; PKT_BURST_SIZE_L          ; 51    ; Signed Integer                                     ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                     ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                     ;
; OUT_FIXED                 ; 0     ; Signed Integer                                     ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                     ;
; ST_DATA_W                 ; 74    ; Signed Integer                                     ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                     ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                     ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                     ;
; OUT_BYTE_CNT_H            ; 46    ; Signed Integer                                     ;
; OUT_BURSTWRAP_H           ; 50    ; Signed Integer                                     ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                     ;
+---------------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 47    ; Signed Integer                                                                                                                                                   ;
; PKT_BYTE_CNT_L ; 45    ; Signed Integer                                                                                                                                                   ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                   ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                   ;
; ST_DATA_W      ; 74    ; Signed Integer                                                                                                                                                   ;
; ST_CHANNEL_W   ; 8     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller ;
+-------------------------+----------+------------------------------------------------+
; Parameter Name          ; Value    ; Type                                           ;
+-------------------------+----------+------------------------------------------------+
; NUM_RESET_INPUTS        ; 2        ; Signed Integer                                 ;
; OUTPUT_RESET_SYNC_EDGES ; deassert ; String                                         ;
; SYNC_DEPTH              ; 2        ; Signed Integer                                 ;
+-------------------------+----------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment2_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                             ;
+----------------+-------------+----------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                   ;
; SCHEME         ; round-robin ; String                                                                           ;
; PIPELINE       ; 1           ; Signed Integer                                                                   ;
+----------------+-------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment2_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment2_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                 ;
+----------------+-------------+--------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                       ;
; SCHEME         ; round-robin ; String                                                                               ;
; PIPELINE       ; 1           ; Signed Integer                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment2_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment2_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                        ;
; SCHEME         ; no-arb ; String                                                                                ;
; PIPELINE       ; 0      ; Signed Integer                                                                        ;
+----------------+--------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment2_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment2_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                          ;
+----------------+--------+-----------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 8      ; Signed Integer                                                                                ;
; SCHEME         ; no-arb ; String                                                                                        ;
; PIPELINE       ; 0      ; Signed Integer                                                                                ;
+----------------+--------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment2_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_width_adapter:width_adapter ;
+-------------------------------+-------+------------------------------------------------+
; Parameter Name                ; Value ; Type                                           ;
+-------------------------------+-------+------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                 ;
; IN_PKT_ADDR_H                 ; 56    ; Signed Integer                                 ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                 ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                 ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                 ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                 ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 57    ; Signed Integer                                 ;
; IN_PKT_BYTE_CNT_L             ; 63    ; Signed Integer                                 ;
; IN_PKT_BYTE_CNT_H             ; 65    ; Signed Integer                                 ;
; IN_PKT_BURSTWRAP_L            ; 66    ; Signed Integer                                 ;
; IN_PKT_BURSTWRAP_H            ; 68    ; Signed Integer                                 ;
; IN_PKT_BURST_SIZE_L           ; 69    ; Signed Integer                                 ;
; IN_PKT_BURST_SIZE_H           ; 71    ; Signed Integer                                 ;
; IN_PKT_RESPONSE_STATUS_L      ; 90    ; Signed Integer                                 ;
; IN_PKT_RESPONSE_STATUS_H      ; 91    ; Signed Integer                                 ;
; IN_PKT_TRANS_EXCLUSIVE        ; 62    ; Signed Integer                                 ;
; IN_PKT_BURST_TYPE_L           ; 72    ; Signed Integer                                 ;
; IN_PKT_BURST_TYPE_H           ; 73    ; Signed Integer                                 ;
; IN_ST_DATA_W                  ; 92    ; Signed Integer                                 ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                 ;
; OUT_PKT_ADDR_H                ; 38    ; Signed Integer                                 ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                 ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                 ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                 ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                 ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 39    ; Signed Integer                                 ;
; OUT_PKT_BYTE_CNT_L            ; 45    ; Signed Integer                                 ;
; OUT_PKT_BYTE_CNT_H            ; 47    ; Signed Integer                                 ;
; OUT_PKT_BURST_SIZE_L          ; 51    ; Signed Integer                                 ;
; OUT_PKT_BURST_SIZE_H          ; 53    ; Signed Integer                                 ;
; OUT_PKT_RESPONSE_STATUS_L     ; 72    ; Signed Integer                                 ;
; OUT_PKT_RESPONSE_STATUS_H     ; 73    ; Signed Integer                                 ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 44    ; Signed Integer                                 ;
; OUT_PKT_BURST_TYPE_L          ; 54    ; Signed Integer                                 ;
; OUT_PKT_BURST_TYPE_H          ; 55    ; Signed Integer                                 ;
; OUT_ST_DATA_W                 ; 74    ; Signed Integer                                 ;
; ST_CHANNEL_W                  ; 8     ; Signed Integer                                 ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                 ;
; PACKING                       ; 1     ; Signed Integer                                 ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                 ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                 ;
+-------------------------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_width_adapter:width_adapter_001 ;
+-------------------------------+-------+----------------------------------------------------+
; Parameter Name                ; Value ; Type                                               ;
+-------------------------------+-------+----------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                     ;
; IN_PKT_ADDR_H                 ; 38    ; Signed Integer                                     ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                     ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                     ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                     ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                     ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 39    ; Signed Integer                                     ;
; IN_PKT_BYTE_CNT_L             ; 45    ; Signed Integer                                     ;
; IN_PKT_BYTE_CNT_H             ; 47    ; Signed Integer                                     ;
; IN_PKT_BURSTWRAP_L            ; 48    ; Signed Integer                                     ;
; IN_PKT_BURSTWRAP_H            ; 50    ; Signed Integer                                     ;
; IN_PKT_BURST_SIZE_L           ; 51    ; Signed Integer                                     ;
; IN_PKT_BURST_SIZE_H           ; 53    ; Signed Integer                                     ;
; IN_PKT_RESPONSE_STATUS_L      ; 72    ; Signed Integer                                     ;
; IN_PKT_RESPONSE_STATUS_H      ; 73    ; Signed Integer                                     ;
; IN_PKT_TRANS_EXCLUSIVE        ; 44    ; Signed Integer                                     ;
; IN_PKT_BURST_TYPE_L           ; 54    ; Signed Integer                                     ;
; IN_PKT_BURST_TYPE_H           ; 55    ; Signed Integer                                     ;
; IN_ST_DATA_W                  ; 74    ; Signed Integer                                     ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                     ;
; OUT_PKT_ADDR_H                ; 56    ; Signed Integer                                     ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                     ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                     ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                     ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                     ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                     ;
; OUT_PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                     ;
; OUT_PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                     ;
; OUT_PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                     ;
; OUT_PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                     ;
; OUT_PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                     ;
; OUT_PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                     ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 62    ; Signed Integer                                     ;
; OUT_PKT_BURST_TYPE_L          ; 72    ; Signed Integer                                     ;
; OUT_PKT_BURST_TYPE_H          ; 73    ; Signed Integer                                     ;
; OUT_ST_DATA_W                 ; 92    ; Signed Integer                                     ;
; ST_CHANNEL_W                  ; 8     ; Signed Integer                                     ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                     ;
; PACKING                       ; 1     ; Signed Integer                                     ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                     ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                     ;
+-------------------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                  ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; experiment2_cpu_0:cpu_0|experiment2_cpu_0_register_bank_a_module:experiment2_cpu_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                  ;
; Entity Instance                           ; experiment2_cpu_0:cpu_0|experiment2_cpu_0_register_bank_b_module:experiment2_cpu_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                  ;
; Entity Instance                           ; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_ocimem:the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component_module:experiment2_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram     ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                   ;
; Entity Instance                           ; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 36                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_B                            ; 36                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                   ;
; Entity Instance                           ; custom_counter_component:custom_counter_component_0|dual_port_ram_unit:dual_port_ram_unit_inst|altsyncram:altsyncram_component                                                                                                                                                             ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 512                                                                                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                        ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                  ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                      ;
; Entity Instance            ; experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_w:the_experiment2_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                           ;
;     -- lpm_width           ; 8                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                                     ;
; Entity Instance            ; experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_r:the_experiment2_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                           ;
;     -- lpm_width           ; 8                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                                     ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor"        ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                              ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                              ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                              ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_width_adapter:width_adapter_001" ;
+----------------------+-------+----------+---------------------------------+
; Port                 ; Type  ; Severity ; Details                         ;
+----------------------+-------+----------+---------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                    ;
+----------------------+-------+----------+---------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_width_adapter:width_adapter" ;
+----------------------+-------+----------+-----------------------------+
; Port                 ; Type  ; Severity ; Details                     ;
+----------------------+-------+----------+-----------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                ;
+----------------------+-------+----------+-----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "experiment2_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                               ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; b[15..1] ; Input  ; Info     ; Stuck at GND                                                                                          ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                          ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                   ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "experiment2_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                        ;
+---------+--------+----------+------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                   ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                   ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "experiment2_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                         ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                    ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller" ;
+------------+-------+----------+------------------------------------+
; Port       ; Type  ; Severity ; Details                            ;
+------------+-------+----------+------------------------------------+
; reset_in2  ; Input ; Info     ; Stuck at GND                       ;
; reset_in3  ; Input ; Info     ; Stuck at GND                       ;
; reset_in4  ; Input ; Info     ; Stuck at GND                       ;
; reset_in5  ; Input ; Info     ; Stuck at GND                       ;
; reset_in6  ; Input ; Info     ; Stuck at GND                       ;
; reset_in7  ; Input ; Info     ; Stuck at GND                       ;
; reset_in8  ; Input ; Info     ; Stuck at GND                       ;
; reset_in9  ; Input ; Info     ; Stuck at GND                       ;
; reset_in10 ; Input ; Info     ; Stuck at GND                       ;
; reset_in11 ; Input ; Info     ; Stuck at GND                       ;
; reset_in12 ; Input ; Info     ; Stuck at GND                       ;
; reset_in13 ; Input ; Info     ; Stuck at GND                       ;
; reset_in14 ; Input ; Info     ; Stuck at GND                       ;
; reset_in15 ; Input ; Info     ; Stuck at GND                       ;
+------------+-------+----------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "experiment2_id_router_002:id_router_002|experiment2_id_router_002_default_decode:the_default_decode"  ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "experiment2_id_router_001:id_router_001|experiment2_id_router_001_default_decode:the_default_decode"  ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "experiment2_id_router:id_router|experiment2_id_router_default_decode:the_default_decode"              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                  ;
+-------------------+--------+----------+--------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                   ;
+-------------------+--------+----------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                       ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                   ;
+-------------------+--------+----------+---------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                    ;
+-------------------+--------+----------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                     ;
+-------------------+--------+----------+-----------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                      ;
+-------------------+--------+----------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                               ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                              ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                               ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+-----------------------+--------+----------+---------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                 ;
+-----------------------+--------+----------+---------------------------------------------------------+
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                                  ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                                  ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                                  ;
; av_byteenable         ; Output ; Info     ; Explicitly unconnected                                  ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                                            ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                                  ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                                  ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                                  ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                            ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                                  ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                                  ;
+-----------------------+--------+----------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:switch_i_s1_translator" ;
+-----------------------+--------+----------+---------------------------------------+
; Port                  ; Type   ; Severity ; Details                               ;
+-----------------------+--------+----------+---------------------------------------+
; av_write              ; Output ; Info     ; Explicitly unconnected                ;
; av_read               ; Output ; Info     ; Explicitly unconnected                ;
; av_writedata          ; Output ; Info     ; Explicitly unconnected                ;
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                ;
; av_byteenable         ; Output ; Info     ; Explicitly unconnected                ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                          ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                          ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                ;
; av_chipselect         ; Output ; Info     ; Explicitly unconnected                ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                          ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                ;
+-----------------------+--------+----------+---------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:push_button_i_s1_translator" ;
+-----------------------+--------+----------+--------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                    ;
+-----------------------+--------+----------+--------------------------------------------+
; av_read               ; Output ; Info     ; Explicitly unconnected                     ;
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                     ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                     ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                     ;
; av_byteenable         ; Output ; Info     ; Explicitly unconnected                     ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                               ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                               ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                     ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                     ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                     ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                               ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                     ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                     ;
+-----------------------+--------+----------+--------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:led_red_o_s1_translator" ;
+-----------------------+--------+----------+----------------------------------------+
; Port                  ; Type   ; Severity ; Details                                ;
+-----------------------+--------+----------+----------------------------------------+
; av_read               ; Output ; Info     ; Explicitly unconnected                 ;
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                 ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                 ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                 ;
; av_byteenable         ; Output ; Info     ; Explicitly unconnected                 ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                           ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                           ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                 ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                 ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                 ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                           ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                 ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                 ;
+-----------------------+--------+----------+----------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:led_green_o_s1_translator" ;
+-----------------------+--------+----------+------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                  ;
+-----------------------+--------+----------+------------------------------------------+
; av_read               ; Output ; Info     ; Explicitly unconnected                   ;
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                   ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                   ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                   ;
; av_byteenable         ; Output ; Info     ; Explicitly unconnected                   ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                             ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                             ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                   ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                   ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                   ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                             ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                   ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                   ;
+-----------------------+--------+----------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:custom_counter_component_0_avalon_slave_0_translator" ;
+-----------------------+--------+----------+---------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                             ;
+-----------------------+--------+----------+---------------------------------------------------------------------+
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                                              ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                                              ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                                              ;
; av_byteenable         ; Output ; Info     ; Explicitly unconnected                                              ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                                                        ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                                                        ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                                              ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                                              ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                                              ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                                        ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                                              ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                                              ;
+-----------------------+--------+----------+---------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:sram_0_avalon_sram_slave_translator" ;
+-----------------------+--------+----------+----------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                            ;
+-----------------------+--------+----------+----------------------------------------------------+
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                             ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                             ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                             ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                                       ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                             ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                             ;
; av_chipselect         ; Output ; Info     ; Explicitly unconnected                             ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                             ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                       ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                             ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                             ;
+-----------------------+--------+----------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator" ;
+-----------------------+--------+----------+---------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                           ;
+-----------------------+--------+----------+---------------------------------------------------+
; av_read               ; Output ; Info     ; Explicitly unconnected                            ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                            ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                            ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                                      ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                                      ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                            ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                            ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                            ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                      ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                            ;
+-----------------------+--------+----------+---------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_master_translator:cpu_0_data_master_translator" ;
+-----------------------+--------+----------+----------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                      ;
+-----------------------+--------+----------+----------------------------------------------+
; av_burstcount         ; Input  ; Info     ; Stuck at VCC                                 ;
; av_beginbursttransfer ; Input  ; Info     ; Stuck at GND                                 ;
; av_begintransfer      ; Input  ; Info     ; Stuck at GND                                 ;
; av_chipselect         ; Input  ; Info     ; Stuck at GND                                 ;
; av_readdatavalid      ; Output ; Info     ; Explicitly unconnected                       ;
; av_lock               ; Input  ; Info     ; Stuck at GND                                 ;
; uav_clken             ; Output ; Info     ; Explicitly unconnected                       ;
; av_clken              ; Input  ; Info     ; Stuck at VCC                                 ;
+-----------------------+--------+----------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_master_translator:cpu_0_instruction_master_translator" ;
+-----------------------+--------+----------+-----------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                             ;
+-----------------------+--------+----------+-----------------------------------------------------+
; av_burstcount         ; Input  ; Info     ; Stuck at VCC                                        ;
; av_byteenable         ; Input  ; Info     ; Stuck at VCC                                        ;
; av_beginbursttransfer ; Input  ; Info     ; Stuck at GND                                        ;
; av_begintransfer      ; Input  ; Info     ; Stuck at GND                                        ;
; av_chipselect         ; Input  ; Info     ; Stuck at GND                                        ;
; av_readdatavalid      ; Output ; Info     ; Explicitly unconnected                              ;
; av_write              ; Input  ; Info     ; Stuck at GND                                        ;
; av_writedata          ; Input  ; Info     ; Stuck at GND                                        ;
; av_lock               ; Input  ; Info     ; Stuck at GND                                        ;
; av_debugaccess        ; Input  ; Info     ; Stuck at GND                                        ;
; uav_clken             ; Output ; Info     ; Explicitly unconnected                              ;
; av_clken              ; Input  ; Info     ; Stuck at VCC                                        ;
+-----------------------+--------+----------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "custom_counter_component:custom_counter_component_0|dual_port_ram_unit:dual_port_ram_unit_inst"                                                                                     ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wren_a ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (1 bits) it drives.  The 15 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren_b ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (1 bits) it drives.  The 15 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "custom_counter_component:custom_counter_component_0|custom_counter_unit:custom_counter_unit_inst"                                                                               ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                 ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; write_enable ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (16 bits) it drives.  The 15 most-significant bit(s) in the port expression will be connected to GND. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic"                                                       ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "experiment2_jtag_uart_0:jtag_uart_0"                                                                              ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:experiment2_cpu_0_jtag_debug_module_phy" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                           ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                          ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                          ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                          ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                          ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                          ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                          ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                          ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                          ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                          ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                          ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                          ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                          ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                          ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                          ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                          ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                          ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                          ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                          ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                          ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                          ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_sysclk:the_experiment2_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                       ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                  ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_sysclk:the_experiment2_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                       ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                  ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component" ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                                                      ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address_b ; Input  ; Warning  ; Input port expression (17 bits) is wider than the input port (7 bits) it drives.  The 10 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                           ;
; clocken0  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                 ;
; clocken1  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                 ;
; q_a       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
; q_b       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_pib:the_experiment2_cpu_0_nios2_oci_pib" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                               ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkx2   ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; tr_clk  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                   ;
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                   ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_fifo:the_experiment2_cpu_0_nios2_oci_fifo|experiment2_cpu_0_nios2_oci_fifowp_inc:experiment2_cpu_0_nios2_oci_fifowp_inc_fifowp" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifowp_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                       ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_dtrace:the_experiment2_cpu_0_nios2_oci_dtrace|experiment2_cpu_0_nios2_oci_td_mode:experiment2_cpu_0_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                          ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_itrace:the_experiment2_cpu_0_nios2_oci_itrace"                     ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_dbrk:the_experiment2_cpu_0_nios2_oci_dbrk" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                            ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_xbrk:the_experiment2_cpu_0_nios2_oci_xbrk" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                            ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_ocimem:the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component_module:experiment2_cpu_0_ociram_lpm_dram_bdp_component" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                                    ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clocken0 ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                               ;
; clocken1 ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                               ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_debug:the_experiment2_cpu_0_nios2_oci_debug" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                   ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                              ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci"              ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; oci_ienable[31..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "experiment2_cpu_0:cpu_0|experiment2_cpu_0_test_bench:the_experiment2_cpu_0_test_bench" ;
+-----------------+-------+----------+------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                      ;
+-----------------+-------+----------+------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input ; Info     ; Stuck at GND                                                                 ;
; i_address[1..0] ; Input ; Info     ; Stuck at GND                                                                 ;
+-----------------+-------+----------+------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "experiment2_cpu_0:cpu_0"       ;
+--------------+--------+----------+------------------------+
; Port         ; Type   ; Severity ; Details                ;
+--------------+--------+----------+------------------------+
; no_ci_readra ; Output ; Info     ; Explicitly unconnected ;
+--------------+--------+----------+------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version
    Info: Processing started: Fri Mar  8 12:51:00 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off experiment2 -c experiment2
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file experiment2/synthesis/experiment2.v
    Info (12023): Found entity 1: experiment2
Info (12021): Found 1 design units, including 1 entities, in source file experiment2/synthesis/submodules/experiment2_irq_mapper.sv
    Info (12023): Found entity 1: experiment2_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file experiment2/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter
Info (12021): Found 1 design units, including 1 entities, in source file experiment2/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 2 design units, including 2 entities, in source file experiment2/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file experiment2/synthesis/submodules/experiment2_rsp_xbar_mux_001.sv
    Info (12023): Found entity 1: experiment2_rsp_xbar_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file experiment2/synthesis/submodules/experiment2_rsp_xbar_mux.sv
    Info (12023): Found entity 1: experiment2_rsp_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file experiment2/synthesis/submodules/experiment2_rsp_xbar_demux_002.sv
    Info (12023): Found entity 1: experiment2_rsp_xbar_demux_002
Info (12021): Found 1 design units, including 1 entities, in source file experiment2/synthesis/submodules/experiment2_cmd_xbar_mux.sv
    Info (12023): Found entity 1: experiment2_cmd_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file experiment2/synthesis/submodules/experiment2_cmd_xbar_demux_001.sv
    Info (12023): Found entity 1: experiment2_cmd_xbar_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file experiment2/synthesis/submodules/experiment2_cmd_xbar_demux.sv
    Info (12023): Found entity 1: experiment2_cmd_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file experiment2/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file experiment2/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 7 design units, including 7 entities, in source file experiment2/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min
    Info (12023): Found entity 5: altera_merlin_burst_adapter
    Info (12023): Found entity 6: altera_merlin_burst_adapter_uncompressed_only
    Info (12023): Found entity 7: altera_merlin_burst_adapter_full
Info (12021): Found 2 design units, including 2 entities, in source file experiment2/synthesis/submodules/experiment2_id_router_002.sv
    Info (12023): Found entity 1: experiment2_id_router_002_default_decode
    Info (12023): Found entity 2: experiment2_id_router_002
Info (12021): Found 2 design units, including 2 entities, in source file experiment2/synthesis/submodules/experiment2_id_router_001.sv
    Info (12023): Found entity 1: experiment2_id_router_001_default_decode
    Info (12023): Found entity 2: experiment2_id_router_001
Info (12021): Found 2 design units, including 2 entities, in source file experiment2/synthesis/submodules/experiment2_id_router.sv
    Info (12023): Found entity 1: experiment2_id_router_default_decode
    Info (12023): Found entity 2: experiment2_id_router
Info (12021): Found 2 design units, including 2 entities, in source file experiment2/synthesis/submodules/experiment2_addr_router_001.sv
    Info (12023): Found entity 1: experiment2_addr_router_001_default_decode
    Info (12023): Found entity 2: experiment2_addr_router_001
Info (12021): Found 2 design units, including 2 entities, in source file experiment2/synthesis/submodules/experiment2_addr_router.sv
    Info (12023): Found entity 1: experiment2_addr_router_default_decode
    Info (12023): Found entity 2: experiment2_addr_router
Info (12021): Found 1 design units, including 1 entities, in source file experiment2/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file experiment2/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file experiment2/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file experiment2/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file experiment2/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file experiment2/synthesis/submodules/custom_counter_component.sv
    Info (12023): Found entity 1: custom_counter_component
Info (12021): Found 1 design units, including 1 entities, in source file experiment2/synthesis/submodules/custom_counter_unit.sv
    Info (12023): Found entity 1: custom_counter_unit
Info (12021): Found 1 design units, including 1 entities, in source file experiment2/synthesis/submodules/dual_port_ram_unit.sv
    Info (12023): Found entity 1: dual_port_ram_unit
Info (12021): Found 1 design units, including 1 entities, in source file experiment2/synthesis/submodules/experiment2_LED_GREEN_O.v
    Info (12023): Found entity 1: experiment2_LED_GREEN_O
Info (12021): Found 1 design units, including 1 entities, in source file experiment2/synthesis/submodules/experiment2_LED_RED_O.v
    Info (12023): Found entity 1: experiment2_LED_RED_O
Info (12021): Found 1 design units, including 1 entities, in source file experiment2/synthesis/submodules/experiment2_PUSH_BUTTON_I.v
    Info (12023): Found entity 1: experiment2_PUSH_BUTTON_I
Info (12021): Found 1 design units, including 1 entities, in source file experiment2/synthesis/submodules/experiment2_SWITCH_I.v
    Info (12023): Found entity 1: experiment2_SWITCH_I
Info (12021): Found 7 design units, including 7 entities, in source file experiment2/synthesis/submodules/experiment2_jtag_uart_0.v
    Info (12023): Found entity 1: experiment2_jtag_uart_0_log_module
    Info (12023): Found entity 2: experiment2_jtag_uart_0_sim_scfifo_w
    Info (12023): Found entity 3: experiment2_jtag_uart_0_scfifo_w
    Info (12023): Found entity 4: experiment2_jtag_uart_0_drom_module
    Info (12023): Found entity 5: experiment2_jtag_uart_0_sim_scfifo_r
    Info (12023): Found entity 6: experiment2_jtag_uart_0_scfifo_r
    Info (12023): Found entity 7: experiment2_jtag_uart_0
Info (12021): Found 1 design units, including 1 entities, in source file experiment2/synthesis/submodules/experiment2_sram_0.v
    Info (12023): Found entity 1: experiment2_sram_0
Info (12021): Found 1 design units, including 1 entities, in source file experiment2/synthesis/submodules/experiment2_cpu_0_test_bench.v
    Info (12023): Found entity 1: experiment2_cpu_0_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file experiment2/synthesis/submodules/experiment2_cpu_0_oci_test_bench.v
    Info (12023): Found entity 1: experiment2_cpu_0_oci_test_bench
Info (12021): Found 22 design units, including 22 entities, in source file experiment2/synthesis/submodules/experiment2_cpu_0.v
    Info (12023): Found entity 1: experiment2_cpu_0_register_bank_a_module
    Info (12023): Found entity 2: experiment2_cpu_0_register_bank_b_module
    Info (12023): Found entity 3: experiment2_cpu_0_nios2_oci_debug
    Info (12023): Found entity 4: experiment2_cpu_0_ociram_lpm_dram_bdp_component_module
    Info (12023): Found entity 5: experiment2_cpu_0_nios2_ocimem
    Info (12023): Found entity 6: experiment2_cpu_0_nios2_avalon_reg
    Info (12023): Found entity 7: experiment2_cpu_0_nios2_oci_break
    Info (12023): Found entity 8: experiment2_cpu_0_nios2_oci_xbrk
    Info (12023): Found entity 9: experiment2_cpu_0_nios2_oci_dbrk
    Info (12023): Found entity 10: experiment2_cpu_0_nios2_oci_itrace
    Info (12023): Found entity 11: experiment2_cpu_0_nios2_oci_td_mode
    Info (12023): Found entity 12: experiment2_cpu_0_nios2_oci_dtrace
    Info (12023): Found entity 13: experiment2_cpu_0_nios2_oci_compute_tm_count
    Info (12023): Found entity 14: experiment2_cpu_0_nios2_oci_fifowp_inc
    Info (12023): Found entity 15: experiment2_cpu_0_nios2_oci_fifocount_inc
    Info (12023): Found entity 16: experiment2_cpu_0_nios2_oci_fifo
    Info (12023): Found entity 17: experiment2_cpu_0_nios2_oci_pib
    Info (12023): Found entity 18: experiment2_cpu_0_traceram_lpm_dram_bdp_component_module
    Info (12023): Found entity 19: experiment2_cpu_0_nios2_oci_im
    Info (12023): Found entity 20: experiment2_cpu_0_nios2_performance_monitors
    Info (12023): Found entity 21: experiment2_cpu_0_nios2_oci
    Info (12023): Found entity 22: experiment2_cpu_0
Info (12021): Found 1 design units, including 1 entities, in source file experiment2/synthesis/submodules/experiment2_cpu_0_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: experiment2_cpu_0_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file experiment2/synthesis/submodules/experiment2_cpu_0_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: experiment2_cpu_0_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file experiment2/synthesis/submodules/experiment2_cpu_0_jtag_debug_module_tck.v
    Info (12023): Found entity 1: experiment2_cpu_0_jtag_debug_module_tck
Info (12127): Elaborating entity "experiment2" for the top level hierarchy
Info (12128): Elaborating entity "experiment2_cpu_0" for hierarchy "experiment2_cpu_0:cpu_0"
Info (12128): Elaborating entity "experiment2_cpu_0_test_bench" for hierarchy "experiment2_cpu_0:cpu_0|experiment2_cpu_0_test_bench:the_experiment2_cpu_0_test_bench"
Info (12128): Elaborating entity "experiment2_cpu_0_register_bank_a_module" for hierarchy "experiment2_cpu_0:cpu_0|experiment2_cpu_0_register_bank_a_module:experiment2_cpu_0_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "experiment2_cpu_0:cpu_0|experiment2_cpu_0_register_bank_a_module:experiment2_cpu_0_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "experiment2_cpu_0:cpu_0|experiment2_cpu_0_register_bank_a_module:experiment2_cpu_0_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "experiment2_cpu_0:cpu_0|experiment2_cpu_0_register_bank_a_module:experiment2_cpu_0_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "experiment2_cpu_0_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hhg1.tdf
    Info (12023): Found entity 1: altsyncram_hhg1
Info (12128): Elaborating entity "altsyncram_hhg1" for hierarchy "experiment2_cpu_0:cpu_0|experiment2_cpu_0_register_bank_a_module:experiment2_cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_hhg1:auto_generated"
Info (12128): Elaborating entity "experiment2_cpu_0_register_bank_b_module" for hierarchy "experiment2_cpu_0:cpu_0|experiment2_cpu_0_register_bank_b_module:experiment2_cpu_0_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "experiment2_cpu_0:cpu_0|experiment2_cpu_0_register_bank_b_module:experiment2_cpu_0_register_bank_b|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "experiment2_cpu_0:cpu_0|experiment2_cpu_0_register_bank_b_module:experiment2_cpu_0_register_bank_b|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "experiment2_cpu_0:cpu_0|experiment2_cpu_0_register_bank_b_module:experiment2_cpu_0_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "experiment2_cpu_0_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ihg1.tdf
    Info (12023): Found entity 1: altsyncram_ihg1
Info (12128): Elaborating entity "altsyncram_ihg1" for hierarchy "experiment2_cpu_0:cpu_0|experiment2_cpu_0_register_bank_b_module:experiment2_cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_ihg1:auto_generated"
Info (12128): Elaborating entity "experiment2_cpu_0_nios2_oci" for hierarchy "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci"
Info (12128): Elaborating entity "experiment2_cpu_0_nios2_oci_debug" for hierarchy "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_debug:the_experiment2_cpu_0_nios2_oci_debug"
Info (12128): Elaborating entity "experiment2_cpu_0_nios2_ocimem" for hierarchy "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_ocimem:the_experiment2_cpu_0_nios2_ocimem"
Info (12128): Elaborating entity "experiment2_cpu_0_ociram_lpm_dram_bdp_component_module" for hierarchy "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_ocimem:the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component_module:experiment2_cpu_0_ociram_lpm_dram_bdp_component"
Info (12128): Elaborating entity "altsyncram" for hierarchy "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_ocimem:the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component_module:experiment2_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_ocimem:the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component_module:experiment2_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_ocimem:the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component_module:experiment2_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "init_file" = "experiment2_cpu_0_ociram_default_contents.mif"
    Info (12134): Parameter "intended_device_family" = "CYCLONEII"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ub82.tdf
    Info (12023): Found entity 1: altsyncram_ub82
Info (12128): Elaborating entity "altsyncram_ub82" for hierarchy "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_ocimem:the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component_module:experiment2_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_ub82:auto_generated"
Info (12128): Elaborating entity "experiment2_cpu_0_nios2_avalon_reg" for hierarchy "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg"
Info (12128): Elaborating entity "experiment2_cpu_0_nios2_oci_break" for hierarchy "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_break:the_experiment2_cpu_0_nios2_oci_break"
Info (12128): Elaborating entity "experiment2_cpu_0_nios2_oci_xbrk" for hierarchy "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_xbrk:the_experiment2_cpu_0_nios2_oci_xbrk"
Info (12128): Elaborating entity "experiment2_cpu_0_nios2_oci_dbrk" for hierarchy "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_dbrk:the_experiment2_cpu_0_nios2_oci_dbrk"
Info (12128): Elaborating entity "experiment2_cpu_0_nios2_oci_itrace" for hierarchy "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_itrace:the_experiment2_cpu_0_nios2_oci_itrace"
Info (12128): Elaborating entity "experiment2_cpu_0_nios2_oci_dtrace" for hierarchy "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_dtrace:the_experiment2_cpu_0_nios2_oci_dtrace"
Info (12128): Elaborating entity "experiment2_cpu_0_nios2_oci_td_mode" for hierarchy "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_dtrace:the_experiment2_cpu_0_nios2_oci_dtrace|experiment2_cpu_0_nios2_oci_td_mode:experiment2_cpu_0_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "experiment2_cpu_0_nios2_oci_fifo" for hierarchy "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_fifo:the_experiment2_cpu_0_nios2_oci_fifo"
Info (12128): Elaborating entity "experiment2_cpu_0_nios2_oci_compute_tm_count" for hierarchy "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_fifo:the_experiment2_cpu_0_nios2_oci_fifo|experiment2_cpu_0_nios2_oci_compute_tm_count:experiment2_cpu_0_nios2_oci_compute_tm_count_tm_count"
Info (12128): Elaborating entity "experiment2_cpu_0_nios2_oci_fifowp_inc" for hierarchy "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_fifo:the_experiment2_cpu_0_nios2_oci_fifo|experiment2_cpu_0_nios2_oci_fifowp_inc:experiment2_cpu_0_nios2_oci_fifowp_inc_fifowp"
Info (12128): Elaborating entity "experiment2_cpu_0_nios2_oci_fifocount_inc" for hierarchy "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_fifo:the_experiment2_cpu_0_nios2_oci_fifo|experiment2_cpu_0_nios2_oci_fifocount_inc:experiment2_cpu_0_nios2_oci_fifocount_inc_fifocount"
Info (12128): Elaborating entity "experiment2_cpu_0_oci_test_bench" for hierarchy "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_fifo:the_experiment2_cpu_0_nios2_oci_fifo|experiment2_cpu_0_oci_test_bench:the_experiment2_cpu_0_oci_test_bench"
Info (12128): Elaborating entity "experiment2_cpu_0_nios2_oci_pib" for hierarchy "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_pib:the_experiment2_cpu_0_nios2_oci_pib"
Info (12128): Elaborating entity "experiment2_cpu_0_nios2_oci_im" for hierarchy "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im"
Info (12128): Elaborating entity "experiment2_cpu_0_traceram_lpm_dram_bdp_component_module" for hierarchy "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component"
Info (12128): Elaborating entity "altsyncram" for hierarchy "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "CYCLONEII"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "36"
    Info (12134): Parameter "width_b" = "36"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e502.tdf
    Info (12023): Found entity 1: altsyncram_e502
Info (12128): Elaborating entity "altsyncram_e502" for hierarchy "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated"
Info (12128): Elaborating entity "experiment2_cpu_0_jtag_debug_module_wrapper" for hierarchy "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper"
Info (12128): Elaborating entity "experiment2_cpu_0_jtag_debug_module_tck" for hierarchy "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_tck:the_experiment2_cpu_0_jtag_debug_module_tck"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_tck:the_experiment2_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12130): Elaborated megafunction instantiation "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_tck:the_experiment2_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12133): Instantiated megafunction "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_tck:the_experiment2_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "experiment2_cpu_0_jtag_debug_module_sysclk" for hierarchy "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_sysclk:the_experiment2_cpu_0_jtag_debug_module_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:experiment2_cpu_0_jtag_debug_module_phy"
Info (12130): Elaborated megafunction instantiation "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:experiment2_cpu_0_jtag_debug_module_phy"
Info (12133): Instantiated megafunction "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:experiment2_cpu_0_jtag_debug_module_phy" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:experiment2_cpu_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:experiment2_cpu_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:experiment2_cpu_0_jtag_debug_module_phy"
Info (12128): Elaborating entity "experiment2_sram_0" for hierarchy "experiment2_sram_0:sram_0"
Info (12128): Elaborating entity "experiment2_jtag_uart_0" for hierarchy "experiment2_jtag_uart_0:jtag_uart_0"
Info (12128): Elaborating entity "experiment2_jtag_uart_0_scfifo_w" for hierarchy "experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_w:the_experiment2_jtag_uart_0_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_w:the_experiment2_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_w:the_experiment2_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_w:the_experiment2_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf
    Info (12023): Found entity 1: scfifo_1n21
Info (12128): Elaborating entity "scfifo_1n21" for hierarchy "experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_w:the_experiment2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf
    Info (12023): Found entity 1: a_dpfifo_8t21
Info (12128): Elaborating entity "a_dpfifo_8t21" for hierarchy "experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_w:the_experiment2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_w:the_experiment2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf
    Info (12023): Found entity 1: cntr_rj7
Info (12128): Elaborating entity "cntr_rj7" for hierarchy "experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_w:the_experiment2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf
    Info (12023): Found entity 1: dpram_5h21
Info (12128): Elaborating entity "dpram_5h21" for hierarchy "experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_w:the_experiment2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf
    Info (12023): Found entity 1: altsyncram_9tl1
Info (12128): Elaborating entity "altsyncram_9tl1" for hierarchy "experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_w:the_experiment2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf
    Info (12023): Found entity 1: cntr_fjb
Info (12128): Elaborating entity "cntr_fjb" for hierarchy "experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_w:the_experiment2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count"
Info (12128): Elaborating entity "experiment2_jtag_uart_0_scfifo_r" for hierarchy "experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_r:the_experiment2_jtag_uart_0_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "experiment2_SWITCH_I" for hierarchy "experiment2_SWITCH_I:switch_i"
Info (12128): Elaborating entity "experiment2_PUSH_BUTTON_I" for hierarchy "experiment2_PUSH_BUTTON_I:push_button_i"
Info (12128): Elaborating entity "experiment2_LED_RED_O" for hierarchy "experiment2_LED_RED_O:led_red_o"
Info (12128): Elaborating entity "experiment2_LED_GREEN_O" for hierarchy "experiment2_LED_GREEN_O:led_green_o"
Info (12128): Elaborating entity "custom_counter_component" for hierarchy "custom_counter_component:custom_counter_component_0"
Warning (10036): Verilog HDL or VHDL warning at custom_counter_component.sv(38): object "reset_irq" assigned a value but never read
Info (12128): Elaborating entity "custom_counter_unit" for hierarchy "custom_counter_component:custom_counter_component_0|custom_counter_unit:custom_counter_unit_inst"
Warning (10230): Verilog HDL assignment warning at custom_counter_unit.sv(52): truncated value with size 10 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at custom_counter_unit.sv(53): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at custom_counter_unit.sv(60): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at custom_counter_unit.sv(65): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at custom_counter_unit.sv(68): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at custom_counter_unit.sv(69): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at custom_counter_unit.sv(73): truncated value with size 10 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at custom_counter_unit.sv(74): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at custom_counter_unit.sv(77): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at custom_counter_unit.sv(82): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at custom_counter_unit.sv(91): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at custom_counter_unit.sv(98): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at custom_counter_unit.sv(104): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at custom_counter_unit.sv(105): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "dual_port_ram_unit" for hierarchy "custom_counter_component:custom_counter_component_0|dual_port_ram_unit:dual_port_ram_unit_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "custom_counter_component:custom_counter_component_0|dual_port_ram_unit:dual_port_ram_unit_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "custom_counter_component:custom_counter_component_0|dual_port_ram_unit:dual_port_ram_unit_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "custom_counter_component:custom_counter_component_0|dual_port_ram_unit:dual_port_ram_unit_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "dual_port_RAM0.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vq92.tdf
    Info (12023): Found entity 1: altsyncram_vq92
Info (12128): Elaborating entity "altsyncram_vq92" for hierarchy "custom_counter_component:custom_counter_component_0|dual_port_ram_unit:dual_port_ram_unit_inst|altsyncram:altsyncram_component|altsyncram_vq92:auto_generated"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "altera_merlin_master_translator:cpu_0_instruction_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "altera_merlin_master_translator:cpu_0_data_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "altera_merlin_slave_translator:sram_0_avalon_sram_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "altera_merlin_slave_translator:custom_counter_component_0_avalon_slave_0_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "altera_merlin_slave_translator:led_green_o_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "altera_merlin_master_agent:cpu_0_instruction_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "altera_merlin_master_agent:cpu_0_data_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "experiment2_addr_router" for hierarchy "experiment2_addr_router:addr_router"
Info (12128): Elaborating entity "experiment2_addr_router_default_decode" for hierarchy "experiment2_addr_router:addr_router|experiment2_addr_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "experiment2_addr_router_001" for hierarchy "experiment2_addr_router_001:addr_router_001"
Info (12128): Elaborating entity "experiment2_addr_router_001_default_decode" for hierarchy "experiment2_addr_router_001:addr_router_001|experiment2_addr_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "experiment2_id_router" for hierarchy "experiment2_id_router:id_router"
Info (12128): Elaborating entity "experiment2_id_router_default_decode" for hierarchy "experiment2_id_router:id_router|experiment2_id_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "experiment2_id_router_001" for hierarchy "experiment2_id_router_001:id_router_001"
Info (12128): Elaborating entity "experiment2_id_router_001_default_decode" for hierarchy "experiment2_id_router_001:id_router_001|experiment2_id_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "experiment2_id_router_002" for hierarchy "experiment2_id_router_002:id_router_002"
Info (12128): Elaborating entity "experiment2_id_router_002_default_decode" for hierarchy "experiment2_id_router_002:id_router_002|experiment2_id_router_002_default_decode:the_default_decode"
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "altera_merlin_burst_adapter:burst_adapter"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "experiment2_cmd_xbar_demux" for hierarchy "experiment2_cmd_xbar_demux:cmd_xbar_demux"
Info (12128): Elaborating entity "experiment2_cmd_xbar_demux_001" for hierarchy "experiment2_cmd_xbar_demux_001:cmd_xbar_demux_001"
Info (12128): Elaborating entity "experiment2_cmd_xbar_mux" for hierarchy "experiment2_cmd_xbar_mux:cmd_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "experiment2_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "experiment2_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "experiment2_rsp_xbar_demux_002" for hierarchy "experiment2_rsp_xbar_demux_002:rsp_xbar_demux_002"
Info (12128): Elaborating entity "experiment2_rsp_xbar_mux" for hierarchy "experiment2_rsp_xbar_mux:rsp_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "experiment2_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "experiment2_rsp_xbar_mux_001" for hierarchy "experiment2_rsp_xbar_mux_001:rsp_xbar_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "experiment2_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "experiment2_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "altera_merlin_width_adapter:width_adapter"
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "altera_merlin_width_adapter:width_adapter_001"
Info (12128): Elaborating entity "experiment2_irq_mapper" for hierarchy "experiment2_irq_mapper:irq_mapper"
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "custom_counter_component:custom_counter_component_0|write_enable_b[15]" is missing source, defaulting to GND
    Warning (12110): Net "custom_counter_component:custom_counter_component_0|write_enable_b[14]" is missing source, defaulting to GND
    Warning (12110): Net "custom_counter_component:custom_counter_component_0|write_enable_b[13]" is missing source, defaulting to GND
    Warning (12110): Net "custom_counter_component:custom_counter_component_0|write_enable_b[12]" is missing source, defaulting to GND
    Warning (12110): Net "custom_counter_component:custom_counter_component_0|write_enable_b[11]" is missing source, defaulting to GND
    Warning (12110): Net "custom_counter_component:custom_counter_component_0|write_enable_b[10]" is missing source, defaulting to GND
    Warning (12110): Net "custom_counter_component:custom_counter_component_0|write_enable_b[9]" is missing source, defaulting to GND
    Warning (12110): Net "custom_counter_component:custom_counter_component_0|write_enable_b[8]" is missing source, defaulting to GND
    Warning (12110): Net "custom_counter_component:custom_counter_component_0|write_enable_b[7]" is missing source, defaulting to GND
    Warning (12110): Net "custom_counter_component:custom_counter_component_0|write_enable_b[6]" is missing source, defaulting to GND
    Warning (12110): Net "custom_counter_component:custom_counter_component_0|write_enable_b[5]" is missing source, defaulting to GND
    Warning (12110): Net "custom_counter_component:custom_counter_component_0|write_enable_b[4]" is missing source, defaulting to GND
    Warning (12110): Net "custom_counter_component:custom_counter_component_0|write_enable_b[3]" is missing source, defaulting to GND
    Warning (12110): Net "custom_counter_component:custom_counter_component_0|write_enable_b[2]" is missing source, defaulting to GND
    Warning (12110): Net "custom_counter_component:custom_counter_component_0|write_enable_b[1]" is missing source, defaulting to GND
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[22]"
        Warning (14320): Synthesized away node "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[23]"
        Warning (14320): Synthesized away node "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[24]"
        Warning (14320): Synthesized away node "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[25]"
        Warning (14320): Synthesized away node "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[26]"
        Warning (14320): Synthesized away node "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[27]"
        Warning (14320): Synthesized away node "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[28]"
        Warning (14320): Synthesized away node "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[29]"
        Warning (14320): Synthesized away node "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[30]"
        Warning (14320): Synthesized away node "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[31]"
        Warning (14320): Synthesized away node "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[32]"
        Warning (14320): Synthesized away node "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[33]"
        Warning (14320): Synthesized away node "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[34]"
        Warning (14320): Synthesized away node "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[35]"
Warning (12241): 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (17049): 173 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2513 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 26 input pins
    Info (21059): Implemented 51 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 2291 logic cells
    Info (21064): Implemented 128 RAM segments
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 70 warnings
    Info: Peak virtual memory: 423 megabytes
    Info: Processing ended: Fri Mar  8 12:51:16 2019
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:16


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/ECE/fahimr/Desktop/FINAL_eX2/experiment2.map.smsg.


