cocci_test_suite() {
	const struct dc_link_training_overrides *cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 968 */;
	union lane_status cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 775 */[LANE_COUNT_DP_MAX];
	union lane_align_status_updated cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 774 */;
	union lane_status *cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 751 */;
	enum dc_lane_count cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 750 */;
	struct link_training_settings *cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 652 */;
	union dpcd_training_lane cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 576 */[LANE_COUNT_DP_MAX];
	union training_aux_rd_interval cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 56 */;
	union lane_adjust cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 501 */[LANE_COUNT_DP_MAX];
	uint8_t cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 500 */[6];
	union lane_align_status_updated *cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 497 */;
	struct dc_link_settings cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 48 */(struct dc_link_settings link_setting_a,
												  struct dc_link_settings link_setting_b);
	bool cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 44 */(struct dc_link_settings initial_link_settings,
									       struct dc_link_settings *current_link_setting,
									       enum link_training_result training_result);
	struct dc_lane_settings cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 404 */;
	const uint8_t *cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 372 */;
	enum{LINK_TRAINING_MAX_RETRY_COUNT=5, LINK_TRAINING_MAX_CR_RETRY=100,} cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 36 */;
	uint8_t cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 3480 */;
	enum ddc_result cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 3400 */;
	union dpcd_edp_config cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 3374 */;
	unsigned char cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 3326 */;
	uint32_t cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 3239 */;
	uint8_t *cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 3238 */;
	enum dpcd_phy_test_patterns cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 3218 */;
	union dpcd_training_pattern cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 3217 */;
	unsigned char cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 3216 */[LANE_COUNT_DP_MAX];
	struct pipe_ctx *cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 3212 */;
	unsigned int cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 3210 */;
	const unsigned char *cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 3209 */;
	const struct link_training_settings *cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 3208 */;
	enum dp_test_pattern cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 3207 */;
	enum{POST_LT_ADJ_REQ_LIMIT=6, POST_LT_ADJ_REQ_TIMEOUT=200,} cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 31 */;
	struct output_pixel_processor *cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 3076 */;
	struct bit_depth_reduction_params cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 3075 */;
	enum dc_color_depth cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 3073 */;
	enum controller_dp_test_pattern cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 3072 */;
	struct link_encoder *cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 3052 */;
	void cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 3050 */;
	enum dc_link_rate cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 3010 */;
	uint8_t cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 3007 */[16];
	union edp_configuration_cap cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 2749 */;
	union down_stream_port_count cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 2748 */;
	uint8_t cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 2740 */[DP_ADAPTER_CAP - DP_DPCD_REV + 1];
	union dp_downstream_port_present cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 2700 */;
	struct dp_sink_hw_fw_revision cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 2678 */;
	union dwnstream_port_caps_byte2 cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 2643 */;
	union dwnstream_port_caps_byte3_hdmi cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 2641 */;
	union dwnstream_port_caps_byte0 *cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 2614 */;
	struct dp_device_vendor_id cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 2552 */;
	enum dpcd_downstream_port_max_bpc cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 2532 */;
	union mstm_cap cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 2503 */;
	union dpcd_rev cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 2502 */;
	const enum dc_pre_emphasis cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 25 */[];
	int cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 2387 */;
	enum dc_status cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 2383 */;
	union device_service_irq cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 2382 */;
	union hpd_irq_data cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 2381 */;
	bool *cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 2379 */;
	union hpd_irq_data *cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 2379 */;
	union test_response cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 2339 */;
	union test_request cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 2338 */;
	uint8_t cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 232 */[5];
	const uint32_t cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 230 */;
	union test_misc cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 2292 */;
	union link_test_pattern cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 2291 */;
	enum dc_post_cursor2 cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 2264 */;
	enum dc_pre_emphasis cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 2261 */;
	enum dc_voltage_swing cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 2258 */;
	union lane_adjust cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 2175 */;
	struct dc_link_training_settings cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 2174 */;
	unsigned char cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 2170 */[(DP_TEST_80BIT_CUSTOM_PATTERN_79_72 - DP_TEST_80BIT_CUSTOM_PATTERN_7_0) + 1];
	union lane_adjust cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 2168 */[2];
	union phy_test_pattern cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 2167 */;
	unsigned char *cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 2146 */;
	union psr_sink_psr_status cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 2097 */;
	union psr_error_status cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 2096 */;
	unsigned char cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 2095 */[3];
	union dpcd_psr_configuration cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 2081 */;
	bool cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 2062 */;
	const struct dc_link *cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 2062 */;
	struct dc_stream_state *cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 2020 */;
	enum dc_dp_training_pattern cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 196 */;
	struct dc_link *cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 195 */;
	enum dpcd_training_patterns cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 193 */;
	const struct dc_crtc_timing *cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 1885 */;
	enum dc_connection_type cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 1659 */;
	int *cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 1547 */;
	union lane_status cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 1481 */;
	uint8_t cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 1453 */[DP_SINK_STATUS_ESI - DP_SINK_COUNT_ESI + 1];
	union lane_count_set cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 134 */;
	union down_spread_ctrl cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 133 */;
	enum clock_source_id cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 1323 */;
	enum dp_panel_mode cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 1322 */;
	struct dc_link_training_overrides *cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 1318 */;
	struct dc_link_settings *cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 1317 */;
	struct dc_link_settings cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 1310 */;
	struct dc_link_training_overrides cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 1308 */;
	struct clock_source *cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 1262 */;
	struct link_training_settings cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 1187 */;
	const struct dc_link_settings *cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 1183 */;
	enum link_training_result cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 1181 */;
	struct dpcd_caps *cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 108 */;
	struct encoder_feature_support *cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 107 */;
	char *cocci_id/* drivers/gpu/drm/amd/display/dc/core/dc_link_dp.c 1062 */;
}
