{                   FOUR_REG_SEL_ADDR  ,0x00  },
{ 		      AGC_CTRL_1_ADDR  ,0xF0  },
{ 		      AGC_CTRL_2_ADDR  ,0x02  },
{		      AGC_CTRL_3_ADDR  ,0xFF  },
{ 		      AGC_CTRL_4_ADDR  ,0x02  },	
{ 		      AGC_CTRL_6_ADDR  ,0x89  },			
{ 		     BAGC_CTRL_2_ADDR  ,0x00  },
{ 		     BAGC_CTRL_3_ADDR  ,0x70  },	
{ 		    BAGC_CTRL_15_ADDR  ,0x20  },
{ 		    BAGC_CTRL_16_ADDR  ,0x20  },
{ 		    BAGC_CTRL_17_ADDR  ,0x34  },			
{ 		       FS_CTRL_1_ADDR  ,0x03  },		
{		       FS_CTRL_2_ADDR  ,0xd7  },
{ 		 SFREQ_AGC1_INIT_ADDR  ,0xF0  },
{                     EQU_CTRL_2_ADDR  ,0xf0  },    //20130305
{                     EQU_CTRL_3_ADDR  ,0x43  },
{                     EQU_CTRL_4_ADDR  ,0x0f  },    //20130305
{                     EQU_CTRL_6_ADDR  ,0x00  },
{                     EQU_CTRL_7_ADDR  ,0x00  },
{                     EQU_CTRL_8_ADDR  ,0x00  },
{                     EQU_CTRL_9_ADDR  ,0x00  },
{                    EQU_CTRL_10_ADDR  ,0x00  },
{                     EQU_STAT_2_ADDR  ,0x00  },
{                     EQU_STAT_3_ADDR  ,0x00  },
{                     EQU_STAT_4_ADDR  ,0x48  },    //20130305
{                     EQU_STAT_5_ADDR  ,0x14  },    //20130305
{                     EQU_STAT_6_ADDR  ,0x3b  },    //20130305
{                     EQU_STAT_7_ADDR  ,0x0a  },    //20130305
{                      TR_CTRL_2_ADDR  ,0xec  },
{                      TR_CTRL_4_ADDR  ,0xb5  },
{                      TR_CTRL_5_ADDR  ,0x00  },
{                      TR_CTRL_6_ADDR  ,0x33  },
{                      TR_CTRL_8_ADDR  ,0x00  },
{                      TR_CTRL_9_ADDR  ,0x86  },
{                     TR_CTRL_10_ADDR  ,0x0d  },
{                     TR_CTRL_11_ADDR  ,0x1c  },
{                     TR_CTRL_12_ADDR  ,0x0c  },
{                     TR_CTRL_13_ADDR  ,0x09  },
{                     TR_CTRL_14_ADDR  ,0x05},
{                     TR_CTRL_15_ADDR  ,0x66},
{                     TR_CTRL_16_ADDR  ,0x33},
{                     TR_CTRL_17_ADDR  ,0x63},
{                      TR_STAT_1_ADDR  ,0x00  },
{                      TR_STAT_2_ADDR  ,0x00  },
{                      CR_CTRL_3_ADDR  ,0x23  },
{                      CR_CTRL_4_ADDR  ,0x34  },
{                     CR_CTRL_16_ADDR  ,0x04  },
{                     CR_CTRL_17_ADDR  ,0xe1  },
{                     CR_CTRL_20_ADDR  ,0x08  },
{                     CR_CTRL_21_ADDR  ,0x00  },
{                     CR_CTRL_22_ADDR  ,0x0e  },
{                     CR_CTRL_23_ADDR  ,0x6b  },
{                     CR_CTRL_24_ADDR  ,0x09  },
{                     CR_CTRL_25_ADDR  ,0x73  },
{                     CR_CTRL_26_ADDR  ,0xf8  },
{                     CR_CTRL_27_ADDR  ,0x88  },
{                     CR_CTRL_28_ADDR  ,0x28  },
{                     CR_CTRL_29_ADDR  ,0x88  },
{                     CR_CTRL_30_ADDR  ,0x08  },
{                     CR_CTRL_31_ADDR  ,0x26  },
{                      CR_STAT_2_ADDR  ,0x00  },
{                      CR_STAT_3_ADDR  ,0x00  },
{                      CR_STAT_4_ADDR  ,0x00  },
{                      CR_STAT_5_ADDR  ,0x00  },
{                      CR_STAT_6_ADDR  ,0x00  },
{                      CR_STAT_7_ADDR  ,0x00  },
{                        MCTRL_1_ADDR  ,0x00  },
{                        MCTRL_2_ADDR  ,0x0F  },
{                        MCTRL_3_ADDR  ,0x31  },
{                        MCTRL_5_ADDR  ,0x28  },
{                        MCTRL_6_ADDR  ,0xf4  },
{                        MCTRL_7_ADDR  ,0x60  },
{                        MCTRL_8_ADDR  ,0x8a  },
{                        MCTRL_9_ADDR  ,0x08  },
{                       MCTRL_11_ADDR  ,0x00  },
{                     AGC_CTRL_5_ADDR  ,0x00  },
{                     AGC_CTRL_9_ADDR  ,0x00  },
{                    AGC_CTRL_11_ADDR  ,0x00  },
{                    AGC_CTRL_13_ADDR  ,0x0a  },
{                    AGC_CTRL_15_ADDR  ,0x80  },
{                    AGC_CTRL_17_ADDR  ,0x00  },
{                    AGC_CTRL_18_ADDR  ,0x00  },
{                    AGC_CTRL_19_ADDR  ,0x00  },
{                    AGC_CTRL_20_ADDR  ,0x00  },
{                    AGC_CTRL_21_ADDR  ,0x00  },
{                    AGC_CTRL_22_ADDR  ,0x00},
{                    BAGC_CTRL_1_ADDR  ,0x16  },
{                    BAGC_CTRL_4_ADDR  ,0x07  },
{                    BAGC_CTRL_5_ADDR  ,0x20  },
{                    BAGC_CTRL_6_ADDR  ,0x10  },
{                    BAGC_CTRL_7_ADDR  ,0x0b  },
{                    BAGC_CTRL_8_ADDR  ,0x35  },
{                    BAGC_CTRL_9_ADDR  ,0x20  },
{                   BAGC_CTRL_10_ADDR  ,0xb0  },
{                   BAGC_CTRL_12_ADDR  ,0x05  },
{                   BAGC_CTRL_13_ADDR  ,0x00  },
{                   BAGC_CTRL_14_ADDR  ,0x00  },
{                    BAGC_STAT_1_ADDR  ,0x00  },
{                    BAGC_STAT_2_ADDR  ,0x00  },
{                    BAGC_STAT_3_ADDR  ,0x00  },
{                    BAGC_STAT_4_ADDR  ,0x00  },
{                    BAGC_STAT_5_ADDR  ,0x00  },
{                    BAGC_STAT_6_ADDR  ,0x00  },
{                    BAGC_STAT_7_ADDR  ,0x14},
{                   BAGC_CTRL_18_ADDR  ,0x19},
{                   BAGC_CTRL_19_ADDR  ,0x0C},
{                    SYNC_CTRL_1_ADDR  ,0x0a  },
{                    SYNC_CTRL_3_ADDR  ,0x30  },
{                          BER_1_ADDR  ,0x00  },
{                          BER_2_ADDR  ,0x00  },
{                          BER_3_ADDR  ,0x00  },
{                          BER_4_ADDR  ,0x00  },
{                      TS_CTRL_1_ADDR  ,0x86  },
{                      TS_CTRL_2_ADDR  ,0x60  },
{                      TS_CTRL_3_ADDR  ,0x12  },
{                      RS_CTRL_1_ADDR  ,0x05  },
{                      RS_CTRL_2_ADDR  ,0xfc  },
{                      RS_CTRL_3_ADDR  ,0x06  },
{                      RS_CTRL_4_ADDR  ,0x7e  },
{                      RS_CTRL_5_ADDR  ,0x00  },
{                      RS_CTRL_6_ADDR  ,0x00  },
{                      RS_CTRL_8_ADDR  ,0x00  },
{                      FS_CTRL_4_ADDR  ,0x00  },
{                      FS_CTRL_5_ADDR  ,0x70  },
{                      FS_CTRL_6_ADDR  ,0x00  },
{                      FS_CTRL_7_ADDR  ,0x0a  },
{                      FS_STAT_1_ADDR  ,0x00},
{                      FS_STAT_2_ADDR  ,0x00},
{                    QAM_DEBUG_1_ADDR  ,0x00  },
{                    QAM_DEBUG_5_ADDR  ,0x64  },
{                    QAM_DEBUG_6_ADDR  ,0x00  },
{                    QAM_DEBUG_7_ADDR  ,0x00  },
{                   J83B_DEBUG_0_ADDR  ,0x00  },    //20130305
{                    DAGC_CTRL_1_ADDR  ,0x12  },    //20130305
{                    DAGC_CTRL_2_ADDR  ,0x22  },    //20130305
{                    DAGC_CTRL_3_ADDR  ,0x07  },    //20130305
{                    DAGC_CTRL_4_ADDR  ,0x1b  },    //20130305
{                    DAGC_CTRL_5_ADDR  ,0x62  },    //20130305
{                    DAGC_CTRL_6_ADDR  ,0xba  },    //20130305
{                    DAGC_CTRL_7_ADDR  ,0x1e  },    //20130305
{                    DAGC_CTRL_8_ADDR  ,0x22  },    //20130305
{                    DAGC_CTRL_9_ADDR  ,0x32  },    //20130319
{                   DAGC_CTRL_10_ADDR  ,0x10  },    //20130305
{                    DAGC_STAT_1_ADDR  ,0x40  },
{                    DAGC_STAT_2_ADDR  ,0x27  },
{                      BS_CTRL_1_ADDR  ,0x04  },
{                      BS_CTRL_2_ADDR  ,0x02  },
{                      BS_CTRL_3_ADDR  ,0x62  },
{                      BS_CTRL_4_ADDR  ,0x40  },
{                      BS_CTRL_5_ADDR  ,0x0c  },
{                      BS_CTRL_6_ADDR  ,0x05  },
{                      BS_STAT_1_ADDR  ,0x11  },
{                      BS_STAT_2_ADDR  ,0x0f  },
{                      BS_STAT_3_ADDR  ,0x00  },
{                      BS_STAT_4_ADDR  ,0x86  },
{                      BS_STAT_5_ADDR  ,0x0d  },
{                      BS_PARA_1_ADDR  ,0xc8  },
{                      BS_PARA_2_ADDR  ,0xcd  },
{                      BS_PARA_3_ADDR  ,0x00  },
{                      BS_PARA_4_ADDR  ,0x64  },
{                   DEPHASE_CTRL_ADDR  ,0x09  },
{              DEPHASE_GAIN_K_HI_ADDR  ,0x08  },
{              DEPHASE_GAIN_K_LO_ADDR  ,0xC2  },
{        DEPHASE_STA_NUM_BASE_HI_ADDR  ,0x08  },
{        DEPHASE_STA_NUM_BASE_LO_ADDR  ,0x00  },
{           DEPHASE_SNR_THRES_HI_ADDR  ,0x01  },
{           DEPHASE_SNR_THRES_LO_ADDR  ,0x37  },
{        DEPHASE_SELECT_KL_THRES_ADDR  ,0x0F  },
{        DEPHASE_SELECT_EQ_THRES_ADDR  ,0x0F  },
{       DEPHASE_STATE4WORK_DELAY_ADDR  ,0x13  },
{                 CR_STATE1COUNT_ADDR  ,0x03  },
{                 CR_STATE2COUNT_ADDR  ,0x0F  },
{                 CR_STATE3COUNT_ADDR  ,0x03  },
{                 CR_STATE4COUNT_ADDR  ,0x02  },
{                 CR_STATE5COUNT_ADDR  ,0x02  },    //20130305
{                 CR_STATE6COUNT_ADDR  ,0x0F  },    //20130305
{            CR_LOST_UP_THRES_HI_ADDR  ,0x02  },
{            CR_LOST_UP_THRES_LO_ADDR  ,0x05  },
{          CR_LOST_DOWN_THRES_HI_ADDR  ,0x00  },
{          CR_LOST_DOWN_THRES_LO_ADDR  ,0x12  },
{               CR_KPROP_SCALE12_ADDR  ,0x22  },
{               CR_KPROP_SCALE34_ADDR  ,0x33  },
{                CR_KINT_SCALE12_ADDR  ,0x00  },
{                CR_KINT_SCALE34_ADDR  ,0x55  },
{               SFREQ_CENTER_SEL_ADDR  ,0x01  },
{                       SFREQ_N6_ADDR  ,0x0F  },
{                     SFREQ_MASK_ADDR  ,0x3C  },
{                     SFREQ_STEP_ADDR  ,0x0A  },
{               SFREQ_COEFFTHRES_ADDR  ,0x00  },
{         SFREQ_REMOVE_AGC_SCALE_ADDR  ,0x1C  },
{          SFREQ_REMOVE_AGC_COEF_ADDR  ,0x14  },
{                    SFREQ_ERR_CTRL_1  ,0x40  },
{                    SFREQ_ERR_CTRL_2  ,0x01  },
{                    SFREQ_ERR_CTRL_3  ,0x00  },
{                  SFREQ_FIR_SEL_ADDR  ,0x00  },
{                 SFREQ_FIR_READ_ADDR  ,0x00  },
{            SFREQ_CR_LOST_COUNT_ADDR  ,0x00  },
{                SFREQ_ERR_SCALE_ADDR  ,0x33  },
{           SFREQ_AGC_BIT_SELECT_ADDR  ,0x0a  },
{                  SFREQ_SCALE77_ADDR  ,0x20  },    //20130305
{                  SFREQ_SCALE88_ADDR  ,0x35  },    //20130305
{              SFREQ_PHASE_LARGE_ADDR  ,0x03  },
{              SFREQ_PHASE_SMALL_ADDR  ,0x08  },
{               SFREQ_HOLD_COUNT_ADDR  ,0xCC  },
{                SFREQ_STA_COUNT_ADDR  ,0x06  },
{                 SFREQ_FREQ_JIT_ADDR  ,0x13  },
{              SFREQ_COUNT_OUT_1_ADDR  ,0x00  },
{              SFREQ_COUNT_OUT_2_ADDR  ,0x00  },
{              SFREQ_COUNT_OUT_3_ADDR  ,0x00  },
{                  SFREQ_TR_GAIN_ADDR  ,0x66  },