<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="ERROR: [IMPL 213-28] Failed to generate IP." projectName="AxiBram" solutionName="solution1" date="2023-09-11T15:09:53.085+0200"/>
        <logs message="ERROR: '2309111509' is an invalid argument. Please specify an integer value.&#xD;&#xD;&#xA;    while executing&#xD;&#xD;&#xA;&quot;rdi::set_property core_revision 2309111509 {component component_1}&quot;&#xD;&#xD;&#xA;    invoked from within&#xD;&#xD;&#xA;&quot;set_property core_revision $Revision $core&quot;&#xD;&#xD;&#xA;    (file &quot;run_ippack.tcl&quot; line 937)&#xD;" projectName="AxiBram" solutionName="solution1" date="2023-09-11T15:09:52.879+0200"/>
      </packageLog>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'crazyFunction/x_Din_A' to 0." projectName="AxiBram" solutionName="solution1" date="2023-09-11T15:06:25.527+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'crazyFunction/x_WEN_A' to 0." projectName="AxiBram" solutionName="solution1" date="2023-09-11T15:06:25.505+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="AxiBram" solutionName="solution1" date="2023-09-11T15:06:25.466+0200" type="Warning"/>
        <logs message="WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: AxiBram/core.cpp:6:9" projectName="AxiBram" solutionName="solution1" date="2023-09-11T15:06:20.345+0200" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 1245 ns  Iteration: 11  Process: /apatb_crazyFunction_top/AESL_inst_crazyFunction/fadd_32ns_32ns_32_5_full_dsp_1_U1/crazyFunction_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: C:/Xilinx2021/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xD;&#xA;// RTL Simulation : 1 / 1 [100.00%] @ &quot;1385000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 1445 ns : File &quot;C:/Users/chenq/MAG/code/vitisHLS/AxiBram/solution1/sim/verilog/crazyFunction.autotb.v&quot; Line 390&#xD;&#xA;## quit" projectName="AxiBram" solutionName="solution1" date="2023-09-11T15:07:36.966+0200" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'crazyFunction_fadd_32ns_32ns_32_5_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xD;" projectName="AxiBram" solutionName="solution1" date="2023-09-11T15:07:19.062+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-626] This design is unable to schedule all read ports in the first II cycle. The RTL testbench may treat the design as non-pipelined" projectName="AxiBram" solutionName="solution1" date="2023-09-11T15:07:04.329+0200" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'crazyFunction_fadd_32ns_32ns_32_5_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xD;" projectName="AxiBram" solutionName="solution1" date="2023-09-11T15:23:34.898+0200" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'crazyFunction_fadd_32ns_32ns_32_5_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xD;" projectName="AxiBram" solutionName="solution1" date="2023-09-11T15:09:52.855+0200" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
