--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,csg324,C,-3 (PRODUCTION 1.23 2016-11-22)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13867 paths analyzed, 837 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.311ns.
--------------------------------------------------------------------------------

Paths for end point sq_b_anim/x_9 (SLICE_X8Y6.B5), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_4 (FF)
  Destination:          sq_b_anim/x_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.244ns (Levels of Logic = 4)
  Clock Path Skew:      -0.032ns (0.686 - 0.718)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_4 to sq_b_anim/x_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y50.DQ      Tcko                  0.408   display/v_count<4>
                                                       display/v_count_4
    SLICE_X15Y44.A3      net (fanout=15)       1.313   display/v_count<4>
    SLICE_X15Y44.A       Tilo                  0.259   N18
                                                       display/o_animate_SW0
    SLICE_X9Y35.C4       net (fanout=5)        1.466   N18
    SLICE_X9Y35.C        Tilo                  0.259   sq_a_anim/x_cst
                                                       display/o_animate_1
    SLICE_X8Y35.B2       net (fanout=3)        0.633   display/o_animate
    SLICE_X8Y35.B        Tilo                  0.203   sq_a_anim/x<1>
                                                       sq_3a_anim/_n00501
    SLICE_X8Y6.B5        net (fanout=58)       3.414   sq_3a_anim/_n0050
    SLICE_X8Y6.CLK       Tas                   0.289   sq_b_anim/x<9>
                                                       sq_b_anim/x_9_rstpot
                                                       sq_b_anim/x_9
    -------------------------------------------------  ---------------------------
    Total                                      8.244ns (1.418ns logic, 6.826ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_6 (FF)
  Destination:          sq_b_anim/x_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.168ns (Levels of Logic = 4)
  Clock Path Skew:      -0.033ns (0.686 - 0.719)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_6 to sq_b_anim/x_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y49.CQ      Tcko                  0.391   display/v_count<6>
                                                       display/v_count_6
    SLICE_X15Y44.A5      net (fanout=33)       1.254   display/v_count<6>
    SLICE_X15Y44.A       Tilo                  0.259   N18
                                                       display/o_animate_SW0
    SLICE_X9Y35.C4       net (fanout=5)        1.466   N18
    SLICE_X9Y35.C        Tilo                  0.259   sq_a_anim/x_cst
                                                       display/o_animate_1
    SLICE_X8Y35.B2       net (fanout=3)        0.633   display/o_animate
    SLICE_X8Y35.B        Tilo                  0.203   sq_a_anim/x<1>
                                                       sq_3a_anim/_n00501
    SLICE_X8Y6.B5        net (fanout=58)       3.414   sq_3a_anim/_n0050
    SLICE_X8Y6.CLK       Tas                   0.289   sq_b_anim/x<9>
                                                       sq_b_anim/x_9_rstpot
                                                       sq_b_anim/x_9
    -------------------------------------------------  ---------------------------
    Total                                      8.168ns (1.401ns logic, 6.767ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_3 (FF)
  Destination:          sq_b_anim/x_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.157ns (Levels of Logic = 4)
  Clock Path Skew:      -0.032ns (0.686 - 0.718)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_3 to sq_b_anim/x_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y50.CQ      Tcko                  0.408   display/v_count<4>
                                                       display/v_count_3
    SLICE_X15Y44.A4      net (fanout=10)       1.226   display/v_count<3>
    SLICE_X15Y44.A       Tilo                  0.259   N18
                                                       display/o_animate_SW0
    SLICE_X9Y35.C4       net (fanout=5)        1.466   N18
    SLICE_X9Y35.C        Tilo                  0.259   sq_a_anim/x_cst
                                                       display/o_animate_1
    SLICE_X8Y35.B2       net (fanout=3)        0.633   display/o_animate
    SLICE_X8Y35.B        Tilo                  0.203   sq_a_anim/x<1>
                                                       sq_3a_anim/_n00501
    SLICE_X8Y6.B5        net (fanout=58)       3.414   sq_3a_anim/_n0050
    SLICE_X8Y6.CLK       Tas                   0.289   sq_b_anim/x<9>
                                                       sq_b_anim/x_9_rstpot
                                                       sq_b_anim/x_9
    -------------------------------------------------  ---------------------------
    Total                                      8.157ns (1.418ns logic, 6.739ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------

Paths for end point sq_3e_anim/x_4 (SLICE_X6Y18.C4), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_4 (FF)
  Destination:          sq_3e_anim/x_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.590ns (Levels of Logic = 4)
  Clock Path Skew:      -0.078ns (0.640 - 0.718)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_4 to sq_3e_anim/x_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y50.DQ      Tcko                  0.408   display/v_count<4>
                                                       display/v_count_4
    SLICE_X15Y44.A3      net (fanout=15)       1.313   display/v_count<4>
    SLICE_X15Y44.A       Tilo                  0.259   N18
                                                       display/o_animate_SW0
    SLICE_X9Y35.C4       net (fanout=5)        1.466   N18
    SLICE_X9Y35.C        Tilo                  0.259   sq_a_anim/x_cst
                                                       display/o_animate_1
    SLICE_X8Y35.B2       net (fanout=3)        0.633   display/o_animate
    SLICE_X8Y35.B        Tilo                  0.203   sq_a_anim/x<1>
                                                       sq_3a_anim/_n00501
    SLICE_X6Y18.C4       net (fanout=58)       2.708   sq_3a_anim/_n0050
    SLICE_X6Y18.CLK      Tas                   0.341   sq_3e_anim/x<5>
                                                       sq_3e_anim/x_4_rstpot
                                                       sq_3e_anim/x_4
    -------------------------------------------------  ---------------------------
    Total                                      7.590ns (1.470ns logic, 6.120ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_6 (FF)
  Destination:          sq_3e_anim/x_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.514ns (Levels of Logic = 4)
  Clock Path Skew:      -0.079ns (0.640 - 0.719)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_6 to sq_3e_anim/x_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y49.CQ      Tcko                  0.391   display/v_count<6>
                                                       display/v_count_6
    SLICE_X15Y44.A5      net (fanout=33)       1.254   display/v_count<6>
    SLICE_X15Y44.A       Tilo                  0.259   N18
                                                       display/o_animate_SW0
    SLICE_X9Y35.C4       net (fanout=5)        1.466   N18
    SLICE_X9Y35.C        Tilo                  0.259   sq_a_anim/x_cst
                                                       display/o_animate_1
    SLICE_X8Y35.B2       net (fanout=3)        0.633   display/o_animate
    SLICE_X8Y35.B        Tilo                  0.203   sq_a_anim/x<1>
                                                       sq_3a_anim/_n00501
    SLICE_X6Y18.C4       net (fanout=58)       2.708   sq_3a_anim/_n0050
    SLICE_X6Y18.CLK      Tas                   0.341   sq_3e_anim/x<5>
                                                       sq_3e_anim/x_4_rstpot
                                                       sq_3e_anim/x_4
    -------------------------------------------------  ---------------------------
    Total                                      7.514ns (1.453ns logic, 6.061ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_3 (FF)
  Destination:          sq_3e_anim/x_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.503ns (Levels of Logic = 4)
  Clock Path Skew:      -0.078ns (0.640 - 0.718)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_3 to sq_3e_anim/x_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y50.CQ      Tcko                  0.408   display/v_count<4>
                                                       display/v_count_3
    SLICE_X15Y44.A4      net (fanout=10)       1.226   display/v_count<3>
    SLICE_X15Y44.A       Tilo                  0.259   N18
                                                       display/o_animate_SW0
    SLICE_X9Y35.C4       net (fanout=5)        1.466   N18
    SLICE_X9Y35.C        Tilo                  0.259   sq_a_anim/x_cst
                                                       display/o_animate_1
    SLICE_X8Y35.B2       net (fanout=3)        0.633   display/o_animate
    SLICE_X8Y35.B        Tilo                  0.203   sq_a_anim/x<1>
                                                       sq_3a_anim/_n00501
    SLICE_X6Y18.C4       net (fanout=58)       2.708   sq_3a_anim/_n0050
    SLICE_X6Y18.CLK      Tas                   0.341   sq_3e_anim/x<5>
                                                       sq_3e_anim/x_4_rstpot
                                                       sq_3e_anim/x_4
    -------------------------------------------------  ---------------------------
    Total                                      7.503ns (1.470ns logic, 6.033ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------

Paths for end point sq_3e_anim/x_5 (SLICE_X6Y18.D5), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_4 (FF)
  Destination:          sq_3e_anim/x_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.448ns (Levels of Logic = 4)
  Clock Path Skew:      -0.078ns (0.640 - 0.718)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_4 to sq_3e_anim/x_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y50.DQ      Tcko                  0.408   display/v_count<4>
                                                       display/v_count_4
    SLICE_X15Y44.A3      net (fanout=15)       1.313   display/v_count<4>
    SLICE_X15Y44.A       Tilo                  0.259   N18
                                                       display/o_animate_SW0
    SLICE_X9Y35.C4       net (fanout=5)        1.466   N18
    SLICE_X9Y35.C        Tilo                  0.259   sq_a_anim/x_cst
                                                       display/o_animate_1
    SLICE_X8Y35.B2       net (fanout=3)        0.633   display/o_animate
    SLICE_X8Y35.B        Tilo                  0.203   sq_a_anim/x<1>
                                                       sq_3a_anim/_n00501
    SLICE_X6Y18.D5       net (fanout=58)       2.566   sq_3a_anim/_n0050
    SLICE_X6Y18.CLK      Tas                   0.341   sq_3e_anim/x<5>
                                                       sq_3e_anim/x_5_rstpot
                                                       sq_3e_anim/x_5
    -------------------------------------------------  ---------------------------
    Total                                      7.448ns (1.470ns logic, 5.978ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_6 (FF)
  Destination:          sq_3e_anim/x_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.372ns (Levels of Logic = 4)
  Clock Path Skew:      -0.079ns (0.640 - 0.719)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_6 to sq_3e_anim/x_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y49.CQ      Tcko                  0.391   display/v_count<6>
                                                       display/v_count_6
    SLICE_X15Y44.A5      net (fanout=33)       1.254   display/v_count<6>
    SLICE_X15Y44.A       Tilo                  0.259   N18
                                                       display/o_animate_SW0
    SLICE_X9Y35.C4       net (fanout=5)        1.466   N18
    SLICE_X9Y35.C        Tilo                  0.259   sq_a_anim/x_cst
                                                       display/o_animate_1
    SLICE_X8Y35.B2       net (fanout=3)        0.633   display/o_animate
    SLICE_X8Y35.B        Tilo                  0.203   sq_a_anim/x<1>
                                                       sq_3a_anim/_n00501
    SLICE_X6Y18.D5       net (fanout=58)       2.566   sq_3a_anim/_n0050
    SLICE_X6Y18.CLK      Tas                   0.341   sq_3e_anim/x<5>
                                                       sq_3e_anim/x_5_rstpot
                                                       sq_3e_anim/x_5
    -------------------------------------------------  ---------------------------
    Total                                      7.372ns (1.453ns logic, 5.919ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.526ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_3 (FF)
  Destination:          sq_3e_anim/x_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.361ns (Levels of Logic = 4)
  Clock Path Skew:      -0.078ns (0.640 - 0.718)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_3 to sq_3e_anim/x_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y50.CQ      Tcko                  0.408   display/v_count<4>
                                                       display/v_count_3
    SLICE_X15Y44.A4      net (fanout=10)       1.226   display/v_count<3>
    SLICE_X15Y44.A       Tilo                  0.259   N18
                                                       display/o_animate_SW0
    SLICE_X9Y35.C4       net (fanout=5)        1.466   N18
    SLICE_X9Y35.C        Tilo                  0.259   sq_a_anim/x_cst
                                                       display/o_animate_1
    SLICE_X8Y35.B2       net (fanout=3)        0.633   display/o_animate
    SLICE_X8Y35.B        Tilo                  0.203   sq_a_anim/x<1>
                                                       sq_3a_anim/_n00501
    SLICE_X6Y18.D5       net (fanout=58)       2.566   sq_3a_anim/_n0050
    SLICE_X6Y18.CLK      Tas                   0.341   sq_3e_anim/x<5>
                                                       sq_3e_anim/x_5_rstpot
                                                       sq_3e_anim/x_5
    -------------------------------------------------  ---------------------------
    Total                                      7.361ns (1.470ns logic, 5.891ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sq_2b_anim/x_9 (SLICE_X18Y35.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sq_2b_anim/x_9 (FF)
  Destination:          sq_2b_anim/x_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sq_2b_anim/x_9 to sq_2b_anim/x_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y35.AQ      Tcko                  0.200   frog_anim/left_inProg
                                                       sq_2b_anim/x_9
    SLICE_X18Y35.A6      net (fanout=8)        0.031   sq_2b_anim/x<9>
    SLICE_X18Y35.CLK     Tah         (-Th)    -0.190   frog_anim/left_inProg
                                                       sq_2b_anim/x_9_rstpot
                                                       sq_2b_anim/x_9
    -------------------------------------------------  ---------------------------
    Total                                      0.421ns (0.390ns logic, 0.031ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Paths for end point frog_anim/down_inProg (SLICE_X18Y30.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.428ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frog_anim/down_inProg (FF)
  Destination:          frog_anim/down_inProg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.428ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: frog_anim/down_inProg to frog_anim/down_inProg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y30.AQ      Tcko                  0.200   frog_anim/down_inProg
                                                       frog_anim/down_inProg
    SLICE_X18Y30.A6      net (fanout=4)        0.038   frog_anim/down_inProg
    SLICE_X18Y30.CLK     Tah         (-Th)    -0.190   frog_anim/down_inProg
                                                       frog_anim/down_inProg_rstpot
                                                       frog_anim/down_inProg
    -------------------------------------------------  ---------------------------
    Total                                      0.428ns (0.390ns logic, 0.038ns route)
                                                       (91.1% logic, 8.9% route)

--------------------------------------------------------------------------------

Paths for end point sq_3e_anim/x_2 (SLICE_X6Y18.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.432ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sq_3e_anim/x_2 (FF)
  Destination:          sq_3e_anim/x_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.432ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sq_3e_anim/x_2 to sq_3e_anim/x_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y18.AQ       Tcko                  0.200   sq_3e_anim/x<5>
                                                       sq_3e_anim/x_2
    SLICE_X6Y18.A6       net (fanout=14)       0.042   sq_3e_anim/x<2>
    SLICE_X6Y18.CLK      Tah         (-Th)    -0.190   sq_3e_anim/x<5>
                                                       sq_3e_anim/x_2_rstpot
                                                       sq_3e_anim/x_2
    -------------------------------------------------  ---------------------------
    Total                                      0.432ns (0.390ns logic, 0.042ns route)
                                                       (90.3% logic, 9.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: display/h_count<3>/CLK
  Logical resource: display/h_count_0/CK
  Location pin: SLICE_X10Y36.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: display/h_count<3>/CLK
  Logical resource: display/h_count_1/CK
  Location pin: SLICE_X10Y36.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    8.311|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 13867 paths, 0 nets, and 2283 connections

Design statistics:
   Minimum period:   8.311ns{1}   (Maximum frequency: 120.322MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov 26 21:40:36 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 400 MB



