;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; EC_INT
EC_INT__0__DR EQU CYREG_GPIO_PRT2_DR
EC_INT__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
EC_INT__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
EC_INT__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
EC_INT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
EC_INT__0__HSIOM_MASK EQU 0x00F00000
EC_INT__0__HSIOM_SHIFT EQU 20
EC_INT__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
EC_INT__0__INTR EQU CYREG_GPIO_PRT2_INTR
EC_INT__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
EC_INT__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
EC_INT__0__MASK EQU 0x20
EC_INT__0__PC EQU CYREG_GPIO_PRT2_PC
EC_INT__0__PC2 EQU CYREG_GPIO_PRT2_PC2
EC_INT__0__PORT EQU 2
EC_INT__0__PS EQU CYREG_GPIO_PRT2_PS
EC_INT__0__SHIFT EQU 5
EC_INT__DR EQU CYREG_GPIO_PRT2_DR
EC_INT__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
EC_INT__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
EC_INT__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
EC_INT__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
EC_INT__INTR EQU CYREG_GPIO_PRT2_INTR
EC_INT__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
EC_INT__INTSTAT EQU CYREG_GPIO_PRT2_INTR
EC_INT__MASK EQU 0x20
EC_INT__PC EQU CYREG_GPIO_PRT2_PC
EC_INT__PC2 EQU CYREG_GPIO_PRT2_PC2
EC_INT__PORT EQU 2
EC_INT__PS EQU CYREG_GPIO_PRT2_PS
EC_INT__SHIFT EQU 5

; FW_LED
FW_LED__0__DR EQU CYREG_GPIO_PRT2_DR
FW_LED__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
FW_LED__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
FW_LED__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
FW_LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
FW_LED__0__HSIOM_MASK EQU 0x0000000F
FW_LED__0__HSIOM_SHIFT EQU 0
FW_LED__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
FW_LED__0__INTR EQU CYREG_GPIO_PRT2_INTR
FW_LED__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
FW_LED__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
FW_LED__0__MASK EQU 0x01
FW_LED__0__PC EQU CYREG_GPIO_PRT2_PC
FW_LED__0__PC2 EQU CYREG_GPIO_PRT2_PC2
FW_LED__0__PORT EQU 2
FW_LED__0__PS EQU CYREG_GPIO_PRT2_PS
FW_LED__0__SHIFT EQU 0
FW_LED__DR EQU CYREG_GPIO_PRT2_DR
FW_LED__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
FW_LED__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
FW_LED__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
FW_LED__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
FW_LED__INTR EQU CYREG_GPIO_PRT2_INTR
FW_LED__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
FW_LED__INTSTAT EQU CYREG_GPIO_PRT2_INTR
FW_LED__MASK EQU 0x01
FW_LED__PC EQU CYREG_GPIO_PRT2_PC
FW_LED__PC2 EQU CYREG_GPIO_PRT2_PC2
FW_LED__PORT EQU 2
FW_LED__PS EQU CYREG_GPIO_PRT2_PS
FW_LED__SHIFT EQU 0

; HPI_IF
HPI_IF_SCB__CMD_RESP_CTRL EQU CYREG_SCB0_CMD_RESP_CTRL
HPI_IF_SCB__CMD_RESP_STATUS EQU CYREG_SCB0_CMD_RESP_STATUS
HPI_IF_SCB__CTRL EQU CYREG_SCB0_CTRL
HPI_IF_SCB__EZ_DATA0 EQU CYREG_SCB0_EZ_DATA0
HPI_IF_SCB__EZ_DATA1 EQU CYREG_SCB0_EZ_DATA1
HPI_IF_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
HPI_IF_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
HPI_IF_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
HPI_IF_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
HPI_IF_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
HPI_IF_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
HPI_IF_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
HPI_IF_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
HPI_IF_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
HPI_IF_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
HPI_IF_SCB__EZ_DATA2 EQU CYREG_SCB0_EZ_DATA2
HPI_IF_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
HPI_IF_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
HPI_IF_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
HPI_IF_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
HPI_IF_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
HPI_IF_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
HPI_IF_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
HPI_IF_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
HPI_IF_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
HPI_IF_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
HPI_IF_SCB__EZ_DATA3 EQU CYREG_SCB0_EZ_DATA3
HPI_IF_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
HPI_IF_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
HPI_IF_SCB__EZ_DATA4 EQU CYREG_SCB0_EZ_DATA4
HPI_IF_SCB__EZ_DATA5 EQU CYREG_SCB0_EZ_DATA5
HPI_IF_SCB__EZ_DATA6 EQU CYREG_SCB0_EZ_DATA6
HPI_IF_SCB__EZ_DATA7 EQU CYREG_SCB0_EZ_DATA7
HPI_IF_SCB__EZ_DATA8 EQU CYREG_SCB0_EZ_DATA8
HPI_IF_SCB__EZ_DATA9 EQU CYREG_SCB0_EZ_DATA9
HPI_IF_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
HPI_IF_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
HPI_IF_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
HPI_IF_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
HPI_IF_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
HPI_IF_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
HPI_IF_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
HPI_IF_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
HPI_IF_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
HPI_IF_SCB__INTR_M EQU CYREG_SCB0_INTR_M
HPI_IF_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
HPI_IF_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
HPI_IF_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
HPI_IF_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
HPI_IF_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
HPI_IF_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
HPI_IF_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
HPI_IF_SCB__INTR_S EQU CYREG_SCB0_INTR_S
HPI_IF_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
HPI_IF_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
HPI_IF_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
HPI_IF_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
HPI_IF_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
HPI_IF_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
HPI_IF_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
HPI_IF_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
HPI_IF_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
HPI_IF_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
HPI_IF_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
HPI_IF_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
HPI_IF_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
HPI_IF_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
HPI_IF_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
HPI_IF_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
HPI_IF_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
HPI_IF_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
HPI_IF_SCB__SS0_POSISTION EQU 0
HPI_IF_SCB__SS1_POSISTION EQU 1
HPI_IF_SCB__SS2_POSISTION EQU 2
HPI_IF_SCB__SS3_POSISTION EQU 3
HPI_IF_SCB__STATUS EQU CYREG_SCB0_STATUS
HPI_IF_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
HPI_IF_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
HPI_IF_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
HPI_IF_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
HPI_IF_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
HPI_IF_SCB__UART_FLOW_CTRL EQU CYREG_SCB0_UART_FLOW_CTRL
HPI_IF_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
HPI_IF_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
HPI_IF_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL
HPI_IF_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
HPI_IF_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
HPI_IF_SCB_IRQ__INTC_MASK EQU 0x400
HPI_IF_SCB_IRQ__INTC_NUMBER EQU 10
HPI_IF_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC00000
HPI_IF_SCB_IRQ__INTC_PRIOR_NUM EQU 3
HPI_IF_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
HPI_IF_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
HPI_IF_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
HPI_IF_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL0
HPI_IF_SCBCLK__DIV_ID EQU 0x00000000
HPI_IF_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_8_CTL0
HPI_IF_SCBCLK__PA_DIV_ID EQU 0x000000FF
HPI_IF_scl__0__DR EQU CYREG_GPIO_PRT5_DR
HPI_IF_scl__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
HPI_IF_scl__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
HPI_IF_scl__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
HPI_IF_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
HPI_IF_scl__0__HSIOM_GPIO EQU 0
HPI_IF_scl__0__HSIOM_I2C EQU 15
HPI_IF_scl__0__HSIOM_I2C_SCL EQU 15
HPI_IF_scl__0__HSIOM_MASK EQU 0x000000F0
HPI_IF_scl__0__HSIOM_SHIFT EQU 4
HPI_IF_scl__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
HPI_IF_scl__0__INTR EQU CYREG_GPIO_PRT5_INTR
HPI_IF_scl__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
HPI_IF_scl__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
HPI_IF_scl__0__MASK EQU 0x02
HPI_IF_scl__0__PC EQU CYREG_GPIO_PRT5_PC
HPI_IF_scl__0__PC2 EQU CYREG_GPIO_PRT5_PC2
HPI_IF_scl__0__PORT EQU 5
HPI_IF_scl__0__PS EQU CYREG_GPIO_PRT5_PS
HPI_IF_scl__0__SHIFT EQU 1
HPI_IF_scl__DR EQU CYREG_GPIO_PRT5_DR
HPI_IF_scl__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
HPI_IF_scl__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
HPI_IF_scl__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
HPI_IF_scl__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
HPI_IF_scl__INTR EQU CYREG_GPIO_PRT5_INTR
HPI_IF_scl__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
HPI_IF_scl__INTSTAT EQU CYREG_GPIO_PRT5_INTR
HPI_IF_scl__MASK EQU 0x02
HPI_IF_scl__PC EQU CYREG_GPIO_PRT5_PC
HPI_IF_scl__PC2 EQU CYREG_GPIO_PRT5_PC2
HPI_IF_scl__PORT EQU 5
HPI_IF_scl__PS EQU CYREG_GPIO_PRT5_PS
HPI_IF_scl__SHIFT EQU 1
HPI_IF_sda__0__DR EQU CYREG_GPIO_PRT5_DR
HPI_IF_sda__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
HPI_IF_sda__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
HPI_IF_sda__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
HPI_IF_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
HPI_IF_sda__0__HSIOM_GPIO EQU 0
HPI_IF_sda__0__HSIOM_I2C EQU 15
HPI_IF_sda__0__HSIOM_I2C_SDA EQU 15
HPI_IF_sda__0__HSIOM_MASK EQU 0x0000000F
HPI_IF_sda__0__HSIOM_SHIFT EQU 0
HPI_IF_sda__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
HPI_IF_sda__0__INTR EQU CYREG_GPIO_PRT5_INTR
HPI_IF_sda__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
HPI_IF_sda__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
HPI_IF_sda__0__MASK EQU 0x01
HPI_IF_sda__0__PC EQU CYREG_GPIO_PRT5_PC
HPI_IF_sda__0__PC2 EQU CYREG_GPIO_PRT5_PC2
HPI_IF_sda__0__PORT EQU 5
HPI_IF_sda__0__PS EQU CYREG_GPIO_PRT5_PS
HPI_IF_sda__0__SHIFT EQU 0
HPI_IF_sda__DR EQU CYREG_GPIO_PRT5_DR
HPI_IF_sda__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
HPI_IF_sda__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
HPI_IF_sda__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
HPI_IF_sda__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
HPI_IF_sda__INTR EQU CYREG_GPIO_PRT5_INTR
HPI_IF_sda__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
HPI_IF_sda__INTSTAT EQU CYREG_GPIO_PRT5_INTR
HPI_IF_sda__MASK EQU 0x01
HPI_IF_sda__PC EQU CYREG_GPIO_PRT5_PC
HPI_IF_sda__PC2 EQU CYREG_GPIO_PRT5_PC2
HPI_IF_sda__PORT EQU 5
HPI_IF_sda__PS EQU CYREG_GPIO_PRT5_PS
HPI_IF_sda__SHIFT EQU 0

; I2C_MSTR
I2C_MSTR_SCB__CMD_RESP_CTRL EQU CYREG_SCB1_CMD_RESP_CTRL
I2C_MSTR_SCB__CMD_RESP_STATUS EQU CYREG_SCB1_CMD_RESP_STATUS
I2C_MSTR_SCB__CTRL EQU CYREG_SCB1_CTRL
I2C_MSTR_SCB__EZ_DATA0 EQU CYREG_SCB1_EZ_DATA0
I2C_MSTR_SCB__EZ_DATA1 EQU CYREG_SCB1_EZ_DATA1
I2C_MSTR_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
I2C_MSTR_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
I2C_MSTR_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
I2C_MSTR_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
I2C_MSTR_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
I2C_MSTR_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
I2C_MSTR_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
I2C_MSTR_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
I2C_MSTR_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
I2C_MSTR_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
I2C_MSTR_SCB__EZ_DATA2 EQU CYREG_SCB1_EZ_DATA2
I2C_MSTR_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
I2C_MSTR_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
I2C_MSTR_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
I2C_MSTR_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
I2C_MSTR_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
I2C_MSTR_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
I2C_MSTR_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
I2C_MSTR_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
I2C_MSTR_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
I2C_MSTR_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
I2C_MSTR_SCB__EZ_DATA3 EQU CYREG_SCB1_EZ_DATA3
I2C_MSTR_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
I2C_MSTR_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
I2C_MSTR_SCB__EZ_DATA4 EQU CYREG_SCB1_EZ_DATA4
I2C_MSTR_SCB__EZ_DATA5 EQU CYREG_SCB1_EZ_DATA5
I2C_MSTR_SCB__EZ_DATA6 EQU CYREG_SCB1_EZ_DATA6
I2C_MSTR_SCB__EZ_DATA7 EQU CYREG_SCB1_EZ_DATA7
I2C_MSTR_SCB__EZ_DATA8 EQU CYREG_SCB1_EZ_DATA8
I2C_MSTR_SCB__EZ_DATA9 EQU CYREG_SCB1_EZ_DATA9
I2C_MSTR_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
I2C_MSTR_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
I2C_MSTR_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
I2C_MSTR_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
I2C_MSTR_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
I2C_MSTR_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
I2C_MSTR_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
I2C_MSTR_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
I2C_MSTR_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
I2C_MSTR_SCB__INTR_M EQU CYREG_SCB1_INTR_M
I2C_MSTR_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
I2C_MSTR_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
I2C_MSTR_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
I2C_MSTR_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
I2C_MSTR_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
I2C_MSTR_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
I2C_MSTR_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
I2C_MSTR_SCB__INTR_S EQU CYREG_SCB1_INTR_S
I2C_MSTR_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
I2C_MSTR_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
I2C_MSTR_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
I2C_MSTR_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
I2C_MSTR_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
I2C_MSTR_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
I2C_MSTR_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
I2C_MSTR_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
I2C_MSTR_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
I2C_MSTR_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
I2C_MSTR_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
I2C_MSTR_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
I2C_MSTR_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
I2C_MSTR_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
I2C_MSTR_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
I2C_MSTR_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
I2C_MSTR_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
I2C_MSTR_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
I2C_MSTR_SCB__SS0_POSISTION EQU 0
I2C_MSTR_SCB__SS1_POSISTION EQU 1
I2C_MSTR_SCB__SS2_POSISTION EQU 2
I2C_MSTR_SCB__SS3_POSISTION EQU 3
I2C_MSTR_SCB__STATUS EQU CYREG_SCB1_STATUS
I2C_MSTR_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
I2C_MSTR_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
I2C_MSTR_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
I2C_MSTR_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
I2C_MSTR_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
I2C_MSTR_SCB__UART_FLOW_CTRL EQU CYREG_SCB1_UART_FLOW_CTRL
I2C_MSTR_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
I2C_MSTR_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
I2C_MSTR_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL
I2C_MSTR_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
I2C_MSTR_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
I2C_MSTR_SCB_IRQ__INTC_MASK EQU 0x800
I2C_MSTR_SCB_IRQ__INTC_NUMBER EQU 11
I2C_MSTR_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
I2C_MSTR_SCB_IRQ__INTC_PRIOR_NUM EQU 3
I2C_MSTR_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
I2C_MSTR_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
I2C_MSTR_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
I2C_MSTR_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL1
I2C_MSTR_SCBCLK__DIV_ID EQU 0x00000001
I2C_MSTR_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_8_CTL1
I2C_MSTR_SCBCLK__PA_DIV_ID EQU 0x000000FF
I2C_MSTR_scl__0__DR EQU CYREG_GPIO_PRT1_DR
I2C_MSTR_scl__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
I2C_MSTR_scl__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
I2C_MSTR_scl__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
I2C_MSTR_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
I2C_MSTR_scl__0__HSIOM_GPIO EQU 0
I2C_MSTR_scl__0__HSIOM_I2C EQU 15
I2C_MSTR_scl__0__HSIOM_I2C_SCL EQU 15
I2C_MSTR_scl__0__HSIOM_MASK EQU 0x00000F00
I2C_MSTR_scl__0__HSIOM_SHIFT EQU 8
I2C_MSTR_scl__0__HSIOM_SPI EQU 14
I2C_MSTR_scl__0__HSIOM_SPI_MISO EQU 14
I2C_MSTR_scl__0__HSIOM_UART EQU 10
I2C_MSTR_scl__0__HSIOM_UART_CTS EQU 10
I2C_MSTR_scl__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
I2C_MSTR_scl__0__INTR EQU CYREG_GPIO_PRT1_INTR
I2C_MSTR_scl__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
I2C_MSTR_scl__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
I2C_MSTR_scl__0__MASK EQU 0x04
I2C_MSTR_scl__0__PC EQU CYREG_GPIO_PRT1_PC
I2C_MSTR_scl__0__PC2 EQU CYREG_GPIO_PRT1_PC2
I2C_MSTR_scl__0__PORT EQU 1
I2C_MSTR_scl__0__PS EQU CYREG_GPIO_PRT1_PS
I2C_MSTR_scl__0__SHIFT EQU 2
I2C_MSTR_scl__DR EQU CYREG_GPIO_PRT1_DR
I2C_MSTR_scl__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
I2C_MSTR_scl__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
I2C_MSTR_scl__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
I2C_MSTR_scl__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
I2C_MSTR_scl__INTR EQU CYREG_GPIO_PRT1_INTR
I2C_MSTR_scl__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
I2C_MSTR_scl__INTSTAT EQU CYREG_GPIO_PRT1_INTR
I2C_MSTR_scl__MASK EQU 0x04
I2C_MSTR_scl__PC EQU CYREG_GPIO_PRT1_PC
I2C_MSTR_scl__PC2 EQU CYREG_GPIO_PRT1_PC2
I2C_MSTR_scl__PORT EQU 1
I2C_MSTR_scl__PS EQU CYREG_GPIO_PRT1_PS
I2C_MSTR_scl__SHIFT EQU 2
I2C_MSTR_sda__0__DR EQU CYREG_GPIO_PRT1_DR
I2C_MSTR_sda__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
I2C_MSTR_sda__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
I2C_MSTR_sda__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
I2C_MSTR_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
I2C_MSTR_sda__0__HSIOM_GPIO EQU 0
I2C_MSTR_sda__0__HSIOM_I2C EQU 15
I2C_MSTR_sda__0__HSIOM_I2C_SDA EQU 15
I2C_MSTR_sda__0__HSIOM_MASK EQU 0x000000F0
I2C_MSTR_sda__0__HSIOM_SHIFT EQU 4
I2C_MSTR_sda__0__HSIOM_SPI EQU 14
I2C_MSTR_sda__0__HSIOM_SPI_MOSI EQU 14
I2C_MSTR_sda__0__HSIOM_UART EQU 10
I2C_MSTR_sda__0__HSIOM_UART_TX EQU 10
I2C_MSTR_sda__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
I2C_MSTR_sda__0__INTR EQU CYREG_GPIO_PRT1_INTR
I2C_MSTR_sda__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
I2C_MSTR_sda__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
I2C_MSTR_sda__0__MASK EQU 0x02
I2C_MSTR_sda__0__PC EQU CYREG_GPIO_PRT1_PC
I2C_MSTR_sda__0__PC2 EQU CYREG_GPIO_PRT1_PC2
I2C_MSTR_sda__0__PORT EQU 1
I2C_MSTR_sda__0__PS EQU CYREG_GPIO_PRT1_PS
I2C_MSTR_sda__0__SHIFT EQU 1
I2C_MSTR_sda__DR EQU CYREG_GPIO_PRT1_DR
I2C_MSTR_sda__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
I2C_MSTR_sda__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
I2C_MSTR_sda__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
I2C_MSTR_sda__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
I2C_MSTR_sda__INTR EQU CYREG_GPIO_PRT1_INTR
I2C_MSTR_sda__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
I2C_MSTR_sda__INTSTAT EQU CYREG_GPIO_PRT1_INTR
I2C_MSTR_sda__MASK EQU 0x02
I2C_MSTR_sda__PC EQU CYREG_GPIO_PRT1_PC
I2C_MSTR_sda__PC2 EQU CYREG_GPIO_PRT1_PC2
I2C_MSTR_sda__PORT EQU 1
I2C_MSTR_sda__PS EQU CYREG_GPIO_PRT1_PS
I2C_MSTR_sda__SHIFT EQU 1

; DP_HPD_P1
DP_HPD_P1__0__DR EQU CYREG_GPIO_PRT3_DR
DP_HPD_P1__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
DP_HPD_P1__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
DP_HPD_P1__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
DP_HPD_P1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
DP_HPD_P1__0__HSIOM_MASK EQU 0x0000000F
DP_HPD_P1__0__HSIOM_SHIFT EQU 0
DP_HPD_P1__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
DP_HPD_P1__0__INTR EQU CYREG_GPIO_PRT3_INTR
DP_HPD_P1__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
DP_HPD_P1__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
DP_HPD_P1__0__MASK EQU 0x01
DP_HPD_P1__0__PC EQU CYREG_GPIO_PRT3_PC
DP_HPD_P1__0__PC2 EQU CYREG_GPIO_PRT3_PC2
DP_HPD_P1__0__PORT EQU 3
DP_HPD_P1__0__PS EQU CYREG_GPIO_PRT3_PS
DP_HPD_P1__0__SHIFT EQU 0
DP_HPD_P1__DR EQU CYREG_GPIO_PRT3_DR
DP_HPD_P1__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
DP_HPD_P1__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
DP_HPD_P1__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
DP_HPD_P1__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
DP_HPD_P1__INTR EQU CYREG_GPIO_PRT3_INTR
DP_HPD_P1__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
DP_HPD_P1__INTSTAT EQU CYREG_GPIO_PRT3_INTR
DP_HPD_P1__MASK EQU 0x01
DP_HPD_P1__PC EQU CYREG_GPIO_PRT3_PC
DP_HPD_P1__PC2 EQU CYREG_GPIO_PRT3_PC2
DP_HPD_P1__PORT EQU 3
DP_HPD_P1__PS EQU CYREG_GPIO_PRT3_PS
DP_HPD_P1__SHIFT EQU 0

; DP_HPD_P2
DP_HPD_P2__0__DR EQU CYREG_GPIO_PRT3_DR
DP_HPD_P2__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
DP_HPD_P2__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
DP_HPD_P2__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
DP_HPD_P2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
DP_HPD_P2__0__HSIOM_MASK EQU 0x000F0000
DP_HPD_P2__0__HSIOM_SHIFT EQU 16
DP_HPD_P2__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
DP_HPD_P2__0__INTR EQU CYREG_GPIO_PRT3_INTR
DP_HPD_P2__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
DP_HPD_P2__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
DP_HPD_P2__0__MASK EQU 0x10
DP_HPD_P2__0__PC EQU CYREG_GPIO_PRT3_PC
DP_HPD_P2__0__PC2 EQU CYREG_GPIO_PRT3_PC2
DP_HPD_P2__0__PORT EQU 3
DP_HPD_P2__0__PS EQU CYREG_GPIO_PRT3_PS
DP_HPD_P2__0__SHIFT EQU 4
DP_HPD_P2__DR EQU CYREG_GPIO_PRT3_DR
DP_HPD_P2__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
DP_HPD_P2__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
DP_HPD_P2__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
DP_HPD_P2__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
DP_HPD_P2__INTR EQU CYREG_GPIO_PRT3_INTR
DP_HPD_P2__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
DP_HPD_P2__INTSTAT EQU CYREG_GPIO_PRT3_INTR
DP_HPD_P2__MASK EQU 0x10
DP_HPD_P2__PC EQU CYREG_GPIO_PRT3_PC
DP_HPD_P2__PC2 EQU CYREG_GPIO_PRT3_PC2
DP_HPD_P2__PORT EQU 3
DP_HPD_P2__PS EQU CYREG_GPIO_PRT3_PS
DP_HPD_P2__SHIFT EQU 4

; NCP81239_EN_P1
NCP81239_EN_P1__0__DR EQU CYREG_GPIO_PRT1_DR
NCP81239_EN_P1__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
NCP81239_EN_P1__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
NCP81239_EN_P1__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
NCP81239_EN_P1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
NCP81239_EN_P1__0__HSIOM_MASK EQU 0x0000F000
NCP81239_EN_P1__0__HSIOM_SHIFT EQU 12
NCP81239_EN_P1__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
NCP81239_EN_P1__0__INTR EQU CYREG_GPIO_PRT1_INTR
NCP81239_EN_P1__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
NCP81239_EN_P1__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
NCP81239_EN_P1__0__MASK EQU 0x08
NCP81239_EN_P1__0__PC EQU CYREG_GPIO_PRT1_PC
NCP81239_EN_P1__0__PC2 EQU CYREG_GPIO_PRT1_PC2
NCP81239_EN_P1__0__PORT EQU 1
NCP81239_EN_P1__0__PS EQU CYREG_GPIO_PRT1_PS
NCP81239_EN_P1__0__SHIFT EQU 3
NCP81239_EN_P1__DR EQU CYREG_GPIO_PRT1_DR
NCP81239_EN_P1__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
NCP81239_EN_P1__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
NCP81239_EN_P1__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
NCP81239_EN_P1__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
NCP81239_EN_P1__INTR EQU CYREG_GPIO_PRT1_INTR
NCP81239_EN_P1__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
NCP81239_EN_P1__INTSTAT EQU CYREG_GPIO_PRT1_INTR
NCP81239_EN_P1__MASK EQU 0x08
NCP81239_EN_P1__PC EQU CYREG_GPIO_PRT1_PC
NCP81239_EN_P1__PC2 EQU CYREG_GPIO_PRT1_PC2
NCP81239_EN_P1__PORT EQU 1
NCP81239_EN_P1__PS EQU CYREG_GPIO_PRT1_PS
NCP81239_EN_P1__SHIFT EQU 3

; NCP81239_EN_P2
NCP81239_EN_P2__0__DR EQU CYREG_GPIO_PRT2_DR
NCP81239_EN_P2__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
NCP81239_EN_P2__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
NCP81239_EN_P2__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
NCP81239_EN_P2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
NCP81239_EN_P2__0__HSIOM_MASK EQU 0x000000F0
NCP81239_EN_P2__0__HSIOM_SHIFT EQU 4
NCP81239_EN_P2__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
NCP81239_EN_P2__0__INTR EQU CYREG_GPIO_PRT2_INTR
NCP81239_EN_P2__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
NCP81239_EN_P2__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
NCP81239_EN_P2__0__MASK EQU 0x02
NCP81239_EN_P2__0__PC EQU CYREG_GPIO_PRT2_PC
NCP81239_EN_P2__0__PC2 EQU CYREG_GPIO_PRT2_PC2
NCP81239_EN_P2__0__PORT EQU 2
NCP81239_EN_P2__0__PS EQU CYREG_GPIO_PRT2_PS
NCP81239_EN_P2__0__SHIFT EQU 1
NCP81239_EN_P2__DR EQU CYREG_GPIO_PRT2_DR
NCP81239_EN_P2__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
NCP81239_EN_P2__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
NCP81239_EN_P2__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
NCP81239_EN_P2__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
NCP81239_EN_P2__INTR EQU CYREG_GPIO_PRT2_INTR
NCP81239_EN_P2__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
NCP81239_EN_P2__INTSTAT EQU CYREG_GPIO_PRT2_INTR
NCP81239_EN_P2__MASK EQU 0x02
NCP81239_EN_P2__PC EQU CYREG_GPIO_PRT2_PC
NCP81239_EN_P2__PC2 EQU CYREG_GPIO_PRT2_PC2
NCP81239_EN_P2__PORT EQU 2
NCP81239_EN_P2__PS EQU CYREG_GPIO_PRT2_PS
NCP81239_EN_P2__SHIFT EQU 1

; PDSS_PORT0_RX_CLK
PDSS_PORT0_RX_CLK__DIV_ID EQU 0x00000002
PDSS_PORT0_RX_CLK__DIV_REGISTER EQU CYREG_PERI_DIV_8_CTL2
PDSS_PORT0_RX_CLK__PA_DIV_ID EQU 0x000000FF

; PDSS_PORT0_TX_CLK
PDSS_PORT0_TX_CLK__DIV_ID EQU 0x00000040
PDSS_PORT0_TX_CLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
PDSS_PORT0_TX_CLK__PA_DIV_ID EQU 0x000000FF

; PDSS_PORT0_SAR_CLK
PDSS_PORT0_SAR_CLK__DIV_ID EQU 0x00000005
PDSS_PORT0_SAR_CLK__DIV_REGISTER EQU CYREG_PERI_DIV_8_CTL5
PDSS_PORT0_SAR_CLK__PA_DIV_ID EQU 0x000000FF

; PDSS_PORT0_SWAP_CLK
PDSS_PORT0_SWAP_CLK__DIV_ID EQU 0x00000004
PDSS_PORT0_SWAP_CLK__DIV_REGISTER EQU CYREG_PERI_DIV_8_CTL4
PDSS_PORT0_SWAP_CLK__PA_DIV_ID EQU 0x000000FF

; PDSS_PORT0_FILT1_CLK
PDSS_PORT0_FILT1_CLK__DIV_ID EQU 0x00000041
PDSS_PORT0_FILT1_CLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
PDSS_PORT0_FILT1_CLK__PA_DIV_ID EQU 0x000000FF

; PDSS_PORTX_REFGEN_CLK
PDSS_PORTX_REFGEN_CLK__DIV_ID EQU 0x00000003
PDSS_PORTX_REFGEN_CLK__DIV_REGISTER EQU CYREG_PERI_DIV_8_CTL3
PDSS_PORTX_REFGEN_CLK__PA_DIV_ID EQU 0x000000FF

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x210011B1
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4S
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4S_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 8
CYDEV_DFT_SELECT_CLK1 EQU 9
CYDEV_HEAP_SIZE EQU 0
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 0
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_mxusbpd_VERSION EQU 1
CYIPBLOCK_s8srsslt_VERSION EQU 1
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
