

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_2.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size f3858438c907b40acf99b5648aa9414a  /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/3136_512_1024/cutlass-test
Extracting PTX file and ptxas options    1: cutlass-test.1.sm_70.ptx -arch=sm_70

-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/3136_512_1024/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/3136_512_1024/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/3136_512_1024/cutlass-test
Running md5sum using "md5sum /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/3136_512_1024/cutlass-test "
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/3136_512_1024/cutlass-test
Extracting specific PTX file named cutlass-test.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE : hostFun 0x0x5634229af49e, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating global region for "__unnamed_1" from 0x100 to 0x190 (global memory space)
GPGPU-Sim PTX: allocating global region for "__unnamed_2" from 0x200 to 0x28f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str" from 0x300 to 0x30f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str1" from 0x380 to 0x395 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE$__cuda_local_var_31745_57_non_const_shared_storage" from 0x0 to 0x9010 (shared memory space)
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x2c to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x34 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x58 to 0x5c
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x5c to 0x64
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x64 to 0x6c
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x6c to 0x74
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x74 to 0x7c
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x7c to 0x80
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x80 to 0x88
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x88 to 0x90
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x90 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x98 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xa0 to 0xa4
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xa4 to 0xac
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xac to 0xb4
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xb4 to 0xbc
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xbc to 0xc4
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xc4 to 0xc8
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xc8 to 0xd0
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xd0 to 0xd8
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xd8 to 0xe0
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xe0 to 0xe8
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xe8 to 0xec
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xec to 0xf4
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xf4 to 0xfc
GPGPU-Sim PTX: instruction assembly for function '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '__unnamed_1' ...  wrote 144 bytes
GPGPU-Sim PTX:     initializing '__unnamed_2' ...  wrote 143 bytes
GPGPU-Sim PTX:     initializing '$str' ...  wrote 15 bytes
GPGPU-Sim PTX:     initializing '$str1' ...  wrote 21 bytes
GPGPU-Sim PTX: finished loading globals (323 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' : regs=255, lmem=0, smem=36880, cmem=784
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/3136_512_1024/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/3136_512_1024/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5634229b7270, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5634229b7500, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5634229b7790, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5634229b7a20, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5634229b7cb0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5634229b7f40, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5634229b81d0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5634229b8460, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5634229b86e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5634229b8960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5634229b8be0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5634229b8e60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5634229b90e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5634229b9360, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5634229b95e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5634229b9860, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5634229b9a80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5634229b9ca0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5634229b9ec0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5634229ba0e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5634229ba300, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5634229ba520, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5634229ba740, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5634229ba960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5634229bab80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5634229bada0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5634229bafc0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5634229bb1e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5634229bb400, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5634229bb620, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5634229bb840, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5634229bba60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x563422c53100; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x563422c53140; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x563422c53180; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x563422c531c0; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x563422c52380; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1992 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x563422c530e0; deviceAddress = cudartErrorTable; deviceName = cudartErrorTable
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorTable hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5634229be900; deviceAddress = cudartErrorTableEntryCount; deviceName = cudartErrorTableEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorTableEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5634229be920; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 104 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x563422c530e8; deviceAddress = cudartErrorCnpMap; deviceName = cudartErrorCnpMap
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMap hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5634229be904; deviceAddress = cudartErrorCnpMapEntryCount; deviceName = cudartErrorCnpMapEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMapEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x563422c530f0; deviceAddress = __CNPRT_VERSION_NUMBER__; deviceName = __CNPRT_VERSION_NUMBER__
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global __CNPRT_VERSION_NUMBER__ hostVar to name mapping
GPGPU-Sim PTX: Setting up arguments for 432 bytes starting at 0x7ffdea98f6f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x5634229af49e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x198 (cutlass-test.1.sm_70.ptx:92) @%p11 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x210 (cutlass-test.1.sm_70.ptx:130) mov.u32 %r1278, %ctaid.y;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2d8 (cutlass-test.1.sm_70.ptx:155) @%p11 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x350 (cutlass-test.1.sm_70.ptx:193) setp.lt.s32%p22, %r23, 64;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x358 (cutlass-test.1.sm_70.ptx:194) @%p22 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x360 (cutlass-test.1.sm_70.ptx:195) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (cutlass-test.1.sm_70.ptx:212) setp.gt.s32%p23, %r23, 64;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3c0 (cutlass-test.1.sm_70.ptx:209) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (cutlass-test.1.sm_70.ptx:213) @%p23 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x468 (cutlass-test.1.sm_70.ptx:235) @!%p26 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x480 (cutlass-test.1.sm_70.ptx:242) cvt.s64.s32%rd9, %r10;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x470 (cutlass-test.1.sm_70.ptx:236) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x478 (cutlass-test.1.sm_70.ptx:239) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd6];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4d0 (cutlass-test.1.sm_70.ptx:252) @%p27 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e0 (cutlass-test.1.sm_70.ptx:257) add.s64 %rd12, %rd10, %rd9;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x528 (cutlass-test.1.sm_70.ptx:266) @%p28 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (cutlass-test.1.sm_70.ptx:271) add.s64 %rd14, %rd12, %rd9;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x580 (cutlass-test.1.sm_70.ptx:280) @%p29 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (cutlass-test.1.sm_70.ptx:285) cvt.s64.s32%rd134, %r11;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5e0 (cutlass-test.1.sm_70.ptx:295) @!%p30 bra BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f8 (cutlass-test.1.sm_70.ptx:302) cvt.s64.s32%rd17, %r1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x5e8 (cutlass-test.1.sm_70.ptx:296) bra.uni BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f0 (cutlass-test.1.sm_70.ptx:299) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd8];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x648 (cutlass-test.1.sm_70.ptx:312) @%p31 bra BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x658 (cutlass-test.1.sm_70.ptx:317) add.s64 %rd20, %rd18, %rd17;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x6a0 (cutlass-test.1.sm_70.ptx:326) @%p32 bra BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (cutlass-test.1.sm_70.ptx:331) add.s64 %rd22, %rd20, %rd17;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x6f0 (cutlass-test.1.sm_70.ptx:339) @%p33 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (cutlass-test.1.sm_70.ptx:344) cvt.s64.s32%rd140, %r2;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x7b0 (cutlass-test.1.sm_70.ptx:366) @%p34 bra BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x828 (cutlass-test.1.sm_70.ptx:404) mul.wide.s32 %rd150, %r104, 2;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x8e0 (cutlass-test.1.sm_70.ptx:430) @%p35 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xaf0 (cutlass-test.1.sm_70.ptx:499) @%p36 bra BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc80 (cutlass-test.1.sm_70.ptx:552) and.b32 %r1562, %r1956, 1;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xc90 (cutlass-test.1.sm_70.ptx:554) @!%p38 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca8 (cutlass-test.1.sm_70.ptx:561) mul.wide.s32 %rd161, %r10, 2;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xc98 (cutlass-test.1.sm_70.ptx:555) bra.uni BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca0 (cutlass-test.1.sm_70.ptx:558) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd422];
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xcc8 (cutlass-test.1.sm_70.ptx:565) @%p39 bra BB0_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd8 (cutlass-test.1.sm_70.ptx:570) add.s64 %rd163, %rd9, %rd9;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xd00 (cutlass-test.1.sm_70.ptx:575) @%p40 bra BB0_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd10 (cutlass-test.1.sm_70.ptx:580) add.s64 %rd167, %rd163, %rd9;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xd38 (cutlass-test.1.sm_70.ptx:585) @%p41 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd48 (cutlass-test.1.sm_70.ptx:590) add.s64 %rd173, %rd167, %rd134;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xd70 (cutlass-test.1.sm_70.ptx:595) @!%p42 bra BB0_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd88 (cutlass-test.1.sm_70.ptx:602) mul.wide.s32 %rd175, %r1, 2;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xd78 (cutlass-test.1.sm_70.ptx:596) bra.uni BB0_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd80 (cutlass-test.1.sm_70.ptx:599) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd421];
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xda8 (cutlass-test.1.sm_70.ptx:606) @%p43 bra BB0_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdb8 (cutlass-test.1.sm_70.ptx:611) add.s64 %rd177, %rd17, %rd17;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xde0 (cutlass-test.1.sm_70.ptx:616) @%p44 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf0 (cutlass-test.1.sm_70.ptx:621) add.s64 %rd181, %rd177, %rd17;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xe18 (cutlass-test.1.sm_70.ptx:626) @%p45 bra BB0_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe28 (cutlass-test.1.sm_70.ptx:631) add.s32 %r1604, %r104, 16;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1600 (cutlass-test.1.sm_70.ptx:882) @%p46 bra BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1810 (cutlass-test.1.sm_70.ptx:952) @%p47 bra BB0_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1ea0 (cutlass-test.1.sm_70.ptx:1165) @%p48 bra BB0_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x1f60 (cutlass-test.1.sm_70.ptx:1191) @%p49 bra BB0_120;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1f68 (cutlass-test.1.sm_70.ptx:1192) bra.uni BB0_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c18 (cutlass-test.1.sm_70.ptx:1708) ld.param.u64 %rd414, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+280];
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1f78 (cutlass-test.1.sm_70.ptx:1196) @%p148 bra BB0_122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (cutlass-test.1.sm_70.ptx:1234) shl.b32 %r1873, %r19, 2;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x2010 (cutlass-test.1.sm_70.ptx:1238) @%p149 bra BB0_124;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2088 (cutlass-test.1.sm_70.ptx:1276) mul.wide.s32 %rd353, %r1018, 4;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x2260 (cutlass-test.1.sm_70.ptx:1335) @%p152 bra BB0_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22a0 (cutlass-test.1.sm_70.ptx:1346) ld.param.f32 %f1232, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x2490 (cutlass-test.1.sm_70.ptx:1408) @!%p155 bra BB0_128;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24b8 (cutlass-test.1.sm_70.ptx:1417) add.s64 %rd99, %rd98, %rd97;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x2498 (cutlass-test.1.sm_70.ptx:1409) bra.uni BB0_127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a0 (cutlass-test.1.sm_70.ptx:1412) shl.b64 %rd360, %rd98, 2;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x24d8 (cutlass-test.1.sm_70.ptx:1421) @!%p158 bra BB0_130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2500 (cutlass-test.1.sm_70.ptx:1430) add.s64 %rd100, %rd99, %rd97;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x24e0 (cutlass-test.1.sm_70.ptx:1422) bra.uni BB0_129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24e8 (cutlass-test.1.sm_70.ptx:1425) shl.b64 %rd363, %rd99, 2;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x2520 (cutlass-test.1.sm_70.ptx:1434) @!%p161 bra BB0_132;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2548 (cutlass-test.1.sm_70.ptx:1443) add.s64 %rd101, %rd100, %rd97;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x2528 (cutlass-test.1.sm_70.ptx:1435) bra.uni BB0_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2530 (cutlass-test.1.sm_70.ptx:1438) shl.b64 %rd366, %rd100, 2;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x2568 (cutlass-test.1.sm_70.ptx:1447) @!%p164 bra BB0_134;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2590 (cutlass-test.1.sm_70.ptx:1456) add.s64 %rd102, %rd101, %rd97;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x2570 (cutlass-test.1.sm_70.ptx:1448) bra.uni BB0_133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2578 (cutlass-test.1.sm_70.ptx:1451) shl.b64 %rd369, %rd101, 2;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x25b0 (cutlass-test.1.sm_70.ptx:1460) @!%p167 bra BB0_136;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25d8 (cutlass-test.1.sm_70.ptx:1469) add.s64 %rd103, %rd102, %rd97;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x25b8 (cutlass-test.1.sm_70.ptx:1461) bra.uni BB0_135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25c0 (cutlass-test.1.sm_70.ptx:1464) shl.b64 %rd372, %rd102, 2;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x25f8 (cutlass-test.1.sm_70.ptx:1473) @!%p170 bra BB0_138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2620 (cutlass-test.1.sm_70.ptx:1482) add.s64 %rd104, %rd103, %rd97;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x2600 (cutlass-test.1.sm_70.ptx:1474) bra.uni BB0_137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2608 (cutlass-test.1.sm_70.ptx:1477) shl.b64 %rd375, %rd103, 2;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x2640 (cutlass-test.1.sm_70.ptx:1486) @!%p173 bra BB0_140;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2668 (cutlass-test.1.sm_70.ptx:1495) cvt.s64.s32%rd380, %r1260;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x2648 (cutlass-test.1.sm_70.ptx:1487) bra.uni BB0_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2650 (cutlass-test.1.sm_70.ptx:1490) shl.b64 %rd378, %rd104, 2;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x2800 (cutlass-test.1.sm_70.ptx:1546) @%p176 bra BB0_142;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2850 (cutlass-test.1.sm_70.ptx:1559) ld.param.f32 %f1233, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x2a38 (cutlass-test.1.sm_70.ptx:1620) @!%p179 bra BB0_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a60 (cutlass-test.1.sm_70.ptx:1629) add.s64 %rd107, %rd106, %rd97;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x2a40 (cutlass-test.1.sm_70.ptx:1621) bra.uni BB0_143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a48 (cutlass-test.1.sm_70.ptx:1624) shl.b64 %rd387, %rd106, 2;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x2a80 (cutlass-test.1.sm_70.ptx:1633) @!%p182 bra BB0_146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aa8 (cutlass-test.1.sm_70.ptx:1642) add.s64 %rd108, %rd107, %rd97;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2a88 (cutlass-test.1.sm_70.ptx:1634) bra.uni BB0_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (cutlass-test.1.sm_70.ptx:1637) shl.b64 %rd390, %rd107, 2;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2ac8 (cutlass-test.1.sm_70.ptx:1646) @!%p185 bra BB0_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2af0 (cutlass-test.1.sm_70.ptx:1655) add.s64 %rd109, %rd108, %rd97;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x2ad0 (cutlass-test.1.sm_70.ptx:1647) bra.uni BB0_147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ad8 (cutlass-test.1.sm_70.ptx:1650) shl.b64 %rd393, %rd108, 2;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x2b10 (cutlass-test.1.sm_70.ptx:1659) @!%p188 bra BB0_150;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (cutlass-test.1.sm_70.ptx:1668) add.s64 %rd110, %rd109, %rd97;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x2b18 (cutlass-test.1.sm_70.ptx:1660) bra.uni BB0_149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b20 (cutlass-test.1.sm_70.ptx:1663) shl.b64 %rd396, %rd109, 2;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x2b58 (cutlass-test.1.sm_70.ptx:1672) @!%p191 bra BB0_152;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b80 (cutlass-test.1.sm_70.ptx:1681) add.s64 %rd111, %rd110, %rd97;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x2b60 (cutlass-test.1.sm_70.ptx:1673) bra.uni BB0_151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b68 (cutlass-test.1.sm_70.ptx:1676) shl.b64 %rd399, %rd110, 2;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2ba0 (cutlass-test.1.sm_70.ptx:1685) @!%p194 bra BB0_154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc8 (cutlass-test.1.sm_70.ptx:1694) add.s64 %rd405, %rd111, %rd97;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x2ba8 (cutlass-test.1.sm_70.ptx:1686) bra.uni BB0_153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bb0 (cutlass-test.1.sm_70.ptx:1689) shl.b64 %rd402, %rd111, 2;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x2bf8 (cutlass-test.1.sm_70.ptx:1700) @!%p197 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x2c00 (cutlass-test.1.sm_70.ptx:1701) bra.uni BB0_155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c08 (cutlass-test.1.sm_70.ptx:1704) st.global.v4.f32 [%rd112], {%f226, %f225, %f224, %f223};
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x2c10 (cutlass-test.1.sm_70.ptx:1705) bra.uni BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x2c58 (cutlass-test.1.sm_70.ptx:1716) @%p50 bra BB0_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cd0 (cutlass-test.1.sm_70.ptx:1754) shl.b32 %r1788, %r19, 2;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x2cf0 (cutlass-test.1.sm_70.ptx:1758) @%p51 bra BB0_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d68 (cutlass-test.1.sm_70.ptx:1796) setp.lt.s32%p52, %r1016, %r1266;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x2d80 (cutlass-test.1.sm_70.ptx:1799) @!%p54 bra BB0_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d98 (cutlass-test.1.sm_70.ptx:1806) cvt.s64.s32%rd47, %r1253;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x2d88 (cutlass-test.1.sm_70.ptx:1800) bra.uni BB0_57;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d90 (cutlass-test.1.sm_70.ptx:1803) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd46];
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x2dd0 (cutlass-test.1.sm_70.ptx:1813) @!%p57 bra BB0_60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (cutlass-test.1.sm_70.ptx:1820) add.s64 %rd50, %rd48, %rd47;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x2dd8 (cutlass-test.1.sm_70.ptx:1814) bra.uni BB0_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (cutlass-test.1.sm_70.ptx:1817) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd49];
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x2e18 (cutlass-test.1.sm_70.ptx:1826) @!%p60 bra BB0_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e30 (cutlass-test.1.sm_70.ptx:1833) add.s64 %rd52, %rd50, %rd47;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x2e20 (cutlass-test.1.sm_70.ptx:1827) bra.uni BB0_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (cutlass-test.1.sm_70.ptx:1830) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd51];
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x2e60 (cutlass-test.1.sm_70.ptx:1839) @!%p63 bra BB0_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e78 (cutlass-test.1.sm_70.ptx:1846) add.s64 %rd54, %rd52, %rd47;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x2e68 (cutlass-test.1.sm_70.ptx:1840) bra.uni BB0_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e70 (cutlass-test.1.sm_70.ptx:1843) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd53];
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x2ea8 (cutlass-test.1.sm_70.ptx:1852) @!%p66 bra BB0_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ec0 (cutlass-test.1.sm_70.ptx:1859) add.s64 %rd56, %rd54, %rd47;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x2eb0 (cutlass-test.1.sm_70.ptx:1853) bra.uni BB0_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2eb8 (cutlass-test.1.sm_70.ptx:1856) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd55];
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x2ef0 (cutlass-test.1.sm_70.ptx:1865) @!%p69 bra BB0_68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f08 (cutlass-test.1.sm_70.ptx:1872) add.s64 %rd58, %rd56, %rd47;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x2ef8 (cutlass-test.1.sm_70.ptx:1866) bra.uni BB0_67;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f00 (cutlass-test.1.sm_70.ptx:1869) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd57];
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x2f38 (cutlass-test.1.sm_70.ptx:1878) @!%p72 bra BB0_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (cutlass-test.1.sm_70.ptx:1885) add.s64 %rd60, %rd58, %rd47;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x2f40 (cutlass-test.1.sm_70.ptx:1879) bra.uni BB0_69;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f48 (cutlass-test.1.sm_70.ptx:1882) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd59];
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x2f80 (cutlass-test.1.sm_70.ptx:1891) @!%p75 bra BB0_72;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f98 (cutlass-test.1.sm_70.ptx:1898) mul.wide.s32 %rd267, %r1018, 4;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x2f88 (cutlass-test.1.sm_70.ptx:1892) bra.uni BB0_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (cutlass-test.1.sm_70.ptx:1895) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd61];
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x34a8 (cutlass-test.1.sm_70.ptx:2060) @%p78 bra BB0_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34b8 (cutlass-test.1.sm_70.ptx:2065) cvt.s64.s32%rd66, %r1259;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x34e0 (cutlass-test.1.sm_70.ptx:2070) @!%p81 bra BB0_76;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3508 (cutlass-test.1.sm_70.ptx:2079) add.s64 %rd68, %rd67, %rd66;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x34e8 (cutlass-test.1.sm_70.ptx:2071) bra.uni BB0_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34f0 (cutlass-test.1.sm_70.ptx:2074) shl.b64 %rd277, %rd67, 2;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x3528 (cutlass-test.1.sm_70.ptx:2083) @!%p84 bra BB0_78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3550 (cutlass-test.1.sm_70.ptx:2092) add.s64 %rd69, %rd68, %rd66;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x3530 (cutlass-test.1.sm_70.ptx:2084) bra.uni BB0_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (cutlass-test.1.sm_70.ptx:2087) shl.b64 %rd280, %rd68, 2;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x3570 (cutlass-test.1.sm_70.ptx:2096) @!%p87 bra BB0_80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3598 (cutlass-test.1.sm_70.ptx:2105) add.s64 %rd70, %rd69, %rd66;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x3578 (cutlass-test.1.sm_70.ptx:2097) bra.uni BB0_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3580 (cutlass-test.1.sm_70.ptx:2100) shl.b64 %rd283, %rd69, 2;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x35b8 (cutlass-test.1.sm_70.ptx:2109) @!%p90 bra BB0_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35e0 (cutlass-test.1.sm_70.ptx:2118) add.s64 %rd71, %rd70, %rd66;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x35c0 (cutlass-test.1.sm_70.ptx:2110) bra.uni BB0_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35c8 (cutlass-test.1.sm_70.ptx:2113) shl.b64 %rd286, %rd70, 2;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x3600 (cutlass-test.1.sm_70.ptx:2122) @!%p93 bra BB0_84;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3628 (cutlass-test.1.sm_70.ptx:2131) add.s64 %rd72, %rd71, %rd66;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x3608 (cutlass-test.1.sm_70.ptx:2123) bra.uni BB0_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3610 (cutlass-test.1.sm_70.ptx:2126) shl.b64 %rd289, %rd71, 2;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x3648 (cutlass-test.1.sm_70.ptx:2135) @!%p96 bra BB0_86;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3670 (cutlass-test.1.sm_70.ptx:2144) add.s64 %rd73, %rd72, %rd66;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x3650 (cutlass-test.1.sm_70.ptx:2136) bra.uni BB0_85;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3658 (cutlass-test.1.sm_70.ptx:2139) shl.b64 %rd292, %rd72, 2;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x3690 (cutlass-test.1.sm_70.ptx:2148) @!%p99 bra BB0_88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36b8 (cutlass-test.1.sm_70.ptx:2157) cvt.s64.s32%rd297, %r1260;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x3698 (cutlass-test.1.sm_70.ptx:2149) bra.uni BB0_87;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36a0 (cutlass-test.1.sm_70.ptx:2152) shl.b64 %rd295, %rd73, 2;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x36e0 (cutlass-test.1.sm_70.ptx:2162) @!%p102 bra BB0_90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f8 (cutlass-test.1.sm_70.ptx:2169) add.s64 %rd75, %rd63, %rd47;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x36e8 (cutlass-test.1.sm_70.ptx:2163) bra.uni BB0_89;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f0 (cutlass-test.1.sm_70.ptx:2166) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd64];
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x3728 (cutlass-test.1.sm_70.ptx:2175) @!%p105 bra BB0_92;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3740 (cutlass-test.1.sm_70.ptx:2182) add.s64 %rd77, %rd75, %rd47;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x3730 (cutlass-test.1.sm_70.ptx:2176) bra.uni BB0_91;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3738 (cutlass-test.1.sm_70.ptx:2179) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd76];
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x3770 (cutlass-test.1.sm_70.ptx:2188) @!%p108 bra BB0_94;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3788 (cutlass-test.1.sm_70.ptx:2195) add.s64 %rd79, %rd77, %rd47;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x3778 (cutlass-test.1.sm_70.ptx:2189) bra.uni BB0_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3780 (cutlass-test.1.sm_70.ptx:2192) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd78];
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x37b8 (cutlass-test.1.sm_70.ptx:2201) @!%p111 bra BB0_96;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37d0 (cutlass-test.1.sm_70.ptx:2208) add.s64 %rd81, %rd79, %rd47;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x37c0 (cutlass-test.1.sm_70.ptx:2202) bra.uni BB0_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37c8 (cutlass-test.1.sm_70.ptx:2205) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd80];
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x3800 (cutlass-test.1.sm_70.ptx:2214) @!%p114 bra BB0_98;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3818 (cutlass-test.1.sm_70.ptx:2221) add.s64 %rd83, %rd81, %rd47;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x3808 (cutlass-test.1.sm_70.ptx:2215) bra.uni BB0_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3810 (cutlass-test.1.sm_70.ptx:2218) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd82];
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x3848 (cutlass-test.1.sm_70.ptx:2227) @!%p117 bra BB0_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3860 (cutlass-test.1.sm_70.ptx:2234) add.s64 %rd85, %rd83, %rd47;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x3850 (cutlass-test.1.sm_70.ptx:2228) bra.uni BB0_99;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3858 (cutlass-test.1.sm_70.ptx:2231) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd84];
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x3890 (cutlass-test.1.sm_70.ptx:2240) @!%p120 bra BB0_102;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (cutlass-test.1.sm_70.ptx:2247) add.s64 %rd311, %rd85, %rd47;
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x3898 (cutlass-test.1.sm_70.ptx:2241) bra.uni BB0_101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a0 (cutlass-test.1.sm_70.ptx:2244) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd86];
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x38d8 (cutlass-test.1.sm_70.ptx:2253) @!%p123 bra BB0_104;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38f0 (cutlass-test.1.sm_70.ptx:2260) bar.sync 0;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x38e0 (cutlass-test.1.sm_70.ptx:2254) bra.uni BB0_103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38e8 (cutlass-test.1.sm_70.ptx:2257) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd87];
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x3d80 (cutlass-test.1.sm_70.ptx:2406) @%p126 bra BB0_106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3da0 (cutlass-test.1.sm_70.ptx:2413) add.s64 %rd88, %rd74, %rd66;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x3dc0 (cutlass-test.1.sm_70.ptx:2417) @!%p129 bra BB0_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3de8 (cutlass-test.1.sm_70.ptx:2426) add.s64 %rd89, %rd88, %rd66;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x3dc8 (cutlass-test.1.sm_70.ptx:2418) bra.uni BB0_107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3dd0 (cutlass-test.1.sm_70.ptx:2421) shl.b64 %rd319, %rd88, 2;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x3e08 (cutlass-test.1.sm_70.ptx:2430) @!%p132 bra BB0_110;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e30 (cutlass-test.1.sm_70.ptx:2439) add.s64 %rd90, %rd89, %rd66;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x3e10 (cutlass-test.1.sm_70.ptx:2431) bra.uni BB0_109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e18 (cutlass-test.1.sm_70.ptx:2434) shl.b64 %rd322, %rd89, 2;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x3e50 (cutlass-test.1.sm_70.ptx:2443) @!%p135 bra BB0_112;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e78 (cutlass-test.1.sm_70.ptx:2452) add.s64 %rd91, %rd90, %rd66;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x3e58 (cutlass-test.1.sm_70.ptx:2444) bra.uni BB0_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e60 (cutlass-test.1.sm_70.ptx:2447) shl.b64 %rd325, %rd90, 2;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x3e98 (cutlass-test.1.sm_70.ptx:2456) @!%p138 bra BB0_114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ec0 (cutlass-test.1.sm_70.ptx:2465) add.s64 %rd92, %rd91, %rd66;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x3ea0 (cutlass-test.1.sm_70.ptx:2457) bra.uni BB0_113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ea8 (cutlass-test.1.sm_70.ptx:2460) shl.b64 %rd328, %rd91, 2;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x3ee0 (cutlass-test.1.sm_70.ptx:2469) @!%p141 bra BB0_116;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f08 (cutlass-test.1.sm_70.ptx:2478) add.s64 %rd93, %rd92, %rd66;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x3ee8 (cutlass-test.1.sm_70.ptx:2470) bra.uni BB0_115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ef0 (cutlass-test.1.sm_70.ptx:2473) shl.b64 %rd331, %rd92, 2;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x3f28 (cutlass-test.1.sm_70.ptx:2482) @!%p144 bra BB0_118;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f50 (cutlass-test.1.sm_70.ptx:2491) add.s64 %rd337, %rd93, %rd66;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x3f30 (cutlass-test.1.sm_70.ptx:2483) bra.uni BB0_117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f38 (cutlass-test.1.sm_70.ptx:2486) shl.b64 %rd334, %rd93, 2;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x3f80 (cutlass-test.1.sm_70.ptx:2497) @!%p147 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x3f88 (cutlass-test.1.sm_70.ptx:2498) bra.uni BB0_119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f90 (cutlass-test.1.sm_70.ptx:2501) st.global.v4.f32 [%rd94], {%f191, %f192, %f193, %f194};
GPGPU-Sim PTX: ... end of reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'.
GPGPU-Sim PTX: pushing kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' to stream 0, gridDim= (25,4,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
Destroy streams for kernel 1: size 0
kernel_name = _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE 
kernel_launch_uid = 1 
gpu_sim_cycle = 192141
gpu_sim_insn = 138288640
gpu_ipc =     719.7248
gpu_tot_sim_cycle = 192141
gpu_tot_sim_insn = 138288640
gpu_tot_ipc =     719.7248
gpu_tot_issued_cta = 100
gpu_occupancy = 12.4774% 
gpu_tot_occupancy = 12.4774% 
max_total_param_size = 0
gpu_stall_dramfull = 265
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       9.4864
partiton_level_parallism_total  =       9.4864
partiton_level_parallism_util =      14.4146
partiton_level_parallism_util_total  =      14.4146
L2_BW  =     343.6342 GB/Sec
L2_BW_total  =     343.6342 GB/Sec
gpu_total_sim_rate=121519

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 36864, Miss = 36864, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 107
	L1D_cache_core[1]: Access = 36864, Miss = 36864, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 220
	L1D_cache_core[2]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 741
	L1D_cache_core[3]: Access = 36864, Miss = 36864, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 823
	L1D_cache_core[5]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 968
	L1D_cache_core[6]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 628
	L1D_cache_core[7]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 448
	L1D_cache_core[8]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 779
	L1D_cache_core[9]: Access = 36864, Miss = 36864, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39
	L1D_cache_core[10]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[11]: Access = 36864, Miss = 36864, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 279
	L1D_cache_core[12]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 706
	L1D_cache_core[13]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[14]: Access = 36864, Miss = 36864, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 310
	L1D_cache_core[15]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 707
	L1D_cache_core[16]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 715
	L1D_cache_core[17]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1071
	L1D_cache_core[18]: Access = 36864, Miss = 36864, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33
	L1D_cache_core[19]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1010
	L1D_cache_core[20]: Access = 36864, Miss = 36864, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 36864, Miss = 36864, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 480
	L1D_cache_core[23]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 561
	L1D_cache_core[24]: Access = 31744, Miss = 31744, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 613
	L1D_cache_core[26]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1069
	L1D_cache_core[27]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1089
	L1D_cache_core[28]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 846
	L1D_cache_core[29]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 796
	L1D_cache_core[30]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 894
	L1D_cache_core[31]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1535
	L1D_cache_core[32]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 821
	L1D_cache_core[33]: Access = 36864, Miss = 36864, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 382
	L1D_cache_core[34]: Access = 36864, Miss = 36864, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[35]: Access = 36864, Miss = 36864, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 354
	L1D_cache_core[36]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 605
	L1D_cache_core[37]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 791
	L1D_cache_core[38]: Access = 36864, Miss = 36864, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 188
	L1D_cache_core[39]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 688
	L1D_cache_core[40]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 845
	L1D_cache_core[41]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1224
	L1D_cache_core[42]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 982
	L1D_cache_core[43]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 635
	L1D_cache_core[44]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1174
	L1D_cache_core[45]: Access = 36864, Miss = 36864, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 197
	L1D_cache_core[46]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 411
	L1D_cache_core[47]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 990
	L1D_cache_core[48]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 633
	L1D_cache_core[49]: Access = 31744, Miss = 31744, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1172
	L1D_cache_core[51]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 820
	L1D_cache_core[52]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 972
	L1D_cache_core[53]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 925
	L1D_cache_core[54]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 954
	L1D_cache_core[55]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 865
	L1D_cache_core[56]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1277
	L1D_cache_core[57]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 915
	L1D_cache_core[58]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 440
	L1D_cache_core[59]: Access = 36864, Miss = 36864, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 330
	L1D_cache_core[60]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 892
	L1D_cache_core[61]: Access = 36864, Miss = 36864, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 230
	L1D_cache_core[62]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 562
	L1D_cache_core[63]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 369
	L1D_cache_core[64]: Access = 31744, Miss = 31744, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 338
	L1D_cache_core[65]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 812
	L1D_cache_core[66]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1013
	L1D_cache_core[67]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 882
	L1D_cache_core[68]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1671
	L1D_cache_core[69]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1330
	L1D_cache_core[70]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 428
	L1D_cache_core[71]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 488
	L1D_cache_core[72]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1412
	L1D_cache_core[73]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1212
	L1D_cache_core[74]: Access = 31744, Miss = 31744, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 693
	L1D_cache_core[76]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1485
	L1D_cache_core[77]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1431
	L1D_cache_core[78]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 956
	L1D_cache_core[79]: Access = 18432, Miss = 18432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 864
	L1D_total_cache_accesses = 1822720
	L1D_total_cache_misses = 1822720
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 55086
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.172
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1622016
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 19924
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 200704
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 35162
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1622016
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 200704

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 19924
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 35162
ctas_completed 100, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
11106, 11106, 11106, 11106, 11106, 11106, 11106, 11106, 
gpgpu_n_tot_thrd_icount = 142124032
gpgpu_n_tot_w_icount = 4441376
gpgpu_n_stall_shd_mem = 2430214
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1622016
gpgpu_n_mem_write_global = 200704
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 3244032
gpgpu_n_store_insn = 401408
gpgpu_n_shmem_insn = 13720576
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 562176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 671872
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1758342
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20653410	W0_Idle:2198199	W0_Scoreboard:10343543	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:2272	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4439104
single_issue_nums: WS0:1110344	WS1:1110344	WS2:1110344	WS3:1110344	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12976128 {8:1622016,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8028160 {40:200704,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 64880640 {40:1622016,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1605632 {8:200704,}
maxmflatency = 2376 
max_icnt2mem_latency = 1755 
maxmrqlatency = 560 
max_icnt2sh_latency = 1251 
averagemflatency = 765 
avg_icnt2mem_latency = 346 
avg_mrq_latency = 39 
avg_icnt2sh_latency = 212 
mrq_lat_table:78261 	27249 	5303 	4004 	26504 	233545 	46919 	16595 	2502 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	66064 	363527 	1011423 	379667 	2039 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	225405 	222507 	240666 	227857 	348220 	497775 	60290 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	194664 	63530 	59781 	69693 	93363 	195374 	468857 	566315 	110610 	533 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	21 	128 	124 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12        12         4         4        12        12        12         8        12         8         8        12         8         8         4         4 
dram[1]:        12        12        10         6        12         8        12         8        12        12        12        12         8         8         4         4 
dram[2]:        12        12         4         4        12        12        12        12         8        12         8         9         8        12         4         4 
dram[3]:        12        12         4         4        12         8         8        12        12        12        12        12         8         8         6         4 
dram[4]:        12        12         4         4        12        12        12        12         8        12         8         8         8        12         8         8 
dram[5]:        12        12         4         6        12         8         8         8        12        12        12        12         8         8         8         8 
dram[6]:        12        12         4         4        12        12        12        12        12         8         8         8         8         8         8         8 
dram[7]:        12        12         4         4         8        12        12         8        12        12        12        12         8         8         8         8 
dram[8]:        12        12         4         4        12        12        12         8        12         8         8        12         8         8         4         4 
dram[9]:        14        12         4         4        12         8        12         8        12        12        12        12         8         8         4         7 
dram[10]:        12        12         4         4        12        12        12        12         8        12         8         8         8        12         4         4 
dram[11]:        12        12         4         4        12         8         8        12        12        12        12        12         8         8         4         5 
dram[12]:        12        12         8         4        12        12        12        12         8        12         8         8         8        12         8         8 
dram[13]:        12        12         6         4        12         8         8         8        12        12        12        12         9         8         8         8 
dram[14]:        12        12         5         4        12        12        12        12        12         8         8         9         8         8         8         8 
dram[15]:        12        12         5         4         8        12        12         8        12        12        12        12         8         8         8         8 
dram[16]:        12        12         4         6        12        12        12         8        12         8         8        12         8         8         4         5 
dram[17]:        12        12         4         9        12         8        12         8        12        12        12        12         8         8         4         6 
dram[18]:        12        12         7         7        12        12        12        12         8        12         8         8         8        12         4         4 
dram[19]:        12        12        10         4        12         8         8        12        12        12        12        12         8         8         7         4 
dram[20]:        12        12         4        12        12        12        12        12         8        12         8         8         8        12         8         8 
dram[21]:        12        12         4         4        12         8         8         8        12        12        12        12         8         8         8         8 
dram[22]:        12        12        10         4        12        12        12        12        12         8         8         8         8         8         8         8 
dram[23]:        12        12         4         4         8        12        12         8        12         8        12        12         8         8         8         8 
dram[24]:        12        12         4         5        12        12        12         8        12         9         8        12         8         8         4         4 
dram[25]:        12        12         4         5        12         8        12         8        12        12        12        12         8         8         4         7 
dram[26]:        12        12         5         6        12        12        12        12         8        12         8         9         8        12         4         4 
dram[27]:        12        12         4         4        12         8         8        12        12        12        12        12         8         8         4         4 
dram[28]:        12        12         7         4        12        12        12        12         8        12         8         8         8        12         8         8 
dram[29]:        12        12         6         6        12         8         8         8        12        12        12        12         8         8         8         8 
dram[30]:        12        12        10         8        12        12        12        12        12         8         8         8         8         8         8         8 
dram[31]:        12        12         5         4         8        12        12         8        12        12        12        12         8         8         8         8 
maximum service time to same row:
dram[0]:     11799     11783     13046     13709     13755     13881     14113      7624     13945      8052      7460     14153      7933      7849      7175      7511 
dram[1]:     11782     11893     13238     13487     13708      7828     13450      7551     13641     13729     13563     13558      8052      7859      7362      7222 
dram[2]:     11941     11969     13306     13717     13889     13788     14042     14191      7984     13760      7897      7596      7856     13831      7994      7467 
dram[3]:     11861     11886     12994     13101     13452      8072      7490     13966     13680     13616     13624     13672      8112      9842      7350      7171 
dram[4]:     12468     12408     13286     13724     13987     13953     14074     14210      7683     13985      8145      8005     10642     13840      8346      9850 
dram[5]:     12320     12460     13083     13066     13491     10871      7826      7612     13636     13649     13726     13825      7905      7951      7301      9387 
dram[6]:     12351     12248     13017     13601     13890     14066     14176     14085     14099      7734      7825      8020      7659      7598      7153     10292 
dram[7]:     12267     12351     13279     13524     10076     14009     13503      7924     13628     13762     13577     13641      7948      7543      7306      7663 
dram[8]:     11810     11799     13043     13697     13748     13876     14108      9396     13962      9585      7451     14152      7923      7838      7183      9542 
dram[9]:     11790     11901     13219     13474     13705      7839     13448      7544     13645     13751     13559     13557      8054      7850      7370      8195 
dram[10]:     11958     11981     13307     13716     13889     13785     14022     14188      7995     13779      7900      7590      7847     13806      7282      7480 
dram[11]:     11873     11906     12983     13092     13449      8061      7500     13965     13676     13619     13627     13695      8105      8162      7359      9154 
dram[12]:     12496     12419     13291     13725     13999     13954     14081     14209      9191     13984      8145      7999      7519     13841      7173      9760 
dram[13]:     12329     12485     13076     13052     13483      7756     10699      7611     13640     13648     13721     13835      9661      7941      9408      7129 
dram[14]:     12357     12260     13021     13599     13890     14062     14170     14086     14097      7740      7806      8028      7639      7590     10022      7418 
dram[15]:     12285     12372     13249     13516      7737     13992     13492      7936     13628     13775     13573     13656      7933     10047      7317      7165 
dram[16]:     11807     11775     13043     13710     13784     13887     14090     10008     13950      8040      7452     14143      9791      7881      7177      7515 
dram[17]:     11783     11890     13247     13487     13717      9715     13448      7541     13644     13749     13560     13558      8984      7868      7362      7227 
dram[18]:     11950     11969     13307     13716     13875     13787     14025     14185      7983     13781      7890      7598      9470     13813     10020     10591 
dram[19]:     11826     11895     12995     13101     13451      8070     11170     13968     13681     13620     13620     13673     10384      8167     10244      9727 
dram[20]:     12487     12410     13286     13720     13997     13965     14075     14211      7682     13982      8141      8008     10229     13845      7165      7394 
dram[21]:     12320     12469     13100     13058     13481      7760      7819      7612     13637     13649     13743     13834      9446      7964      7305      7247 
dram[22]:     12347     12246     13042     13599     13910     14074     14166     14088     14100      7730      9421      8020      9938      7595      7235      7410 
dram[23]:     12264     12358     13272     13525      9878     14003     13488      8405     13631      7648     13579     13628      7961      7551      7311      7160 
dram[24]:     11826     11787     13041     13693     13780     13888     14090      7627     13964      8054      7443     14153      7927      9569      7185      7528 
dram[25]:     11794     11907     13224     13479     13715      7815     13456      7539     13644     13759     13563     13558      8047      9958      7370      7238 
dram[26]:     11966     11981     13307     13717     13887     13789     14021     14178      7992     13775      7883      7590      9186     13803      9683      9231 
dram[27]:     11857     11925     12984     13084     13451      9288      7499     13976     13684     13627     13625     13669      8102      9626      9069      7206 
dram[28]:     12499     12418     13287     13721     13996     13954     14074     14210      7691     13978      8144      8000      7523     13849      7177      7409 
dram[29]:     12333     12484     13088     13046     13489      7735      7834      7614     13646     13640     13736     13833      7897      9482      7313      7129 
dram[30]:     12367     12255     13050     13599     13907     14073     14144     14091     14102      7739      7788      8016      7666      7590      7169      7418 
dram[31]:     12288     12386     13260     13508      9368     14002     13500      7932     13632     13793     13581     13636      7942      7543      7321      7169 
average row accesses per activate:
dram[0]:  3.604478  3.657795  3.493213  3.479821  3.371542  3.335938  3.413655  3.483607  3.473469  3.335938  3.463415  3.493827  3.508333  3.489712  3.494164  3.478765 
dram[1]:  3.538461  3.534799  3.598131  3.566820  3.491803  3.392857  3.413655  3.455285  3.564854  3.545833  3.447155  3.463415  3.429150  3.381526  3.535433  3.537255 
dram[2]:  3.551471  3.593284  3.598131  3.444444  3.445344  3.528926  3.427419  3.475410  3.390438  3.535270  3.431452  3.400000  3.467213  3.561182  3.606426  3.442748 
dram[3]:  3.577778  3.616541  3.500000  3.457778  3.359684  3.471545  3.421687  3.413655  3.363636  3.467480  3.508265  3.479508  3.615385  3.502075  3.637097  3.501945 
dram[4]:  3.525548  3.564576  3.522936  3.588785  3.379447  3.354331  3.362205  3.435484  3.461225  3.469388  3.449393  3.437247  3.467213  3.439024  3.482625  3.490347 
dram[5]:  3.557196  3.597015  3.607477  3.555556  3.390438  3.441296  3.485714  3.463415  3.404000  3.411290  3.535270  3.502058  3.429150  3.425101  3.450382  3.463602 
dram[6]:  3.591078  3.549815  3.560185  3.461883  3.455285  3.421687  3.477551  3.491803  3.455285  3.421687  3.441296  3.413655  3.487603  3.444898  3.490347  3.537255 
dram[7]:  3.558824  3.482014  3.481818  3.525346  3.416000  3.400000  3.463415  3.435484  3.413655  3.639485  3.404000  3.473469  3.439024  3.525000  3.503876  3.482625 
dram[8]:  3.542125  3.494585  3.500000  3.515982  3.475410  3.475410  3.388889  3.449393  3.604255  3.400000  3.469388  3.548117  3.475410  3.580508  3.450382  3.450382 
dram[9]:  3.592592  3.551471  3.622642  3.448431  3.413655  3.384921  3.471545  3.497942  3.461225  3.307393  3.504132  3.479508  3.504132  3.588983  3.450382  3.513619 
dram[10]:  3.571956  3.547794  3.486486  3.610329  3.373016  3.341177  3.449393  3.514523  3.386454  3.373016  3.518672  3.487705  3.400000  3.512397  3.523438  3.549020 
dram[11]:  3.611940  3.652830  3.539171  3.569444  3.427419  3.398406  3.388889  3.469388  3.431452  3.453061  3.461225  3.497942  3.546218  3.526971  3.517510  3.601594 
dram[12]:  3.570370  3.611940  3.502262  3.600000  3.435484  3.537190  3.373016  3.380952  3.455285  3.427419  3.516667  3.518672  3.518672  3.563025  3.543307  3.469231 
dram[13]:  3.557196  3.604478  3.543379  3.457778  3.435484  3.506173  3.427419  3.367589  3.623932  3.457490  3.471312  3.578059  3.576271  3.467213  3.463602  3.545098 
dram[14]:  3.500000  3.611940  3.547945  3.497758  3.370079  3.441296  3.346457  3.447155  3.563025  3.402390  3.518672  3.514523  3.429150  3.403226  3.565217  3.469231 
dram[15]:  3.525548  3.487365  3.427313  3.466667  3.439516  3.345098  3.400000  3.433198  3.441296  3.520661  3.506224  3.425101  3.500000  3.388000  3.523438  3.585657 
dram[16]:  3.505455  3.624060  3.444444  3.493213  3.356863  3.383399  3.512397  3.408000  3.520661  3.435484  3.463415  3.380952  3.493776  3.520833  3.488372  3.563492 
dram[17]:  3.551471  3.627820  3.607477  3.541284  3.375494  3.420000  3.489712  3.413655  3.354331  3.413655  3.435484  3.483607  3.531381  3.457143  3.543307  3.635628 
dram[18]:  3.627820  3.669202  3.424779  3.515982  3.367589  3.459677  3.435484  3.455285  3.367589  3.463415  3.469388  3.526971  3.569620  3.556962  3.563492  3.527559 
dram[19]:  3.564576  3.636364  3.518182  3.532110  3.377953  3.429719  3.469388  3.575630  3.354331  3.491803  3.493827  3.413655  3.512500  3.481482  3.571429  3.480620 
dram[20]:  3.529197  3.591078  3.600939  3.548387  3.421687  3.350394  3.354331  3.541667  3.412000  3.537500  3.469388  3.416000  3.434959  3.467213  3.490347  3.490347 
dram[21]:  3.520000  3.605948  3.502283  3.562791  3.362205  3.483607  3.491803  3.558333  3.413655  3.518672  3.392000  3.362205  3.537815  3.485597  3.446970  3.523438 
dram[22]:  3.512727  3.568266  3.622642  3.564815  3.408000  3.449393  3.506173  3.429719  3.367589  3.433198  3.392000  3.528926  3.531381  3.403226  3.476923  3.474904 
dram[23]:  3.571956  3.551471  3.588785  3.539171  3.333333  3.388889  3.449393  3.417671  3.400000  3.413655  3.556485  3.594937  3.412956  3.399194  3.509728  3.498070 
dram[24]:  3.579336  3.482014  3.477478  3.569444  3.451220  3.459350  3.380952  3.461225  3.433198  3.491803  3.535270  3.413655  3.518672  3.533333  3.490347  3.509728 
dram[25]:  3.520000  3.615672  3.525114  3.616822  3.346457  3.435484  3.408000  3.413655  3.491803  3.392000  3.510373  3.504132  3.500000  3.471312  3.531250  3.503876 
dram[26]:  3.512727  3.520000  3.581395  3.515982  3.322957  3.409639  3.386454  3.427419  3.394422  3.441296  3.508265  3.497942  3.495868  3.489712  3.531250  3.539062 
dram[27]:  3.498182  3.498195  3.525114  3.511415  3.408000  3.441296  3.427419  3.469388  3.469388  3.445344  3.463415  3.408000  3.539749  3.461225  3.531250  3.496124 
dram[28]:  3.494585  3.583643  3.555046  3.486486  3.429719  3.473469  3.433198  3.419355  3.560669  3.475410  3.461225  3.526971  3.520833  3.481482  3.503876  3.585657 
dram[29]:  3.602996  3.665399  3.531818  3.504504  3.463415  3.449393  3.394422  3.506173  3.564854  3.533333  3.447155  3.533333  3.502075  3.415323  3.442748  3.629032 
dram[30]:  3.645283  3.597015  3.464286  3.418502  3.326848  3.483607  3.475410  3.376984  3.528926  3.578059  3.447155  3.461225  3.415323  3.415323  3.503876  3.488372 
dram[31]:  3.544118  3.538461  3.466368  3.527273  3.457490  3.467480  3.447155  3.441296  3.443548  3.483607  3.510373  3.533333  3.481482  3.403226  3.469231  3.463602 
average row locality = 440898/126508 = 3.485139
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       896       896       704       704       768       768       768       768       768       768       768       768       768       768       832       832 
dram[1]:       896       896       704       704       768       768       768       768       768       768       768       768       768       768       832       832 
dram[2]:       896       896       704       704       768       768       768       768       768       768       768       768       768       768       832       832 
dram[3]:       896       896       704       704       768       768       768       768       768       768       768       768       768       768       836       832 
dram[4]:       896       896       704       704       768       768       768       768       768       768       768       768       768       768       832       832 
dram[5]:       896       896       704       704       768       768       768       768       768       768       768       768       768       768       832       832 
dram[6]:       896       896       704       704       768       768       768       768       768       768       768       768       768       768       832       832 
dram[7]:       896       896       704       704       768       768       768       768       768       768       768       768       768       768       832       832 
dram[8]:       896       896       704       704       768       768       768       768       768       768       768       768       768       768       832       832 
dram[9]:       896       896       704       704       768       768       768       768       768       768       768       768       768       768       832       832 
dram[10]:       896       896       704       704       768       768       768       768       768       768       768       768       768       768       832       832 
dram[11]:       896       896       704       704       768       768       768       768       768       768       768       768       768       768       832       832 
dram[12]:       896       896       704       704       768       768       768       768       768       768       768       768       768       768       832       832 
dram[13]:       896       896       704       704       768       768       768       768       768       768       768       768       768       768       832       832 
dram[14]:       896       896       704       704       768       768       768       768       768       768       768       768       768       768       832       832 
dram[15]:       896       896       704       704       768       768       768       768       768       768       768       768       768       768       832       832 
dram[16]:       896       896       704       704       768       768       768       768       768       768       768       768       768       768       832       832 
dram[17]:       896       896       704       704       768       768       768       768       768       768       768       768       768       768       832       832 
dram[18]:       896       896       704       704       768       768       768       768       768       768       768       768       768       768       832       832 
dram[19]:       896       896       704       704       768       768       768       768       768       768       768       768       768       768       832       832 
dram[20]:       896       896       704       704       768       768       768       768       768       768       768       768       768       768       832       832 
dram[21]:       896       900       704       704       768       768       768       768       768       768       768       768       768       768       836       832 
dram[22]:       896       896       704       704       768       768       768       768       768       768       768       768       768       768       832       832 
dram[23]:       896       896       704       704       768       768       768       768       768       768       768       768       768       768       832       832 
dram[24]:       896       896       704       704       768       768       768       768       768       768       768       768       768       768       832       832 
dram[25]:       896       896       704       704       768       768       768       768       768       768       768       768       768       768       832       832 
dram[26]:       896       896       704       704       768       768       768       768       768       768       768       768       768       768       832       832 
dram[27]:       896       896       704       704       768       768       768       768       768       768       768       768       768       768       832       832 
dram[28]:       896       896       704       704       768       768       768       768       768       768       768       768       768       768       832       832 
dram[29]:       896       896       704       704       768       768       768       768       768       768       768       768       768       768       832       832 
dram[30]:       896       896       704       704       768       768       768       768       768       768       768       768       768       768       832       832 
dram[31]:       896       896       704       704       768       768       768       768       768       768       768       768       768       768       832       832 
total dram reads = 401420
bank skew: 900/704 = 1.28
chip skew: 12552/12544 = 1.00
number of total write accesses:
dram[0]:       280       264       272       288       340       344       328       328       332       344       336       324       296       320       264       276 
dram[1]:       280       276       264       280       336       348       328       328       336       332       320       336       316       296       264       280 
dram[2]:       280       268       264       284       332       344       328       320       332       336       332       328       312       304       264       280 
dram[3]:       280       264       264       296       328       344       336       328       332       340       324       324       312       304       264       272 
dram[4]:       280       280       256       256       348       336       344       336       320       328       336       324       312       312       280       288 
dram[5]:       272       272       272       256       332       328       344       336       332       312       336       332       316       312       288       288 
dram[6]:       280       264       260       272       328       336       336       336       328       336       328       328       304       304       288       280 
dram[7]:       288       288       248       244       344       328       336       336       328       320       332       332       312       312       288       280 
dram[8]:       284       288       264       264       320       320       344       336       316       328       328       320       320       308       288       288 
dram[9]:       296       280       256       260       328       340       344       328       320       328       320       324       320       316       288       284 
dram[10]:       288       276       280       260       328       336       336       316       328       328       320       332       328       328       280       292 
dram[11]:       288       288       256       268       328       340       344       328       332       312       320       328       304       328       288       288 
dram[12]:       272       288       280       280       336       352       328       336       328       328       304       320       320       320       272       280 
dram[13]:       272       280       288       296       336       336       328       336       320       344       316       320       304       312       288       288 
dram[14]:       280       288       292       304       352       328       328       320       320       344       320       316       316       304       280       280 
dram[15]:       280       280       296       304       340       340       328       320       328       336       308       312       316       316       280       272 
dram[16]:       272       272       284       272       352       352       328       336       336       336       336       336       296       308       272       264 
dram[17]:       280       276       272       272       344       348       320       328       336       328       336       328       304       316       272       264 
dram[18]:       276       276       280       264       336       360       336       328       336       336       328       328       312       300       264       256 
dram[19]:       280       256       280       264       360       344       328       332       336       336       324       328       300       312       272       264 
dram[20]:       284       280       252       264       336       332       336       328       340       324       328       344       308       312       288       288 
dram[21]:       288       280       252       248       344       328       336       344       328       320       320       344       296       316       296       280 
dram[22]:       280       284       256       264       336       336       336       344       336       320       320       344       304       304       288       272 
dram[23]:       288       280       256       256       328       344       336       332       328       328       328       336       300       300       280       296 
dram[24]:       296       288       272       268       324       332       336       320       320       336       336       328       320       320       288       280 
dram[25]:       288       292       272       280       328       336       336       328       336       320       312       320       316       316       288       288 
dram[26]:       280       288       264       264       344       324       328       328       336       328       324       328       312       320       288       296 
dram[27]:       264       292       272       260       336       328       328       328       328       332       336       336       312       320       288       280 
dram[28]:       288       272       284       280       344       332       320       320       332       320       320       328       308       312       288       272 
dram[29]:       264       272       292       296       336       336       336       336       336       320       320       320       304       316       280       272 
dram[30]:       280       272       288       288       348       328       320       332       344       320       320       320       316       316       288       272 
dram[31]:       272       280       276       288       344       340       320       328       344       328       312       320       312       304       280       288 
total dram writes = 157912
bank skew: 360/244 = 1.48
chip skew: 4972/4908 = 1.01
average mf latency per bank:
dram[0]:       2141      2142      2679      2705      2362      2331      2567      2604      2665      2566      2592      2665      2723      2606      2256      2308
dram[1]:       2103      2127      2747      2747      2385      2343      2601      2609      2659      2598      2663      2671      2699      2700      2280      2228
dram[2]:       2172      2141      2737      2752      2421      2320      2572      2667      2663      2587      2649      2728      2719      2605      2278      2312
dram[3]:       2008      2115      2769      2668      2367      2358      2592      2589      2587      2641      2706      2632      2637      2711      2236      2135
dram[4]:       2075      2086      2835      2769      2332      2428      2629      2566      2582      2684      2751      2676      2625      2725      2214      2231
dram[5]:       2079      2160      2773      2823      2388      2402      2619      2604      2625      2712      2725      2683      2638      2688      2270      2168
dram[6]:       2114      2127      2755      2776      2454      2362      2596      2603      2722      2639      2652      2668      2754      2710      2237      2284
dram[7]:       2022      2144      2781      2821      2413      2398      2591      2580      2711      2675      2655      2697      2726      2686      2234      2206
dram[8]:       2097      2146      2754      2763      2365      2397      2565      2566      2670      2627      2646      2697      2648      2669      2229      2233
dram[9]:       2116      2089      2713      2726      2300      2296      2502      2518      2585      2553      2614      2612      2583      2612      2196      2219
dram[10]:       2247      2162      2839      2917      2521      2487      2719      2794      2782      2768      2843      2829      2799      2773      2286      2394
dram[11]:       2069      2080      2883      2911      2550      2423      2635      2772      2776      2754      2789      2821      2869      2717      2222      2206
dram[12]:       2147      2100      2829      2803      2430      2425      2684      2633      2626      2690      2825      2724      2672      2717      2301      2293
dram[13]:       2124      2118      2766      2734      2380      2422      2650      2625      2635      2659      2779      2683      2655      2709      2262      2231
dram[14]:       2145      2099      2683      2742      2418      2346      2559      2662      2768      2590      2615      2749      2729      2663      2221      2300
dram[15]:       2122      2163      2744      2692      2430      2402      2653      2641      2762      2662      2754      2763      2750      2695      2272      2268
dram[16]:       2076      2087      2575      2630      2278      2267      2519      2501      2563      2526      2525      2586      2604      2557      2199      2239
dram[17]:       2151      2195      2640      2729      2381      2319      2617      2617      2657      2622      2594      2700      2700      2637      2309      2306
dram[18]:       2097      2198      2785      2831      2477      2369      2661      2701      2705      2702      2744      2787      2750      2721      2333      2286
dram[19]:       2040      2101      2625      2695      2316      2264      2516      2586      2630      2541      2607      2648      2658      2542      2198      2180
dram[20]:       2133      2157      2823      2792      2406      2438      2651      2643      2620      2696      2797      2680      2656      2698      2269      2258
dram[21]:       2075      2049      2744      2803      2341      2374      2579      2595      2623      2626      2702      2649      2665      2631      2192      2245
dram[22]:       2174      2055      2743      2740      2377      2404      2615      2563      2651      2694      2669      2595      2677      2725      2175      2350
dram[23]:       2042      2043      2593      2611      2309      2234      2455      2471      2578      2505      2530      2553      2584      2560      2135      2137
dram[24]:       2086      2083      2602      2638      2282      2302      2507      2518      2606      2544      2543      2607      2550      2567      2165      2243
dram[25]:       2132      2092      2644      2583      2272      2319      2547      2485      2550      2600      2651      2604      2566      2606      2199      2216
dram[26]:       2123      2195      2803      2877      2504      2436      2629      2770      2750      2665      2749      2867      2835      2662      2273      2258
dram[27]:       2099      2171      2737      2780      2386      2405      2620      2653      2663      2644      2706      2674      2679      2660      2275      2202
dram[28]:       2055      2011      2723      2747      2394      2425      2650      2668      2650      2677      2738      2732      2689      2683      2138      2218
dram[29]:       2081      2118      2611      2654      2348      2340      2530      2576      2572      2586      2640      2667      2624      2585      2236      2197
dram[30]:       2063      2010      2615      2705      2360      2319      2544      2591      2656      2605      2576      2668      2654      2567      2115      2273
dram[31]:       1978      2022      2581      2530      2256      2250      2481      2441      2516      2523      2569      2548      2519      2549      2133      2042
maximum mf latency per bank:
dram[0]:       1928      1665      1515      1879      2094      1822      1606      1892      2122      1884      1503      1886      2138      1846      1500      1859
dram[1]:       1696      1692      1459      1571      1847      1854      1517      1623      1893      1859      1627      1682      1869      1883      1611      1655
dram[2]:       1903      1732      1789      1841      1926      1820      1781      1875      1954      1819      1782      1909      1991      1838      1741      1873
dram[3]:       1819      2283      2187      1799      1896      2274      2299      1852      1923      2323      2296      1799      1932      2329      2227      1774
dram[4]:       1765      1952      1739      1571      1824      2025      1711      1675      1960      2121      1714      1666      1894      2049      1728      1670
dram[5]:       1811      1745      1618      1678      1875      1886      1731      1595      2031      1934      1725      1628      1967      1886      1708      1699
dram[6]:       1806      1820      1382      1522      1858      1903      1487      1509      1955      1940      1397      1499      1939      1887      1415      1404
dram[7]:       1825      1802      1429      1447      1960      1857      1469      1614      2134      2017      1540      1543      2094      1957      1453      1571
dram[8]:       1937      1728      1646      1927      2092      1837      1696      1913      2146      1890      1656      1937      2159      1882      1640      1849
dram[9]:       1770      1677      1569      1565      1823      1872      1755      1782      1886      1869      1703      1788      1863      1900      1711      1747
dram[10]:       1843      2200      2268      1807      1895      2310      2220      1828      1913      2319      2252      1899      1926      2329      2182      1828
dram[11]:       2195      2333      2212      2213      2270      2326      2352      2255      2300      2376      2375      2184      2306      2363      2254      2166
dram[12]:       1906      1840      1724      1572      2011      1935      1724      1721      2092      2017      1760      1738      2011      1953      1757      1715
dram[13]:       1810      1750      1609      1672      1854      1921      1702      1596      1992      1931      1700      1634      1924      1879      1677      1699
dram[14]:       1811      1843      1428      1577      1846      1954      1463      1541      1962      1987      1554      1451      1969      1923      1440      1485
dram[15]:       1820      1875      1526      1538      1874      1949      1655      1550      2019      2078      1618      1574      1980      2038      1597      1474
dram[16]:       1757      1770      1722      1628      1862      1857      1803      1701      1899      1905      1748      1702      1887      1889      1741      1636
dram[17]:       1659      1695      1528      1510      1842      1871      1652      1613      1884      1867      1604      1622      1900      1862      1563      1561
dram[18]:       1800      1801      1849      1643      1788      1890      1870      1749      1815      1897      1866      1753      1837      1912      1778      1702
dram[19]:       2230      1992      1923      2160      2306      1978      2009      2280      2313      2036      2006      2145      2327      2046      1935      2119
dram[20]:       1791      1831      1642      1648      1889      1963      1709      1722      1947      2052      1712      1710      1895      2024      1696      1658
dram[21]:       1837      1756      1633      1635      1900      1920      1741      1650      2015      1938      1730      1654      1965      1873      1697      1662
dram[22]:       1853      1843      1426      1399      1912      1932      1534      1433      1967      2011      1551      1436      1968      1940      1590      1432
dram[23]:       1829      1897      1504      1424      1915      2002      1487      1438      2077      2092      1387      1453      2060      2061      1591      1542
dram[24]:       1691      1658      1562      1534      1877      1826      1608      1589      1896      1884      1548      1595      1905      1839      1469      1556
dram[25]:       1675      1684      1429      1464      1844      1860      1567      1654      1881      1864      1610      1683      1871      1871      1535      1616
dram[26]:       1809      1731      1791      1659      1792      1822      1797      1759      1822      1834      1799      1756      1838      1848      1724      2027
dram[27]:       2205      2277      2150      2157      2306      2282      2310      2280      2311      2325      2315      2163      2324      2331      2219      2132
dram[28]:       1917      1829      1662      1540      2024      1959      1695      1739      2116      2039      1717      1743      2047      2007      1681      1677
dram[29]:       1818      1763      1492      1594      1894      1842      1568      1550      1956      1917      1565      1614      1906      1879      1545      1576
dram[30]:       1848      1840      1417      1485      1928      1863      1502      1506      1976      1934      1468      1453      1964      1873      1404      1460
dram[31]:       1801      1799      1456      1500      1853      1806      1499      1481      1994      1923      1442      1468      1954      1862      1445      1438
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144275 n_nop=121446 n_act=3966 n_pre=3950 n_ref_event=0 n_req=13778 n_rd=12544 n_rd_L2_A=0 n_write=0 n_wr_bk=4936 bw_util=0.1212
n_activity=58722 dram_eff=0.2977
bk0: 896a 134060i bk1: 896a 134469i bk2: 704a 135439i bk3: 704a 135529i bk4: 768a 133824i bk5: 768a 133642i bk6: 768a 134245i bk7: 768a 134068i bk8: 768a 134698i bk9: 768a 134416i bk10: 768a 134924i bk11: 768a 134271i bk12: 768a 134966i bk13: 768a 134477i bk14: 832a 134496i bk15: 832a 134019i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.712150
Row_Buffer_Locality_read = 0.751515
Row_Buffer_Locality_write = 0.311994
Bank_Level_Parallism = 3.318714
Bank_Level_Parallism_Col = 2.486437
Bank_Level_Parallism_Ready = 1.468249
write_to_read_ratio_blp_rw_average = 0.271281
GrpLevelPara = 1.849720 

BW Util details:
bwutil = 0.121158 
total_CMD = 144275 
util_bw = 17480 
Wasted_Col = 26068 
Wasted_Row = 7868 
Idle = 92859 

BW Util Bottlenecks: 
RCDc_limit = 24859 
RCDWRc_limit = 4496 
WTRc_limit = 5089 
RTWc_limit = 12724 
CCDLc_limit = 11443 
rwq = 0 
CCDLc_limit_alone = 10157 
WTRc_limit_alone = 4589 
RTWc_limit_alone = 11938 

Commands details: 
total_CMD = 144275 
n_nop = 121446 
Read = 12544 
Write = 0 
L2_Alloc = 0 
L2_WB = 4936 
n_act = 3966 
n_pre = 3950 
n_ref = 0 
n_req = 13778 
total_req = 17480 

Dual Bus Interface Util: 
issued_total_row = 7916 
issued_total_col = 17480 
Row_Bus_Util =  0.054867 
CoL_Bus_Util = 0.121158 
Either_Row_CoL_Bus_Util = 0.158233 
Issued_on_Two_Bus_Simul_Util = 0.017792 
issued_two_Eff = 0.112445 
queue_avg = 2.704869 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=2.70487
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144275 n_nop=121494 n_act=3944 n_pre=3928 n_ref_event=0 n_req=13774 n_rd=12544 n_rd_L2_A=0 n_write=0 n_wr_bk=4920 bw_util=0.121
n_activity=58888 dram_eff=0.2966
bk0: 896a 133552i bk1: 896a 133650i bk2: 704a 136182i bk3: 704a 136080i bk4: 768a 134575i bk5: 768a 133807i bk6: 768a 134481i bk7: 768a 134388i bk8: 768a 134821i bk9: 768a 134749i bk10: 768a 134711i bk11: 768a 134669i bk12: 768a 134261i bk13: 768a 133955i bk14: 832a 134342i bk15: 832a 134411i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.713663
Row_Buffer_Locality_read = 0.751594
Row_Buffer_Locality_write = 0.326829
Bank_Level_Parallism = 3.272657
Bank_Level_Parallism_Col = 2.451894
Bank_Level_Parallism_Ready = 1.441365
write_to_read_ratio_blp_rw_average = 0.265485
GrpLevelPara = 1.834777 

BW Util details:
bwutil = 0.121047 
total_CMD = 144275 
util_bw = 17464 
Wasted_Col = 26131 
Wasted_Row = 8210 
Idle = 92470 

BW Util Bottlenecks: 
RCDc_limit = 24810 
RCDWRc_limit = 4515 
WTRc_limit = 5060 
RTWc_limit = 12181 
CCDLc_limit = 11272 
rwq = 0 
CCDLc_limit_alone = 9999 
WTRc_limit_alone = 4593 
RTWc_limit_alone = 11375 

Commands details: 
total_CMD = 144275 
n_nop = 121494 
Read = 12544 
Write = 0 
L2_Alloc = 0 
L2_WB = 4920 
n_act = 3944 
n_pre = 3928 
n_ref = 0 
n_req = 13774 
total_req = 17464 

Dual Bus Interface Util: 
issued_total_row = 7872 
issued_total_col = 17464 
Row_Bus_Util =  0.054562 
CoL_Bus_Util = 0.121047 
Either_Row_CoL_Bus_Util = 0.157900 
Issued_on_Two_Bus_Simul_Util = 0.017709 
issued_two_Eff = 0.112155 
queue_avg = 2.731083 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=2.73108
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144275 n_nop=121484 n_act=3942 n_pre=3926 n_ref_event=0 n_req=13771 n_rd=12544 n_rd_L2_A=0 n_write=0 n_wr_bk=4908 bw_util=0.121
n_activity=58436 dram_eff=0.2987
bk0: 896a 134143i bk1: 896a 134316i bk2: 704a 135921i bk3: 704a 136069i bk4: 768a 134064i bk5: 768a 134085i bk6: 768a 133926i bk7: 768a 133737i bk8: 768a 134570i bk9: 768a 134812i bk10: 768a 134015i bk11: 768a 134481i bk12: 768a 134497i bk13: 768a 134509i bk14: 832a 134699i bk15: 832a 133405i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.713746
Row_Buffer_Locality_read = 0.751594
Row_Buffer_Locality_write = 0.326813
Bank_Level_Parallism = 3.313020
Bank_Level_Parallism_Col = 2.489723
Bank_Level_Parallism_Ready = 1.440122
write_to_read_ratio_blp_rw_average = 0.270569
GrpLevelPara = 1.869960 

BW Util details:
bwutil = 0.120963 
total_CMD = 144275 
util_bw = 17452 
Wasted_Col = 26304 
Wasted_Row = 7835 
Idle = 92684 

BW Util Bottlenecks: 
RCDc_limit = 25096 
RCDWRc_limit = 4391 
WTRc_limit = 4509 
RTWc_limit = 14541 
CCDLc_limit = 11325 
rwq = 0 
CCDLc_limit_alone = 9903 
WTRc_limit_alone = 4129 
RTWc_limit_alone = 13499 

Commands details: 
total_CMD = 144275 
n_nop = 121484 
Read = 12544 
Write = 0 
L2_Alloc = 0 
L2_WB = 4908 
n_act = 3942 
n_pre = 3926 
n_ref = 0 
n_req = 13771 
total_req = 17452 

Dual Bus Interface Util: 
issued_total_row = 7868 
issued_total_col = 17452 
Row_Bus_Util =  0.054535 
CoL_Bus_Util = 0.120963 
Either_Row_CoL_Bus_Util = 0.157969 
Issued_on_Two_Bus_Simul_Util = 0.017529 
issued_two_Eff = 0.110965 
queue_avg = 2.804817 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.80482
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144275 n_nop=121478 n_act=3943 n_pre=3927 n_ref_event=0 n_req=13776 n_rd=12548 n_rd_L2_A=0 n_write=0 n_wr_bk=4912 bw_util=0.121
n_activity=59712 dram_eff=0.2924
bk0: 896a 134125i bk1: 896a 134148i bk2: 704a 135642i bk3: 704a 135190i bk4: 768a 133231i bk5: 768a 133993i bk6: 768a 133652i bk7: 768a 133918i bk8: 768a 133563i bk9: 768a 134267i bk10: 768a 134528i bk11: 768a 134351i bk12: 768a 134805i bk13: 768a 134690i bk14: 836a 134098i bk15: 832a 133948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.713778
Row_Buffer_Locality_read = 0.751594
Row_Buffer_Locality_write = 0.327362
Bank_Level_Parallism = 3.321126
Bank_Level_Parallism_Col = 2.531855
Bank_Level_Parallism_Ready = 1.477377
write_to_read_ratio_blp_rw_average = 0.273527
GrpLevelPara = 1.858447 

BW Util details:
bwutil = 0.121019 
total_CMD = 144275 
util_bw = 17460 
Wasted_Col = 26581 
Wasted_Row = 8359 
Idle = 91875 

BW Util Bottlenecks: 
RCDc_limit = 25115 
RCDWRc_limit = 4294 
WTRc_limit = 4750 
RTWc_limit = 14683 
CCDLc_limit = 11486 
rwq = 0 
CCDLc_limit_alone = 10098 
WTRc_limit_alone = 4327 
RTWc_limit_alone = 13718 

Commands details: 
total_CMD = 144275 
n_nop = 121478 
Read = 12548 
Write = 0 
L2_Alloc = 0 
L2_WB = 4912 
n_act = 3943 
n_pre = 3927 
n_ref = 0 
n_req = 13776 
total_req = 17460 

Dual Bus Interface Util: 
issued_total_row = 7870 
issued_total_col = 17460 
Row_Bus_Util =  0.054549 
CoL_Bus_Util = 0.121019 
Either_Row_CoL_Bus_Util = 0.158011 
Issued_on_Two_Bus_Simul_Util = 0.017557 
issued_two_Eff = 0.111111 
queue_avg = 2.889586 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=2.88959
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144275 n_nop=121518 n_act=3978 n_pre=3962 n_ref_event=0 n_req=13778 n_rd=12544 n_rd_L2_A=0 n_write=0 n_wr_bk=4936 bw_util=0.1212
n_activity=58352 dram_eff=0.2996
bk0: 896a 133562i bk1: 896a 134113i bk2: 704a 136164i bk3: 704a 136475i bk4: 768a 134130i bk5: 768a 134024i bk6: 768a 134234i bk7: 768a 134281i bk8: 768a 134852i bk9: 768a 134084i bk10: 768a 134536i bk11: 768a 134861i bk12: 768a 134692i bk13: 768a 134294i bk14: 832a 133978i bk15: 832a 133932i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.711279
Row_Buffer_Locality_read = 0.751834
Row_Buffer_Locality_write = 0.299028
Bank_Level_Parallism = 3.274938
Bank_Level_Parallism_Col = 2.443765
Bank_Level_Parallism_Ready = 1.404405
write_to_read_ratio_blp_rw_average = 0.282082
GrpLevelPara = 1.840832 

BW Util details:
bwutil = 0.121158 
total_CMD = 144275 
util_bw = 17480 
Wasted_Col = 26716 
Wasted_Row = 7703 
Idle = 92376 

BW Util Bottlenecks: 
RCDc_limit = 24931 
RCDWRc_limit = 4701 
WTRc_limit = 4805 
RTWc_limit = 14566 
CCDLc_limit = 11765 
rwq = 0 
CCDLc_limit_alone = 10337 
WTRc_limit_alone = 4324 
RTWc_limit_alone = 13619 

Commands details: 
total_CMD = 144275 
n_nop = 121518 
Read = 12544 
Write = 0 
L2_Alloc = 0 
L2_WB = 4936 
n_act = 3978 
n_pre = 3962 
n_ref = 0 
n_req = 13778 
total_req = 17480 

Dual Bus Interface Util: 
issued_total_row = 7940 
issued_total_col = 17480 
Row_Bus_Util =  0.055034 
CoL_Bus_Util = 0.121158 
Either_Row_CoL_Bus_Util = 0.157734 
Issued_on_Two_Bus_Simul_Util = 0.018458 
issued_two_Eff = 0.117019 
queue_avg = 2.631433 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=2.63143
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144275 n_nop=121450 n_act=3957 n_pre=3941 n_ref_event=0 n_req=13776 n_rd=12544 n_rd_L2_A=0 n_write=0 n_wr_bk=4928 bw_util=0.1211
n_activity=59513 dram_eff=0.2936
bk0: 896a 133766i bk1: 896a 134002i bk2: 704a 135706i bk3: 704a 136199i bk4: 768a 134032i bk5: 768a 134034i bk6: 768a 134293i bk7: 768a 134228i bk8: 768a 134281i bk9: 768a 134420i bk10: 768a 134590i bk11: 768a 134634i bk12: 768a 133869i bk13: 768a 134732i bk14: 832a 133890i bk15: 832a 133725i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.712761
Row_Buffer_Locality_read = 0.751674
Row_Buffer_Locality_write = 0.316558
Bank_Level_Parallism = 3.266616
Bank_Level_Parallism_Col = 2.480501
Bank_Level_Parallism_Ready = 1.461310
write_to_read_ratio_blp_rw_average = 0.275054
GrpLevelPara = 1.837655 

BW Util details:
bwutil = 0.121102 
total_CMD = 144275 
util_bw = 17472 
Wasted_Col = 26696 
Wasted_Row = 8417 
Idle = 91690 

BW Util Bottlenecks: 
RCDc_limit = 25059 
RCDWRc_limit = 4646 
WTRc_limit = 5276 
RTWc_limit = 13835 
CCDLc_limit = 11531 
rwq = 0 
CCDLc_limit_alone = 10062 
WTRc_limit_alone = 4782 
RTWc_limit_alone = 12860 

Commands details: 
total_CMD = 144275 
n_nop = 121450 
Read = 12544 
Write = 0 
L2_Alloc = 0 
L2_WB = 4928 
n_act = 3957 
n_pre = 3941 
n_ref = 0 
n_req = 13776 
total_req = 17472 

Dual Bus Interface Util: 
issued_total_row = 7898 
issued_total_col = 17472 
Row_Bus_Util =  0.054743 
CoL_Bus_Util = 0.121102 
Either_Row_CoL_Bus_Util = 0.158205 
Issued_on_Two_Bus_Simul_Util = 0.017640 
issued_two_Eff = 0.111501 
queue_avg = 2.781708 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.78171
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144275 n_nop=121483 n_act=3955 n_pre=3939 n_ref_event=0 n_req=13771 n_rd=12544 n_rd_L2_A=0 n_write=0 n_wr_bk=4906 bw_util=0.1209
n_activity=59182 dram_eff=0.2949
bk0: 896a 133699i bk1: 896a 134231i bk2: 704a 136255i bk3: 704a 136010i bk4: 768a 134494i bk5: 768a 134186i bk6: 768a 134592i bk7: 768a 134212i bk8: 768a 134235i bk9: 768a 134953i bk10: 768a 134399i bk11: 768a 134517i bk12: 768a 134575i bk13: 768a 133920i bk14: 832a 133760i bk15: 832a 133752i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.712802
Row_Buffer_Locality_read = 0.751834
Row_Buffer_Locality_write = 0.313773
Bank_Level_Parallism = 3.289507
Bank_Level_Parallism_Col = 2.487243
Bank_Level_Parallism_Ready = 1.459255
write_to_read_ratio_blp_rw_average = 0.270243
GrpLevelPara = 1.856604 

BW Util details:
bwutil = 0.120950 
total_CMD = 144275 
util_bw = 17450 
Wasted_Col = 26045 
Wasted_Row = 8300 
Idle = 92480 

BW Util Bottlenecks: 
RCDc_limit = 24853 
RCDWRc_limit = 4398 
WTRc_limit = 5257 
RTWc_limit = 12780 
CCDLc_limit = 11392 
rwq = 0 
CCDLc_limit_alone = 10078 
WTRc_limit_alone = 4737 
RTWc_limit_alone = 11986 

Commands details: 
total_CMD = 144275 
n_nop = 121483 
Read = 12544 
Write = 0 
L2_Alloc = 0 
L2_WB = 4906 
n_act = 3955 
n_pre = 3939 
n_ref = 0 
n_req = 13771 
total_req = 17450 

Dual Bus Interface Util: 
issued_total_row = 7894 
issued_total_col = 17450 
Row_Bus_Util =  0.054715 
CoL_Bus_Util = 0.120950 
Either_Row_CoL_Bus_Util = 0.157976 
Issued_on_Two_Bus_Simul_Util = 0.017688 
issued_two_Eff = 0.111969 
queue_avg = 2.700170 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=2.70017
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 192173 -   mf: uid=5865854, sid4294967295:w4294967295, part=7, addr=0xc0eb4800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (192073), 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144275 n_nop=121490 n_act=3961 n_pre=3945 n_ref_event=0 n_req=13773 n_rd=12544 n_rd_L2_A=0 n_write=0 n_wr_bk=4916 bw_util=0.121
n_activity=58942 dram_eff=0.2962
bk0: 896a 133688i bk1: 896a 134048i bk2: 704a 135674i bk3: 704a 135926i bk4: 768a 133996i bk5: 768a 134076i bk6: 768a 134508i bk7: 768a 134181i bk8: 768a 134076i bk9: 768a 135081i bk10: 768a 134198i bk11: 768a 134615i bk12: 768a 134437i bk13: 768a 134528i bk14: 832a 133922i bk15: 832a 133807i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.712408
Row_Buffer_Locality_read = 0.751754
Row_Buffer_Locality_write = 0.310822
Bank_Level_Parallism = 3.311669
Bank_Level_Parallism_Col = 2.497272
Bank_Level_Parallism_Ready = 1.466552
write_to_read_ratio_blp_rw_average = 0.271697
GrpLevelPara = 1.850153 

BW Util details:
bwutil = 0.121019 
total_CMD = 144275 
util_bw = 17460 
Wasted_Col = 26077 
Wasted_Row = 8223 
Idle = 92515 

BW Util Bottlenecks: 
RCDc_limit = 24742 
RCDWRc_limit = 4532 
WTRc_limit = 4915 
RTWc_limit = 13424 
CCDLc_limit = 11454 
rwq = 0 
CCDLc_limit_alone = 10114 
WTRc_limit_alone = 4408 
RTWc_limit_alone = 12591 

Commands details: 
total_CMD = 144275 
n_nop = 121490 
Read = 12544 
Write = 0 
L2_Alloc = 0 
L2_WB = 4916 
n_act = 3961 
n_pre = 3945 
n_ref = 0 
n_req = 13773 
total_req = 17460 

Dual Bus Interface Util: 
issued_total_row = 7906 
issued_total_col = 17460 
Row_Bus_Util =  0.054798 
CoL_Bus_Util = 0.121019 
Either_Row_CoL_Bus_Util = 0.157928 
Issued_on_Two_Bus_Simul_Util = 0.017889 
issued_two_Eff = 0.113276 
queue_avg = 2.781376 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=2.78138
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144275 n_nop=121495 n_act=3949 n_pre=3933 n_ref_event=0 n_req=13773 n_rd=12544 n_rd_L2_A=0 n_write=0 n_wr_bk=4916 bw_util=0.121
n_activity=58893 dram_eff=0.2965
bk0: 896a 134144i bk1: 896a 133557i bk2: 704a 135725i bk3: 704a 135745i bk4: 768a 134691i bk5: 768a 134444i bk6: 768a 134255i bk7: 768a 134025i bk8: 768a 135215i bk9: 768a 134393i bk10: 768a 134813i bk11: 768a 134359i bk12: 768a 134423i bk13: 768a 134662i bk14: 832a 133832i bk15: 832a 133642i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.713280
Row_Buffer_Locality_read = 0.751515
Row_Buffer_Locality_write = 0.323027
Bank_Level_Parallism = 3.295293
Bank_Level_Parallism_Col = 2.466882
Bank_Level_Parallism_Ready = 1.420389
write_to_read_ratio_blp_rw_average = 0.276825
GrpLevelPara = 1.841708 

BW Util details:
bwutil = 0.121019 
total_CMD = 144275 
util_bw = 17460 
Wasted_Col = 26387 
Wasted_Row = 7817 
Idle = 92611 

BW Util Bottlenecks: 
RCDc_limit = 24766 
RCDWRc_limit = 4479 
WTRc_limit = 4639 
RTWc_limit = 13990 
CCDLc_limit = 11528 
rwq = 0 
CCDLc_limit_alone = 10280 
WTRc_limit_alone = 4280 
RTWc_limit_alone = 13101 

Commands details: 
total_CMD = 144275 
n_nop = 121495 
Read = 12544 
Write = 0 
L2_Alloc = 0 
L2_WB = 4916 
n_act = 3949 
n_pre = 3933 
n_ref = 0 
n_req = 13773 
total_req = 17460 

Dual Bus Interface Util: 
issued_total_row = 7882 
issued_total_col = 17460 
Row_Bus_Util =  0.054632 
CoL_Bus_Util = 0.121019 
Either_Row_CoL_Bus_Util = 0.157893 
Issued_on_Two_Bus_Simul_Util = 0.017758 
issued_two_Eff = 0.112467 
queue_avg = 2.742866 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=2.74287
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144275 n_nop=121472 n_act=3952 n_pre=3936 n_ref_event=0 n_req=13777 n_rd=12544 n_rd_L2_A=0 n_write=0 n_wr_bk=4932 bw_util=0.1211
n_activity=58623 dram_eff=0.2981
bk0: 896a 133625i bk1: 896a 134269i bk2: 704a 136078i bk3: 704a 135913i bk4: 768a 134472i bk5: 768a 134485i bk6: 768a 134046i bk7: 768a 134150i bk8: 768a 134590i bk9: 768a 134005i bk10: 768a 134294i bk11: 768a 134644i bk12: 768a 134373i bk13: 768a 134352i bk14: 832a 133622i bk15: 832a 134213i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.713145
Row_Buffer_Locality_read = 0.751594
Row_Buffer_Locality_write = 0.321979
Bank_Level_Parallism = 3.314010
Bank_Level_Parallism_Col = 2.501605
Bank_Level_Parallism_Ready = 1.460689
write_to_read_ratio_blp_rw_average = 0.273654
GrpLevelPara = 1.836132 

BW Util details:
bwutil = 0.121130 
total_CMD = 144275 
util_bw = 17476 
Wasted_Col = 26062 
Wasted_Row = 8075 
Idle = 92662 

BW Util Bottlenecks: 
RCDc_limit = 24793 
RCDWRc_limit = 4535 
WTRc_limit = 4938 
RTWc_limit = 14042 
CCDLc_limit = 11572 
rwq = 0 
CCDLc_limit_alone = 10262 
WTRc_limit_alone = 4492 
RTWc_limit_alone = 13178 

Commands details: 
total_CMD = 144275 
n_nop = 121472 
Read = 12544 
Write = 0 
L2_Alloc = 0 
L2_WB = 4932 
n_act = 3952 
n_pre = 3936 
n_ref = 0 
n_req = 13777 
total_req = 17476 

Dual Bus Interface Util: 
issued_total_row = 7888 
issued_total_col = 17476 
Row_Bus_Util =  0.054673 
CoL_Bus_Util = 0.121130 
Either_Row_CoL_Bus_Util = 0.158052 
Issued_on_Two_Bus_Simul_Util = 0.017751 
issued_two_Eff = 0.112310 
queue_avg = 2.772650 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=2.77265
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 192141 -   mf: uid=5865853, sid4294967295:w4294967295, part=10, addr=0xc11cc400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (192041), 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144275 n_nop=121387 n_act=3964 n_pre=3948 n_ref_event=0 n_req=13783 n_rd=12544 n_rd_L2_A=0 n_write=0 n_wr_bk=4956 bw_util=0.1213
n_activity=59020 dram_eff=0.2965
bk0: 896a 133895i bk1: 896a 134308i bk2: 704a 135227i bk3: 704a 135869i bk4: 768a 134305i bk5: 768a 134184i bk6: 768a 134025i bk7: 768a 134335i bk8: 768a 134424i bk9: 768a 134340i bk10: 768a 134436i bk11: 768a 134550i bk12: 768a 133697i bk13: 768a 134490i bk14: 832a 134421i bk15: 832a 134523i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.712399
Row_Buffer_Locality_read = 0.751594
Row_Buffer_Locality_write = 0.315577
Bank_Level_Parallism = 3.280823
Bank_Level_Parallism_Col = 2.471010
Bank_Level_Parallism_Ready = 1.449029
write_to_read_ratio_blp_rw_average = 0.270128
GrpLevelPara = 1.844168 

BW Util details:
bwutil = 0.121296 
total_CMD = 144275 
util_bw = 17500 
Wasted_Col = 26594 
Wasted_Row = 8074 
Idle = 92107 

BW Util Bottlenecks: 
RCDc_limit = 25135 
RCDWRc_limit = 4697 
WTRc_limit = 5001 
RTWc_limit = 13949 
CCDLc_limit = 11447 
rwq = 0 
CCDLc_limit_alone = 9986 
WTRc_limit_alone = 4490 
RTWc_limit_alone = 12999 

Commands details: 
total_CMD = 144275 
n_nop = 121387 
Read = 12544 
Write = 0 
L2_Alloc = 0 
L2_WB = 4956 
n_act = 3964 
n_pre = 3948 
n_ref = 0 
n_req = 13783 
total_req = 17500 

Dual Bus Interface Util: 
issued_total_row = 7912 
issued_total_col = 17500 
Row_Bus_Util =  0.054840 
CoL_Bus_Util = 0.121296 
Either_Row_CoL_Bus_Util = 0.158641 
Issued_on_Two_Bus_Simul_Util = 0.017494 
issued_two_Eff = 0.110276 
queue_avg = 2.696808 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=2.69681
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144275 n_nop=121475 n_act=3930 n_pre=3914 n_ref_event=0 n_req=13779 n_rd=12544 n_rd_L2_A=0 n_write=0 n_wr_bk=4940 bw_util=0.1212
n_activity=59714 dram_eff=0.2928
bk0: 896a 134233i bk1: 896a 134467i bk2: 704a 135702i bk3: 704a 135350i bk4: 768a 134030i bk5: 768a 134119i bk6: 768a 134023i bk7: 768a 134285i bk8: 768a 134395i bk9: 768a 134480i bk10: 768a 134149i bk11: 768a 134284i bk12: 768a 134462i bk13: 768a 134720i bk14: 832a 134218i bk15: 832a 134289i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714783
Row_Buffer_Locality_read = 0.751594
Row_Buffer_Locality_write = 0.340891
Bank_Level_Parallism = 3.264152
Bank_Level_Parallism_Col = 2.476703
Bank_Level_Parallism_Ready = 1.442462
write_to_read_ratio_blp_rw_average = 0.272626
GrpLevelPara = 1.841547 

BW Util details:
bwutil = 0.121185 
total_CMD = 144275 
util_bw = 17484 
Wasted_Col = 26502 
Wasted_Row = 8393 
Idle = 91896 

BW Util Bottlenecks: 
RCDc_limit = 25021 
RCDWRc_limit = 4475 
WTRc_limit = 4892 
RTWc_limit = 13534 
CCDLc_limit = 11686 
rwq = 0 
CCDLc_limit_alone = 10300 
WTRc_limit_alone = 4412 
RTWc_limit_alone = 12628 

Commands details: 
total_CMD = 144275 
n_nop = 121475 
Read = 12544 
Write = 0 
L2_Alloc = 0 
L2_WB = 4940 
n_act = 3930 
n_pre = 3914 
n_ref = 0 
n_req = 13779 
total_req = 17484 

Dual Bus Interface Util: 
issued_total_row = 7844 
issued_total_col = 17484 
Row_Bus_Util =  0.054368 
CoL_Bus_Util = 0.121185 
Either_Row_CoL_Bus_Util = 0.158032 
Issued_on_Two_Bus_Simul_Util = 0.017522 
issued_two_Eff = 0.110877 
queue_avg = 2.718815 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=2.71881
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144275 n_nop=121486 n_act=3936 n_pre=3920 n_ref_event=0 n_req=13780 n_rd=12544 n_rd_L2_A=0 n_write=0 n_wr_bk=4944 bw_util=0.1212
n_activity=58239 dram_eff=0.3003
bk0: 896a 134351i bk1: 896a 134012i bk2: 704a 135856i bk3: 704a 136144i bk4: 768a 133925i bk5: 768a 134672i bk6: 768a 133889i bk7: 768a 134186i bk8: 768a 134572i bk9: 768a 133847i bk10: 768a 134623i bk11: 768a 134984i bk12: 768a 134408i bk13: 768a 134837i bk14: 832a 134314i bk15: 832a 134364i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714369
Row_Buffer_Locality_read = 0.751834
Row_Buffer_Locality_write = 0.334142
Bank_Level_Parallism = 3.292584
Bank_Level_Parallism_Col = 2.467008
Bank_Level_Parallism_Ready = 1.455112
write_to_read_ratio_blp_rw_average = 0.265294
GrpLevelPara = 1.854724 

BW Util details:
bwutil = 0.121213 
total_CMD = 144275 
util_bw = 17488 
Wasted_Col = 26097 
Wasted_Row = 7802 
Idle = 92888 

BW Util Bottlenecks: 
RCDc_limit = 25006 
RCDWRc_limit = 4453 
WTRc_limit = 5026 
RTWc_limit = 13323 
CCDLc_limit = 11298 
rwq = 0 
CCDLc_limit_alone = 10009 
WTRc_limit_alone = 4535 
RTWc_limit_alone = 12525 

Commands details: 
total_CMD = 144275 
n_nop = 121486 
Read = 12544 
Write = 0 
L2_Alloc = 0 
L2_WB = 4944 
n_act = 3936 
n_pre = 3920 
n_ref = 0 
n_req = 13780 
total_req = 17488 

Dual Bus Interface Util: 
issued_total_row = 7856 
issued_total_col = 17488 
Row_Bus_Util =  0.054452 
CoL_Bus_Util = 0.121213 
Either_Row_CoL_Bus_Util = 0.157955 
Issued_on_Two_Bus_Simul_Util = 0.017709 
issued_two_Eff = 0.112115 
queue_avg = 2.631461 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=2.63146
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144275 n_nop=121466 n_act=3933 n_pre=3917 n_ref_event=0 n_req=13785 n_rd=12544 n_rd_L2_A=0 n_write=0 n_wr_bk=4964 bw_util=0.1214
n_activity=59016 dram_eff=0.2967
bk0: 896a 134037i bk1: 896a 133816i bk2: 704a 135277i bk3: 704a 135159i bk4: 768a 134235i bk5: 768a 134579i bk6: 768a 133673i bk7: 768a 133785i bk8: 768a 135194i bk9: 768a 133714i bk10: 768a 134765i bk11: 768a 134649i bk12: 768a 134708i bk13: 768a 134311i bk14: 832a 134247i bk15: 832a 133733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714690
Row_Buffer_Locality_read = 0.751674
Row_Buffer_Locality_write = 0.340854
Bank_Level_Parallism = 3.309891
Bank_Level_Parallism_Col = 2.525501
Bank_Level_Parallism_Ready = 1.500400
write_to_read_ratio_blp_rw_average = 0.270107
GrpLevelPara = 1.851384 

BW Util details:
bwutil = 0.121352 
total_CMD = 144275 
util_bw = 17508 
Wasted_Col = 26219 
Wasted_Row = 8330 
Idle = 92218 

BW Util Bottlenecks: 
RCDc_limit = 24913 
RCDWRc_limit = 4363 
WTRc_limit = 4798 
RTWc_limit = 13814 
CCDLc_limit = 11290 
rwq = 0 
CCDLc_limit_alone = 9959 
WTRc_limit_alone = 4303 
RTWc_limit_alone = 12978 

Commands details: 
total_CMD = 144275 
n_nop = 121466 
Read = 12544 
Write = 0 
L2_Alloc = 0 
L2_WB = 4964 
n_act = 3933 
n_pre = 3917 
n_ref = 0 
n_req = 13785 
total_req = 17508 

Dual Bus Interface Util: 
issued_total_row = 7850 
issued_total_col = 17508 
Row_Bus_Util =  0.054410 
CoL_Bus_Util = 0.121352 
Either_Row_CoL_Bus_Util = 0.158094 
Issued_on_Two_Bus_Simul_Util = 0.017668 
issued_two_Eff = 0.111754 
queue_avg = 2.811041 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=2.81104
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144275 n_nop=121367 n_act=3966 n_pre=3950 n_ref_event=0 n_req=13787 n_rd=12544 n_rd_L2_A=0 n_write=0 n_wr_bk=4972 bw_util=0.1214
n_activity=59190 dram_eff=0.2959
bk0: 896a 133536i bk1: 896a 134247i bk2: 704a 135500i bk3: 704a 135301i bk4: 768a 134294i bk5: 768a 134352i bk6: 768a 133659i bk7: 768a 134189i bk8: 768a 134801i bk9: 768a 134313i bk10: 768a 134603i bk11: 768a 134515i bk12: 768a 133585i bk13: 768a 133928i bk14: 832a 134666i bk15: 832a 133574i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.712338
Row_Buffer_Locality_read = 0.751834
Row_Buffer_Locality_write = 0.313757
Bank_Level_Parallism = 3.339777
Bank_Level_Parallism_Col = 2.525409
Bank_Level_Parallism_Ready = 1.466431
write_to_read_ratio_blp_rw_average = 0.284119
GrpLevelPara = 1.872675 

BW Util details:
bwutil = 0.121407 
total_CMD = 144275 
util_bw = 17516 
Wasted_Col = 26229 
Wasted_Row = 8092 
Idle = 92438 

BW Util Bottlenecks: 
RCDc_limit = 24984 
RCDWRc_limit = 4561 
WTRc_limit = 4437 
RTWc_limit = 14751 
CCDLc_limit = 11142 
rwq = 0 
CCDLc_limit_alone = 9784 
WTRc_limit_alone = 3981 
RTWc_limit_alone = 13849 

Commands details: 
total_CMD = 144275 
n_nop = 121367 
Read = 12544 
Write = 0 
L2_Alloc = 0 
L2_WB = 4972 
n_act = 3966 
n_pre = 3950 
n_ref = 0 
n_req = 13787 
total_req = 17516 

Dual Bus Interface Util: 
issued_total_row = 7916 
issued_total_col = 17516 
Row_Bus_Util =  0.054867 
CoL_Bus_Util = 0.121407 
Either_Row_CoL_Bus_Util = 0.158780 
Issued_on_Two_Bus_Simul_Util = 0.017494 
issued_two_Eff = 0.110180 
queue_avg = 2.670476 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=2.67048
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144275 n_nop=121445 n_act=3979 n_pre=3963 n_ref_event=0 n_req=13783 n_rd=12544 n_rd_L2_A=0 n_write=0 n_wr_bk=4956 bw_util=0.1213
n_activity=59407 dram_eff=0.2946
bk0: 896a 133980i bk1: 896a 133506i bk2: 704a 135731i bk3: 704a 135296i bk4: 768a 133724i bk5: 768a 133617i bk6: 768a 133976i bk7: 768a 134429i bk8: 768a 134521i bk9: 768a 134856i bk10: 768a 134532i bk11: 768a 134312i bk12: 768a 134377i bk13: 768a 134007i bk14: 832a 133958i bk15: 832a 134036i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.711311
Row_Buffer_Locality_read = 0.751594
Row_Buffer_Locality_write = 0.303471
Bank_Level_Parallism = 3.332340
Bank_Level_Parallism_Col = 2.530278
Bank_Level_Parallism_Ready = 1.490286
write_to_read_ratio_blp_rw_average = 0.271892
GrpLevelPara = 1.857932 

BW Util details:
bwutil = 0.121296 
total_CMD = 144275 
util_bw = 17500 
Wasted_Col = 26257 
Wasted_Row = 8256 
Idle = 92262 

BW Util Bottlenecks: 
RCDc_limit = 24895 
RCDWRc_limit = 4525 
WTRc_limit = 4930 
RTWc_limit = 13665 
CCDLc_limit = 11310 
rwq = 0 
CCDLc_limit_alone = 9982 
WTRc_limit_alone = 4486 
RTWc_limit_alone = 12781 

Commands details: 
total_CMD = 144275 
n_nop = 121445 
Read = 12544 
Write = 0 
L2_Alloc = 0 
L2_WB = 4956 
n_act = 3979 
n_pre = 3963 
n_ref = 0 
n_req = 13783 
total_req = 17500 

Dual Bus Interface Util: 
issued_total_row = 7942 
issued_total_col = 17500 
Row_Bus_Util =  0.055048 
CoL_Bus_Util = 0.121296 
Either_Row_CoL_Bus_Util = 0.158239 
Issued_on_Two_Bus_Simul_Util = 0.018104 
issued_two_Eff = 0.114411 
queue_avg = 2.829901 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=2.8299
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144275 n_nop=121472 n_act=3966 n_pre=3950 n_ref_event=0 n_req=13782 n_rd=12544 n_rd_L2_A=0 n_write=0 n_wr_bk=4952 bw_util=0.1213
n_activity=58892 dram_eff=0.2971
bk0: 896a 133582i bk1: 896a 134000i bk2: 704a 135425i bk3: 704a 135385i bk4: 768a 133471i bk5: 768a 133941i bk6: 768a 134366i bk7: 768a 133526i bk8: 768a 134759i bk9: 768a 134492i bk10: 768a 134283i bk11: 768a 134038i bk12: 768a 134470i bk13: 768a 134362i bk14: 832a 134190i bk15: 832a 134206i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.712233
Row_Buffer_Locality_read = 0.751515
Row_Buffer_Locality_write = 0.314216
Bank_Level_Parallism = 3.362098
Bank_Level_Parallism_Col = 2.551751
Bank_Level_Parallism_Ready = 1.490512
write_to_read_ratio_blp_rw_average = 0.281334
GrpLevelPara = 1.874184 

BW Util details:
bwutil = 0.121268 
total_CMD = 144275 
util_bw = 17496 
Wasted_Col = 26092 
Wasted_Row = 8072 
Idle = 92615 

BW Util Bottlenecks: 
RCDc_limit = 24774 
RCDWRc_limit = 4650 
WTRc_limit = 4437 
RTWc_limit = 14894 
CCDLc_limit = 11623 
rwq = 0 
CCDLc_limit_alone = 10219 
WTRc_limit_alone = 3988 
RTWc_limit_alone = 13939 

Commands details: 
total_CMD = 144275 
n_nop = 121472 
Read = 12544 
Write = 0 
L2_Alloc = 0 
L2_WB = 4952 
n_act = 3966 
n_pre = 3950 
n_ref = 0 
n_req = 13782 
total_req = 17496 

Dual Bus Interface Util: 
issued_total_row = 7916 
issued_total_col = 17496 
Row_Bus_Util =  0.054867 
CoL_Bus_Util = 0.121268 
Either_Row_CoL_Bus_Util = 0.158052 
Issued_on_Two_Bus_Simul_Util = 0.018084 
issued_two_Eff = 0.114415 
queue_avg = 2.780295 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=2.78029
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144275 n_nop=121508 n_act=3945 n_pre=3929 n_ref_event=0 n_req=13775 n_rd=12544 n_rd_L2_A=0 n_write=0 n_wr_bk=4924 bw_util=0.1211
n_activity=58904 dram_eff=0.2966
bk0: 896a 133893i bk1: 896a 134238i bk2: 704a 136280i bk3: 704a 135913i bk4: 768a 133504i bk5: 768a 134305i bk6: 768a 134022i bk7: 768a 134253i bk8: 768a 133792i bk9: 768a 134185i bk10: 768a 134678i bk11: 768a 134433i bk12: 768a 134294i bk13: 768a 134422i bk14: 832a 134229i bk15: 832a 134603i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.713612
Row_Buffer_Locality_read = 0.751594
Row_Buffer_Locality_write = 0.326564
Bank_Level_Parallism = 3.295163
Bank_Level_Parallism_Col = 2.496982
Bank_Level_Parallism_Ready = 1.456435
write_to_read_ratio_blp_rw_average = 0.271352
GrpLevelPara = 1.840616 

BW Util details:
bwutil = 0.121074 
total_CMD = 144275 
util_bw = 17468 
Wasted_Col = 26293 
Wasted_Row = 8173 
Idle = 92341 

BW Util Bottlenecks: 
RCDc_limit = 24870 
RCDWRc_limit = 4528 
WTRc_limit = 4759 
RTWc_limit = 14002 
CCDLc_limit = 11803 
rwq = 0 
CCDLc_limit_alone = 10399 
WTRc_limit_alone = 4301 
RTWc_limit_alone = 13056 

Commands details: 
total_CMD = 144275 
n_nop = 121508 
Read = 12544 
Write = 0 
L2_Alloc = 0 
L2_WB = 4924 
n_act = 3945 
n_pre = 3929 
n_ref = 0 
n_req = 13775 
total_req = 17468 

Dual Bus Interface Util: 
issued_total_row = 7874 
issued_total_col = 17468 
Row_Bus_Util =  0.054576 
CoL_Bus_Util = 0.121074 
Either_Row_CoL_Bus_Util = 0.157803 
Issued_on_Two_Bus_Simul_Util = 0.017848 
issued_two_Eff = 0.113102 
queue_avg = 2.815678 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.81568
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144275 n_nop=121479 n_act=3934 n_pre=3918 n_ref_event=0 n_req=13773 n_rd=12544 n_rd_L2_A=0 n_write=0 n_wr_bk=4916 bw_util=0.121
n_activity=58809 dram_eff=0.2969
bk0: 896a 134420i bk1: 896a 134737i bk2: 704a 134907i bk3: 704a 135791i bk4: 768a 134050i bk5: 768a 133966i bk6: 768a 134163i bk7: 768a 134659i bk8: 768a 133914i bk9: 768a 134224i bk10: 768a 134606i bk11: 768a 134942i bk12: 768a 134025i bk13: 768a 134546i bk14: 832a 134624i bk15: 832a 134909i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714369
Row_Buffer_Locality_read = 0.751594
Row_Buffer_Locality_write = 0.334418
Bank_Level_Parallism = 3.262454
Bank_Level_Parallism_Col = 2.457780
Bank_Level_Parallism_Ready = 1.427320
write_to_read_ratio_blp_rw_average = 0.279902
GrpLevelPara = 1.858262 

BW Util details:
bwutil = 0.121019 
total_CMD = 144275 
util_bw = 17460 
Wasted_Col = 26527 
Wasted_Row = 8026 
Idle = 92262 

BW Util Bottlenecks: 
RCDc_limit = 25065 
RCDWRc_limit = 4423 
WTRc_limit = 4517 
RTWc_limit = 14218 
CCDLc_limit = 11400 
rwq = 0 
CCDLc_limit_alone = 10082 
WTRc_limit_alone = 4156 
RTWc_limit_alone = 13261 

Commands details: 
total_CMD = 144275 
n_nop = 121479 
Read = 12544 
Write = 0 
L2_Alloc = 0 
L2_WB = 4916 
n_act = 3934 
n_pre = 3918 
n_ref = 0 
n_req = 13773 
total_req = 17460 

Dual Bus Interface Util: 
issued_total_row = 7852 
issued_total_col = 17460 
Row_Bus_Util =  0.054424 
CoL_Bus_Util = 0.121019 
Either_Row_CoL_Bus_Util = 0.158004 
Issued_on_Two_Bus_Simul_Util = 0.017439 
issued_two_Eff = 0.110370 
queue_avg = 2.672383 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=2.67238
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144275 n_nop=121475 n_act=3942 n_pre=3926 n_ref_event=0 n_req=13773 n_rd=12544 n_rd_L2_A=0 n_write=0 n_wr_bk=4916 bw_util=0.121
n_activity=59673 dram_eff=0.2926
bk0: 896a 134324i bk1: 896a 134262i bk2: 704a 135891i bk3: 704a 135888i bk4: 768a 133919i bk5: 768a 133963i bk6: 768a 133816i bk7: 768a 134613i bk8: 768a 133932i bk9: 768a 134422i bk10: 768a 134763i bk11: 768a 134828i bk12: 768a 134374i bk13: 768a 134045i bk14: 832a 133896i bk15: 832a 133423i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.713788
Row_Buffer_Locality_read = 0.751594
Row_Buffer_Locality_write = 0.327909
Bank_Level_Parallism = 3.269534
Bank_Level_Parallism_Col = 2.469702
Bank_Level_Parallism_Ready = 1.470103
write_to_read_ratio_blp_rw_average = 0.269512
GrpLevelPara = 1.823380 

BW Util details:
bwutil = 0.121019 
total_CMD = 144275 
util_bw = 17460 
Wasted_Col = 26755 
Wasted_Row = 8335 
Idle = 91725 

BW Util Bottlenecks: 
RCDc_limit = 25116 
RCDWRc_limit = 4500 
WTRc_limit = 5237 
RTWc_limit = 12961 
CCDLc_limit = 11554 
rwq = 0 
CCDLc_limit_alone = 10127 
WTRc_limit_alone = 4688 
RTWc_limit_alone = 12083 

Commands details: 
total_CMD = 144275 
n_nop = 121475 
Read = 12544 
Write = 0 
L2_Alloc = 0 
L2_WB = 4916 
n_act = 3942 
n_pre = 3926 
n_ref = 0 
n_req = 13773 
total_req = 17460 

Dual Bus Interface Util: 
issued_total_row = 7868 
issued_total_col = 17460 
Row_Bus_Util =  0.054535 
CoL_Bus_Util = 0.121019 
Either_Row_CoL_Bus_Util = 0.158032 
Issued_on_Two_Bus_Simul_Util = 0.017522 
issued_two_Eff = 0.110877 
queue_avg = 2.862111 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=2.86211
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144275 n_nop=121487 n_act=3963 n_pre=3947 n_ref_event=0 n_req=13780 n_rd=12544 n_rd_L2_A=0 n_write=0 n_wr_bk=4944 bw_util=0.1212
n_activity=58510 dram_eff=0.2989
bk0: 896a 134032i bk1: 896a 133947i bk2: 704a 135673i bk3: 704a 135656i bk4: 768a 134056i bk5: 768a 133961i bk6: 768a 133947i bk7: 768a 134907i bk8: 768a 134330i bk9: 768a 134615i bk10: 768a 135007i bk11: 768a 134182i bk12: 768a 134525i bk13: 768a 134358i bk14: 832a 134103i bk15: 832a 133911i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.712409
Row_Buffer_Locality_read = 0.751834
Row_Buffer_Locality_write = 0.312298
Bank_Level_Parallism = 3.305748
Bank_Level_Parallism_Col = 2.507726
Bank_Level_Parallism_Ready = 1.443561
write_to_read_ratio_blp_rw_average = 0.279069
GrpLevelPara = 1.861755 

BW Util details:
bwutil = 0.121213 
total_CMD = 144275 
util_bw = 17488 
Wasted_Col = 26119 
Wasted_Row = 8112 
Idle = 92556 

BW Util Bottlenecks: 
RCDc_limit = 24608 
RCDWRc_limit = 4569 
WTRc_limit = 4912 
RTWc_limit = 14144 
CCDLc_limit = 11400 
rwq = 0 
CCDLc_limit_alone = 10044 
WTRc_limit_alone = 4435 
RTWc_limit_alone = 13265 

Commands details: 
total_CMD = 144275 
n_nop = 121487 
Read = 12544 
Write = 0 
L2_Alloc = 0 
L2_WB = 4944 
n_act = 3963 
n_pre = 3947 
n_ref = 0 
n_req = 13780 
total_req = 17488 

Dual Bus Interface Util: 
issued_total_row = 7910 
issued_total_col = 17488 
Row_Bus_Util =  0.054826 
CoL_Bus_Util = 0.121213 
Either_Row_CoL_Bus_Util = 0.157948 
Issued_on_Two_Bus_Simul_Util = 0.018090 
issued_two_Eff = 0.114534 
queue_avg = 2.588175 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=2.58818
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144275 n_nop=121478 n_act=3955 n_pre=3939 n_ref_event=0 n_req=13782 n_rd=12552 n_rd_L2_A=0 n_write=0 n_wr_bk=4920 bw_util=0.1211
n_activity=59445 dram_eff=0.2939
bk0: 896a 133595i bk1: 900a 133958i bk2: 704a 135614i bk3: 704a 136406i bk4: 768a 134070i bk5: 768a 134720i bk6: 768a 134090i bk7: 768a 134674i bk8: 768a 133996i bk9: 768a 134753i bk10: 768a 134688i bk11: 768a 134278i bk12: 768a 134434i bk13: 768a 134272i bk14: 836a 134045i bk15: 832a 133974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.713031
Row_Buffer_Locality_read = 0.751673
Row_Buffer_Locality_write = 0.318699
Bank_Level_Parallism = 3.257752
Bank_Level_Parallism_Col = 2.467440
Bank_Level_Parallism_Ready = 1.434123
write_to_read_ratio_blp_rw_average = 0.276361
GrpLevelPara = 1.833488 

BW Util details:
bwutil = 0.121102 
total_CMD = 144275 
util_bw = 17472 
Wasted_Col = 26539 
Wasted_Row = 8361 
Idle = 91903 

BW Util Bottlenecks: 
RCDc_limit = 24812 
RCDWRc_limit = 4578 
WTRc_limit = 5029 
RTWc_limit = 13870 
CCDLc_limit = 11270 
rwq = 0 
CCDLc_limit_alone = 9922 
WTRc_limit_alone = 4507 
RTWc_limit_alone = 13044 

Commands details: 
total_CMD = 144275 
n_nop = 121478 
Read = 12552 
Write = 0 
L2_Alloc = 0 
L2_WB = 4920 
n_act = 3955 
n_pre = 3939 
n_ref = 0 
n_req = 13782 
total_req = 17472 

Dual Bus Interface Util: 
issued_total_row = 7894 
issued_total_col = 17472 
Row_Bus_Util =  0.054715 
CoL_Bus_Util = 0.121102 
Either_Row_CoL_Bus_Util = 0.158011 
Issued_on_Two_Bus_Simul_Util = 0.017806 
issued_two_Eff = 0.112690 
queue_avg = 2.814673 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=2.81467
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144275 n_nop=121501 n_act=3961 n_pre=3945 n_ref_event=0 n_req=13775 n_rd=12544 n_rd_L2_A=0 n_write=0 n_wr_bk=4924 bw_util=0.1211
n_activity=59118 dram_eff=0.2955
bk0: 896a 133944i bk1: 896a 133874i bk2: 704a 135926i bk3: 704a 135819i bk4: 768a 133892i bk5: 768a 134542i bk6: 768a 134002i bk7: 768a 134205i bk8: 768a 134055i bk9: 768a 134590i bk10: 768a 134415i bk11: 768a 134258i bk12: 768a 134717i bk13: 768a 134166i bk14: 832a 133511i bk15: 832a 133434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.712450
Row_Buffer_Locality_read = 0.751834
Row_Buffer_Locality_write = 0.311129
Bank_Level_Parallism = 3.341680
Bank_Level_Parallism_Col = 2.518611
Bank_Level_Parallism_Ready = 1.461701
write_to_read_ratio_blp_rw_average = 0.280965
GrpLevelPara = 1.859028 

BW Util details:
bwutil = 0.121074 
total_CMD = 144275 
util_bw = 17468 
Wasted_Col = 26320 
Wasted_Row = 7930 
Idle = 92557 

BW Util Bottlenecks: 
RCDc_limit = 24811 
RCDWRc_limit = 4556 
WTRc_limit = 4423 
RTWc_limit = 14784 
CCDLc_limit = 11645 
rwq = 0 
CCDLc_limit_alone = 10235 
WTRc_limit_alone = 4016 
RTWc_limit_alone = 13781 

Commands details: 
total_CMD = 144275 
n_nop = 121501 
Read = 12544 
Write = 0 
L2_Alloc = 0 
L2_WB = 4924 
n_act = 3961 
n_pre = 3945 
n_ref = 0 
n_req = 13775 
total_req = 17468 

Dual Bus Interface Util: 
issued_total_row = 7906 
issued_total_col = 17468 
Row_Bus_Util =  0.054798 
CoL_Bus_Util = 0.121074 
Either_Row_CoL_Bus_Util = 0.157851 
Issued_on_Two_Bus_Simul_Util = 0.018021 
issued_two_Eff = 0.114165 
queue_avg = 2.741230 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.74123
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144275 n_nop=121492 n_act=3963 n_pre=3947 n_ref_event=0 n_req=13773 n_rd=12544 n_rd_L2_A=0 n_write=0 n_wr_bk=4916 bw_util=0.121
n_activity=59138 dram_eff=0.2952
bk0: 896a 134156i bk1: 896a 134095i bk2: 704a 136034i bk3: 704a 135909i bk4: 768a 134019i bk5: 768a 134084i bk6: 768a 133990i bk7: 768a 133645i bk8: 768a 134278i bk9: 768a 134615i bk10: 768a 134474i bk11: 768a 135191i bk12: 768a 134145i bk13: 768a 134204i bk14: 832a 133792i bk15: 832a 134083i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.712263
Row_Buffer_Locality_read = 0.751674
Row_Buffer_Locality_write = 0.310008
Bank_Level_Parallism = 3.290202
Bank_Level_Parallism_Col = 2.493353
Bank_Level_Parallism_Ready = 1.442211
write_to_read_ratio_blp_rw_average = 0.271725
GrpLevelPara = 1.844451 

BW Util details:
bwutil = 0.121019 
total_CMD = 144275 
util_bw = 17460 
Wasted_Col = 26285 
Wasted_Row = 8367 
Idle = 92163 

BW Util Bottlenecks: 
RCDc_limit = 24868 
RCDWRc_limit = 4505 
WTRc_limit = 4689 
RTWc_limit = 13787 
CCDLc_limit = 11141 
rwq = 0 
CCDLc_limit_alone = 9825 
WTRc_limit_alone = 4217 
RTWc_limit_alone = 12943 

Commands details: 
total_CMD = 144275 
n_nop = 121492 
Read = 12544 
Write = 0 
L2_Alloc = 0 
L2_WB = 4916 
n_act = 3963 
n_pre = 3947 
n_ref = 0 
n_req = 13773 
total_req = 17460 

Dual Bus Interface Util: 
issued_total_row = 7910 
issued_total_col = 17460 
Row_Bus_Util =  0.054826 
CoL_Bus_Util = 0.121019 
Either_Row_CoL_Bus_Util = 0.157914 
Issued_on_Two_Bus_Simul_Util = 0.017931 
issued_two_Eff = 0.113550 
queue_avg = 2.834282 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=2.83428
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144275 n_nop=121485 n_act=3954 n_pre=3938 n_ref_event=0 n_req=13785 n_rd=12544 n_rd_L2_A=0 n_write=0 n_wr_bk=4964 bw_util=0.1214
n_activity=59099 dram_eff=0.2962
bk0: 896a 134107i bk1: 896a 133911i bk2: 704a 135738i bk3: 704a 136097i bk4: 768a 134395i bk5: 768a 134183i bk6: 768a 133549i bk7: 768a 134218i bk8: 768a 134251i bk9: 768a 134551i bk10: 768a 134244i bk11: 768a 133861i bk12: 768a 134322i bk13: 768a 134599i bk14: 832a 133935i bk15: 832a 134071i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.713166
Row_Buffer_Locality_read = 0.751515
Row_Buffer_Locality_write = 0.325544
Bank_Level_Parallism = 3.317397
Bank_Level_Parallism_Col = 2.514825
Bank_Level_Parallism_Ready = 1.459790
write_to_read_ratio_blp_rw_average = 0.279016
GrpLevelPara = 1.854308 

BW Util details:
bwutil = 0.121352 
total_CMD = 144275 
util_bw = 17508 
Wasted_Col = 26262 
Wasted_Row = 8124 
Idle = 92381 

BW Util Bottlenecks: 
RCDc_limit = 24964 
RCDWRc_limit = 4446 
WTRc_limit = 4925 
RTWc_limit = 14158 
CCDLc_limit = 11478 
rwq = 0 
CCDLc_limit_alone = 10186 
WTRc_limit_alone = 4421 
RTWc_limit_alone = 13370 

Commands details: 
total_CMD = 144275 
n_nop = 121485 
Read = 12544 
Write = 0 
L2_Alloc = 0 
L2_WB = 4964 
n_act = 3954 
n_pre = 3938 
n_ref = 0 
n_req = 13785 
total_req = 17508 

Dual Bus Interface Util: 
issued_total_row = 7892 
issued_total_col = 17508 
Row_Bus_Util =  0.054701 
CoL_Bus_Util = 0.121352 
Either_Row_CoL_Bus_Util = 0.157962 
Issued_on_Two_Bus_Simul_Util = 0.018090 
issued_two_Eff = 0.114524 
queue_avg = 2.786491 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=2.78649
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144275 n_nop=121470 n_act=3954 n_pre=3938 n_ref_event=0 n_req=13783 n_rd=12544 n_rd_L2_A=0 n_write=0 n_wr_bk=4952 bw_util=0.1213
n_activity=59155 dram_eff=0.2958
bk0: 896a 133628i bk1: 896a 133886i bk2: 704a 135954i bk3: 704a 136025i bk4: 768a 133837i bk5: 768a 134214i bk6: 768a 134536i bk7: 768a 134361i bk8: 768a 134228i bk9: 768a 134381i bk10: 768a 135025i bk11: 768a 134421i bk12: 768a 134618i bk13: 768a 134417i bk14: 832a 133970i bk15: 832a 134203i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.713125
Row_Buffer_Locality_read = 0.751594
Row_Buffer_Locality_write = 0.323648
Bank_Level_Parallism = 3.273638
Bank_Level_Parallism_Col = 2.459801
Bank_Level_Parallism_Ready = 1.446045
write_to_read_ratio_blp_rw_average = 0.269526
GrpLevelPara = 1.838230 

BW Util details:
bwutil = 0.121268 
total_CMD = 144275 
util_bw = 17496 
Wasted_Col = 26441 
Wasted_Row = 8139 
Idle = 92199 

BW Util Bottlenecks: 
RCDc_limit = 24664 
RCDWRc_limit = 4631 
WTRc_limit = 5481 
RTWc_limit = 12983 
CCDLc_limit = 11552 
rwq = 0 
CCDLc_limit_alone = 10301 
WTRc_limit_alone = 4999 
RTWc_limit_alone = 12214 

Commands details: 
total_CMD = 144275 
n_nop = 121470 
Read = 12544 
Write = 0 
L2_Alloc = 0 
L2_WB = 4952 
n_act = 3954 
n_pre = 3938 
n_ref = 0 
n_req = 13783 
total_req = 17496 

Dual Bus Interface Util: 
issued_total_row = 7892 
issued_total_col = 17496 
Row_Bus_Util =  0.054701 
CoL_Bus_Util = 0.121268 
Either_Row_CoL_Bus_Util = 0.158066 
Issued_on_Two_Bus_Simul_Util = 0.017903 
issued_two_Eff = 0.113265 
queue_avg = 2.819075 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=2.81907
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144275 n_nop=121389 n_act=3969 n_pre=3953 n_ref_event=0 n_req=13782 n_rd=12544 n_rd_L2_A=0 n_write=0 n_wr_bk=4952 bw_util=0.1213
n_activity=58810 dram_eff=0.2975
bk0: 896a 133821i bk1: 896a 133623i bk2: 704a 135562i bk3: 704a 135810i bk4: 768a 134128i bk5: 768a 134355i bk6: 768a 133583i bk7: 768a 133886i bk8: 768a 134754i bk9: 768a 134601i bk10: 768a 134337i bk11: 768a 134851i bk12: 768a 134237i bk13: 768a 134487i bk14: 832a 134265i bk15: 832a 134048i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.712016
Row_Buffer_Locality_read = 0.751594
Row_Buffer_Locality_write = 0.310985
Bank_Level_Parallism = 3.303357
Bank_Level_Parallism_Col = 2.483180
Bank_Level_Parallism_Ready = 1.432899
write_to_read_ratio_blp_rw_average = 0.277648
GrpLevelPara = 1.852598 

BW Util details:
bwutil = 0.121268 
total_CMD = 144275 
util_bw = 17496 
Wasted_Col = 26579 
Wasted_Row = 7943 
Idle = 92257 

BW Util Bottlenecks: 
RCDc_limit = 25094 
RCDWRc_limit = 4793 
WTRc_limit = 4883 
RTWc_limit = 14449 
CCDLc_limit = 11491 
rwq = 0 
CCDLc_limit_alone = 10052 
WTRc_limit_alone = 4374 
RTWc_limit_alone = 13519 

Commands details: 
total_CMD = 144275 
n_nop = 121389 
Read = 12544 
Write = 0 
L2_Alloc = 0 
L2_WB = 4952 
n_act = 3969 
n_pre = 3953 
n_ref = 0 
n_req = 13782 
total_req = 17496 

Dual Bus Interface Util: 
issued_total_row = 7922 
issued_total_col = 17496 
Row_Bus_Util =  0.054909 
CoL_Bus_Util = 0.121268 
Either_Row_CoL_Bus_Util = 0.158628 
Issued_on_Two_Bus_Simul_Util = 0.017550 
issued_two_Eff = 0.110635 
queue_avg = 2.753824 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.75382
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144275 n_nop=121462 n_act=3966 n_pre=3950 n_ref_event=0 n_req=13779 n_rd=12544 n_rd_L2_A=0 n_write=0 n_wr_bk=4940 bw_util=0.1212
n_activity=59608 dram_eff=0.2933
bk0: 896a 133997i bk1: 896a 133571i bk2: 704a 135343i bk3: 704a 135537i bk4: 768a 134147i bk5: 768a 134403i bk6: 768a 134302i bk7: 768a 134144i bk8: 768a 134536i bk9: 768a 134624i bk10: 768a 134317i bk11: 768a 133842i bk12: 768a 134501i bk13: 768a 133810i bk14: 832a 133954i bk15: 832a 133949i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.712171
Row_Buffer_Locality_read = 0.751594
Row_Buffer_Locality_write = 0.311741
Bank_Level_Parallism = 3.315378
Bank_Level_Parallism_Col = 2.514764
Bank_Level_Parallism_Ready = 1.464596
write_to_read_ratio_blp_rw_average = 0.280808
GrpLevelPara = 1.852988 

BW Util details:
bwutil = 0.121185 
total_CMD = 144275 
util_bw = 17484 
Wasted_Col = 26472 
Wasted_Row = 8286 
Idle = 92033 

BW Util Bottlenecks: 
RCDc_limit = 25190 
RCDWRc_limit = 4550 
WTRc_limit = 4265 
RTWc_limit = 15071 
CCDLc_limit = 11499 
rwq = 0 
CCDLc_limit_alone = 10008 
WTRc_limit_alone = 3849 
RTWc_limit_alone = 13996 

Commands details: 
total_CMD = 144275 
n_nop = 121462 
Read = 12544 
Write = 0 
L2_Alloc = 0 
L2_WB = 4940 
n_act = 3966 
n_pre = 3950 
n_ref = 0 
n_req = 13779 
total_req = 17484 

Dual Bus Interface Util: 
issued_total_row = 7916 
issued_total_col = 17484 
Row_Bus_Util =  0.054867 
CoL_Bus_Util = 0.121185 
Either_Row_CoL_Bus_Util = 0.158122 
Issued_on_Two_Bus_Simul_Util = 0.017931 
issued_two_Eff = 0.113400 
queue_avg = 2.766217 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=2.76622
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144275 n_nop=121585 n_act=3936 n_pre=3920 n_ref_event=0 n_req=13774 n_rd=12544 n_rd_L2_A=0 n_write=0 n_wr_bk=4920 bw_util=0.121
n_activity=58372 dram_eff=0.2992
bk0: 896a 133774i bk1: 896a 133892i bk2: 704a 136041i bk3: 704a 135554i bk4: 768a 134145i bk5: 768a 134199i bk6: 768a 134251i bk7: 768a 134693i bk8: 768a 134858i bk9: 768a 134493i bk10: 768a 135089i bk11: 768a 135052i bk12: 768a 134829i bk13: 768a 134598i bk14: 832a 134188i bk15: 832a 134103i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714244
Row_Buffer_Locality_read = 0.751834
Row_Buffer_Locality_write = 0.330894
Bank_Level_Parallism = 3.277449
Bank_Level_Parallism_Col = 2.462763
Bank_Level_Parallism_Ready = 1.432203
write_to_read_ratio_blp_rw_average = 0.266082
GrpLevelPara = 1.839266 

BW Util details:
bwutil = 0.121047 
total_CMD = 144275 
util_bw = 17464 
Wasted_Col = 25968 
Wasted_Row = 7954 
Idle = 92889 

BW Util Bottlenecks: 
RCDc_limit = 24803 
RCDWRc_limit = 4407 
WTRc_limit = 4561 
RTWc_limit = 13096 
CCDLc_limit = 11262 
rwq = 0 
CCDLc_limit_alone = 10070 
WTRc_limit_alone = 4190 
RTWc_limit_alone = 12275 

Commands details: 
total_CMD = 144275 
n_nop = 121585 
Read = 12544 
Write = 0 
L2_Alloc = 0 
L2_WB = 4920 
n_act = 3936 
n_pre = 3920 
n_ref = 0 
n_req = 13774 
total_req = 17464 

Dual Bus Interface Util: 
issued_total_row = 7856 
issued_total_col = 17464 
Row_Bus_Util =  0.054452 
CoL_Bus_Util = 0.121047 
Either_Row_CoL_Bus_Util = 0.157269 
Issued_on_Two_Bus_Simul_Util = 0.018229 
issued_two_Eff = 0.115910 
queue_avg = 2.663705 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=2.6637
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144275 n_nop=121472 n_act=3923 n_pre=3907 n_ref_event=0 n_req=13778 n_rd=12544 n_rd_L2_A=0 n_write=0 n_wr_bk=4936 bw_util=0.1212
n_activity=59432 dram_eff=0.2941
bk0: 896a 134093i bk1: 896a 133517i bk2: 704a 135639i bk3: 704a 135391i bk4: 768a 134093i bk5: 768a 134065i bk6: 768a 133945i bk7: 768a 134723i bk8: 768a 134600i bk9: 768a 134247i bk10: 768a 134225i bk11: 768a 134602i bk12: 768a 134591i bk13: 768a 134149i bk14: 832a 134258i bk15: 832a 134016i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.715271
Row_Buffer_Locality_read = 0.751674
Row_Buffer_Locality_write = 0.345219
Bank_Level_Parallism = 3.289555
Bank_Level_Parallism_Col = 2.513831
Bank_Level_Parallism_Ready = 1.505149
write_to_read_ratio_blp_rw_average = 0.271108
GrpLevelPara = 1.833865 

BW Util details:
bwutil = 0.121158 
total_CMD = 144275 
util_bw = 17480 
Wasted_Col = 26381 
Wasted_Row = 8433 
Idle = 91981 

BW Util Bottlenecks: 
RCDc_limit = 24876 
RCDWRc_limit = 4357 
WTRc_limit = 5097 
RTWc_limit = 13745 
CCDLc_limit = 11371 
rwq = 0 
CCDLc_limit_alone = 9954 
WTRc_limit_alone = 4574 
RTWc_limit_alone = 12851 

Commands details: 
total_CMD = 144275 
n_nop = 121472 
Read = 12544 
Write = 0 
L2_Alloc = 0 
L2_WB = 4936 
n_act = 3923 
n_pre = 3907 
n_ref = 0 
n_req = 13778 
total_req = 17480 

Dual Bus Interface Util: 
issued_total_row = 7830 
issued_total_col = 17480 
Row_Bus_Util =  0.054271 
CoL_Bus_Util = 0.121158 
Either_Row_CoL_Bus_Util = 0.158052 
Issued_on_Two_Bus_Simul_Util = 0.017377 
issued_two_Eff = 0.109942 
queue_avg = 2.850833 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.85083
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144275 n_nop=121470 n_act=3963 n_pre=3947 n_ref_event=0 n_req=13782 n_rd=12544 n_rd_L2_A=0 n_write=0 n_wr_bk=4952 bw_util=0.1213
n_activity=59404 dram_eff=0.2945
bk0: 896a 134466i bk1: 896a 134443i bk2: 704a 135367i bk3: 704a 135281i bk4: 768a 133890i bk5: 768a 134958i bk6: 768a 134140i bk7: 768a 134165i bk8: 768a 134308i bk9: 768a 134850i bk10: 768a 134679i bk11: 768a 134130i bk12: 768a 134185i bk13: 768a 133776i bk14: 832a 134209i bk15: 832a 134077i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.712451
Row_Buffer_Locality_read = 0.751834
Row_Buffer_Locality_write = 0.313409
Bank_Level_Parallism = 3.308119
Bank_Level_Parallism_Col = 2.497277
Bank_Level_Parallism_Ready = 1.463020
write_to_read_ratio_blp_rw_average = 0.272456
GrpLevelPara = 1.850733 

BW Util details:
bwutil = 0.121268 
total_CMD = 144275 
util_bw = 17496 
Wasted_Col = 26142 
Wasted_Row = 8131 
Idle = 92506 

BW Util Bottlenecks: 
RCDc_limit = 24832 
RCDWRc_limit = 4567 
WTRc_limit = 5013 
RTWc_limit = 13414 
CCDLc_limit = 11444 
rwq = 0 
CCDLc_limit_alone = 10031 
WTRc_limit_alone = 4521 
RTWc_limit_alone = 12493 

Commands details: 
total_CMD = 144275 
n_nop = 121470 
Read = 12544 
Write = 0 
L2_Alloc = 0 
L2_WB = 4952 
n_act = 3963 
n_pre = 3947 
n_ref = 0 
n_req = 13782 
total_req = 17496 

Dual Bus Interface Util: 
issued_total_row = 7910 
issued_total_col = 17496 
Row_Bus_Util =  0.054826 
CoL_Bus_Util = 0.121268 
Either_Row_CoL_Bus_Util = 0.158066 
Issued_on_Two_Bus_Simul_Util = 0.018028 
issued_two_Eff = 0.114054 
queue_avg = 2.717498 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.7175
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144275 n_nop=121457 n_act=3959 n_pre=3943 n_ref_event=0 n_req=13778 n_rd=12544 n_rd_L2_A=0 n_write=0 n_wr_bk=4936 bw_util=0.1212
n_activity=59158 dram_eff=0.2955
bk0: 896a 134048i bk1: 896a 134036i bk2: 704a 135163i bk3: 704a 135646i bk4: 768a 134297i bk5: 768a 134588i bk6: 768a 134483i bk7: 768a 134154i bk8: 768a 134296i bk9: 768a 134313i bk10: 768a 134857i bk11: 768a 134875i bk12: 768a 134156i bk13: 768a 134043i bk14: 832a 134383i bk15: 832a 133883i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.712658
Row_Buffer_Locality_read = 0.751754
Row_Buffer_Locality_write = 0.315235
Bank_Level_Parallism = 3.285613
Bank_Level_Parallism_Col = 2.484336
Bank_Level_Parallism_Ready = 1.452345
write_to_read_ratio_blp_rw_average = 0.267450
GrpLevelPara = 1.840936 

BW Util details:
bwutil = 0.121158 
total_CMD = 144275 
util_bw = 17480 
Wasted_Col = 26233 
Wasted_Row = 8319 
Idle = 92243 

BW Util Bottlenecks: 
RCDc_limit = 24853 
RCDWRc_limit = 4519 
WTRc_limit = 5013 
RTWc_limit = 13056 
CCDLc_limit = 11339 
rwq = 0 
CCDLc_limit_alone = 9912 
WTRc_limit_alone = 4501 
RTWc_limit_alone = 12141 

Commands details: 
total_CMD = 144275 
n_nop = 121457 
Read = 12544 
Write = 0 
L2_Alloc = 0 
L2_WB = 4936 
n_act = 3959 
n_pre = 3943 
n_ref = 0 
n_req = 13778 
total_req = 17480 

Dual Bus Interface Util: 
issued_total_row = 7902 
issued_total_col = 17480 
Row_Bus_Util =  0.054770 
CoL_Bus_Util = 0.121158 
Either_Row_CoL_Bus_Util = 0.158156 
Issued_on_Two_Bus_Simul_Util = 0.017772 
issued_two_Eff = 0.112367 
queue_avg = 2.825895 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=2.8259

========= L2 cache stats =========
L2_cache_bank[0]: Access = 28480, Miss = 9408, Miss_rate = 0.330, Pending_hits = 1673, Reservation_fails = 0
L2_cache_bank[1]: Access = 28480, Miss = 9408, Miss_rate = 0.330, Pending_hits = 1769, Reservation_fails = 5
L2_cache_bank[2]: Access = 28480, Miss = 9408, Miss_rate = 0.330, Pending_hits = 1536, Reservation_fails = 0
L2_cache_bank[3]: Access = 28480, Miss = 9408, Miss_rate = 0.330, Pending_hits = 1684, Reservation_fails = 0
L2_cache_bank[4]: Access = 28480, Miss = 9408, Miss_rate = 0.330, Pending_hits = 1766, Reservation_fails = 1
L2_cache_bank[5]: Access = 28480, Miss = 9408, Miss_rate = 0.330, Pending_hits = 1751, Reservation_fails = 0
L2_cache_bank[6]: Access = 28480, Miss = 9412, Miss_rate = 0.330, Pending_hits = 1736, Reservation_fails = 17
L2_cache_bank[7]: Access = 28480, Miss = 9408, Miss_rate = 0.330, Pending_hits = 1628, Reservation_fails = 0
L2_cache_bank[8]: Access = 28480, Miss = 9408, Miss_rate = 0.330, Pending_hits = 1774, Reservation_fails = 50
L2_cache_bank[9]: Access = 28480, Miss = 9408, Miss_rate = 0.330, Pending_hits = 1641, Reservation_fails = 85
L2_cache_bank[10]: Access = 28480, Miss = 9408, Miss_rate = 0.330, Pending_hits = 1688, Reservation_fails = 45
L2_cache_bank[11]: Access = 28480, Miss = 9408, Miss_rate = 0.330, Pending_hits = 1602, Reservation_fails = 65
L2_cache_bank[12]: Access = 28480, Miss = 9408, Miss_rate = 0.330, Pending_hits = 1641, Reservation_fails = 60
L2_cache_bank[13]: Access = 28480, Miss = 9408, Miss_rate = 0.330, Pending_hits = 1761, Reservation_fails = 72
L2_cache_bank[14]: Access = 28480, Miss = 9408, Miss_rate = 0.330, Pending_hits = 1555, Reservation_fails = 87
L2_cache_bank[15]: Access = 28480, Miss = 9408, Miss_rate = 0.330, Pending_hits = 1634, Reservation_fails = 62
L2_cache_bank[16]: Access = 28480, Miss = 9408, Miss_rate = 0.330, Pending_hits = 1677, Reservation_fails = 0
L2_cache_bank[17]: Access = 28480, Miss = 9408, Miss_rate = 0.330, Pending_hits = 1742, Reservation_fails = 5
L2_cache_bank[18]: Access = 28480, Miss = 9408, Miss_rate = 0.330, Pending_hits = 1551, Reservation_fails = 0
L2_cache_bank[19]: Access = 28480, Miss = 9408, Miss_rate = 0.330, Pending_hits = 1688, Reservation_fails = 0
L2_cache_bank[20]: Access = 28480, Miss = 9408, Miss_rate = 0.330, Pending_hits = 1749, Reservation_fails = 0
L2_cache_bank[21]: Access = 28480, Miss = 9408, Miss_rate = 0.330, Pending_hits = 1752, Reservation_fails = 0
L2_cache_bank[22]: Access = 28480, Miss = 9408, Miss_rate = 0.330, Pending_hits = 1715, Reservation_fails = 13
L2_cache_bank[23]: Access = 28480, Miss = 9408, Miss_rate = 0.330, Pending_hits = 1639, Reservation_fails = 0
L2_cache_bank[24]: Access = 28480, Miss = 9408, Miss_rate = 0.330, Pending_hits = 1791, Reservation_fails = 57
L2_cache_bank[25]: Access = 28480, Miss = 9408, Miss_rate = 0.330, Pending_hits = 1672, Reservation_fails = 119
L2_cache_bank[26]: Access = 28480, Miss = 9408, Miss_rate = 0.330, Pending_hits = 1692, Reservation_fails = 47
L2_cache_bank[27]: Access = 28480, Miss = 9408, Miss_rate = 0.330, Pending_hits = 1606, Reservation_fails = 71
L2_cache_bank[28]: Access = 28480, Miss = 9408, Miss_rate = 0.330, Pending_hits = 1638, Reservation_fails = 63
L2_cache_bank[29]: Access = 28480, Miss = 9408, Miss_rate = 0.330, Pending_hits = 1761, Reservation_fails = 75
L2_cache_bank[30]: Access = 28480, Miss = 9408, Miss_rate = 0.330, Pending_hits = 1558, Reservation_fails = 84
L2_cache_bank[31]: Access = 28480, Miss = 9408, Miss_rate = 0.330, Pending_hits = 1630, Reservation_fails = 58
L2_cache_bank[32]: Access = 28480, Miss = 9408, Miss_rate = 0.330, Pending_hits = 1691, Reservation_fails = 0
L2_cache_bank[33]: Access = 28480, Miss = 9408, Miss_rate = 0.330, Pending_hits = 1762, Reservation_fails = 9
L2_cache_bank[34]: Access = 28480, Miss = 9408, Miss_rate = 0.330, Pending_hits = 1541, Reservation_fails = 0
L2_cache_bank[35]: Access = 28480, Miss = 9408, Miss_rate = 0.330, Pending_hits = 1678, Reservation_fails = 0
L2_cache_bank[36]: Access = 28480, Miss = 9408, Miss_rate = 0.330, Pending_hits = 1739, Reservation_fails = 0
L2_cache_bank[37]: Access = 28480, Miss = 9408, Miss_rate = 0.330, Pending_hits = 1761, Reservation_fails = 0
L2_cache_bank[38]: Access = 28480, Miss = 9408, Miss_rate = 0.330, Pending_hits = 1740, Reservation_fails = 17
L2_cache_bank[39]: Access = 28480, Miss = 9408, Miss_rate = 0.330, Pending_hits = 1646, Reservation_fails = 0
L2_cache_bank[40]: Access = 28480, Miss = 9408, Miss_rate = 0.330, Pending_hits = 1764, Reservation_fails = 57
L2_cache_bank[41]: Access = 28480, Miss = 9408, Miss_rate = 0.330, Pending_hits = 1662, Reservation_fails = 120
L2_cache_bank[42]: Access = 28480, Miss = 9416, Miss_rate = 0.331, Pending_hits = 1692, Reservation_fails = 55
L2_cache_bank[43]: Access = 28480, Miss = 9408, Miss_rate = 0.330, Pending_hits = 1610, Reservation_fails = 69
L2_cache_bank[44]: Access = 28480, Miss = 9408, Miss_rate = 0.330, Pending_hits = 1635, Reservation_fails = 63
L2_cache_bank[45]: Access = 28480, Miss = 9408, Miss_rate = 0.330, Pending_hits = 1722, Reservation_fails = 71
L2_cache_bank[46]: Access = 28480, Miss = 9408, Miss_rate = 0.330, Pending_hits = 1572, Reservation_fails = 84
L2_cache_bank[47]: Access = 28480, Miss = 9408, Miss_rate = 0.330, Pending_hits = 1627, Reservation_fails = 58
L2_cache_bank[48]: Access = 28480, Miss = 9408, Miss_rate = 0.330, Pending_hits = 1670, Reservation_fails = 0
L2_cache_bank[49]: Access = 28480, Miss = 9408, Miss_rate = 0.330, Pending_hits = 1750, Reservation_fails = 9
L2_cache_bank[50]: Access = 28480, Miss = 9408, Miss_rate = 0.330, Pending_hits = 1523, Reservation_fails = 0
L2_cache_bank[51]: Access = 28480, Miss = 9408, Miss_rate = 0.330, Pending_hits = 1670, Reservation_fails = 0
L2_cache_bank[52]: Access = 28480, Miss = 9408, Miss_rate = 0.330, Pending_hits = 1758, Reservation_fails = 0
L2_cache_bank[53]: Access = 28480, Miss = 9408, Miss_rate = 0.330, Pending_hits = 1761, Reservation_fails = 0
L2_cache_bank[54]: Access = 28480, Miss = 9408, Miss_rate = 0.330, Pending_hits = 1719, Reservation_fails = 9
L2_cache_bank[55]: Access = 28480, Miss = 9408, Miss_rate = 0.330, Pending_hits = 1641, Reservation_fails = 0
L2_cache_bank[56]: Access = 28480, Miss = 9408, Miss_rate = 0.330, Pending_hits = 1780, Reservation_fails = 66
L2_cache_bank[57]: Access = 28480, Miss = 9408, Miss_rate = 0.330, Pending_hits = 1644, Reservation_fails = 123
L2_cache_bank[58]: Access = 28480, Miss = 9408, Miss_rate = 0.330, Pending_hits = 1695, Reservation_fails = 52
L2_cache_bank[59]: Access = 28480, Miss = 9408, Miss_rate = 0.330, Pending_hits = 1583, Reservation_fails = 70
L2_cache_bank[60]: Access = 28480, Miss = 9408, Miss_rate = 0.330, Pending_hits = 1636, Reservation_fails = 63
L2_cache_bank[61]: Access = 28480, Miss = 9408, Miss_rate = 0.330, Pending_hits = 1755, Reservation_fails = 60
L2_cache_bank[62]: Access = 28480, Miss = 9408, Miss_rate = 0.330, Pending_hits = 1580, Reservation_fails = 78
L2_cache_bank[63]: Access = 28480, Miss = 9408, Miss_rate = 0.330, Pending_hits = 1631, Reservation_fails = 58
L2_total_cache_accesses = 1822720
L2_total_cache_misses = 602124
L2_total_cache_miss_rate = 0.3303
L2_total_cache_pending_hits = 107338
L2_total_cache_reservation_fails = 2332
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1113258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 107338
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 100355
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2332
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 301065
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 50176
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 150528
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1622016
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 200704
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2332
L2_cache_data_port_util = 0.093
L2_cache_fill_port_util = 0.033
average_pipeline_duty_cycle=6939.681641
Power Metrics: 
core 0:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=89776
	Total FP Deocded Instructions=15872
	Total INT Deocded Instructions=69312
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=49922048
	Total FP Acesses=262656
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=278528
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=16777216
	Total SP Acesses=3796992
	Total MEM Acesses=359424
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=11232
	Total REG Reads=9511936
	Total REG Writes=6913216
	Total NON REG=938496
core 1:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=89776
	Total FP Deocded Instructions=15872
	Total INT Deocded Instructions=69312
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=49922048
	Total FP Acesses=262656
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=278528
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=16777216
	Total SP Acesses=3796992
	Total MEM Acesses=359424
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=11232
	Total REG Reads=9511936
	Total REG Writes=6921376
	Total NON REG=938496
core 2:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3464064
	Total NON REG=469248
core 3:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=89776
	Total FP Deocded Instructions=15872
	Total INT Deocded Instructions=69312
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=49922048
	Total FP Acesses=262656
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=278528
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=16777216
	Total SP Acesses=3796992
	Total MEM Acesses=359424
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=11232
	Total REG Reads=9511936
	Total REG Writes=6914624
	Total NON REG=938496
core 4:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3466144
	Total NON REG=469248
core 5:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3465056
	Total NON REG=469248
core 6:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3463424
	Total NON REG=469248
core 7:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3464352
	Total NON REG=469248
core 8:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3460896
	Total NON REG=469248
core 9:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=89776
	Total FP Deocded Instructions=15872
	Total INT Deocded Instructions=69312
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=49922048
	Total FP Acesses=262656
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=278528
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=16777216
	Total SP Acesses=3796992
	Total MEM Acesses=359424
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=11232
	Total REG Reads=9511936
	Total REG Writes=6915072
	Total NON REG=938496
core 10:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3460800
	Total NON REG=469248
core 11:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=89776
	Total FP Deocded Instructions=15872
	Total INT Deocded Instructions=69312
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=49922048
	Total FP Acesses=262656
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=278528
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=16777216
	Total SP Acesses=3796992
	Total MEM Acesses=359424
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=11232
	Total REG Reads=9511936
	Total REG Writes=6922528
	Total NON REG=938496
core 12:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3464352
	Total NON REG=469248
core 13:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3469376
	Total NON REG=469248
core 14:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=89776
	Total FP Deocded Instructions=15872
	Total INT Deocded Instructions=69312
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=49922048
	Total FP Acesses=262656
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=278528
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=16777216
	Total SP Acesses=3796992
	Total MEM Acesses=359424
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=11232
	Total REG Reads=9511936
	Total REG Writes=6920768
	Total NON REG=938496
core 15:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3465216
	Total NON REG=469248
core 16:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3465728
	Total NON REG=469248
core 17:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3465568
	Total NON REG=469248
core 18:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=89776
	Total FP Deocded Instructions=15872
	Total INT Deocded Instructions=69312
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=49922048
	Total FP Acesses=262656
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=278528
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=16777216
	Total SP Acesses=3796992
	Total MEM Acesses=359424
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=11232
	Total REG Reads=9511936
	Total REG Writes=6920864
	Total NON REG=938496
core 19:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3469056
	Total NON REG=469248
core 20:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=89776
	Total FP Deocded Instructions=15872
	Total INT Deocded Instructions=69312
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=49922048
	Total FP Acesses=262656
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=278528
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=16777216
	Total SP Acesses=3796992
	Total MEM Acesses=359424
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=11232
	Total REG Reads=9511936
	Total REG Writes=6907872
	Total NON REG=938496
core 21:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=89776
	Total FP Deocded Instructions=15872
	Total INT Deocded Instructions=69312
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=49922048
	Total FP Acesses=262656
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=278528
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=16777216
	Total SP Acesses=3796992
	Total MEM Acesses=359424
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=11232
	Total REG Reads=9511936
	Total REG Writes=6911552
	Total NON REG=938496
core 22:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3461216
	Total NON REG=469248
core 23:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3465920
	Total NON REG=469248
core 24:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=90032
	Total FP Deocded Instructions=15872
	Total INT Deocded Instructions=69568
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=49893376
	Total FP Acesses=262656
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=278528
	Total IDIV Acesses=0
	Total FPMUL Acesses=57408
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=16777216
	Total SP Acesses=3796992
	Total MEM Acesses=351232
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=10976
	Total REG Reads=9503744
	Total REG Writes=6397184
	Total NON REG=930304
core 25:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3465728
	Total NON REG=469248
core 26:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3466592
	Total NON REG=469248
core 27:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3462944
	Total NON REG=469248
core 28:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3465696
	Total NON REG=469248
core 29:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3469504
	Total NON REG=469248
core 30:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3462816
	Total NON REG=469248
core 31:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3467648
	Total NON REG=469248
core 32:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3461152
	Total NON REG=469248
core 33:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=89776
	Total FP Deocded Instructions=15872
	Total INT Deocded Instructions=69312
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=49922048
	Total FP Acesses=262656
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=278528
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=16777216
	Total SP Acesses=3796992
	Total MEM Acesses=359424
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=11232
	Total REG Reads=9511936
	Total REG Writes=6933536
	Total NON REG=938496
core 34:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=89776
	Total FP Deocded Instructions=15872
	Total INT Deocded Instructions=69312
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=49922048
	Total FP Acesses=262656
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=278528
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=16777216
	Total SP Acesses=3796992
	Total MEM Acesses=359424
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=11232
	Total REG Reads=9511936
	Total REG Writes=6917600
	Total NON REG=938496
core 35:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=89776
	Total FP Deocded Instructions=15872
	Total INT Deocded Instructions=69312
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=49922048
	Total FP Acesses=262656
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=278528
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=16777216
	Total SP Acesses=3796992
	Total MEM Acesses=359424
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=11232
	Total REG Reads=9511936
	Total REG Writes=6929024
	Total NON REG=938496
core 36:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3459776
	Total NON REG=469248
core 37:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3466048
	Total NON REG=469248
core 38:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=89776
	Total FP Deocded Instructions=15872
	Total INT Deocded Instructions=69312
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=49922048
	Total FP Acesses=262656
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=278528
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=16777216
	Total SP Acesses=3796992
	Total MEM Acesses=359424
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=11232
	Total REG Reads=9511936
	Total REG Writes=6934880
	Total NON REG=938496
core 39:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3462688
	Total NON REG=469248
core 40:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3460768
	Total NON REG=469248
core 41:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3465344
	Total NON REG=469248
core 42:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3465024
	Total NON REG=469248
core 43:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3466976
	Total NON REG=469248
core 44:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3466848
	Total NON REG=469248
core 45:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=89776
	Total FP Deocded Instructions=15872
	Total INT Deocded Instructions=69312
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=49922048
	Total FP Acesses=262656
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=278528
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=16777216
	Total SP Acesses=3796992
	Total MEM Acesses=359424
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=11232
	Total REG Reads=9511936
	Total REG Writes=6920672
	Total NON REG=938496
core 46:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3464864
	Total NON REG=469248
core 47:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3467264
	Total NON REG=469248
core 48:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3463520
	Total NON REG=469248
core 49:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=90032
	Total FP Deocded Instructions=15872
	Total INT Deocded Instructions=69568
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=49893376
	Total FP Acesses=262656
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=278528
	Total IDIV Acesses=0
	Total FPMUL Acesses=57408
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=16777216
	Total SP Acesses=3796992
	Total MEM Acesses=351232
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=10976
	Total REG Reads=9503744
	Total REG Writes=6399072
	Total NON REG=930304
core 50:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3468512
	Total NON REG=469248
core 51:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3469248
	Total NON REG=469248
core 52:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3464352
	Total NON REG=469248
core 53:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3468128
	Total NON REG=469248
core 54:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3465504
	Total NON REG=469248
core 55:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3468384
	Total NON REG=469248
core 56:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3468288
	Total NON REG=469248
core 57:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3469952
	Total NON REG=469248
core 58:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3462624
	Total NON REG=469248
core 59:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=89776
	Total FP Deocded Instructions=15872
	Total INT Deocded Instructions=69312
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=49922048
	Total FP Acesses=262656
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=278528
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=16777216
	Total SP Acesses=3796992
	Total MEM Acesses=359424
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=11232
	Total REG Reads=9511936
	Total REG Writes=6935808
	Total NON REG=938496
core 60:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3459104
	Total NON REG=469248
core 61:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=89776
	Total FP Deocded Instructions=15872
	Total INT Deocded Instructions=69312
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=49922048
	Total FP Acesses=262656
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=278528
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=16777216
	Total SP Acesses=3796992
	Total MEM Acesses=359424
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=11232
	Total REG Reads=9511936
	Total REG Writes=6922784
	Total NON REG=938496
core 62:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3464000
	Total NON REG=469248
core 63:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3464256
	Total NON REG=469248
core 64:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=90032
	Total FP Deocded Instructions=15872
	Total INT Deocded Instructions=69568
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=49893376
	Total FP Acesses=262656
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=278528
	Total IDIV Acesses=0
	Total FPMUL Acesses=57408
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=16777216
	Total SP Acesses=3796992
	Total MEM Acesses=351232
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=10976
	Total REG Reads=9503744
	Total REG Writes=6397888
	Total NON REG=930304
core 65:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3465600
	Total NON REG=469248
core 66:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3464832
	Total NON REG=469248
core 67:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3464928
	Total NON REG=469248
core 68:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3469440
	Total NON REG=469248
core 69:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3468512
	Total NON REG=469248
core 70:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3464864
	Total NON REG=469248
core 71:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3467040
	Total NON REG=469248
core 72:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3470464
	Total NON REG=469248
core 73:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3467264
	Total NON REG=469248
core 74:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=90032
	Total FP Deocded Instructions=15872
	Total INT Deocded Instructions=69568
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=49893376
	Total FP Acesses=262656
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=278528
	Total IDIV Acesses=0
	Total FPMUL Acesses=57408
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=16777216
	Total SP Acesses=3796992
	Total MEM Acesses=351232
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=10976
	Total REG Reads=9503744
	Total REG Writes=6398112
	Total NON REG=930304
core 75:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3470752
	Total NON REG=469248
core 76:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3465344
	Total NON REG=469248
core 77:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3466240
	Total NON REG=469248
core 78:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3467808
	Total NON REG=469248
core 79:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44888
	Total FP Deocded Instructions=7936
	Total INT Deocded Instructions=34656
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=24961024
	Total FP Acesses=131328
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=139264
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=1898496
	Total MEM Acesses=179712
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=5616
	Total REG Reads=4755968
	Total REG Writes=3468352
	Total NON REG=469248


==========Power Metrics -- Memory==========
Total memory controller accesses: 401420
Total memory controller reads: 401420
Total memory controller writes: 0
!!!Total Shared memory access: 462304
Core cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 0
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_R][MISS] = 1622016
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 19924
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 200704
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 35162
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 1622016
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 200704
L2 cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 1113258
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 107338
	Cache_stats[GLOBAL_ACC_R][MISS] = 100355
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 2332
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 301065
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 50176
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 150528
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 1622016
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 200704

icnt_total_pkts_mem_to_simt=1822720
icnt_total_pkts_simt_to_mem=1822720
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1822720
Req_Network_cycles = 192141
Req_Network_injected_packets_per_cycle =       9.4864 
Req_Network_conflicts_per_cycle =       6.3240
Req_Network_conflicts_per_cycle_util =       9.6093
Req_Bank_Level_Parallism =      14.4146
Req_Network_in_buffer_full_per_cycle =       0.3323
Req_Network_in_buffer_avg_util =      38.1854
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1483

Reply_Network_injected_packets_num = 1822720
Reply_Network_cycles = 192141
Reply_Network_injected_packets_per_cycle =        9.4864
Reply_Network_conflicts_per_cycle =       24.9444
Reply_Network_conflicts_per_cycle_util =      35.4395
Reply_Bank_Level_Parallism =      13.4777
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =      31.1978
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1186
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 18 min, 58 sec (1138 sec)
gpgpu_simulation_rate = 121519 (inst/sec)
gpgpu_simulation_rate = 168 (cycle/sec)
gpgpu_silicon_slowdown = 6738095x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Successfully Launched
Result Verified
GPGPU-Sim: *** exit detected ***
