$date
	Mon Sep  4 20:53:54 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module lab5p4_tb $end
$var wire 1 ! f $end
$var reg 3 " w [2:0] $end
$scope module vvt $end
$var wire 1 ! f $end
$var wire 3 # w [2:0] $end
$var wire 8 $ m [0:7] $end
$scope module st0 $end
$var wire 1 % en $end
$var wire 2 & w [1:0] $end
$var reg 4 ' y [0:3] $end
$upscope $end
$scope module st1 $end
$var wire 1 ( en $end
$var wire 2 ) w [1:0] $end
$var reg 4 * y [0:3] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 *
b0 )
0(
b1000 '
b0 &
1%
b10000000 $
b0 #
b0 "
0!
$end
#20
b1000000 $
b100 '
b1 &
b1 )
b1 "
b1 #
#40
b100000 $
b10 '
b10 &
b10 )
b10 "
b10 #
#60
1!
b10000 $
b1 '
b11 &
b11 )
b11 "
b11 #
#80
0!
b0 '
0%
b1000 $
b1000 *
b0 &
b0 )
1(
b100 "
b100 #
#100
1!
b100 $
b100 *
b1 &
b1 )
b101 "
b101 #
#120
b10 $
b10 *
b10 &
b10 )
b110 "
b110 #
#140
b1 $
b1 *
b11 &
b11 )
b111 "
b111 #
#160
