<use f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='340'/>
<inh f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='189' c='llvm::MCRegisterInfo::DiffListIterator'/>
<def f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='670' ll='694'/>
<use f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='700'/>
<use f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='779'/>
<use f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='788' c='_ZN4llvm18MCRegAliasIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoEb'/>
<size>16</size>
<doc f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='656'>//===----------------------------------------------------------------------===//
//                               Register Units
//===----------------------------------------------------------------------===//

// Register units are used to compute register aliasing. Every register has at
// least one register unit, but it can have more. Two registers overlap if and
// only if they have a common register unit.
//
// A target with a complicated sub-register structure will typically have many
// fewer register units than actual registers. MCRI::getNumRegUnits() returns
// the number of register units in the target.

// MCRegUnitIterator enumerates a list of register units for Reg. The list is
// in ascending numerical order.</doc>
<fun r='_ZN4llvm17MCRegUnitIteratorC1Ev'/>
<fun r='_ZN4llvm17MCRegUnitIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoE'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='393' c='_ZNK4llvm18TargetRegisterInfo11regsOverlapENS_8RegisterES1_'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='394' c='_ZNK4llvm18TargetRegisterInfo11regsOverlapENS_8RegisterES1_'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='405' c='_ZNK4llvm18TargetRegisterInfo10hasRegUnitENS_10MCRegisterENS_8RegisterE'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveRegUnits.h' l='87' c='_ZN4llvm12LiveRegUnits6addRegEt'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveRegUnits.h' l='103' c='_ZN4llvm12LiveRegUnits9removeRegEt'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveRegUnits.h' l='117' c='_ZNK4llvm12LiveRegUnits9availableEt'/>
<size>16</size>
<use f='llvm/llvm/lib/CodeGen/BreakFalseDeps.cpp' l='124' c='_ZN4llvm14BreakFalseDeps24pickBestRegisterForUndefEPNS_12MachineInstrEjj'/>
<size>16</size>
<use f='llvm/llvm/include/llvm/CodeGen/LiveIntervals.h' l='426' c='_ZN4llvm13LiveIntervals27removeAllRegUnitsForPhysRegENS_10MCRegisterE'/>
<size>16</size>
<use f='llvm/llvm/lib/CodeGen/EarlyIfConversion.cpp' l='268' c='_ZN12_GLOBAL__N_19SSAIfConv28InstrDependenciesAllowIfConvEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/EarlyIfConversion.cpp' l='390' c='_ZN12_GLOBAL__N_19SSAIfConv18findInsertionPointEv'/>
<use f='llvm/llvm/lib/CodeGen/EarlyIfConversion.cpp' l='399' c='_ZN12_GLOBAL__N_19SSAIfConv18findInsertionPointEv'/>
<size>16</size>
<use f='llvm/llvm/lib/CodeGen/InterferenceCache.cpp' l='96' c='_ZN4llvm17InterferenceCache5Entry10revalidateEPNS_17LiveIntervalUnionEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/InterferenceCache.cpp' l='113' c='_ZN4llvm17InterferenceCache5Entry5resetENS_10MCRegisterEPNS_17LiveIntervalUnionEPKNS_18TargetRegisterInfoEPKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/InterferenceCache.cpp' l='122' c='_ZN4llvm17InterferenceCache5Entry5validEPNS_17LiveIntervalUnionEPKNS_18TargetRegisterInfoE'/>
<size>16</size>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='341' c='_ZN4llvm13LiveIntervals21computeLiveInRegUnitsEv'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='720' c='_ZN4llvm13LiveIntervals12addKillFlagsEPKNS_10VirtRegMapE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='1041' c='_ZN4llvm13LiveIntervals8HMEditor15updateAllRangesEPNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='1689' c='_ZN4llvm13LiveIntervals18removePhysRegDefAtENS_10MCRegisterENS_9SlotIndexE'/>
<size>16</size>
<use f='llvm/llvm/lib/CodeGen/LiveRegMatrix.cpp' l='96' c='_ZL11foreachUnitPKN4llvm18TargetRegisterInfoERNS_12LiveIntervalENS_10MCRegisterET_'/>
<use f='llvm/llvm/lib/CodeGen/LiveRegMatrix.cpp' l='139' c='_ZNK4llvm13LiveRegMatrix13isPhysRegUsedENS_10MCRegisterE'/>
<use f='llvm/llvm/lib/CodeGen/LiveRegMatrix.cpp' l='218' c='_ZN4llvm13LiveRegMatrix17checkInterferenceENS_9SlotIndexES1_NS_10MCRegisterE'/>
<use f='llvm/llvm/lib/CodeGen/LiveRegMatrix.cpp' l='227' c='_ZNK4llvm13LiveRegMatrix10getOneVRegEj'/>
<size>16</size>
<use f='llvm/llvm/lib/CodeGen/MachineCopyPropagation.cpp' l='104' c='_ZN12_GLOBAL__N_111CopyTracker19markRegsUnavailableEN4llvm8ArrayRefINS1_10MCRegisterEEERKNS1_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachineCopyPropagation.cpp' l='119' c='_ZN12_GLOBAL__N_111CopyTracker18invalidateRegisterEN4llvm10MCRegisterERKNS1_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachineCopyPropagation.cpp' l='131' c='_ZN12_GLOBAL__N_111CopyTracker18invalidateRegisterEN4llvm10MCRegisterERKNS1_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachineCopyPropagation.cpp' l='137' c='_ZN12_GLOBAL__N_111CopyTracker15clobberRegisterEN4llvm10MCRegisterERKNS1_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachineCopyPropagation.cpp' l='161' c='_ZN12_GLOBAL__N_111CopyTracker9trackCopyEPN4llvm12MachineInstrERKNS1_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachineCopyPropagation.cpp' l='166' c='_ZN12_GLOBAL__N_111CopyTracker9trackCopyEPN4llvm12MachineInstrERKNS1_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachineCopyPropagation.cpp' l='196' c='_ZN12_GLOBAL__N_111CopyTracker18findCopyDefViaUnitEN4llvm10MCRegisterERKNS1_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachineCopyPropagation.cpp' l='202' c='_ZN12_GLOBAL__N_111CopyTracker21findAvailBackwardCopyERN4llvm12MachineInstrENS1_10MCRegisterERKNS1_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachineCopyPropagation.cpp' l='225' c='_ZN12_GLOBAL__N_111CopyTracker13findAvailCopyERN4llvm12MachineInstrENS1_10MCRegisterERKNS1_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachineCopyPropagation.cpp' l='318' c='_ZN12_GLOBAL__N_122MachineCopyPropagation12ReadRegisterEN4llvm10MCRegisterERNS1_12MachineInstrENS0_9DebugTypeE'/>
<size>16</size>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='1643' c='_ZL15computeLiveOutsRN4llvm15MachineFunctionERNS_18RegPressureTrackerERNS_7NodeSetE'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='1657' c='_ZL15computeLiveOutsRN4llvm15MachineFunctionERNS_18RegPressureTrackerERNS_7NodeSetE'/>
<size>16</size>
<use f='llvm/llvm/lib/CodeGen/MachineSink.cpp' l='1497' c='_ZL11getRegUnitsN4llvm10MCRegisterEPKNS_18TargetRegisterInfoE'/>
<size>16</size>
<use f='llvm/llvm/lib/CodeGen/MachineTraceMetrics.cpp' l='724' c='_ZL23updatePhysDepsDownwardsPKN4llvm12MachineInstrERNS_15SmallVectorImplIN12_GLOBAL__N_17DataDepEEERNS_9SparseSetINS_11LiveRegUnitENS_8identityIjEEhEE12530778'/>
<use f='llvm/llvm/lib/CodeGen/MachineTraceMetrics.cpp' l='736' c='_ZL23updatePhysDepsDownwardsPKN4llvm12MachineInstrERNS_15SmallVectorImplIN12_GLOBAL__N_17DataDepEEERNS_9SparseSetINS_11LiveRegUnitENS_8identityIjEEhEE12530778'/>
<use f='llvm/llvm/lib/CodeGen/MachineTraceMetrics.cpp' l='741' c='_ZL23updatePhysDepsDownwardsPKN4llvm12MachineInstrERNS_15SmallVectorImplIN12_GLOBAL__N_17DataDepEEERNS_9SparseSetINS_11LiveRegUnitENS_8identityIjEEhEE12530778'/>
<use f='llvm/llvm/lib/CodeGen/MachineTraceMetrics.cpp' l='914' c='_ZL21updatePhysDepsUpwardsRKN4llvm12MachineInstrEjRNS_9SparseSetINS_11LiveRegUnitENS_8identityIjEEhEERKNS_16TargetSchedModelEPKNS_15TargetInstrInfoEPK13369886'/>
<use f='llvm/llvm/lib/CodeGen/MachineTraceMetrics.cpp' l='935' c='_ZL21updatePhysDepsUpwardsRKN4llvm12MachineInstrEjRNS_9SparseSetINS_11LiveRegUnitENS_8identityIjEEhEERKNS_16TargetSchedModelEPKNS_15TargetInstrInfoEPK13369886'/>
<size>16</size>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2084' c='_ZN12_GLOBAL__N_115MachineVerifier13checkLivenessEPKN4llvm14MachineOperandEj'/>
<size>16</size>
<use f='llvm/llvm/lib/CodeGen/RDFRegisters.cpp' l='90' c='_ZN4llvm3rdf20PhysicalRegisterInfoC1ERKNS_18TargetRegisterInfoERKNS_15MachineFunctionE'/>
<size>16</size>
<use f='llvm/llvm/lib/CodeGen/ReachingDefAnalysis.cpp' l='61' c='_ZN4llvm19ReachingDefAnalysis15enterBasicBlockEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/ReachingDefAnalysis.cpp' l='124' c='_ZN4llvm19ReachingDefAnalysis11processDefsEPNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/ReachingDefAnalysis.cpp' l='265' c='_ZNK4llvm19ReachingDefAnalysis14getReachingDefEPNS_12MachineInstrENS_10MCRegisterE'/>
<size>16</size>
<use f='llvm/llvm/lib/CodeGen/RegAllocBasic.cpp' l='216' c='_ZN12_GLOBAL__N_17RABasic18spillInterferencesERN4llvm12LiveIntervalENS1_10MCRegisterERNS1_15SmallVectorImplINS1_8RegisterEEE'/>
<size>16</size>
<use f='llvm/llvm/lib/CodeGen/RegAllocFast.cpp' l='156' c='_ZN12_GLOBAL__N_112RegAllocFast18markRegUsedInInstrEt'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocFast.cpp' l='162' c='_ZNK12_GLOBAL__N_112RegAllocFast16isRegUsedInInstrEtb'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocFast.cpp' l='174' c='_ZN12_GLOBAL__N_112RegAllocFast22markPhysRegUsedInInstrEt'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocFast.cpp' l='180' c='_ZN12_GLOBAL__N_112RegAllocFast20unmarkRegUsedInInstrEt'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocFast.cpp' l='283' c='_ZN12_GLOBAL__N_112RegAllocFast15setPhysRegStateEtj'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocFast.cpp' l='288' c='_ZNK12_GLOBAL__N_112RegAllocFast13isPhysRegFreeEt'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocFast.cpp' l='503' c='_ZN12_GLOBAL__N_112RegAllocFast13reloadAtBeginERN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocFast.cpp' l='544' c='_ZN12_GLOBAL__N_112RegAllocFast15displacePhysRegERN4llvm12MachineInstrEt'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocFast.cpp' l='574' c='_ZN12_GLOBAL__N_112RegAllocFast11freePhysRegEt'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocFast.cpp' l='599' c='_ZNK12_GLOBAL__N_112RegAllocFast13calcSpillCostEt'/>
<size>16</size>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='824' c='_ZN12_GLOBAL__N_18RAGreedy11canReassignERN4llvm12LiveIntervalENS1_8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='901' c='_ZN12_GLOBAL__N_18RAGreedy20canEvictInterferenceERN4llvm12LiveIntervalENS1_10MCRegisterEbRNS0_12EvictionCostERKNS1_8SmallSetINS1_8RegisterELj16ESt4lessIS8_EEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='984' c='_ZN12_GLOBAL__N_18RAGreedy27canEvictInterferenceInRangeERN4llvm12LiveIntervalENS1_10MCRegisterENS1_9SlotIndexES5_RNS0_12EvictionCostE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='1069' c='_ZN12_GLOBAL__N_18RAGreedy17evictInterferenceERN4llvm12LiveIntervalENS1_10MCRegisterERNS1_15SmallVectorImplINS1_8RegisterEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2156' c='_ZN12_GLOBAL__N_18RAGreedy14calcGapWeightsEN4llvm10MCRegisterERNS1_15SmallVectorImplIfEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2191' c='_ZN12_GLOBAL__N_18RAGreedy14calcGapWeightsEN4llvm10MCRegisterERNS1_15SmallVectorImplIfEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2522' c='_ZN12_GLOBAL__N_18RAGreedy26mayRecolorAllInterferencesEN4llvm10MCRegisterERNS1_12LiveIntervalERNS1_11SmallPtrSetIPS3_Lj4EEERKNS1_8SmallSetINS1_8Regist12748138'/>
<size>16</size>
<use f='llvm/llvm/lib/CodeGen/RegAllocPBQP.cpp' l='637' c='_ZN12_GLOBAL__N_112RegAllocPBQP15initializeGraphERN4llvm4PBQP8RegAlloc11PBQPRAGraphERNS1_10VirtRegMapERNS1_7SpillerE'/>
<size>16</size>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1519' c='_ZN12_GLOBAL__N_117RegisterCoalescer23reMaterializeTrivialDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrERb'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1535' c='_ZN12_GLOBAL__N_117RegisterCoalescer23reMaterializeTrivialDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrERb'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2131' c='_ZN12_GLOBAL__N_117RegisterCoalescer19joinReservedPhysRegERN4llvm13CoalescerPairE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2214' c='_ZN12_GLOBAL__N_117RegisterCoalescer19joinReservedPhysRegERN4llvm13CoalescerPairE'/>
<size>16</size>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='525' c='_ZNK12_GLOBAL__N_125RegisterOperandsCollector7pushRegEN4llvm8RegisterERNS1_15SmallVectorImplINS1_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='561' c='_ZNK12_GLOBAL__N_125RegisterOperandsCollector12pushRegLanesEN4llvm8RegisterEjRNS1_15SmallVectorImplINS1_16RegisterMaskPairEEE'/>
<size>16</size>
<use f='llvm/llvm/lib/CodeGen/RegisterScavenging.cpp' l='101' c='_ZN4llvm12RegScavenger11addRegUnitsERNS_9BitVectorENS_10MCRegisterE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterScavenging.cpp' l='106' c='_ZN4llvm12RegScavenger14removeRegUnitsERNS_9BitVectorENS_10MCRegisterE'/>
<size>16</size>
<use f='llvm/llvm/lib/CodeGen/VirtRegMap.cpp' l='476' c='_ZNK12_GLOBAL__N_115VirtRegRewriter17subRegLiveThroughERKN4llvm12MachineInstrENS1_10MCRegisterE'/>
<size>16</size>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp' l='476' c='_ZL11addRegUnitsRKN4llvm14SIRegisterInfoERNS_9BitVectorENS_10MCRegisterE'/>
<size>16</size>
<use f='llvm/llvm/lib/Target/AMDGPU/SIOptimizeExecMaskingPreRA.cpp' l='99' c='_ZL12isDefBetweenRKN4llvm14SIRegisterInfoEPNS_13LiveIntervalsENS_8RegisterERKNS_12MachineInstrES8_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIOptimizeExecMaskingPreRA.cpp' l='284' c='_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA18optimizeElseBranchERN4llvm17MachineBasicBlockE'/>
<size>16</size>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='59' c='_ZN4llvm14SIRegisterInfoC1ERKNS_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='61' c='_ZN4llvm14SIRegisterInfoC1ERKNS_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='2196' c='_ZNK4llvm14SIRegisterInfo15findReachingDefENS_8RegisterEjRNS_12MachineInstrERNS_19MachineRegisterInfoEPNS_13LiveIntervalsE'/>
<size>16</size>
<use f='llvm/llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp' l='338' c='_ZN12_GLOBAL__N_115SIWholeQuadMode19markInstructionUsesERKN4llvm12MachineInstrEcRSt6vectorINS_8WorkItemESaIS6_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp' l='617' c='_ZN12_GLOBAL__N_115SIWholeQuadMode16prepareInsertionERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES6_bb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp' l='1049' c='_ZN12_GLOBAL__N_115SIWholeQuadMode20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<size>16</size>
<use f='llvm/llvm/lib/Target/PowerPC/PPCVSXFMAMutate.cpp' l='319' c='_ZN12_GLOBAL__N_115PPCVSXFMAMutate12processBlockERN4llvm17MachineBasicBlockE'/>
<size>16</size>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp' l='1005' c='_ZNK4llvm16SystemZInstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEENS_26MachineInstrBundleIteratorIS3_Lb0EEEi15416259'/>
<size>16</size>
