0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/kyle3/Documents/VivadoProjects/RISC-V/RV32I_Core/RV32I_Core.sim/if_stage_sim/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/rtl/i_mem.v,1747925782,verilog,,C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/rtl/if_stage.v,,i_mem,,,,,,,,
C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/rtl/if_stage.v,1747927874,verilog,,C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/utils/register32.v,,if_stage,,,,,,,,
C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/tb/if_stage_tb.v,1747930242,verilog,,,,if_stage_tb,,,,,,,,
C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/utils/register32.v,1747585548,verilog,,C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/tb/if_stage_tb.v,,register32,,,,,,,,
