[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  12416       tick       2551078       1168589       1121946       2551078 
      2  12416       tick       4320820       2106387       2090754       4320820 
      3  12416       tick       4316326       2105939       2086089       4316326 
      4  12416       tick       4316343       2104117       2088209       4316343 
      5  12416       tick       4322002       2107242       2088793       4322002 
      6  12416       tick       4316176       2104599       2089379       4316176 
      7  12416       tick       4322575       2106833       2087313       4322575 
      8  12416       tick       4323829       2107160       2087764       4323829 
      9  12416       tick       4327222       2109740       2090110       4327222 
     10  12416       tick       4321585       2106800       2087021       4321585 
     11  12416       tick       4321427       2107104       2089830       4321427 
     12  12416       tick       4319326       2106057       2091032       4319326 
     13  12416       tick       4318477       2106398       2086341       4318477 
     14  12416       tick       4318410       2106023       2091146       4318410 
     15  12416       tick       4321855       2107914       2089958       4321855 
     16  12416       tick       4318195       2104812       2089109       4318195 
     17  12416       tick       4322378       2107549       2086733       4322378 
     18  12416       tick       4319381       2105886       2090474       4319381 
     19  12416       tick       4326113       2108663       2085007       4326113 
     20  12416       tick       4311170       2102055       2080906       4311170 
     21  12416       tick       4317883       2105511       2088397       4317883 
     22  12416       exit       1310683        639085        632692       1310683 
