Analysis & Synthesis report for cpu_try
Tue Dec 10 16:21:09 2019
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. State Machine - |cpu_try|divide:div0|state
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for Inferred Entity Instance: ex:ex0|lpm_add_sub:Add0
 15. Parameter Settings for Inferred Entity Instance: ex:ex0|lpm_mult:Mult0
 16. lpm_mult Parameter Settings by Entity Instance
 17. Port Connectivity Checks: "divide:div0"
 18. Post-Synthesis Netlist Statistics for Top Partition
 19. Elapsed Time Per Partition
 20. Analysis & Synthesis Messages
 21. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Dec 10 16:21:09 2019       ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; cpu_try                                     ;
; Top-level Entity Name              ; cpu_try                                     ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,336                                       ;
;     Total combinational functions  ; 2,104                                       ;
;     Dedicated logic registers      ; 628                                         ;
; Total registers                    ; 628                                         ;
; Total pins                         ; 61                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 2                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE30F23C8       ;                    ;
; Top-level entity name                                            ; cpu_try            ; cpu_try            ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                   ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; ctrl.v                           ; yes             ; User Verilog HDL File        ; G:/cpu_try/ctrl.v                                                              ;         ;
; regfile.v                        ; yes             ; User Verilog HDL File        ; G:/cpu_try/regfile.v                                                           ;         ;
; pc_reg.v                         ; yes             ; User Verilog HDL File        ; G:/cpu_try/pc_reg.v                                                            ;         ;
; mem_wb.v                         ; yes             ; User Verilog HDL File        ; G:/cpu_try/mem_wb.v                                                            ;         ;
; mem.v                            ; yes             ; User Verilog HDL File        ; G:/cpu_try/mem.v                                                               ;         ;
; if_id.v                          ; yes             ; User Verilog HDL File        ; G:/cpu_try/if_id.v                                                             ;         ;
; id_ex.v                          ; yes             ; User Verilog HDL File        ; G:/cpu_try/id_ex.v                                                             ;         ;
; id.v                             ; yes             ; User Verilog HDL File        ; G:/cpu_try/id.v                                                                ;         ;
; ex_mem.v                         ; yes             ; User Verilog HDL File        ; G:/cpu_try/ex_mem.v                                                            ;         ;
; ex.v                             ; yes             ; User Verilog HDL File        ; G:/cpu_try/ex.v                                                                ;         ;
; define.v                         ; yes             ; User Verilog HDL File        ; G:/cpu_try/define.v                                                            ;         ;
; cpu_try.v                        ; yes             ; User Verilog HDL File        ; G:/cpu_try/cpu_try.v                                                           ;         ;
; hilo_reg.v                       ; yes             ; User Verilog HDL File        ; G:/cpu_try/hilo_reg.v                                                          ;         ;
; flag_reg.v                       ; yes             ; User Verilog HDL File        ; G:/cpu_try/flag_reg.v                                                          ;         ;
; divide.v                         ; yes             ; User Verilog HDL File        ; G:/cpu_try/divide.v                                                            ;         ;
; regs_reset.txt                   ; yes             ; Auto-Found File              ; G:/cpu_try/regs_reset.txt                                                      ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/look_add.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altshift.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; aglobal180.inc                   ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc          ;         ;
; db/add_sub_rvi.tdf               ; yes             ; Auto-Generated Megafunction  ; G:/cpu_try/db/add_sub_rvi.tdf                                                  ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/multcore.inc            ;         ;
; db/mult_7dt.tdf                  ; yes             ; Auto-Generated Megafunction  ; G:/cpu_try/db/mult_7dt.tdf                                                     ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 2,336     ;
;                                             ;           ;
; Total combinational functions               ; 2104      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 1362      ;
;     -- 3 input functions                    ; 453       ;
;     -- <=2 input functions                  ; 289       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 1910      ;
;     -- arithmetic mode                      ; 194       ;
;                                             ;           ;
; Total registers                             ; 628       ;
;     -- Dedicated logic registers            ; 628       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 61        ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 2         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 628       ;
; Total fan-out                               ; 9401      ;
; Average fan-out                             ; 3.27      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                         ;
+---------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------+-------------+--------------+
; Compilation Hierarchy Node            ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                         ; Entity Name ; Library Name ;
+---------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------+-------------+--------------+
; |cpu_try                              ; 2104 (248)          ; 628 (0)                   ; 0           ; 2            ; 0       ; 1         ; 61   ; 0            ; |cpu_try                                                    ; cpu_try     ; work         ;
;    |divide:div0|                      ; 250 (250)           ; 91 (91)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_try|divide:div0                                        ; divide      ; work         ;
;    |ex:ex0|                           ; 572 (539)           ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cpu_try|ex:ex0                                             ; ex          ; work         ;
;       |lpm_add_sub:Add0|              ; 33 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_try|ex:ex0|lpm_add_sub:Add0                            ; lpm_add_sub ; work         ;
;          |add_sub_rvi:auto_generated| ; 33 (33)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_try|ex:ex0|lpm_add_sub:Add0|add_sub_rvi:auto_generated ; add_sub_rvi ; work         ;
;       |lpm_mult:Mult0|                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cpu_try|ex:ex0|lpm_mult:Mult0                              ; lpm_mult    ; work         ;
;          |mult_7dt:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cpu_try|ex:ex0|lpm_mult:Mult0|mult_7dt:auto_generated      ; mult_7dt    ; work         ;
;    |ex_mem:ex_mem0|                   ; 119 (119)           ; 94 (94)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_try|ex_mem:ex_mem0                                     ; ex_mem      ; work         ;
;    |flag_reg:flag_reg0|               ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_try|flag_reg:flag_reg0                                 ; flag_reg    ; work         ;
;    |hilo_reg:hilo_reg0|               ; 32 (32)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_try|hilo_reg:hilo_reg0                                 ; hilo_reg    ; work         ;
;    |id:id0|                           ; 238 (238)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_try|id:id0                                             ; id          ; work         ;
;    |id_ex:id_ex0|                     ; 215 (215)           ; 49 (49)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_try|id_ex:id_ex0                                       ; id_ex       ; work         ;
;    |if_id:if_id0|                     ; 51 (51)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_try|if_id:if_id0                                       ; if_id       ; work         ;
;    |mem:mem0|                         ; 106 (106)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_try|mem:mem0                                           ; mem         ; work         ;
;    |mem_wb:mem_wb0|                   ; 0 (0)               ; 54 (54)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_try|mem_wb:mem_wb0                                     ; mem_wb      ; work         ;
;    |pc_reg:pc_reg0|                   ; 42 (42)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_try|pc_reg:pc_reg0                                     ; pc_reg      ; work         ;
;    |regfile:regfile1|                 ; 227 (227)           ; 256 (256)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_try|regfile:regfile1                                   ; regfile     ; work         ;
+---------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 2           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+------------------------------------------------------+
; State Machine - |cpu_try|divide:div0|state           ;
+----------+----------+----------+----------+----------+
; Name     ; state.11 ; state.10 ; state.01 ; state.00 ;
+----------+----------+----------+----------+----------+
; state.00 ; 0        ; 0        ; 0        ; 0        ;
; state.01 ; 0        ; 0        ; 1        ; 1        ;
; state.10 ; 0        ; 1        ; 0        ; 1        ;
; state.11 ; 1        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+


+---------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                     ;
+-----------------------------------------------------+--------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal      ; Free of Timing Hazards ;
+-----------------------------------------------------+--------------------------+------------------------+
; ex:ex0|wdata_o[0]                                   ; ex:ex0|Mux0              ; yes                    ;
; mem:mem0|mem_addr_o[0]                              ; mem:mem0|Equal0          ; yes                    ;
; ex:ex0|wdata_o[1]                                   ; ex:ex0|Mux0              ; yes                    ;
; mem:mem0|mem_addr_o[1]                              ; mem:mem0|Equal0          ; yes                    ;
; ex:ex0|wdata_o[2]                                   ; ex:ex0|Mux0              ; yes                    ;
; mem:mem0|mem_addr_o[2]                              ; mem:mem0|Equal0          ; yes                    ;
; ex:ex0|wdata_o[3]                                   ; ex:ex0|Mux0              ; yes                    ;
; mem:mem0|mem_addr_o[3]                              ; mem:mem0|Equal0          ; yes                    ;
; ex:ex0|wdata_o[4]                                   ; ex:ex0|Mux0              ; yes                    ;
; mem:mem0|mem_addr_o[4]                              ; mem:mem0|Equal0          ; yes                    ;
; ex:ex0|wdata_o[5]                                   ; ex:ex0|Mux0              ; yes                    ;
; mem:mem0|mem_addr_o[5]                              ; mem:mem0|Equal0          ; yes                    ;
; ex:ex0|wdata_o[6]                                   ; ex:ex0|Mux0              ; yes                    ;
; mem:mem0|mem_addr_o[6]                              ; mem:mem0|Equal0          ; yes                    ;
; ex:ex0|wdata_o[7]                                   ; ex:ex0|Mux0              ; yes                    ;
; mem:mem0|mem_addr_o[7]                              ; mem:mem0|Equal0          ; yes                    ;
; ex:ex0|wdata_o[8]                                   ; ex:ex0|Mux0              ; yes                    ;
; mem:mem0|mem_addr_o[8]                              ; mem:mem0|Equal0          ; yes                    ;
; ex:ex0|wdata_o[9]                                   ; ex:ex0|Mux0              ; yes                    ;
; mem:mem0|mem_addr_o[9]                              ; mem:mem0|Equal0          ; yes                    ;
; ex:ex0|wdata_o[10]                                  ; ex:ex0|Mux0              ; yes                    ;
; mem:mem0|mem_addr_o[10]                             ; mem:mem0|Equal0          ; yes                    ;
; ex:ex0|wdata_o[11]                                  ; ex:ex0|Mux0              ; yes                    ;
; mem:mem0|mem_addr_o[11]                             ; mem:mem0|Equal0          ; yes                    ;
; ex:ex0|wdata_o[12]                                  ; ex:ex0|Mux0              ; yes                    ;
; mem:mem0|mem_addr_o[12]                             ; mem:mem0|Equal0          ; yes                    ;
; ex:ex0|wdata_o[13]                                  ; ex:ex0|Mux0              ; yes                    ;
; mem:mem0|mem_addr_o[13]                             ; mem:mem0|Equal0          ; yes                    ;
; ex:ex0|wdata_o[14]                                  ; ex:ex0|Mux0              ; yes                    ;
; mem:mem0|mem_addr_o[14]                             ; mem:mem0|Equal0          ; yes                    ;
; ex:ex0|wdata_o[15]                                  ; ex:ex0|Mux0              ; yes                    ;
; mem:mem0|mem_addr_o[15]                             ; mem:mem0|Equal0          ; yes                    ;
; ex:ex0|c_o                                          ; id_ex:id_ex0|ex_flag_upd ; yes                    ;
; ex:ex0|z_o                                          ; id_ex:id_ex0|ex_flag_upd ; yes                    ;
; ex:ex0|v_o                                          ; id_ex:id_ex0|ex_flag_upd ; yes                    ;
; ex:ex0|s_o                                          ; id_ex:id_ex0|ex_flag_upd ; yes                    ;
; id:id0|immenable                                    ; id:id0|immenable         ; yes                    ;
; ex:ex0|c_temp_1                                     ; ex:ex0|c_temp_1          ; yes                    ;
; ex:ex0|data_store[0]                                ; ex:ex0|data_store[15]    ; yes                    ;
; ex:ex0|data_store[1]                                ; ex:ex0|data_store[15]    ; yes                    ;
; ex:ex0|data_store[2]                                ; ex:ex0|data_store[15]    ; yes                    ;
; ex:ex0|data_store[3]                                ; ex:ex0|data_store[15]    ; yes                    ;
; ex:ex0|data_store[4]                                ; ex:ex0|data_store[15]    ; yes                    ;
; ex:ex0|data_store[5]                                ; ex:ex0|data_store[15]    ; yes                    ;
; ex:ex0|data_store[6]                                ; ex:ex0|data_store[15]    ; yes                    ;
; ex:ex0|data_store[7]                                ; ex:ex0|data_store[15]    ; yes                    ;
; ex:ex0|data_store[8]                                ; ex:ex0|data_store[15]    ; yes                    ;
; ex:ex0|data_store[9]                                ; ex:ex0|data_store[15]    ; yes                    ;
; ex:ex0|data_store[10]                               ; ex:ex0|data_store[15]    ; yes                    ;
; ex:ex0|data_store[11]                               ; ex:ex0|data_store[15]    ; yes                    ;
; ex:ex0|data_store[12]                               ; ex:ex0|data_store[15]    ; yes                    ;
; ex:ex0|data_store[13]                               ; ex:ex0|data_store[15]    ; yes                    ;
; ex:ex0|data_store[14]                               ; ex:ex0|data_store[15]    ; yes                    ;
; ex:ex0|data_store[15]                               ; ex:ex0|data_store[15]    ; yes                    ;
; Number of user-specified and inferred latches = 54  ;                          ;                        ;
+-----------------------------------------------------+--------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; divide:div0|state~6                   ; Lost fanout        ;
; divide:div0|state~7                   ; Lost fanout        ;
; Total Number of Removed Registers = 2 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 628   ;
; Number of registers using Synchronous Clear  ; 74    ;
; Number of registers using Synchronous Load   ; 46    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 436   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |cpu_try|regfile:regfile1|regs[0][5]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |cpu_try|regfile:regfile1|regs[1][6]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |cpu_try|regfile:regfile1|regs[2][15]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |cpu_try|regfile:regfile1|regs[3][3]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |cpu_try|regfile:regfile1|regs[4][11]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |cpu_try|regfile:regfile1|regs[5][9]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |cpu_try|regfile:regfile1|regs[6][12]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |cpu_try|regfile:regfile1|regs[7][15]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |cpu_try|regfile:regfile1|regs[8][4]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |cpu_try|regfile:regfile1|regs[9][7]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |cpu_try|regfile:regfile1|regs[10][2]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |cpu_try|regfile:regfile1|regs[11][12] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |cpu_try|regfile:regfile1|regs[12][8]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |cpu_try|regfile:regfile1|regs[13][0]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |cpu_try|regfile:regfile1|regs[14][4]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |cpu_try|regfile:regfile1|regs[15][1]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |cpu_try|if_id:if_id0|id_inst[4]       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |cpu_try|if_id:if_id0|id_pc[13]        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |cpu_try|id_ex:id_ex0|ex_wd[0]         ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |cpu_try|divide:div0|cnt[1]            ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |cpu_try|divide:div0|result_o[10]      ;
; 8:1                ; 16 bits   ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |cpu_try|divide:div0|dividend[20]      ;
; 8:1                ; 15 bits   ; 75 LEs        ; 45 LEs               ; 30 LEs                 ; Yes        ; |cpu_try|divide:div0|dividend[12]      ;
; 26:1               ; 14 bits   ; 238 LEs       ; 28 LEs               ; 210 LEs                ; Yes        ; |cpu_try|pc_reg:pc_reg0|pc[10]         ;
; 28:1               ; 8 bits    ; 144 LEs       ; 112 LEs              ; 32 LEs                 ; Yes        ; |cpu_try|id_ex:id_ex0|ex_reg2[12]      ;
; 61:1               ; 7 bits    ; 280 LEs       ; 98 LEs               ; 182 LEs                ; Yes        ; |cpu_try|id_ex:id_ex0|ex_reg2[2]       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |cpu_try|mem:mem0|mem_data_o[8]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |cpu_try|ex:ex0|mulres[3]              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |cpu_try|id:id0|reg1_addr_o[3]         ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |cpu_try|ex:ex0|mem_addr_o[4]          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |cpu_try|ex:ex0|HI[0]                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |cpu_try|mem:mem0|wdata_o[0]           ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |cpu_try|id:id0|reg1_o[6]              ;
; 6:1                ; 16 bits   ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; No         ; |cpu_try|ex:ex0|lo_o[4]                ;
; 7:1                ; 14 bits   ; 56 LEs        ; 14 LEs               ; 42 LEs                 ; No         ; |cpu_try|ex:ex0|Selector66             ;
; 8:1                ; 16 bits   ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; No         ; |cpu_try|ex:ex0|hi_o[0]                ;
; 19:1               ; 16 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; No         ; |cpu_try|regfile:regfile1|rdata1[2]    ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |cpu_try|divide:div0|state             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |cpu_try|divide:div0|state             ;
; 257:1              ; 16 bits   ; 2736 LEs      ; 48 LEs               ; 2688 LEs               ; No         ; |cpu_try|ex:ex0|logicout[5]            ;
; 26:1               ; 16 bits   ; 272 LEs       ; 256 LEs              ; 16 LEs                 ; No         ; |cpu_try|reg_data                      ;
; 269:1              ; 5 bits    ; 895 LEs       ; 35 LEs               ; 860 LEs                ; No         ; |cpu_try|ex:ex0|Mux6                   ;
; 269:1              ; 6 bits    ; 1074 LEs      ; 42 LEs               ; 1032 LEs               ; No         ; |cpu_try|ex:ex0|Mux11                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ex:ex0|lpm_add_sub:Add0 ;
+------------------------+--------------+----------------------------------+
; Parameter Name         ; Value        ; Type                             ;
+------------------------+--------------+----------------------------------+
; LPM_WIDTH              ; 16           ; Untyped                          ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                          ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                          ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                          ;
; LPM_PIPELINE           ; 0            ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                          ;
; REGISTERED_AT_END      ; 0            ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                          ;
; USE_CS_BUFFERS         ; 1            ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                          ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH               ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                          ;
; USE_WYS                ; OFF          ; Untyped                          ;
; STYLE                  ; FAST         ; Untyped                          ;
; CBXI_PARAMETER         ; add_sub_rvi  ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                   ;
+------------------------+--------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ex:ex0|lpm_mult:Mult0              ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 16           ; Untyped             ;
; LPM_WIDTHP                                     ; 32           ; Untyped             ;
; LPM_WIDTHR                                     ; 32           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                ;
+---------------------------------------+-----------------------+
; Name                                  ; Value                 ;
+---------------------------------------+-----------------------+
; Number of entity instances            ; 1                     ;
; Entity Instance                       ; ex:ex0|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                    ;
;     -- LPM_WIDTHB                     ; 16                    ;
;     -- LPM_WIDTHP                     ; 32                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                    ;
;     -- USE_EAB                        ; OFF                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                    ;
+---------------------------------------+-----------------------+


+-------------------------------------------+
; Port Connectivity Checks: "divide:div0"   ;
+---------+-------+----------+--------------+
; Port    ; Type  ; Severity ; Details      ;
+---------+-------+----------+--------------+
; annul_i ; Input ; Info     ; Stuck at GND ;
+---------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 61                          ;
; cycloneiii_ff         ; 628                         ;
;     ENA               ; 348                         ;
;     ENA SCLR          ; 42                          ;
;     ENA SCLR SLD      ; 31                          ;
;     ENA SLD           ; 15                          ;
;     SCLR              ; 1                           ;
;     plain             ; 191                         ;
; cycloneiii_io_obuf    ; 16                          ;
; cycloneiii_lcell_comb ; 2105                        ;
;     arith             ; 194                         ;
;         2 data inputs ; 93                          ;
;         3 data inputs ; 101                         ;
;     normal            ; 1911                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 187                         ;
;         3 data inputs ; 352                         ;
;         4 data inputs ; 1362                        ;
; cycloneiii_mac_mult   ; 1                           ;
; cycloneiii_mac_out    ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 14.00                       ;
; Average LUT depth     ; 6.45                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Tue Dec 10 16:20:42 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cpu_try -c cpu_try
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ctrl.v
    Info (12023): Found entity 1: ctrl File: G:/cpu_try/ctrl.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file top_test.v
    Info (12023): Found entity 1: top_test File: G:/cpu_try/top_test.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file regfile.v
    Info (12023): Found entity 1: regfile File: G:/cpu_try/regfile.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file pc_reg.v
    Info (12023): Found entity 1: pc_reg File: G:/cpu_try/pc_reg.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file mem_wb.v
    Info (12023): Found entity 1: mem_wb File: G:/cpu_try/mem_wb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file mem.v
    Info (12023): Found entity 1: mem File: G:/cpu_try/mem.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file inst_rom.v
    Info (12023): Found entity 1: inst_rom File: G:/cpu_try/inst_rom.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file if_id.v
    Info (12023): Found entity 1: if_id File: G:/cpu_try/if_id.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file id_ex.v
    Info (12023): Found entity 1: id_ex File: G:/cpu_try/id_ex.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file id.v
    Info (12023): Found entity 1: id File: G:/cpu_try/id.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ex_mem.v
    Info (12023): Found entity 1: ex_mem File: G:/cpu_try/ex_mem.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ex.v
    Info (12023): Found entity 1: ex File: G:/cpu_try/ex.v Line: 2
Info (12021): Found 0 design units, including 0 entities, in source file define.v
Info (12021): Found 1 design units, including 1 entities, in source file cpu_try_tb.v
    Info (12023): Found entity 1: cpu_try_tb File: G:/cpu_try/cpu_try_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file cpu_try.v
    Info (12023): Found entity 1: cpu_try File: G:/cpu_try/cpu_try.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file hilo_reg.v
    Info (12023): Found entity 1: hilo_reg File: G:/cpu_try/hilo_reg.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file flag_reg.v
    Info (12023): Found entity 1: flag_reg File: G:/cpu_try/flag_reg.v Line: 2
Warning (12090): Entity "divide" obtained from "divide.v" instead of from Quartus Prime megafunction library File: G:/cpu_try/divide.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file divide.v
    Info (12023): Found entity 1: divide File: G:/cpu_try/divide.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file reg_data_led.v
    Info (12023): Found entity 1: reg_data_led File: G:/cpu_try/reg_data_led.v Line: 2
Info (12127): Elaborating entity "cpu_try" for the top level hierarchy
Info (12128): Elaborating entity "pc_reg" for hierarchy "pc_reg:pc_reg0" File: G:/cpu_try/cpu_try.v Line: 154
Info (12128): Elaborating entity "if_id" for hierarchy "if_id:if_id0" File: G:/cpu_try/cpu_try.v Line: 167
Warning (10036): Verilog HDL or VHDL warning at if_id.v(25): object "mem_data_out" assigned a value but never read File: G:/cpu_try/if_id.v Line: 25
Info (12128): Elaborating entity "id" for hierarchy "id:id0" File: G:/cpu_try/cpu_try.v Line: 193
Warning (10036): Verilog HDL or VHDL warning at id.v(43): object "pc_plus_4" assigned a value but never read File: G:/cpu_try/id.v Line: 43
Warning (10036): Verilog HDL or VHDL warning at id.v(44): object "pc_plus_2" assigned a value but never read File: G:/cpu_try/id.v Line: 44
Warning (10036): Verilog HDL or VHDL warning at id.v(59): object "instvalid" assigned a value but never read File: G:/cpu_try/id.v Line: 59
Warning (10230): Verilog HDL assignment warning at id.v(46): truncated value with size 32 to match size of target (16) File: G:/cpu_try/id.v Line: 46
Warning (10230): Verilog HDL assignment warning at id.v(47): truncated value with size 32 to match size of target (16) File: G:/cpu_try/id.v Line: 47
Info (10264): Verilog HDL Case Statement information at id.v(274): all case item expressions in this case statement are onehot File: G:/cpu_try/id.v Line: 274
Warning (10272): Verilog HDL Case Statement warning at id.v(414): case item expression covers a value already covered by a previous case item File: G:/cpu_try/id.v Line: 414
Warning (10240): Verilog HDL Always Construct warning at id.v(64): inferring latch(es) for variable "immenable", which holds its previous value in one or more paths through the always construct File: G:/cpu_try/id.v Line: 64
Info (10041): Inferred latch for "immenable" at id.v(64) File: G:/cpu_try/id.v Line: 64
Info (12128): Elaborating entity "regfile" for hierarchy "regfile:regfile1" File: G:/cpu_try/cpu_try.v Line: 203
Info (12128): Elaborating entity "id_ex" for hierarchy "id_ex:id_ex0" File: G:/cpu_try/cpu_try.v Line: 223
Info (12128): Elaborating entity "ex" for hierarchy "ex:ex0" File: G:/cpu_try/cpu_try.v Line: 254
Warning (10240): Verilog HDL Always Construct warning at ex.v(75): inferring latch(es) for variable "data_store", which holds its previous value in one or more paths through the always construct File: G:/cpu_try/ex.v Line: 75
Warning (10230): Verilog HDL assignment warning at ex.v(119): truncated value with size 32 to match size of target (16) File: G:/cpu_try/ex.v Line: 119
Warning (10272): Verilog HDL Case Statement warning at ex.v(161): case item expression covers a value already covered by a previous case item File: G:/cpu_try/ex.v Line: 161
Warning (10240): Verilog HDL Always Construct warning at ex.v(135): inferring latch(es) for variable "c_o", which holds its previous value in one or more paths through the always construct File: G:/cpu_try/ex.v Line: 135
Warning (10240): Verilog HDL Always Construct warning at ex.v(135): inferring latch(es) for variable "v_o", which holds its previous value in one or more paths through the always construct File: G:/cpu_try/ex.v Line: 135
Warning (10240): Verilog HDL Always Construct warning at ex.v(135): inferring latch(es) for variable "z_o", which holds its previous value in one or more paths through the always construct File: G:/cpu_try/ex.v Line: 135
Warning (10240): Verilog HDL Always Construct warning at ex.v(135): inferring latch(es) for variable "s_o", which holds its previous value in one or more paths through the always construct File: G:/cpu_try/ex.v Line: 135
Warning (10230): Verilog HDL assignment warning at ex.v(226): truncated value with size 32 to match size of target (16) File: G:/cpu_try/ex.v Line: 226
Warning (10230): Verilog HDL assignment warning at ex.v(227): truncated value with size 32 to match size of target (16) File: G:/cpu_try/ex.v Line: 227
Warning (10240): Verilog HDL Always Construct warning at ex.v(318): inferring latch(es) for variable "c_temp_1", which holds its previous value in one or more paths through the always construct File: G:/cpu_try/ex.v Line: 318
Warning (10240): Verilog HDL Always Construct warning at ex.v(350): inferring latch(es) for variable "wdata_o", which holds its previous value in one or more paths through the always construct File: G:/cpu_try/ex.v Line: 350
Info (10041): Inferred latch for "wdata_o[0]" at ex.v(350) File: G:/cpu_try/ex.v Line: 350
Info (10041): Inferred latch for "wdata_o[1]" at ex.v(350) File: G:/cpu_try/ex.v Line: 350
Info (10041): Inferred latch for "wdata_o[2]" at ex.v(350) File: G:/cpu_try/ex.v Line: 350
Info (10041): Inferred latch for "wdata_o[3]" at ex.v(350) File: G:/cpu_try/ex.v Line: 350
Info (10041): Inferred latch for "wdata_o[4]" at ex.v(350) File: G:/cpu_try/ex.v Line: 350
Info (10041): Inferred latch for "wdata_o[5]" at ex.v(350) File: G:/cpu_try/ex.v Line: 350
Info (10041): Inferred latch for "wdata_o[6]" at ex.v(350) File: G:/cpu_try/ex.v Line: 350
Info (10041): Inferred latch for "wdata_o[7]" at ex.v(350) File: G:/cpu_try/ex.v Line: 350
Info (10041): Inferred latch for "wdata_o[8]" at ex.v(350) File: G:/cpu_try/ex.v Line: 350
Info (10041): Inferred latch for "wdata_o[9]" at ex.v(350) File: G:/cpu_try/ex.v Line: 350
Info (10041): Inferred latch for "wdata_o[10]" at ex.v(350) File: G:/cpu_try/ex.v Line: 350
Info (10041): Inferred latch for "wdata_o[11]" at ex.v(350) File: G:/cpu_try/ex.v Line: 350
Info (10041): Inferred latch for "wdata_o[12]" at ex.v(350) File: G:/cpu_try/ex.v Line: 350
Info (10041): Inferred latch for "wdata_o[13]" at ex.v(350) File: G:/cpu_try/ex.v Line: 350
Info (10041): Inferred latch for "wdata_o[14]" at ex.v(350) File: G:/cpu_try/ex.v Line: 350
Info (10041): Inferred latch for "wdata_o[15]" at ex.v(350) File: G:/cpu_try/ex.v Line: 350
Info (10041): Inferred latch for "c_temp_1" at ex.v(318) File: G:/cpu_try/ex.v Line: 318
Info (10041): Inferred latch for "s_o" at ex.v(135) File: G:/cpu_try/ex.v Line: 135
Info (10041): Inferred latch for "z_o" at ex.v(135) File: G:/cpu_try/ex.v Line: 135
Info (10041): Inferred latch for "v_o" at ex.v(135) File: G:/cpu_try/ex.v Line: 135
Info (10041): Inferred latch for "c_o" at ex.v(135) File: G:/cpu_try/ex.v Line: 135
Info (10041): Inferred latch for "data_store[0]" at ex.v(75) File: G:/cpu_try/ex.v Line: 75
Info (10041): Inferred latch for "data_store[1]" at ex.v(75) File: G:/cpu_try/ex.v Line: 75
Info (10041): Inferred latch for "data_store[2]" at ex.v(75) File: G:/cpu_try/ex.v Line: 75
Info (10041): Inferred latch for "data_store[3]" at ex.v(75) File: G:/cpu_try/ex.v Line: 75
Info (10041): Inferred latch for "data_store[4]" at ex.v(75) File: G:/cpu_try/ex.v Line: 75
Info (10041): Inferred latch for "data_store[5]" at ex.v(75) File: G:/cpu_try/ex.v Line: 75
Info (10041): Inferred latch for "data_store[6]" at ex.v(75) File: G:/cpu_try/ex.v Line: 75
Info (10041): Inferred latch for "data_store[7]" at ex.v(75) File: G:/cpu_try/ex.v Line: 75
Info (10041): Inferred latch for "data_store[8]" at ex.v(75) File: G:/cpu_try/ex.v Line: 75
Info (10041): Inferred latch for "data_store[9]" at ex.v(75) File: G:/cpu_try/ex.v Line: 75
Info (10041): Inferred latch for "data_store[10]" at ex.v(75) File: G:/cpu_try/ex.v Line: 75
Info (10041): Inferred latch for "data_store[11]" at ex.v(75) File: G:/cpu_try/ex.v Line: 75
Info (10041): Inferred latch for "data_store[12]" at ex.v(75) File: G:/cpu_try/ex.v Line: 75
Info (10041): Inferred latch for "data_store[13]" at ex.v(75) File: G:/cpu_try/ex.v Line: 75
Info (10041): Inferred latch for "data_store[14]" at ex.v(75) File: G:/cpu_try/ex.v Line: 75
Info (10041): Inferred latch for "data_store[15]" at ex.v(75) File: G:/cpu_try/ex.v Line: 75
Info (12128): Elaborating entity "ex_mem" for hierarchy "ex_mem:ex_mem0" File: G:/cpu_try/cpu_try.v Line: 270
Info (12128): Elaborating entity "mem" for hierarchy "mem:mem0" File: G:/cpu_try/cpu_try.v Line: 285
Warning (10270): Verilog HDL Case Statement warning at mem.v(53): incomplete case statement has no default case item File: G:/cpu_try/mem.v Line: 53
Warning (10240): Verilog HDL Always Construct warning at mem.v(31): inferring latch(es) for variable "mem_addr_o", which holds its previous value in one or more paths through the always construct File: G:/cpu_try/mem.v Line: 31
Info (10041): Inferred latch for "mem_addr_o[0]" at mem.v(31) File: G:/cpu_try/mem.v Line: 31
Info (10041): Inferred latch for "mem_addr_o[1]" at mem.v(31) File: G:/cpu_try/mem.v Line: 31
Info (10041): Inferred latch for "mem_addr_o[2]" at mem.v(31) File: G:/cpu_try/mem.v Line: 31
Info (10041): Inferred latch for "mem_addr_o[3]" at mem.v(31) File: G:/cpu_try/mem.v Line: 31
Info (10041): Inferred latch for "mem_addr_o[4]" at mem.v(31) File: G:/cpu_try/mem.v Line: 31
Info (10041): Inferred latch for "mem_addr_o[5]" at mem.v(31) File: G:/cpu_try/mem.v Line: 31
Info (10041): Inferred latch for "mem_addr_o[6]" at mem.v(31) File: G:/cpu_try/mem.v Line: 31
Info (10041): Inferred latch for "mem_addr_o[7]" at mem.v(31) File: G:/cpu_try/mem.v Line: 31
Info (10041): Inferred latch for "mem_addr_o[8]" at mem.v(31) File: G:/cpu_try/mem.v Line: 31
Info (10041): Inferred latch for "mem_addr_o[9]" at mem.v(31) File: G:/cpu_try/mem.v Line: 31
Info (10041): Inferred latch for "mem_addr_o[10]" at mem.v(31) File: G:/cpu_try/mem.v Line: 31
Info (10041): Inferred latch for "mem_addr_o[11]" at mem.v(31) File: G:/cpu_try/mem.v Line: 31
Info (10041): Inferred latch for "mem_addr_o[12]" at mem.v(31) File: G:/cpu_try/mem.v Line: 31
Info (10041): Inferred latch for "mem_addr_o[13]" at mem.v(31) File: G:/cpu_try/mem.v Line: 31
Info (10041): Inferred latch for "mem_addr_o[14]" at mem.v(31) File: G:/cpu_try/mem.v Line: 31
Info (10041): Inferred latch for "mem_addr_o[15]" at mem.v(31) File: G:/cpu_try/mem.v Line: 31
Info (12128): Elaborating entity "mem_wb" for hierarchy "mem_wb:mem_wb0" File: G:/cpu_try/cpu_try.v Line: 297
Info (12128): Elaborating entity "hilo_reg" for hierarchy "hilo_reg:hilo_reg0" File: G:/cpu_try/cpu_try.v Line: 306
Info (12128): Elaborating entity "ctrl" for hierarchy "ctrl:ctrl0" File: G:/cpu_try/cpu_try.v Line: 311
Info (12128): Elaborating entity "flag_reg" for hierarchy "flag_reg:flag_reg0" File: G:/cpu_try/cpu_try.v Line: 315
Info (12128): Elaborating entity "divide" for hierarchy "divide:div0" File: G:/cpu_try/cpu_try.v Line: 322
Warning (10230): Verilog HDL assignment warning at divide.v(42): truncated value with size 32 to match size of target (16) File: G:/cpu_try/divide.v Line: 42
Warning (10230): Verilog HDL assignment warning at divide.v(45): truncated value with size 32 to match size of target (16) File: G:/cpu_try/divide.v Line: 45
Warning (10230): Verilog HDL assignment warning at divide.v(77): truncated value with size 32 to match size of target (5) File: G:/cpu_try/divide.v Line: 77
Warning (10230): Verilog HDL assignment warning at divide.v(81): truncated value with size 32 to match size of target (16) File: G:/cpu_try/divide.v Line: 81
Warning (10230): Verilog HDL assignment warning at divide.v(83): truncated value with size 32 to match size of target (16) File: G:/cpu_try/divide.v Line: 83
Info (278001): Inferred 2 megafunctions from design logic
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "ex:ex0|Add0" File: G:/cpu_try/ex.v Line: 121
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ex:ex0|Mult0" File: G:/cpu_try/ex.v Line: 228
Info (12130): Elaborated megafunction instantiation "ex:ex0|lpm_add_sub:Add0" File: G:/cpu_try/ex.v Line: 121
Info (12133): Instantiated megafunction "ex:ex0|lpm_add_sub:Add0" with the following parameter: File: G:/cpu_try/ex.v Line: 121
    Info (12134): Parameter "LPM_WIDTH" = "16"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_rvi.tdf
    Info (12023): Found entity 1: add_sub_rvi File: G:/cpu_try/db/add_sub_rvi.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "ex:ex0|lpm_mult:Mult0" File: G:/cpu_try/ex.v Line: 228
Info (12133): Instantiated megafunction "ex:ex0|lpm_mult:Mult0" with the following parameter: File: G:/cpu_try/ex.v Line: 228
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt File: G:/cpu_try/db/mult_7dt.tdf Line: 28
Warning (13012): Latch ex:ex0|wdata_o[0] has unsafe behavior File: G:/cpu_try/ex.v Line: 350
    Warning (13013): Ports D and ENA on the latch are fed by the same signal id_ex:id_ex0|ex_alusel[2] File: G:/cpu_try/id_ex.v Line: 35
Warning (13012): Latch mem:mem0|mem_addr_o[0] has unsafe behavior File: G:/cpu_try/mem.v Line: 31
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ex_mem:ex_mem0|mem_aluop[0] File: G:/cpu_try/ex_mem.v Line: 31
Warning (13012): Latch ex:ex0|wdata_o[1] has unsafe behavior File: G:/cpu_try/ex.v Line: 350
    Warning (13013): Ports D and ENA on the latch are fed by the same signal id_ex:id_ex0|ex_alusel[2] File: G:/cpu_try/id_ex.v Line: 35
Warning (13012): Latch mem:mem0|mem_addr_o[1] has unsafe behavior File: G:/cpu_try/mem.v Line: 31
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ex_mem:ex_mem0|mem_aluop[0] File: G:/cpu_try/ex_mem.v Line: 31
Warning (13012): Latch ex:ex0|wdata_o[2] has unsafe behavior File: G:/cpu_try/ex.v Line: 350
    Warning (13013): Ports D and ENA on the latch are fed by the same signal id_ex:id_ex0|ex_alusel[2] File: G:/cpu_try/id_ex.v Line: 35
Warning (13012): Latch mem:mem0|mem_addr_o[2] has unsafe behavior File: G:/cpu_try/mem.v Line: 31
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ex_mem:ex_mem0|mem_aluop[0] File: G:/cpu_try/ex_mem.v Line: 31
Warning (13012): Latch ex:ex0|wdata_o[3] has unsafe behavior File: G:/cpu_try/ex.v Line: 350
    Warning (13013): Ports D and ENA on the latch are fed by the same signal id_ex:id_ex0|ex_alusel[2] File: G:/cpu_try/id_ex.v Line: 35
Warning (13012): Latch mem:mem0|mem_addr_o[3] has unsafe behavior File: G:/cpu_try/mem.v Line: 31
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ex_mem:ex_mem0|mem_aluop[0] File: G:/cpu_try/ex_mem.v Line: 31
Warning (13012): Latch ex:ex0|wdata_o[4] has unsafe behavior File: G:/cpu_try/ex.v Line: 350
    Warning (13013): Ports D and ENA on the latch are fed by the same signal id_ex:id_ex0|ex_alusel[2] File: G:/cpu_try/id_ex.v Line: 35
Warning (13012): Latch mem:mem0|mem_addr_o[4] has unsafe behavior File: G:/cpu_try/mem.v Line: 31
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ex_mem:ex_mem0|mem_aluop[0] File: G:/cpu_try/ex_mem.v Line: 31
Warning (13012): Latch ex:ex0|wdata_o[5] has unsafe behavior File: G:/cpu_try/ex.v Line: 350
    Warning (13013): Ports D and ENA on the latch are fed by the same signal id_ex:id_ex0|ex_alusel[2] File: G:/cpu_try/id_ex.v Line: 35
Warning (13012): Latch mem:mem0|mem_addr_o[5] has unsafe behavior File: G:/cpu_try/mem.v Line: 31
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ex_mem:ex_mem0|mem_aluop[0] File: G:/cpu_try/ex_mem.v Line: 31
Warning (13012): Latch ex:ex0|wdata_o[6] has unsafe behavior File: G:/cpu_try/ex.v Line: 350
    Warning (13013): Ports D and ENA on the latch are fed by the same signal id_ex:id_ex0|ex_alusel[2] File: G:/cpu_try/id_ex.v Line: 35
Warning (13012): Latch mem:mem0|mem_addr_o[6] has unsafe behavior File: G:/cpu_try/mem.v Line: 31
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ex_mem:ex_mem0|mem_aluop[0] File: G:/cpu_try/ex_mem.v Line: 31
Warning (13012): Latch ex:ex0|wdata_o[7] has unsafe behavior File: G:/cpu_try/ex.v Line: 350
    Warning (13013): Ports D and ENA on the latch are fed by the same signal id_ex:id_ex0|ex_alusel[2] File: G:/cpu_try/id_ex.v Line: 35
Warning (13012): Latch mem:mem0|mem_addr_o[7] has unsafe behavior File: G:/cpu_try/mem.v Line: 31
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ex_mem:ex_mem0|mem_aluop[0] File: G:/cpu_try/ex_mem.v Line: 31
Warning (13012): Latch ex:ex0|wdata_o[8] has unsafe behavior File: G:/cpu_try/ex.v Line: 350
    Warning (13013): Ports D and ENA on the latch are fed by the same signal id_ex:id_ex0|ex_alusel[2] File: G:/cpu_try/id_ex.v Line: 35
Warning (13012): Latch mem:mem0|mem_addr_o[8] has unsafe behavior File: G:/cpu_try/mem.v Line: 31
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ex_mem:ex_mem0|mem_aluop[0] File: G:/cpu_try/ex_mem.v Line: 31
Warning (13012): Latch ex:ex0|wdata_o[9] has unsafe behavior File: G:/cpu_try/ex.v Line: 350
    Warning (13013): Ports D and ENA on the latch are fed by the same signal id_ex:id_ex0|ex_alusel[2] File: G:/cpu_try/id_ex.v Line: 35
Warning (13012): Latch mem:mem0|mem_addr_o[9] has unsafe behavior File: G:/cpu_try/mem.v Line: 31
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ex_mem:ex_mem0|mem_aluop[0] File: G:/cpu_try/ex_mem.v Line: 31
Warning (13012): Latch ex:ex0|wdata_o[10] has unsafe behavior File: G:/cpu_try/ex.v Line: 350
    Warning (13013): Ports D and ENA on the latch are fed by the same signal id_ex:id_ex0|ex_alusel[2] File: G:/cpu_try/id_ex.v Line: 35
Warning (13012): Latch mem:mem0|mem_addr_o[10] has unsafe behavior File: G:/cpu_try/mem.v Line: 31
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ex_mem:ex_mem0|mem_aluop[0] File: G:/cpu_try/ex_mem.v Line: 31
Warning (13012): Latch ex:ex0|wdata_o[11] has unsafe behavior File: G:/cpu_try/ex.v Line: 350
    Warning (13013): Ports D and ENA on the latch are fed by the same signal id_ex:id_ex0|ex_alusel[2] File: G:/cpu_try/id_ex.v Line: 35
Warning (13012): Latch mem:mem0|mem_addr_o[11] has unsafe behavior File: G:/cpu_try/mem.v Line: 31
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ex_mem:ex_mem0|mem_aluop[0] File: G:/cpu_try/ex_mem.v Line: 31
Warning (13012): Latch ex:ex0|wdata_o[12] has unsafe behavior File: G:/cpu_try/ex.v Line: 350
    Warning (13013): Ports D and ENA on the latch are fed by the same signal id_ex:id_ex0|ex_alusel[2] File: G:/cpu_try/id_ex.v Line: 35
Warning (13012): Latch mem:mem0|mem_addr_o[12] has unsafe behavior File: G:/cpu_try/mem.v Line: 31
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ex_mem:ex_mem0|mem_aluop[0] File: G:/cpu_try/ex_mem.v Line: 31
Warning (13012): Latch ex:ex0|wdata_o[13] has unsafe behavior File: G:/cpu_try/ex.v Line: 350
    Warning (13013): Ports D and ENA on the latch are fed by the same signal id_ex:id_ex0|ex_alusel[2] File: G:/cpu_try/id_ex.v Line: 35
Warning (13012): Latch mem:mem0|mem_addr_o[13] has unsafe behavior File: G:/cpu_try/mem.v Line: 31
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ex_mem:ex_mem0|mem_aluop[0] File: G:/cpu_try/ex_mem.v Line: 31
Warning (13012): Latch ex:ex0|wdata_o[14] has unsafe behavior File: G:/cpu_try/ex.v Line: 350
    Warning (13013): Ports D and ENA on the latch are fed by the same signal id_ex:id_ex0|ex_alusel[2] File: G:/cpu_try/id_ex.v Line: 35
Warning (13012): Latch mem:mem0|mem_addr_o[14] has unsafe behavior File: G:/cpu_try/mem.v Line: 31
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ex_mem:ex_mem0|mem_aluop[0] File: G:/cpu_try/ex_mem.v Line: 31
Warning (13012): Latch ex:ex0|wdata_o[15] has unsafe behavior File: G:/cpu_try/ex.v Line: 350
    Warning (13013): Ports D and ENA on the latch are fed by the same signal id_ex:id_ex0|ex_alusel[2] File: G:/cpu_try/id_ex.v Line: 35
Warning (13012): Latch mem:mem0|mem_addr_o[15] has unsafe behavior File: G:/cpu_try/mem.v Line: 31
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ex_mem:ex_mem0|mem_aluop[0] File: G:/cpu_try/ex_mem.v Line: 31
Warning (13012): Latch id:id0|immenable has unsafe behavior File: G:/cpu_try/id.v Line: 60
    Warning (13013): Ports D and ENA on the latch are fed by the same signal if_id:if_id0|id_inst[14] File: G:/cpu_try/if_id.v Line: 69
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file G:/cpu_try/output_files/cpu_try.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2460 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 37 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 2397 logic cells
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 94 warnings
    Info: Peak virtual memory: 4784 megabytes
    Info: Processing ended: Tue Dec 10 16:21:09 2019
    Info: Elapsed time: 00:00:27
    Info: Total CPU time (on all processors): 00:00:47


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in G:/cpu_try/output_files/cpu_try.map.smsg.


