<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff src/hotspot/cpu/aarch64/aarch64.ad</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="../../../demo/share/jfc/SwingSet2/resources/swingset_ja.properties.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="c1_CodeStubs_aarch64.cpp.sdiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/cpu/aarch64/aarch64.ad</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
 1943   return MachNode::size(ra_);
 1944 }
 1945 
 1946 //=============================================================================
 1947 
 1948 #ifndef PRODUCT
 1949 void BoxLockNode::format(PhaseRegAlloc *ra_, outputStream *st) const {
 1950   int offset = ra_-&gt;reg2offset(in_RegMask(0).find_first_elem());
 1951   int reg = ra_-&gt;get_reg_first(this);
 1952   st-&gt;print(&quot;add %s, rsp, #%d]\t# box lock&quot;,
 1953             Matcher::regName[reg], offset);
 1954 }
 1955 #endif
 1956 
 1957 void BoxLockNode::emit(CodeBuffer &amp;cbuf, PhaseRegAlloc *ra_) const {
 1958   C2_MacroAssembler _masm(&amp;cbuf);
 1959 
 1960   int offset = ra_-&gt;reg2offset(in_RegMask(0).find_first_elem());
 1961   int reg    = ra_-&gt;get_encode(this);
 1962 
<span class="line-modified"> 1963   if (Assembler::operand_valid_for_add_sub_immediate(offset)) {</span>
<span class="line-modified"> 1964     __ add(as_Register(reg), sp, offset);</span>
<span class="line-modified"> 1965   } else {</span>
<span class="line-removed"> 1966     ShouldNotReachHere();</span>
<span class="line-removed"> 1967   }</span>
 1968 }
 1969 
 1970 uint BoxLockNode::size(PhaseRegAlloc *ra_) const {
 1971   // BoxLockNode is not a MachNode, so we can&#39;t just call MachNode::size(ra_).
<span class="line-modified"> 1972   return 4;</span>






 1973 }
 1974 
 1975 //=============================================================================
 1976 
 1977 #ifndef PRODUCT
 1978 void MachUEPNode::format(PhaseRegAlloc* ra_, outputStream* st) const
 1979 {
 1980   st-&gt;print_cr(&quot;# MachUEPNode&quot;);
 1981   if (UseCompressedClassPointers) {
 1982     st-&gt;print_cr(&quot;\tldrw rscratch1, j_rarg0 + oopDesc::klass_offset_in_bytes()]\t# compressed klass&quot;);
 1983     if (CompressedKlassPointers::shift() != 0) {
 1984       st-&gt;print_cr(&quot;\tdecode_klass_not_null rscratch1, rscratch1&quot;);
 1985     }
 1986   } else {
 1987    st-&gt;print_cr(&quot;\tldr rscratch1, j_rarg0 + oopDesc::klass_offset_in_bytes()]\t# compressed klass&quot;);
 1988   }
 1989   st-&gt;print_cr(&quot;\tcmp r0, rscratch1\t # Inline cache check&quot;);
 1990   st-&gt;print_cr(&quot;\tbne, SharedRuntime::_ic_miss_stub&quot;);
 1991 }
 1992 #endif
</pre>
<hr />
<pre>
 3106     int index = $mem$$index;
 3107     int scale = $mem$$scale;
 3108     int disp = $mem$$disp;
 3109     if (index == -1) {
 3110       __ prfm(Address(base, disp), PSTL1KEEP);
 3111     } else {
 3112       Register index_reg = as_Register(index);
 3113       if (disp == 0) {
 3114         __ prfm(Address(base, index_reg, Address::lsl(scale)), PSTL1KEEP);
 3115       } else {
 3116         __ lea(rscratch1, Address(base, disp));
 3117 	__ prfm(Address(rscratch1, index_reg, Address::lsl(scale)), PSTL1KEEP);
 3118       }
 3119     }
 3120   %}
 3121 
 3122   /// mov envcodings
 3123 
 3124   enc_class aarch64_enc_movw_imm(iRegI dst, immI src) %{
 3125     C2_MacroAssembler _masm(&amp;cbuf);
<span class="line-modified"> 3126     u_int32_t con = (u_int32_t)$src$$constant;</span>
 3127     Register dst_reg = as_Register($dst$$reg);
 3128     if (con == 0) {
 3129       __ movw(dst_reg, zr);
 3130     } else {
 3131       __ movw(dst_reg, con);
 3132     }
 3133   %}
 3134 
 3135   enc_class aarch64_enc_mov_imm(iRegL dst, immL src) %{
 3136     C2_MacroAssembler _masm(&amp;cbuf);
 3137     Register dst_reg = as_Register($dst$$reg);
<span class="line-modified"> 3138     u_int64_t con = (u_int64_t)$src$$constant;</span>
 3139     if (con == 0) {
 3140       __ mov(dst_reg, zr);
 3141     } else {
 3142       __ mov(dst_reg, con);
 3143     }
 3144   %}
 3145 
 3146   enc_class aarch64_enc_mov_p(iRegP dst, immP src) %{
 3147     C2_MacroAssembler _masm(&amp;cbuf);
 3148     Register dst_reg = as_Register($dst$$reg);
 3149     address con = (address)$src$$constant;
 3150     if (con == NULL || con == (address)1) {
 3151       ShouldNotReachHere();
 3152     } else {
 3153       relocInfo::relocType rtype = $src-&gt;constant_reloc();
 3154       if (rtype == relocInfo::oop_type) {
 3155         __ movoop(dst_reg, (jobject)con, /*immediate*/true);
 3156       } else if (rtype == relocInfo::metadata_type) {
 3157         __ mov_metadata(dst_reg, (Metadata*)con);
 3158       } else {
</pre>
<hr />
<pre>
 3160         if (con &lt; (address)(uintptr_t)os::vm_page_size()) {
 3161           __ mov(dst_reg, con);
 3162         } else {
 3163           unsigned long offset;
 3164           __ adrp(dst_reg, con, offset);
 3165           __ add(dst_reg, dst_reg, offset);
 3166         }
 3167       }
 3168     }
 3169   %}
 3170 
 3171   enc_class aarch64_enc_mov_p0(iRegP dst, immP0 src) %{
 3172     C2_MacroAssembler _masm(&amp;cbuf);
 3173     Register dst_reg = as_Register($dst$$reg);
 3174     __ mov(dst_reg, zr);
 3175   %}
 3176 
 3177   enc_class aarch64_enc_mov_p1(iRegP dst, immP_1 src) %{
 3178     C2_MacroAssembler _masm(&amp;cbuf);
 3179     Register dst_reg = as_Register($dst$$reg);
<span class="line-modified"> 3180     __ mov(dst_reg, (u_int64_t)1);</span>
 3181   %}
 3182 
 3183   enc_class aarch64_enc_mov_byte_map_base(iRegP dst, immByteMapBase src) %{
 3184     C2_MacroAssembler _masm(&amp;cbuf);
 3185     __ load_byte_map_base($dst$$Register);
 3186   %}
 3187 
 3188   enc_class aarch64_enc_mov_n(iRegN dst, immN src) %{
 3189     C2_MacroAssembler _masm(&amp;cbuf);
 3190     Register dst_reg = as_Register($dst$$reg);
 3191     address con = (address)$src$$constant;
 3192     if (con == NULL) {
 3193       ShouldNotReachHere();
 3194     } else {
 3195       relocInfo::relocType rtype = $src-&gt;constant_reloc();
 3196       assert(rtype == relocInfo::oop_type, &quot;unexpected reloc type&quot;);
 3197       __ set_narrow_oop(dst_reg, (jobject)con);
 3198     }
 3199   %}
 3200 
</pre>
<hr />
<pre>
 3285     C2_MacroAssembler _masm(&amp;cbuf);
 3286     Register reg1 = as_Register($src1$$reg);
 3287     Register reg2 = as_Register($src2$$reg);
 3288     __ cmpw(reg1, reg2);
 3289   %}
 3290 
 3291   enc_class aarch64_enc_cmpw_imm_addsub(iRegI src1, immIAddSub src2) %{
 3292     C2_MacroAssembler _masm(&amp;cbuf);
 3293     Register reg = as_Register($src1$$reg);
 3294     int32_t val = $src2$$constant;
 3295     if (val &gt;= 0) {
 3296       __ subsw(zr, reg, val);
 3297     } else {
 3298       __ addsw(zr, reg, -val);
 3299     }
 3300   %}
 3301 
 3302   enc_class aarch64_enc_cmpw_imm(iRegI src1, immI src2) %{
 3303     C2_MacroAssembler _masm(&amp;cbuf);
 3304     Register reg1 = as_Register($src1$$reg);
<span class="line-modified"> 3305     u_int32_t val = (u_int32_t)$src2$$constant;</span>
 3306     __ movw(rscratch1, val);
 3307     __ cmpw(reg1, rscratch1);
 3308   %}
 3309 
 3310   enc_class aarch64_enc_cmp(iRegL src1, iRegL src2) %{
 3311     C2_MacroAssembler _masm(&amp;cbuf);
 3312     Register reg1 = as_Register($src1$$reg);
 3313     Register reg2 = as_Register($src2$$reg);
 3314     __ cmp(reg1, reg2);
 3315   %}
 3316 
 3317   enc_class aarch64_enc_cmp_imm_addsub(iRegL src1, immL12 src2) %{
 3318     C2_MacroAssembler _masm(&amp;cbuf);
 3319     Register reg = as_Register($src1$$reg);
 3320     int64_t val = $src2$$constant;
 3321     if (val &gt;= 0) {
 3322       __ subs(zr, reg, val);
 3323     } else if (val != -val) {
 3324       __ adds(zr, reg, -val);
 3325     } else {
 3326     // aargh, Long.MIN_VALUE is a special case
<span class="line-modified"> 3327       __ orr(rscratch1, zr, (u_int64_t)val);</span>
 3328       __ subs(zr, reg, rscratch1);
 3329     }
 3330   %}
 3331 
 3332   enc_class aarch64_enc_cmp_imm(iRegL src1, immL src2) %{
 3333     C2_MacroAssembler _masm(&amp;cbuf);
 3334     Register reg1 = as_Register($src1$$reg);
<span class="line-modified"> 3335     u_int64_t val = (u_int64_t)$src2$$constant;</span>
 3336     __ mov(rscratch1, val);
 3337     __ cmp(reg1, rscratch1);
 3338   %}
 3339 
 3340   enc_class aarch64_enc_cmpp(iRegP src1, iRegP src2) %{
 3341     C2_MacroAssembler _masm(&amp;cbuf);
 3342     Register reg1 = as_Register($src1$$reg);
 3343     Register reg2 = as_Register($src2$$reg);
 3344     __ cmp(reg1, reg2);
 3345   %}
 3346 
 3347   enc_class aarch64_enc_cmpn(iRegN src1, iRegN src2) %{
 3348     C2_MacroAssembler _masm(&amp;cbuf);
 3349     Register reg1 = as_Register($src1$$reg);
 3350     Register reg2 = as_Register($src2$$reg);
 3351     __ cmpw(reg1, reg2);
 3352   %}
 3353 
 3354   enc_class aarch64_enc_testp(iRegP src) %{
 3355     C2_MacroAssembler _masm(&amp;cbuf);
</pre>
<hr />
<pre>
13847 // ============================================================================
13848 // clearing of an array
13849 
13850 instruct clearArray_reg_reg(iRegL_R11 cnt, iRegP_R10 base, Universe dummy, rFlagsReg cr)
13851 %{
13852   match(Set dummy (ClearArray cnt base));
13853   effect(USE_KILL cnt, USE_KILL base, KILL cr);
13854 
13855   ins_cost(4 * INSN_COST);
13856   format %{ &quot;ClearArray $cnt, $base&quot; %}
13857 
13858   ins_encode %{
13859     __ zero_words($base$$Register, $cnt$$Register);
13860   %}
13861 
13862   ins_pipe(pipe_class_memory);
13863 %}
13864 
13865 instruct clearArray_imm_reg(immL cnt, iRegP_R10 base, Universe dummy, rFlagsReg cr)
13866 %{
<span class="line-modified">13867   predicate((u_int64_t)n-&gt;in(2)-&gt;get_long()</span>
<span class="line-modified">13868             &lt; (u_int64_t)(BlockZeroingLowLimit &gt;&gt; LogBytesPerWord));</span>
13869   match(Set dummy (ClearArray cnt base));
13870   effect(USE_KILL base);
13871 
13872   ins_cost(4 * INSN_COST);
13873   format %{ &quot;ClearArray $cnt, $base&quot; %}
13874 
13875   ins_encode %{
<span class="line-modified">13876     __ zero_words($base$$Register, (u_int64_t)$cnt$$constant);</span>
13877   %}
13878 
13879   ins_pipe(pipe_class_memory);
13880 %}
13881 
13882 // ============================================================================
13883 // Overflow Math Instructions
13884 
13885 instruct overflowAddI_reg_reg(rFlagsReg cr, iRegIorL2I op1, iRegIorL2I op2)
13886 %{
13887   match(Set cr (OverflowAddI op1 op2));
13888 
13889   format %{ &quot;cmnw  $op1, $op2\t# overflow check int&quot; %}
13890   ins_cost(INSN_COST);
13891   ins_encode %{
13892     __ cmnw($op1$$Register, $op2$$Register);
13893   %}
13894 
13895   ins_pipe(icmp_reg_reg);
13896 %}
</pre>
</td>
<td>
<hr />
<pre>
 1943   return MachNode::size(ra_);
 1944 }
 1945 
 1946 //=============================================================================
 1947 
 1948 #ifndef PRODUCT
 1949 void BoxLockNode::format(PhaseRegAlloc *ra_, outputStream *st) const {
 1950   int offset = ra_-&gt;reg2offset(in_RegMask(0).find_first_elem());
 1951   int reg = ra_-&gt;get_reg_first(this);
 1952   st-&gt;print(&quot;add %s, rsp, #%d]\t# box lock&quot;,
 1953             Matcher::regName[reg], offset);
 1954 }
 1955 #endif
 1956 
 1957 void BoxLockNode::emit(CodeBuffer &amp;cbuf, PhaseRegAlloc *ra_) const {
 1958   C2_MacroAssembler _masm(&amp;cbuf);
 1959 
 1960   int offset = ra_-&gt;reg2offset(in_RegMask(0).find_first_elem());
 1961   int reg    = ra_-&gt;get_encode(this);
 1962 
<span class="line-modified"> 1963   // This add will handle any 24-bit signed offset. 24 bits allows an</span>
<span class="line-modified"> 1964   // 8 megabyte stack frame.</span>
<span class="line-modified"> 1965   __ add(as_Register(reg), sp, offset);</span>


 1966 }
 1967 
 1968 uint BoxLockNode::size(PhaseRegAlloc *ra_) const {
 1969   // BoxLockNode is not a MachNode, so we can&#39;t just call MachNode::size(ra_).
<span class="line-modified"> 1970   int offset = ra_-&gt;reg2offset(in_RegMask(0).find_first_elem());</span>
<span class="line-added"> 1971 </span>
<span class="line-added"> 1972   if (Assembler::operand_valid_for_add_sub_immediate(offset)) {</span>
<span class="line-added"> 1973     return NativeInstruction::instruction_size;</span>
<span class="line-added"> 1974   } else {</span>
<span class="line-added"> 1975     return 2 * NativeInstruction::instruction_size;</span>
<span class="line-added"> 1976   }</span>
 1977 }
 1978 
 1979 //=============================================================================
 1980 
 1981 #ifndef PRODUCT
 1982 void MachUEPNode::format(PhaseRegAlloc* ra_, outputStream* st) const
 1983 {
 1984   st-&gt;print_cr(&quot;# MachUEPNode&quot;);
 1985   if (UseCompressedClassPointers) {
 1986     st-&gt;print_cr(&quot;\tldrw rscratch1, j_rarg0 + oopDesc::klass_offset_in_bytes()]\t# compressed klass&quot;);
 1987     if (CompressedKlassPointers::shift() != 0) {
 1988       st-&gt;print_cr(&quot;\tdecode_klass_not_null rscratch1, rscratch1&quot;);
 1989     }
 1990   } else {
 1991    st-&gt;print_cr(&quot;\tldr rscratch1, j_rarg0 + oopDesc::klass_offset_in_bytes()]\t# compressed klass&quot;);
 1992   }
 1993   st-&gt;print_cr(&quot;\tcmp r0, rscratch1\t # Inline cache check&quot;);
 1994   st-&gt;print_cr(&quot;\tbne, SharedRuntime::_ic_miss_stub&quot;);
 1995 }
 1996 #endif
</pre>
<hr />
<pre>
 3110     int index = $mem$$index;
 3111     int scale = $mem$$scale;
 3112     int disp = $mem$$disp;
 3113     if (index == -1) {
 3114       __ prfm(Address(base, disp), PSTL1KEEP);
 3115     } else {
 3116       Register index_reg = as_Register(index);
 3117       if (disp == 0) {
 3118         __ prfm(Address(base, index_reg, Address::lsl(scale)), PSTL1KEEP);
 3119       } else {
 3120         __ lea(rscratch1, Address(base, disp));
 3121 	__ prfm(Address(rscratch1, index_reg, Address::lsl(scale)), PSTL1KEEP);
 3122       }
 3123     }
 3124   %}
 3125 
 3126   /// mov envcodings
 3127 
 3128   enc_class aarch64_enc_movw_imm(iRegI dst, immI src) %{
 3129     C2_MacroAssembler _masm(&amp;cbuf);
<span class="line-modified"> 3130     uint32_t con = (uint32_t)$src$$constant;</span>
 3131     Register dst_reg = as_Register($dst$$reg);
 3132     if (con == 0) {
 3133       __ movw(dst_reg, zr);
 3134     } else {
 3135       __ movw(dst_reg, con);
 3136     }
 3137   %}
 3138 
 3139   enc_class aarch64_enc_mov_imm(iRegL dst, immL src) %{
 3140     C2_MacroAssembler _masm(&amp;cbuf);
 3141     Register dst_reg = as_Register($dst$$reg);
<span class="line-modified"> 3142     uint64_t con = (uint64_t)$src$$constant;</span>
 3143     if (con == 0) {
 3144       __ mov(dst_reg, zr);
 3145     } else {
 3146       __ mov(dst_reg, con);
 3147     }
 3148   %}
 3149 
 3150   enc_class aarch64_enc_mov_p(iRegP dst, immP src) %{
 3151     C2_MacroAssembler _masm(&amp;cbuf);
 3152     Register dst_reg = as_Register($dst$$reg);
 3153     address con = (address)$src$$constant;
 3154     if (con == NULL || con == (address)1) {
 3155       ShouldNotReachHere();
 3156     } else {
 3157       relocInfo::relocType rtype = $src-&gt;constant_reloc();
 3158       if (rtype == relocInfo::oop_type) {
 3159         __ movoop(dst_reg, (jobject)con, /*immediate*/true);
 3160       } else if (rtype == relocInfo::metadata_type) {
 3161         __ mov_metadata(dst_reg, (Metadata*)con);
 3162       } else {
</pre>
<hr />
<pre>
 3164         if (con &lt; (address)(uintptr_t)os::vm_page_size()) {
 3165           __ mov(dst_reg, con);
 3166         } else {
 3167           unsigned long offset;
 3168           __ adrp(dst_reg, con, offset);
 3169           __ add(dst_reg, dst_reg, offset);
 3170         }
 3171       }
 3172     }
 3173   %}
 3174 
 3175   enc_class aarch64_enc_mov_p0(iRegP dst, immP0 src) %{
 3176     C2_MacroAssembler _masm(&amp;cbuf);
 3177     Register dst_reg = as_Register($dst$$reg);
 3178     __ mov(dst_reg, zr);
 3179   %}
 3180 
 3181   enc_class aarch64_enc_mov_p1(iRegP dst, immP_1 src) %{
 3182     C2_MacroAssembler _masm(&amp;cbuf);
 3183     Register dst_reg = as_Register($dst$$reg);
<span class="line-modified"> 3184     __ mov(dst_reg, (uint64_t)1);</span>
 3185   %}
 3186 
 3187   enc_class aarch64_enc_mov_byte_map_base(iRegP dst, immByteMapBase src) %{
 3188     C2_MacroAssembler _masm(&amp;cbuf);
 3189     __ load_byte_map_base($dst$$Register);
 3190   %}
 3191 
 3192   enc_class aarch64_enc_mov_n(iRegN dst, immN src) %{
 3193     C2_MacroAssembler _masm(&amp;cbuf);
 3194     Register dst_reg = as_Register($dst$$reg);
 3195     address con = (address)$src$$constant;
 3196     if (con == NULL) {
 3197       ShouldNotReachHere();
 3198     } else {
 3199       relocInfo::relocType rtype = $src-&gt;constant_reloc();
 3200       assert(rtype == relocInfo::oop_type, &quot;unexpected reloc type&quot;);
 3201       __ set_narrow_oop(dst_reg, (jobject)con);
 3202     }
 3203   %}
 3204 
</pre>
<hr />
<pre>
 3289     C2_MacroAssembler _masm(&amp;cbuf);
 3290     Register reg1 = as_Register($src1$$reg);
 3291     Register reg2 = as_Register($src2$$reg);
 3292     __ cmpw(reg1, reg2);
 3293   %}
 3294 
 3295   enc_class aarch64_enc_cmpw_imm_addsub(iRegI src1, immIAddSub src2) %{
 3296     C2_MacroAssembler _masm(&amp;cbuf);
 3297     Register reg = as_Register($src1$$reg);
 3298     int32_t val = $src2$$constant;
 3299     if (val &gt;= 0) {
 3300       __ subsw(zr, reg, val);
 3301     } else {
 3302       __ addsw(zr, reg, -val);
 3303     }
 3304   %}
 3305 
 3306   enc_class aarch64_enc_cmpw_imm(iRegI src1, immI src2) %{
 3307     C2_MacroAssembler _masm(&amp;cbuf);
 3308     Register reg1 = as_Register($src1$$reg);
<span class="line-modified"> 3309     uint32_t val = (uint32_t)$src2$$constant;</span>
 3310     __ movw(rscratch1, val);
 3311     __ cmpw(reg1, rscratch1);
 3312   %}
 3313 
 3314   enc_class aarch64_enc_cmp(iRegL src1, iRegL src2) %{
 3315     C2_MacroAssembler _masm(&amp;cbuf);
 3316     Register reg1 = as_Register($src1$$reg);
 3317     Register reg2 = as_Register($src2$$reg);
 3318     __ cmp(reg1, reg2);
 3319   %}
 3320 
 3321   enc_class aarch64_enc_cmp_imm_addsub(iRegL src1, immL12 src2) %{
 3322     C2_MacroAssembler _masm(&amp;cbuf);
 3323     Register reg = as_Register($src1$$reg);
 3324     int64_t val = $src2$$constant;
 3325     if (val &gt;= 0) {
 3326       __ subs(zr, reg, val);
 3327     } else if (val != -val) {
 3328       __ adds(zr, reg, -val);
 3329     } else {
 3330     // aargh, Long.MIN_VALUE is a special case
<span class="line-modified"> 3331       __ orr(rscratch1, zr, (uint64_t)val);</span>
 3332       __ subs(zr, reg, rscratch1);
 3333     }
 3334   %}
 3335 
 3336   enc_class aarch64_enc_cmp_imm(iRegL src1, immL src2) %{
 3337     C2_MacroAssembler _masm(&amp;cbuf);
 3338     Register reg1 = as_Register($src1$$reg);
<span class="line-modified"> 3339     uint64_t val = (uint64_t)$src2$$constant;</span>
 3340     __ mov(rscratch1, val);
 3341     __ cmp(reg1, rscratch1);
 3342   %}
 3343 
 3344   enc_class aarch64_enc_cmpp(iRegP src1, iRegP src2) %{
 3345     C2_MacroAssembler _masm(&amp;cbuf);
 3346     Register reg1 = as_Register($src1$$reg);
 3347     Register reg2 = as_Register($src2$$reg);
 3348     __ cmp(reg1, reg2);
 3349   %}
 3350 
 3351   enc_class aarch64_enc_cmpn(iRegN src1, iRegN src2) %{
 3352     C2_MacroAssembler _masm(&amp;cbuf);
 3353     Register reg1 = as_Register($src1$$reg);
 3354     Register reg2 = as_Register($src2$$reg);
 3355     __ cmpw(reg1, reg2);
 3356   %}
 3357 
 3358   enc_class aarch64_enc_testp(iRegP src) %{
 3359     C2_MacroAssembler _masm(&amp;cbuf);
</pre>
<hr />
<pre>
13851 // ============================================================================
13852 // clearing of an array
13853 
13854 instruct clearArray_reg_reg(iRegL_R11 cnt, iRegP_R10 base, Universe dummy, rFlagsReg cr)
13855 %{
13856   match(Set dummy (ClearArray cnt base));
13857   effect(USE_KILL cnt, USE_KILL base, KILL cr);
13858 
13859   ins_cost(4 * INSN_COST);
13860   format %{ &quot;ClearArray $cnt, $base&quot; %}
13861 
13862   ins_encode %{
13863     __ zero_words($base$$Register, $cnt$$Register);
13864   %}
13865 
13866   ins_pipe(pipe_class_memory);
13867 %}
13868 
13869 instruct clearArray_imm_reg(immL cnt, iRegP_R10 base, Universe dummy, rFlagsReg cr)
13870 %{
<span class="line-modified">13871   predicate((uint64_t)n-&gt;in(2)-&gt;get_long()</span>
<span class="line-modified">13872             &lt; (uint64_t)(BlockZeroingLowLimit &gt;&gt; LogBytesPerWord));</span>
13873   match(Set dummy (ClearArray cnt base));
13874   effect(USE_KILL base);
13875 
13876   ins_cost(4 * INSN_COST);
13877   format %{ &quot;ClearArray $cnt, $base&quot; %}
13878 
13879   ins_encode %{
<span class="line-modified">13880     __ zero_words($base$$Register, (uint64_t)$cnt$$constant);</span>
13881   %}
13882 
13883   ins_pipe(pipe_class_memory);
13884 %}
13885 
13886 // ============================================================================
13887 // Overflow Math Instructions
13888 
13889 instruct overflowAddI_reg_reg(rFlagsReg cr, iRegIorL2I op1, iRegIorL2I op2)
13890 %{
13891   match(Set cr (OverflowAddI op1 op2));
13892 
13893   format %{ &quot;cmnw  $op1, $op2\t# overflow check int&quot; %}
13894   ins_cost(INSN_COST);
13895   ins_encode %{
13896     __ cmnw($op1$$Register, $op2$$Register);
13897   %}
13898 
13899   ins_pipe(icmp_reg_reg);
13900 %}
</pre>
</td>
</tr>
</table>
<center><a href="../../../demo/share/jfc/SwingSet2/resources/swingset_ja.properties.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="c1_CodeStubs_aarch64.cpp.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>