

================================================================
== Vitis HLS Report for 'p_anonymous_namespace_dot_tree_float_5u_unsigned_int_float_6171'
================================================================
* Date:           Tue Mar 16 16:15:39 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        krnl_lstm
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.157 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       56|       56|  0.560 us|  0.560 us|   27|   27|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------------------------------+---------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                          |                                       |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                 Instance                 |                 Module                |   min   |   max   |    min    |    max    | min | max |   Type   |
        +------------------------------------------+---------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |mul_float_32u_unsigned_int_float_6681_U0  |mul_float_32u_unsigned_int_float_6681  |        5|        5|  50.000 ns|  50.000 ns|    5|    5|      none|
        |sum_float_5u_unsigned_int_float_6782_U0   |sum_float_5u_unsigned_int_float_6782   |       50|       50|   0.500 us|   0.500 us|   27|   27|  dataflow|
        +------------------------------------------+---------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|       1|    -|
|FIFO             |        -|    -|      99|      68|    -|
|Instance         |        -|  130|   13059|   17790|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|       -|    -|
|Register         |        -|    -|       -|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|  130|   13158|   17859|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1090|  900|  437200|  218600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|   14|       3|       8|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+---------------------------------------+---------+----+------+-------+-----+
    |                 Instance                 |                 Module                | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +------------------------------------------+---------------------------------------+---------+----+------+-------+-----+
    |mul_float_32u_unsigned_int_float_6681_U0  |mul_float_32u_unsigned_int_float_6681  |        0|  96|  7656|  10379|    0|
    |sum_float_5u_unsigned_int_float_6782_U0   |sum_float_5u_unsigned_int_float_6782   |        0|  34|  5403|   7411|    0|
    +------------------------------------------+---------------------------------------+---------+----+------+-------+-----+
    |Total                                     |                                       |        0| 130| 13059|  17790|    0|
    +------------------------------------------+---------------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +------------+---------+----+----+-----+------+------+---------+
    |    Name    | BRAM_18K| FF | LUT| URAM| Depth| Bits | Size:D*B|
    +------------+---------+----+----+-----+------+------+---------+
    |l_mulStr_U  |        0|  99|   0|    -|     2|  1024|     2048|
    +------------+---------+----+----+-----+------+------+---------+
    |Total       |        0|  99|   0|    0|     2|  1024|     2048|
    +------------+---------+----+----+-----+------+------+---------+

    * Expression: 
    +--------------+----------+----+---+----+------------+------------+
    | Variable Name| Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+----+---+----+------------+------------+
    |ap_idle       |       and|   0|  0|   1|           1|           1|
    +--------------+----------+----+---+----+------------+------------+
    |Total         |          |   0|  0|   1|           1|           1|
    +--------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+------+------------+-------------------------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits |  Protocol  |                           Source Object                           |    C Type    |
+------------------+-----+------+------------+-------------------------------------------------------------------+--------------+
|str_in12_dout     |   in|  1024|     ap_fifo|                                                           str_in12|       pointer|
|str_in12_empty_n  |   in|     1|     ap_fifo|                                                           str_in12|       pointer|
|str_in12_read     |  out|     1|     ap_fifo|                                                           str_in12|       pointer|
|str_in23_dout     |   in|  1024|     ap_fifo|                                                           str_in23|       pointer|
|str_in23_empty_n  |   in|     1|     ap_fifo|                                                           str_in23|       pointer|
|str_in23_read     |  out|     1|     ap_fifo|                                                           str_in23|       pointer|
|l_dot2_din        |  out|    32|     ap_fifo|                                                             l_dot2|       pointer|
|l_dot2_full_n     |   in|     1|     ap_fifo|                                                             l_dot2|       pointer|
|l_dot2_write      |  out|     1|     ap_fifo|                                                             l_dot2|       pointer|
|ap_clk            |   in|     1|  ap_ctrl_hs|  (anonymous namespace)dot_tree<float, 5u, unsigned int, float>6171|  return value|
|ap_rst            |   in|     1|  ap_ctrl_hs|  (anonymous namespace)dot_tree<float, 5u, unsigned int, float>6171|  return value|
|ap_start          |   in|     1|  ap_ctrl_hs|  (anonymous namespace)dot_tree<float, 5u, unsigned int, float>6171|  return value|
|ap_done           |  out|     1|  ap_ctrl_hs|  (anonymous namespace)dot_tree<float, 5u, unsigned int, float>6171|  return value|
|ap_ready          |  out|     1|  ap_ctrl_hs|  (anonymous namespace)dot_tree<float, 5u, unsigned int, float>6171|  return value|
|ap_idle           |  out|     1|  ap_ctrl_hs|  (anonymous namespace)dot_tree<float, 5u, unsigned int, float>6171|  return value|
|ap_continue       |   in|     1|  ap_ctrl_hs|  (anonymous namespace)dot_tree<float, 5u, unsigned int, float>6171|  return value|
+------------------+-----+------+------------+-------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%l_mulStr = alloca i32 1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/dotHelper.hpp:65]   --->   Operation 5 'alloca' 'l_mulStr' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 6 [2/2] (0.00ns)   --->   "%call_ln66 = call void @mul<float, 32u, unsigned int, float>6681, i1024 %str_in12, i1024 %str_in23, i1024 %l_mulStr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/dotHelper.hpp:66]   --->   Operation 6 'call' 'call_ln66' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 7 [1/2] (0.00ns)   --->   "%call_ln66 = call void @mul<float, 32u, unsigned int, float>6681, i1024 %str_in12, i1024 %str_in23, i1024 %l_mulStr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/dotHelper.hpp:66]   --->   Operation 7 'call' 'call_ln66' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 8 [2/2] (0.00ns)   --->   "%call_ln67 = call void @sum<float, 5u, unsigned int, float>6782, i1024 %l_mulStr, i32 %l_dot2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/dotHelper.hpp:67]   --->   Operation 8 'call' 'call_ln67' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 9 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_1"   --->   Operation 9 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %str_in23, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %str_in12, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %l_dot2, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @l_mulStr_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i1024 %l_mulStr, i1024 %l_mulStr"   --->   Operation 13 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %l_mulStr, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/2] (0.00ns)   --->   "%call_ln67 = call void @sum<float, 5u, unsigned int, float>6782, i1024 %l_mulStr, i32 %l_dot2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/dotHelper.hpp:67]   --->   Operation 15 'call' 'call_ln67' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "%ret_ln68 = ret" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/dotHelper.hpp:68]   --->   Operation 16 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ str_in12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ str_in23]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ l_dot2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
l_mulStr                 (alloca              ) [ 01111]
call_ln66                (call                ) [ 00000]
specdataflowpipeline_ln0 (specdataflowpipeline) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
empty                    (specchannel         ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
call_ln67                (call                ) [ 00000]
ret_ln68                 (ret                 ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="str_in12">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="str_in12"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="str_in23">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="str_in23"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="l_dot2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_dot2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul<float, 32u, unsigned int, float>6681"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum<float, 5u, unsigned int, float>6782"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_mulStr_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="l_mulStr_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l_mulStr/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="grp_mul_float_32u_unsigned_int_float_6681_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="0" slack="0"/>
<pin id="38" dir="0" index="1" bw="1024" slack="0"/>
<pin id="39" dir="0" index="2" bw="1024" slack="0"/>
<pin id="40" dir="0" index="3" bw="1024" slack="0"/>
<pin id="41" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln66/1 "/>
</bind>
</comp>

<comp id="45" class="1004" name="grp_sum_float_5u_unsigned_int_float_6782_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="0" slack="0"/>
<pin id="47" dir="0" index="1" bw="1024" slack="2"/>
<pin id="48" dir="0" index="2" bw="32" slack="0"/>
<pin id="49" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln67/3 "/>
</bind>
</comp>

<comp id="52" class="1005" name="l_mulStr_reg_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1024" slack="0"/>
<pin id="54" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opset="l_mulStr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="35"><net_src comp="6" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="42"><net_src comp="8" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="44"><net_src comp="2" pin="0"/><net_sink comp="36" pin=2"/></net>

<net id="50"><net_src comp="10" pin="0"/><net_sink comp="45" pin=0"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="45" pin=2"/></net>

<net id="55"><net_src comp="32" pin="1"/><net_sink comp="52" pin=0"/></net>

<net id="56"><net_src comp="52" pin="1"/><net_sink comp="36" pin=3"/></net>

<net id="57"><net_src comp="52" pin="1"/><net_sink comp="45" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: str_in12 | {}
	Port: str_in23 | {}
	Port: l_dot2 | {3 4 }
 - Input state : 
	Port: (anonymous namespace)dot_tree<float, 5u, unsigned int, float>6171 : str_in12 | {1 2 }
	Port: (anonymous namespace)dot_tree<float, 5u, unsigned int, float>6171 : str_in23 | {1 2 }
	Port: (anonymous namespace)dot_tree<float, 5u, unsigned int, float>6171 : l_dot2 | {}
  - Chain level:
	State 1
		call_ln66 : 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------|---------|---------|---------|---------|
| Operation|                 Functional Unit                 |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_mul_float_32u_unsigned_int_float_6681_fu_36 |    96   |  83.072 |   9696  |  10880  |
|          |  grp_sum_float_5u_unsigned_int_float_6782_fu_45 |    34   | 46.0797 |   6365  |   7058  |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                 |   130   | 129.152 |  16061  |  17938  |
|----------|-------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
|l_mulStr_reg_52|  1024  |
+---------------+--------+
|     Total     |  1024  |
+---------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   130  |   129  |  16061 |  17938 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |  1024  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   130  |   129  |  17085 |  17938 |
+-----------+--------+--------+--------+--------+
