// Seed: 1706014663
module module_0 (
    input tri  id_0,
    input tri0 id_1
);
  wire id_3;
  assign id_3 = id_3;
endmodule
module module_0 (
    input supply0 id_0,
    output wand id_1,
    input wand id_2,
    input wor id_3
    , id_14,
    input wire id_4,
    output wire id_5,
    input tri0 id_6,
    output tri id_7,
    input tri1 id_8,
    output supply1 id_9,
    input tri1 id_10,
    input wire module_1,
    output logic id_12
);
  assign id_5 = id_11 % id_4;
  always @(1) begin
    if (id_0 && id_0) id_12 <= 1;
    else id_14 <= 1;
  end
  wire id_15;
  module_0(
      id_8, id_10
  );
endmodule
