// Seed: 2186883917
module module_0 (
    output uwire id_0,
    input  tri1  id_1,
    input  wor   id_2,
    output wand  id_3,
    input  tri1  id_4,
    input  tri1  id_5,
    output wor   id_6
);
  wire id_8 = id_4;
  assign id_0 = id_2;
endmodule
module module_1 (
    output supply0 id_0,
    output supply0 id_1,
    input wor id_2
    , id_11,
    output tri1 id_3,
    output wor id_4,
    output logic id_5,
    output tri1 id_6,
    input tri0 void id_7,
    output tri1 id_8,
    input wor id_9
);
  always id_5 <= id_9;
  module_0 modCall_1 (
      id_0,
      id_7,
      id_7,
      id_8,
      id_7,
      id_2,
      id_8
  );
  assign id_5 = id_9;
  logic id_12;
  ;
endmodule
