/*
 * Copyright (C) 2012, Freescale Semiconductor, Inc. All Rights Reserved
 * THIS SOURCE CODE IS CONFIDENTIAL AND PROPRIETARY AND MAY NOT
 * BE USED OR DISTRIBUTED WITHOUT THE WRITTEN PERMISSION OF
 * Freescale Semiconductor, Inc.
*/

// File: audmux_iomux_config.c

/* ------------------------------------------------------------------------------
 * <auto-generated>
 *     This code was generated by a tool.
 *     Runtime Version:3.3.2.1
 *
 *     Changes to this file may cause incorrect behavior and will be lost if
 *     the code is regenerated.
 * </auto-generated>
 * ------------------------------------------------------------------------------
*/

#include "iomux_config.h"
#include "iomux_define.h"
#include "registers/regsiomuxc.h"

// Function to configure IOMUXC for audmux module.
void audmux_iomux_config(void)
{
    // Config audmux.AUD4_RXD to pad DISP0_DAT23(C3)
    // AUD4_SSI_RXD and DISP0_DAT23
    // HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT23_WR(0x00000003);
    // HW_IOMUXC_AUDMUX_P4_INPUT_DA_AMX_SELECT_INPUT_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT23_WR(0x000005E5);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT23(0x53FA80BC)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad DISP0_DAT23.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT1
    //                    Select 1 of 7 iomux modes to be used for pad: DISP0_DAT23.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: DISP0_DAT[23] of instance: ipu.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[17] of instance: gpio5.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: SS0 of instance: ecspi1.
    //                NOTE: - Config Register IOMUXC_ECSPI1_IPP_IND_SS_B_0_SELECT_INPUT for mode ALT2.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: AUD4_RXD of instance: audmux.
    //                NOTE: - Config Register IOMUXC_AUDMUX_P4_INPUT_DA_AMX_SELECT_INPUT for mode ALT3.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: DEBUG_BUS_DEVICE[2] of instance: sdma.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: EMI_DEBUG[28] of instance: emi.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: TMS of instance: sata_phy.
    HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT23_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT23_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT23_MUX_MODE(ALT3));
    // Pad DISP0_DAT23 is involved in Daisy Chain.
    // Input Select Register:
    // IOMUXC_AUDMUX_P4_INPUT_DA_AMX_SELECT_INPUT(0x53FA8730)
    //   DAISY [0] Reset: SEL_DISP0_DAT23_ALT3
    //               Selecting Pads Involved in Daisy Chain.
    //               NOTE: Instance: audmux, In Pin: p4_input_da_amx
    //     SEL_DISP0_DAT23_ALT3 (0) - Selecting Pad: DISP0_DAT23 for Mode: ALT3.
    //     SEL_SD2_DATA0_ALT3 (1) - Selecting Pad: SD2_DATA0 for Mode: ALT3.
    HW_IOMUXC_AUDMUX_P4_INPUT_DA_AMX_SELECT_INPUT_WR(
            BF_IOMUXC_AUDMUX_P4_INPUT_DA_AMX_SELECT_INPUT_DAISY(SEL_DISP0_DAT23_ALT3));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT23(0x53FA83E8)
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST [11] - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   STRENGTH_MODE [10] - Strength Mode Field Reset: STRENGTH_MODE_FOUR_LEVEL
    //                        Read Only Field
    //     STRENGTH_MODE_FOUR_LEVEL (1) - 4 Level Mode
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_ENABLED
    //             Select one out of next values for pad: DISP0_DAT23.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: DISP0_DAT23.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: DISP0_DAT23.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Select one out of next values for pad: DISP0_DAT23.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE [3] - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: DISP0_DAT23.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE [2:1] - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: DISP0_DAT23.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //   SRE [0] - Slew Rate Field Reset: SRE_FAST
    //             Select one out of next values for pad: DISP0_DAT23.
    //     SRE_SLOW (0) - Slow Slew Rate
    //     SRE_FAST (1) - Fast Slew Rate
    HW_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT23_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT23_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT23_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT23_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT23_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT23_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT23_DSE(DSE_120OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT23_SRE(SRE_FAST));

    // Config audmux.AUD4_TXC to pad DISP0_DAT20(F4)
    // AUD4_TXC and DISP0_DAT20
    // HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT20_WR(0x00000003);
    // HW_IOMUXC_AUDMUX_P4_INPUT_TXCLK_AMX_SELECT_INPUT_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT20_WR(0x000005E5);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT20(0x53FA80B0)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad DISP0_DAT20.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT1
    //                    Select 1 of 7 iomux modes to be used for pad: DISP0_DAT20.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[14] of instance: gpio5.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: SCLK of instance: ecspi1.
    //                NOTE: - Config Register IOMUXC_ECSPI1_IPP_CSPI_CLK_IN_SELECT_INPUT for mode ALT2.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: AUD4_TXC of instance: audmux.
    //                NOTE: - Config Register IOMUXC_AUDMUX_P4_INPUT_TXCLK_AMX_SELECT_INPUT for mode ALT3.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: DEBUG_EVT_CHN_LINES[7] of instance: sdma.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: EMI_DEBUG[25] of instance: emi.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: TDI of instance: sata_phy.
    HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT20_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT20_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT20_MUX_MODE(ALT3));
    // Pad DISP0_DAT20 is involved in Daisy Chain.
    // Input Select Register:
    // IOMUXC_AUDMUX_P4_INPUT_TXCLK_AMX_SELECT_INPUT(0x53FA8740)
    //   DAISY [0] Reset: SEL_DISP0_DAT20_ALT3
    //               Selecting Pads Involved in Daisy Chain.
    //               NOTE: Instance: audmux, In Pin: p4_input_txclk_amx
    //     SEL_DISP0_DAT20_ALT3 (0) - Selecting Pad: DISP0_DAT20 for Mode: ALT3.
    //     SEL_SD2_DATA3_ALT3 (1) - Selecting Pad: SD2_DATA3 for Mode: ALT3.
    HW_IOMUXC_AUDMUX_P4_INPUT_TXCLK_AMX_SELECT_INPUT_WR(
            BF_IOMUXC_AUDMUX_P4_INPUT_TXCLK_AMX_SELECT_INPUT_DAISY(SEL_DISP0_DAT20_ALT3));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT20(0x53FA83DC)
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST [11] - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   STRENGTH_MODE [10] - Strength Mode Field Reset: STRENGTH_MODE_FOUR_LEVEL
    //                        Read Only Field
    //     STRENGTH_MODE_FOUR_LEVEL (1) - 4 Level Mode
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_ENABLED
    //             Select one out of next values for pad: DISP0_DAT20.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: DISP0_DAT20.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: DISP0_DAT20.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Select one out of next values for pad: DISP0_DAT20.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE [3] - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: DISP0_DAT20.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE [2:1] - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: DISP0_DAT20.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //   SRE [0] - Slew Rate Field Reset: SRE_FAST
    //             Select one out of next values for pad: DISP0_DAT20.
    //     SRE_SLOW (0) - Slow Slew Rate
    //     SRE_FAST (1) - Fast Slew Rate
    HW_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT20_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT20_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT20_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT20_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT20_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT20_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT20_DSE(DSE_120OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT20_SRE(SRE_FAST));

    // Config audmux.AUD4_TXD to pad DISP0_DAT21(C1)
    // AUD4_TXD and DISP0_DAT21
    // HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT21_WR(0x00000003);
    // HW_IOMUXC_AUDMUX_P4_INPUT_DB_AMX_SELECT_INPUT_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT21_WR(0x000005E5);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT21(0x53FA80B4)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad DISP0_DAT21.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT1
    //                    Select 1 of 7 iomux modes to be used for pad: DISP0_DAT21.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: DISP0_DAT[21] of instance: ipu.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[15] of instance: gpio5.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: MOSI of instance: ecspi1.
    //                NOTE: - Config Register IOMUXC_ECSPI1_IPP_IND_MOSI_SELECT_INPUT for mode ALT2.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: AUD4_TXD of instance: audmux.
    //                NOTE: - Config Register IOMUXC_AUDMUX_P4_INPUT_DB_AMX_SELECT_INPUT for mode ALT3.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: DEBUG_BUS_DEVICE[0] of instance: sdma.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: EMI_DEBUG[26] of instance: emi.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: TDO of instance: sata_phy.
    HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT21_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT21_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT21_MUX_MODE(ALT3));
    // Pad DISP0_DAT21 is involved in Daisy Chain.
    // Input Select Register:
    // IOMUXC_AUDMUX_P4_INPUT_DB_AMX_SELECT_INPUT(0x53FA8734)
    //   DAISY [0] Reset: SEL_DISP0_DAT21_ALT3
    //               Selecting Pads Involved in Daisy Chain.
    //               NOTE: Instance: audmux, In Pin: p4_input_db_amx
    //     SEL_DISP0_DAT21_ALT3 (0) - Selecting Pad: DISP0_DAT21 for Mode: ALT3.
    //     SEL_SD2_DATA2_ALT3 (1) - Selecting Pad: SD2_DATA2 for Mode: ALT3.
    HW_IOMUXC_AUDMUX_P4_INPUT_DB_AMX_SELECT_INPUT_WR(
            BF_IOMUXC_AUDMUX_P4_INPUT_DB_AMX_SELECT_INPUT_DAISY(SEL_DISP0_DAT21_ALT3));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT21(0x53FA83E0)
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST [11] - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   STRENGTH_MODE [10] - Strength Mode Field Reset: STRENGTH_MODE_FOUR_LEVEL
    //                        Read Only Field
    //     STRENGTH_MODE_FOUR_LEVEL (1) - 4 Level Mode
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_ENABLED
    //             Select one out of next values for pad: DISP0_DAT21.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: DISP0_DAT21.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: DISP0_DAT21.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Select one out of next values for pad: DISP0_DAT21.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE [3] - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: DISP0_DAT21.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE [2:1] - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: DISP0_DAT21.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //   SRE [0] - Slew Rate Field Reset: SRE_FAST
    //             Select one out of next values for pad: DISP0_DAT21.
    //     SRE_SLOW (0) - Slow Slew Rate
    //     SRE_FAST (1) - Fast Slew Rate
    HW_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT21_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT21_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT21_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT21_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT21_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT21_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT21_DSE(DSE_120OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT21_SRE(SRE_FAST));

    // Config audmux.AUD4_TXFS to pad DISP0_DAT22(E3)
    // AUD4_TXFS and DISP0_DAT22
    // HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT22_WR(0x00000003);
    // HW_IOMUXC_AUDMUX_P4_INPUT_TXFS_AMX_SELECT_INPUT_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT22_WR(0x000005E5);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT22(0x53FA80B8)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad DISP0_DAT22.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT1
    //                    Select 1 of 7 iomux modes to be used for pad: DISP0_DAT22.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: DISP0_DAT[22] of instance: ipu.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[16] of instance: gpio5.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: MISO of instance: ecspi1.
    //                NOTE: - Config Register IOMUXC_ECSPI1_IPP_IND_MISO_SELECT_INPUT for mode ALT2.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: AUD4_TXFS of instance: audmux.
    //                NOTE: - Config Register IOMUXC_AUDMUX_P4_INPUT_TXFS_AMX_SELECT_INPUT for mode ALT3.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: DEBUG_BUS_DEVICE[1] of instance: sdma.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: EMI_DEBUG[27] of instance: emi.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: TCK of instance: sata_phy.
    HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT22_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT22_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DAT22_MUX_MODE(ALT3));
    // Pad DISP0_DAT22 is involved in Daisy Chain.
    // Input Select Register:
    // IOMUXC_AUDMUX_P4_INPUT_TXFS_AMX_SELECT_INPUT(0x53FA8744)
    //   DAISY [0] Reset: SEL_DISP0_DAT22_ALT3
    //               Selecting Pads Involved in Daisy Chain.
    //               NOTE: Instance: audmux, In Pin: p4_input_txfs_amx
    //     SEL_DISP0_DAT22_ALT3 (0) - Selecting Pad: DISP0_DAT22 for Mode: ALT3.
    //     SEL_SD2_DATA1_ALT3 (1) - Selecting Pad: SD2_DATA1 for Mode: ALT3.
    HW_IOMUXC_AUDMUX_P4_INPUT_TXFS_AMX_SELECT_INPUT_WR(
            BF_IOMUXC_AUDMUX_P4_INPUT_TXFS_AMX_SELECT_INPUT_DAISY(SEL_DISP0_DAT22_ALT3));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT22(0x53FA83E4)
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST [11] - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   STRENGTH_MODE [10] - Strength Mode Field Reset: STRENGTH_MODE_FOUR_LEVEL
    //                        Read Only Field
    //     STRENGTH_MODE_FOUR_LEVEL (1) - 4 Level Mode
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_ENABLED
    //             Select one out of next values for pad: DISP0_DAT22.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: DISP0_DAT22.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: DISP0_DAT22.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Select one out of next values for pad: DISP0_DAT22.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE [3] - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: DISP0_DAT22.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE [2:1] - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: DISP0_DAT22.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //   SRE [0] - Slew Rate Field Reset: SRE_FAST
    //             Select one out of next values for pad: DISP0_DAT22.
    //     SRE_SLOW (0) - Slow Slew Rate
    //     SRE_FAST (1) - Fast Slew Rate
    HW_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT22_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT22_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT22_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT22_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT22_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT22_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT22_DSE(DSE_120OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DISP0_DAT22_SRE(SRE_FAST));

    // Config audmux.AUD6_RXD to pad DI0_PIN4(D2)
    // AUD6_RXD and DI0_PIN4
    // HW_IOMUXC_SW_MUX_CTL_PAD_DI0_PIN4_WR(0x00000002);
    // HW_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN4_WR(0x000005E5);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_DI0_PIN4(0x53FA805C)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad DI0_PIN4.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT1
    //                    Select 1 of 7 iomux modes to be used for pad: DI0_PIN4.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: DI0_PIN4 of instance: ipu.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[20] of instance: gpio4.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: AUD6_RXD of instance: audmux.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: WP of instance: esdhc1.
    //                NOTE: - Config Register IOMUXC_ESDHC1_IPP_WP_ON_SELECT_INPUT for mode ALT3.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: DEBUG_YIELD of instance: sdma.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: EMI_DEBUG[4] of instance: emi.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: HOSTDISCONNECT of instance: usbphy1.
    HW_IOMUXC_SW_MUX_CTL_PAD_DI0_PIN4_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_DI0_PIN4_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_DI0_PIN4_MUX_MODE(ALT2));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DI0_PIN4(0x53FA8388)
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST [11] - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   STRENGTH_MODE [10] - Strength Mode Field Reset: STRENGTH_MODE_FOUR_LEVEL
    //                        Read Only Field
    //     STRENGTH_MODE_FOUR_LEVEL (1) - 4 Level Mode
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_ENABLED
    //             Select one out of next values for pad: DI0_PIN4.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: DI0_PIN4.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: DI0_PIN4.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Select one out of next values for pad: DI0_PIN4.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE [3] - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: DI0_PIN4.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE [2:1] - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: DI0_PIN4.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //   SRE [0] - Slew Rate Field Reset: SRE_FAST
    //             Select one out of next values for pad: DI0_PIN4.
    //     SRE_SLOW (0) - Slow Slew Rate
    //     SRE_FAST (1) - Fast Slew Rate
    HW_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN4_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN4_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN4_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN4_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN4_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN4_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN4_DSE(DSE_120OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN4_SRE(SRE_FAST));

    // Config audmux.AUD6_TXC to pad DI0_PIN15(E4)
    // AUD6_TXC and DI0_PIN15
    // HW_IOMUXC_SW_MUX_CTL_PAD_DI0_PIN15_WR(0x00000002);
    // HW_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN15_WR(0x000005E5);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_DI0_PIN15(0x53FA8050)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad DI0_PIN15.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT1
    //                    Select 1 of 6 iomux modes to be used for pad: DI0_PIN15.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: DI0_PIN15 of instance: ipu.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[17] of instance: gpio4.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: AUD6_TXC of instance: audmux.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: DEBUG_CORE_STATE[1] of instance: sdma.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: EMI_DEBUG[1] of instance: emi.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: BVALID of instance: usbphy1.
    HW_IOMUXC_SW_MUX_CTL_PAD_DI0_PIN15_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_DI0_PIN15_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_DI0_PIN15_MUX_MODE(ALT2));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DI0_PIN15(0x53FA837C)
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST [11] - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   STRENGTH_MODE [10] - Strength Mode Field Reset: STRENGTH_MODE_FOUR_LEVEL
    //                        Read Only Field
    //     STRENGTH_MODE_FOUR_LEVEL (1) - 4 Level Mode
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_ENABLED
    //             Select one out of next values for pad: DI0_PIN15.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: DI0_PIN15.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: DI0_PIN15.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Select one out of next values for pad: DI0_PIN15.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE [3] - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: DI0_PIN15.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE [2:1] - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: DI0_PIN15.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //   SRE [0] - Slew Rate Field Reset: SRE_FAST
    //             Select one out of next values for pad: DI0_PIN15.
    //     SRE_SLOW (0) - Slow Slew Rate
    //     SRE_FAST (1) - Fast Slew Rate
    HW_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN15_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN15_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN15_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN15_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN15_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN15_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN15_DSE(DSE_120OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN15_SRE(SRE_FAST));

    // Config audmux.AUD6_TXFS to pad DI0_PIN3(C2)
    // AUD6_TXFS and DI0_PIN3
    // HW_IOMUXC_SW_MUX_CTL_PAD_DI0_PIN3_WR(0x00000002);
    // HW_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN3_WR(0x000005E5);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_DI0_PIN3(0x53FA8058)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad DI0_PIN3.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT1
    //                    Select 1 of 6 iomux modes to be used for pad: DI0_PIN3.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: DI0_PIN3 of instance: ipu.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[19] of instance: gpio4.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: AUD6_TXFS of instance: audmux.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: DEBUG_CORE_STATE[3] of instance: sdma.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: EMI_DEBUG[3] of instance: emi.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: IDDIG of instance: usbphy1.
    HW_IOMUXC_SW_MUX_CTL_PAD_DI0_PIN3_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_DI0_PIN3_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_DI0_PIN3_MUX_MODE(ALT2));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DI0_PIN3(0x53FA8384)
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST [11] - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   STRENGTH_MODE [10] - Strength Mode Field Reset: STRENGTH_MODE_FOUR_LEVEL
    //                        Read Only Field
    //     STRENGTH_MODE_FOUR_LEVEL (1) - 4 Level Mode
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_ENABLED
    //             Select one out of next values for pad: DI0_PIN3.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: DI0_PIN3.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: DI0_PIN3.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Select one out of next values for pad: DI0_PIN3.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE [3] - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: DI0_PIN3.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE [2:1] - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: DI0_PIN3.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //   SRE [0] - Slew Rate Field Reset: SRE_FAST
    //             Select one out of next values for pad: DI0_PIN3.
    //     SRE_SLOW (0) - Slow Slew Rate
    //     SRE_FAST (1) - Fast Slew Rate
    HW_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN3_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN3_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN3_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN3_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN3_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN3_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN3_DSE(DSE_120OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN3_SRE(SRE_FAST));
}
