//
// Verilog Module mopshub_lib.counter_bit
//
// Created:
//          by - dcs.dcs (chipdev2.physik.uni-wuppertal.de)
//          at - 16:54:58 08/03/23
//
// using Mentor Graphics HDL Designer(TM) 2019.4 (Build 4)
//

`resetall
`timescale 1ns/10ps
module counter_bit #(
   // synopsys template
   // synopsys template
   parameter DSIZE = 5
)
( 
   // Port Declarations
   // Port Declarations
   input   wire                 ext_rst, 
   input   wire                 rst, 
   output  wire    [DSIZE-1:0]  data_out, 
   input   wire                 clk, 
   input   wire                 cnt_enable
);


// Internal Declarations




// ### Please start your Verilog code here ### 

endmodule
