// Seed: 1538578598
module module_1 (
    module_0,
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  always force id_5 = 1'h0;
endmodule
module module_1;
  wand id_2;
  wire id_3;
  assign id_2 = 1;
  wire id_4;
  wire id_5, id_6;
  wire id_7;
  always @(negedge 1, posedge 1'b0) forever @(negedge 1'b0);
  module_0(
      id_4, id_2, id_4, id_3, id_2
  );
endmodule
