# mipsProcessor
This was a Second year computer systems course. The aim was to write a simulator for a 5-stage multi-cycle MIPS
processor with a simple, direct-mapped cache.
