# digitalclock
A digital clock in Verilog can be implemented using a state machine to keep track of the time and display it on a 7-segment display. The state machine would have states for hours, minutes, and seconds, and would increment the appropriate state every time a clock signal is received. 
