$date
	Tue Sep  3 23:21:40 2024

$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module counter $end
$var wire 1 ! clk_i $end
$var wire 5 " count_o [4:0] $end
$var wire 1 # down_i $end
$var wire 1 $ reset_i $end
$var wire 1 % up_i $end
$var parameter 5 & reset_val_p $end
$var parameter 32 ' width_p $end
$var reg 5 ( count_l [4:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bxxxxx (
b00000000000000000000000000000101 '
b11111 &
z%
z$
z#
bxxxxx "
z!
$end
#10000
0!
x#
x%
#10500
1!
#11000
0!
#11500
1!
#12000
0!
1$
#12500
1!
b11111 "
b11111 (
#13000
0!
#13500
1!
#14000
0!
#14500
1!
#15000
0!
#15500
1!
#16000
0!
#16500
1!
#17000
0!
#17500
1!
#18000
0!
#18500
1!
#19000
0!
#19500
1!
#20000
0!
#20500
1!
#21000
0!
#21500
1!
#22000
0!
0$
0%
0#
#22500
1!
#23000
0!
1#
#23500
1!
b11110 (
b11110 "
#24000
0!
0#
#24500
1!
#24501
