
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
 "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
 <head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
  <title>[net/bpf] 3051bf36c2 BUG: unable to handle kernel paging request at 0000a7cf - Patchwork</title>
  <link rel="stylesheet" type="text/css" href="/static/css/style.css"/>
  <script type="text/javascript" src="/static/js/common.js"></script>
  <script type="text/javascript" src="/static/js/jquery-1.10.1.min.js"></script>

 </head>
 <body>
  <div id="title">
  <h1 style="float: left;">
     <a
      href="/">Patchwork</a>
    [net/bpf] 3051bf36c2 BUG: unable to handle kernel paging request at 0000a7cf</h1>
  <div id="auth">

     <a href="/user/login/">login</a>
     <br/>
     <a href="/register/">register</a>
     <br/>
     <a href="/mail/">mail settings</a>

   </div>
   <div style="clear: both;"></div>
  </div>
  <div id="nav">
   <div id="navleft">
   
    <strong>Project</strong>: LKML
     :
     <a href="/project/LKML/list/"
      >patches</a>
     :
     <a href="/project/LKML/"
      >project info</a>
    
     :
     <a href="/"
     >other projects</a>
     
    
   </div>
   <div id="navright">
    <a href="/help/about/">about</a>
   </div>
   <div style="clear: both"></div>
  </div>

  <div id="content">

<script language="JavaScript" type="text/javascript">
function toggle_headers(link_id, headers_id)
{
    var link = document.getElementById(link_id)
    var headers = document.getElementById(headers_id)

    var hidden = headers.style['display'] == 'none';

    if (hidden) {
        link.innerHTML = 'hide';
        headers.style['display'] = 'block';
    } else {
        link.innerHTML = 'show';
        headers.style['display'] = 'none';
    }

}
</script>

<table class="patchmeta">
 <tr>
  <th>Submitter</th>
  <td><a href="/project/LKML/list/?submitter=123431">Daniel Borkmann</a></td>
 </tr>
 <tr>
  <th>Date</th>
  <td>March 9, 2017, 2:53 p.m.</td>
 </tr>
 <tr>
  <th>Message ID</th>
  <td>&lt;58C16C6A.2060400@iogearbox.net&gt;</td>
 </tr>
 <tr>
  <th>Download</th>
  <td>
   <a href="/patch/9613491/mbox/"
   >mbox</a>
|
   <a href="/patch/9613491/raw/"
   >patch</a>

   </td>
 </tr>
 <tr>
  <th>Permalink</th>
  <td><a href="/patch/9613491/">/patch/9613491/</a>
 </tr>
  <tr>
   <th>State</th>
   <td>New</td>
  </tr>


 <tr>
  <th>Headers</th>
  <td><a id="togglepatchheaders"
   href="javascript:toggle_headers('togglepatchheaders', 'patchheaders')"
   >show</a>
   <div id="patchheaders" class="patchheaders" style="display:none;">
    <pre>Return-Path: &lt;linux-kernel-owner@kernel.org&gt;
Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org
	[172.30.200.125])
	by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id
	9C88660414 for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Thu,  9 Mar 2017 14:56:28 +0000 (UTC)
Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 975D02865C
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Thu,  9 Mar 2017 14:56:28 +0000 (UTC)
Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486)
	id 8A97B2865F; Thu,  9 Mar 2017 14:56:28 +0000 (UTC)
X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on
	pdx-wl-mail.web.codeaurora.org
X-Spam-Level: 
X-Spam-Status: No, score=-6.9 required=2.0 tests=BAYES_00,RCVD_IN_DNSWL_HI
	autolearn=ham version=3.3.1
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id E6A8B2865C
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Thu,  9 Mar 2017 14:56:27 +0000 (UTC)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S932433AbdCIO40 (ORCPT
	&lt;rfc822;patchwork-LKML@patchwork.kernel.org&gt;);
	Thu, 9 Mar 2017 09:56:26 -0500
Received: from www62.your-server.de ([213.133.104.62]:52764 &quot;EHLO
	www62.your-server.de&quot; rhost-flags-OK-OK-OK-OK) by vger.kernel.org
	with ESMTP id S932284AbdCIO4Z (ORCPT
	&lt;rfc822;linux-kernel@vger.kernel.org&gt;);
	Thu, 9 Mar 2017 09:56:25 -0500
Received: from [188.62.51.164] (helo=localhost.localdomain)
	by www62.your-server.de with esmtpsa (TLSv1.2:DHE-RSA-AES256-SHA:256)
	(Exim 4.85_2) (envelope-from &lt;daniel@iogearbox.net&gt;)
	id 1clzRb-0003Dk-1b; Thu, 09 Mar 2017 15:53:31 +0100
Message-ID: &lt;58C16C6A.2060400@iogearbox.net&gt;
Date: Thu, 09 Mar 2017 15:53:30 +0100
From: Daniel Borkmann &lt;daniel@iogearbox.net&gt;
User-Agent: Mozilla/5.0 (X11; Linux x86_64;
	rv:31.0) Gecko/20100101 Thunderbird/31.7.0
MIME-Version: 1.0
To: Thomas Gleixner &lt;tglx@linutronix.de&gt;
CC: Kees Cook &lt;keescook@chromium.org&gt;, Laura Abbott &lt;labbott@redhat.com&gt;,
	Linus Torvalds &lt;torvalds@linux-foundation.org&gt;,
	Ingo Molnar &lt;mingo@kernel.org&gt;, Peter Anvin &lt;hpa@zytor.com&gt;,
	Fengguang Wu &lt;fengguang.wu@intel.com&gt;,
	Network Development &lt;netdev@vger.kernel.org&gt;,
	LKML &lt;linux-kernel@vger.kernel.org&gt;, LKP &lt;lkp@01.org&gt;,
	ast@fb.com, the arch/x86 maintainers &lt;x86@kernel.org&gt;,
	&quot;David S. Miller&quot; &lt;davem@davemloft.net&gt;
Subject: Re: [net/bpf] 3051bf36c2 BUG: unable to handle kernel paging request
	at 0000a7cf
References: &lt;20170301125426.l4nf65rx4wahohyl@wfg-t540p.sh.intel.com&gt;
	&lt;20170302202338.ci6wwb3yzjmdy4n2@wfg-t540p.sh.intel.com&gt;
	&lt;58B88353.2010508@iogearbox.net&gt;
	&lt;CA+55aFy97mLPLb4WXmRn-xLMNt+bNkrb_vaBsh+HOMLLnKPv7Q@mail.gmail.com&gt;
	&lt;58C08535.3070000@iogearbox.net&gt;
	&lt;CAGXu5jLB_+47FEJYTYJ5u6-u+vOBpWo_0tWuiNKnGmuMjL-mMQ@mail.gmail.com&gt;
	&lt;7af7bcc9-9115-be9f-2240-a022487e9b70@redhat.com&gt;
	&lt;CAGXu5jLm3jbJoQAsBsTiiQGK1==JTnSkN_GLsuBGqFvAz5B3AQ@mail.gmail.com&gt;
	&lt;58C152F1.9090004@iogearbox.net&gt;
	&lt;alpine.DEB.2.20.1703091409080.3521@nanos&gt;
	&lt;58C157E6.1010909@iogearbox.net&gt;
In-Reply-To: &lt;58C157E6.1010909@iogearbox.net&gt;
Content-Type: text/plain; charset=windows-1252; format=flowed
Content-Transfer-Encoding: 7bit
X-Authenticated-Sender: daniel@iogearbox.net
X-Virus-Scanned: Clear (ClamAV 0.99.2/23188/Thu Mar  9 14:11:59 2017)
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: &lt;linux-kernel.vger.kernel.org&gt;
X-Mailing-List: linux-kernel@vger.kernel.org
X-Virus-Scanned: ClamAV using ClamSMTP
</pre>
   </div>
  </td>
 </tr>
</table>

<div class="patchforms">





 <div style="clear: both;">
 </div>
</div>



<h2>Comments</h2>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=123431">Daniel Borkmann</a> - March 9, 2017, 2:53 p.m.</div>
<pre class="content">
On 03/09/2017 02:25 PM, Daniel Borkmann wrote:
<span class="quote">&gt; On 03/09/2017 02:10 PM, Thomas Gleixner wrote:</span>
<span class="quote">&gt;&gt; On Thu, 9 Mar 2017, Daniel Borkmann wrote:</span>
<span class="quote">&gt;&gt;&gt; With regard to CPA_FLUSHTLB that Linus mentioned, when I investigated</span>
<span class="quote">&gt;&gt;&gt; code paths in change_page_attr_set_clr(), I did see that CPA_FLUSHTLB</span>
<span class="quote">&gt;&gt;&gt; was set each time we switched attrs and a cpa_flush_range() was</span>
<span class="quote">&gt;&gt;&gt; performed (with the correct number of pages and cache set to 0). That</span>
<span class="quote">&gt;&gt;&gt; would be a __flush_tlb_all() eventually.</span>
<span class="quote">&gt;&gt;&gt;</span>
<span class="quote">&gt;&gt;&gt; Hmm, it indeed might seem likely that this could be an emulation bug.</span>
<span class="quote">&gt;&gt;</span>
<span class="quote">&gt;&gt; Which variant of __flush_tlb_all() is used when the test fails?</span>
<span class="quote">&gt;&gt;</span>
<span class="quote">&gt;&gt; Check for the following flags in /proc/cpuinfo: pge invpcid</span>
<span class="quote">&gt;</span>
<span class="quote">&gt; I added the following and booted with both variants:</span>
<span class="quote">&gt;</span>
<span class="quote">&gt; printk(&quot;X86_FEATURE_PGE:%u\n&quot;,     static_cpu_has(X86_FEATURE_PGE));</span>
<span class="quote">&gt; printk(&quot;X86_FEATURE_INVPCID:%u\n&quot;, static_cpu_has(X86_FEATURE_INVPCID));</span>
<span class="quote">&gt;</span>
<span class="quote">&gt; &quot;-cpu host&quot; gives:</span>
<span class="quote">&gt;</span>
<span class="quote">&gt; [    8.326117] X86_FEATURE_PGE:1</span>
<span class="quote">&gt; [    8.326381] X86_FEATURE_INVPCID:1</span>
<span class="quote">&gt;</span>
<span class="quote">&gt; &quot;-cpu kvm64&quot; gives:</span>
<span class="quote">&gt;</span>
<span class="quote">&gt; [    8.517069] X86_FEATURE_PGE:1</span>
<span class="quote">&gt; [    8.517393] X86_FEATURE_INVPCID:0</span>

Fwiw, I tried switching from using cr4 (__native_flush_tlb_global_irq_disabled())
to slower cr3 (__native_flush_tlb()) in &quot;-cpu kvm64&quot; mode, and it looks like it
also lets all test cases pass (rodata_test, test_setmem, test_bpf), no corruption
happening, etc.

Test diff used:
</pre>
</div>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=77">Linus Torvalds</a> - March 9, 2017, 5:48 p.m.</div>
<pre class="content">
On Thu, Mar 9, 2017 at 6:53 AM, Daniel Borkmann &lt;daniel@iogearbox.net&gt; wrote:
<span class="quote">&gt;</span>
<span class="quote">&gt; Fwiw, I tried switching from using cr4</span>
<span class="quote">&gt; (__native_flush_tlb_global_irq_disabled())</span>
<span class="quote">&gt; to slower cr3 (__native_flush_tlb()) in &quot;-cpu kvm64&quot; mode, and it looks like</span>
<span class="quote">&gt; it also lets all test cases pass (rodata_test, test_setmem, test_bpf), no</span>
<span class="quote">&gt; corruption happening, etc.</span>

Ok. I think this is conclusive: the qemu &quot;-cpu kvm64&quot; case is
definitely broken, since changing CR4.PGE is definitely
architecturally defined to flush all TLB entries.

This is not a guest kernel bug.

Of course, the bug may still be in the *host* kernel. Maybe the
emulation does something wrong. I see

        if (((cr4 ^ old_cr4) &amp; pdptr_bits) ||
            (!(cr4 &amp; X86_CR4_PCIDE) &amp;&amp; (old_cr4 &amp; X86_CR4_PCIDE)))
                kvm_mmu_reset_context(vcpu);

(where pdptr_bits includes the PGE bit), but I&#39;m not sure if emulation
is supposed to do something else too.

                   Linus
</pre>
</div>



<h2>Patch</h2>
<div class="patch">
<pre class="content">
<span class="p_header">diff --git a/arch/x86/include/asm/tlbflush.h b/arch/x86/include/asm/tlbflush.h</span>
<span class="p_header">index 6fa8594..34f4582 100644</span>
<span class="p_header">--- a/arch/x86/include/asm/tlbflush.h</span>
<span class="p_header">+++ b/arch/x86/include/asm/tlbflush.h</span>
<span class="p_chunk">@@ -188,9 +188,9 @@</span> <span class="p_context"> static inline void __native_flush_tlb_single(unsigned long addr)</span>

  static inline void __flush_tlb_all(void)
  {
<span class="p_del">-       if (static_cpu_has(X86_FEATURE_PGE))</span>
<span class="p_del">-               __flush_tlb_global();</span>
<span class="p_del">-       else</span>
<span class="p_add">+//     if (static_cpu_has(X86_FEATURE_PGE))</span>
<span class="p_add">+//             __flush_tlb_global();</span>
<span class="p_add">+//     else</span>
                 __flush_tlb();
  }


</pre>
</div>




  </div>
  <div id="footer">
   <a href="http://jk.ozlabs.org/projects/patchwork/">patchwork</a>
   patch tracking system
  </div>
 </body>
</html>



