
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000607                       # Number of seconds simulated
sim_ticks                                   606824000                       # Number of ticks simulated
final_tick                                  606824000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 142616                       # Simulator instruction rate (inst/s)
host_op_rate                                   277024                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               50093279                       # Simulator tick rate (ticks/s)
host_mem_usage                                 449572                       # Number of bytes of host memory used
host_seconds                                    12.11                       # Real time elapsed on the host
sim_insts                                     1727605                       # Number of instructions simulated
sim_ops                                       3355833                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    606824000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         103872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         285696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             389568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       103872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        103872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        73920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           73920                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1623                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4464                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6087                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1155                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1155                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         171173190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         470805374                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             641978564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    171173190                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        171173190                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      121814562                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            121814562                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      121814562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        171173190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        470805374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            763793126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2237.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1553.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4424.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000285805250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          135                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          135                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               13802                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2079                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6088                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2266                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6088                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2266                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 382528                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    7104                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  141440                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  389632                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               145024                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    111                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    29                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                94                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               99                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               59                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               79                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               65                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               43                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     606822000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6088                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2266                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3447                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1606                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     618                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     266                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1503                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    348.103792                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   211.539653                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   341.048091                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          446     29.67%     29.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          385     25.62%     55.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          174     11.58%     66.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           96      6.39%     73.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           70      4.66%     77.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           53      3.53%     81.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           38      2.53%     83.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           29      1.93%     85.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          212     14.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1503                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          135                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      44.177778                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.631559                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     64.696059                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             84     62.22%     62.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            35     25.93%     88.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             8      5.93%     94.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            4      2.96%     97.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            1      0.74%     97.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.74%     98.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.74%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.74%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           135                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          135                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.370370                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.351032                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.826255                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              109     80.74%     80.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                7      5.19%     85.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               15     11.11%     97.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      2.22%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.74%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           135                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        99392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       283136                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       141440                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 163790489.499426543713                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 466586687.408540248871                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 233082409.397123396397                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1624                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4464                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2266                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     60855750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    161745000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  14274946750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     37472.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36233.20                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6299623.46                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    110532000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               222600750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   29885000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18492.89                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37242.89                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       630.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       233.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    642.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    238.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.75                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.92                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.35                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.69                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4918                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1759                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.63                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      72638.50                       # Average gap between requests
system.mem_ctrls.pageHitRate                    81.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  7147140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3798795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                25218480                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                8242380                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         39951600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             61718460                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1545120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       144150150                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        20174400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         27071040                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              339017565                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            558.675275                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            467624000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      2033750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      16693500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF     98988500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     52535250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     120472750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    316100250                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3634260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1905090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                17450160                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                3293820                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         39336960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             51250410                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2245440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       129379740                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        38941440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         29245620                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              316682940                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            521.869504                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            488622250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3631000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      16640000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    103447250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    101405000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      97930750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    283770000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    606824000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  205636                       # Number of BP lookups
system.cpu.branchPred.condPredicted            205636                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             11039                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                71859                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   24544                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                343                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           71859                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              68535                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3324                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1497                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    606824000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      692364                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      123951                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1821                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           127                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    606824000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    606824000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      208474                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           375                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       606824000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1213649                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             254095                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2065861                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      205636                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              93079                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        863160                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   22514                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  186                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2084                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          105                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          491                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    208209                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3332                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1131378                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.517954                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.691487                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   532842     47.10%     47.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    12919      1.14%     48.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    50547      4.47%     52.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    28918      2.56%     55.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    33034      2.92%     58.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    28698      2.54%     60.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    14656      1.30%     62.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    22305      1.97%     63.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   407459     36.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1131378                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.169436                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.702190                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   243739                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                308362                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    550186                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 17834                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  11257                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                3875213                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  11257                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   254952                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  166832                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5509                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    554764                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                138064                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                3822772                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3062                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  14159                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  43356                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  77436                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             4394168                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               8524228                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          3902705                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           2565945                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               3842643                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   551525                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                183                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            141                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     75783                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               696031                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              131965                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             37927                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            12121                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    3733556                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 336                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   3612368                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              4193                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          378058                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       556261                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            272                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1131378                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.192892                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.835310                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              352337     31.14%     31.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               65634      5.80%     36.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              107971      9.54%     46.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               96752      8.55%     55.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              116082     10.26%     65.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               91889      8.12%     73.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               97340      8.60%     82.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               94261      8.33%     90.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              109112      9.64%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1131378                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   13312      9.07%      9.07% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      9.07% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      9.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  6625      4.51%     13.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     13.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     13.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     13.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     13.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     13.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     13.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     13.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     13.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     13.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     16      0.01%     13.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     13.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     30      0.02%     13.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  1110      0.76%     14.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     14.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     14.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    4      0.00%     14.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     14.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     14.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             60464     41.18%     55.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            36066     24.56%     80.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     80.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     80.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     80.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     80.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     80.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     80.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     80.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     80.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     80.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     80.11% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   2302      1.57%     81.68% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   751      0.51%     82.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             26094     17.77%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               56      0.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              9028      0.25%      0.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1577918     43.68%     43.93% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 9080      0.25%     44.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1592      0.04%     44.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              429857     11.90%     56.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     56.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     56.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     56.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     56.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     56.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     56.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     56.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  741      0.02%     56.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     56.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                19949      0.55%     56.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     56.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 2028      0.06%     56.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              297346      8.23%     64.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                962      0.03%     65.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          236003      6.53%     71.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            8070      0.22%     71.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         208000      5.76%     77.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.53% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               247761      6.86%     84.39% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               99683      2.76%     87.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          438527     12.14%     99.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          25759      0.71%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                3612368                       # Type of FU issued
system.cpu.iq.rate                           2.976452                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      146831                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.040647                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            4515404                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2161082                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1643424                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             3991734                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            1950936                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      1925196                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1688737                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2061434                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           109273                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        54220                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           64                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           71                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        15197                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1013                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          1886                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  11257                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  109839                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  6995                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             3733892                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               537                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                696031                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               131965                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                200                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    811                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  5708                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             71                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           1826                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        12907                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                14733                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               3588448                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                680174                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             23920                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       804114                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   149812                       # Number of branches executed
system.cpu.iew.exec_stores                     123940                       # Number of stores executed
system.cpu.iew.exec_rate                     2.956743                       # Inst execution rate
system.cpu.iew.wb_sent                        3575551                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       3568620                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2280631                       # num instructions producing a value
system.cpu.iew.wb_consumers                   3631460                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.940405                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.628020                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          378100                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             11202                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1071938                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.130622                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.173291                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       377110     35.18%     35.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       123826     11.55%     46.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        66619      6.21%     52.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        67496      6.30%     59.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        76581      7.14%     66.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        51029      4.76%     71.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        49279      4.60%     75.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        40846      3.81%     79.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       219152     20.44%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1071938                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1727605                       # Number of instructions committed
system.cpu.commit.committedOps                3355833                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         758579                       # Number of memory references committed
system.cpu.commit.loads                        641811                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     133513                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    1918366                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1893623                       # Number of committed integer instructions.
system.cpu.commit.function_calls                24884                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         3044      0.09%      0.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1386181     41.31%     41.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            9047      0.27%     41.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.04%     41.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         428154     12.76%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     54.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     54.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           18746      0.56%     55.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     55.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.03%     55.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         296724      8.84%     63.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     63.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     63.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           297      0.01%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       236000      7.03%     70.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         8000      0.24%     71.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       208000      6.20%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          208573      6.22%     83.61% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          91286      2.72%     86.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       433238     12.91%     99.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        25482      0.76%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3355833                       # Class of committed instruction
system.cpu.commit.bw_lim_events                219152                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      4586719                       # The number of ROB reads
system.cpu.rob.rob_writes                     7528369                       # The number of ROB writes
system.cpu.timesIdled                             814                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           82271                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1727605                       # Number of Instructions Simulated
system.cpu.committedOps                       3355833                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.702504                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.702504                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.423480                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.423480                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3503456                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1405547                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   2542580                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1899137                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    630155                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   779956                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1118273                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    606824000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           936.387373                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              345856                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3440                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            100.539535                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   936.387373                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.914441                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.914441                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          944                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1394964                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1394964                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    606824000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       560493                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          560493                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       115681                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         115681                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       676174                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           676174                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       676174                       # number of overall hits
system.cpu.dcache.overall_hits::total          676174                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        17985                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         17985                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1091                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1091                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        19076                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          19076                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        19076                       # number of overall misses
system.cpu.dcache.overall_misses::total         19076                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1035588500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1035588500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     71279497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     71279497                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   1106867997                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1106867997                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1106867997                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1106867997                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       578478                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       578478                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       116772                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       116772                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       695250                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       695250                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       695250                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       695250                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.031090                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.031090                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009343                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009343                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.027438                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.027438                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.027438                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.027438                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 57580.678343                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57580.678343                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 65334.094409                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65334.094409                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58024.113913                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58024.113913                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 58024.113913                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58024.113913                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        20286                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1030                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               335                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    60.555224                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          206                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1155                       # number of writebacks
system.cpu.dcache.writebacks::total              1155                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        14605                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        14605                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        14612                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        14612                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        14612                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        14612                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3380                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3380                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1084                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1084                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         4464                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4464                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4464                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4464                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    233496500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    233496500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     69837997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     69837997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    303334497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    303334497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    303334497                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    303334497                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005843                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005843                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009283                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009283                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006421                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006421                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006421                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006421                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 69081.804734                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69081.804734                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64426.196494                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64426.196494                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67951.276210                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67951.276210                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67951.276210                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67951.276210                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3440                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    606824000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           491.926168                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               88463                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1112                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             79.553058                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   491.926168                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.960793                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.960793                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          124                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          383                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            418040                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           418040                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    606824000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       205862                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          205862                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       205862                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           205862                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       205862                       # number of overall hits
system.cpu.icache.overall_hits::total          205862                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2346                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2346                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2346                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2346                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2346                       # number of overall misses
system.cpu.icache.overall_misses::total          2346                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    146922499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    146922499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    146922499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    146922499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    146922499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    146922499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       208208                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       208208                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       208208                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       208208                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       208208                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       208208                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.011268                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.011268                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.011268                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.011268                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.011268                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.011268                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62626.811168                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62626.811168                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62626.811168                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62626.811168                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62626.811168                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62626.811168                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1780                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                31                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    57.419355                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1112                       # number of writebacks
system.cpu.icache.writebacks::total              1112                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          721                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          721                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          721                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          721                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          721                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          721                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1625                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1625                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1625                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1625                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1625                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1625                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    112776999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    112776999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    112776999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    112776999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    112776999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    112776999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007805                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007805                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007805                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007805                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007805                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007805                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 69401.230154                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69401.230154                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 69401.230154                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69401.230154                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 69401.230154                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69401.230154                       # average overall mshr miss latency
system.cpu.icache.replacements                   1112                       # number of replacements
system.membus.snoop_filter.tot_requests         10641                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         4553                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    606824000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               5004                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1155                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1112                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2285                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1084                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1084                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1625                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3380                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         4360                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4360                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        12368                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        12368                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  16728                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       175040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       175040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       359616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       359616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  534656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoopTraffic                         64                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6089                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001478                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038420                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6080     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                       9      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                6089                       # Request fanout histogram
system.membus.reqLayer2.occupancy            20884500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8603247                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.respLayer2.occupancy           23507500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
