#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Apr 22 11:57:48 2024
# Process ID: 8372
# Current directory: D:/Vivado/Pipeline_CPU/Pipeline_CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9780 D:\Vivado\Pipeline_CPU\Pipeline_CPU\Pipeline_CPU.xpr
# Log file: D:/Vivado/Pipeline_CPU/Pipeline_CPU/vivado.log
# Journal file: D:/Vivado/Pipeline_CPU/Pipeline_CPU\vivado.jou
# Running On: LAPTOP-29JSQ2PH, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 12, Host memory: 16890 MB
#-----------------------------------------------------------
start_gui
open_project D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.xpr
update_compile_order -fileset sources_1
add_files -norecurse {{D:/Git/GITHUB/Sim/pip code/EXT.v} {D:/Git/GITHUB/Sim/pip code/GRE_array.v} {D:/Git/GITHUB/Sim/pip code/HazardDetectionUnit.v} {D:/Git/GITHUB/Sim/pip code/ctrl.v} {D:/Git/GITHUB/Sim/pip code/PC.v} {D:/Git/GITHUB/Sim/pip code/SCPU.v} {D:/Git/GITHUB/Sim/pip code/NPC.v} {D:/Git/GITHUB/Sim/pip code/RF.v} {D:/Git/GITHUB/Sim/pip code/alu.v} {D:/Git/GITHUB/Sim/pip code/ForwardingUnit.v}}
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
set_property CONFIG.Coe_File {C:/Users/ly/Desktop/td/D_snakeDEMO.coe} [get_ips RAM_B]
generate_target all [get_files  D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/ip/RAM_B/RAM_B.xci]
catch { config_ip_cache -export [get_ips -all RAM_B] }
catch { [ delete_ip_run [get_ips -all RAM_B] ] }
export_ip_user_files -of_objects [get_files D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/ip/RAM_B/RAM_B.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/ip/RAM_B/RAM_B.xci]
export_simulation -of_objects [get_files D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/ip/RAM_B/RAM_B.xci] -directory D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.ip_user_files -ipstatic_source_dir D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.cache/compile_simlib/modelsim} {questa=D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.cache/compile_simlib/questa} {riviera=D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.cache/compile_simlib/riviera} {activehdl=D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
set_property CONFIG.coefficient_file {C:/Users/ly/Desktop/td/I_pipemem37.coe} [get_ips ROM_D]
generate_target all [get_files  D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/ip/ROM_D/ROM_D.xci]
catch { config_ip_cache -export [get_ips -all ROM_D] }
export_ip_user_files -of_objects [get_files D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/ip/ROM_D/ROM_D.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/ip/ROM_D/ROM_D.xci]
export_simulation -of_objects [get_files D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.srcs/sources_1/ip/ROM_D/ROM_D.xci] -directory D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.ip_user_files -ipstatic_source_dir D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.cache/compile_simlib/modelsim} {questa=D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.cache/compile_simlib/questa} {riviera=D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.cache/compile_simlib/riviera} {activehdl=D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files D:/Vivado/Pipeline_CPU/file/D_mem.coe] -no_script -reset -force -quiet
remove_files  D:/Vivado/Pipeline_CPU/file/D_mem.coe
export_ip_user_files -of_objects  [get_files D:/Vivado/Pipeline_CPU/file/testac.coe] -no_script -reset -force -quiet
remove_files  D:/Vivado/Pipeline_CPU/file/testac.coe
reset_run synth_1
launch_runs synth_1 -jobs 7
wait_on_run synth_1
launch_runs impl_1 -jobs 7
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 7
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.runs/impl_1/sccomp.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.runs/impl_1/sccomp.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs synth_1 -jobs 7
wait_on_run synth_1
launch_runs impl_1 -jobs 7
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 7
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Vivado/Pipeline_CPU/Pipeline_CPU/Pipeline_CPU.runs/impl_1/sccomp.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
