#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Nov 21 17:11:51 2024
# Process ID: 9056
# Current directory: D:/GitHub/harman_Verilog/1121_uart_fifo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5124 D:\GitHub\harman_Verilog\1121_uart_fifo\1121_uart_fifo.xpr
# Log file: D:/GitHub/harman_Verilog/1121_uart_fifo/vivado.log
# Journal file: D:/GitHub/harman_Verilog/1121_uart_fifo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/GitHub/harman_Verilog/1121_uart_fifo/1121_uart_fifo.xpr
import_files -norecurse {D:/GitHub/harman_Verilog/1115_uart_study/1115_uart_study.srcs/sources_1/new/uart.v D:/GitHub/harman_Verilog/1115_uart_study/1115_uart_study.srcs/sources_1/new/send_char.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
import_files -norecurse D:/GitHub/harman_Verilog/1121_fifo/1121_fifo.srcs/sources_1/new/fifo.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
add_files -fileset constrs_1 -norecurse C:/Users/kccistc/Downloads/MY_Basys-3-Master.xdc
import_files -fileset constrs_1 C:/Users/kccistc/Downloads/MY_Basys-3-Master.xdc
refresh_design
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/GitHub/harman_Verilog/1121_uart_fifo/1121_uart_fifo.runs/impl_1/uart_loopback.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/GitHub/harman_Verilog/1121_uart_fifo/1121_uart_fifo.runs/impl_1/uart_loopback.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/GitHub/harman_Verilog/1121_uart_fifo/1121_uart_fifo.runs/impl_1/uart_loopback.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/GitHub/harman_Verilog/1121_uart_fifo/1121_uart_fifo.runs/impl_1/uart_loopback.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
write_schematic -format pdf -orientation portrait D:/GitHub/harman_Verilog/1121_uart_fifo/schematic.pdf
