library ieee;
use ieee.std_logic_1164.all;

entity gerente is
	port(
		P1_Pal, P2_Pal				:	in 	std_logic_vector(1 downto 0);
		P1_Load, P2_Load			:	in 	std_logic;
		P1_Chute, P2_Chute		:	in 	std_logic_vector(2 downto 0);
		P1_Choice, P1_Guess, P2_Choice, P2_Guess	:	in std_logic;
		P1_Placar, P2_Placar		:	out	std_logic_vector(1 downto 0);
		Fim, Winner, FimFim		:	out	std_logic;
		P1_Clock, P2_Clock		: 	out	std_logic;
	);
end gerente;

architecture behavior of gerente is
	
begin
	
	
end behavior;