Info: Start Nativelink Simulation process
executing command line: ip-make-simscript --nativelink-mode --output-directory=Processor_iputf_input --spd=C:/Users/gabos/Desktop/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023-master/Proyecto/ClockDividerProcessor.spd 

========= EDA Simulation Settings =====================

Sim Mode              :  RTL
Family                :  cyclonev
Quartus root          :  c:/intelfpga_lite/22.1std/quartus/bin64/
Quartus sim root      :  c:/intelfpga_lite/22.1std/quartus/eda/sim_lib
Simulation Tool       :  modelsim
Simulation Language   :  systemverilog
Simulation Mode       :  GUI
Sim Output File       :  
Sim SDF file          :  
Sim dir               :  simulation\modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim software
Sourced NativeLink script c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File Processor_run_msim_rtl_systemverilog.do already exists - backing up current file as Processor_run_msim_rtl_systemverilog.do.bak4
Info: Spawning ModelSim Simulation software 
Info: NativeLink simulation flow was successful
