<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Translate">
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>top_reveal_coretop_instance/top_la0_inst_0/trig_u/GND</Dynamic>
            <Navigation>top_reveal_coretop_instance/top_la0_inst_0/trig_u/GND</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_dout_tcnt[4]</Dynamic>
            <Navigation>top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_dout_tcnt[4]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>top_reveal_coretop_instance/top_la0_inst_0/trig_u/VCC</Dynamic>
            <Navigation>top_reveal_coretop_instance/top_la0_inst_0/trig_u/VCC</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_dout_tu[3]</Dynamic>
            <Navigation>top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_dout_tu[3]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>top_reveal_coretop_instance/top_la0_inst_0/GND</Dynamic>
            <Navigation>top_reveal_coretop_instance/top_la0_inst_0/GND</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mg5ahub/tdoa</Dynamic>
            <Navigation>mg5ahub/tdoa</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mg5ahub/cdn</Dynamic>
            <Navigation>mg5ahub/cdn</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mg5ahub/ip_enable_15</Dynamic>
            <Navigation>mg5ahub/ip_enable_15</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mg5ahub/genblk0_genblk5_un1_jtage_u_1</Dynamic>
            <Navigation>mg5ahub/genblk0_genblk5_un1_jtage_u_1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>mg5ahub/genblk0_genblk5_un1_jtage_u</Dynamic>
            <Navigation>mg5ahub/genblk0_genblk5_un1_jtage_u</Navigation>
        </Message>
        <Message>
            <ID>1163101</ID>
            <Severity>Warning</Severity>
            <Dynamic>10</Dynamic>
        </Message>
    </Task>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2120344</ID>
            <Severity>Info</Severity>
            <Dynamic>2</Dynamic>
        </Message>
        <Message>
            <ID>2120346</ID>
            <Severity>Info</Severity>
            <Dynamic>0</Dynamic>
        </Message>
        <Message>
            <ID>2049992</ID>
            <Severity>Info</Severity>
            <Dynamic>C:/Users/user/Desktop/UCT-FPGA-Course-2022/Practicals/03 - UART/top.v(1,8-1,11) (VERI-1018) compiling module 'top'</Dynamic>
            <Navigation>C:/Users/user/Desktop/UCT-FPGA-Course-2022/Practicals/03 - UART/top.v</Navigation>
            <Navigation>1</Navigation>
        </Message>
        <Message>
            <ID>2049992</ID>
            <Severity>Info</Severity>
            <Dynamic>C:/Users/user/Desktop/UCT-FPGA-Course-2022/Practicals/03 - UART/top.v(1,1-44,10) (VERI-9000) elaborating module 'top'</Dynamic>
            <Navigation>C:/Users/user/Desktop/UCT-FPGA-Course-2022/Practicals/03 - UART/top.v</Navigation>
            <Navigation>1</Navigation>
        </Message>
        <Message>
            <ID>2049992</ID>
            <Severity>Info</Severity>
            <Dynamic>C:/Users/user/Desktop/UCT-FPGA-Course-2022/Practicals/03 - UART/UART.v(19,1-126,10) (VERI-9000) elaborating module 'UART_uniq_1'</Dynamic>
            <Navigation>C:/Users/user/Desktop/UCT-FPGA-Course-2022/Practicals/03 - UART/UART.v</Navigation>
            <Navigation>19</Navigation>
        </Message>
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG100 :&quot;C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v&quot;:44:49:44:61|User defined pragma syn_black_box detected</Dynamic>
            <Navigation>CG100</Navigation>
            <Navigation>C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v</Navigation>
            <Navigation>44</Navigation>
            <Navigation>49</Navigation>
            <Navigation>44</Navigation>
            <Navigation>61</Navigation>
            <Navigation>User defined pragma syn_black_box detected</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG100 :&quot;C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v&quot;:62:50:62:62|User defined pragma syn_black_box detected</Dynamic>
            <Navigation>CG100</Navigation>
            <Navigation>C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v</Navigation>
            <Navigation>62</Navigation>
            <Navigation>50</Navigation>
            <Navigation>62</Navigation>
            <Navigation>62</Navigation>
            <Navigation>User defined pragma syn_black_box detected</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG100 :&quot;C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v&quot;:84:50:84:62|User defined pragma syn_black_box detected</Dynamic>
            <Navigation>CG100</Navigation>
            <Navigation>C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v</Navigation>
            <Navigation>84</Navigation>
            <Navigation>50</Navigation>
            <Navigation>84</Navigation>
            <Navigation>62</Navigation>
            <Navigation>User defined pragma syn_black_box detected</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG100 :&quot;C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v&quot;:107:49:107:61|User defined pragma syn_black_box detected</Dynamic>
            <Navigation>CG100</Navigation>
            <Navigation>C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v</Navigation>
            <Navigation>107</Navigation>
            <Navigation>49</Navigation>
            <Navigation>107</Navigation>
            <Navigation>61</Navigation>
            <Navigation>User defined pragma syn_black_box detected</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG100 :&quot;C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v&quot;:124:87:124:99|User defined pragma syn_black_box detected</Dynamic>
            <Navigation>CG100</Navigation>
            <Navigation>C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v</Navigation>
            <Navigation>124</Navigation>
            <Navigation>87</Navigation>
            <Navigation>124</Navigation>
            <Navigation>99</Navigation>
            <Navigation>User defined pragma syn_black_box detected</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG100 :&quot;C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v&quot;:141:80:141:92|User defined pragma syn_black_box detected</Dynamic>
            <Navigation>CG100</Navigation>
            <Navigation>C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v</Navigation>
            <Navigation>141</Navigation>
            <Navigation>80</Navigation>
            <Navigation>141</Navigation>
            <Navigation>92</Navigation>
            <Navigation>User defined pragma syn_black_box detected</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG100 :&quot;C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v&quot;:159:62:159:74|User defined pragma syn_black_box detected</Dynamic>
            <Navigation>CG100</Navigation>
            <Navigation>C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v</Navigation>
            <Navigation>159</Navigation>
            <Navigation>62</Navigation>
            <Navigation>159</Navigation>
            <Navigation>74</Navigation>
            <Navigation>User defined pragma syn_black_box detected</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG100 :&quot;C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v&quot;:179:76:179:88|User defined pragma syn_black_box detected</Dynamic>
            <Navigation>CG100</Navigation>
            <Navigation>C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v</Navigation>
            <Navigation>179</Navigation>
            <Navigation>76</Navigation>
            <Navigation>179</Navigation>
            <Navigation>88</Navigation>
            <Navigation>User defined pragma syn_black_box detected</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG100 :&quot;C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v&quot;:204:80:204:92|User defined pragma syn_black_box detected</Dynamic>
            <Navigation>CG100</Navigation>
            <Navigation>C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v</Navigation>
            <Navigation>204</Navigation>
            <Navigation>80</Navigation>
            <Navigation>204</Navigation>
            <Navigation>92</Navigation>
            <Navigation>User defined pragma syn_black_box detected</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG100 :&quot;C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v&quot;:225:79:225:91|User defined pragma syn_black_box detected</Dynamic>
            <Navigation>CG100</Navigation>
            <Navigation>C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v</Navigation>
            <Navigation>225</Navigation>
            <Navigation>79</Navigation>
            <Navigation>225</Navigation>
            <Navigation>91</Navigation>
            <Navigation>User defined pragma syn_black_box detected</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG100 :&quot;C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v&quot;:243:33:243:45|User defined pragma syn_black_box detected</Dynamic>
            <Navigation>CG100</Navigation>
            <Navigation>C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v</Navigation>
            <Navigation>243</Navigation>
            <Navigation>33</Navigation>
            <Navigation>243</Navigation>
            <Navigation>45</Navigation>
            <Navigation>User defined pragma syn_black_box detected</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG100 :&quot;C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v&quot;:260:33:260:45|User defined pragma syn_black_box detected</Dynamic>
            <Navigation>CG100</Navigation>
            <Navigation>C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v</Navigation>
            <Navigation>260</Navigation>
            <Navigation>33</Navigation>
            <Navigation>260</Navigation>
            <Navigation>45</Navigation>
            <Navigation>User defined pragma syn_black_box detected</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG100 :&quot;C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v&quot;:275:45:275:57|User defined pragma syn_black_box detected</Dynamic>
            <Navigation>CG100</Navigation>
            <Navigation>C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v</Navigation>
            <Navigation>275</Navigation>
            <Navigation>45</Navigation>
            <Navigation>275</Navigation>
            <Navigation>57</Navigation>
            <Navigation>User defined pragma syn_black_box detected</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG100 :&quot;C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v&quot;:292:31:292:43|User defined pragma syn_black_box detected</Dynamic>
            <Navigation>CG100</Navigation>
            <Navigation>C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v</Navigation>
            <Navigation>292</Navigation>
            <Navigation>31</Navigation>
            <Navigation>292</Navigation>
            <Navigation>43</Navigation>
            <Navigation>User defined pragma syn_black_box detected</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG100 :&quot;C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v&quot;:320:54:320:66|User defined pragma syn_black_box detected</Dynamic>
            <Navigation>CG100</Navigation>
            <Navigation>C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v</Navigation>
            <Navigation>320</Navigation>
            <Navigation>54</Navigation>
            <Navigation>320</Navigation>
            <Navigation>66</Navigation>
            <Navigation>User defined pragma syn_black_box detected</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG100 :&quot;C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v&quot;:351:54:351:66|User defined pragma syn_black_box detected</Dynamic>
            <Navigation>CG100</Navigation>
            <Navigation>C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v</Navigation>
            <Navigation>351</Navigation>
            <Navigation>54</Navigation>
            <Navigation>351</Navigation>
            <Navigation>66</Navigation>
            <Navigation>User defined pragma syn_black_box detected</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG100 :&quot;C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v&quot;:387:53:387:65|User defined pragma syn_black_box detected</Dynamic>
            <Navigation>CG100</Navigation>
            <Navigation>C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v</Navigation>
            <Navigation>387</Navigation>
            <Navigation>53</Navigation>
            <Navigation>387</Navigation>
            <Navigation>65</Navigation>
            <Navigation>User defined pragma syn_black_box detected</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG100 :&quot;C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v&quot;:426:53:426:65|User defined pragma syn_black_box detected</Dynamic>
            <Navigation>CG100</Navigation>
            <Navigation>C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v</Navigation>
            <Navigation>426</Navigation>
            <Navigation>53</Navigation>
            <Navigation>426</Navigation>
            <Navigation>65</Navigation>
            <Navigation>User defined pragma syn_black_box detected</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG100 :&quot;C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v&quot;:450:50:450:62|User defined pragma syn_black_box detected</Dynamic>
            <Navigation>CG100</Navigation>
            <Navigation>C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v</Navigation>
            <Navigation>450</Navigation>
            <Navigation>50</Navigation>
            <Navigation>450</Navigation>
            <Navigation>62</Navigation>
            <Navigation>User defined pragma syn_black_box detected</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG100 :&quot;C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v&quot;:476:50:476:62|User defined pragma syn_black_box detected</Dynamic>
            <Navigation>CG100</Navigation>
            <Navigation>C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v</Navigation>
            <Navigation>476</Navigation>
            <Navigation>50</Navigation>
            <Navigation>476</Navigation>
            <Navigation>62</Navigation>
            <Navigation>User defined pragma syn_black_box detected</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG100 :&quot;C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v&quot;:497:49:497:61|User defined pragma syn_black_box detected</Dynamic>
            <Navigation>CG100</Navigation>
            <Navigation>C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v</Navigation>
            <Navigation>497</Navigation>
            <Navigation>49</Navigation>
            <Navigation>497</Navigation>
            <Navigation>61</Navigation>
            <Navigation>User defined pragma syn_black_box detected</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG100 :&quot;C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v&quot;:528:33:528:45|User defined pragma syn_black_box detected</Dynamic>
            <Navigation>CG100</Navigation>
            <Navigation>C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v</Navigation>
            <Navigation>528</Navigation>
            <Navigation>33</Navigation>
            <Navigation>528</Navigation>
            <Navigation>45</Navigation>
            <Navigation>User defined pragma syn_black_box detected</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG100 :&quot;C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v&quot;:553:33:553:45|User defined pragma syn_black_box detected</Dynamic>
            <Navigation>CG100</Navigation>
            <Navigation>C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v</Navigation>
            <Navigation>553</Navigation>
            <Navigation>33</Navigation>
            <Navigation>553</Navigation>
            <Navigation>45</Navigation>
            <Navigation>User defined pragma syn_black_box detected</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG100 :&quot;C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v&quot;:630:35:630:47|User defined pragma syn_black_box detected</Dynamic>
            <Navigation>CG100</Navigation>
            <Navigation>C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v</Navigation>
            <Navigation>630</Navigation>
            <Navigation>35</Navigation>
            <Navigation>630</Navigation>
            <Navigation>47</Navigation>
            <Navigation>User defined pragma syn_black_box detected</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG100 :&quot;C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v&quot;:687:35:687:47|User defined pragma syn_black_box detected</Dynamic>
            <Navigation>CG100</Navigation>
            <Navigation>C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v</Navigation>
            <Navigation>687</Navigation>
            <Navigation>35</Navigation>
            <Navigation>687</Navigation>
            <Navigation>47</Navigation>
            <Navigation>User defined pragma syn_black_box detected</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG100 :&quot;C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v&quot;:770:35:770:47|User defined pragma syn_black_box detected</Dynamic>
            <Navigation>CG100</Navigation>
            <Navigation>C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v</Navigation>
            <Navigation>770</Navigation>
            <Navigation>35</Navigation>
            <Navigation>770</Navigation>
            <Navigation>47</Navigation>
            <Navigation>User defined pragma syn_black_box detected</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG100 :&quot;C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v&quot;:853:35:853:47|User defined pragma syn_black_box detected</Dynamic>
            <Navigation>CG100</Navigation>
            <Navigation>C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v</Navigation>
            <Navigation>853</Navigation>
            <Navigation>35</Navigation>
            <Navigation>853</Navigation>
            <Navigation>47</Navigation>
            <Navigation>User defined pragma syn_black_box detected</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG100 :&quot;C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v&quot;:969:35:969:47|User defined pragma syn_black_box detected</Dynamic>
            <Navigation>CG100</Navigation>
            <Navigation>C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v</Navigation>
            <Navigation>969</Navigation>
            <Navigation>35</Navigation>
            <Navigation>969</Navigation>
            <Navigation>47</Navigation>
            <Navigation>User defined pragma syn_black_box detected</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG100 :&quot;C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v&quot;:1073:40:1073:52|User defined pragma syn_black_box detected</Dynamic>
            <Navigation>CG100</Navigation>
            <Navigation>C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v</Navigation>
            <Navigation>1073</Navigation>
            <Navigation>40</Navigation>
            <Navigation>1073</Navigation>
            <Navigation>52</Navigation>
            <Navigation>User defined pragma syn_black_box detected</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG100 :&quot;C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v&quot;:1098:32:1098:44|User defined pragma syn_black_box detected</Dynamic>
            <Navigation>CG100</Navigation>
            <Navigation>C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v</Navigation>
            <Navigation>1098</Navigation>
            <Navigation>32</Navigation>
            <Navigation>1098</Navigation>
            <Navigation>44</Navigation>
            <Navigation>User defined pragma syn_black_box detected</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG100 :&quot;C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v&quot;:1122:32:1122:44|User defined pragma syn_black_box detected</Dynamic>
            <Navigation>CG100</Navigation>
            <Navigation>C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v</Navigation>
            <Navigation>1122</Navigation>
            <Navigation>32</Navigation>
            <Navigation>1122</Navigation>
            <Navigation>44</Navigation>
            <Navigation>User defined pragma syn_black_box detected</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG100 :&quot;C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v&quot;:1159:15:1159:27|User defined pragma syn_black_box detected</Dynamic>
            <Navigation>CG100</Navigation>
            <Navigation>C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v</Navigation>
            <Navigation>1159</Navigation>
            <Navigation>15</Navigation>
            <Navigation>1159</Navigation>
            <Navigation>27</Navigation>
            <Navigation>User defined pragma syn_black_box detected</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG100 :&quot;C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v&quot;:1162:94:1162:106|User defined pragma syn_black_box detected</Dynamic>
            <Navigation>CG100</Navigation>
            <Navigation>C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v</Navigation>
            <Navigation>1162</Navigation>
            <Navigation>94</Navigation>
            <Navigation>1162</Navigation>
            <Navigation>106</Navigation>
            <Navigation>User defined pragma syn_black_box detected</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\reveal_workspace\tmpreveal\top_rvl.v&quot;:16:29:16:39|Removing wire trigger_out, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\reveal_workspace\tmpreveal\top_rvl.v</Navigation>
            <Navigation>16</Navigation>
            <Navigation>29</Navigation>
            <Navigation>16</Navigation>
            <Navigation>39</Navigation>
            <Navigation>Removing wire trigger_out, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\reveal_workspace\tmpreveal\top_rvl.v&quot;:306:4:306:9|Pruning register bit 10 of txCounter[10:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\reveal_workspace\tmpreveal\top_rvl.v</Navigation>
            <Navigation>306</Navigation>
            <Navigation>4</Navigation>
            <Navigation>306</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning register bit 10 of txCounter[10:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\reveal_workspace\tmpreveal\top_rvl.v&quot;:306:4:306:9|Pruning register bit 10 of rxCounter[10:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\reveal_workspace\tmpreveal\top_rvl.v</Navigation>
            <Navigation>306</Navigation>
            <Navigation>4</Navigation>
            <Navigation>306</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning register bit 10 of rxCounter[10:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\reveal_workspace\tmpreveal\top_rvl.v&quot;:306:4:306:9|Pruning register bit 9 of txCounter[9:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\reveal_workspace\tmpreveal\top_rvl.v</Navigation>
            <Navigation>306</Navigation>
            <Navigation>4</Navigation>
            <Navigation>306</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning register bit 9 of txCounter[9:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\reveal_workspace\tmpreveal\top_rvl.v&quot;:306:4:306:9|Pruning register bit 9 of rxCounter[9:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\reveal_workspace\tmpreveal\top_rvl.v</Navigation>
            <Navigation>306</Navigation>
            <Navigation>4</Navigation>
            <Navigation>306</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Pruning register bit 9 of rxCounter[9:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved.</Dynamic>
            <Navigation>FX474</Navigation>
            <Navigation>User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v&quot;:96:0:96:7|Instance decode_u of partition view:work.rvl_decode_1s_1s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v</Navigation>
            <Navigation>96</Navigation>
            <Navigation>0</Navigation>
            <Navigation>96</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Instance decode_u of partition view:work.rvl_decode_1s_1s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v&quot;:110:0:110:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v</Navigation>
            <Navigation>110</Navigation>
            <Navigation>0</Navigation>
            <Navigation>110</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v&quot;:130:0:130:3|Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v</Navigation>
            <Navigation>130</Navigation>
            <Navigation>0</Navigation>
            <Navigation>130</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v&quot;:162:0:162:5|Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v</Navigation>
            <Navigation>162</Navigation>
            <Navigation>0</Navigation>
            <Navigation>162</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v&quot;:96:0:96:7|Instance decode_u of partition view:work.rvl_decode_1s_1s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v</Navigation>
            <Navigation>96</Navigation>
            <Navigation>0</Navigation>
            <Navigation>96</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Instance decode_u of partition view:work.rvl_decode_1s_1s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v&quot;:110:0:110:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v</Navigation>
            <Navigation>110</Navigation>
            <Navigation>0</Navigation>
            <Navigation>110</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v&quot;:130:0:130:3|Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v</Navigation>
            <Navigation>130</Navigation>
            <Navigation>0</Navigation>
            <Navigation>130</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v&quot;:162:0:162:5|Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v</Navigation>
            <Navigation>162</Navigation>
            <Navigation>0</Navigation>
            <Navigation>162</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v&quot;:96:0:96:7|Instance decode_u of partition view:work.rvl_decode_1s_1s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v</Navigation>
            <Navigation>96</Navigation>
            <Navigation>0</Navigation>
            <Navigation>96</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Instance decode_u of partition view:work.rvl_decode_1s_1s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v&quot;:110:0:110:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v</Navigation>
            <Navigation>110</Navigation>
            <Navigation>0</Navigation>
            <Navigation>110</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v&quot;:130:0:130:3|Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v</Navigation>
            <Navigation>130</Navigation>
            <Navigation>0</Navigation>
            <Navigation>130</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v&quot;:162:0:162:5|Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v</Navigation>
            <Navigation>162</Navigation>
            <Navigation>0</Navigation>
            <Navigation>162</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_gen.v&quot;:97:0:97:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_8s_1s_0s_0s_3s_8s_8s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_gen.v</Navigation>
            <Navigation>97</Navigation>
            <Navigation>0</Navigation>
            <Navigation>97</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Instance jtag_int_u of partition view:work.rvl_jtag_int_8s_1s_0s_0s_3s_8s_8s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_gen.v&quot;:174:0:174:3|Instance tm_u of partition view:work.rvl_tm_Z3(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_gen.v</Navigation>
            <Navigation>174</Navigation>
            <Navigation>0</Navigation>
            <Navigation>174</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance tm_u of partition view:work.rvl_tm_Z3(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_gen.v&quot;:97:0:97:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_8s_1s_0s_0s_3s_8s_8s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_gen.v</Navigation>
            <Navigation>97</Navigation>
            <Navigation>0</Navigation>
            <Navigation>97</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Instance jtag_int_u of partition view:work.rvl_jtag_int_8s_1s_0s_0s_3s_8s_8s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_gen.v&quot;:174:0:174:3|Instance tm_u of partition view:work.rvl_tm_Z3(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_gen.v</Navigation>
            <Navigation>174</Navigation>
            <Navigation>0</Navigation>
            <Navigation>174</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance tm_u of partition view:work.rvl_tm_Z3(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_gen.v&quot;:97:0:97:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_8s_1s_0s_0s_3s_8s_8s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_gen.v</Navigation>
            <Navigation>97</Navigation>
            <Navigation>0</Navigation>
            <Navigation>97</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Instance jtag_int_u of partition view:work.rvl_jtag_int_8s_1s_0s_0s_3s_8s_8s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_gen.v&quot;:174:0:174:3|Instance tm_u of partition view:work.rvl_tm_Z3(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_gen.v</Navigation>
            <Navigation>174</Navigation>
            <Navigation>0</Navigation>
            <Navigation>174</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance tm_u of partition view:work.rvl_tm_Z3(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v&quot;:96:0:96:7|Instance decode_u of partition view:work.rvl_decode_1s_1s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v</Navigation>
            <Navigation>96</Navigation>
            <Navigation>0</Navigation>
            <Navigation>96</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Instance decode_u of partition view:work.rvl_decode_1s_1s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v&quot;:110:0:110:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v</Navigation>
            <Navigation>110</Navigation>
            <Navigation>0</Navigation>
            <Navigation>110</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v&quot;:130:0:130:3|Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v</Navigation>
            <Navigation>130</Navigation>
            <Navigation>0</Navigation>
            <Navigation>130</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v&quot;:162:0:162:5|Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v</Navigation>
            <Navigation>162</Navigation>
            <Navigation>0</Navigation>
            <Navigation>162</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v&quot;:96:0:96:7|Instance decode_u of partition view:work.rvl_decode_1s_1s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v</Navigation>
            <Navigation>96</Navigation>
            <Navigation>0</Navigation>
            <Navigation>96</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Instance decode_u of partition view:work.rvl_decode_1s_1s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v&quot;:110:0:110:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v</Navigation>
            <Navigation>110</Navigation>
            <Navigation>0</Navigation>
            <Navigation>110</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v&quot;:130:0:130:3|Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v</Navigation>
            <Navigation>130</Navigation>
            <Navigation>0</Navigation>
            <Navigation>130</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v&quot;:162:0:162:5|Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v</Navigation>
            <Navigation>162</Navigation>
            <Navigation>0</Navigation>
            <Navigation>162</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v&quot;:96:0:96:7|Instance decode_u of partition view:work.rvl_decode_1s_1s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v</Navigation>
            <Navigation>96</Navigation>
            <Navigation>0</Navigation>
            <Navigation>96</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Instance decode_u of partition view:work.rvl_decode_1s_1s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v&quot;:110:0:110:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v</Navigation>
            <Navigation>110</Navigation>
            <Navigation>0</Navigation>
            <Navigation>110</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v&quot;:130:0:130:3|Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v</Navigation>
            <Navigation>130</Navigation>
            <Navigation>0</Navigation>
            <Navigation>130</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v&quot;:162:0:162:5|Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v</Navigation>
            <Navigation>162</Navigation>
            <Navigation>0</Navigation>
            <Navigation>162</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v&quot;:96:0:96:7|Instance decode_u of partition view:work.rvl_decode_1s_1s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v</Navigation>
            <Navigation>96</Navigation>
            <Navigation>0</Navigation>
            <Navigation>96</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Instance decode_u of partition view:work.rvl_decode_1s_1s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v&quot;:110:0:110:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v</Navigation>
            <Navigation>110</Navigation>
            <Navigation>0</Navigation>
            <Navigation>110</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v&quot;:130:0:130:3|Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v</Navigation>
            <Navigation>130</Navigation>
            <Navigation>0</Navigation>
            <Navigation>130</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v&quot;:162:0:162:5|Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v</Navigation>
            <Navigation>162</Navigation>
            <Navigation>0</Navigation>
            <Navigation>162</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v&quot;:96:0:96:7|Instance decode_u of partition view:work.rvl_decode_1s_1s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v</Navigation>
            <Navigation>96</Navigation>
            <Navigation>0</Navigation>
            <Navigation>96</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Instance decode_u of partition view:work.rvl_decode_1s_1s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v&quot;:110:0:110:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v</Navigation>
            <Navigation>110</Navigation>
            <Navigation>0</Navigation>
            <Navigation>110</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v&quot;:130:0:130:3|Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v</Navigation>
            <Navigation>130</Navigation>
            <Navigation>0</Navigation>
            <Navigation>130</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v&quot;:162:0:162:5|Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v</Navigation>
            <Navigation>162</Navigation>
            <Navigation>0</Navigation>
            <Navigation>162</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_gen.v&quot;:97:0:97:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_8s_1s_0s_0s_3s_8s_8s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_gen.v</Navigation>
            <Navigation>97</Navigation>
            <Navigation>0</Navigation>
            <Navigation>97</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Instance jtag_int_u of partition view:work.rvl_jtag_int_8s_1s_0s_0s_3s_8s_8s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_gen.v&quot;:174:0:174:3|Instance tm_u of partition view:work.rvl_tm_Z3(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_gen.v</Navigation>
            <Navigation>174</Navigation>
            <Navigation>0</Navigation>
            <Navigation>174</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance tm_u of partition view:work.rvl_tm_Z3(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_gen.v&quot;:97:0:97:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_8s_1s_0s_0s_3s_8s_8s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_gen.v</Navigation>
            <Navigation>97</Navigation>
            <Navigation>0</Navigation>
            <Navigation>97</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Instance jtag_int_u of partition view:work.rvl_jtag_int_8s_1s_0s_0s_3s_8s_8s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_gen.v&quot;:174:0:174:3|Instance tm_u of partition view:work.rvl_tm_Z3(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_gen.v</Navigation>
            <Navigation>174</Navigation>
            <Navigation>0</Navigation>
            <Navigation>174</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance tm_u of partition view:work.rvl_tm_Z3(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_gen.v&quot;:97:0:97:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_8s_1s_0s_0s_3s_8s_8s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_gen.v</Navigation>
            <Navigation>97</Navigation>
            <Navigation>0</Navigation>
            <Navigation>97</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Instance jtag_int_u of partition view:work.rvl_jtag_int_8s_1s_0s_0s_3s_8s_8s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_gen.v&quot;:174:0:174:3|Instance tm_u of partition view:work.rvl_tm_Z3(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_gen.v</Navigation>
            <Navigation>174</Navigation>
            <Navigation>0</Navigation>
            <Navigation>174</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance tm_u of partition view:work.rvl_tm_Z3(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_gen.v&quot;:97:0:97:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_8s_1s_0s_0s_3s_8s_8s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_gen.v</Navigation>
            <Navigation>97</Navigation>
            <Navigation>0</Navigation>
            <Navigation>97</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Instance jtag_int_u of partition view:work.rvl_jtag_int_8s_1s_0s_0s_3s_8s_8s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_gen.v&quot;:174:0:174:3|Instance tm_u of partition view:work.rvl_tm_Z3(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_gen.v</Navigation>
            <Navigation>174</Navigation>
            <Navigation>0</Navigation>
            <Navigation>174</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance tm_u of partition view:work.rvl_tm_Z3(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_gen.v&quot;:97:0:97:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_8s_1s_0s_0s_3s_8s_8s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_gen.v</Navigation>
            <Navigation>97</Navigation>
            <Navigation>0</Navigation>
            <Navigation>97</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Instance jtag_int_u of partition view:work.rvl_jtag_int_8s_1s_0s_0s_3s_8s_8s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_gen.v&quot;:174:0:174:3|Instance tm_u of partition view:work.rvl_tm_Z3(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_gen.v</Navigation>
            <Navigation>174</Navigation>
            <Navigation>0</Navigation>
            <Navigation>174</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance tm_u of partition view:work.rvl_tm_Z3(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_gen.v&quot;:97:0:97:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_8s_1s_0s_0s_3s_8s_8s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_gen.v</Navigation>
            <Navigation>97</Navigation>
            <Navigation>0</Navigation>
            <Navigation>97</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Instance jtag_int_u of partition view:work.rvl_jtag_int_8s_1s_0s_0s_3s_8s_8s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_gen.v&quot;:174:0:174:3|Instance tm_u of partition view:work.rvl_tm_Z3(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_gen.v</Navigation>
            <Navigation>174</Navigation>
            <Navigation>0</Navigation>
            <Navigation>174</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance tm_u of partition view:work.rvl_tm_Z3(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v&quot;:96:0:96:7|Instance decode_u of partition view:work.rvl_decode_1s_1s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v</Navigation>
            <Navigation>96</Navigation>
            <Navigation>0</Navigation>
            <Navigation>96</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Instance decode_u of partition view:work.rvl_decode_1s_1s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v&quot;:110:0:110:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v</Navigation>
            <Navigation>110</Navigation>
            <Navigation>0</Navigation>
            <Navigation>110</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v&quot;:130:0:130:3|Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v</Navigation>
            <Navigation>130</Navigation>
            <Navigation>0</Navigation>
            <Navigation>130</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v&quot;:162:0:162:5|Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v</Navigation>
            <Navigation>162</Navigation>
            <Navigation>0</Navigation>
            <Navigation>162</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_gen.v&quot;:97:0:97:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_8s_1s_0s_0s_3s_8s_8s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_gen.v</Navigation>
            <Navigation>97</Navigation>
            <Navigation>0</Navigation>
            <Navigation>97</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Instance jtag_int_u of partition view:work.rvl_jtag_int_8s_1s_0s_0s_3s_8s_8s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_gen.v&quot;:174:0:174:3|Instance tm_u of partition view:work.rvl_tm_Z3(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_gen.v</Navigation>
            <Navigation>174</Navigation>
            <Navigation>0</Navigation>
            <Navigation>174</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance tm_u of partition view:work.rvl_tm_Z3(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v&quot;:96:0:96:7|Instance decode_u of partition view:work.rvl_decode_1s_1s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v</Navigation>
            <Navigation>96</Navigation>
            <Navigation>0</Navigation>
            <Navigation>96</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Instance decode_u of partition view:work.rvl_decode_1s_1s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v&quot;:110:0:110:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v</Navigation>
            <Navigation>110</Navigation>
            <Navigation>0</Navigation>
            <Navigation>110</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v&quot;:130:0:130:3|Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v</Navigation>
            <Navigation>130</Navigation>
            <Navigation>0</Navigation>
            <Navigation>130</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v&quot;:162:0:162:5|Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v</Navigation>
            <Navigation>162</Navigation>
            <Navigation>0</Navigation>
            <Navigation>162</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_gen.v&quot;:97:0:97:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_8s_1s_0s_0s_3s_8s_8s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_gen.v</Navigation>
            <Navigation>97</Navigation>
            <Navigation>0</Navigation>
            <Navigation>97</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Instance jtag_int_u of partition view:work.rvl_jtag_int_8s_1s_0s_0s_3s_8s_8s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_gen.v&quot;:174:0:174:3|Instance tm_u of partition view:work.rvl_tm_Z3(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_gen.v</Navigation>
            <Navigation>174</Navigation>
            <Navigation>0</Navigation>
            <Navigation>174</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance tm_u of partition view:work.rvl_tm_Z3(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v&quot;:96:0:96:7|Instance decode_u of partition view:work.rvl_decode_1s_1s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v</Navigation>
            <Navigation>96</Navigation>
            <Navigation>0</Navigation>
            <Navigation>96</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Instance decode_u of partition view:work.rvl_decode_1s_1s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v&quot;:110:0:110:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v</Navigation>
            <Navigation>110</Navigation>
            <Navigation>0</Navigation>
            <Navigation>110</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v&quot;:130:0:130:3|Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v</Navigation>
            <Navigation>130</Navigation>
            <Navigation>0</Navigation>
            <Navigation>130</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v&quot;:162:0:162:5|Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v</Navigation>
            <Navigation>162</Navigation>
            <Navigation>0</Navigation>
            <Navigation>162</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_gen.v&quot;:97:0:97:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_8s_1s_0s_0s_3s_8s_8s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_gen.v</Navigation>
            <Navigation>97</Navigation>
            <Navigation>0</Navigation>
            <Navigation>97</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Instance jtag_int_u of partition view:work.rvl_jtag_int_8s_1s_0s_0s_3s_8s_8s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_gen.v&quot;:174:0:174:3|Instance tm_u of partition view:work.rvl_tm_Z3(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_gen.v</Navigation>
            <Navigation>174</Navigation>
            <Navigation>0</Navigation>
            <Navigation>174</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance tm_u of partition view:work.rvl_tm_Z3(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v&quot;:96:0:96:7|Instance decode_u of partition view:work.rvl_decode_1s_1s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v</Navigation>
            <Navigation>96</Navigation>
            <Navigation>0</Navigation>
            <Navigation>96</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Instance decode_u of partition view:work.rvl_decode_1s_1s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v&quot;:110:0:110:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v</Navigation>
            <Navigation>110</Navigation>
            <Navigation>0</Navigation>
            <Navigation>110</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v&quot;:130:0:130:3|Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v</Navigation>
            <Navigation>130</Navigation>
            <Navigation>0</Navigation>
            <Navigation>130</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN117 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v&quot;:162:0:162:5|Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed.</Dynamic>
            <Navigation>BN117</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_la0_trig_gen.v</Navigation>
            <Navigation>162</Navigation>
            <Navigation>0</Navigation>
            <Navigation>162</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed. </Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MF511 |Found issues with constraints. Please check constraint checker report &quot;C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\UART_impl1_cck.rpt&quot; .</Dynamic>
            <Navigation>MF511</Navigation>
            <Navigation>Found issues with constraints. Please check constraint checker report &quot;C:\Users\user\Desktop\UCT-FPGA-Course-2022\Practicals\03 - UART\impl1\UART_impl1_cck.rpt&quot; .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX527 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_rvl.v&quot;:306:4:306:9|Found false-path constraint on register UART_Inst.txBitCounter[0] which prevents the register from being packed into DSP</Dynamic>
            <Navigation>FX527</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_rvl.v</Navigation>
            <Navigation>306</Navigation>
            <Navigation>4</Navigation>
            <Navigation>306</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Found false-path constraint on register UART_Inst.txBitCounter[0] which prevents the register from being packed into DSP</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX527 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_rvl.v&quot;:306:4:306:9|Found false-path constraint on register UART_Inst.rxCounter[0] which prevents the register from being packed into DSP</Dynamic>
            <Navigation>FX527</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_rvl.v</Navigation>
            <Navigation>306</Navigation>
            <Navigation>4</Navigation>
            <Navigation>306</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Found false-path constraint on register UART_Inst.rxCounter[0] which prevents the register from being packed into DSP</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX527 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_rvl.v&quot;:306:4:306:9|Found false-path constraint on register UART_Inst.txCounter[0] which prevents the register from being packed into DSP</Dynamic>
            <Navigation>FX527</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_rvl.v</Navigation>
            <Navigation>306</Navigation>
            <Navigation>4</Navigation>
            <Navigation>306</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Found false-path constraint on register UART_Inst.txCounter[0] which prevents the register from being packed into DSP</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT246 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_rvl.v&quot;:52:15:52:31|Blackbox jtagconn16 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_rvl.v</Navigation>
            <Navigation>52</Navigation>
            <Navigation>15</Navigation>
            <Navigation>52</Navigation>
            <Navigation>31</Navigation>
            <Navigation>Blackbox jtagconn16 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT246 :&quot;c:\lscc\diamond\3.12\module\reveal\src\ertl\ertl.v&quot;:1192:8:1192:20|Blackbox pmi_ram_dp_Z2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>c:\lscc\diamond\3.12\module\reveal\src\ertl\ertl.v</Navigation>
            <Navigation>1192</Navigation>
            <Navigation>8</Navigation>
            <Navigation>1192</Navigation>
            <Navigation>20</Navigation>
            <Navigation>Blackbox pmi_ram_dp_Z2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT246 :&quot;c:\lscc\diamond\3.12\module\reveal\src\ertl\ertl.v&quot;:2162:8:2162:13|Blackbox pmi_ram_dp_Z4 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>c:\lscc\diamond\3.12\module\reveal\src\ertl\ertl.v</Navigation>
            <Navigation>2162</Navigation>
            <Navigation>8</Navigation>
            <Navigation>2162</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Blackbox pmi_ram_dp_Z4 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock reveal_coretop|jtck_inferred_clock[0] with period 5.00ns. Please declare a user-defined clock on net top_reveal_coretop_instance.jtck[0].</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock reveal_coretop|jtck_inferred_clock[0] with period 5.00ns. Please declare a user-defined clock on net top_reveal_coretop_instance.jtck[0].</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT447 :&quot;c:/users/user/desktop/uct-fpga-course-2022/practicals/03 - uart/uart.fdc&quot;:10:0:10:0|Timing constraint (from [get_registers *] to [get_ports bp*]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design</Dynamic>
            <Navigation>MT447</Navigation>
            <Navigation>c:/users/user/desktop/uct-fpga-course-2022/practicals/03 - uart/uart.fdc</Navigation>
            <Navigation>10</Navigation>
            <Navigation>0</Navigation>
            <Navigation>10</Navigation>
            <Navigation>0</Navigation>
            <Navigation>Timing constraint (from [get_registers *] to [get_ports bp*]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT447 :&quot;c:/users/user/desktop/uct-fpga-course-2022/practicals/03 - uart/uart.fdc&quot;:11:0:11:0|Timing constraint (from [get_ports bp*] to [get_registers *]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design</Dynamic>
            <Navigation>MT447</Navigation>
            <Navigation>c:/users/user/desktop/uct-fpga-course-2022/practicals/03 - uart/uart.fdc</Navigation>
            <Navigation>11</Navigation>
            <Navigation>0</Navigation>
            <Navigation>11</Navigation>
            <Navigation>0</Navigation>
            <Navigation>Timing constraint (from [get_ports bp*] to [get_registers *]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design </Navigation>
        </Message>
    </Task>
</BaliMessageLog>