module sample_data_ram(
	input logic [9:0]		addr,
	output logic [31:0] 	read_data
);

	logic signed [31:0] mem [784];
	
	always_comb
	begin
		read_data = mem[addr];
	
	end

endmodule