#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Fri Nov 16 00:25:32 2018
# Process ID: 5152
# Current directory: C:/Users/G552/Desktop/whole project stuff/whole project stuff/ee4218_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14904 C:\Users\G552\Desktop\whole project stuff\whole project stuff\ee4218_project\ee4218_project.xpr
# Log file: C:/Users/G552/Desktop/whole project stuff/whole project stuff/ee4218_project/vivado.log
# Journal file: C:/Users/G552/Desktop/whole project stuff/whole project stuff/ee4218_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/G552/Desktop/whole project stuff/whole project stuff/ee4218_project/ee4218_project.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/klosey/Desktop/ee4218_project' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/G552/Desktop/whole project stuff/whole project stuff/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2016.3/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 737.195 ; gain = 112.441
reset_target all [get_files  {{C:/Users/G552/Desktop/whole project stuff/whole project stuff/ee4218_project/ee4218_project.srcs/sources_1/bd/design_1/design_1.bd}}]
export_ip_user_files -of_objects  [get_files  {{C:/Users/G552/Desktop/whole project stuff/whole project stuff/ee4218_project/ee4218_project.srcs/sources_1/bd/design_1/design_1.bd}}] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/G552/Desktop/whole project stuff/whole project stuff/ee4218_project/ee4218_project.srcs/sources_1/bd/design_1/design_1.bd}}]
open_bd_design {C:/Users/G552/Desktop/whole project stuff/whole project stuff/ee4218_project/ee4218_project.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:user:myip:1.0 - myip_0
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Excluding </processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0> from </axi_dma_0/Data_MM2S>
Excluding </processing_system7_0/S_AXI_GP0/GP0_QSPI_LINEAR> from </axi_dma_0/Data_MM2S>
Excluding </processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0> from </axi_dma_0/Data_S2MM>
Excluding </processing_system7_0/S_AXI_GP0/GP0_QSPI_LINEAR> from </axi_dma_0/Data_S2MM>
Successfully read diagram <design_1> from BD file <C:/Users/G552/Desktop/whole project stuff/whole project stuff/ee4218_project/ee4218_project.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 819.789 ; gain = 1.230
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 16 00:28:53 2018...
