module reg4 (
    input clk,
    input rst,
    input load,
    input [3:0] d,
    output reg [3:0] q
);

always @(posedge clk or posedge rst) begin
    if (rst)
        q <= 4'b0000;
    else if (load)
        q <= d;
end

endmodule
