# Design-and-Impelementation-my-own-CPU
The project is based on incremental development.
At rtl4, a primary five-stage pipeline is realized and first instruction is implemented.
At rtl5, logical and shift instruction is realized, besides, the nop instruction is also realized.
