/** \file algo/swstate/auto_generated/layout/algo_l3_layout.h
 *
 * sw state layout enum
 *
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated.
 * Edits to this file will be lost when it is regenerated.
 *
 */
/*
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2022 Broadcom Inc. All rights reserved.
 */

#ifndef __ALGO_L3_LAYOUT_H__
#define __ALGO_L3_LAYOUT_H__

#include <include/soc/dnxc/swstate/dnxc_sw_state_layout.h>
#include <include/soc/dnxc/swstate/auto_generated/types/dnxc_module_ids_types.h>


int algo_l3_init_layout_structure(int unit);

typedef enum
{
    DNX_SW_STATE_ALGO_L3_DB = DNXC_SW_STATE_LAYOUT_NODE_ID_GET(ALGO_L3_MODULE_ID, 0),
    DNX_SW_STATE_ALGO_L3_DB__FIRST,
    DNX_SW_STATE_ALGO_L3_DB__FIRST_SUB = DNX_SW_STATE_ALGO_L3_DB__FIRST - 1,
    DNX_SW_STATE_ALGO_L3_DB__SOURCE_ADDRESS_TABLE_ALLOCATION,
    DNX_SW_STATE_ALGO_L3_DB__FEC_ALLOC,
    DNX_SW_STATE_ALGO_L3_DB__EGR_POINTED_ALLOC,
    DNX_SW_STATE_ALGO_L3_DB__ALGO_L3_TEMPLATES,
    DNX_SW_STATE_ALGO_L3_DB__VRRP_EXEM_L2_STATION_ID_ALLOC,
    DNX_SW_STATE_ALGO_L3_DB__VRRP_DB,
    DNX_SW_STATE_ALGO_L3_DB__RIF_ALLOC,
    DNX_SW_STATE_ALGO_L3_DB__TP_MODES,
    DNX_SW_STATE_ALGO_L3_DB__VIP_ECMP_ALLOC,
    DNX_SW_STATE_ALGO_L3_DB__FEC_DB_INFO,
    DNX_SW_STATE_ALGO_L3_DB__OUT_RIF_RESULT_TYPE_INFO,
    DNX_SW_STATE_ALGO_L3_DB__MAC_COMPRESS_ID_ALLOC,
    DNX_SW_STATE_ALGO_L3_DB__IPV6_MSB32_COMPRESS_ID_ALLOC,
    DNX_SW_STATE_ALGO_L3_DB__MAC_COMPRESS_REF,
    DNX_SW_STATE_ALGO_L3_DB__IPV6_MSB32_COMPRESS_REF,
    DNX_SW_STATE_ALGO_L3_DB__LAST,
    DNX_SW_STATE_ALGO_L3_DB__LAST_SUB = DNX_SW_STATE_ALGO_L3_DB__LAST - 1,
    DNX_SW_STATE_ALGO_L3_DB__SOURCE_ADDRESS_TABLE_ALLOCATION__FIRST,
    DNX_SW_STATE_ALGO_L3_DB__SOURCE_ADDRESS_TABLE_ALLOCATION__FIRST_SUB = DNX_SW_STATE_ALGO_L3_DB__SOURCE_ADDRESS_TABLE_ALLOCATION__FIRST - 1,
    DNX_SW_STATE_ALGO_L3_DB__SOURCE_ADDRESS_TABLE_ALLOCATION__SOURCE_ADDRESS_TABLE,
    DNX_SW_STATE_ALGO_L3_DB__SOURCE_ADDRESS_TABLE_ALLOCATION__LAST,
    DNX_SW_STATE_ALGO_L3_DB__SOURCE_ADDRESS_TABLE_ALLOCATION__LAST_SUB = DNX_SW_STATE_ALGO_L3_DB__SOURCE_ADDRESS_TABLE_ALLOCATION__LAST - 1,
    DNX_SW_STATE_ALGO_L3_DB__FEC_ALLOC__FIRST,
    DNX_SW_STATE_ALGO_L3_DB__FEC_ALLOC__FIRST_SUB = DNX_SW_STATE_ALGO_L3_DB__FEC_ALLOC__FIRST - 1,
    DNX_SW_STATE_ALGO_L3_DB__FEC_ALLOC__L3_FEC_RES_MNGR,
    DNX_SW_STATE_ALGO_L3_DB__FEC_ALLOC__LAST,
    DNX_SW_STATE_ALGO_L3_DB__FEC_ALLOC__LAST_SUB = DNX_SW_STATE_ALGO_L3_DB__FEC_ALLOC__LAST - 1,
    DNX_SW_STATE_ALGO_L3_DB__FEC_ALLOC__L3_FEC_RES_MNGR__FIRST,
    DNX_SW_STATE_ALGO_L3_DB__FEC_ALLOC__L3_FEC_RES_MNGR__FIRST_SUB = DNX_SW_STATE_ALGO_L3_DB__FEC_ALLOC__L3_FEC_RES_MNGR__FIRST - 1,
    DNX_SW_STATE_ALGO_L3_DB__FEC_ALLOC__L3_FEC_RES_MNGR__FEC_RES_MANAGER,
    DNX_SW_STATE_ALGO_L3_DB__FEC_ALLOC__L3_FEC_RES_MNGR__LAST,
    DNX_SW_STATE_ALGO_L3_DB__FEC_ALLOC__L3_FEC_RES_MNGR__LAST_SUB = DNX_SW_STATE_ALGO_L3_DB__FEC_ALLOC__L3_FEC_RES_MNGR__LAST - 1,
    DNX_SW_STATE_ALGO_L3_DB__EGR_POINTED_ALLOC__FIRST,
    DNX_SW_STATE_ALGO_L3_DB__EGR_POINTED_ALLOC__FIRST_SUB = DNX_SW_STATE_ALGO_L3_DB__EGR_POINTED_ALLOC__FIRST - 1,
    DNX_SW_STATE_ALGO_L3_DB__EGR_POINTED_ALLOC__EGR_POINTED_RES_MANAGER,
    DNX_SW_STATE_ALGO_L3_DB__EGR_POINTED_ALLOC__LAST,
    DNX_SW_STATE_ALGO_L3_DB__EGR_POINTED_ALLOC__LAST_SUB = DNX_SW_STATE_ALGO_L3_DB__EGR_POINTED_ALLOC__LAST - 1,
    DNX_SW_STATE_ALGO_L3_DB__ALGO_L3_TEMPLATES__FIRST,
    DNX_SW_STATE_ALGO_L3_DB__ALGO_L3_TEMPLATES__FIRST_SUB = DNX_SW_STATE_ALGO_L3_DB__ALGO_L3_TEMPLATES__FIRST - 1,
    DNX_SW_STATE_ALGO_L3_DB__ALGO_L3_TEMPLATES__ECMP_CONSISTENT_MANAGER,
    DNX_SW_STATE_ALGO_L3_DB__ALGO_L3_TEMPLATES__VRRP_VSI_TCAM_TABLE,
    DNX_SW_STATE_ALGO_L3_DB__ALGO_L3_TEMPLATES__ECMP_PROFILE_HIER_TABLE,
    DNX_SW_STATE_ALGO_L3_DB__ALGO_L3_TEMPLATES__VRRP_EXEM_TCAM_TABLE,
    DNX_SW_STATE_ALGO_L3_DB__ALGO_L3_TEMPLATES__LAST,
    DNX_SW_STATE_ALGO_L3_DB__ALGO_L3_TEMPLATES__LAST_SUB = DNX_SW_STATE_ALGO_L3_DB__ALGO_L3_TEMPLATES__LAST - 1,
    DNX_SW_STATE_ALGO_L3_DB__VRRP_EXEM_L2_STATION_ID_ALLOC__FIRST,
    DNX_SW_STATE_ALGO_L3_DB__VRRP_EXEM_L2_STATION_ID_ALLOC__FIRST_SUB = DNX_SW_STATE_ALGO_L3_DB__VRRP_EXEM_L2_STATION_ID_ALLOC__FIRST - 1,
    DNX_SW_STATE_ALGO_L3_DB__VRRP_EXEM_L2_STATION_ID_ALLOC__RES_BITMAP,
    DNX_SW_STATE_ALGO_L3_DB__VRRP_EXEM_L2_STATION_ID_ALLOC__LAST,
    DNX_SW_STATE_ALGO_L3_DB__VRRP_EXEM_L2_STATION_ID_ALLOC__LAST_SUB = DNX_SW_STATE_ALGO_L3_DB__VRRP_EXEM_L2_STATION_ID_ALLOC__LAST - 1,
    DNX_SW_STATE_ALGO_L3_DB__VRRP_DB__FIRST,
    DNX_SW_STATE_ALGO_L3_DB__VRRP_DB__FIRST_SUB = DNX_SW_STATE_ALGO_L3_DB__VRRP_DB__FIRST - 1,
    DNX_SW_STATE_ALGO_L3_DB__VRRP_DB__DATABASE_ENABLE,
    DNX_SW_STATE_ALGO_L3_DB__VRRP_DB__LAST,
    DNX_SW_STATE_ALGO_L3_DB__VRRP_DB__LAST_SUB = DNX_SW_STATE_ALGO_L3_DB__VRRP_DB__LAST - 1,
    DNX_SW_STATE_ALGO_L3_DB__RIF_ALLOC__FIRST,
    DNX_SW_STATE_ALGO_L3_DB__RIF_ALLOC__FIRST_SUB = DNX_SW_STATE_ALGO_L3_DB__RIF_ALLOC__FIRST - 1,
    DNX_SW_STATE_ALGO_L3_DB__RIF_ALLOC__RIF_RES_MANAGER,
    DNX_SW_STATE_ALGO_L3_DB__RIF_ALLOC__INTF_RIF_RES_MNGR,
    DNX_SW_STATE_ALGO_L3_DB__RIF_ALLOC__LAST,
    DNX_SW_STATE_ALGO_L3_DB__RIF_ALLOC__LAST_SUB = DNX_SW_STATE_ALGO_L3_DB__RIF_ALLOC__LAST - 1,
    DNX_SW_STATE_ALGO_L3_DB__TP_MODES__FIRST,
    DNX_SW_STATE_ALGO_L3_DB__TP_MODES__FIRST_SUB = DNX_SW_STATE_ALGO_L3_DB__TP_MODES__FIRST - 1,
    DNX_SW_STATE_ALGO_L3_DB__TP_MODES__L3_ECMP_TUNNEL_PRIORITY_MODES_RES_MNGR,
    DNX_SW_STATE_ALGO_L3_DB__TP_MODES__LAST,
    DNX_SW_STATE_ALGO_L3_DB__TP_MODES__LAST_SUB = DNX_SW_STATE_ALGO_L3_DB__TP_MODES__LAST - 1,
    DNX_SW_STATE_ALGO_L3_DB__VIP_ECMP_ALLOC__FIRST,
    DNX_SW_STATE_ALGO_L3_DB__VIP_ECMP_ALLOC__FIRST_SUB = DNX_SW_STATE_ALGO_L3_DB__VIP_ECMP_ALLOC__FIRST - 1,
    DNX_SW_STATE_ALGO_L3_DB__VIP_ECMP_ALLOC__VIP_ECMP_RES_MANAGER,
    DNX_SW_STATE_ALGO_L3_DB__VIP_ECMP_ALLOC__LAST,
    DNX_SW_STATE_ALGO_L3_DB__VIP_ECMP_ALLOC__LAST_SUB = DNX_SW_STATE_ALGO_L3_DB__VIP_ECMP_ALLOC__LAST - 1,
    DNX_SW_STATE_ALGO_L3_DB__FEC_DB_INFO__FIRST,
    DNX_SW_STATE_ALGO_L3_DB__FEC_DB_INFO__FIRST_SUB = DNX_SW_STATE_ALGO_L3_DB__FEC_DB_INFO__FIRST - 1,
    DNX_SW_STATE_ALGO_L3_DB__FEC_DB_INFO__FEC_DB,
    DNX_SW_STATE_ALGO_L3_DB__FEC_DB_INFO__LAST,
    DNX_SW_STATE_ALGO_L3_DB__FEC_DB_INFO__LAST_SUB = DNX_SW_STATE_ALGO_L3_DB__FEC_DB_INFO__LAST - 1,
    DNX_SW_STATE_ALGO_L3_DB__MAC_COMPRESS_ID_ALLOC__FIRST,
    DNX_SW_STATE_ALGO_L3_DB__MAC_COMPRESS_ID_ALLOC__FIRST_SUB = DNX_SW_STATE_ALGO_L3_DB__MAC_COMPRESS_ID_ALLOC__FIRST - 1,
    DNX_SW_STATE_ALGO_L3_DB__MAC_COMPRESS_ID_ALLOC__MAC_COMPRESS_ID_BITMAP,
    DNX_SW_STATE_ALGO_L3_DB__MAC_COMPRESS_ID_ALLOC__LAST,
    DNX_SW_STATE_ALGO_L3_DB__MAC_COMPRESS_ID_ALLOC__LAST_SUB = DNX_SW_STATE_ALGO_L3_DB__MAC_COMPRESS_ID_ALLOC__LAST - 1,
    DNX_SW_STATE_ALGO_L3_DB__IPV6_MSB32_COMPRESS_ID_ALLOC__FIRST,
    DNX_SW_STATE_ALGO_L3_DB__IPV6_MSB32_COMPRESS_ID_ALLOC__FIRST_SUB = DNX_SW_STATE_ALGO_L3_DB__IPV6_MSB32_COMPRESS_ID_ALLOC__FIRST - 1,
    DNX_SW_STATE_ALGO_L3_DB__IPV6_MSB32_COMPRESS_ID_ALLOC__IPV6_MSB32_COMPRESS_ID_BITMAP,
    DNX_SW_STATE_ALGO_L3_DB__IPV6_MSB32_COMPRESS_ID_ALLOC__LAST,
    DNX_SW_STATE_ALGO_L3_DB__IPV6_MSB32_COMPRESS_ID_ALLOC__LAST_SUB = DNX_SW_STATE_ALGO_L3_DB__IPV6_MSB32_COMPRESS_ID_ALLOC__LAST - 1,
    /*
     * Use DNXC_SW_STATE_LAYOUT_GET_PARAM_IDX macro to get the number of parameters
     */
    DNX_SW_STATE_ALGO_L3_DB_NOF_PARAMS,
} dnxc_sw_state_layout_algo_l3_node_id_e;

#endif /* __ALGO_L3_LAYOUT_H__ */
