14:53:43 DEBUG : Logs will be stored at '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_led/mio_led_vitis/IDE.log'.
14:53:44 INFO  : Launching XSCT server: xsct -n  -interactive /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_led/mio_led_vitis/temp_xsdb_launch_script.tcl
14:53:44 INFO  : Platform repository initialization has completed.
14:53:45 INFO  : Registering command handlers for Vitis TCF services
14:53:47 INFO  : XSCT server has started successfully.
14:53:47 INFO  : Successfully done setting XSCT server connection channel  
14:53:47 INFO  : plnx-install-location is set to ''
14:53:47 INFO  : Successfully done query RDI_DATADIR 
14:53:47 INFO  : Successfully done setting workspace for the tool. 
14:56:55 INFO  : Result from executing command 'getProjects': design_1_wrapper
14:56:55 INFO  : Result from executing command 'getPlatforms': 
14:56:55 WARN  : An unexpected exception occurred in the module 'platform project logging'
14:56:55 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
14:57:05 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
14:57:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:57:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B104C8A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B104C8A-23727093-0"}' command is executed.
14:57:50 INFO  : Device configured successfully with "/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_led/mio_led_vitis/mio_led_vitis/_ide/bitstream/design_1_wrapper.bit"
14:58:07 INFO  : Result from executing command 'getProjects': design_1_wrapper
14:58:07 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_led/mio_led_vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
14:58:10 INFO  : Checking for BSP changes to sync application flags for project 'mio_led_vitis'...
14:58:34 INFO  : Checking for BSP changes to sync application flags for project 'mio_led_vitis'...
14:59:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:59:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351B104C8A' is selected.
14:59:04 INFO  : 'jtag frequency' command is executed.
14:59:04 INFO  : Context for 'APU' is selected.
14:59:04 INFO  : System reset is completed.
14:59:07 INFO  : 'after 3000' command is executed.
14:59:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B104C8A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B104C8A-23727093-0"}' command is executed.
14:59:10 INFO  : Device configured successfully with "/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_led/mio_led_vitis/mio_led_vitis/_ide/bitstream/design_1_wrapper.bit"
14:59:10 INFO  : Context for 'APU' is selected.
14:59:10 INFO  : Hardware design and registers information is loaded from '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_led/mio_led_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:59:10 INFO  : 'configparams force-mem-access 1' command is executed.
14:59:10 INFO  : Context for 'APU' is selected.
14:59:10 INFO  : Sourcing of '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_led/mio_led_vitis/mio_led_vitis/_ide/psinit/ps7_init.tcl' is done.
14:59:10 INFO  : 'ps7_init' command is executed.
14:59:10 INFO  : 'ps7_post_config' command is executed.
14:59:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:10 INFO  : The application '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_led/mio_led_vitis/mio_led_vitis/Debug/mio_led_vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:59:10 INFO  : 'configparams force-mem-access 0' command is executed.
14:59:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B104C8A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B104C8A-23727093-0"}
fpga -file /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_led/mio_led_vitis/mio_led_vitis/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_led/mio_led_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_led/mio_led_vitis/mio_led_vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_led/mio_led_vitis/mio_led_vitis/Debug/mio_led_vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

14:59:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:10 INFO  : 'con' command is executed.
14:59:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:59:10 INFO  : Launch script is exported to file '/home/kiran/Projects/fpgaProjects/EmbeddedSystemDesign/mio_led/mio_led_vitis/mio_led_vitis_system/_ide/scripts/systemdebugger_mio_led_vitis_system_standalone.tcl'
14:59:43 INFO  : Disconnected from the channel tcfchan#1.
