Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Jul 26 18:13:53 2022
| Host         : Karim-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    23 |
|    Minimum number of control sets                        |    23 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    68 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    23 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     3 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            4 |
| No           | No                    | Yes                    |             234 |           63 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             116 |           31 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+----------------+--------------+
|             Clock Signal            |                                           Enable Signal                                          |                                Set/Reset Signal                                | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/clk_wiz_0/inst/clk_100n |                                                                                                  | design_1_i/ZmodAWGController_0/U0/InstSysReset/aRst_int                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_100n |                                                                                                  | design_1_i/ZmodAWGController_1/U0/InstSysReset/aRst_int                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_100  |                                                                                                  | design_1_i/ZmodAWGController_0/U0/InstSysReset/aRst_int                        |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_100  |                                                                                                  | design_1_i/ZmodAWGController_1/U0/InstSysReset/aRst_int                        |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_100  | design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sCounter[4]_i_1_n_0                 | design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]_0 |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_100  | design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter[4]_i_1_n_0                 | design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]_0 |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_100  | design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sCmdCnt[4]_i_1_n_0                               | design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]_0 |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_100  | design_1_i/ZmodAWGController_1/U0/InstConfigDAC/sCmdCnt[4]_i_1_n_0                               | design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]_0 |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_100  | design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState[6]_i_1_n_0 | design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]_0 |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_100  | design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState[6]_i_1_n_0 | design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]_0 |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_100  | design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sDoneFsm                            | design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]_0 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_100  | design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR[7]_i_1_n_0                 | design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]_0 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_100  | design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sDoneFsm                            | design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]_0 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_100  | design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR[7]_i_1_n_0                 | design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]_0 |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_100  | design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/E[0]                                | design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]_0 |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_100  | design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/E[0]                                | design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]_0 |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_100  |                                                                                                  |                                                                                |                4 |             14 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_100  | design_1_i/ZmodAWGController_1/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[15]_i_1_n_0               | design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]_0 |                3 |             15 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_100  | design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector[15]_i_1_n_0               | design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]_0 |                3 |             15 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_100  |                                                                                                  | design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]_0 |               16 |             52 |         3.25 |
|  design_1_i/clk_wiz_0/inst/clk_100  |                                                                                                  | design_1_i/ZmodAWGController_1/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]_0 |               18 |             52 |         2.89 |
|  design_1_i/clk_wiz_0/inst/clk_100  |                                                                                                  | design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/AR[0]           |               12 |             59 |         4.92 |
|  design_1_i/clk_wiz_0/inst/clk_100  |                                                                                                  | design_1_i/ZmodAWGController_1/U0/InstSamplingReset/SyncAsyncx/AR[0]           |               12 |             59 |         4.92 |
+-------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+----------------+--------------+


