// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "Loop_loop_height_pro.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic Loop_loop_height_pro::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic Loop_loop_height_pro::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<5> Loop_loop_height_pro::ap_ST_fsm_state1 = "1";
const sc_lv<5> Loop_loop_height_pro::ap_ST_fsm_state2 = "10";
const sc_lv<5> Loop_loop_height_pro::ap_ST_fsm_state3 = "100";
const sc_lv<5> Loop_loop_height_pro::ap_ST_fsm_pp0_stage0 = "1000";
const sc_lv<5> Loop_loop_height_pro::ap_ST_fsm_state8 = "10000";
const bool Loop_loop_height_pro::ap_const_boolean_1 = true;
const sc_lv<32> Loop_loop_height_pro::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<1> Loop_loop_height_pro::ap_const_lv1_0 = "0";
const sc_lv<1> Loop_loop_height_pro::ap_const_lv1_1 = "1";
const sc_lv<2> Loop_loop_height_pro::ap_const_lv2_0 = "00";
const sc_lv<2> Loop_loop_height_pro::ap_const_lv2_2 = "10";
const sc_lv<2> Loop_loop_height_pro::ap_const_lv2_3 = "11";
const sc_lv<2> Loop_loop_height_pro::ap_const_lv2_1 = "1";
const bool Loop_loop_height_pro::ap_const_boolean_0 = false;
const sc_lv<32> Loop_loop_height_pro::ap_const_lv32_1 = "1";
const sc_lv<32> Loop_loop_height_pro::ap_const_lv32_2 = "10";
const sc_lv<32> Loop_loop_height_pro::ap_const_lv32_3 = "11";
const sc_lv<11> Loop_loop_height_pro::ap_const_lv11_0 = "00000000000";
const sc_lv<32> Loop_loop_height_pro::ap_const_lv32_4 = "100";
const sc_lv<21> Loop_loop_height_pro::ap_const_lv21_0 = "000000000000000000000";
const sc_lv<11> Loop_loop_height_pro::ap_const_lv11_438 = "10000111000";
const sc_lv<11> Loop_loop_height_pro::ap_const_lv11_1 = "1";
const sc_lv<11> Loop_loop_height_pro::ap_const_lv11_1E0 = "111100000";
const sc_lv<21> Loop_loop_height_pro::ap_const_lv21_780 = "11110000000";
const sc_lv<11> Loop_loop_height_pro::ap_const_lv11_780 = "11110000000";
const sc_lv<32> Loop_loop_height_pro::ap_const_lv32_14 = "10100";
const sc_lv<21> Loop_loop_height_pro::ap_const_lv21_1 = "1";
const sc_lv<4> Loop_loop_height_pro::ap_const_lv4_0 = "0000";

Loop_loop_height_pro::Loop_loop_height_pro(sc_module_name name) : sc_module(name), mVcdFile(0) {
    grp_AXIvideo2Mat2_fu_273 = new AXIvideo2Mat2("grp_AXIvideo2Mat2_fu_273");
    grp_AXIvideo2Mat2_fu_273->ap_clk(ap_clk);
    grp_AXIvideo2Mat2_fu_273->ap_rst(ap_rst);
    grp_AXIvideo2Mat2_fu_273->ap_start(grp_AXIvideo2Mat2_fu_273_ap_start);
    grp_AXIvideo2Mat2_fu_273->ap_done(grp_AXIvideo2Mat2_fu_273_ap_done);
    grp_AXIvideo2Mat2_fu_273->ap_idle(grp_AXIvideo2Mat2_fu_273_ap_idle);
    grp_AXIvideo2Mat2_fu_273->ap_ready(grp_AXIvideo2Mat2_fu_273_ap_ready);
    grp_AXIvideo2Mat2_fu_273->src_axi0_TDATA(src_axi0_V_data_V_0_data_out);
    grp_AXIvideo2Mat2_fu_273->src_axi0_TVALID(grp_AXIvideo2Mat2_fu_273_src_axi0_TVALID);
    grp_AXIvideo2Mat2_fu_273->src_axi0_TREADY(grp_AXIvideo2Mat2_fu_273_src_axi0_TREADY);
    grp_AXIvideo2Mat2_fu_273->src_axi0_TKEEP(src_axi0_V_keep_V_0_data_out);
    grp_AXIvideo2Mat2_fu_273->src_axi0_TSTRB(src_axi0_V_strb_V_0_data_out);
    grp_AXIvideo2Mat2_fu_273->src_axi0_TUSER(src_axi0_V_user_V_0_data_out);
    grp_AXIvideo2Mat2_fu_273->src_axi0_TLAST(src_axi0_V_last_V_0_data_out);
    grp_AXIvideo2Mat2_fu_273->src_axi0_TID(src_axi0_V_id_V_0_data_out);
    grp_AXIvideo2Mat2_fu_273->src_axi0_TDEST(src_axi0_V_dest_V_0_data_out);
    grp_AXIvideo2Mat2_fu_273->img_data_stream_0_V_din(grp_AXIvideo2Mat2_fu_273_img_data_stream_0_V_din);
    grp_AXIvideo2Mat2_fu_273->img_data_stream_0_V_full_n(imag0_0_data_stream_s_full_n);
    grp_AXIvideo2Mat2_fu_273->img_data_stream_0_V_write(grp_AXIvideo2Mat2_fu_273_img_data_stream_0_V_write);
    grp_AXIvideo2Mat2_fu_273->img_data_stream_1_V_din(grp_AXIvideo2Mat2_fu_273_img_data_stream_1_V_din);
    grp_AXIvideo2Mat2_fu_273->img_data_stream_1_V_full_n(imag0_0_data_stream_1_full_n);
    grp_AXIvideo2Mat2_fu_273->img_data_stream_1_V_write(grp_AXIvideo2Mat2_fu_273_img_data_stream_1_V_write);
    grp_AXIvideo2Mat2_fu_273->img_data_stream_2_V_din(grp_AXIvideo2Mat2_fu_273_img_data_stream_2_V_din);
    grp_AXIvideo2Mat2_fu_273->img_data_stream_2_V_full_n(imag0_0_data_stream_2_full_n);
    grp_AXIvideo2Mat2_fu_273->img_data_stream_2_V_write(grp_AXIvideo2Mat2_fu_273_img_data_stream_2_V_write);
    grp_AXIvideo2Mat2_fu_273->p_row(t_V_reg_228);
    grp_AXIvideo2Mat2_fu_273->sof_read(grp_AXIvideo2Mat2_fu_273_sof_read);
    grp_AXIvideo2Mat2_fu_273->ap_return(grp_AXIvideo2Mat2_fu_273_ap_return);
    imag0_0_data_stream_s_fifo_U = new fifo_w8_d1920_A("imag0_0_data_stream_s_fifo_U");
    imag0_0_data_stream_s_fifo_U->clk(ap_clk);
    imag0_0_data_stream_s_fifo_U->reset(ap_rst);
    imag0_0_data_stream_s_fifo_U->if_read_ce(ap_var_for_const0);
    imag0_0_data_stream_s_fifo_U->if_write_ce(ap_var_for_const0);
    imag0_0_data_stream_s_fifo_U->if_din(grp_AXIvideo2Mat2_fu_273_img_data_stream_0_V_din);
    imag0_0_data_stream_s_fifo_U->if_full_n(imag0_0_data_stream_s_full_n);
    imag0_0_data_stream_s_fifo_U->if_write(imag0_0_data_stream_s_write);
    imag0_0_data_stream_s_fifo_U->if_dout(imag0_0_data_stream_s_dout);
    imag0_0_data_stream_s_fifo_U->if_empty_n(imag0_0_data_stream_s_empty_n);
    imag0_0_data_stream_s_fifo_U->if_read(imag0_0_data_stream_s_read);
    imag0_0_data_stream_1_fifo_U = new fifo_w8_d1920_A("imag0_0_data_stream_1_fifo_U");
    imag0_0_data_stream_1_fifo_U->clk(ap_clk);
    imag0_0_data_stream_1_fifo_U->reset(ap_rst);
    imag0_0_data_stream_1_fifo_U->if_read_ce(ap_var_for_const0);
    imag0_0_data_stream_1_fifo_U->if_write_ce(ap_var_for_const0);
    imag0_0_data_stream_1_fifo_U->if_din(grp_AXIvideo2Mat2_fu_273_img_data_stream_1_V_din);
    imag0_0_data_stream_1_fifo_U->if_full_n(imag0_0_data_stream_1_full_n);
    imag0_0_data_stream_1_fifo_U->if_write(imag0_0_data_stream_1_write);
    imag0_0_data_stream_1_fifo_U->if_dout(imag0_0_data_stream_1_dout);
    imag0_0_data_stream_1_fifo_U->if_empty_n(imag0_0_data_stream_1_empty_n);
    imag0_0_data_stream_1_fifo_U->if_read(imag0_0_data_stream_1_read);
    imag0_0_data_stream_2_fifo_U = new fifo_w8_d1920_A("imag0_0_data_stream_2_fifo_U");
    imag0_0_data_stream_2_fifo_U->clk(ap_clk);
    imag0_0_data_stream_2_fifo_U->reset(ap_rst);
    imag0_0_data_stream_2_fifo_U->if_read_ce(ap_var_for_const0);
    imag0_0_data_stream_2_fifo_U->if_write_ce(ap_var_for_const0);
    imag0_0_data_stream_2_fifo_U->if_din(grp_AXIvideo2Mat2_fu_273_img_data_stream_2_V_din);
    imag0_0_data_stream_2_fifo_U->if_full_n(imag0_0_data_stream_2_full_n);
    imag0_0_data_stream_2_fifo_U->if_write(imag0_0_data_stream_2_write);
    imag0_0_data_stream_2_fifo_U->if_dout(imag0_0_data_stream_2_dout);
    imag0_0_data_stream_2_fifo_U->if_empty_n(imag0_0_data_stream_2_empty_n);
    imag0_0_data_stream_2_fifo_U->if_read(imag0_0_data_stream_2_read);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_add_ln324_fu_361_p2);
    sensitive << ( op2_assign_reg_263 );

    SC_METHOD(thread_and_ln330_fu_384_p2);
    sensitive << ( mask2_Dout_A );
    sensitive << ( shl_ln330_fu_378_p2 );

    SC_METHOD(thread_and_ln334_fu_402_p2);
    sensitive << ( mask2_Dout_A );
    sensitive << ( shl_ln334_fu_396_p2 );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state3);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state8);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_01001);
    sensitive << ( imag_1_data_stream_0_V_full_n );
    sensitive << ( imag_1_data_stream_1_V_full_n );
    sensitive << ( imag_1_data_stream_2_V_full_n );
    sensitive << ( imagSrc_data_stream_0_V_empty_n );
    sensitive << ( imagSrc_data_stream_1_V_empty_n );
    sensitive << ( imagSrc_data_stream_2_V_empty_n );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( icmp_ln334_reg_533_pp0_iter2_reg );
    sensitive << ( imag0_0_data_stream_s_empty_n );
    sensitive << ( icmp_ln330_reg_529 );
    sensitive << ( imag0_0_data_stream_1_empty_n );
    sensitive << ( imag0_0_data_stream_2_empty_n );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_ap_block_pp0_stage0_11001);
    sensitive << ( imag_1_data_stream_0_V_full_n );
    sensitive << ( imag_1_data_stream_1_V_full_n );
    sensitive << ( imag_1_data_stream_2_V_full_n );
    sensitive << ( imagSrc_data_stream_0_V_empty_n );
    sensitive << ( imagSrc_data_stream_1_V_empty_n );
    sensitive << ( imagSrc_data_stream_2_V_empty_n );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( icmp_ln334_reg_533_pp0_iter2_reg );
    sensitive << ( imag0_0_data_stream_s_empty_n );
    sensitive << ( icmp_ln330_reg_529 );
    sensitive << ( imag0_0_data_stream_1_empty_n );
    sensitive << ( imag0_0_data_stream_2_empty_n );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);
    sensitive << ( imag_1_data_stream_0_V_full_n );
    sensitive << ( imag_1_data_stream_1_V_full_n );
    sensitive << ( imag_1_data_stream_2_V_full_n );
    sensitive << ( imagSrc_data_stream_0_V_empty_n );
    sensitive << ( imagSrc_data_stream_1_V_empty_n );
    sensitive << ( imagSrc_data_stream_2_V_empty_n );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( icmp_ln334_reg_533_pp0_iter2_reg );
    sensitive << ( imag0_0_data_stream_s_empty_n );
    sensitive << ( icmp_ln330_reg_529 );
    sensitive << ( imag0_0_data_stream_1_empty_n );
    sensitive << ( imag0_0_data_stream_2_empty_n );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_ap_block_state1);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );

    SC_METHOD(thread_ap_block_state3_on_subcall_done);
    sensitive << ( icmp_ln887_1_reg_491 );
    sensitive << ( grp_AXIvideo2Mat2_fu_273_ap_done );

    SC_METHOD(thread_ap_block_state4_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state5_pp0_stage0_iter1);

    SC_METHOD(thread_ap_block_state6_pp0_stage0_iter2);
    sensitive << ( imag0_0_data_stream_s_empty_n );
    sensitive << ( icmp_ln330_reg_529 );
    sensitive << ( imag0_0_data_stream_1_empty_n );
    sensitive << ( imag0_0_data_stream_2_empty_n );

    SC_METHOD(thread_ap_block_state7_pp0_stage0_iter3);
    sensitive << ( imag_1_data_stream_0_V_full_n );
    sensitive << ( imag_1_data_stream_1_V_full_n );
    sensitive << ( imag_1_data_stream_2_V_full_n );
    sensitive << ( imagSrc_data_stream_0_V_empty_n );
    sensitive << ( imagSrc_data_stream_1_V_empty_n );
    sensitive << ( imagSrc_data_stream_2_V_empty_n );
    sensitive << ( icmp_ln334_reg_533_pp0_iter2_reg );

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state4);
    sensitive << ( icmp_ln887_2_fu_330_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln887_fu_297_p2 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( real_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( internal_ap_ready );

    SC_METHOD(thread_grp_AXIvideo2Mat2_fu_273_ap_start);
    sensitive << ( grp_AXIvideo2Mat2_fu_273_ap_start_reg );

    SC_METHOD(thread_grp_AXIvideo2Mat2_fu_273_sof_read);
    sensitive << ( icmp_ln887_1_reg_491 );
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( sof_1_fu_130 );

    SC_METHOD(thread_grp_AXIvideo2Mat2_fu_273_src_axi0_TVALID);
    sensitive << ( src_axi0_V_dest_V_0_state );

    SC_METHOD(thread_i_V_fu_303_p2);
    sensitive << ( t_V_reg_228 );

    SC_METHOD(thread_icmp_ln330_fu_390_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( and_ln330_fu_384_p2 );

    SC_METHOD(thread_icmp_ln334_fu_408_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( and_ln334_fu_402_p2 );

    SC_METHOD(thread_icmp_ln887_1_fu_309_p2);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln887_fu_297_p2 );
    sensitive << ( t_V_reg_228 );

    SC_METHOD(thread_icmp_ln887_2_fu_330_p2);
    sensitive << ( t_V_1_reg_252 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_icmp_ln887_fu_297_p2);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( t_V_reg_228 );

    SC_METHOD(thread_imag0_0_data_stream_1_read);
    sensitive << ( icmp_ln330_reg_529 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_imag0_0_data_stream_1_write);
    sensitive << ( icmp_ln887_1_reg_491 );
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( grp_AXIvideo2Mat2_fu_273_img_data_stream_1_V_write );

    SC_METHOD(thread_imag0_0_data_stream_2_read);
    sensitive << ( icmp_ln330_reg_529 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_imag0_0_data_stream_2_write);
    sensitive << ( icmp_ln887_1_reg_491 );
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( grp_AXIvideo2Mat2_fu_273_img_data_stream_2_V_write );

    SC_METHOD(thread_imag0_0_data_stream_s_read);
    sensitive << ( icmp_ln330_reg_529 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_imag0_0_data_stream_s_write);
    sensitive << ( icmp_ln887_1_reg_491 );
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( grp_AXIvideo2Mat2_fu_273_img_data_stream_0_V_write );

    SC_METHOD(thread_imagSrc_data_stream_0_V_blk_n);
    sensitive << ( imagSrc_data_stream_0_V_empty_n );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_imagSrc_data_stream_0_V_read);
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_imagSrc_data_stream_1_V_blk_n);
    sensitive << ( imagSrc_data_stream_1_V_empty_n );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_imagSrc_data_stream_1_V_read);
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_imagSrc_data_stream_2_V_blk_n);
    sensitive << ( imagSrc_data_stream_2_V_empty_n );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_imagSrc_data_stream_2_V_read);
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_imag_1_data_stream_0_V_blk_n);
    sensitive << ( imag_1_data_stream_0_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln334_reg_533_pp0_iter2_reg );

    SC_METHOD(thread_imag_1_data_stream_0_V_din);
    sensitive << ( imagSrc_data_stream_0_V_dout );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( icmp_ln334_reg_533_pp0_iter2_reg );
    sensitive << ( tmp_10_fu_142 );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_imag_1_data_stream_0_V_write);
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( icmp_ln334_reg_533_pp0_iter2_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_imag_1_data_stream_1_V_blk_n);
    sensitive << ( imag_1_data_stream_1_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln334_reg_533_pp0_iter2_reg );

    SC_METHOD(thread_imag_1_data_stream_1_V_din);
    sensitive << ( imagSrc_data_stream_1_V_dout );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( icmp_ln334_reg_533_pp0_iter2_reg );
    sensitive << ( tmp_9_fu_138 );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_imag_1_data_stream_1_V_write);
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( icmp_ln334_reg_533_pp0_iter2_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_imag_1_data_stream_2_V_blk_n);
    sensitive << ( imag_1_data_stream_2_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln334_reg_533_pp0_iter2_reg );

    SC_METHOD(thread_imag_1_data_stream_2_V_din);
    sensitive << ( imagSrc_data_stream_2_V_dout );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( icmp_ln334_reg_533_pp0_iter2_reg );
    sensitive << ( tmp_fu_134 );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_imag_1_data_stream_2_V_write);
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( icmp_ln334_reg_533_pp0_iter2_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_internal_ap_ready);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln887_fu_297_p2 );

    SC_METHOD(thread_j_V_fu_336_p2);
    sensitive << ( t_V_1_reg_252 );

    SC_METHOD(thread_k_fu_324_p2);
    sensitive << ( k_0_reg_240 );

    SC_METHOD(thread_lshr_ln_fu_342_p4);
    sensitive << ( op2_assign_reg_263 );

    SC_METHOD(thread_mask2_Addr_A);
    sensitive << ( mask2_Addr_A_orig );

    SC_METHOD(thread_mask2_Addr_A_orig);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( zext_ln330_fu_352_p1 );

    SC_METHOD(thread_mask2_Din_A);

    SC_METHOD(thread_mask2_EN_A);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_mask2_WEN_A);

    SC_METHOD(thread_real_start);
    sensitive << ( ap_start );
    sensitive << ( start_full_n );
    sensitive << ( start_once_reg );

    SC_METHOD(thread_shl_ln330_fu_378_p2);
    sensitive << ( zext_ln330_1_fu_374_p1 );

    SC_METHOD(thread_shl_ln334_fu_396_p2);
    sensitive << ( zext_ln330_1_fu_374_p1 );

    SC_METHOD(thread_shl_ln_fu_367_p3);
    sensitive << ( trunc_ln330_reg_519 );

    SC_METHOD(thread_src_axi0_TREADY);
    sensitive << ( src_axi0_V_dest_V_0_state );

    SC_METHOD(thread_src_axi0_V_data_V_0_ack_in);
    sensitive << ( src_axi0_V_data_V_0_state );

    SC_METHOD(thread_src_axi0_V_data_V_0_ack_out);
    sensitive << ( icmp_ln887_1_reg_491 );
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( grp_AXIvideo2Mat2_fu_273_src_axi0_TREADY );

    SC_METHOD(thread_src_axi0_V_data_V_0_data_out);
    sensitive << ( src_axi0_V_data_V_0_payload_A );
    sensitive << ( src_axi0_V_data_V_0_payload_B );
    sensitive << ( src_axi0_V_data_V_0_sel );

    SC_METHOD(thread_src_axi0_V_data_V_0_load_A);
    sensitive << ( src_axi0_V_data_V_0_sel_wr );
    sensitive << ( src_axi0_V_data_V_0_state_cmp_full );

    SC_METHOD(thread_src_axi0_V_data_V_0_load_B);
    sensitive << ( src_axi0_V_data_V_0_sel_wr );
    sensitive << ( src_axi0_V_data_V_0_state_cmp_full );

    SC_METHOD(thread_src_axi0_V_data_V_0_sel);
    sensitive << ( src_axi0_V_data_V_0_sel_rd );

    SC_METHOD(thread_src_axi0_V_data_V_0_state_cmp_full);
    sensitive << ( src_axi0_V_data_V_0_state );

    SC_METHOD(thread_src_axi0_V_data_V_0_vld_in);
    sensitive << ( src_axi0_TVALID );

    SC_METHOD(thread_src_axi0_V_data_V_0_vld_out);
    sensitive << ( src_axi0_V_data_V_0_state );

    SC_METHOD(thread_src_axi0_V_dest_V_0_ack_in);
    sensitive << ( src_axi0_V_dest_V_0_state );

    SC_METHOD(thread_src_axi0_V_dest_V_0_ack_out);
    sensitive << ( icmp_ln887_1_reg_491 );
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( grp_AXIvideo2Mat2_fu_273_src_axi0_TREADY );

    SC_METHOD(thread_src_axi0_V_dest_V_0_data_out);
    sensitive << ( src_axi0_V_dest_V_0_payload_A );
    sensitive << ( src_axi0_V_dest_V_0_payload_B );
    sensitive << ( src_axi0_V_dest_V_0_sel );

    SC_METHOD(thread_src_axi0_V_dest_V_0_load_A);
    sensitive << ( src_axi0_V_dest_V_0_sel_wr );
    sensitive << ( src_axi0_V_dest_V_0_state_cmp_full );

    SC_METHOD(thread_src_axi0_V_dest_V_0_load_B);
    sensitive << ( src_axi0_V_dest_V_0_sel_wr );
    sensitive << ( src_axi0_V_dest_V_0_state_cmp_full );

    SC_METHOD(thread_src_axi0_V_dest_V_0_sel);
    sensitive << ( src_axi0_V_dest_V_0_sel_rd );

    SC_METHOD(thread_src_axi0_V_dest_V_0_state_cmp_full);
    sensitive << ( src_axi0_V_dest_V_0_state );

    SC_METHOD(thread_src_axi0_V_dest_V_0_vld_in);
    sensitive << ( src_axi0_TVALID );

    SC_METHOD(thread_src_axi0_V_dest_V_0_vld_out);
    sensitive << ( src_axi0_V_dest_V_0_state );

    SC_METHOD(thread_src_axi0_V_id_V_0_ack_in);
    sensitive << ( src_axi0_V_id_V_0_state );

    SC_METHOD(thread_src_axi0_V_id_V_0_ack_out);
    sensitive << ( icmp_ln887_1_reg_491 );
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( grp_AXIvideo2Mat2_fu_273_src_axi0_TREADY );

    SC_METHOD(thread_src_axi0_V_id_V_0_data_out);
    sensitive << ( src_axi0_V_id_V_0_payload_A );
    sensitive << ( src_axi0_V_id_V_0_payload_B );
    sensitive << ( src_axi0_V_id_V_0_sel );

    SC_METHOD(thread_src_axi0_V_id_V_0_load_A);
    sensitive << ( src_axi0_V_id_V_0_sel_wr );
    sensitive << ( src_axi0_V_id_V_0_state_cmp_full );

    SC_METHOD(thread_src_axi0_V_id_V_0_load_B);
    sensitive << ( src_axi0_V_id_V_0_sel_wr );
    sensitive << ( src_axi0_V_id_V_0_state_cmp_full );

    SC_METHOD(thread_src_axi0_V_id_V_0_sel);
    sensitive << ( src_axi0_V_id_V_0_sel_rd );

    SC_METHOD(thread_src_axi0_V_id_V_0_state_cmp_full);
    sensitive << ( src_axi0_V_id_V_0_state );

    SC_METHOD(thread_src_axi0_V_id_V_0_vld_in);
    sensitive << ( src_axi0_TVALID );

    SC_METHOD(thread_src_axi0_V_id_V_0_vld_out);
    sensitive << ( src_axi0_V_id_V_0_state );

    SC_METHOD(thread_src_axi0_V_keep_V_0_ack_in);
    sensitive << ( src_axi0_V_keep_V_0_state );

    SC_METHOD(thread_src_axi0_V_keep_V_0_ack_out);
    sensitive << ( icmp_ln887_1_reg_491 );
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( grp_AXIvideo2Mat2_fu_273_src_axi0_TREADY );

    SC_METHOD(thread_src_axi0_V_keep_V_0_data_out);
    sensitive << ( src_axi0_V_keep_V_0_payload_A );
    sensitive << ( src_axi0_V_keep_V_0_payload_B );
    sensitive << ( src_axi0_V_keep_V_0_sel );

    SC_METHOD(thread_src_axi0_V_keep_V_0_load_A);
    sensitive << ( src_axi0_V_keep_V_0_sel_wr );
    sensitive << ( src_axi0_V_keep_V_0_state_cmp_full );

    SC_METHOD(thread_src_axi0_V_keep_V_0_load_B);
    sensitive << ( src_axi0_V_keep_V_0_sel_wr );
    sensitive << ( src_axi0_V_keep_V_0_state_cmp_full );

    SC_METHOD(thread_src_axi0_V_keep_V_0_sel);
    sensitive << ( src_axi0_V_keep_V_0_sel_rd );

    SC_METHOD(thread_src_axi0_V_keep_V_0_state_cmp_full);
    sensitive << ( src_axi0_V_keep_V_0_state );

    SC_METHOD(thread_src_axi0_V_keep_V_0_vld_in);
    sensitive << ( src_axi0_TVALID );

    SC_METHOD(thread_src_axi0_V_keep_V_0_vld_out);
    sensitive << ( src_axi0_V_keep_V_0_state );

    SC_METHOD(thread_src_axi0_V_last_V_0_ack_in);
    sensitive << ( src_axi0_V_last_V_0_state );

    SC_METHOD(thread_src_axi0_V_last_V_0_ack_out);
    sensitive << ( icmp_ln887_1_reg_491 );
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( grp_AXIvideo2Mat2_fu_273_src_axi0_TREADY );

    SC_METHOD(thread_src_axi0_V_last_V_0_data_out);
    sensitive << ( src_axi0_V_last_V_0_payload_A );
    sensitive << ( src_axi0_V_last_V_0_payload_B );
    sensitive << ( src_axi0_V_last_V_0_sel );

    SC_METHOD(thread_src_axi0_V_last_V_0_load_A);
    sensitive << ( src_axi0_V_last_V_0_sel_wr );
    sensitive << ( src_axi0_V_last_V_0_state_cmp_full );

    SC_METHOD(thread_src_axi0_V_last_V_0_load_B);
    sensitive << ( src_axi0_V_last_V_0_sel_wr );
    sensitive << ( src_axi0_V_last_V_0_state_cmp_full );

    SC_METHOD(thread_src_axi0_V_last_V_0_sel);
    sensitive << ( src_axi0_V_last_V_0_sel_rd );

    SC_METHOD(thread_src_axi0_V_last_V_0_state_cmp_full);
    sensitive << ( src_axi0_V_last_V_0_state );

    SC_METHOD(thread_src_axi0_V_last_V_0_vld_in);
    sensitive << ( src_axi0_TVALID );

    SC_METHOD(thread_src_axi0_V_last_V_0_vld_out);
    sensitive << ( src_axi0_V_last_V_0_state );

    SC_METHOD(thread_src_axi0_V_strb_V_0_ack_in);
    sensitive << ( src_axi0_V_strb_V_0_state );

    SC_METHOD(thread_src_axi0_V_strb_V_0_ack_out);
    sensitive << ( icmp_ln887_1_reg_491 );
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( grp_AXIvideo2Mat2_fu_273_src_axi0_TREADY );

    SC_METHOD(thread_src_axi0_V_strb_V_0_data_out);
    sensitive << ( src_axi0_V_strb_V_0_payload_A );
    sensitive << ( src_axi0_V_strb_V_0_payload_B );
    sensitive << ( src_axi0_V_strb_V_0_sel );

    SC_METHOD(thread_src_axi0_V_strb_V_0_load_A);
    sensitive << ( src_axi0_V_strb_V_0_sel_wr );
    sensitive << ( src_axi0_V_strb_V_0_state_cmp_full );

    SC_METHOD(thread_src_axi0_V_strb_V_0_load_B);
    sensitive << ( src_axi0_V_strb_V_0_sel_wr );
    sensitive << ( src_axi0_V_strb_V_0_state_cmp_full );

    SC_METHOD(thread_src_axi0_V_strb_V_0_sel);
    sensitive << ( src_axi0_V_strb_V_0_sel_rd );

    SC_METHOD(thread_src_axi0_V_strb_V_0_state_cmp_full);
    sensitive << ( src_axi0_V_strb_V_0_state );

    SC_METHOD(thread_src_axi0_V_strb_V_0_vld_in);
    sensitive << ( src_axi0_TVALID );

    SC_METHOD(thread_src_axi0_V_strb_V_0_vld_out);
    sensitive << ( src_axi0_V_strb_V_0_state );

    SC_METHOD(thread_src_axi0_V_user_V_0_ack_in);
    sensitive << ( src_axi0_V_user_V_0_state );

    SC_METHOD(thread_src_axi0_V_user_V_0_ack_out);
    sensitive << ( icmp_ln887_1_reg_491 );
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( grp_AXIvideo2Mat2_fu_273_src_axi0_TREADY );

    SC_METHOD(thread_src_axi0_V_user_V_0_data_out);
    sensitive << ( src_axi0_V_user_V_0_payload_A );
    sensitive << ( src_axi0_V_user_V_0_payload_B );
    sensitive << ( src_axi0_V_user_V_0_sel );

    SC_METHOD(thread_src_axi0_V_user_V_0_load_A);
    sensitive << ( src_axi0_V_user_V_0_sel_wr );
    sensitive << ( src_axi0_V_user_V_0_state_cmp_full );

    SC_METHOD(thread_src_axi0_V_user_V_0_load_B);
    sensitive << ( src_axi0_V_user_V_0_sel_wr );
    sensitive << ( src_axi0_V_user_V_0_state_cmp_full );

    SC_METHOD(thread_src_axi0_V_user_V_0_sel);
    sensitive << ( src_axi0_V_user_V_0_sel_rd );

    SC_METHOD(thread_src_axi0_V_user_V_0_state_cmp_full);
    sensitive << ( src_axi0_V_user_V_0_state );

    SC_METHOD(thread_src_axi0_V_user_V_0_vld_in);
    sensitive << ( src_axi0_TVALID );

    SC_METHOD(thread_src_axi0_V_user_V_0_vld_out);
    sensitive << ( src_axi0_V_user_V_0_state );

    SC_METHOD(thread_start_out);
    sensitive << ( real_start );

    SC_METHOD(thread_start_write);
    sensitive << ( real_start );
    sensitive << ( start_once_reg );

    SC_METHOD(thread_trunc_ln330_fu_357_p1);
    sensitive << ( op2_assign_reg_263 );

    SC_METHOD(thread_zext_ln330_1_fu_374_p1);
    sensitive << ( shl_ln_fu_367_p3 );

    SC_METHOD(thread_zext_ln330_fu_352_p1);
    sensitive << ( lshr_ln_fu_342_p4 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln887_fu_297_p2 );
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( ap_block_state3_on_subcall_done );
    sensitive << ( icmp_ln887_2_fu_330_p2 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_THREAD(thread_ap_var_for_const0);

    start_once_reg = SC_LOGIC_0;
    ap_done_reg = SC_LOGIC_0;
    ap_CS_fsm = "00001";
    src_axi0_V_data_V_0_sel_rd = SC_LOGIC_0;
    src_axi0_V_data_V_0_sel_wr = SC_LOGIC_0;
    src_axi0_V_data_V_0_state = "00";
    src_axi0_V_keep_V_0_sel_rd = SC_LOGIC_0;
    src_axi0_V_keep_V_0_sel_wr = SC_LOGIC_0;
    src_axi0_V_keep_V_0_state = "00";
    src_axi0_V_strb_V_0_sel_rd = SC_LOGIC_0;
    src_axi0_V_strb_V_0_sel_wr = SC_LOGIC_0;
    src_axi0_V_strb_V_0_state = "00";
    src_axi0_V_user_V_0_sel_rd = SC_LOGIC_0;
    src_axi0_V_user_V_0_sel_wr = SC_LOGIC_0;
    src_axi0_V_user_V_0_state = "00";
    src_axi0_V_last_V_0_sel_rd = SC_LOGIC_0;
    src_axi0_V_last_V_0_sel_wr = SC_LOGIC_0;
    src_axi0_V_last_V_0_state = "00";
    src_axi0_V_id_V_0_sel_rd = SC_LOGIC_0;
    src_axi0_V_id_V_0_sel_wr = SC_LOGIC_0;
    src_axi0_V_id_V_0_state = "00";
    src_axi0_V_dest_V_0_sel_rd = SC_LOGIC_0;
    src_axi0_V_dest_V_0_sel_wr = SC_LOGIC_0;
    src_axi0_V_dest_V_0_state = "00";
    ap_enable_reg_pp0_iter3 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    grp_AXIvideo2Mat2_fu_273_ap_start_reg = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "Loop_loop_height_pro_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, start_full_n, "(port)start_full_n");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_continue, "(port)ap_continue");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, start_out, "(port)start_out");
    sc_trace(mVcdFile, start_write, "(port)start_write");
    sc_trace(mVcdFile, imag_1_data_stream_0_V_din, "(port)imag_1_data_stream_0_V_din");
    sc_trace(mVcdFile, imag_1_data_stream_0_V_full_n, "(port)imag_1_data_stream_0_V_full_n");
    sc_trace(mVcdFile, imag_1_data_stream_0_V_write, "(port)imag_1_data_stream_0_V_write");
    sc_trace(mVcdFile, imag_1_data_stream_1_V_din, "(port)imag_1_data_stream_1_V_din");
    sc_trace(mVcdFile, imag_1_data_stream_1_V_full_n, "(port)imag_1_data_stream_1_V_full_n");
    sc_trace(mVcdFile, imag_1_data_stream_1_V_write, "(port)imag_1_data_stream_1_V_write");
    sc_trace(mVcdFile, imag_1_data_stream_2_V_din, "(port)imag_1_data_stream_2_V_din");
    sc_trace(mVcdFile, imag_1_data_stream_2_V_full_n, "(port)imag_1_data_stream_2_V_full_n");
    sc_trace(mVcdFile, imag_1_data_stream_2_V_write, "(port)imag_1_data_stream_2_V_write");
    sc_trace(mVcdFile, imagSrc_data_stream_0_V_dout, "(port)imagSrc_data_stream_0_V_dout");
    sc_trace(mVcdFile, imagSrc_data_stream_0_V_empty_n, "(port)imagSrc_data_stream_0_V_empty_n");
    sc_trace(mVcdFile, imagSrc_data_stream_0_V_read, "(port)imagSrc_data_stream_0_V_read");
    sc_trace(mVcdFile, imagSrc_data_stream_1_V_dout, "(port)imagSrc_data_stream_1_V_dout");
    sc_trace(mVcdFile, imagSrc_data_stream_1_V_empty_n, "(port)imagSrc_data_stream_1_V_empty_n");
    sc_trace(mVcdFile, imagSrc_data_stream_1_V_read, "(port)imagSrc_data_stream_1_V_read");
    sc_trace(mVcdFile, imagSrc_data_stream_2_V_dout, "(port)imagSrc_data_stream_2_V_dout");
    sc_trace(mVcdFile, imagSrc_data_stream_2_V_empty_n, "(port)imagSrc_data_stream_2_V_empty_n");
    sc_trace(mVcdFile, imagSrc_data_stream_2_V_read, "(port)imagSrc_data_stream_2_V_read");
    sc_trace(mVcdFile, mask2_Addr_A, "(port)mask2_Addr_A");
    sc_trace(mVcdFile, mask2_EN_A, "(port)mask2_EN_A");
    sc_trace(mVcdFile, mask2_WEN_A, "(port)mask2_WEN_A");
    sc_trace(mVcdFile, mask2_Din_A, "(port)mask2_Din_A");
    sc_trace(mVcdFile, mask2_Dout_A, "(port)mask2_Dout_A");
    sc_trace(mVcdFile, src_axi0_TDATA, "(port)src_axi0_TDATA");
    sc_trace(mVcdFile, src_axi0_TVALID, "(port)src_axi0_TVALID");
    sc_trace(mVcdFile, src_axi0_TREADY, "(port)src_axi0_TREADY");
    sc_trace(mVcdFile, src_axi0_TKEEP, "(port)src_axi0_TKEEP");
    sc_trace(mVcdFile, src_axi0_TSTRB, "(port)src_axi0_TSTRB");
    sc_trace(mVcdFile, src_axi0_TUSER, "(port)src_axi0_TUSER");
    sc_trace(mVcdFile, src_axi0_TLAST, "(port)src_axi0_TLAST");
    sc_trace(mVcdFile, src_axi0_TID, "(port)src_axi0_TID");
    sc_trace(mVcdFile, src_axi0_TDEST, "(port)src_axi0_TDEST");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, real_start, "real_start");
    sc_trace(mVcdFile, start_once_reg, "start_once_reg");
    sc_trace(mVcdFile, ap_done_reg, "ap_done_reg");
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, internal_ap_ready, "internal_ap_ready");
    sc_trace(mVcdFile, src_axi0_V_data_V_0_data_out, "src_axi0_V_data_V_0_data_out");
    sc_trace(mVcdFile, src_axi0_V_data_V_0_vld_in, "src_axi0_V_data_V_0_vld_in");
    sc_trace(mVcdFile, src_axi0_V_data_V_0_vld_out, "src_axi0_V_data_V_0_vld_out");
    sc_trace(mVcdFile, src_axi0_V_data_V_0_ack_in, "src_axi0_V_data_V_0_ack_in");
    sc_trace(mVcdFile, src_axi0_V_data_V_0_ack_out, "src_axi0_V_data_V_0_ack_out");
    sc_trace(mVcdFile, src_axi0_V_data_V_0_payload_A, "src_axi0_V_data_V_0_payload_A");
    sc_trace(mVcdFile, src_axi0_V_data_V_0_payload_B, "src_axi0_V_data_V_0_payload_B");
    sc_trace(mVcdFile, src_axi0_V_data_V_0_sel_rd, "src_axi0_V_data_V_0_sel_rd");
    sc_trace(mVcdFile, src_axi0_V_data_V_0_sel_wr, "src_axi0_V_data_V_0_sel_wr");
    sc_trace(mVcdFile, src_axi0_V_data_V_0_sel, "src_axi0_V_data_V_0_sel");
    sc_trace(mVcdFile, src_axi0_V_data_V_0_load_A, "src_axi0_V_data_V_0_load_A");
    sc_trace(mVcdFile, src_axi0_V_data_V_0_load_B, "src_axi0_V_data_V_0_load_B");
    sc_trace(mVcdFile, src_axi0_V_data_V_0_state, "src_axi0_V_data_V_0_state");
    sc_trace(mVcdFile, src_axi0_V_data_V_0_state_cmp_full, "src_axi0_V_data_V_0_state_cmp_full");
    sc_trace(mVcdFile, src_axi0_V_keep_V_0_data_out, "src_axi0_V_keep_V_0_data_out");
    sc_trace(mVcdFile, src_axi0_V_keep_V_0_vld_in, "src_axi0_V_keep_V_0_vld_in");
    sc_trace(mVcdFile, src_axi0_V_keep_V_0_vld_out, "src_axi0_V_keep_V_0_vld_out");
    sc_trace(mVcdFile, src_axi0_V_keep_V_0_ack_in, "src_axi0_V_keep_V_0_ack_in");
    sc_trace(mVcdFile, src_axi0_V_keep_V_0_ack_out, "src_axi0_V_keep_V_0_ack_out");
    sc_trace(mVcdFile, src_axi0_V_keep_V_0_payload_A, "src_axi0_V_keep_V_0_payload_A");
    sc_trace(mVcdFile, src_axi0_V_keep_V_0_payload_B, "src_axi0_V_keep_V_0_payload_B");
    sc_trace(mVcdFile, src_axi0_V_keep_V_0_sel_rd, "src_axi0_V_keep_V_0_sel_rd");
    sc_trace(mVcdFile, src_axi0_V_keep_V_0_sel_wr, "src_axi0_V_keep_V_0_sel_wr");
    sc_trace(mVcdFile, src_axi0_V_keep_V_0_sel, "src_axi0_V_keep_V_0_sel");
    sc_trace(mVcdFile, src_axi0_V_keep_V_0_load_A, "src_axi0_V_keep_V_0_load_A");
    sc_trace(mVcdFile, src_axi0_V_keep_V_0_load_B, "src_axi0_V_keep_V_0_load_B");
    sc_trace(mVcdFile, src_axi0_V_keep_V_0_state, "src_axi0_V_keep_V_0_state");
    sc_trace(mVcdFile, src_axi0_V_keep_V_0_state_cmp_full, "src_axi0_V_keep_V_0_state_cmp_full");
    sc_trace(mVcdFile, src_axi0_V_strb_V_0_data_out, "src_axi0_V_strb_V_0_data_out");
    sc_trace(mVcdFile, src_axi0_V_strb_V_0_vld_in, "src_axi0_V_strb_V_0_vld_in");
    sc_trace(mVcdFile, src_axi0_V_strb_V_0_vld_out, "src_axi0_V_strb_V_0_vld_out");
    sc_trace(mVcdFile, src_axi0_V_strb_V_0_ack_in, "src_axi0_V_strb_V_0_ack_in");
    sc_trace(mVcdFile, src_axi0_V_strb_V_0_ack_out, "src_axi0_V_strb_V_0_ack_out");
    sc_trace(mVcdFile, src_axi0_V_strb_V_0_payload_A, "src_axi0_V_strb_V_0_payload_A");
    sc_trace(mVcdFile, src_axi0_V_strb_V_0_payload_B, "src_axi0_V_strb_V_0_payload_B");
    sc_trace(mVcdFile, src_axi0_V_strb_V_0_sel_rd, "src_axi0_V_strb_V_0_sel_rd");
    sc_trace(mVcdFile, src_axi0_V_strb_V_0_sel_wr, "src_axi0_V_strb_V_0_sel_wr");
    sc_trace(mVcdFile, src_axi0_V_strb_V_0_sel, "src_axi0_V_strb_V_0_sel");
    sc_trace(mVcdFile, src_axi0_V_strb_V_0_load_A, "src_axi0_V_strb_V_0_load_A");
    sc_trace(mVcdFile, src_axi0_V_strb_V_0_load_B, "src_axi0_V_strb_V_0_load_B");
    sc_trace(mVcdFile, src_axi0_V_strb_V_0_state, "src_axi0_V_strb_V_0_state");
    sc_trace(mVcdFile, src_axi0_V_strb_V_0_state_cmp_full, "src_axi0_V_strb_V_0_state_cmp_full");
    sc_trace(mVcdFile, src_axi0_V_user_V_0_data_out, "src_axi0_V_user_V_0_data_out");
    sc_trace(mVcdFile, src_axi0_V_user_V_0_vld_in, "src_axi0_V_user_V_0_vld_in");
    sc_trace(mVcdFile, src_axi0_V_user_V_0_vld_out, "src_axi0_V_user_V_0_vld_out");
    sc_trace(mVcdFile, src_axi0_V_user_V_0_ack_in, "src_axi0_V_user_V_0_ack_in");
    sc_trace(mVcdFile, src_axi0_V_user_V_0_ack_out, "src_axi0_V_user_V_0_ack_out");
    sc_trace(mVcdFile, src_axi0_V_user_V_0_payload_A, "src_axi0_V_user_V_0_payload_A");
    sc_trace(mVcdFile, src_axi0_V_user_V_0_payload_B, "src_axi0_V_user_V_0_payload_B");
    sc_trace(mVcdFile, src_axi0_V_user_V_0_sel_rd, "src_axi0_V_user_V_0_sel_rd");
    sc_trace(mVcdFile, src_axi0_V_user_V_0_sel_wr, "src_axi0_V_user_V_0_sel_wr");
    sc_trace(mVcdFile, src_axi0_V_user_V_0_sel, "src_axi0_V_user_V_0_sel");
    sc_trace(mVcdFile, src_axi0_V_user_V_0_load_A, "src_axi0_V_user_V_0_load_A");
    sc_trace(mVcdFile, src_axi0_V_user_V_0_load_B, "src_axi0_V_user_V_0_load_B");
    sc_trace(mVcdFile, src_axi0_V_user_V_0_state, "src_axi0_V_user_V_0_state");
    sc_trace(mVcdFile, src_axi0_V_user_V_0_state_cmp_full, "src_axi0_V_user_V_0_state_cmp_full");
    sc_trace(mVcdFile, src_axi0_V_last_V_0_data_out, "src_axi0_V_last_V_0_data_out");
    sc_trace(mVcdFile, src_axi0_V_last_V_0_vld_in, "src_axi0_V_last_V_0_vld_in");
    sc_trace(mVcdFile, src_axi0_V_last_V_0_vld_out, "src_axi0_V_last_V_0_vld_out");
    sc_trace(mVcdFile, src_axi0_V_last_V_0_ack_in, "src_axi0_V_last_V_0_ack_in");
    sc_trace(mVcdFile, src_axi0_V_last_V_0_ack_out, "src_axi0_V_last_V_0_ack_out");
    sc_trace(mVcdFile, src_axi0_V_last_V_0_payload_A, "src_axi0_V_last_V_0_payload_A");
    sc_trace(mVcdFile, src_axi0_V_last_V_0_payload_B, "src_axi0_V_last_V_0_payload_B");
    sc_trace(mVcdFile, src_axi0_V_last_V_0_sel_rd, "src_axi0_V_last_V_0_sel_rd");
    sc_trace(mVcdFile, src_axi0_V_last_V_0_sel_wr, "src_axi0_V_last_V_0_sel_wr");
    sc_trace(mVcdFile, src_axi0_V_last_V_0_sel, "src_axi0_V_last_V_0_sel");
    sc_trace(mVcdFile, src_axi0_V_last_V_0_load_A, "src_axi0_V_last_V_0_load_A");
    sc_trace(mVcdFile, src_axi0_V_last_V_0_load_B, "src_axi0_V_last_V_0_load_B");
    sc_trace(mVcdFile, src_axi0_V_last_V_0_state, "src_axi0_V_last_V_0_state");
    sc_trace(mVcdFile, src_axi0_V_last_V_0_state_cmp_full, "src_axi0_V_last_V_0_state_cmp_full");
    sc_trace(mVcdFile, src_axi0_V_id_V_0_data_out, "src_axi0_V_id_V_0_data_out");
    sc_trace(mVcdFile, src_axi0_V_id_V_0_vld_in, "src_axi0_V_id_V_0_vld_in");
    sc_trace(mVcdFile, src_axi0_V_id_V_0_vld_out, "src_axi0_V_id_V_0_vld_out");
    sc_trace(mVcdFile, src_axi0_V_id_V_0_ack_in, "src_axi0_V_id_V_0_ack_in");
    sc_trace(mVcdFile, src_axi0_V_id_V_0_ack_out, "src_axi0_V_id_V_0_ack_out");
    sc_trace(mVcdFile, src_axi0_V_id_V_0_payload_A, "src_axi0_V_id_V_0_payload_A");
    sc_trace(mVcdFile, src_axi0_V_id_V_0_payload_B, "src_axi0_V_id_V_0_payload_B");
    sc_trace(mVcdFile, src_axi0_V_id_V_0_sel_rd, "src_axi0_V_id_V_0_sel_rd");
    sc_trace(mVcdFile, src_axi0_V_id_V_0_sel_wr, "src_axi0_V_id_V_0_sel_wr");
    sc_trace(mVcdFile, src_axi0_V_id_V_0_sel, "src_axi0_V_id_V_0_sel");
    sc_trace(mVcdFile, src_axi0_V_id_V_0_load_A, "src_axi0_V_id_V_0_load_A");
    sc_trace(mVcdFile, src_axi0_V_id_V_0_load_B, "src_axi0_V_id_V_0_load_B");
    sc_trace(mVcdFile, src_axi0_V_id_V_0_state, "src_axi0_V_id_V_0_state");
    sc_trace(mVcdFile, src_axi0_V_id_V_0_state_cmp_full, "src_axi0_V_id_V_0_state_cmp_full");
    sc_trace(mVcdFile, src_axi0_V_dest_V_0_data_out, "src_axi0_V_dest_V_0_data_out");
    sc_trace(mVcdFile, src_axi0_V_dest_V_0_vld_in, "src_axi0_V_dest_V_0_vld_in");
    sc_trace(mVcdFile, src_axi0_V_dest_V_0_vld_out, "src_axi0_V_dest_V_0_vld_out");
    sc_trace(mVcdFile, src_axi0_V_dest_V_0_ack_in, "src_axi0_V_dest_V_0_ack_in");
    sc_trace(mVcdFile, src_axi0_V_dest_V_0_ack_out, "src_axi0_V_dest_V_0_ack_out");
    sc_trace(mVcdFile, src_axi0_V_dest_V_0_payload_A, "src_axi0_V_dest_V_0_payload_A");
    sc_trace(mVcdFile, src_axi0_V_dest_V_0_payload_B, "src_axi0_V_dest_V_0_payload_B");
    sc_trace(mVcdFile, src_axi0_V_dest_V_0_sel_rd, "src_axi0_V_dest_V_0_sel_rd");
    sc_trace(mVcdFile, src_axi0_V_dest_V_0_sel_wr, "src_axi0_V_dest_V_0_sel_wr");
    sc_trace(mVcdFile, src_axi0_V_dest_V_0_sel, "src_axi0_V_dest_V_0_sel");
    sc_trace(mVcdFile, src_axi0_V_dest_V_0_load_A, "src_axi0_V_dest_V_0_load_A");
    sc_trace(mVcdFile, src_axi0_V_dest_V_0_load_B, "src_axi0_V_dest_V_0_load_B");
    sc_trace(mVcdFile, src_axi0_V_dest_V_0_state, "src_axi0_V_dest_V_0_state");
    sc_trace(mVcdFile, src_axi0_V_dest_V_0_state_cmp_full, "src_axi0_V_dest_V_0_state_cmp_full");
    sc_trace(mVcdFile, imag_1_data_stream_0_V_blk_n, "imag_1_data_stream_0_V_blk_n");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter3, "ap_enable_reg_pp0_iter3");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, icmp_ln334_reg_533, "icmp_ln334_reg_533");
    sc_trace(mVcdFile, icmp_ln334_reg_533_pp0_iter2_reg, "icmp_ln334_reg_533_pp0_iter2_reg");
    sc_trace(mVcdFile, imag_1_data_stream_1_V_blk_n, "imag_1_data_stream_1_V_blk_n");
    sc_trace(mVcdFile, imag_1_data_stream_2_V_blk_n, "imag_1_data_stream_2_V_blk_n");
    sc_trace(mVcdFile, imagSrc_data_stream_0_V_blk_n, "imagSrc_data_stream_0_V_blk_n");
    sc_trace(mVcdFile, imagSrc_data_stream_1_V_blk_n, "imagSrc_data_stream_1_V_blk_n");
    sc_trace(mVcdFile, imagSrc_data_stream_2_V_blk_n, "imagSrc_data_stream_2_V_blk_n");
    sc_trace(mVcdFile, t_V_1_reg_252, "t_V_1_reg_252");
    sc_trace(mVcdFile, op2_assign_reg_263, "op2_assign_reg_263");
    sc_trace(mVcdFile, i_V_fu_303_p2, "i_V_fu_303_p2");
    sc_trace(mVcdFile, i_V_reg_486, "i_V_reg_486");
    sc_trace(mVcdFile, ap_CS_fsm_state2, "ap_CS_fsm_state2");
    sc_trace(mVcdFile, icmp_ln887_1_fu_309_p2, "icmp_ln887_1_fu_309_p2");
    sc_trace(mVcdFile, icmp_ln887_1_reg_491, "icmp_ln887_1_reg_491");
    sc_trace(mVcdFile, icmp_ln887_fu_297_p2, "icmp_ln887_fu_297_p2");
    sc_trace(mVcdFile, k_fu_324_p2, "k_fu_324_p2");
    sc_trace(mVcdFile, k_reg_500, "k_reg_500");
    sc_trace(mVcdFile, ap_CS_fsm_state3, "ap_CS_fsm_state3");
    sc_trace(mVcdFile, grp_AXIvideo2Mat2_fu_273_ap_ready, "grp_AXIvideo2Mat2_fu_273_ap_ready");
    sc_trace(mVcdFile, grp_AXIvideo2Mat2_fu_273_ap_done, "grp_AXIvideo2Mat2_fu_273_ap_done");
    sc_trace(mVcdFile, ap_block_state3_on_subcall_done, "ap_block_state3_on_subcall_done");
    sc_trace(mVcdFile, icmp_ln887_2_fu_330_p2, "icmp_ln887_2_fu_330_p2");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage0_iter0, "ap_block_state4_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state5_pp0_stage0_iter1, "ap_block_state5_pp0_stage0_iter1");
    sc_trace(mVcdFile, imag0_0_data_stream_s_dout, "imag0_0_data_stream_s_dout");
    sc_trace(mVcdFile, imag0_0_data_stream_s_empty_n, "imag0_0_data_stream_s_empty_n");
    sc_trace(mVcdFile, imag0_0_data_stream_s_read, "imag0_0_data_stream_s_read");
    sc_trace(mVcdFile, icmp_ln330_reg_529, "icmp_ln330_reg_529");
    sc_trace(mVcdFile, imag0_0_data_stream_1_dout, "imag0_0_data_stream_1_dout");
    sc_trace(mVcdFile, imag0_0_data_stream_1_empty_n, "imag0_0_data_stream_1_empty_n");
    sc_trace(mVcdFile, imag0_0_data_stream_1_read, "imag0_0_data_stream_1_read");
    sc_trace(mVcdFile, imag0_0_data_stream_2_dout, "imag0_0_data_stream_2_dout");
    sc_trace(mVcdFile, imag0_0_data_stream_2_empty_n, "imag0_0_data_stream_2_empty_n");
    sc_trace(mVcdFile, imag0_0_data_stream_2_read, "imag0_0_data_stream_2_read");
    sc_trace(mVcdFile, ap_block_state6_pp0_stage0_iter2, "ap_block_state6_pp0_stage0_iter2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter2, "ap_enable_reg_pp0_iter2");
    sc_trace(mVcdFile, ap_block_state7_pp0_stage0_iter3, "ap_block_state7_pp0_stage0_iter3");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, j_V_fu_336_p2, "j_V_fu_336_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, trunc_ln330_fu_357_p1, "trunc_ln330_fu_357_p1");
    sc_trace(mVcdFile, trunc_ln330_reg_519, "trunc_ln330_reg_519");
    sc_trace(mVcdFile, add_ln324_fu_361_p2, "add_ln324_fu_361_p2");
    sc_trace(mVcdFile, icmp_ln330_fu_390_p2, "icmp_ln330_fu_390_p2");
    sc_trace(mVcdFile, icmp_ln334_fu_408_p2, "icmp_ln334_fu_408_p2");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state4, "ap_condition_pp0_exit_iter0_state4");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, grp_AXIvideo2Mat2_fu_273_ap_start, "grp_AXIvideo2Mat2_fu_273_ap_start");
    sc_trace(mVcdFile, grp_AXIvideo2Mat2_fu_273_ap_idle, "grp_AXIvideo2Mat2_fu_273_ap_idle");
    sc_trace(mVcdFile, grp_AXIvideo2Mat2_fu_273_src_axi0_TVALID, "grp_AXIvideo2Mat2_fu_273_src_axi0_TVALID");
    sc_trace(mVcdFile, grp_AXIvideo2Mat2_fu_273_src_axi0_TREADY, "grp_AXIvideo2Mat2_fu_273_src_axi0_TREADY");
    sc_trace(mVcdFile, grp_AXIvideo2Mat2_fu_273_img_data_stream_0_V_din, "grp_AXIvideo2Mat2_fu_273_img_data_stream_0_V_din");
    sc_trace(mVcdFile, grp_AXIvideo2Mat2_fu_273_img_data_stream_0_V_write, "grp_AXIvideo2Mat2_fu_273_img_data_stream_0_V_write");
    sc_trace(mVcdFile, grp_AXIvideo2Mat2_fu_273_img_data_stream_1_V_din, "grp_AXIvideo2Mat2_fu_273_img_data_stream_1_V_din");
    sc_trace(mVcdFile, grp_AXIvideo2Mat2_fu_273_img_data_stream_1_V_write, "grp_AXIvideo2Mat2_fu_273_img_data_stream_1_V_write");
    sc_trace(mVcdFile, grp_AXIvideo2Mat2_fu_273_img_data_stream_2_V_din, "grp_AXIvideo2Mat2_fu_273_img_data_stream_2_V_din");
    sc_trace(mVcdFile, grp_AXIvideo2Mat2_fu_273_img_data_stream_2_V_write, "grp_AXIvideo2Mat2_fu_273_img_data_stream_2_V_write");
    sc_trace(mVcdFile, grp_AXIvideo2Mat2_fu_273_sof_read, "grp_AXIvideo2Mat2_fu_273_sof_read");
    sc_trace(mVcdFile, grp_AXIvideo2Mat2_fu_273_ap_return, "grp_AXIvideo2Mat2_fu_273_ap_return");
    sc_trace(mVcdFile, t_V_reg_228, "t_V_reg_228");
    sc_trace(mVcdFile, ap_block_state1, "ap_block_state1");
    sc_trace(mVcdFile, ap_CS_fsm_state8, "ap_CS_fsm_state8");
    sc_trace(mVcdFile, k_0_reg_240, "k_0_reg_240");
    sc_trace(mVcdFile, grp_AXIvideo2Mat2_fu_273_ap_start_reg, "grp_AXIvideo2Mat2_fu_273_ap_start_reg");
    sc_trace(mVcdFile, imag0_0_data_stream_s_full_n, "imag0_0_data_stream_s_full_n");
    sc_trace(mVcdFile, imag0_0_data_stream_s_write, "imag0_0_data_stream_s_write");
    sc_trace(mVcdFile, imag0_0_data_stream_1_full_n, "imag0_0_data_stream_1_full_n");
    sc_trace(mVcdFile, imag0_0_data_stream_1_write, "imag0_0_data_stream_1_write");
    sc_trace(mVcdFile, imag0_0_data_stream_2_full_n, "imag0_0_data_stream_2_full_n");
    sc_trace(mVcdFile, imag0_0_data_stream_2_write, "imag0_0_data_stream_2_write");
    sc_trace(mVcdFile, zext_ln330_fu_352_p1, "zext_ln330_fu_352_p1");
    sc_trace(mVcdFile, sof_1_fu_130, "sof_1_fu_130");
    sc_trace(mVcdFile, tmp_fu_134, "tmp_fu_134");
    sc_trace(mVcdFile, tmp_9_fu_138, "tmp_9_fu_138");
    sc_trace(mVcdFile, tmp_10_fu_142, "tmp_10_fu_142");
    sc_trace(mVcdFile, ap_block_pp0_stage0_01001, "ap_block_pp0_stage0_01001");
    sc_trace(mVcdFile, mask2_Addr_A_orig, "mask2_Addr_A_orig");
    sc_trace(mVcdFile, lshr_ln_fu_342_p4, "lshr_ln_fu_342_p4");
    sc_trace(mVcdFile, shl_ln_fu_367_p3, "shl_ln_fu_367_p3");
    sc_trace(mVcdFile, zext_ln330_1_fu_374_p1, "zext_ln330_1_fu_374_p1");
    sc_trace(mVcdFile, shl_ln330_fu_378_p2, "shl_ln330_fu_378_p2");
    sc_trace(mVcdFile, and_ln330_fu_384_p2, "and_ln330_fu_384_p2");
    sc_trace(mVcdFile, shl_ln334_fu_396_p2, "shl_ln334_fu_396_p2");
    sc_trace(mVcdFile, and_ln334_fu_402_p2, "and_ln334_fu_402_p2");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
#endif

    }
}

Loop_loop_height_pro::~Loop_loop_height_pro() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete grp_AXIvideo2Mat2_fu_273;
    delete imag0_0_data_stream_s_fifo_U;
    delete imag0_0_data_stream_1_fifo_U;
    delete imag0_0_data_stream_2_fifo_U;
}

void Loop_loop_height_pro::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_logic_1;
}

void Loop_loop_height_pro::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_done_reg = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_continue.read())) {
            ap_done_reg = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
                    esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln887_fu_297_p2.read()))) {
            ap_done_reg = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state4.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
                    esl_seteq<1,1,1>(ap_block_state3_on_subcall_done.read(), ap_const_boolean_0))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state4.read())) {
                ap_enable_reg_pp0_iter1 = (ap_condition_pp0_exit_iter0_state4.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter1.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter3 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter3 = ap_enable_reg_pp0_iter2.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
                    esl_seteq<1,1,1>(ap_block_state3_on_subcall_done.read(), ap_const_boolean_0))) {
            ap_enable_reg_pp0_iter3 = ap_const_logic_0;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        grp_AXIvideo2Mat2_fu_273_ap_start_reg = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
             esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln887_fu_297_p2.read()) && 
             esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln887_1_fu_309_p2.read()))) {
            grp_AXIvideo2Mat2_fu_273_ap_start_reg = ap_const_logic_1;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, grp_AXIvideo2Mat2_fu_273_ap_ready.read())) {
            grp_AXIvideo2Mat2_fu_273_ap_start_reg = ap_const_logic_0;
        }
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read())) {
        k_0_reg_240 = k_reg_500.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
        k_0_reg_240 = ap_const_lv21_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln887_2_fu_330_p2.read()))) {
        op2_assign_reg_263 = add_ln324_fu_361_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
                esl_seteq<1,1,1>(ap_block_state3_on_subcall_done.read(), ap_const_boolean_0))) {
        op2_assign_reg_263 = k_0_reg_240.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        src_axi0_V_data_V_0_sel_rd = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_data_V_0_ack_out.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_data_V_0_vld_out.read()))) {
            src_axi0_V_data_V_0_sel_rd =  (sc_logic) (~src_axi0_V_data_V_0_sel_rd.read());
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        src_axi0_V_data_V_0_sel_wr = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_data_V_0_vld_in.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_data_V_0_ack_in.read()))) {
            src_axi0_V_data_V_0_sel_wr =  (sc_logic) (~src_axi0_V_data_V_0_sel_wr.read());
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        src_axi0_V_data_V_0_state = ap_const_lv2_0;
    } else {
        if (((esl_seteq<1,1,1>(ap_const_logic_0, src_axi0_V_data_V_0_vld_in.read()) && 
              esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_data_V_0_ack_out.read()) && 
              esl_seteq<1,2,2>(src_axi0_V_data_V_0_state.read(), ap_const_lv2_3)) || 
             (esl_seteq<1,1,1>(ap_const_logic_0, src_axi0_V_data_V_0_vld_in.read()) && 
              esl_seteq<1,2,2>(src_axi0_V_data_V_0_state.read(), ap_const_lv2_2)))) {
            src_axi0_V_data_V_0_state = ap_const_lv2_2;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_data_V_0_vld_in.read()) && 
                     esl_seteq<1,1,1>(ap_const_logic_0, src_axi0_V_data_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(src_axi0_V_data_V_0_state.read(), ap_const_lv2_3)) || 
                    (esl_seteq<1,1,1>(ap_const_logic_0, src_axi0_V_data_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(src_axi0_V_data_V_0_state.read(), ap_const_lv2_1)))) {
            src_axi0_V_data_V_0_state = ap_const_lv2_1;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_data_V_0_vld_in.read()) && 
                     esl_seteq<1,2,2>(src_axi0_V_data_V_0_state.read(), ap_const_lv2_2)) || 
                    (esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_data_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(src_axi0_V_data_V_0_state.read(), ap_const_lv2_1)) || 
                    (esl_seteq<1,2,2>(src_axi0_V_data_V_0_state.read(), ap_const_lv2_3) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_data_V_0_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_0, src_axi0_V_data_V_0_ack_out.read())) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_0, src_axi0_V_data_V_0_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_data_V_0_ack_out.read()))))) {
            src_axi0_V_data_V_0_state = ap_const_lv2_3;
        } else {
            src_axi0_V_data_V_0_state = ap_const_lv2_2;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        src_axi0_V_dest_V_0_sel_rd = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_dest_V_0_ack_out.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_dest_V_0_vld_out.read()))) {
            src_axi0_V_dest_V_0_sel_rd =  (sc_logic) (~src_axi0_V_dest_V_0_sel_rd.read());
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        src_axi0_V_dest_V_0_sel_wr = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_dest_V_0_vld_in.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_dest_V_0_ack_in.read()))) {
            src_axi0_V_dest_V_0_sel_wr =  (sc_logic) (~src_axi0_V_dest_V_0_sel_wr.read());
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        src_axi0_V_dest_V_0_state = ap_const_lv2_0;
    } else {
        if (((esl_seteq<1,1,1>(ap_const_logic_0, src_axi0_V_dest_V_0_vld_in.read()) && 
              esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_dest_V_0_ack_out.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_3, src_axi0_V_dest_V_0_state.read())) || 
             (esl_seteq<1,1,1>(ap_const_logic_0, src_axi0_V_dest_V_0_vld_in.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_2, src_axi0_V_dest_V_0_state.read())))) {
            src_axi0_V_dest_V_0_state = ap_const_lv2_2;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_dest_V_0_vld_in.read()) && 
                     esl_seteq<1,1,1>(ap_const_logic_0, src_axi0_V_dest_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_3, src_axi0_V_dest_V_0_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_0, src_axi0_V_dest_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, src_axi0_V_dest_V_0_state.read())))) {
            src_axi0_V_dest_V_0_state = ap_const_lv2_1;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_dest_V_0_vld_in.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_2, src_axi0_V_dest_V_0_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_dest_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, src_axi0_V_dest_V_0_state.read())) || 
                    (esl_seteq<1,2,2>(ap_const_lv2_3, src_axi0_V_dest_V_0_state.read()) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_dest_V_0_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_0, src_axi0_V_dest_V_0_ack_out.read())) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_0, src_axi0_V_dest_V_0_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_dest_V_0_ack_out.read()))))) {
            src_axi0_V_dest_V_0_state = ap_const_lv2_3;
        } else {
            src_axi0_V_dest_V_0_state = ap_const_lv2_2;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        src_axi0_V_id_V_0_sel_rd = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_id_V_0_ack_out.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_id_V_0_vld_out.read()))) {
            src_axi0_V_id_V_0_sel_rd =  (sc_logic) (~src_axi0_V_id_V_0_sel_rd.read());
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        src_axi0_V_id_V_0_sel_wr = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_id_V_0_vld_in.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_id_V_0_ack_in.read()))) {
            src_axi0_V_id_V_0_sel_wr =  (sc_logic) (~src_axi0_V_id_V_0_sel_wr.read());
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        src_axi0_V_id_V_0_state = ap_const_lv2_0;
    } else {
        if (((esl_seteq<1,1,1>(ap_const_logic_0, src_axi0_V_id_V_0_vld_in.read()) && 
              esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_id_V_0_ack_out.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_3, src_axi0_V_id_V_0_state.read())) || 
             (esl_seteq<1,1,1>(ap_const_logic_0, src_axi0_V_id_V_0_vld_in.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_2, src_axi0_V_id_V_0_state.read())))) {
            src_axi0_V_id_V_0_state = ap_const_lv2_2;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_id_V_0_vld_in.read()) && 
                     esl_seteq<1,1,1>(ap_const_logic_0, src_axi0_V_id_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_3, src_axi0_V_id_V_0_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_0, src_axi0_V_id_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, src_axi0_V_id_V_0_state.read())))) {
            src_axi0_V_id_V_0_state = ap_const_lv2_1;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_id_V_0_vld_in.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_2, src_axi0_V_id_V_0_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_id_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, src_axi0_V_id_V_0_state.read())) || 
                    (esl_seteq<1,2,2>(ap_const_lv2_3, src_axi0_V_id_V_0_state.read()) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_id_V_0_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_0, src_axi0_V_id_V_0_ack_out.read())) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_0, src_axi0_V_id_V_0_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_id_V_0_ack_out.read()))))) {
            src_axi0_V_id_V_0_state = ap_const_lv2_3;
        } else {
            src_axi0_V_id_V_0_state = ap_const_lv2_2;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        src_axi0_V_keep_V_0_sel_rd = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_keep_V_0_ack_out.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_keep_V_0_vld_out.read()))) {
            src_axi0_V_keep_V_0_sel_rd =  (sc_logic) (~src_axi0_V_keep_V_0_sel_rd.read());
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        src_axi0_V_keep_V_0_sel_wr = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_keep_V_0_vld_in.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_keep_V_0_ack_in.read()))) {
            src_axi0_V_keep_V_0_sel_wr =  (sc_logic) (~src_axi0_V_keep_V_0_sel_wr.read());
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        src_axi0_V_keep_V_0_state = ap_const_lv2_0;
    } else {
        if (((esl_seteq<1,1,1>(ap_const_logic_0, src_axi0_V_keep_V_0_vld_in.read()) && 
              esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_keep_V_0_ack_out.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_3, src_axi0_V_keep_V_0_state.read())) || 
             (esl_seteq<1,1,1>(ap_const_logic_0, src_axi0_V_keep_V_0_vld_in.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_2, src_axi0_V_keep_V_0_state.read())))) {
            src_axi0_V_keep_V_0_state = ap_const_lv2_2;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_keep_V_0_vld_in.read()) && 
                     esl_seteq<1,1,1>(ap_const_logic_0, src_axi0_V_keep_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_3, src_axi0_V_keep_V_0_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_0, src_axi0_V_keep_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, src_axi0_V_keep_V_0_state.read())))) {
            src_axi0_V_keep_V_0_state = ap_const_lv2_1;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_keep_V_0_vld_in.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_2, src_axi0_V_keep_V_0_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_keep_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, src_axi0_V_keep_V_0_state.read())) || 
                    (esl_seteq<1,2,2>(ap_const_lv2_3, src_axi0_V_keep_V_0_state.read()) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_keep_V_0_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_0, src_axi0_V_keep_V_0_ack_out.read())) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_0, src_axi0_V_keep_V_0_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_keep_V_0_ack_out.read()))))) {
            src_axi0_V_keep_V_0_state = ap_const_lv2_3;
        } else {
            src_axi0_V_keep_V_0_state = ap_const_lv2_2;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        src_axi0_V_last_V_0_sel_rd = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_last_V_0_ack_out.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_last_V_0_vld_out.read()))) {
            src_axi0_V_last_V_0_sel_rd =  (sc_logic) (~src_axi0_V_last_V_0_sel_rd.read());
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        src_axi0_V_last_V_0_sel_wr = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_last_V_0_vld_in.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_last_V_0_ack_in.read()))) {
            src_axi0_V_last_V_0_sel_wr =  (sc_logic) (~src_axi0_V_last_V_0_sel_wr.read());
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        src_axi0_V_last_V_0_state = ap_const_lv2_0;
    } else {
        if (((esl_seteq<1,1,1>(ap_const_logic_0, src_axi0_V_last_V_0_vld_in.read()) && 
              esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_last_V_0_ack_out.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_3, src_axi0_V_last_V_0_state.read())) || 
             (esl_seteq<1,1,1>(ap_const_logic_0, src_axi0_V_last_V_0_vld_in.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_2, src_axi0_V_last_V_0_state.read())))) {
            src_axi0_V_last_V_0_state = ap_const_lv2_2;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_last_V_0_vld_in.read()) && 
                     esl_seteq<1,1,1>(ap_const_logic_0, src_axi0_V_last_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_3, src_axi0_V_last_V_0_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_0, src_axi0_V_last_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, src_axi0_V_last_V_0_state.read())))) {
            src_axi0_V_last_V_0_state = ap_const_lv2_1;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_last_V_0_vld_in.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_2, src_axi0_V_last_V_0_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_last_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, src_axi0_V_last_V_0_state.read())) || 
                    (esl_seteq<1,2,2>(ap_const_lv2_3, src_axi0_V_last_V_0_state.read()) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_last_V_0_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_0, src_axi0_V_last_V_0_ack_out.read())) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_0, src_axi0_V_last_V_0_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_last_V_0_ack_out.read()))))) {
            src_axi0_V_last_V_0_state = ap_const_lv2_3;
        } else {
            src_axi0_V_last_V_0_state = ap_const_lv2_2;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        src_axi0_V_strb_V_0_sel_rd = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_strb_V_0_ack_out.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_strb_V_0_vld_out.read()))) {
            src_axi0_V_strb_V_0_sel_rd =  (sc_logic) (~src_axi0_V_strb_V_0_sel_rd.read());
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        src_axi0_V_strb_V_0_sel_wr = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_strb_V_0_vld_in.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_strb_V_0_ack_in.read()))) {
            src_axi0_V_strb_V_0_sel_wr =  (sc_logic) (~src_axi0_V_strb_V_0_sel_wr.read());
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        src_axi0_V_strb_V_0_state = ap_const_lv2_0;
    } else {
        if (((esl_seteq<1,1,1>(ap_const_logic_0, src_axi0_V_strb_V_0_vld_in.read()) && 
              esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_strb_V_0_ack_out.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_3, src_axi0_V_strb_V_0_state.read())) || 
             (esl_seteq<1,1,1>(ap_const_logic_0, src_axi0_V_strb_V_0_vld_in.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_2, src_axi0_V_strb_V_0_state.read())))) {
            src_axi0_V_strb_V_0_state = ap_const_lv2_2;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_strb_V_0_vld_in.read()) && 
                     esl_seteq<1,1,1>(ap_const_logic_0, src_axi0_V_strb_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_3, src_axi0_V_strb_V_0_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_0, src_axi0_V_strb_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, src_axi0_V_strb_V_0_state.read())))) {
            src_axi0_V_strb_V_0_state = ap_const_lv2_1;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_strb_V_0_vld_in.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_2, src_axi0_V_strb_V_0_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_strb_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, src_axi0_V_strb_V_0_state.read())) || 
                    (esl_seteq<1,2,2>(ap_const_lv2_3, src_axi0_V_strb_V_0_state.read()) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_strb_V_0_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_0, src_axi0_V_strb_V_0_ack_out.read())) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_0, src_axi0_V_strb_V_0_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_strb_V_0_ack_out.read()))))) {
            src_axi0_V_strb_V_0_state = ap_const_lv2_3;
        } else {
            src_axi0_V_strb_V_0_state = ap_const_lv2_2;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        src_axi0_V_user_V_0_sel_rd = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_user_V_0_ack_out.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_user_V_0_vld_out.read()))) {
            src_axi0_V_user_V_0_sel_rd =  (sc_logic) (~src_axi0_V_user_V_0_sel_rd.read());
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        src_axi0_V_user_V_0_sel_wr = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_user_V_0_vld_in.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_user_V_0_ack_in.read()))) {
            src_axi0_V_user_V_0_sel_wr =  (sc_logic) (~src_axi0_V_user_V_0_sel_wr.read());
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        src_axi0_V_user_V_0_state = ap_const_lv2_0;
    } else {
        if (((esl_seteq<1,1,1>(ap_const_logic_0, src_axi0_V_user_V_0_vld_in.read()) && 
              esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_user_V_0_ack_out.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_3, src_axi0_V_user_V_0_state.read())) || 
             (esl_seteq<1,1,1>(ap_const_logic_0, src_axi0_V_user_V_0_vld_in.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_2, src_axi0_V_user_V_0_state.read())))) {
            src_axi0_V_user_V_0_state = ap_const_lv2_2;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_user_V_0_vld_in.read()) && 
                     esl_seteq<1,1,1>(ap_const_logic_0, src_axi0_V_user_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_3, src_axi0_V_user_V_0_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_0, src_axi0_V_user_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, src_axi0_V_user_V_0_state.read())))) {
            src_axi0_V_user_V_0_state = ap_const_lv2_1;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_user_V_0_vld_in.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_2, src_axi0_V_user_V_0_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_user_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, src_axi0_V_user_V_0_state.read())) || 
                    (esl_seteq<1,2,2>(ap_const_lv2_3, src_axi0_V_user_V_0_state.read()) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_user_V_0_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_0, src_axi0_V_user_V_0_ack_out.read())) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_0, src_axi0_V_user_V_0_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_user_V_0_ack_out.read()))))) {
            src_axi0_V_user_V_0_state = ap_const_lv2_3;
        } else {
            src_axi0_V_user_V_0_state = ap_const_lv2_2;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        start_once_reg = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_0, internal_ap_ready.read()))) {
            start_once_reg = ap_const_logic_1;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, internal_ap_ready.read())) {
            start_once_reg = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln887_2_fu_330_p2.read()))) {
        t_V_1_reg_252 = j_V_fu_336_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
                esl_seteq<1,1,1>(ap_block_state3_on_subcall_done.read(), ap_const_boolean_0))) {
        t_V_1_reg_252 = ap_const_lv11_0;
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read())) {
        t_V_reg_228 = i_V_reg_486.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
        t_V_reg_228 = ap_const_lv11_0;
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read())) {
        i_V_reg_486 = i_V_fu_303_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln330_reg_529 = icmp_ln330_fu_390_p2.read();
        icmp_ln334_reg_533 = icmp_ln334_fu_408_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) {
        icmp_ln334_reg_533_pp0_iter2_reg = icmp_ln334_reg_533.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln887_fu_297_p2.read()))) {
        icmp_ln887_1_reg_491 = icmp_ln887_1_fu_309_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && esl_seteq<1,1,1>(ap_block_state3_on_subcall_done.read(), ap_const_boolean_0))) {
        k_reg_500 = k_fu_324_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln887_1_reg_491.read()) && esl_seteq<1,1,1>(ap_block_state3_on_subcall_done.read(), ap_const_boolean_0))) {
        sof_1_fu_130 = grp_AXIvideo2Mat2_fu_273_ap_return.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_data_V_0_load_A.read())) {
        src_axi0_V_data_V_0_payload_A = src_axi0_TDATA.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_data_V_0_load_B.read())) {
        src_axi0_V_data_V_0_payload_B = src_axi0_TDATA.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_dest_V_0_load_A.read())) {
        src_axi0_V_dest_V_0_payload_A = src_axi0_TDEST.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_dest_V_0_load_B.read())) {
        src_axi0_V_dest_V_0_payload_B = src_axi0_TDEST.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_id_V_0_load_A.read())) {
        src_axi0_V_id_V_0_payload_A = src_axi0_TID.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_id_V_0_load_B.read())) {
        src_axi0_V_id_V_0_payload_B = src_axi0_TID.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_keep_V_0_load_A.read())) {
        src_axi0_V_keep_V_0_payload_A = src_axi0_TKEEP.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_keep_V_0_load_B.read())) {
        src_axi0_V_keep_V_0_payload_B = src_axi0_TKEEP.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_last_V_0_load_A.read())) {
        src_axi0_V_last_V_0_payload_A = src_axi0_TLAST.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_last_V_0_load_B.read())) {
        src_axi0_V_last_V_0_payload_B = src_axi0_TLAST.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_strb_V_0_load_A.read())) {
        src_axi0_V_strb_V_0_payload_A = src_axi0_TSTRB.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_strb_V_0_load_B.read())) {
        src_axi0_V_strb_V_0_payload_B = src_axi0_TSTRB.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_user_V_0_load_A.read())) {
        src_axi0_V_user_V_0_payload_A = src_axi0_TUSER.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_user_V_0_load_B.read())) {
        src_axi0_V_user_V_0_payload_B = src_axi0_TUSER.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln330_reg_529.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        tmp_10_fu_142 = imag0_0_data_stream_s_dout.read();
        tmp_9_fu_138 = imag0_0_data_stream_1_dout.read();
        tmp_fu_134 = imag0_0_data_stream_2_dout.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln887_2_fu_330_p2.read()))) {
        trunc_ln330_reg_519 = trunc_ln330_fu_357_p1.read();
    }
}

void Loop_loop_height_pro::thread_add_ln324_fu_361_p2() {
    add_ln324_fu_361_p2 = (!op2_assign_reg_263.read().is_01() || !ap_const_lv21_1.is_01())? sc_lv<21>(): (sc_biguint<21>(op2_assign_reg_263.read()) + sc_biguint<21>(ap_const_lv21_1));
}

void Loop_loop_height_pro::thread_and_ln330_fu_384_p2() {
    and_ln330_fu_384_p2 = (mask2_Dout_A.read() & shl_ln330_fu_378_p2.read());
}

void Loop_loop_height_pro::thread_and_ln334_fu_402_p2() {
    and_ln334_fu_402_p2 = (mask2_Dout_A.read() & shl_ln334_fu_396_p2.read());
}

void Loop_loop_height_pro::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[3];
}

void Loop_loop_height_pro::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void Loop_loop_height_pro::thread_ap_CS_fsm_state2() {
    ap_CS_fsm_state2 = ap_CS_fsm.read()[1];
}

void Loop_loop_height_pro::thread_ap_CS_fsm_state3() {
    ap_CS_fsm_state3 = ap_CS_fsm.read()[2];
}

void Loop_loop_height_pro::thread_ap_CS_fsm_state8() {
    ap_CS_fsm_state8 = ap_CS_fsm.read()[4];
}

void Loop_loop_height_pro::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Loop_loop_height_pro::thread_ap_block_pp0_stage0_01001() {
    ap_block_pp0_stage0_01001 = ((((esl_seteq<1,1,1>(ap_const_logic_0, imag0_0_data_stream_s_empty_n.read()) && 
    esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln330_reg_529.read())) || 
   (esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln330_reg_529.read()) && 
    esl_seteq<1,1,1>(ap_const_logic_0, imag0_0_data_stream_1_empty_n.read())) || 
   (esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln330_reg_529.read()) && 
    esl_seteq<1,1,1>(ap_const_logic_0, imag0_0_data_stream_2_empty_n.read()))) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
  (esl_seteq<1,1,1>(ap_const_logic_0, imagSrc_data_stream_0_V_empty_n.read()) || 
   esl_seteq<1,1,1>(ap_const_logic_0, imagSrc_data_stream_1_V_empty_n.read()) || 
   esl_seteq<1,1,1>(ap_const_logic_0, imagSrc_data_stream_2_V_empty_n.read()) || 
   (esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln334_reg_533_pp0_iter2_reg.read()) && 
    esl_seteq<1,1,1>(ap_const_logic_0, imag_1_data_stream_0_V_full_n.read())) || 
   (esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln334_reg_533_pp0_iter2_reg.read()) && 
    esl_seteq<1,1,1>(ap_const_logic_0, imag_1_data_stream_1_V_full_n.read())) || 
   (esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln334_reg_533_pp0_iter2_reg.read()) && 
    esl_seteq<1,1,1>(ap_const_logic_0, imag_1_data_stream_2_V_full_n.read())) || 
   (esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln334_reg_533_pp0_iter2_reg.read()) && 
    esl_seteq<1,1,1>(ap_const_logic_0, imag_1_data_stream_0_V_full_n.read())) || 
   (esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln334_reg_533_pp0_iter2_reg.read()) && 
    esl_seteq<1,1,1>(ap_const_logic_0, imag_1_data_stream_1_V_full_n.read())) || 
   (esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln334_reg_533_pp0_iter2_reg.read()) && 
    esl_seteq<1,1,1>(ap_const_logic_0, imag_1_data_stream_2_V_full_n.read())))));
}

void Loop_loop_height_pro::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = ((((esl_seteq<1,1,1>(ap_const_logic_0, imag0_0_data_stream_s_empty_n.read()) && 
    esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln330_reg_529.read())) || 
   (esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln330_reg_529.read()) && 
    esl_seteq<1,1,1>(ap_const_logic_0, imag0_0_data_stream_1_empty_n.read())) || 
   (esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln330_reg_529.read()) && 
    esl_seteq<1,1,1>(ap_const_logic_0, imag0_0_data_stream_2_empty_n.read()))) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
  (esl_seteq<1,1,1>(ap_const_logic_0, imagSrc_data_stream_0_V_empty_n.read()) || 
   esl_seteq<1,1,1>(ap_const_logic_0, imagSrc_data_stream_1_V_empty_n.read()) || 
   esl_seteq<1,1,1>(ap_const_logic_0, imagSrc_data_stream_2_V_empty_n.read()) || 
   (esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln334_reg_533_pp0_iter2_reg.read()) && 
    esl_seteq<1,1,1>(ap_const_logic_0, imag_1_data_stream_0_V_full_n.read())) || 
   (esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln334_reg_533_pp0_iter2_reg.read()) && 
    esl_seteq<1,1,1>(ap_const_logic_0, imag_1_data_stream_1_V_full_n.read())) || 
   (esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln334_reg_533_pp0_iter2_reg.read()) && 
    esl_seteq<1,1,1>(ap_const_logic_0, imag_1_data_stream_2_V_full_n.read())) || 
   (esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln334_reg_533_pp0_iter2_reg.read()) && 
    esl_seteq<1,1,1>(ap_const_logic_0, imag_1_data_stream_0_V_full_n.read())) || 
   (esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln334_reg_533_pp0_iter2_reg.read()) && 
    esl_seteq<1,1,1>(ap_const_logic_0, imag_1_data_stream_1_V_full_n.read())) || 
   (esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln334_reg_533_pp0_iter2_reg.read()) && 
    esl_seteq<1,1,1>(ap_const_logic_0, imag_1_data_stream_2_V_full_n.read())))));
}

void Loop_loop_height_pro::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = ((((esl_seteq<1,1,1>(ap_const_logic_0, imag0_0_data_stream_s_empty_n.read()) && 
    esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln330_reg_529.read())) || 
   (esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln330_reg_529.read()) && 
    esl_seteq<1,1,1>(ap_const_logic_0, imag0_0_data_stream_1_empty_n.read())) || 
   (esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln330_reg_529.read()) && 
    esl_seteq<1,1,1>(ap_const_logic_0, imag0_0_data_stream_2_empty_n.read()))) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
  (esl_seteq<1,1,1>(ap_const_logic_0, imagSrc_data_stream_0_V_empty_n.read()) || 
   esl_seteq<1,1,1>(ap_const_logic_0, imagSrc_data_stream_1_V_empty_n.read()) || 
   esl_seteq<1,1,1>(ap_const_logic_0, imagSrc_data_stream_2_V_empty_n.read()) || 
   (esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln334_reg_533_pp0_iter2_reg.read()) && 
    esl_seteq<1,1,1>(ap_const_logic_0, imag_1_data_stream_0_V_full_n.read())) || 
   (esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln334_reg_533_pp0_iter2_reg.read()) && 
    esl_seteq<1,1,1>(ap_const_logic_0, imag_1_data_stream_1_V_full_n.read())) || 
   (esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln334_reg_533_pp0_iter2_reg.read()) && 
    esl_seteq<1,1,1>(ap_const_logic_0, imag_1_data_stream_2_V_full_n.read())) || 
   (esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln334_reg_533_pp0_iter2_reg.read()) && 
    esl_seteq<1,1,1>(ap_const_logic_0, imag_1_data_stream_0_V_full_n.read())) || 
   (esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln334_reg_533_pp0_iter2_reg.read()) && 
    esl_seteq<1,1,1>(ap_const_logic_0, imag_1_data_stream_1_V_full_n.read())) || 
   (esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln334_reg_533_pp0_iter2_reg.read()) && 
    esl_seteq<1,1,1>(ap_const_logic_0, imag_1_data_stream_2_V_full_n.read())))));
}

void Loop_loop_height_pro::thread_ap_block_state1() {
    ap_block_state1 = (esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1));
}

void Loop_loop_height_pro::thread_ap_block_state3_on_subcall_done() {
    ap_block_state3_on_subcall_done = (esl_seteq<1,1,1>(ap_const_logic_0, grp_AXIvideo2Mat2_fu_273_ap_done.read()) && esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln887_1_reg_491.read()));
}

void Loop_loop_height_pro::thread_ap_block_state4_pp0_stage0_iter0() {
    ap_block_state4_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Loop_loop_height_pro::thread_ap_block_state5_pp0_stage0_iter1() {
    ap_block_state5_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Loop_loop_height_pro::thread_ap_block_state6_pp0_stage0_iter2() {
    ap_block_state6_pp0_stage0_iter2 = ((esl_seteq<1,1,1>(ap_const_logic_0, imag0_0_data_stream_s_empty_n.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln330_reg_529.read())) || (esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln330_reg_529.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, imag0_0_data_stream_1_empty_n.read())) || (esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln330_reg_529.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, imag0_0_data_stream_2_empty_n.read())));
}

void Loop_loop_height_pro::thread_ap_block_state7_pp0_stage0_iter3() {
    ap_block_state7_pp0_stage0_iter3 = (esl_seteq<1,1,1>(ap_const_logic_0, imagSrc_data_stream_0_V_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, imagSrc_data_stream_1_V_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, imagSrc_data_stream_2_V_empty_n.read()) || (esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln334_reg_533_pp0_iter2_reg.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, imag_1_data_stream_0_V_full_n.read())) || (esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln334_reg_533_pp0_iter2_reg.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, imag_1_data_stream_1_V_full_n.read())) || (esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln334_reg_533_pp0_iter2_reg.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, imag_1_data_stream_2_V_full_n.read())) || (esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln334_reg_533_pp0_iter2_reg.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, imag_1_data_stream_0_V_full_n.read())) || (esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln334_reg_533_pp0_iter2_reg.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, imag_1_data_stream_1_V_full_n.read())) || (esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln334_reg_533_pp0_iter2_reg.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, imag_1_data_stream_2_V_full_n.read())));
}

void Loop_loop_height_pro::thread_ap_condition_pp0_exit_iter0_state4() {
    if (esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln887_2_fu_330_p2.read())) {
        ap_condition_pp0_exit_iter0_state4 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state4 = ap_const_logic_0;
    }
}

void Loop_loop_height_pro::thread_ap_done() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln887_fu_297_p2.read()))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_done_reg.read();
    }
}

void Loop_loop_height_pro::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void Loop_loop_height_pro::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void Loop_loop_height_pro::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter3.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void Loop_loop_height_pro::thread_ap_ready() {
    ap_ready = internal_ap_ready.read();
}

void Loop_loop_height_pro::thread_grp_AXIvideo2Mat2_fu_273_ap_start() {
    grp_AXIvideo2Mat2_fu_273_ap_start = grp_AXIvideo2Mat2_fu_273_ap_start_reg.read();
}

void Loop_loop_height_pro::thread_grp_AXIvideo2Mat2_fu_273_sof_read() {
    grp_AXIvideo2Mat2_fu_273_sof_read =  (sc_logic) (sof_1_fu_130.read()[0]);
}

void Loop_loop_height_pro::thread_grp_AXIvideo2Mat2_fu_273_src_axi0_TVALID() {
    grp_AXIvideo2Mat2_fu_273_src_axi0_TVALID = src_axi0_V_dest_V_0_state.read()[0];
}

void Loop_loop_height_pro::thread_i_V_fu_303_p2() {
    i_V_fu_303_p2 = (!t_V_reg_228.read().is_01() || !ap_const_lv11_1.is_01())? sc_lv<11>(): (sc_biguint<11>(t_V_reg_228.read()) + sc_biguint<11>(ap_const_lv11_1));
}

void Loop_loop_height_pro::thread_icmp_ln330_fu_390_p2() {
    icmp_ln330_fu_390_p2 = (!and_ln330_fu_384_p2.read().is_01() || !ap_const_lv32_0.is_01())? sc_lv<1>(): sc_lv<1>(and_ln330_fu_384_p2.read() == ap_const_lv32_0);
}

void Loop_loop_height_pro::thread_icmp_ln334_fu_408_p2() {
    icmp_ln334_fu_408_p2 = (!and_ln334_fu_402_p2.read().is_01() || !ap_const_lv32_0.is_01())? sc_lv<1>(): sc_lv<1>(and_ln334_fu_402_p2.read() == ap_const_lv32_0);
}

void Loop_loop_height_pro::thread_icmp_ln887_1_fu_309_p2() {
    icmp_ln887_1_fu_309_p2 = (!t_V_reg_228.read().is_01() || !ap_const_lv11_1E0.is_01())? sc_lv<1>(): (sc_biguint<11>(t_V_reg_228.read()) < sc_biguint<11>(ap_const_lv11_1E0));
}

void Loop_loop_height_pro::thread_icmp_ln887_2_fu_330_p2() {
    icmp_ln887_2_fu_330_p2 = (!t_V_1_reg_252.read().is_01() || !ap_const_lv11_780.is_01())? sc_lv<1>(): sc_lv<1>(t_V_1_reg_252.read() == ap_const_lv11_780);
}

void Loop_loop_height_pro::thread_icmp_ln887_fu_297_p2() {
    icmp_ln887_fu_297_p2 = (!t_V_reg_228.read().is_01() || !ap_const_lv11_438.is_01())? sc_lv<1>(): sc_lv<1>(t_V_reg_228.read() == ap_const_lv11_438);
}

void Loop_loop_height_pro::thread_imag0_0_data_stream_1_read() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln330_reg_529.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        imag0_0_data_stream_1_read = ap_const_logic_1;
    } else {
        imag0_0_data_stream_1_read = ap_const_logic_0;
    }
}

void Loop_loop_height_pro::thread_imag0_0_data_stream_1_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln887_1_reg_491.read()))) {
        imag0_0_data_stream_1_write = grp_AXIvideo2Mat2_fu_273_img_data_stream_1_V_write.read();
    } else {
        imag0_0_data_stream_1_write = ap_const_logic_0;
    }
}

void Loop_loop_height_pro::thread_imag0_0_data_stream_2_read() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln330_reg_529.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        imag0_0_data_stream_2_read = ap_const_logic_1;
    } else {
        imag0_0_data_stream_2_read = ap_const_logic_0;
    }
}

void Loop_loop_height_pro::thread_imag0_0_data_stream_2_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln887_1_reg_491.read()))) {
        imag0_0_data_stream_2_write = grp_AXIvideo2Mat2_fu_273_img_data_stream_2_V_write.read();
    } else {
        imag0_0_data_stream_2_write = ap_const_logic_0;
    }
}

void Loop_loop_height_pro::thread_imag0_0_data_stream_s_read() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln330_reg_529.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        imag0_0_data_stream_s_read = ap_const_logic_1;
    } else {
        imag0_0_data_stream_s_read = ap_const_logic_0;
    }
}

void Loop_loop_height_pro::thread_imag0_0_data_stream_s_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln887_1_reg_491.read()))) {
        imag0_0_data_stream_s_write = grp_AXIvideo2Mat2_fu_273_img_data_stream_0_V_write.read();
    } else {
        imag0_0_data_stream_s_write = ap_const_logic_0;
    }
}

void Loop_loop_height_pro::thread_imagSrc_data_stream_0_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        imagSrc_data_stream_0_V_blk_n = imagSrc_data_stream_0_V_empty_n.read();
    } else {
        imagSrc_data_stream_0_V_blk_n = ap_const_logic_1;
    }
}

void Loop_loop_height_pro::thread_imagSrc_data_stream_0_V_read() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        imagSrc_data_stream_0_V_read = ap_const_logic_1;
    } else {
        imagSrc_data_stream_0_V_read = ap_const_logic_0;
    }
}

void Loop_loop_height_pro::thread_imagSrc_data_stream_1_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        imagSrc_data_stream_1_V_blk_n = imagSrc_data_stream_1_V_empty_n.read();
    } else {
        imagSrc_data_stream_1_V_blk_n = ap_const_logic_1;
    }
}

void Loop_loop_height_pro::thread_imagSrc_data_stream_1_V_read() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        imagSrc_data_stream_1_V_read = ap_const_logic_1;
    } else {
        imagSrc_data_stream_1_V_read = ap_const_logic_0;
    }
}

void Loop_loop_height_pro::thread_imagSrc_data_stream_2_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        imagSrc_data_stream_2_V_blk_n = imagSrc_data_stream_2_V_empty_n.read();
    } else {
        imagSrc_data_stream_2_V_blk_n = ap_const_logic_1;
    }
}

void Loop_loop_height_pro::thread_imagSrc_data_stream_2_V_read() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        imagSrc_data_stream_2_V_read = ap_const_logic_1;
    } else {
        imagSrc_data_stream_2_V_read = ap_const_logic_0;
    }
}

void Loop_loop_height_pro::thread_imag_1_data_stream_0_V_blk_n() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln334_reg_533_pp0_iter2_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln334_reg_533_pp0_iter2_reg.read())))) {
        imag_1_data_stream_0_V_blk_n = imag_1_data_stream_0_V_full_n.read();
    } else {
        imag_1_data_stream_0_V_blk_n = ap_const_logic_1;
    }
}

void Loop_loop_height_pro::thread_imag_1_data_stream_0_V_din() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_01001.read(), ap_const_boolean_0))) {
        if (esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln334_reg_533_pp0_iter2_reg.read())) {
            imag_1_data_stream_0_V_din = imagSrc_data_stream_0_V_dout.read();
        } else if (esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln334_reg_533_pp0_iter2_reg.read())) {
            imag_1_data_stream_0_V_din = tmp_10_fu_142.read();
        } else {
            imag_1_data_stream_0_V_din = "XXXXXXXX";
        }
    } else {
        imag_1_data_stream_0_V_din = "XXXXXXXX";
    }
}

void Loop_loop_height_pro::thread_imag_1_data_stream_0_V_write() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln334_reg_533_pp0_iter2_reg.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln334_reg_533_pp0_iter2_reg.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)))) {
        imag_1_data_stream_0_V_write = ap_const_logic_1;
    } else {
        imag_1_data_stream_0_V_write = ap_const_logic_0;
    }
}

void Loop_loop_height_pro::thread_imag_1_data_stream_1_V_blk_n() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln334_reg_533_pp0_iter2_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln334_reg_533_pp0_iter2_reg.read())))) {
        imag_1_data_stream_1_V_blk_n = imag_1_data_stream_1_V_full_n.read();
    } else {
        imag_1_data_stream_1_V_blk_n = ap_const_logic_1;
    }
}

void Loop_loop_height_pro::thread_imag_1_data_stream_1_V_din() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_01001.read(), ap_const_boolean_0))) {
        if (esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln334_reg_533_pp0_iter2_reg.read())) {
            imag_1_data_stream_1_V_din = imagSrc_data_stream_1_V_dout.read();
        } else if (esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln334_reg_533_pp0_iter2_reg.read())) {
            imag_1_data_stream_1_V_din = tmp_9_fu_138.read();
        } else {
            imag_1_data_stream_1_V_din = "XXXXXXXX";
        }
    } else {
        imag_1_data_stream_1_V_din = "XXXXXXXX";
    }
}

void Loop_loop_height_pro::thread_imag_1_data_stream_1_V_write() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln334_reg_533_pp0_iter2_reg.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln334_reg_533_pp0_iter2_reg.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)))) {
        imag_1_data_stream_1_V_write = ap_const_logic_1;
    } else {
        imag_1_data_stream_1_V_write = ap_const_logic_0;
    }
}

void Loop_loop_height_pro::thread_imag_1_data_stream_2_V_blk_n() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln334_reg_533_pp0_iter2_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln334_reg_533_pp0_iter2_reg.read())))) {
        imag_1_data_stream_2_V_blk_n = imag_1_data_stream_2_V_full_n.read();
    } else {
        imag_1_data_stream_2_V_blk_n = ap_const_logic_1;
    }
}

void Loop_loop_height_pro::thread_imag_1_data_stream_2_V_din() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_01001.read(), ap_const_boolean_0))) {
        if (esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln334_reg_533_pp0_iter2_reg.read())) {
            imag_1_data_stream_2_V_din = imagSrc_data_stream_2_V_dout.read();
        } else if (esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln334_reg_533_pp0_iter2_reg.read())) {
            imag_1_data_stream_2_V_din = tmp_fu_134.read();
        } else {
            imag_1_data_stream_2_V_din = "XXXXXXXX";
        }
    } else {
        imag_1_data_stream_2_V_din = "XXXXXXXX";
    }
}

void Loop_loop_height_pro::thread_imag_1_data_stream_2_V_write() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln334_reg_533_pp0_iter2_reg.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln334_reg_533_pp0_iter2_reg.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)))) {
        imag_1_data_stream_2_V_write = ap_const_logic_1;
    } else {
        imag_1_data_stream_2_V_write = ap_const_logic_0;
    }
}

void Loop_loop_height_pro::thread_internal_ap_ready() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln887_fu_297_p2.read()))) {
        internal_ap_ready = ap_const_logic_1;
    } else {
        internal_ap_ready = ap_const_logic_0;
    }
}

void Loop_loop_height_pro::thread_j_V_fu_336_p2() {
    j_V_fu_336_p2 = (!t_V_1_reg_252.read().is_01() || !ap_const_lv11_1.is_01())? sc_lv<11>(): (sc_biguint<11>(t_V_1_reg_252.read()) + sc_biguint<11>(ap_const_lv11_1));
}

void Loop_loop_height_pro::thread_k_fu_324_p2() {
    k_fu_324_p2 = (!k_0_reg_240.read().is_01() || !ap_const_lv21_780.is_01())? sc_lv<21>(): (sc_biguint<21>(k_0_reg_240.read()) + sc_biguint<21>(ap_const_lv21_780));
}

void Loop_loop_height_pro::thread_lshr_ln_fu_342_p4() {
    lshr_ln_fu_342_p4 = op2_assign_reg_263.read().range(20, 4);
}

void Loop_loop_height_pro::thread_mask2_Addr_A() {
    mask2_Addr_A = (!ap_const_lv32_2.is_01())? sc_lv<32>(): mask2_Addr_A_orig.read() << (unsigned short)ap_const_lv32_2.to_uint();
}

void Loop_loop_height_pro::thread_mask2_Addr_A_orig() {
    mask2_Addr_A_orig =  (sc_lv<32>) (zext_ln330_fu_352_p1.read());
}

void Loop_loop_height_pro::thread_mask2_Din_A() {
    mask2_Din_A = ap_const_lv32_0;
}

void Loop_loop_height_pro::thread_mask2_EN_A() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        mask2_EN_A = ap_const_logic_1;
    } else {
        mask2_EN_A = ap_const_logic_0;
    }
}

void Loop_loop_height_pro::thread_mask2_WEN_A() {
    mask2_WEN_A = ap_const_lv4_0;
}

void Loop_loop_height_pro::thread_real_start() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, start_full_n.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read()))) {
        real_start = ap_const_logic_0;
    } else {
        real_start = ap_start.read();
    }
}

void Loop_loop_height_pro::thread_shl_ln330_fu_378_p2() {
    shl_ln330_fu_378_p2 = (!zext_ln330_1_fu_374_p1.read().is_01())? sc_lv<32>(): ap_const_lv32_3 << (unsigned short)zext_ln330_1_fu_374_p1.read().to_uint();
}

void Loop_loop_height_pro::thread_shl_ln334_fu_396_p2() {
    shl_ln334_fu_396_p2 = (!zext_ln330_1_fu_374_p1.read().is_01())? sc_lv<32>(): ap_const_lv32_2 << (unsigned short)zext_ln330_1_fu_374_p1.read().to_uint();
}

void Loop_loop_height_pro::thread_shl_ln_fu_367_p3() {
    shl_ln_fu_367_p3 = esl_concat<4,1>(trunc_ln330_reg_519.read(), ap_const_lv1_0);
}

void Loop_loop_height_pro::thread_src_axi0_TREADY() {
    src_axi0_TREADY = src_axi0_V_dest_V_0_state.read()[1];
}

void Loop_loop_height_pro::thread_src_axi0_V_data_V_0_ack_in() {
    src_axi0_V_data_V_0_ack_in = src_axi0_V_data_V_0_state.read()[1];
}

void Loop_loop_height_pro::thread_src_axi0_V_data_V_0_ack_out() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln887_1_reg_491.read()))) {
        src_axi0_V_data_V_0_ack_out = grp_AXIvideo2Mat2_fu_273_src_axi0_TREADY.read();
    } else {
        src_axi0_V_data_V_0_ack_out = ap_const_logic_0;
    }
}

void Loop_loop_height_pro::thread_src_axi0_V_data_V_0_data_out() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_data_V_0_sel.read())) {
        src_axi0_V_data_V_0_data_out = src_axi0_V_data_V_0_payload_B.read();
    } else {
        src_axi0_V_data_V_0_data_out = src_axi0_V_data_V_0_payload_A.read();
    }
}

void Loop_loop_height_pro::thread_src_axi0_V_data_V_0_load_A() {
    src_axi0_V_data_V_0_load_A = (src_axi0_V_data_V_0_state_cmp_full.read() & ~src_axi0_V_data_V_0_sel_wr.read());
}

void Loop_loop_height_pro::thread_src_axi0_V_data_V_0_load_B() {
    src_axi0_V_data_V_0_load_B = (src_axi0_V_data_V_0_sel_wr.read() & src_axi0_V_data_V_0_state_cmp_full.read());
}

void Loop_loop_height_pro::thread_src_axi0_V_data_V_0_sel() {
    src_axi0_V_data_V_0_sel = src_axi0_V_data_V_0_sel_rd.read();
}

void Loop_loop_height_pro::thread_src_axi0_V_data_V_0_state_cmp_full() {
    src_axi0_V_data_V_0_state_cmp_full =  (sc_logic) ((!src_axi0_V_data_V_0_state.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<1>(): sc_lv<1>(src_axi0_V_data_V_0_state.read() != ap_const_lv2_1))[0];
}

void Loop_loop_height_pro::thread_src_axi0_V_data_V_0_vld_in() {
    src_axi0_V_data_V_0_vld_in = src_axi0_TVALID.read();
}

void Loop_loop_height_pro::thread_src_axi0_V_data_V_0_vld_out() {
    src_axi0_V_data_V_0_vld_out = src_axi0_V_data_V_0_state.read()[0];
}

void Loop_loop_height_pro::thread_src_axi0_V_dest_V_0_ack_in() {
    src_axi0_V_dest_V_0_ack_in = src_axi0_V_dest_V_0_state.read()[1];
}

void Loop_loop_height_pro::thread_src_axi0_V_dest_V_0_ack_out() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln887_1_reg_491.read()))) {
        src_axi0_V_dest_V_0_ack_out = grp_AXIvideo2Mat2_fu_273_src_axi0_TREADY.read();
    } else {
        src_axi0_V_dest_V_0_ack_out = ap_const_logic_0;
    }
}

void Loop_loop_height_pro::thread_src_axi0_V_dest_V_0_data_out() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_dest_V_0_sel.read())) {
        src_axi0_V_dest_V_0_data_out = src_axi0_V_dest_V_0_payload_B.read();
    } else {
        src_axi0_V_dest_V_0_data_out = src_axi0_V_dest_V_0_payload_A.read();
    }
}

void Loop_loop_height_pro::thread_src_axi0_V_dest_V_0_load_A() {
    src_axi0_V_dest_V_0_load_A = (src_axi0_V_dest_V_0_state_cmp_full.read() & ~src_axi0_V_dest_V_0_sel_wr.read());
}

void Loop_loop_height_pro::thread_src_axi0_V_dest_V_0_load_B() {
    src_axi0_V_dest_V_0_load_B = (src_axi0_V_dest_V_0_sel_wr.read() & src_axi0_V_dest_V_0_state_cmp_full.read());
}

void Loop_loop_height_pro::thread_src_axi0_V_dest_V_0_sel() {
    src_axi0_V_dest_V_0_sel = src_axi0_V_dest_V_0_sel_rd.read();
}

void Loop_loop_height_pro::thread_src_axi0_V_dest_V_0_state_cmp_full() {
    src_axi0_V_dest_V_0_state_cmp_full =  (sc_logic) ((!src_axi0_V_dest_V_0_state.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<1>(): sc_lv<1>(src_axi0_V_dest_V_0_state.read() != ap_const_lv2_1))[0];
}

void Loop_loop_height_pro::thread_src_axi0_V_dest_V_0_vld_in() {
    src_axi0_V_dest_V_0_vld_in = src_axi0_TVALID.read();
}

void Loop_loop_height_pro::thread_src_axi0_V_dest_V_0_vld_out() {
    src_axi0_V_dest_V_0_vld_out = src_axi0_V_dest_V_0_state.read()[0];
}

void Loop_loop_height_pro::thread_src_axi0_V_id_V_0_ack_in() {
    src_axi0_V_id_V_0_ack_in = src_axi0_V_id_V_0_state.read()[1];
}

void Loop_loop_height_pro::thread_src_axi0_V_id_V_0_ack_out() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln887_1_reg_491.read()))) {
        src_axi0_V_id_V_0_ack_out = grp_AXIvideo2Mat2_fu_273_src_axi0_TREADY.read();
    } else {
        src_axi0_V_id_V_0_ack_out = ap_const_logic_0;
    }
}

void Loop_loop_height_pro::thread_src_axi0_V_id_V_0_data_out() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_id_V_0_sel.read())) {
        src_axi0_V_id_V_0_data_out = src_axi0_V_id_V_0_payload_B.read();
    } else {
        src_axi0_V_id_V_0_data_out = src_axi0_V_id_V_0_payload_A.read();
    }
}

void Loop_loop_height_pro::thread_src_axi0_V_id_V_0_load_A() {
    src_axi0_V_id_V_0_load_A = (src_axi0_V_id_V_0_state_cmp_full.read() & ~src_axi0_V_id_V_0_sel_wr.read());
}

void Loop_loop_height_pro::thread_src_axi0_V_id_V_0_load_B() {
    src_axi0_V_id_V_0_load_B = (src_axi0_V_id_V_0_sel_wr.read() & src_axi0_V_id_V_0_state_cmp_full.read());
}

void Loop_loop_height_pro::thread_src_axi0_V_id_V_0_sel() {
    src_axi0_V_id_V_0_sel = src_axi0_V_id_V_0_sel_rd.read();
}

void Loop_loop_height_pro::thread_src_axi0_V_id_V_0_state_cmp_full() {
    src_axi0_V_id_V_0_state_cmp_full =  (sc_logic) ((!src_axi0_V_id_V_0_state.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<1>(): sc_lv<1>(src_axi0_V_id_V_0_state.read() != ap_const_lv2_1))[0];
}

void Loop_loop_height_pro::thread_src_axi0_V_id_V_0_vld_in() {
    src_axi0_V_id_V_0_vld_in = src_axi0_TVALID.read();
}

void Loop_loop_height_pro::thread_src_axi0_V_id_V_0_vld_out() {
    src_axi0_V_id_V_0_vld_out = src_axi0_V_id_V_0_state.read()[0];
}

void Loop_loop_height_pro::thread_src_axi0_V_keep_V_0_ack_in() {
    src_axi0_V_keep_V_0_ack_in = src_axi0_V_keep_V_0_state.read()[1];
}

void Loop_loop_height_pro::thread_src_axi0_V_keep_V_0_ack_out() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln887_1_reg_491.read()))) {
        src_axi0_V_keep_V_0_ack_out = grp_AXIvideo2Mat2_fu_273_src_axi0_TREADY.read();
    } else {
        src_axi0_V_keep_V_0_ack_out = ap_const_logic_0;
    }
}

void Loop_loop_height_pro::thread_src_axi0_V_keep_V_0_data_out() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_keep_V_0_sel.read())) {
        src_axi0_V_keep_V_0_data_out = src_axi0_V_keep_V_0_payload_B.read();
    } else {
        src_axi0_V_keep_V_0_data_out = src_axi0_V_keep_V_0_payload_A.read();
    }
}

void Loop_loop_height_pro::thread_src_axi0_V_keep_V_0_load_A() {
    src_axi0_V_keep_V_0_load_A = (src_axi0_V_keep_V_0_state_cmp_full.read() & ~src_axi0_V_keep_V_0_sel_wr.read());
}

void Loop_loop_height_pro::thread_src_axi0_V_keep_V_0_load_B() {
    src_axi0_V_keep_V_0_load_B = (src_axi0_V_keep_V_0_sel_wr.read() & src_axi0_V_keep_V_0_state_cmp_full.read());
}

void Loop_loop_height_pro::thread_src_axi0_V_keep_V_0_sel() {
    src_axi0_V_keep_V_0_sel = src_axi0_V_keep_V_0_sel_rd.read();
}

void Loop_loop_height_pro::thread_src_axi0_V_keep_V_0_state_cmp_full() {
    src_axi0_V_keep_V_0_state_cmp_full =  (sc_logic) ((!src_axi0_V_keep_V_0_state.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<1>(): sc_lv<1>(src_axi0_V_keep_V_0_state.read() != ap_const_lv2_1))[0];
}

void Loop_loop_height_pro::thread_src_axi0_V_keep_V_0_vld_in() {
    src_axi0_V_keep_V_0_vld_in = src_axi0_TVALID.read();
}

void Loop_loop_height_pro::thread_src_axi0_V_keep_V_0_vld_out() {
    src_axi0_V_keep_V_0_vld_out = src_axi0_V_keep_V_0_state.read()[0];
}

void Loop_loop_height_pro::thread_src_axi0_V_last_V_0_ack_in() {
    src_axi0_V_last_V_0_ack_in = src_axi0_V_last_V_0_state.read()[1];
}

void Loop_loop_height_pro::thread_src_axi0_V_last_V_0_ack_out() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln887_1_reg_491.read()))) {
        src_axi0_V_last_V_0_ack_out = grp_AXIvideo2Mat2_fu_273_src_axi0_TREADY.read();
    } else {
        src_axi0_V_last_V_0_ack_out = ap_const_logic_0;
    }
}

void Loop_loop_height_pro::thread_src_axi0_V_last_V_0_data_out() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_last_V_0_sel.read())) {
        src_axi0_V_last_V_0_data_out = src_axi0_V_last_V_0_payload_B.read();
    } else {
        src_axi0_V_last_V_0_data_out = src_axi0_V_last_V_0_payload_A.read();
    }
}

void Loop_loop_height_pro::thread_src_axi0_V_last_V_0_load_A() {
    src_axi0_V_last_V_0_load_A = (src_axi0_V_last_V_0_state_cmp_full.read() & ~src_axi0_V_last_V_0_sel_wr.read());
}

void Loop_loop_height_pro::thread_src_axi0_V_last_V_0_load_B() {
    src_axi0_V_last_V_0_load_B = (src_axi0_V_last_V_0_sel_wr.read() & src_axi0_V_last_V_0_state_cmp_full.read());
}

void Loop_loop_height_pro::thread_src_axi0_V_last_V_0_sel() {
    src_axi0_V_last_V_0_sel = src_axi0_V_last_V_0_sel_rd.read();
}

void Loop_loop_height_pro::thread_src_axi0_V_last_V_0_state_cmp_full() {
    src_axi0_V_last_V_0_state_cmp_full =  (sc_logic) ((!src_axi0_V_last_V_0_state.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<1>(): sc_lv<1>(src_axi0_V_last_V_0_state.read() != ap_const_lv2_1))[0];
}

void Loop_loop_height_pro::thread_src_axi0_V_last_V_0_vld_in() {
    src_axi0_V_last_V_0_vld_in = src_axi0_TVALID.read();
}

void Loop_loop_height_pro::thread_src_axi0_V_last_V_0_vld_out() {
    src_axi0_V_last_V_0_vld_out = src_axi0_V_last_V_0_state.read()[0];
}

void Loop_loop_height_pro::thread_src_axi0_V_strb_V_0_ack_in() {
    src_axi0_V_strb_V_0_ack_in = src_axi0_V_strb_V_0_state.read()[1];
}

void Loop_loop_height_pro::thread_src_axi0_V_strb_V_0_ack_out() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln887_1_reg_491.read()))) {
        src_axi0_V_strb_V_0_ack_out = grp_AXIvideo2Mat2_fu_273_src_axi0_TREADY.read();
    } else {
        src_axi0_V_strb_V_0_ack_out = ap_const_logic_0;
    }
}

void Loop_loop_height_pro::thread_src_axi0_V_strb_V_0_data_out() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_strb_V_0_sel.read())) {
        src_axi0_V_strb_V_0_data_out = src_axi0_V_strb_V_0_payload_B.read();
    } else {
        src_axi0_V_strb_V_0_data_out = src_axi0_V_strb_V_0_payload_A.read();
    }
}

void Loop_loop_height_pro::thread_src_axi0_V_strb_V_0_load_A() {
    src_axi0_V_strb_V_0_load_A = (src_axi0_V_strb_V_0_state_cmp_full.read() & ~src_axi0_V_strb_V_0_sel_wr.read());
}

void Loop_loop_height_pro::thread_src_axi0_V_strb_V_0_load_B() {
    src_axi0_V_strb_V_0_load_B = (src_axi0_V_strb_V_0_sel_wr.read() & src_axi0_V_strb_V_0_state_cmp_full.read());
}

void Loop_loop_height_pro::thread_src_axi0_V_strb_V_0_sel() {
    src_axi0_V_strb_V_0_sel = src_axi0_V_strb_V_0_sel_rd.read();
}

void Loop_loop_height_pro::thread_src_axi0_V_strb_V_0_state_cmp_full() {
    src_axi0_V_strb_V_0_state_cmp_full =  (sc_logic) ((!src_axi0_V_strb_V_0_state.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<1>(): sc_lv<1>(src_axi0_V_strb_V_0_state.read() != ap_const_lv2_1))[0];
}

void Loop_loop_height_pro::thread_src_axi0_V_strb_V_0_vld_in() {
    src_axi0_V_strb_V_0_vld_in = src_axi0_TVALID.read();
}

void Loop_loop_height_pro::thread_src_axi0_V_strb_V_0_vld_out() {
    src_axi0_V_strb_V_0_vld_out = src_axi0_V_strb_V_0_state.read()[0];
}

void Loop_loop_height_pro::thread_src_axi0_V_user_V_0_ack_in() {
    src_axi0_V_user_V_0_ack_in = src_axi0_V_user_V_0_state.read()[1];
}

void Loop_loop_height_pro::thread_src_axi0_V_user_V_0_ack_out() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln887_1_reg_491.read()))) {
        src_axi0_V_user_V_0_ack_out = grp_AXIvideo2Mat2_fu_273_src_axi0_TREADY.read();
    } else {
        src_axi0_V_user_V_0_ack_out = ap_const_logic_0;
    }
}

void Loop_loop_height_pro::thread_src_axi0_V_user_V_0_data_out() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, src_axi0_V_user_V_0_sel.read())) {
        src_axi0_V_user_V_0_data_out = src_axi0_V_user_V_0_payload_B.read();
    } else {
        src_axi0_V_user_V_0_data_out = src_axi0_V_user_V_0_payload_A.read();
    }
}

void Loop_loop_height_pro::thread_src_axi0_V_user_V_0_load_A() {
    src_axi0_V_user_V_0_load_A = (src_axi0_V_user_V_0_state_cmp_full.read() & ~src_axi0_V_user_V_0_sel_wr.read());
}

void Loop_loop_height_pro::thread_src_axi0_V_user_V_0_load_B() {
    src_axi0_V_user_V_0_load_B = (src_axi0_V_user_V_0_sel_wr.read() & src_axi0_V_user_V_0_state_cmp_full.read());
}

void Loop_loop_height_pro::thread_src_axi0_V_user_V_0_sel() {
    src_axi0_V_user_V_0_sel = src_axi0_V_user_V_0_sel_rd.read();
}

void Loop_loop_height_pro::thread_src_axi0_V_user_V_0_state_cmp_full() {
    src_axi0_V_user_V_0_state_cmp_full =  (sc_logic) ((!src_axi0_V_user_V_0_state.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<1>(): sc_lv<1>(src_axi0_V_user_V_0_state.read() != ap_const_lv2_1))[0];
}

void Loop_loop_height_pro::thread_src_axi0_V_user_V_0_vld_in() {
    src_axi0_V_user_V_0_vld_in = src_axi0_TVALID.read();
}

void Loop_loop_height_pro::thread_src_axi0_V_user_V_0_vld_out() {
    src_axi0_V_user_V_0_vld_out = src_axi0_V_user_V_0_state.read()[0];
}

void Loop_loop_height_pro::thread_start_out() {
    start_out = real_start.read();
}

void Loop_loop_height_pro::thread_start_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()))) {
        start_write = ap_const_logic_1;
    } else {
        start_write = ap_const_logic_0;
    }
}

void Loop_loop_height_pro::thread_trunc_ln330_fu_357_p1() {
    trunc_ln330_fu_357_p1 = op2_assign_reg_263.read().range(4-1, 0);
}

void Loop_loop_height_pro::thread_zext_ln330_1_fu_374_p1() {
    zext_ln330_1_fu_374_p1 = esl_zext<32,5>(shl_ln_fu_367_p3.read());
}

void Loop_loop_height_pro::thread_zext_ln330_fu_352_p1() {
    zext_ln330_fu_352_p1 = esl_zext<64,17>(lshr_ln_fu_342_p4.read());
}

void Loop_loop_height_pro::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
                ap_NS_fsm = ap_ST_fsm_state2;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln887_fu_297_p2.read()))) {
                ap_NS_fsm = ap_ST_fsm_state1;
            } else {
                ap_NS_fsm = ap_ST_fsm_state3;
            }
            break;
        case 4 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && esl_seteq<1,1,1>(ap_block_state3_on_subcall_done.read(), ap_const_boolean_0))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state3;
            }
            break;
        case 8 : 
            if ((!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_0)) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln887_2_fu_330_p2.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln887_2_fu_330_p2.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_state8;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 16 : 
            ap_NS_fsm = ap_ST_fsm_state2;
            break;
        default : 
            ap_NS_fsm =  (sc_lv<5>) ("XXXXX");
            break;
    }
}

}

