{
  "module_name": "ca0106.h",
  "hash_id": "eb191517d0c897c5b556ecff1c35dfef80a21efcc2b466a42a230628c8fc799c",
  "original_prompt": "Ingested from linux-6.6.14/sound/pci/ca0106/ca0106.h",
  "human_readable_source": " \n \n\n \n \n \n\n#define CA0106_PTR\t\t0x00\t\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n\n#define CA0106_DATA\t\t0x04\t\t \n\t\t\t\t\t\t \n\n#define CA0106_IPR\t\t0x08\t\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n#define IPR_MIDI_RX_B\t\t0x00020000\t \n#define IPR_MIDI_TX_B\t\t0x00010000\t \n#define IPR_SPDIF_IN_USER\t0x00004000       \n#define IPR_SPDIF_OUT_USER\t0x00002000       \n#define IPR_SPDIF_OUT_FRAME\t0x00001000       \n#define IPR_SPI\t\t\t0x00000800       \n#define IPR_I2C_EEPROM\t\t0x00000400       \n#define IPR_I2C_DAC\t\t0x00000200       \n#define IPR_AI\t\t\t0x00000100       \n#define IPR_GPI\t\t\t0x00000080       \n#define IPR_SRC_LOCKED          0x00000040       \n#define IPR_SPDIF_STATUS        0x00000020       \n#define IPR_TIMER2              0x00000010       \n#define IPR_TIMER1              0x00000008       \n#define IPR_MIDI_RX_A\t\t0x00000004\t \n#define IPR_MIDI_TX_A\t\t0x00000002\t \n#define IPR_PCI\t\t\t0x00000001\t \n\n#define CA0106_INTE\t\t0x0c\t\t \n\n#define INTE_MIDI_RX_B\t\t0x00020000\t \n#define INTE_MIDI_TX_B\t\t0x00010000\t \n#define INTE_SPDIF_IN_USER\t0x00004000       \n#define INTE_SPDIF_OUT_USER\t0x00002000       \n#define INTE_SPDIF_OUT_FRAME\t0x00001000       \n#define INTE_SPI\t\t0x00000800       \n#define INTE_I2C_EEPROM\t\t0x00000400       \n#define INTE_I2C_DAC\t\t0x00000200       \n#define INTE_AI\t\t\t0x00000100       \n#define INTE_GPI\t\t0x00000080       \n#define INTE_SRC_LOCKED         0x00000040       \n#define INTE_SPDIF_STATUS       0x00000020       \n#define INTE_TIMER2             0x00000010       \n#define INTE_TIMER1             0x00000008       \n#define INTE_MIDI_RX_A\t\t0x00000004\t \n#define INTE_MIDI_TX_A\t\t0x00000002\t \n#define INTE_PCI\t\t0x00000001\t \n\n#define CA0106_UNKNOWN10\t0x10\t\t \n#define CA0106_HCFG\t\t0x14\t\t \n\t\t\t\t\t\t \n\n#define HCFG_STAC\t\t0x10000000\t \n#define HCFG_CAPTURE_I2S_BYPASS\t0x08000000\t \n#define HCFG_CAPTURE_SPDIF_BYPASS 0x04000000\t \n#define HCFG_PLAYBACK_I2S_BYPASS 0x02000000\t \n#define HCFG_FORCE_LOCK\t\t0x01000000\t \n#define HCFG_PLAYBACK_ATTENUATION 0x00006000\t \n#define HCFG_PLAYBACK_DITHER\t0x00001000\t \n#define HCFG_PLAYBACK_S32_LE\t0x00000800\t \n#define HCFG_CAPTURE_S32_LE\t0x00000400\t \n#define HCFG_8_CHANNEL_PLAY\t0x00000200\t \n#define HCFG_8_CHANNEL_CAPTURE\t0x00000100\t \n#define HCFG_MONO\t\t0x00000080\t \n#define HCFG_I2S_OUTPUT\t\t0x00000010\t \n#define HCFG_AC97\t\t0x00000008\t \n#define HCFG_LOCK_PLAYBACK_CACHE 0x00000004\t \n\t\t\t\t\t\t \n#define HCFG_LOCK_CAPTURE_CACHE\t0x00000002\t \n\t\t\t\t\t\t \n#define HCFG_AUDIOENABLE\t0x00000001\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n#define CA0106_GPIO\t\t0x18\t\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n#define CA0106_AC97DATA\t\t0x1c\t\t \n\n#define CA0106_AC97ADDRESS\t0x1e\t\t \n\n \n \n \n                                                                                                                           \n \n#define PLAYBACK_LIST_ADDR\t0x00\t\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n#define PLAYBACK_LIST_SIZE\t0x01\t\t \n\t\t\t\t\t\t \n#define PLAYBACK_LIST_PTR\t0x02\t\t \n\t\t\t\t\t\t \n#define PLAYBACK_UNKNOWN3\t0x03\t\t \n#define PLAYBACK_DMA_ADDR\t0x04\t\t \n\t\t\t\t\t\t \n#define PLAYBACK_PERIOD_SIZE\t0x05\t\t \n\t\t\t\t\t\t \n#define PLAYBACK_POINTER\t0x06\t\t \n\t\t\t\t\t\t \n#define PLAYBACK_PERIOD_END_ADDR 0x07\t\t \n\t\t\t\t\t\t \n#define PLAYBACK_FIFO_OFFSET_ADDRESS\t0x08\t \n\t\t\t\t\t\t \n#define PLAYBACK_UNKNOWN9\t0x09\t\t \n#define CAPTURE_DMA_ADDR\t0x10\t\t \n\t\t\t\t\t\t \n#define CAPTURE_BUFFER_SIZE\t0x11\t\t \n\t\t\t\t\t\t \n#define CAPTURE_POINTER\t\t0x12\t\t \n\t\t\t\t\t\t \n#define CAPTURE_FIFO_OFFSET_ADDRESS\t0x13\t \n\t\t\t\t\t\t \n#define PLAYBACK_LAST_SAMPLE    0x20\t\t \n \n#define BASIC_INTERRUPT         0x40\t\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n \n \n \n#define SPCS0\t\t\t0x41\t\t \n#define SPCS1\t\t\t0x42\t\t \n#define SPCS2\t\t\t0x43\t\t \n#define SPCS3\t\t\t0x44\t\t \n\t\t\t\t\t\t \n#define SPCS_CLKACCYMASK\t0x30000000\t \n#define SPCS_CLKACCY_1000PPM\t0x00000000\t \n#define SPCS_CLKACCY_50PPM\t0x10000000\t \n#define SPCS_CLKACCY_VARIABLE\t0x20000000\t \n#define SPCS_SAMPLERATEMASK\t0x0f000000\t \n#define SPCS_SAMPLERATE_44\t0x00000000\t \n#define SPCS_SAMPLERATE_48\t0x02000000\t \n#define SPCS_SAMPLERATE_32\t0x03000000\t \n#define SPCS_CHANNELNUMMASK\t0x00f00000\t \n#define SPCS_CHANNELNUM_UNSPEC\t0x00000000\t \n#define SPCS_CHANNELNUM_LEFT\t0x00100000\t \n#define SPCS_CHANNELNUM_RIGHT\t0x00200000\t \n#define SPCS_SOURCENUMMASK\t0x000f0000\t \n#define SPCS_SOURCENUM_UNSPEC\t0x00000000\t \n#define SPCS_GENERATIONSTATUS\t0x00008000\t \n#define SPCS_CATEGORYCODEMASK\t0x00007f00\t \n#define SPCS_MODEMASK\t\t0x000000c0\t \n#define SPCS_EMPHASISMASK\t0x00000038\t \n#define SPCS_EMPHASIS_NONE\t0x00000000\t \n#define SPCS_EMPHASIS_50_15\t0x00000008\t \n#define SPCS_COPYRIGHT\t\t0x00000004\t \n#define SPCS_NOTAUDIODATA\t0x00000002\t \n#define SPCS_PROFESSIONAL\t0x00000001\t \n\n\t\t\t\t\t\t \n#define SPCS_WORD_LENGTH_MASK\t0x0000000f\t \n#define SPCS_WORD_LENGTH_16\t0x00000008\t \n#define SPCS_WORD_LENGTH_17\t0x00000006\t \n#define SPCS_WORD_LENGTH_18\t0x00000004\t \n#define SPCS_WORD_LENGTH_19\t0x00000002\t \n#define SPCS_WORD_LENGTH_20A\t0x0000000a\t \n#define SPCS_WORD_LENGTH_20\t0x00000009\t \n#define SPCS_WORD_LENGTH_21\t0x00000007\t \n#define SPCS_WORD_LENGTH_22\t0x00000005\t \n#define SPCS_WORD_LENGTH_23\t0x00000003\t \n#define SPCS_WORD_LENGTH_24\t0x0000000b\t \n#define SPCS_ORIGINAL_SAMPLE_RATE_MASK\t0x000000f0  \n#define SPCS_ORIGINAL_SAMPLE_RATE_NONE\t0x00000000  \n#define SPCS_ORIGINAL_SAMPLE_RATE_16000\t0x00000010  \n#define SPCS_ORIGINAL_SAMPLE_RATE_RES1\t0x00000020  \n#define SPCS_ORIGINAL_SAMPLE_RATE_32000\t0x00000030  \n#define SPCS_ORIGINAL_SAMPLE_RATE_12000\t0x00000040  \n#define SPCS_ORIGINAL_SAMPLE_RATE_11025\t0x00000050  \n#define SPCS_ORIGINAL_SAMPLE_RATE_8000\t0x00000060  \n#define SPCS_ORIGINAL_SAMPLE_RATE_RES2\t0x00000070  \n#define SPCS_ORIGINAL_SAMPLE_RATE_192000 0x00000080  \n#define SPCS_ORIGINAL_SAMPLE_RATE_24000\t0x00000090  \n#define SPCS_ORIGINAL_SAMPLE_RATE_96000\t0x000000a0  \n#define SPCS_ORIGINAL_SAMPLE_RATE_48000\t0x000000b0  \n#define SPCS_ORIGINAL_SAMPLE_RATE_176400 0x000000c0  \n#define SPCS_ORIGINAL_SAMPLE_RATE_22050\t0x000000d0  \n#define SPCS_ORIGINAL_SAMPLE_RATE_88200\t0x000000e0  \n#define SPCS_ORIGINAL_SAMPLE_RATE_44100\t0x000000f0  \n\n#define SPDIF_SELECT1\t\t0x45\t\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n#define WATERMARK\t\t0x46\t\t \n#define SPDIF_INPUT_STATUS\t0x49\t\t \n#define CAPTURE_CACHE_DATA\t0x50\t\t \n#define CAPTURE_SOURCE          0x60             \n#define CAPTURE_SOURCE_CHANNEL0 0xf0000000\t \n#define CAPTURE_SOURCE_CHANNEL1 0x0f000000\t \n#define CAPTURE_SOURCE_CHANNEL2 0x00f00000       \n#define CAPTURE_SOURCE_CHANNEL3 0x000f0000\t \n#define CAPTURE_SOURCE_RECORD_MAP 0x0000ffff\t \n\t\t\t\t\t\t \n#define CAPTURE_VOLUME1         0x61             \n#define CAPTURE_VOLUME2         0x62             \n\n#define PLAYBACK_ROUTING1       0x63             \n#define ROUTING1_REAR           0x77000000       \n#define ROUTING1_NULL           0x00770000       \n#define ROUTING1_CENTER_LFE     0x00007700       \n#define ROUTING1_FRONT          0x00000077\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n\n#define PLAYBACK_ROUTING2       0x64             \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n\n#define PLAYBACK_MUTE           0x65             \n\t\t\t\t\t\t \n#define PLAYBACK_VOLUME1        0x66             \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n#define CAPTURE_ROUTING1        0x67             \n\t\t\t\t\t\t \n#define CAPTURE_ROUTING2        0x68             \n\t\t\t\t\t\t \n#define CAPTURE_MUTE            0x69             \n\t\t\t\t\t\t \n#define PLAYBACK_VOLUME2        0x6a             \n\t\t\t\t\t\t \n#define UNKNOWN6b               0x6b             \n#define MIDI_UART_A_DATA\t\t0x6c             \n#define MIDI_UART_A_CMD\t\t0x6d             \n#define MIDI_UART_B_DATA\t\t0x6e             \n#define MIDI_UART_B_CMD\t\t0x6f             \n\n \n\n#define CA0106_MIDI_CHAN_A\t\t0x1\n#define CA0106_MIDI_CHAN_B\t\t0x2\n\n \n\n#define CA0106_MIDI_INPUT_AVAIL \t0x80\n#define CA0106_MIDI_OUTPUT_READY\t0x40\n#define CA0106_MPU401_RESET\t\t0xff\n#define CA0106_MPU401_ENTER_UART\t0x3f\n#define CA0106_MPU401_ACK\t\t0xfe\n\n#define SAMPLE_RATE_TRACKER_STATUS 0x70          \n\t\t\t\t\t\t \n#define CAPTURE_CONTROL         0x71             \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t  \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n#define SPDIF_SELECT2           0x72             \n#define ROUTING2_FRONT_MASK     0x00010000       \n#define ROUTING2_CENTER_LFE_MASK 0x00020000      \n#define ROUTING2_REAR_MASK      0x00080000       \n\t\t\t\t\t\t  \n#define UNKNOWN73               0x73             \n#define CHIP_VERSION            0x74             \n#define EXTENDED_INT_MASK       0x75             \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n#define EXTENDED_INT            0x76             \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n#define COUNTER77               0x77\t\t \n#define COUNTER78               0x78\t\t \n#define EXTENDED_INT_TIMER      0x79             \n\t\t\t\t\t\t \n#define SPI\t\t\t0x7a\t\t \n#define I2C_A\t\t\t0x7b\t\t \n#define I2C_D0\t\t\t0x7c\t\t \n#define I2C_D1\t\t\t0x7d\t\t \n \n#define I2C_A_ADC_ADD_MASK\t0x000000fe\t \n#define I2C_A_ADC_RW_MASK\t0x00000001\t \n#define I2C_A_ADC_TRANS_MASK\t0x00000010  \t \n#define I2C_A_ADC_ABORT_MASK\t0x00000020\t \n#define I2C_A_ADC_LAST_MASK\t0x00000040\t \n#define I2C_A_ADC_BYTE_MASK\t0x00000080\t \n\n#define I2C_A_ADC_ADD\t\t0x00000034\t \n#define I2C_A_ADC_READ\t\t0x00000001\t \n#define I2C_A_ADC_START\t\t0x00000100\t \n#define I2C_A_ADC_ABORT\t\t0x00000200\t \n#define I2C_A_ADC_LAST\t\t0x00000400\t \n#define I2C_A_ADC_BYTE\t\t0x00000800\t \n\n#define I2C_D_ADC_REG_MASK\t0xfe000000  \t \n#define I2C_D_ADC_DAT_MASK\t0x01ff0000  \t \n\n#define ADC_TIMEOUT\t\t0x00000007\t \n#define ADC_IFC_CTRL\t\t0x0000000b\t \n#define ADC_MASTER\t\t0x0000000c\t \n#define ADC_POWER\t\t0x0000000d\t \n#define ADC_ATTEN_ADCL\t\t0x0000000e\t \n#define ADC_ATTEN_ADCR\t\t0x0000000f\t \n#define ADC_ALC_CTRL1\t\t0x00000010\t \n#define ADC_ALC_CTRL2\t\t0x00000011\t \n#define ADC_ALC_CTRL3\t\t0x00000012\t \n#define ADC_NOISE_CTRL\t\t0x00000013\t \n#define ADC_LIMIT_CTRL\t\t0x00000014\t \n#define ADC_MUX\t\t\t0x00000015  \t \n\n#if 0\n \n#define ADC_GAIN_MASK\t\t0x000000ff\t \n#define ADC_ZERODB\t\t0x000000cf\t \n#define ADC_MUTE_MASK\t\t0x000000c0\t \n#define ADC_MUTE\t\t0x000000c0\t \n#define ADC_OSR\t\t\t0x00000008\t \n#define ADC_TIMEOUT_DISABLE\t0x00000008\t \n#define ADC_HPF_DISABLE\t\t0x00000100\t \n#define ADC_TRANWIN_MASK\t0x00000070\t \n#endif\n\n#define ADC_MUX_MASK\t\t0x0000000f\t \n#define ADC_MUX_PHONE\t\t0x00000001\t \n#define ADC_MUX_MIC\t\t0x00000002\t \n#define ADC_MUX_LINEIN\t\t0x00000004\t \n#define ADC_MUX_AUX\t\t0x00000008\t \n\n#define SET_CHANNEL 0   \n#define PCM_FRONT_CHANNEL 0\n#define PCM_REAR_CHANNEL 1\n#define PCM_CENTER_LFE_CHANNEL 2\n#define PCM_UNKNOWN_CHANNEL 3\n#define CONTROL_FRONT_CHANNEL 0\n#define CONTROL_REAR_CHANNEL 3\n#define CONTROL_CENTER_LFE_CHANNEL 1\n#define CONTROL_UNKNOWN_CHANNEL 2\n\n\n \n#define SPI_REG_MASK\t0x1ff\t \n#define SPI_REG_SHIFT\t9\t \n\n#define SPI_LDA1_REG\t\t0\t \n#define SPI_RDA1_REG\t\t1\n#define SPI_LDA2_REG\t\t4\n#define SPI_RDA2_REG\t\t5\n#define SPI_LDA3_REG\t\t6\n#define SPI_RDA3_REG\t\t7\n#define SPI_LDA4_REG\t\t13\n#define SPI_RDA4_REG\t\t14\n#define SPI_MASTDA_REG\t\t8\n\n#define SPI_DA_BIT_UPDATE\t(1<<8)\t \n#define SPI_DA_BIT_0dB\t\t0xff\t \n#define SPI_DA_BIT_infdB\t0x00\t \n\n#define SPI_PL_REG\t\t2\n#define SPI_PL_BIT_L_M\t\t(0<<5)\t \n#define SPI_PL_BIT_L_L\t\t(1<<5)\t \n#define SPI_PL_BIT_L_R\t\t(2<<5)\t \n#define SPI_PL_BIT_L_C\t\t(3<<5)\t \n#define SPI_PL_BIT_R_M\t\t(0<<7)\t \n#define SPI_PL_BIT_R_L\t\t(1<<7)\t \n#define SPI_PL_BIT_R_R\t\t(2<<7)\t \n#define SPI_PL_BIT_R_C\t\t(3<<7)\t \n#define SPI_IZD_REG\t\t2\n#define SPI_IZD_BIT\t\t(0<<4)\t \n\n#define SPI_FMT_REG\t\t3\n#define SPI_FMT_BIT_RJ\t\t(0<<0)\t \n#define SPI_FMT_BIT_LJ\t\t(1<<0)\t \n#define SPI_FMT_BIT_I2S\t\t(2<<0)\t \n#define SPI_FMT_BIT_DSP\t\t(3<<0)\t \n#define SPI_LRP_REG\t\t3\n#define SPI_LRP_BIT\t\t(1<<2)\t \n#define SPI_BCP_REG\t\t3\n#define SPI_BCP_BIT\t\t(1<<3)\t \n#define SPI_IWL_REG\t\t3\n#define SPI_IWL_BIT_16\t\t(0<<4)\t \n#define SPI_IWL_BIT_20\t\t(1<<4)\t \n#define SPI_IWL_BIT_24\t\t(2<<4)\t \n#define SPI_IWL_BIT_32\t\t(3<<4)\t \n\n#define SPI_MS_REG\t\t10\n#define SPI_MS_BIT\t\t(1<<5)\t \n#define SPI_RATE_REG\t\t10\t \n#define SPI_RATE_BIT_128\t(0<<6)\t \n#define SPI_RATE_BIT_192\t(1<<6)\n#define SPI_RATE_BIT_256\t(2<<6)\n#define SPI_RATE_BIT_384\t(3<<6)\n#define SPI_RATE_BIT_512\t(4<<6)\n#define SPI_RATE_BIT_768\t(5<<6)\n\n \n#define SPI_DMUTE0_REG\t\t9\n#define SPI_DMUTE1_REG\t\t9\n#define SPI_DMUTE2_REG\t\t9\n#define SPI_DMUTE4_REG\t\t15\n#define SPI_DMUTE0_BIT\t\t(1<<3)\n#define SPI_DMUTE1_BIT\t\t(1<<4)\n#define SPI_DMUTE2_BIT\t\t(1<<5)\n#define SPI_DMUTE4_BIT\t\t(1<<2)\n\n#define SPI_PHASE0_REG\t\t3\n#define SPI_PHASE1_REG\t\t3\n#define SPI_PHASE2_REG\t\t3\n#define SPI_PHASE4_REG\t\t15\n#define SPI_PHASE0_BIT\t\t(1<<6)\n#define SPI_PHASE1_BIT\t\t(1<<7)\n#define SPI_PHASE2_BIT\t\t(1<<8)\n#define SPI_PHASE4_BIT\t\t(1<<3)\n\n#define SPI_PDWN_REG\t\t2\t \n#define SPI_PDWN_BIT\t\t(1<<2)\n#define SPI_DACD0_REG\t\t10\t \n#define SPI_DACD1_REG\t\t10\n#define SPI_DACD2_REG\t\t10\n#define SPI_DACD4_REG\t\t15\n#define SPI_DACD0_BIT\t\t(1<<1)\n#define SPI_DACD1_BIT\t\t(1<<2)\n#define SPI_DACD2_BIT\t\t(1<<3)\n#define SPI_DACD4_BIT\t\t(1<<0)\t \n\n#define SPI_PWRDNALL_REG\t10\t \n#define SPI_PWRDNALL_BIT\t(1<<4)\n\n#include \"ca_midi.h\"\n\nstruct snd_ca0106;\n\nstruct snd_ca0106_channel {\n\tstruct snd_ca0106 *emu;\n\tint number;\n\tint use;\n\tvoid (*interrupt)(struct snd_ca0106 *emu, struct snd_ca0106_channel *channel);\n\tstruct snd_ca0106_pcm *epcm;\n};\n\nstruct snd_ca0106_pcm {\n\tstruct snd_ca0106 *emu;\n\tstruct snd_pcm_substream *substream;\n        int channel_id;\n\tunsigned short running;\n};\n\nstruct snd_ca0106_details {\n        u32 serial;\n        char * name;\n\tint ac97;\t \n\tint gpio_type;\t \n\tint i2c_adc;\t \n\tu16 spi_dac;\t \n};\n\n\nstruct snd_ca0106 {\n\tstruct snd_card *card;\n\tconst struct snd_ca0106_details *details;\n\tstruct pci_dev *pci;\n\n\tunsigned long port;\n\tint irq;\n\n\tunsigned int serial;             \n\tunsigned short model;\t\t \n\n\tspinlock_t emu_lock;\n\n\tstruct snd_ac97 *ac97;\n\tstruct snd_pcm *pcm[4];\n\n\tstruct snd_ca0106_channel playback_channels[4];\n\tstruct snd_ca0106_channel capture_channels[4];\n\tu32 spdif_bits[4];              \n\tu32 spdif_str_bits[4];          \n\tint spdif_enable;\n\tint capture_source;\n\tint i2c_capture_source;\n\tu8 i2c_capture_volume[4][2];\n\tint capture_mic_line_in;\n\n\tstruct snd_dma_buffer *buffer;\n\n\tstruct snd_ca_midi midi;\n\tstruct snd_ca_midi midi2;\n\n\tu16 spi_dac_reg[16];\n\n#ifdef CONFIG_PM_SLEEP\n#define NUM_SAVED_VOLUMES\t9\n\tunsigned int saved_vol[NUM_SAVED_VOLUMES];\n#endif\n};\n\nint snd_ca0106_mixer(struct snd_ca0106 *emu);\nint snd_ca0106_proc_init(struct snd_ca0106 * emu);\n\nunsigned int snd_ca0106_ptr_read(struct snd_ca0106 * emu, \n\t\t\t\t unsigned int reg, \n\t\t\t\t unsigned int chn);\n\nvoid snd_ca0106_ptr_write(struct snd_ca0106 *emu, \n\t\t\t  unsigned int reg, \n\t\t\t  unsigned int chn, \n\t\t\t  unsigned int data);\n\nint snd_ca0106_i2c_write(struct snd_ca0106 *emu, u32 reg, u32 value);\n\nint snd_ca0106_spi_write(struct snd_ca0106 * emu,\n\t\t\t\t   unsigned int data);\n\n#ifdef CONFIG_PM_SLEEP\nvoid snd_ca0106_mixer_suspend(struct snd_ca0106 *chip);\nvoid snd_ca0106_mixer_resume(struct snd_ca0106 *chip);\n#else\n#define snd_ca0106_mixer_suspend(chip)\tdo { } while (0)\n#define snd_ca0106_mixer_resume(chip)\tdo { } while (0)\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}