--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml spi_byte.twx spi_byte.ncd -o spi_byte.twr spi_byte.pcf
-ucf spi_byte.ucf

Design file:              spi_byte.ncd
Physical constraint file: spi_byte.pcf
Device,package,speed:     xc6slx9,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLOCK_Y2 = PERIOD TIMEGRP "sysClk" 66.6667 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 217 paths analyzed, 74 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.159ns.
--------------------------------------------------------------------------------

Paths for end point LED1 (SLICE_X12Y34.C6), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.861ns (requirement - (data path - clock path skew + uncertainty))
  Source:               byte_if/rxAvailFall_dly (FF)
  Destination:          LED1 (FF)
  Requirement:          7.499ns
  Data Path Delay:      1.591ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.196 - 0.208)
  Source Clock:         sysClk_BUFGP falling at 7.500ns
  Destination Clock:    sysClk_BUFGP rising at 14.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: byte_if/rxAvailFall_dly to LED1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.DQ      Tcko                  0.525   byte_if/rxAvailFall_dly
                                                       byte_if/rxAvailFall_dly
    SLICE_X12Y34.D6      net (fanout=1)        0.330   byte_if/rxAvailFall_dly
    SLICE_X12Y34.D       Tilo                  0.254   LED1_OBUF
                                                       LED1_dpot
    SLICE_X12Y34.C6      net (fanout=1)        0.143   LED1_dpot
    SLICE_X12Y34.CLK     Tas                   0.339   LED1_OBUF
                                                       LED1_rstpot
                                                       LED1
    -------------------------------------------------  ---------------------------
    Total                                      1.591ns (1.118ns logic, 0.473ns route)
                                                       (70.3% logic, 29.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               byte_if/rx_2 (FF)
  Destination:          LED1 (FF)
  Requirement:          14.999ns
  Data Path Delay:      3.334ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.196 - 0.205)
  Source Clock:         sysClk_BUFGP rising at 0.000ns
  Destination Clock:    sysClk_BUFGP rising at 14.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: byte_if/rx_2 to LED1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y35.CMUX    Tshcko                0.576   byte_if/rx<7>
                                                       byte_if/rx_2
    SLICE_X12Y35.A2      net (fanout=1)        1.223   byte_if/rx<2>
    SLICE_X12Y35.A       Tilo                  0.254   byte_if/rx<7>
                                                       rx[7]_PWR_1_o_equal_2_o<7>_SW0
    SLICE_X12Y34.D3      net (fanout=1)        0.545   N2
    SLICE_X12Y34.D       Tilo                  0.254   LED1_OBUF
                                                       LED1_dpot
    SLICE_X12Y34.C6      net (fanout=1)        0.143   LED1_dpot
    SLICE_X12Y34.CLK     Tas                   0.339   LED1_OBUF
                                                       LED1_rstpot
                                                       LED1
    -------------------------------------------------  ---------------------------
    Total                                      3.334ns (1.423ns logic, 1.911ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               byte_if/rx_3 (FF)
  Destination:          LED1 (FF)
  Requirement:          14.999ns
  Data Path Delay:      3.125ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.196 - 0.205)
  Source Clock:         sysClk_BUFGP rising at 0.000ns
  Destination Clock:    sysClk_BUFGP rising at 14.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: byte_if/rx_3 to LED1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y35.DMUX    Tshcko                0.576   byte_if/rx<7>
                                                       byte_if/rx_3
    SLICE_X12Y35.B3      net (fanout=1)        1.066   byte_if/rx<3>
    SLICE_X12Y35.B       Tilo                  0.254   byte_if/rx<7>
                                                       rx[7]_PWR_1_o_equal_2_o<7>_SW1
    SLICE_X12Y34.D4      net (fanout=1)        0.493   N6
    SLICE_X12Y34.D       Tilo                  0.254   LED1_OBUF
                                                       LED1_dpot
    SLICE_X12Y34.C6      net (fanout=1)        0.143   LED1_dpot
    SLICE_X12Y34.CLK     Tas                   0.339   LED1_OBUF
                                                       LED1_rstpot
                                                       LED1
    -------------------------------------------------  ---------------------------
    Total                                      3.125ns (1.423ns logic, 1.702ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------

Paths for end point LED1 (SLICE_X12Y34.C2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.946ns (requirement - (data path - clock path skew + uncertainty))
  Source:               byte_if/rxAvailFall (FF)
  Destination:          LED1 (FF)
  Requirement:          7.499ns
  Data Path Delay:      1.505ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (0.196 - 0.209)
  Source Clock:         sysClk_BUFGP falling at 7.500ns
  Destination Clock:    sysClk_BUFGP rising at 14.999ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: byte_if/rxAvailFall to LED1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.DQ      Tcko                  0.430   byte_if/rxAvailFall
                                                       byte_if/rxAvailFall
    SLICE_X12Y34.C2      net (fanout=2)        0.736   byte_if/rxAvailFall
    SLICE_X12Y34.CLK     Tas                   0.339   LED1_OBUF
                                                       LED1_rstpot
                                                       LED1
    -------------------------------------------------  ---------------------------
    Total                                      1.505ns (0.769ns logic, 0.736ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------

Paths for end point byte_if/rxAvailFall (SLICE_X13Y32.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               byte_if/rxAvail (FF)
  Destination:          byte_if/rxAvailFall (FF)
  Requirement:          7.500ns
  Data Path Delay:      1.355ns (Levels of Logic = 0)
  Clock Path Skew:      -0.011ns (0.198 - 0.209)
  Source Clock:         sysClk_BUFGP rising at 0.000ns
  Destination Clock:    sysClk_BUFGP falling at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: byte_if/rxAvail to byte_if/rxAvailFall
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.CMUX    Tshcko                0.576   byte_if/state<2>
                                                       byte_if/rxAvail
    SLICE_X13Y32.DX      net (fanout=1)        0.665   byte_if/rxAvail
    SLICE_X13Y32.CLK     Tdick                 0.114   byte_if/rxAvailFall
                                                       byte_if/rxAvailFall
    -------------------------------------------------  ---------------------------
    Total                                      1.355ns (0.690ns logic, 0.665ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLOCK_Y2 = PERIOD TIMEGRP "sysClk" 66.6667 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point byte_if/rx_3 (SLICE_X12Y35.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.409ns (requirement - (clock path skew + uncertainty - data path))
  Source:               byte_if/data_2 (FF)
  Destination:          byte_if/rx_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.042 - 0.040)
  Source Clock:         sysClk_BUFGP rising at 0.000ns
  Destination Clock:    sysClk_BUFGP rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: byte_if/data_2 to byte_if/rx_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y35.CQ      Tcko                  0.198   byte_if/data<3>
                                                       byte_if/data_2
    SLICE_X12Y35.D5      net (fanout=2)        0.082   byte_if/data<2>
    SLICE_X12Y35.CLK     Tah         (-Th)    -0.131   byte_if/rx<7>
                                                       byte_if/data<2>_rt
                                                       byte_if/rx_3
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.329ns logic, 0.082ns route)
                                                       (80.0% logic, 20.0% route)

--------------------------------------------------------------------------------

Paths for end point byte_if/state_1 (SLICE_X12Y32.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               byte_if/state_0 (FF)
  Destination:          byte_if/state_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sysClk_BUFGP rising at 0.000ns
  Destination Clock:    sysClk_BUFGP rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: byte_if/state_0 to byte_if/state_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.BQ      Tcko                  0.234   byte_if/state<2>
                                                       byte_if/state_0
    SLICE_X12Y32.B5      net (fanout=6)        0.074   byte_if/state<0>
    SLICE_X12Y32.CLK     Tah         (-Th)    -0.131   byte_if/state<2>
                                                       byte_if/Mcount_state_xor<1>11
                                                       byte_if/state_1
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.365ns logic, 0.074ns route)
                                                       (83.1% logic, 16.9% route)

--------------------------------------------------------------------------------

Paths for end point byte_if/rxAvail (SLICE_X12Y32.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.442ns (requirement - (clock path skew + uncertainty - data path))
  Source:               byte_if/state_2 (FF)
  Destination:          byte_if/rxAvail (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.442ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sysClk_BUFGP rising at 0.000ns
  Destination Clock:    sysClk_BUFGP rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: byte_if/state_2 to byte_if/rxAvail
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.CQ      Tcko                  0.234   byte_if/state<2>
                                                       byte_if/state_2
    SLICE_X12Y32.C5      net (fanout=5)        0.077   byte_if/state<2>
    SLICE_X12Y32.CLK     Tah         (-Th)    -0.131   byte_if/state<2>
                                                       byte_if/Mmux_rxAvail_state[2]_MUX_13_o11
                                                       byte_if/rxAvail
    -------------------------------------------------  ---------------------------
    Total                                      0.442ns (0.365ns logic, 0.077ns route)
                                                       (82.6% logic, 17.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLOCK_Y2 = PERIOD TIMEGRP "sysClk" 66.6667 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.333ns (period - min period limit)
  Period: 14.999ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: sysClk_BUFGP/BUFG/I0
  Logical resource: sysClk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: sysClk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 13.600ns (period - min period limit)
  Period: 14.999ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: byte_if/SSr<2>/CLK
  Logical resource: byte_if/Mshreg_SSr_1/CLK
  Location pin: SLICE_X16Y35.CLK
  Clock network: sysClk_BUFGP
--------------------------------------------------------------------------------
Slack: 13.600ns (period - min period limit)
  Period: 14.999ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: byte_if/SSr<2>/CLK
  Logical resource: byte_if/Mshreg_SCLKr_1/CLK
  Location pin: SLICE_X16Y35.CLK
  Clock network: sysClk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock sysClk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sysClk         |    4.159|    1.638|    1.401|    1.055|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 217 paths, 0 nets, and 87 connections

Design statistics:
   Minimum period:   4.159ns{1}   (Maximum frequency: 240.442MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct 20 18:30:37 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 242 MB



