Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Feb 18 13:31:48 2024
| Host         : DESKTOP-OKU8BN1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ripple_carry_adder_4_timing_summary_routed.rpt -pb ripple_carry_adder_4_timing_summary_routed.pb -rpx ripple_carry_adder_4_timing_summary_routed.rpx -warn_on_violation
| Design       : ripple_carry_adder_4
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            cout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.619ns  (logic 3.595ns (54.317%)  route 3.024ns (45.683%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  a_IBUF[0]_inst/O
                         net (fo=3, routed)           1.270     2.071    a_IBUF[0]
    SLICE_X0Y7           LUT5 (Prop_lut5_I2_O)        0.063     2.134 r  sum_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.356     2.490    w2
    SLICE_X0Y7           LUT5 (Prop_lut5_I0_O)        0.179     2.669 r  cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.398     4.068    cout_OBUF
    U20                  OBUF (Prop_obuf_I_O)         2.552     6.619 r  cout_OBUF_inst/O
                         net (fo=0)                   0.000     6.619    cout
    U20                                                               r  cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.400ns  (logic 3.481ns (54.396%)  route 2.919ns (45.604%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  a_IBUF[0]_inst/O
                         net (fo=3, routed)           1.270     2.071    a_IBUF[0]
    SLICE_X0Y7           LUT5 (Prop_lut5_I2_O)        0.063     2.134 r  sum_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.356     2.490    w2
    SLICE_X0Y7           LUT5 (Prop_lut5_I2_O)        0.170     2.660 r  sum_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.293     3.953    sum_OBUF[3]
    T18                  OBUF (Prop_obuf_I_O)         2.447     6.400 r  sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.400    sum[3]
    T18                                                               r  sum[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.347ns  (logic 3.476ns (54.757%)  route 2.872ns (45.243%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  a_IBUF[0]_inst/O
                         net (fo=3, routed)           1.270     2.071    a_IBUF[0]
    SLICE_X0Y7           LUT5 (Prop_lut5_I2_O)        0.063     2.134 r  sum_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.317     2.451    w2
    SLICE_X0Y7           LUT3 (Prop_lut3_I0_O)        0.170     2.621 r  sum_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.285     3.906    sum_OBUF[2]
    T19                  OBUF (Prop_obuf_I_O)         2.441     6.347 r  sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.347    sum[2]
    T19                                                               r  sum[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            sum[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.836ns  (logic 3.281ns (56.219%)  route 2.555ns (43.781%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  a_IBUF[0]_inst/O
                         net (fo=3, routed)           1.270     2.071    a_IBUF[0]
    SLICE_X0Y7           LUT5 (Prop_lut5_I0_O)        0.053     2.124 r  sum_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.285     3.409    sum_OBUF[1]
    P16                  OBUF (Prop_obuf_I_O)         2.426     5.836 r  sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.836    sum[1]
    P16                                                               r  sum[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.791ns  (logic 3.299ns (56.973%)  route 2.492ns (43.027%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  a_IBUF[0]_inst/O
                         net (fo=3, routed)           1.155     1.956    a_IBUF[0]
    SLICE_X0Y7           LUT3 (Prop_lut3_I1_O)        0.053     2.009 r  sum_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.337     3.346    sum_OBUF[0]
    N17                  OBUF (Prop_obuf_I_O)         2.444     5.791 r  sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.791    sum[0]
    N17                                                               r  sum[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            sum[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.067ns  (logic 1.376ns (66.591%)  route 0.691ns (33.409%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
    M19                  IBUF (Prop_ibuf_I_O)         0.093     0.093 r  b_IBUF[1]_inst/O
                         net (fo=2, routed)           0.353     0.445    b_IBUF[1]
    SLICE_X0Y7           LUT5 (Prop_lut5_I4_O)        0.028     0.473 r  sum_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.338     0.811    sum_OBUF[1]
    P16                  OBUF (Prop_obuf_I_O)         1.256     2.067 r  sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.067    sum[1]
    P16                                                               r  sum[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[3]
                            (input port)
  Destination:            sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.096ns  (logic 1.377ns (65.683%)  route 0.719ns (34.317%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  b[3] (IN)
                         net (fo=0)                   0.000     0.000    b[3]
    R17                  IBUF (Prop_ibuf_I_O)         0.073     0.073 r  b_IBUF[3]_inst/O
                         net (fo=2, routed)           0.379     0.452    b_IBUF[3]
    SLICE_X0Y7           LUT5 (Prop_lut5_I4_O)        0.028     0.480 r  sum_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.340     0.820    sum_OBUF[3]
    T18                  OBUF (Prop_obuf_I_O)         1.276     2.096 r  sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.096    sum[3]
    T18                                                               r  sum[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cin
                            (input port)
  Destination:            sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.115ns  (logic 1.378ns (65.143%)  route 0.737ns (34.857%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  cin (IN)
                         net (fo=0)                   0.000     0.000    cin
    R16                  IBUF (Prop_ibuf_I_O)         0.076     0.076 r  cin_IBUF_inst/O
                         net (fo=3, routed)           0.383     0.460    cin_IBUF
    SLICE_X0Y7           LUT3 (Prop_lut3_I0_O)        0.028     0.488 r  sum_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.354     0.842    sum_OBUF[0]
    N17                  OBUF (Prop_obuf_I_O)         1.274     2.115 r  sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.115    sum[0]
    N17                                                               r  sum[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[3]
                            (input port)
  Destination:            cout
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.180ns  (logic 1.412ns (64.780%)  route 0.768ns (35.220%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  b[3] (IN)
                         net (fo=0)                   0.000     0.000    b[3]
    R17                  IBUF (Prop_ibuf_I_O)         0.073     0.073 r  b_IBUF[3]_inst/O
                         net (fo=2, routed)           0.379     0.452    b_IBUF[3]
    SLICE_X0Y7           LUT5 (Prop_lut5_I3_O)        0.033     0.485 r  cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.388     0.874    cout_OBUF
    U20                  OBUF (Prop_obuf_I_O)         1.306     2.180 r  cout_OBUF_inst/O
                         net (fo=0)                   0.000     2.180    cout
    U20                                                               r  cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.181ns  (logic 1.391ns (63.757%)  route 0.790ns (36.243%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    N18                  IBUF (Prop_ibuf_I_O)         0.092     0.092 r  b_IBUF[2]_inst/O
                         net (fo=3, routed)           0.450     0.543    b_IBUF[2]
    SLICE_X0Y7           LUT3 (Prop_lut3_I2_O)        0.028     0.571 r  sum_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.340     0.911    sum_OBUF[2]
    T19                  OBUF (Prop_obuf_I_O)         1.270     2.181 r  sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.181    sum[2]
    T19                                                               r  sum[2] (OUT)
  -------------------------------------------------------------------    -------------------





