

================================================================
== Vitis HLS Report for 'myproject'
================================================================
* Date:           Wed Mar  6 03:04:46 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.423 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |       18|       19|  59.994 ns|  63.327 ns|   15|   16|  dataflow|
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                   |                                                                  |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                              Instance                             |                              Module                              |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0    |conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2      |       14|       15|  46.662 ns|  49.995 ns|   14|   15|       no|
        |relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0       |relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s       |        1|        1|   3.333 ns|   3.333 ns|    1|    1|      yes|
        |pooling2d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0    |pooling2d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s    |        1|        1|   3.333 ns|   3.333 ns|    1|    1|      yes|
        |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_U0   |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s   |        1|        1|   3.333 ns|   3.333 ns|    1|    1|      yes|
        |normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_U0       |normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       |        2|        2|   6.666 ns|   6.666 ns|    1|    1|      yes|
        |relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_U0      |relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_s      |        1|        1|   3.333 ns|   3.333 ns|    1|    1|      yes|
        |dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0  |dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_s  |        3|        3|   9.999 ns|   9.999 ns|    1|    1|      yes|
        +-------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      114|    -|
|FIFO                 |        -|     -|      710|      493|    -|
|Instance             |        -|    20|     2944|     3701|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      207|    -|
|Register             |        -|     -|       23|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    20|     3677|     4515|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------+------------------------------------------------------------------+---------+----+------+------+-----+
    |                              Instance                             |                              Module                              | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------------------------+------------------------------------------------------------------+---------+----+------+------+-----+
    |conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0    |conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2      |        0|   2|  1930|  1171|    0|
    |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_U0   |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s   |        0|   0|    83|   228|    0|
    |dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0  |dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_s  |        0|  13|   355|  1213|    0|
    |normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_U0       |normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s       |        0|   5|   273|   244|    0|
    |pooling2d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0    |pooling2d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s    |        0|   0|    27|    70|    0|
    |relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_U0      |relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_s      |        0|   0|   153|   428|    0|
    |relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0       |relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s       |        0|   0|   123|   347|    0|
    +-------------------------------------------------------------------+------------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                              |                                                                  |        0|  20|  2944|  3701|    0|
    +-------------------------------------------------------------------+------------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------------+---------+----+----+-----+------+-----+---------+
    |        Name       | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-------------------+---------+----+----+-----+------+-----+---------+
    |i_c_i_U            |        0|   6|   0|    -|     8|   13|      104|
    |layer10_out_V_1_U  |        0|  20|   0|    -|     2|    6|       12|
    |layer10_out_V_2_U  |        0|  20|   0|    -|     2|    6|       12|
    |layer10_out_V_3_U  |        0|  20|   0|    -|     2|    6|       12|
    |layer10_out_V_4_U  |        0|  20|   0|    -|     2|    6|       12|
    |layer10_out_V_U    |        0|  20|   0|    -|     2|    6|       12|
    |layer2_out_V_1_U   |        0|  36|   0|    -|     2|   16|       32|
    |layer2_out_V_2_U   |        0|  36|   0|    -|     2|   16|       32|
    |layer2_out_V_3_U   |        0|  36|   0|    -|     2|   16|       32|
    |layer2_out_V_U     |        0|  36|   0|    -|     2|   16|       32|
    |layer4_out_V_1_U   |        0|  20|   0|    -|     2|    6|       12|
    |layer4_out_V_2_U   |        0|  20|   0|    -|     2|    6|       12|
    |layer4_out_V_3_U   |        0|  20|   0|    -|     2|    6|       12|
    |layer4_out_V_U     |        0|  20|   0|    -|     2|    6|       12|
    |layer5_out_V_U     |        0|  36|   0|    -|     2|   10|       20|
    |layer7_out_V_1_U   |        0|  36|   0|    -|     2|   16|       32|
    |layer7_out_V_2_U   |        0|  20|   0|    -|     2|    6|       12|
    |layer7_out_V_3_U   |        0|  36|   0|    -|     2|   10|       20|
    |layer7_out_V_4_U   |        0|  36|   0|    -|     2|   16|       32|
    |layer7_out_V_U     |        0|  36|   0|    -|     2|   16|       32|
    |layer9_out_V_1_U   |        0|  36|   0|    -|     2|   16|       32|
    |layer9_out_V_2_U   |        0|  36|   0|    -|     2|   16|       32|
    |layer9_out_V_3_U   |        0|  36|   0|    -|     2|   16|       32|
    |layer9_out_V_4_U   |        0|  36|   0|    -|     2|   16|       32|
    |layer9_out_V_U     |        0|  36|   0|    -|     2|   16|       32|
    +-------------------+---------+----+----+-----+------+-----+---------+
    |Total              |        0| 710|   0|    0|    56|  285|      648|
    +-------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                 Variable Name                                | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_channel_done_layer10_out_V                                                 |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_layer10_out_V_1                                               |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_layer10_out_V_2                                               |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_layer10_out_V_3                                               |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_layer10_out_V_4                                               |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_layer2_out_V                                                  |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_layer2_out_V_1                                                |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_layer2_out_V_2                                                |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_layer2_out_V_3                                                |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_layer4_out_V                                                  |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_layer4_out_V_1                                                |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_layer4_out_V_2                                                |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_layer4_out_V_3                                                |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_layer7_out_V                                                  |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_layer7_out_V_1                                                |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_layer7_out_V_2                                                |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_layer7_out_V_3                                                |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_layer7_out_V_4                                                |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_layer9_out_V                                                  |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_layer9_out_V_1                                                |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_layer9_out_V_2                                                |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_layer9_out_V_3                                                |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_layer9_out_V_4                                                |       and|   0|  0|   2|           1|           1|
    |ap_idle                                                                       |       and|   0|  0|   2|           1|           1|
    |conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue   |       and|   0|  0|   2|           1|           1|
    |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_U0_ap_continue  |       and|   0|  0|   2|           1|           1|
    |dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_ap_start    |       and|   0|  0|   2|           1|           1|
    |normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_U0_ap_continue      |       and|   0|  0|   2|           1|           1|
    |normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_U0_ap_start         |       and|   0|  0|   2|           1|           1|
    |pooling2d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_start      |       and|   0|  0|   2|           1|           1|
    |relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_U0_ap_continue     |       and|   0|  0|   2|           1|           1|
    |relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_U0_ap_start        |       and|   0|  0|   2|           1|           1|
    |relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue      |       and|   0|  0|   2|           1|           1|
    |relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_start         |       and|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer10_out_V                                           |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer10_out_V_1                                         |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer10_out_V_2                                         |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer10_out_V_3                                         |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer10_out_V_4                                         |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer2_out_V                                            |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer2_out_V_1                                          |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer2_out_V_2                                          |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer2_out_V_3                                          |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer4_out_V                                            |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer4_out_V_1                                          |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer4_out_V_2                                          |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer4_out_V_3                                          |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer7_out_V                                            |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer7_out_V_1                                          |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer7_out_V_2                                          |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer7_out_V_3                                          |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer7_out_V_4                                          |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer9_out_V                                            |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer9_out_V_1                                          |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer9_out_V_2                                          |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer9_out_V_3                                          |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_layer9_out_V_4                                          |        or|   0|  0|   2|           1|           1|
    +------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                         |          |   0|  0| 114|          57|          57|
    +------------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_layer10_out_V    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer10_out_V_1  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer10_out_V_2  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer10_out_V_3  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer10_out_V_4  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer2_out_V     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer2_out_V_1   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer2_out_V_2   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer2_out_V_3   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer4_out_V     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer4_out_V_1   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer4_out_V_2   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer4_out_V_3   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer7_out_V     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer7_out_V_1   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer7_out_V_2   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer7_out_V_3   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer7_out_V_4   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer9_out_V     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer9_out_V_1   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer9_out_V_2   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer9_out_V_3   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_layer9_out_V_4   |   9|          2|    1|          2|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 207|         46|   23|         46|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+---+----+-----+-----------+
    |                    Name                   | FF| LUT| Bits| Const Bits|
    +-------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_layer10_out_V    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer10_out_V_1  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer10_out_V_2  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer10_out_V_3  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer10_out_V_4  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer2_out_V     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer2_out_V_1   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer2_out_V_2   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer2_out_V_3   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer4_out_V     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer4_out_V_1   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer4_out_V_2   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer4_out_V_3   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer7_out_V     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer7_out_V_1   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer7_out_V_2   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer7_out_V_3   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer7_out_V_4   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer9_out_V     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer9_out_V_1   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer9_out_V_2   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer9_out_V_3   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_layer9_out_V_4   |  1|   0|    1|          0|
    +-------------------------------------------+---+----+-----+-----------+
    |Total                                      | 23|   0|   23|          0|
    +-------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|in_buf_address0     |  out|   13|   ap_memory|        in_buf|         array|
|in_buf_ce0          |  out|    1|   ap_memory|        in_buf|         array|
|in_buf_d0           |  out|  768|   ap_memory|        in_buf|         array|
|in_buf_q0           |   in|  768|   ap_memory|        in_buf|         array|
|in_buf_we0          |  out|    1|   ap_memory|        in_buf|         array|
|in_buf_address1     |  out|   13|   ap_memory|        in_buf|         array|
|in_buf_ce1          |  out|    1|   ap_memory|        in_buf|         array|
|in_buf_d1           |  out|  768|   ap_memory|        in_buf|         array|
|in_buf_q1           |   in|  768|   ap_memory|        in_buf|         array|
|in_buf_we1          |  out|    1|   ap_memory|        in_buf|         array|
|i                   |   in|   13|     ap_none|             i|        scalar|
|i_ap_vld            |   in|    1|     ap_none|             i|        scalar|
|out_buf_0_address0  |  out|   13|   ap_memory|     out_buf_0|         array|
|out_buf_0_ce0       |  out|    1|   ap_memory|     out_buf_0|         array|
|out_buf_0_d0        |  out|   13|   ap_memory|     out_buf_0|         array|
|out_buf_0_q0        |   in|   13|   ap_memory|     out_buf_0|         array|
|out_buf_0_we0       |  out|    1|   ap_memory|     out_buf_0|         array|
|out_buf_0_address1  |  out|   13|   ap_memory|     out_buf_0|         array|
|out_buf_0_ce1       |  out|    1|   ap_memory|     out_buf_0|         array|
|out_buf_0_d1        |  out|   13|   ap_memory|     out_buf_0|         array|
|out_buf_0_q1        |   in|   13|   ap_memory|     out_buf_0|         array|
|out_buf_0_we1       |  out|    1|   ap_memory|     out_buf_0|         array|
|out_buf_1_address0  |  out|   13|   ap_memory|     out_buf_1|         array|
|out_buf_1_ce0       |  out|    1|   ap_memory|     out_buf_1|         array|
|out_buf_1_d0        |  out|   13|   ap_memory|     out_buf_1|         array|
|out_buf_1_q0        |   in|   13|   ap_memory|     out_buf_1|         array|
|out_buf_1_we0       |  out|    1|   ap_memory|     out_buf_1|         array|
|out_buf_1_address1  |  out|   13|   ap_memory|     out_buf_1|         array|
|out_buf_1_ce1       |  out|    1|   ap_memory|     out_buf_1|         array|
|out_buf_1_d1        |  out|   13|   ap_memory|     out_buf_1|         array|
|out_buf_1_q1        |   in|   13|   ap_memory|     out_buf_1|         array|
|out_buf_1_we1       |  out|    1|   ap_memory|     out_buf_1|         array|
|out_buf_2_address0  |  out|   13|   ap_memory|     out_buf_2|         array|
|out_buf_2_ce0       |  out|    1|   ap_memory|     out_buf_2|         array|
|out_buf_2_d0        |  out|   13|   ap_memory|     out_buf_2|         array|
|out_buf_2_q0        |   in|   13|   ap_memory|     out_buf_2|         array|
|out_buf_2_we0       |  out|    1|   ap_memory|     out_buf_2|         array|
|out_buf_2_address1  |  out|   13|   ap_memory|     out_buf_2|         array|
|out_buf_2_ce1       |  out|    1|   ap_memory|     out_buf_2|         array|
|out_buf_2_d1        |  out|   13|   ap_memory|     out_buf_2|         array|
|out_buf_2_q1        |   in|   13|   ap_memory|     out_buf_2|         array|
|out_buf_2_we1       |  out|    1|   ap_memory|     out_buf_2|         array|
|out_buf_3_address0  |  out|   13|   ap_memory|     out_buf_3|         array|
|out_buf_3_ce0       |  out|    1|   ap_memory|     out_buf_3|         array|
|out_buf_3_d0        |  out|   13|   ap_memory|     out_buf_3|         array|
|out_buf_3_q0        |   in|   13|   ap_memory|     out_buf_3|         array|
|out_buf_3_we0       |  out|    1|   ap_memory|     out_buf_3|         array|
|out_buf_3_address1  |  out|   13|   ap_memory|     out_buf_3|         array|
|out_buf_3_ce1       |  out|    1|   ap_memory|     out_buf_3|         array|
|out_buf_3_d1        |  out|   13|   ap_memory|     out_buf_3|         array|
|out_buf_3_q1        |   in|   13|   ap_memory|     out_buf_3|         array|
|out_buf_3_we1       |  out|    1|   ap_memory|     out_buf_3|         array|
|out_buf_4_address0  |  out|   13|   ap_memory|     out_buf_4|         array|
|out_buf_4_ce0       |  out|    1|   ap_memory|     out_buf_4|         array|
|out_buf_4_d0        |  out|   13|   ap_memory|     out_buf_4|         array|
|out_buf_4_q0        |   in|   13|   ap_memory|     out_buf_4|         array|
|out_buf_4_we0       |  out|    1|   ap_memory|     out_buf_4|         array|
|out_buf_4_address1  |  out|   13|   ap_memory|     out_buf_4|         array|
|out_buf_4_ce1       |  out|    1|   ap_memory|     out_buf_4|         array|
|out_buf_4_d1        |  out|   13|   ap_memory|     out_buf_4|         array|
|out_buf_4_q1        |   in|   13|   ap_memory|     out_buf_4|         array|
|out_buf_4_we1       |  out|    1|   ap_memory|     out_buf_4|         array|
|ap_clk              |   in|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|     myproject|  return value|
|in_buf_empty_n      |   in|    1|  ap_ctrl_hs|     myproject|  return value|
|in_buf_read         |  out|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|     myproject|  return value|
|out_buf_0_full_n    |   in|    1|  ap_ctrl_hs|     myproject|  return value|
|out_buf_0_write     |  out|    1|  ap_ctrl_hs|     myproject|  return value|
|out_buf_1_full_n    |   in|    1|  ap_ctrl_hs|     myproject|  return value|
|out_buf_1_write     |  out|    1|  ap_ctrl_hs|     myproject|  return value|
|out_buf_2_full_n    |   in|    1|  ap_ctrl_hs|     myproject|  return value|
|out_buf_2_write     |  out|    1|  ap_ctrl_hs|     myproject|  return value|
|out_buf_3_full_n    |   in|    1|  ap_ctrl_hs|     myproject|  return value|
|out_buf_3_write     |  out|    1|  ap_ctrl_hs|     myproject|  return value|
|out_buf_4_full_n    |   in|    1|  ap_ctrl_hs|     myproject|  return value|
|out_buf_4_write     |  out|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_continue         |   in|    1|  ap_ctrl_hs|     myproject|  return value|
+--------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 17 [1/1] (1.21ns)   --->   "%i_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %i"   --->   Operation 17 'read' 'i_read' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_c_i = alloca i64 1"   --->   Operation 18 'alloca' 'i_c_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 13> <Depth = 8> <FIFO>

State 2 <SV = 1> <Delay = 1.25>
ST_2 : Operation 19 [2/2] (1.25ns)   --->   "%tmp = call i64 @conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2, i768 %in_buf, i13 %i_read, i13 %i_c_i" [/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 19 'call' 'tmp' <Predicate = true> <Delay = 1.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.42>
ST_3 : Operation 20 [1/2] (0.00ns)   --->   "%tmp = call i64 @conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2, i768 %in_buf, i13 %i_read, i13 %i_c_i" [/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 20 'call' 'tmp' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%layer2_out_V = extractvalue i64 %tmp" [/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 21 'extractvalue' 'layer2_out_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%layer2_out_V_1 = extractvalue i64 %tmp" [/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 22 'extractvalue' 'layer2_out_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%layer2_out_V_2 = extractvalue i64 %tmp" [/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 23 'extractvalue' 'layer2_out_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%layer2_out_V_3 = extractvalue i64 %tmp" [/home/ayvol/accelerator_wrapper/src/myproject.cpp:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 24 'extractvalue' 'layer2_out_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 25 [2/2] (2.42ns)   --->   "%call_ret_i = call i24 @relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<6, 0, 4, 0, 0>, relu_config4>, i16 %layer2_out_V, i16 %layer2_out_V_1, i16 %layer2_out_V_2, i16 %layer2_out_V_3" [/home/ayvol/accelerator_wrapper/src/myproject.cpp:45->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 25 'call' 'call_ret_i' <Predicate = true> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.96>
ST_4 : Operation 26 [1/2] (0.96ns)   --->   "%call_ret_i = call i24 @relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<6, 0, 4, 0, 0>, relu_config4>, i16 %layer2_out_V, i16 %layer2_out_V_1, i16 %layer2_out_V_2, i16 %layer2_out_V_3" [/home/ayvol/accelerator_wrapper/src/myproject.cpp:45->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 26 'call' 'call_ret_i' <Predicate = true> <Delay = 0.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%layer4_out_V = extractvalue i24 %call_ret_i" [/home/ayvol/accelerator_wrapper/src/myproject.cpp:45->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 27 'extractvalue' 'layer4_out_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.36> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 2> <FIFO>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%layer4_out_V_1 = extractvalue i24 %call_ret_i" [/home/ayvol/accelerator_wrapper/src/myproject.cpp:45->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 28 'extractvalue' 'layer4_out_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.36> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 2> <FIFO>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%layer4_out_V_2 = extractvalue i24 %call_ret_i" [/home/ayvol/accelerator_wrapper/src/myproject.cpp:45->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 29 'extractvalue' 'layer4_out_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.36> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 2> <FIFO>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%layer4_out_V_3 = extractvalue i24 %call_ret_i" [/home/ayvol/accelerator_wrapper/src/myproject.cpp:45->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 30 'extractvalue' 'layer4_out_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.36> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 2> <FIFO>

State 5 <SV = 4> <Delay = 2.12>
ST_5 : Operation 31 [2/2] (2.12ns)   --->   "%layer5_out_V = call i10 @pooling2d_cl<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config5>, i6 %layer4_out_V, i6 %layer4_out_V_1, i6 %layer4_out_V_2, i6 %layer4_out_V_3" [/home/ayvol/accelerator_wrapper/src/myproject.cpp:49->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 31 'call' 'layer5_out_V' <Predicate = true> <Delay = 2.12> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>

State 6 <SV = 5> <Delay = 1.82>
ST_6 : Operation 32 [1/2] (1.82ns)   --->   "%layer5_out_V = call i10 @pooling2d_cl<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config5>, i6 %layer4_out_V, i6 %layer4_out_V_1, i6 %layer4_out_V_2, i6 %layer4_out_V_3" [/home/ayvol/accelerator_wrapper/src/myproject.cpp:49->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 32 'call' 'layer5_out_V' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>

State 7 <SV = 6> <Delay = 1.21>
ST_7 : Operation 33 [2/2] (1.21ns)   --->   "%call_ret2_i = call i64 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config7>, i10 %layer5_out_V" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 33 'call' 'call_ret2_i' <Predicate = true> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 1.70>
ST_8 : Operation 34 [1/2] (1.70ns)   --->   "%call_ret2_i = call i64 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config7>, i10 %layer5_out_V" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 34 'call' 'call_ret2_i' <Predicate = true> <Delay = 1.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 35 [1/1] (0.00ns)   --->   "%layer7_out_V = extractvalue i64 %call_ret2_i" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 35 'extractvalue' 'layer7_out_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_8 : Operation 36 [1/1] (0.00ns)   --->   "%layer7_out_V_1 = extractvalue i64 %call_ret2_i" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 36 'extractvalue' 'layer7_out_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "%layer7_out_V_2 = extractvalue i64 %call_ret2_i" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 37 'extractvalue' 'layer7_out_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.36> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 2> <FIFO>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "%layer7_out_V_3 = extractvalue i64 %call_ret2_i" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 38 'extractvalue' 'layer7_out_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "%layer7_out_V_4 = extractvalue i64 %call_ret2_i" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 39 'extractvalue' 'layer7_out_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 9 <SV = 8> <Delay = 1.21>
ST_9 : Operation 40 [3/3] (1.21ns)   --->   "%call_ret3_i = call i80 @normalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>, i16 %layer7_out_V, i16 %layer7_out_V_1, i6 %layer7_out_V_2, i10 %layer7_out_V_3, i16 %layer7_out_V_4" [/home/ayvol/accelerator_wrapper/src/myproject.cpp:58->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 40 'call' 'call_ret3_i' <Predicate = true> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 1.94>
ST_10 : Operation 41 [2/3] (1.94ns)   --->   "%call_ret3_i = call i80 @normalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>, i16 %layer7_out_V, i16 %layer7_out_V_1, i6 %layer7_out_V_2, i10 %layer7_out_V_3, i16 %layer7_out_V_4" [/home/ayvol/accelerator_wrapper/src/myproject.cpp:58->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 41 'call' 'call_ret3_i' <Predicate = true> <Delay = 1.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.84>
ST_11 : Operation 42 [1/3] (0.84ns)   --->   "%call_ret3_i = call i80 @normalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>, i16 %layer7_out_V, i16 %layer7_out_V_1, i6 %layer7_out_V_2, i10 %layer7_out_V_3, i16 %layer7_out_V_4" [/home/ayvol/accelerator_wrapper/src/myproject.cpp:58->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 42 'call' 'call_ret3_i' <Predicate = true> <Delay = 0.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 43 [1/1] (0.00ns)   --->   "%layer9_out_V = extractvalue i80 %call_ret3_i" [/home/ayvol/accelerator_wrapper/src/myproject.cpp:58->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 43 'extractvalue' 'layer9_out_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_11 : Operation 44 [1/1] (0.00ns)   --->   "%layer9_out_V_1 = extractvalue i80 %call_ret3_i" [/home/ayvol/accelerator_wrapper/src/myproject.cpp:58->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 44 'extractvalue' 'layer9_out_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_11 : Operation 45 [1/1] (0.00ns)   --->   "%layer9_out_V_2 = extractvalue i80 %call_ret3_i" [/home/ayvol/accelerator_wrapper/src/myproject.cpp:58->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 45 'extractvalue' 'layer9_out_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_11 : Operation 46 [1/1] (0.00ns)   --->   "%layer9_out_V_3 = extractvalue i80 %call_ret3_i" [/home/ayvol/accelerator_wrapper/src/myproject.cpp:58->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 46 'extractvalue' 'layer9_out_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_11 : Operation 47 [1/1] (0.00ns)   --->   "%layer9_out_V_4 = extractvalue i80 %call_ret3_i" [/home/ayvol/accelerator_wrapper/src/myproject.cpp:58->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 47 'extractvalue' 'layer9_out_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 12 <SV = 11> <Delay = 2.42>
ST_12 : Operation 48 [2/2] (2.42ns)   --->   "%call_ret4_i = call i30 @relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<6, 0, 4, 0, 0>, relu_config10>, i16 %layer9_out_V, i16 %layer9_out_V_1, i16 %layer9_out_V_2, i16 %layer9_out_V_3, i16 %layer9_out_V_4" [/home/ayvol/accelerator_wrapper/src/myproject.cpp:62->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 48 'call' 'call_ret4_i' <Predicate = true> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 2.18>
ST_13 : Operation 49 [1/2] (0.96ns)   --->   "%call_ret4_i = call i30 @relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<6, 0, 4, 0, 0>, relu_config10>, i16 %layer9_out_V, i16 %layer9_out_V_1, i16 %layer9_out_V_2, i16 %layer9_out_V_3, i16 %layer9_out_V_4" [/home/ayvol/accelerator_wrapper/src/myproject.cpp:62->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 49 'call' 'call_ret4_i' <Predicate = true> <Delay = 0.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 50 [1/1] (0.00ns)   --->   "%layer10_out_V = extractvalue i30 %call_ret4_i" [/home/ayvol/accelerator_wrapper/src/myproject.cpp:62->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 50 'extractvalue' 'layer10_out_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.36> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 2> <FIFO>
ST_13 : Operation 51 [1/1] (0.00ns)   --->   "%layer10_out_V_1 = extractvalue i30 %call_ret4_i" [/home/ayvol/accelerator_wrapper/src/myproject.cpp:62->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 51 'extractvalue' 'layer10_out_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.36> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 2> <FIFO>
ST_13 : Operation 52 [1/1] (0.00ns)   --->   "%layer10_out_V_2 = extractvalue i30 %call_ret4_i" [/home/ayvol/accelerator_wrapper/src/myproject.cpp:62->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 52 'extractvalue' 'layer10_out_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.36> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 2> <FIFO>
ST_13 : Operation 53 [1/1] (0.00ns)   --->   "%layer10_out_V_3 = extractvalue i30 %call_ret4_i" [/home/ayvol/accelerator_wrapper/src/myproject.cpp:62->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 53 'extractvalue' 'layer10_out_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.36> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 2> <FIFO>
ST_13 : Operation 54 [1/1] (0.00ns)   --->   "%layer10_out_V_4 = extractvalue i30 %call_ret4_i" [/home/ayvol/accelerator_wrapper/src/myproject.cpp:62->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 54 'extractvalue' 'layer10_out_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.36> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 2> <FIFO>
ST_13 : Operation 55 [4/4] (1.21ns)   --->   "%call_ln41 = call void @dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>, i6 %layer10_out_V, i6 %layer10_out_V_1, i6 %layer10_out_V_2, i6 %layer10_out_V_3, i6 %layer10_out_V_4, i13 %out_buf_0, i13 %i_c_i, i13 %out_buf_1, i13 %out_buf_2, i13 %out_buf_3, i13 %out_buf_4" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 55 'call' 'call_ln41' <Predicate = true> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 2.41>
ST_14 : Operation 56 [3/4] (2.41ns)   --->   "%call_ln41 = call void @dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>, i6 %layer10_out_V, i6 %layer10_out_V_1, i6 %layer10_out_V_2, i6 %layer10_out_V_3, i6 %layer10_out_V_4, i13 %out_buf_0, i13 %i_c_i, i13 %out_buf_1, i13 %out_buf_2, i13 %out_buf_3, i13 %out_buf_4" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 56 'call' 'call_ln41' <Predicate = true> <Delay = 2.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 2.41>
ST_15 : Operation 57 [2/4] (2.41ns)   --->   "%call_ln41 = call void @dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>, i6 %layer10_out_V, i6 %layer10_out_V_1, i6 %layer10_out_V_2, i6 %layer10_out_V_3, i6 %layer10_out_V_4, i13 %out_buf_0, i13 %i_c_i, i13 %out_buf_1, i13 %out_buf_2, i13 %out_buf_3, i13 %out_buf_4" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 57 'call' 'call_ln41' <Predicate = true> <Delay = 2.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 58 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @i_c_str, i32 1, void @p_str, void @p_str, i32 7, i32 0, i13 %i_c_i, i13 %i_c_i"   --->   Operation 58 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %i_c_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 60 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_3"   --->   Operation 60 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 61 [1/4] (0.00ns)   --->   "%call_ln41 = call void @dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>, i6 %layer10_out_V, i6 %layer10_out_V_1, i6 %layer10_out_V_2, i6 %layer10_out_V_3, i6 %layer10_out_V_4, i13 %out_buf_0, i13 %i_c_i, i13 %out_buf_1, i13 %out_buf_2, i13 %out_buf_3, i13 %out_buf_4" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:41->/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 61 'call' 'call_ln41' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 62 [1/1] (0.00ns)   --->   "%ret_ln19 = ret" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 62 'ret' 'ret_ln19' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_buf_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_buf_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_buf_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_buf_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_buf_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_read                   (read                ) [ 00110000000000000]
i_c_i                    (alloca              ) [ 00111111111111111]
tmp                      (call                ) [ 00000000000000000]
layer2_out_V             (extractvalue        ) [ 00000000000000000]
layer2_out_V_1           (extractvalue        ) [ 00000000000000000]
layer2_out_V_2           (extractvalue        ) [ 00000000000000000]
layer2_out_V_3           (extractvalue        ) [ 00000000000000000]
call_ret_i               (call                ) [ 00000000000000000]
layer4_out_V             (extractvalue        ) [ 00000100000000000]
layer4_out_V_1           (extractvalue        ) [ 00000100000000000]
layer4_out_V_2           (extractvalue        ) [ 00000100000000000]
layer4_out_V_3           (extractvalue        ) [ 00000100000000000]
layer5_out_V             (call                ) [ 00000001000000000]
call_ret2_i              (call                ) [ 00000000000000000]
layer7_out_V             (extractvalue        ) [ 00000000010000000]
layer7_out_V_1           (extractvalue        ) [ 00000000010000000]
layer7_out_V_2           (extractvalue        ) [ 00000000010000000]
layer7_out_V_3           (extractvalue        ) [ 00000000010000000]
layer7_out_V_4           (extractvalue        ) [ 00000000010000000]
call_ret3_i              (call                ) [ 00000000000000000]
layer9_out_V             (extractvalue        ) [ 00000000000010000]
layer9_out_V_1           (extractvalue        ) [ 00000000000010000]
layer9_out_V_2           (extractvalue        ) [ 00000000000010000]
layer9_out_V_3           (extractvalue        ) [ 00000000000010000]
layer9_out_V_4           (extractvalue        ) [ 00000000000010000]
call_ret4_i              (call                ) [ 00000000000000000]
layer10_out_V            (extractvalue        ) [ 00000000000000000]
layer10_out_V_1          (extractvalue        ) [ 00000000000000000]
layer10_out_V_2          (extractvalue        ) [ 00000000000000000]
layer10_out_V_3          (extractvalue        ) [ 00000000000000000]
layer10_out_V_4          (extractvalue        ) [ 00000000000000000]
empty                    (specchannel         ) [ 00000000000000000]
specinterface_ln0        (specinterface       ) [ 00000000000000000]
specdataflowpipeline_ln0 (specdataflowpipeline) [ 00000000000000000]
call_ln41                (call                ) [ 00000000000000000]
ret_ln19                 (ret                 ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_buf">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_buf"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="i">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_buf_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buf_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_buf_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buf_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_buf_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buf_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_buf_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buf_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_buf_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buf_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i13"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<6, 0, 4, 0, 0>, relu_config4>"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pooling2d_cl<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config5>"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config7>"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="normalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<6, 0, 4, 0, 0>, relu_config10>"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_c_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="i_c_i_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_c_i/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="i_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="13" slack="0"/>
<pin id="64" dir="0" index="1" bw="13" slack="0"/>
<pin id="65" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="64" slack="0"/>
<pin id="70" dir="0" index="1" bw="768" slack="0"/>
<pin id="71" dir="0" index="2" bw="13" slack="1"/>
<pin id="72" dir="0" index="3" bw="13" slack="1"/>
<pin id="73" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="24" slack="0"/>
<pin id="78" dir="0" index="1" bw="16" slack="0"/>
<pin id="79" dir="0" index="2" bw="16" slack="0"/>
<pin id="80" dir="0" index="3" bw="16" slack="0"/>
<pin id="81" dir="0" index="4" bw="16" slack="0"/>
<pin id="82" dir="1" index="5" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i/3 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_pooling2d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="10" slack="0"/>
<pin id="86" dir="0" index="1" bw="6" slack="1"/>
<pin id="87" dir="0" index="2" bw="6" slack="1"/>
<pin id="88" dir="0" index="3" bw="6" slack="1"/>
<pin id="89" dir="0" index="4" bw="6" slack="1"/>
<pin id="90" dir="1" index="5" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="layer5_out_V/5 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="64" slack="0"/>
<pin id="94" dir="0" index="1" bw="10" slack="1"/>
<pin id="95" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret2_i/7 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="80" slack="0"/>
<pin id="99" dir="0" index="1" bw="16" slack="1"/>
<pin id="100" dir="0" index="2" bw="16" slack="1"/>
<pin id="101" dir="0" index="3" bw="6" slack="1"/>
<pin id="102" dir="0" index="4" bw="10" slack="1"/>
<pin id="103" dir="0" index="5" bw="16" slack="1"/>
<pin id="104" dir="1" index="6" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret3_i/9 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_s_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="30" slack="0"/>
<pin id="108" dir="0" index="1" bw="16" slack="1"/>
<pin id="109" dir="0" index="2" bw="16" slack="1"/>
<pin id="110" dir="0" index="3" bw="16" slack="1"/>
<pin id="111" dir="0" index="4" bw="16" slack="1"/>
<pin id="112" dir="0" index="5" bw="16" slack="1"/>
<pin id="113" dir="1" index="6" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret4_i/12 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_s_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="0" slack="0"/>
<pin id="117" dir="0" index="1" bw="6" slack="0"/>
<pin id="118" dir="0" index="2" bw="6" slack="0"/>
<pin id="119" dir="0" index="3" bw="6" slack="0"/>
<pin id="120" dir="0" index="4" bw="6" slack="0"/>
<pin id="121" dir="0" index="5" bw="6" slack="0"/>
<pin id="122" dir="0" index="6" bw="13" slack="0"/>
<pin id="123" dir="0" index="7" bw="13" slack="12"/>
<pin id="124" dir="0" index="8" bw="13" slack="0"/>
<pin id="125" dir="0" index="9" bw="13" slack="0"/>
<pin id="126" dir="0" index="10" bw="13" slack="0"/>
<pin id="127" dir="0" index="11" bw="13" slack="0"/>
<pin id="128" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln41/13 "/>
</bind>
</comp>

<comp id="135" class="1004" name="layer2_out_V_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="64" slack="0"/>
<pin id="137" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_V/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="layer2_out_V_1_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="0"/>
<pin id="142" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_V_1/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="layer2_out_V_2_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="64" slack="0"/>
<pin id="147" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_V_2/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="layer2_out_V_3_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="64" slack="0"/>
<pin id="152" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_V_3/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="layer4_out_V_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="24" slack="0"/>
<pin id="157" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_V/4 "/>
</bind>
</comp>

<comp id="159" class="1004" name="layer4_out_V_1_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="24" slack="0"/>
<pin id="161" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_V_1/4 "/>
</bind>
</comp>

<comp id="163" class="1004" name="layer4_out_V_2_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="24" slack="0"/>
<pin id="165" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_V_2/4 "/>
</bind>
</comp>

<comp id="167" class="1004" name="layer4_out_V_3_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="24" slack="0"/>
<pin id="169" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_V_3/4 "/>
</bind>
</comp>

<comp id="171" class="1004" name="layer7_out_V_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="64" slack="0"/>
<pin id="173" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer7_out_V/8 "/>
</bind>
</comp>

<comp id="175" class="1004" name="layer7_out_V_1_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="64" slack="0"/>
<pin id="177" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer7_out_V_1/8 "/>
</bind>
</comp>

<comp id="179" class="1004" name="layer7_out_V_2_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="64" slack="0"/>
<pin id="181" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer7_out_V_2/8 "/>
</bind>
</comp>

<comp id="183" class="1004" name="layer7_out_V_3_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="64" slack="0"/>
<pin id="185" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer7_out_V_3/8 "/>
</bind>
</comp>

<comp id="187" class="1004" name="layer7_out_V_4_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="64" slack="0"/>
<pin id="189" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer7_out_V_4/8 "/>
</bind>
</comp>

<comp id="191" class="1004" name="layer9_out_V_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="80" slack="0"/>
<pin id="193" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer9_out_V/11 "/>
</bind>
</comp>

<comp id="195" class="1004" name="layer9_out_V_1_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="80" slack="0"/>
<pin id="197" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer9_out_V_1/11 "/>
</bind>
</comp>

<comp id="199" class="1004" name="layer9_out_V_2_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="80" slack="0"/>
<pin id="201" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer9_out_V_2/11 "/>
</bind>
</comp>

<comp id="203" class="1004" name="layer9_out_V_3_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="80" slack="0"/>
<pin id="205" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer9_out_V_3/11 "/>
</bind>
</comp>

<comp id="207" class="1004" name="layer9_out_V_4_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="80" slack="0"/>
<pin id="209" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer9_out_V_4/11 "/>
</bind>
</comp>

<comp id="211" class="1004" name="layer10_out_V_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="30" slack="0"/>
<pin id="213" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer10_out_V/13 "/>
</bind>
</comp>

<comp id="216" class="1004" name="layer10_out_V_1_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="30" slack="0"/>
<pin id="218" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer10_out_V_1/13 "/>
</bind>
</comp>

<comp id="221" class="1004" name="layer10_out_V_2_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="30" slack="0"/>
<pin id="223" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer10_out_V_2/13 "/>
</bind>
</comp>

<comp id="226" class="1004" name="layer10_out_V_3_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="30" slack="0"/>
<pin id="228" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer10_out_V_3/13 "/>
</bind>
</comp>

<comp id="231" class="1004" name="layer10_out_V_4_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="30" slack="0"/>
<pin id="233" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer10_out_V_4/13 "/>
</bind>
</comp>

<comp id="236" class="1005" name="i_read_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="13" slack="1"/>
<pin id="238" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="i_read "/>
</bind>
</comp>

<comp id="241" class="1005" name="i_c_i_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="13" slack="1"/>
<pin id="243" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="i_c_i "/>
</bind>
</comp>

<comp id="247" class="1005" name="layer4_out_V_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="6" slack="1"/>
<pin id="249" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="layer4_out_V "/>
</bind>
</comp>

<comp id="252" class="1005" name="layer4_out_V_1_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="6" slack="1"/>
<pin id="254" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="layer4_out_V_1 "/>
</bind>
</comp>

<comp id="257" class="1005" name="layer4_out_V_2_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="6" slack="1"/>
<pin id="259" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="layer4_out_V_2 "/>
</bind>
</comp>

<comp id="262" class="1005" name="layer4_out_V_3_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="6" slack="1"/>
<pin id="264" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="layer4_out_V_3 "/>
</bind>
</comp>

<comp id="267" class="1005" name="layer5_out_V_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="10" slack="1"/>
<pin id="269" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="layer5_out_V "/>
</bind>
</comp>

<comp id="272" class="1005" name="layer7_out_V_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="16" slack="1"/>
<pin id="274" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer7_out_V "/>
</bind>
</comp>

<comp id="277" class="1005" name="layer7_out_V_1_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="16" slack="1"/>
<pin id="279" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer7_out_V_1 "/>
</bind>
</comp>

<comp id="282" class="1005" name="layer7_out_V_2_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="6" slack="1"/>
<pin id="284" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="layer7_out_V_2 "/>
</bind>
</comp>

<comp id="287" class="1005" name="layer7_out_V_3_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="10" slack="1"/>
<pin id="289" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="layer7_out_V_3 "/>
</bind>
</comp>

<comp id="292" class="1005" name="layer7_out_V_4_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="16" slack="1"/>
<pin id="294" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer7_out_V_4 "/>
</bind>
</comp>

<comp id="297" class="1005" name="layer9_out_V_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="16" slack="1"/>
<pin id="299" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer9_out_V "/>
</bind>
</comp>

<comp id="302" class="1005" name="layer9_out_V_1_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="16" slack="1"/>
<pin id="304" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer9_out_V_1 "/>
</bind>
</comp>

<comp id="307" class="1005" name="layer9_out_V_2_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="16" slack="1"/>
<pin id="309" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer9_out_V_2 "/>
</bind>
</comp>

<comp id="312" class="1005" name="layer9_out_V_3_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="16" slack="1"/>
<pin id="314" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer9_out_V_3 "/>
</bind>
</comp>

<comp id="317" class="1005" name="layer9_out_V_4_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="16" slack="1"/>
<pin id="319" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer9_out_V_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="16" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="14" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="18" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="83"><net_src comp="20" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="91"><net_src comp="22" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="96"><net_src comp="24" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="105"><net_src comp="26" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="114"><net_src comp="28" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="129"><net_src comp="30" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="130"><net_src comp="4" pin="0"/><net_sink comp="115" pin=6"/></net>

<net id="131"><net_src comp="6" pin="0"/><net_sink comp="115" pin=8"/></net>

<net id="132"><net_src comp="8" pin="0"/><net_sink comp="115" pin=9"/></net>

<net id="133"><net_src comp="10" pin="0"/><net_sink comp="115" pin=10"/></net>

<net id="134"><net_src comp="12" pin="0"/><net_sink comp="115" pin=11"/></net>

<net id="138"><net_src comp="68" pin="4"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="143"><net_src comp="68" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="148"><net_src comp="68" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="76" pin=3"/></net>

<net id="153"><net_src comp="68" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="76" pin=4"/></net>

<net id="158"><net_src comp="76" pin="5"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="76" pin="5"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="76" pin="5"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="76" pin="5"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="92" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="92" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="92" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="92" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="92" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="97" pin="6"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="97" pin="6"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="97" pin="6"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="97" pin="6"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="97" pin="6"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="106" pin="6"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="219"><net_src comp="106" pin="6"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="224"><net_src comp="106" pin="6"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="115" pin=3"/></net>

<net id="229"><net_src comp="106" pin="6"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="115" pin=4"/></net>

<net id="234"><net_src comp="106" pin="6"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="115" pin=5"/></net>

<net id="239"><net_src comp="62" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="244"><net_src comp="58" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="68" pin=3"/></net>

<net id="246"><net_src comp="241" pin="1"/><net_sink comp="115" pin=7"/></net>

<net id="250"><net_src comp="155" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="255"><net_src comp="159" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="260"><net_src comp="163" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="84" pin=3"/></net>

<net id="265"><net_src comp="167" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="84" pin=4"/></net>

<net id="270"><net_src comp="84" pin="5"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="275"><net_src comp="171" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="280"><net_src comp="175" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="285"><net_src comp="179" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="97" pin=3"/></net>

<net id="290"><net_src comp="183" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="97" pin=4"/></net>

<net id="295"><net_src comp="187" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="97" pin=5"/></net>

<net id="300"><net_src comp="191" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="305"><net_src comp="195" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="310"><net_src comp="199" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="106" pin=3"/></net>

<net id="315"><net_src comp="203" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="106" pin=4"/></net>

<net id="320"><net_src comp="207" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="106" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_buf | {}
	Port: out_buf_0 | {16 }
	Port: out_buf_1 | {16 }
	Port: out_buf_2 | {16 }
	Port: out_buf_3 | {16 }
	Port: out_buf_4 | {16 }
 - Input state : 
	Port: myproject : in_buf | {2 3 }
	Port: myproject : i | {1 }
	Port: myproject : out_buf_0 | {}
	Port: myproject : out_buf_1 | {}
	Port: myproject : out_buf_2 | {}
	Port: myproject : out_buf_3 | {}
	Port: myproject : out_buf_4 | {}
  - Chain level:
	State 1
	State 2
	State 3
		layer2_out_V : 1
		layer2_out_V_1 : 1
		layer2_out_V_2 : 1
		layer2_out_V_3 : 1
		call_ret_i : 2
	State 4
		layer4_out_V : 1
		layer4_out_V_1 : 1
		layer4_out_V_2 : 1
		layer4_out_V_3 : 1
	State 5
	State 6
	State 7
	State 8
		layer7_out_V : 1
		layer7_out_V_1 : 1
		layer7_out_V_2 : 1
		layer7_out_V_3 : 1
		layer7_out_V_4 : 1
	State 9
	State 10
	State 11
		layer9_out_V : 1
		layer9_out_V_1 : 1
		layer9_out_V_2 : 1
		layer9_out_V_3 : 1
		layer9_out_V_4 : 1
	State 12
	State 13
		layer10_out_V : 1
		layer10_out_V_1 : 1
		layer10_out_V_2 : 1
		layer10_out_V_3 : 1
		layer10_out_V_4 : 1
		call_ln41 : 2
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                               Functional Unit                               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------------------------------|---------|---------|---------|---------|
|          |    grp_conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_fu_68   |    2    |  0.774  |   3526  |   392   |
|          |    grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s_fu_76    |    0    |    0    |    96   |   296   |
|          |   grp_pooling2d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s_fu_84  |    0    |    0    |    18   |    48   |
|   call   |  grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s_fu_92  |    0    |    0    |    16   |   168   |
|          |    grp_normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_97    |    5    |    0    |   189   |   186   |
|          |   grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_s_fu_106   |    0    |    0    |   120   |   370   |
|          | grp_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_s_fu_115 |    13   |    0    |   350   |   1175  |
|----------|-----------------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                              i_read_read_fu_62                              |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                             layer2_out_V_fu_135                             |    0    |    0    |    0    |    0    |
|          |                            layer2_out_V_1_fu_140                            |    0    |    0    |    0    |    0    |
|          |                            layer2_out_V_2_fu_145                            |    0    |    0    |    0    |    0    |
|          |                            layer2_out_V_3_fu_150                            |    0    |    0    |    0    |    0    |
|          |                             layer4_out_V_fu_155                             |    0    |    0    |    0    |    0    |
|          |                            layer4_out_V_1_fu_159                            |    0    |    0    |    0    |    0    |
|          |                            layer4_out_V_2_fu_163                            |    0    |    0    |    0    |    0    |
|          |                            layer4_out_V_3_fu_167                            |    0    |    0    |    0    |    0    |
|          |                             layer7_out_V_fu_171                             |    0    |    0    |    0    |    0    |
|          |                            layer7_out_V_1_fu_175                            |    0    |    0    |    0    |    0    |
|          |                            layer7_out_V_2_fu_179                            |    0    |    0    |    0    |    0    |
|extractvalue|                            layer7_out_V_3_fu_183                            |    0    |    0    |    0    |    0    |
|          |                            layer7_out_V_4_fu_187                            |    0    |    0    |    0    |    0    |
|          |                             layer9_out_V_fu_191                             |    0    |    0    |    0    |    0    |
|          |                            layer9_out_V_1_fu_195                            |    0    |    0    |    0    |    0    |
|          |                            layer9_out_V_2_fu_199                            |    0    |    0    |    0    |    0    |
|          |                            layer9_out_V_3_fu_203                            |    0    |    0    |    0    |    0    |
|          |                            layer9_out_V_4_fu_207                            |    0    |    0    |    0    |    0    |
|          |                             layer10_out_V_fu_211                            |    0    |    0    |    0    |    0    |
|          |                            layer10_out_V_1_fu_216                           |    0    |    0    |    0    |    0    |
|          |                            layer10_out_V_2_fu_221                           |    0    |    0    |    0    |    0    |
|          |                            layer10_out_V_3_fu_226                           |    0    |    0    |    0    |    0    |
|          |                            layer10_out_V_4_fu_231                           |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                             |    20   |  0.774  |   4315  |   2635  |
|----------|-----------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|     i_c_i_reg_241    |   13   |
|    i_read_reg_236    |   13   |
|layer4_out_V_1_reg_252|    6   |
|layer4_out_V_2_reg_257|    6   |
|layer4_out_V_3_reg_262|    6   |
| layer4_out_V_reg_247 |    6   |
| layer5_out_V_reg_267 |   10   |
|layer7_out_V_1_reg_277|   16   |
|layer7_out_V_2_reg_282|    6   |
|layer7_out_V_3_reg_287|   10   |
|layer7_out_V_4_reg_292|   16   |
| layer7_out_V_reg_272 |   16   |
|layer9_out_V_1_reg_302|   16   |
|layer9_out_V_2_reg_307|   16   |
|layer9_out_V_3_reg_312|   16   |
|layer9_out_V_4_reg_317|   16   |
| layer9_out_V_reg_297 |   16   |
+----------------------+--------+
|         Total        |   204  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   20   |    0   |  4315  |  2635  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   204  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   20   |    0   |  4519  |  2635  |
+-----------+--------+--------+--------+--------+
