$date
	Sun May 30 20:37:14 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module async10 $end
$var wire 1 ! reset $end
$var wire 4 " out [3:0] $end
$var reg 1 # clk $end
$var integer 32 $ i [31:0] $end
$scope module c1 $end
$var wire 1 # clk $end
$var wire 1 ! reset $end
$var wire 4 % q [3:0] $end
$var reg 1 & res $end
$scope module A $end
$var wire 1 ' clk $end
$var wire 1 & reset $end
$var reg 1 ( q $end
$upscope $end
$scope module B $end
$var wire 1 ) clk $end
$var wire 1 & reset $end
$var reg 1 * q $end
$upscope $end
$scope module C $end
$var wire 1 + clk $end
$var wire 1 & reset $end
$var reg 1 , q $end
$upscope $end
$scope module D $end
$var wire 1 # clk $end
$var wire 1 & reset $end
$var reg 1 - q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0-
1,
0+
0*
1)
0(
0'
0&
b10 %
b0 $
0#
b10 "
0!
$end
#1
0)
0,
1+
b1 "
b1 %
1-
1#
b1 $
#2
0#
b10 $
#3
0+
b0 "
b0 %
0-
1#
b11 $
#4
0#
b100 $
#5
1(
1'
1*
1)
1,
1+
b1111 "
b1111 %
1-
1#
b101 $
#6
0#
b110 $
#7
0+
b1110 "
b1110 %
0-
1#
b111 $
#8
0#
b1000 $
#9
0)
0,
1+
b1101 "
b1101 %
1-
1#
b1001 $
#10
0#
b1010 $
#11
0+
b1100 "
b1100 %
0-
1#
b1011 $
#12
0#
b1100 $
#13
0'
0*
1)
1,
1+
b1011 "
b1011 %
1-
1#
b1101 $
#14
0#
b1110 $
#15
0+
b1010 "
b1010 %
0-
1#
b1111 $
#16
0#
b10000 $
#17
0)
0,
1+
b1001 "
b1001 %
1-
1#
b10001 $
#18
0#
b10010 $
#19
0+
b1000 "
b1000 %
0-
1#
b10011 $
#20
b10100 $
