/*
 * Copywight (C) 2020  Advanced Micwo Devices, Inc.
 *
 * Pewmission is heweby gwanted, fwee of chawge, to any pewson obtaining a
 * copy of this softwawe and associated documentation fiwes (the "Softwawe"),
 * to deaw in the Softwawe without westwiction, incwuding without wimitation
 * the wights to use, copy, modify, mewge, pubwish, distwibute, subwicense,
 * and/ow seww copies of the Softwawe, and to pewmit pewsons to whom the
 * Softwawe is fuwnished to do so, subject to the fowwowing conditions:
 *
 * The above copywight notice and this pewmission notice shaww be incwuded
 * in aww copies ow substantiaw powtions of the Softwawe.
 *
 * THE SOFTWAWE IS PWOVIDED "AS IS", WITHOUT WAWWANTY OF ANY KIND, EXPWESS
 * OW IMPWIED, INCWUDING BUT NOT WIMITED TO THE WAWWANTIES OF MEWCHANTABIWITY,
 * FITNESS FOW A PAWTICUWAW PUWPOSE AND NONINFWINGEMENT.  IN NO EVENT SHAWW
 * THE COPYWIGHT HOWDEW(S) BE WIABWE FOW ANY CWAIM, DAMAGES OW OTHEW WIABIWITY, WHETHEW IN
 * AN ACTION OF CONTWACT, TOWT OW OTHEWWISE, AWISING FWOM, OUT OF OW IN
 * CONNECTION WITH THE SOFTWAWE OW THE USE OW OTHEW DEAWINGS IN THE SOFTWAWE.
 */
#ifndef _mmhub_2_3_0_OFFSET_HEADEW
#define _mmhub_2_3_0_OFFSET_HEADEW



// addwessBwock: mmhub_dagbdec
// base addwess: 0x68000
#define mmDAGB0_WDCWI0                                                                                 0x0000
#define mmDAGB0_WDCWI0_BASE_IDX                                                                        1
#define mmDAGB0_WDCWI1                                                                                 0x0001
#define mmDAGB0_WDCWI1_BASE_IDX                                                                        1
#define mmDAGB0_WDCWI2                                                                                 0x0002
#define mmDAGB0_WDCWI2_BASE_IDX                                                                        1
#define mmDAGB0_WDCWI3                                                                                 0x0003
#define mmDAGB0_WDCWI3_BASE_IDX                                                                        1
#define mmDAGB0_WDCWI4                                                                                 0x0004
#define mmDAGB0_WDCWI4_BASE_IDX                                                                        1
#define mmDAGB0_WDCWI5                                                                                 0x0005
#define mmDAGB0_WDCWI5_BASE_IDX                                                                        1
#define mmDAGB0_WDCWI6                                                                                 0x0006
#define mmDAGB0_WDCWI6_BASE_IDX                                                                        1
#define mmDAGB0_WDCWI7                                                                                 0x0007
#define mmDAGB0_WDCWI7_BASE_IDX                                                                        1
#define mmDAGB0_WDCWI8                                                                                 0x0008
#define mmDAGB0_WDCWI8_BASE_IDX                                                                        1
#define mmDAGB0_WDCWI9                                                                                 0x0009
#define mmDAGB0_WDCWI9_BASE_IDX                                                                        1
#define mmDAGB0_WDCWI10                                                                                0x000a
#define mmDAGB0_WDCWI10_BASE_IDX                                                                       1
#define mmDAGB0_WDCWI11                                                                                0x000b
#define mmDAGB0_WDCWI11_BASE_IDX                                                                       1
#define mmDAGB0_WDCWI12                                                                                0x000c
#define mmDAGB0_WDCWI12_BASE_IDX                                                                       1
#define mmDAGB0_WDCWI13                                                                                0x000d
#define mmDAGB0_WDCWI13_BASE_IDX                                                                       1
#define mmDAGB0_WDCWI14                                                                                0x000e
#define mmDAGB0_WDCWI14_BASE_IDX                                                                       1
#define mmDAGB0_WDCWI15                                                                                0x000f
#define mmDAGB0_WDCWI15_BASE_IDX                                                                       1
#define mmDAGB0_WDCWI16                                                                                0x0010
#define mmDAGB0_WDCWI16_BASE_IDX                                                                       1
#define mmDAGB0_WDCWI17                                                                                0x0011
#define mmDAGB0_WDCWI17_BASE_IDX                                                                       1
#define mmDAGB0_WDCWI18                                                                                0x0012
#define mmDAGB0_WDCWI18_BASE_IDX                                                                       1
#define mmDAGB0_WDCWI19                                                                                0x0013
#define mmDAGB0_WDCWI19_BASE_IDX                                                                       1
#define mmDAGB0_WDCWI20                                                                                0x0014
#define mmDAGB0_WDCWI20_BASE_IDX                                                                       1
#define mmDAGB0_WDCWI21                                                                                0x0015
#define mmDAGB0_WDCWI21_BASE_IDX                                                                       1
#define mmDAGB0_WDCWI22                                                                                0x0016
#define mmDAGB0_WDCWI22_BASE_IDX                                                                       1
#define mmDAGB0_WDCWI23                                                                                0x0017
#define mmDAGB0_WDCWI23_BASE_IDX                                                                       1
#define mmDAGB0_WDCWI24                                                                                0x0018
#define mmDAGB0_WDCWI24_BASE_IDX                                                                       1
#define mmDAGB0_WDCWI25                                                                                0x0019
#define mmDAGB0_WDCWI25_BASE_IDX                                                                       1
#define mmDAGB0_WDCWI26                                                                                0x001a
#define mmDAGB0_WDCWI26_BASE_IDX                                                                       1
#define mmDAGB0_WDCWI27                                                                                0x001b
#define mmDAGB0_WDCWI27_BASE_IDX                                                                       1
#define mmDAGB0_WDCWI28                                                                                0x001c
#define mmDAGB0_WDCWI28_BASE_IDX                                                                       1
#define mmDAGB0_WDCWI29                                                                                0x001d
#define mmDAGB0_WDCWI29_BASE_IDX                                                                       1
#define mmDAGB0_WDCWI30                                                                                0x001e
#define mmDAGB0_WDCWI30_BASE_IDX                                                                       1
#define mmDAGB0_WD_CNTW                                                                                0x001f
#define mmDAGB0_WD_CNTW_BASE_IDX                                                                       1
#define mmDAGB0_WD_GMI_CNTW                                                                            0x0020
#define mmDAGB0_WD_GMI_CNTW_BASE_IDX                                                                   1
#define mmDAGB0_WD_ADDW_DAGB                                                                           0x0021
#define mmDAGB0_WD_ADDW_DAGB_BASE_IDX                                                                  1
#define mmDAGB0_WD_OUTPUT_DAGB_MAX_BUWST                                                               0x0022
#define mmDAGB0_WD_OUTPUT_DAGB_MAX_BUWST_BASE_IDX                                                      1
#define mmDAGB0_WD_OUTPUT_DAGB_WAZY_TIMEW                                                              0x0023
#define mmDAGB0_WD_OUTPUT_DAGB_WAZY_TIMEW_BASE_IDX                                                     1
#define mmDAGB0_WD_CGTT_CWK_CTWW                                                                       0x0024
#define mmDAGB0_WD_CGTT_CWK_CTWW_BASE_IDX                                                              1
#define mmDAGB0_W1TWB_WD_CGTT_CWK_CTWW                                                                 0x0025
#define mmDAGB0_W1TWB_WD_CGTT_CWK_CTWW_BASE_IDX                                                        1
#define mmDAGB0_ATCVM_WD_CGTT_CWK_CTWW                                                                 0x0026
#define mmDAGB0_ATCVM_WD_CGTT_CWK_CTWW_BASE_IDX                                                        1
#define mmDAGB0_WD_ADDW_DAGB_MAX_BUWST0                                                                0x0027
#define mmDAGB0_WD_ADDW_DAGB_MAX_BUWST0_BASE_IDX                                                       1
#define mmDAGB0_WD_ADDW_DAGB_WAZY_TIMEW0                                                               0x0028
#define mmDAGB0_WD_ADDW_DAGB_WAZY_TIMEW0_BASE_IDX                                                      1
#define mmDAGB0_WD_ADDW_DAGB_MAX_BUWST1                                                                0x0029
#define mmDAGB0_WD_ADDW_DAGB_MAX_BUWST1_BASE_IDX                                                       1
#define mmDAGB0_WD_ADDW_DAGB_WAZY_TIMEW1                                                               0x002a
#define mmDAGB0_WD_ADDW_DAGB_WAZY_TIMEW1_BASE_IDX                                                      1
#define mmDAGB0_WD_ADDW_DAGB_MAX_BUWST2                                                                0x002b
#define mmDAGB0_WD_ADDW_DAGB_MAX_BUWST2_BASE_IDX                                                       1
#define mmDAGB0_WD_ADDW_DAGB_WAZY_TIMEW2                                                               0x002c
#define mmDAGB0_WD_ADDW_DAGB_WAZY_TIMEW2_BASE_IDX                                                      1
#define mmDAGB0_WD_ADDW_DAGB_MAX_BUWST3                                                                0x002d
#define mmDAGB0_WD_ADDW_DAGB_MAX_BUWST3_BASE_IDX                                                       1
#define mmDAGB0_WD_ADDW_DAGB_WAZY_TIMEW3                                                               0x002e
#define mmDAGB0_WD_ADDW_DAGB_WAZY_TIMEW3_BASE_IDX                                                      1
#define mmDAGB0_WD_VC0_CNTW                                                                            0x002f
#define mmDAGB0_WD_VC0_CNTW_BASE_IDX                                                                   1
#define mmDAGB0_WD_VC1_CNTW                                                                            0x0030
#define mmDAGB0_WD_VC1_CNTW_BASE_IDX                                                                   1
#define mmDAGB0_WD_VC2_CNTW                                                                            0x0031
#define mmDAGB0_WD_VC2_CNTW_BASE_IDX                                                                   1
#define mmDAGB0_WD_VC3_CNTW                                                                            0x0032
#define mmDAGB0_WD_VC3_CNTW_BASE_IDX                                                                   1
#define mmDAGB0_WD_VC4_CNTW                                                                            0x0033
#define mmDAGB0_WD_VC4_CNTW_BASE_IDX                                                                   1
#define mmDAGB0_WD_VC5_CNTW                                                                            0x0034
#define mmDAGB0_WD_VC5_CNTW_BASE_IDX                                                                   1
#define mmDAGB0_WD_VC6_CNTW                                                                            0x0035
#define mmDAGB0_WD_VC6_CNTW_BASE_IDX                                                                   1
#define mmDAGB0_WD_VC7_CNTW                                                                            0x0036
#define mmDAGB0_WD_VC7_CNTW_BASE_IDX                                                                   1
#define mmDAGB0_WD_CNTW_MISC                                                                           0x0037
#define mmDAGB0_WD_CNTW_MISC_BASE_IDX                                                                  1
#define mmDAGB0_WD_TWB_CWEDIT                                                                          0x0038
#define mmDAGB0_WD_TWB_CWEDIT_BASE_IDX                                                                 1
#define mmDAGB0_WD_WDWET_CWEDIT_CNTW                                                                   0x0039
#define mmDAGB0_WD_WDWET_CWEDIT_CNTW_BASE_IDX                                                          1
#define mmDAGB0_WD_WDWET_CWEDIT_CNTW2                                                                  0x003a
#define mmDAGB0_WD_WDWET_CWEDIT_CNTW2_BASE_IDX                                                         1
#define mmDAGB0_WDCWI_ASK_PENDING                                                                      0x003b
#define mmDAGB0_WDCWI_ASK_PENDING_BASE_IDX                                                             1
#define mmDAGB0_WDCWI_GO_PENDING                                                                       0x003c
#define mmDAGB0_WDCWI_GO_PENDING_BASE_IDX                                                              1
#define mmDAGB0_WDCWI_GBWSEND_PENDING                                                                  0x003d
#define mmDAGB0_WDCWI_GBWSEND_PENDING_BASE_IDX                                                         1
#define mmDAGB0_WDCWI_TWB_PENDING                                                                      0x003e
#define mmDAGB0_WDCWI_TWB_PENDING_BASE_IDX                                                             1
#define mmDAGB0_WDCWI_OAWB_PENDING                                                                     0x003f
#define mmDAGB0_WDCWI_OAWB_PENDING_BASE_IDX                                                            1
#define mmDAGB0_WDCWI_OSD_PENDING                                                                      0x0040
#define mmDAGB0_WDCWI_OSD_PENDING_BASE_IDX                                                             1
#define mmDAGB0_WWCWI0                                                                                 0x0041
#define mmDAGB0_WWCWI0_BASE_IDX                                                                        1
#define mmDAGB0_WWCWI1                                                                                 0x0042
#define mmDAGB0_WWCWI1_BASE_IDX                                                                        1
#define mmDAGB0_WWCWI2                                                                                 0x0043
#define mmDAGB0_WWCWI2_BASE_IDX                                                                        1
#define mmDAGB0_WWCWI3                                                                                 0x0044
#define mmDAGB0_WWCWI3_BASE_IDX                                                                        1
#define mmDAGB0_WWCWI4                                                                                 0x0045
#define mmDAGB0_WWCWI4_BASE_IDX                                                                        1
#define mmDAGB0_WWCWI5                                                                                 0x0046
#define mmDAGB0_WWCWI5_BASE_IDX                                                                        1
#define mmDAGB0_WWCWI6                                                                                 0x0047
#define mmDAGB0_WWCWI6_BASE_IDX                                                                        1
#define mmDAGB0_WWCWI7                                                                                 0x0048
#define mmDAGB0_WWCWI7_BASE_IDX                                                                        1
#define mmDAGB0_WWCWI8                                                                                 0x0049
#define mmDAGB0_WWCWI8_BASE_IDX                                                                        1
#define mmDAGB0_WWCWI9                                                                                 0x004a
#define mmDAGB0_WWCWI9_BASE_IDX                                                                        1
#define mmDAGB0_WWCWI10                                                                                0x004b
#define mmDAGB0_WWCWI10_BASE_IDX                                                                       1
#define mmDAGB0_WWCWI11                                                                                0x004c
#define mmDAGB0_WWCWI11_BASE_IDX                                                                       1
#define mmDAGB0_WWCWI12                                                                                0x004d
#define mmDAGB0_WWCWI12_BASE_IDX                                                                       1
#define mmDAGB0_WWCWI13                                                                                0x004e
#define mmDAGB0_WWCWI13_BASE_IDX                                                                       1
#define mmDAGB0_WWCWI14                                                                                0x004f
#define mmDAGB0_WWCWI14_BASE_IDX                                                                       1
#define mmDAGB0_WWCWI15                                                                                0x0050
#define mmDAGB0_WWCWI15_BASE_IDX                                                                       1
#define mmDAGB0_WWCWI16                                                                                0x0051
#define mmDAGB0_WWCWI16_BASE_IDX                                                                       1
#define mmDAGB0_WWCWI17                                                                                0x0052
#define mmDAGB0_WWCWI17_BASE_IDX                                                                       1
#define mmDAGB0_WWCWI18                                                                                0x0053
#define mmDAGB0_WWCWI18_BASE_IDX                                                                       1
#define mmDAGB0_WWCWI19                                                                                0x0054
#define mmDAGB0_WWCWI19_BASE_IDX                                                                       1
#define mmDAGB0_WWCWI20                                                                                0x0055
#define mmDAGB0_WWCWI20_BASE_IDX                                                                       1
#define mmDAGB0_WWCWI21                                                                                0x0056
#define mmDAGB0_WWCWI21_BASE_IDX                                                                       1
#define mmDAGB0_WWCWI22                                                                                0x0057
#define mmDAGB0_WWCWI22_BASE_IDX                                                                       1
#define mmDAGB0_WWCWI23                                                                                0x0058
#define mmDAGB0_WWCWI23_BASE_IDX                                                                       1
#define mmDAGB0_WWCWI24                                                                                0x0059
#define mmDAGB0_WWCWI24_BASE_IDX                                                                       1
#define mmDAGB0_WWCWI25                                                                                0x005a
#define mmDAGB0_WWCWI25_BASE_IDX                                                                       1
#define mmDAGB0_WWCWI26                                                                                0x005b
#define mmDAGB0_WWCWI26_BASE_IDX                                                                       1
#define mmDAGB0_WWCWI27                                                                                0x005c
#define mmDAGB0_WWCWI27_BASE_IDX                                                                       1
#define mmDAGB0_WWCWI28                                                                                0x005d
#define mmDAGB0_WWCWI28_BASE_IDX                                                                       1
#define mmDAGB0_WWCWI29                                                                                0x005e
#define mmDAGB0_WWCWI29_BASE_IDX                                                                       1
#define mmDAGB0_WWCWI30                                                                                0x005f
#define mmDAGB0_WWCWI30_BASE_IDX                                                                       1
#define mmDAGB0_WW_CNTW                                                                                0x0060
#define mmDAGB0_WW_CNTW_BASE_IDX                                                                       1
#define mmDAGB0_WW_GMI_CNTW                                                                            0x0061
#define mmDAGB0_WW_GMI_CNTW_BASE_IDX                                                                   1
#define mmDAGB0_WW_ADDW_DAGB                                                                           0x0062
#define mmDAGB0_WW_ADDW_DAGB_BASE_IDX                                                                  1
#define mmDAGB0_WW_OUTPUT_DAGB_MAX_BUWST                                                               0x0063
#define mmDAGB0_WW_OUTPUT_DAGB_MAX_BUWST_BASE_IDX                                                      1
#define mmDAGB0_WW_OUTPUT_DAGB_WAZY_TIMEW                                                              0x0064
#define mmDAGB0_WW_OUTPUT_DAGB_WAZY_TIMEW_BASE_IDX                                                     1
#define mmDAGB0_WW_CGTT_CWK_CTWW                                                                       0x0065
#define mmDAGB0_WW_CGTT_CWK_CTWW_BASE_IDX                                                              1
#define mmDAGB0_W1TWB_WW_CGTT_CWK_CTWW                                                                 0x0066
#define mmDAGB0_W1TWB_WW_CGTT_CWK_CTWW_BASE_IDX                                                        1
#define mmDAGB0_ATCVM_WW_CGTT_CWK_CTWW                                                                 0x0067
#define mmDAGB0_ATCVM_WW_CGTT_CWK_CTWW_BASE_IDX                                                        1
#define mmDAGB0_WW_ADDW_DAGB_MAX_BUWST0                                                                0x0068
#define mmDAGB0_WW_ADDW_DAGB_MAX_BUWST0_BASE_IDX                                                       1
#define mmDAGB0_WW_ADDW_DAGB_WAZY_TIMEW0                                                               0x0069
#define mmDAGB0_WW_ADDW_DAGB_WAZY_TIMEW0_BASE_IDX                                                      1
#define mmDAGB0_WW_ADDW_DAGB_MAX_BUWST1                                                                0x006a
#define mmDAGB0_WW_ADDW_DAGB_MAX_BUWST1_BASE_IDX                                                       1
#define mmDAGB0_WW_ADDW_DAGB_WAZY_TIMEW1                                                               0x006b
#define mmDAGB0_WW_ADDW_DAGB_WAZY_TIMEW1_BASE_IDX                                                      1
#define mmDAGB0_WW_ADDW_DAGB_MAX_BUWST2                                                                0x006c
#define mmDAGB0_WW_ADDW_DAGB_MAX_BUWST2_BASE_IDX                                                       1
#define mmDAGB0_WW_ADDW_DAGB_WAZY_TIMEW2                                                               0x006d
#define mmDAGB0_WW_ADDW_DAGB_WAZY_TIMEW2_BASE_IDX                                                      1
#define mmDAGB0_WW_ADDW_DAGB_MAX_BUWST3                                                                0x006e
#define mmDAGB0_WW_ADDW_DAGB_MAX_BUWST3_BASE_IDX                                                       1
#define mmDAGB0_WW_ADDW_DAGB_WAZY_TIMEW3                                                               0x006f
#define mmDAGB0_WW_ADDW_DAGB_WAZY_TIMEW3_BASE_IDX                                                      1
#define mmDAGB0_WW_DATA_DAGB                                                                           0x0070
#define mmDAGB0_WW_DATA_DAGB_BASE_IDX                                                                  1
#define mmDAGB0_WW_DATA_DAGB_MAX_BUWST0                                                                0x0071
#define mmDAGB0_WW_DATA_DAGB_MAX_BUWST0_BASE_IDX                                                       1
#define mmDAGB0_WW_DATA_DAGB_WAZY_TIMEW0                                                               0x0072
#define mmDAGB0_WW_DATA_DAGB_WAZY_TIMEW0_BASE_IDX                                                      1
#define mmDAGB0_WW_DATA_DAGB_MAX_BUWST1                                                                0x0073
#define mmDAGB0_WW_DATA_DAGB_MAX_BUWST1_BASE_IDX                                                       1
#define mmDAGB0_WW_DATA_DAGB_WAZY_TIMEW1                                                               0x0074
#define mmDAGB0_WW_DATA_DAGB_WAZY_TIMEW1_BASE_IDX                                                      1
#define mmDAGB0_WW_DATA_DAGB_MAX_BUWST2                                                                0x0075
#define mmDAGB0_WW_DATA_DAGB_MAX_BUWST2_BASE_IDX                                                       1
#define mmDAGB0_WW_DATA_DAGB_WAZY_TIMEW2                                                               0x0076
#define mmDAGB0_WW_DATA_DAGB_WAZY_TIMEW2_BASE_IDX                                                      1
#define mmDAGB0_WW_DATA_DAGB_MAX_BUWST3                                                                0x0077
#define mmDAGB0_WW_DATA_DAGB_MAX_BUWST3_BASE_IDX                                                       1
#define mmDAGB0_WW_DATA_DAGB_WAZY_TIMEW3                                                               0x0078
#define mmDAGB0_WW_DATA_DAGB_WAZY_TIMEW3_BASE_IDX                                                      1
#define mmDAGB0_WW_VC0_CNTW                                                                            0x0079
#define mmDAGB0_WW_VC0_CNTW_BASE_IDX                                                                   1
#define mmDAGB0_WW_VC1_CNTW                                                                            0x007a
#define mmDAGB0_WW_VC1_CNTW_BASE_IDX                                                                   1
#define mmDAGB0_WW_VC2_CNTW                                                                            0x007b
#define mmDAGB0_WW_VC2_CNTW_BASE_IDX                                                                   1
#define mmDAGB0_WW_VC3_CNTW                                                                            0x007c
#define mmDAGB0_WW_VC3_CNTW_BASE_IDX                                                                   1
#define mmDAGB0_WW_VC4_CNTW                                                                            0x007d
#define mmDAGB0_WW_VC4_CNTW_BASE_IDX                                                                   1
#define mmDAGB0_WW_VC5_CNTW                                                                            0x007e
#define mmDAGB0_WW_VC5_CNTW_BASE_IDX                                                                   1
#define mmDAGB0_WW_VC6_CNTW                                                                            0x007f
#define mmDAGB0_WW_VC6_CNTW_BASE_IDX                                                                   1
#define mmDAGB0_WW_VC7_CNTW                                                                            0x0080
#define mmDAGB0_WW_VC7_CNTW_BASE_IDX                                                                   1
#define mmDAGB0_WW_CNTW_MISC                                                                           0x0081
#define mmDAGB0_WW_CNTW_MISC_BASE_IDX                                                                  1
#define mmDAGB0_WW_TWB_CWEDIT                                                                          0x0082
#define mmDAGB0_WW_TWB_CWEDIT_BASE_IDX                                                                 1
#define mmDAGB0_WW_DATA_CWEDIT                                                                         0x0083
#define mmDAGB0_WW_DATA_CWEDIT_BASE_IDX                                                                1
#define mmDAGB0_WW_MISC_CWEDIT                                                                         0x0084
#define mmDAGB0_WW_MISC_CWEDIT_BASE_IDX                                                                1
#define mmDAGB0_WW_OSD_CWEDIT_CNTW1                                                                    0x0085
#define mmDAGB0_WW_OSD_CWEDIT_CNTW1_BASE_IDX                                                           1
#define mmDAGB0_WW_OSD_CWEDIT_CNTW2                                                                    0x0086
#define mmDAGB0_WW_OSD_CWEDIT_CNTW2_BASE_IDX                                                           1
#define mmDAGB0_WW_DATA_FIFO_CWEDIT_CNTW1                                                              0x0087
#define mmDAGB0_WW_DATA_FIFO_CWEDIT_CNTW1_BASE_IDX                                                     1
#define mmDAGB0_WW_DATA_FIFO_CWEDIT_CNTW2                                                              0x0088
#define mmDAGB0_WW_DATA_FIFO_CWEDIT_CNTW2_BASE_IDX                                                     1
#define mmDAGB0_WW_ATOMIC_FIFO_CWEDIT_CNTW1                                                            0x0089
#define mmDAGB0_WW_ATOMIC_FIFO_CWEDIT_CNTW1_BASE_IDX                                                   1
#define mmDAGB0_WWCWI_ASK_PENDING                                                                      0x008a
#define mmDAGB0_WWCWI_ASK_PENDING_BASE_IDX                                                             1
#define mmDAGB0_WWCWI_GO_PENDING                                                                       0x008b
#define mmDAGB0_WWCWI_GO_PENDING_BASE_IDX                                                              1
#define mmDAGB0_WWCWI_GBWSEND_PENDING                                                                  0x008c
#define mmDAGB0_WWCWI_GBWSEND_PENDING_BASE_IDX                                                         1
#define mmDAGB0_WWCWI_TWB_PENDING                                                                      0x008d
#define mmDAGB0_WWCWI_TWB_PENDING_BASE_IDX                                                             1
#define mmDAGB0_WWCWI_OAWB_PENDING                                                                     0x008e
#define mmDAGB0_WWCWI_OAWB_PENDING_BASE_IDX                                                            1
#define mmDAGB0_WWCWI_OSD_PENDING                                                                      0x008f
#define mmDAGB0_WWCWI_OSD_PENDING_BASE_IDX                                                             1
#define mmDAGB0_WWCWI_DBUS_ASK_PENDING                                                                 0x0090
#define mmDAGB0_WWCWI_DBUS_ASK_PENDING_BASE_IDX                                                        1
#define mmDAGB0_WWCWI_DBUS_GO_PENDING                                                                  0x0091
#define mmDAGB0_WWCWI_DBUS_GO_PENDING_BASE_IDX                                                         1
#define mmDAGB0_WWCWI_GPU_SNOOP_OVEWWIDE                                                               0x0092
#define mmDAGB0_WWCWI_GPU_SNOOP_OVEWWIDE_BASE_IDX                                                      1
#define mmDAGB0_WWCWI_GPU_SNOOP_OVEWWIDE_VAWUE                                                         0x0093
#define mmDAGB0_WWCWI_GPU_SNOOP_OVEWWIDE_VAWUE_BASE_IDX                                                1
#define mmDAGB0_DAGB_DWY                                                                               0x0094
#define mmDAGB0_DAGB_DWY_BASE_IDX                                                                      1
#define mmDAGB0_CNTW_MISC                                                                              0x0095
#define mmDAGB0_CNTW_MISC_BASE_IDX                                                                     1
#define mmDAGB0_CNTW_MISC2                                                                             0x0096
#define mmDAGB0_CNTW_MISC2_BASE_IDX                                                                    1
#define mmDAGB0_FIFO_EMPTY                                                                             0x0097
#define mmDAGB0_FIFO_EMPTY_BASE_IDX                                                                    1
#define mmDAGB0_FIFO_FUWW                                                                              0x0098
#define mmDAGB0_FIFO_FUWW_BASE_IDX                                                                     1
#define mmDAGB0_WW_CWEDITS_FUWW                                                                        0x0099
#define mmDAGB0_WW_CWEDITS_FUWW_BASE_IDX                                                               1
#define mmDAGB0_WD_CWEDITS_FUWW                                                                        0x009a
#define mmDAGB0_WD_CWEDITS_FUWW_BASE_IDX                                                               1
#define mmDAGB0_PEWFCOUNTEW_WO                                                                         0x009b
#define mmDAGB0_PEWFCOUNTEW_WO_BASE_IDX                                                                1
#define mmDAGB0_PEWFCOUNTEW_HI                                                                         0x009c
#define mmDAGB0_PEWFCOUNTEW_HI_BASE_IDX                                                                1
#define mmDAGB0_PEWFCOUNTEW0_CFG                                                                       0x009d
#define mmDAGB0_PEWFCOUNTEW0_CFG_BASE_IDX                                                              1
#define mmDAGB0_PEWFCOUNTEW1_CFG                                                                       0x009e
#define mmDAGB0_PEWFCOUNTEW1_CFG_BASE_IDX                                                              1
#define mmDAGB0_PEWFCOUNTEW2_CFG                                                                       0x009f
#define mmDAGB0_PEWFCOUNTEW2_CFG_BASE_IDX                                                              1
#define mmDAGB0_PEWFCOUNTEW_WSWT_CNTW                                                                  0x00a0
#define mmDAGB0_PEWFCOUNTEW_WSWT_CNTW_BASE_IDX                                                         1
#define mmDAGB0_WESEWVE0                                                                               0x00a1
#define mmDAGB0_WESEWVE0_BASE_IDX                                                                      1
#define mmDAGB0_WESEWVE1                                                                               0x00a2
#define mmDAGB0_WESEWVE1_BASE_IDX                                                                      1
#define mmDAGB0_WESEWVE2                                                                               0x00a3
#define mmDAGB0_WESEWVE2_BASE_IDX                                                                      1
#define mmDAGB0_WESEWVE3                                                                               0x00a4
#define mmDAGB0_WESEWVE3_BASE_IDX                                                                      1
#define mmDAGB0_WESEWVE4                                                                               0x00a5
#define mmDAGB0_WESEWVE4_BASE_IDX                                                                      1
#define mmDAGB0_WESEWVE5                                                                               0x00a6
#define mmDAGB0_WESEWVE5_BASE_IDX                                                                      1
#define mmDAGB0_WESEWVE6                                                                               0x00a7
#define mmDAGB0_WESEWVE6_BASE_IDX                                                                      1
#define mmDAGB0_WESEWVE7                                                                               0x00a8
#define mmDAGB0_WESEWVE7_BASE_IDX                                                                      1
#define mmDAGB0_WESEWVE8                                                                               0x00a9
#define mmDAGB0_WESEWVE8_BASE_IDX                                                                      1
#define mmDAGB0_WESEWVE9                                                                               0x00aa
#define mmDAGB0_WESEWVE9_BASE_IDX                                                                      1


// addwessBwock: mmhub_mmea_mmeadec0
// base addwess: 0x68400
#define mmMMEA0_DWAM_WD_CWI2GWP_MAP0                                                                   0x0100
#define mmMMEA0_DWAM_WD_CWI2GWP_MAP0_BASE_IDX                                                          1
#define mmMMEA0_DWAM_WD_CWI2GWP_MAP1                                                                   0x0101
#define mmMMEA0_DWAM_WD_CWI2GWP_MAP1_BASE_IDX                                                          1
#define mmMMEA0_DWAM_WW_CWI2GWP_MAP0                                                                   0x0102
#define mmMMEA0_DWAM_WW_CWI2GWP_MAP0_BASE_IDX                                                          1
#define mmMMEA0_DWAM_WW_CWI2GWP_MAP1                                                                   0x0103
#define mmMMEA0_DWAM_WW_CWI2GWP_MAP1_BASE_IDX                                                          1
#define mmMMEA0_DWAM_WD_GWP2VC_MAP                                                                     0x0104
#define mmMMEA0_DWAM_WD_GWP2VC_MAP_BASE_IDX                                                            1
#define mmMMEA0_DWAM_WW_GWP2VC_MAP                                                                     0x0105
#define mmMMEA0_DWAM_WW_GWP2VC_MAP_BASE_IDX                                                            1
#define mmMMEA0_DWAM_WD_WAZY                                                                           0x0106
#define mmMMEA0_DWAM_WD_WAZY_BASE_IDX                                                                  1
#define mmMMEA0_DWAM_WW_WAZY                                                                           0x0107
#define mmMMEA0_DWAM_WW_WAZY_BASE_IDX                                                                  1
#define mmMMEA0_DWAM_WD_CAM_CNTW                                                                       0x0108
#define mmMMEA0_DWAM_WD_CAM_CNTW_BASE_IDX                                                              1
#define mmMMEA0_DWAM_WW_CAM_CNTW                                                                       0x0109
#define mmMMEA0_DWAM_WW_CAM_CNTW_BASE_IDX                                                              1
#define mmMMEA0_DWAM_PAGE_BUWST                                                                        0x010a
#define mmMMEA0_DWAM_PAGE_BUWST_BASE_IDX                                                               1
#define mmMMEA0_DWAM_WD_PWI_AGE                                                                        0x010b
#define mmMMEA0_DWAM_WD_PWI_AGE_BASE_IDX                                                               1
#define mmMMEA0_DWAM_WW_PWI_AGE                                                                        0x010c
#define mmMMEA0_DWAM_WW_PWI_AGE_BASE_IDX                                                               1
#define mmMMEA0_DWAM_WD_PWI_QUEUING                                                                    0x010d
#define mmMMEA0_DWAM_WD_PWI_QUEUING_BASE_IDX                                                           1
#define mmMMEA0_DWAM_WW_PWI_QUEUING                                                                    0x010e
#define mmMMEA0_DWAM_WW_PWI_QUEUING_BASE_IDX                                                           1
#define mmMMEA0_DWAM_WD_PWI_FIXED                                                                      0x010f
#define mmMMEA0_DWAM_WD_PWI_FIXED_BASE_IDX                                                             1
#define mmMMEA0_DWAM_WW_PWI_FIXED                                                                      0x0110
#define mmMMEA0_DWAM_WW_PWI_FIXED_BASE_IDX                                                             1
#define mmMMEA0_DWAM_WD_PWI_UWGENCY                                                                    0x0111
#define mmMMEA0_DWAM_WD_PWI_UWGENCY_BASE_IDX                                                           1
#define mmMMEA0_DWAM_WW_PWI_UWGENCY                                                                    0x0112
#define mmMMEA0_DWAM_WW_PWI_UWGENCY_BASE_IDX                                                           1
#define mmMMEA0_DWAM_WD_PWI_QUANT_PWI1                                                                 0x0113
#define mmMMEA0_DWAM_WD_PWI_QUANT_PWI1_BASE_IDX                                                        1
#define mmMMEA0_DWAM_WD_PWI_QUANT_PWI2                                                                 0x0114
#define mmMMEA0_DWAM_WD_PWI_QUANT_PWI2_BASE_IDX                                                        1
#define mmMMEA0_DWAM_WD_PWI_QUANT_PWI3                                                                 0x0115
#define mmMMEA0_DWAM_WD_PWI_QUANT_PWI3_BASE_IDX                                                        1
#define mmMMEA0_DWAM_WW_PWI_QUANT_PWI1                                                                 0x0116
#define mmMMEA0_DWAM_WW_PWI_QUANT_PWI1_BASE_IDX                                                        1
#define mmMMEA0_DWAM_WW_PWI_QUANT_PWI2                                                                 0x0117
#define mmMMEA0_DWAM_WW_PWI_QUANT_PWI2_BASE_IDX                                                        1
#define mmMMEA0_DWAM_WW_PWI_QUANT_PWI3                                                                 0x0118
#define mmMMEA0_DWAM_WW_PWI_QUANT_PWI3_BASE_IDX                                                        1
#define mmMMEA0_ADDWNOWM_BASE_ADDW0                                                                    0x0134
#define mmMMEA0_ADDWNOWM_BASE_ADDW0_BASE_IDX                                                           1
#define mmMMEA0_ADDWNOWM_WIMIT_ADDW0                                                                   0x0135
#define mmMMEA0_ADDWNOWM_WIMIT_ADDW0_BASE_IDX                                                          1
#define mmMMEA0_ADDWNOWM_BASE_ADDW1                                                                    0x0136
#define mmMMEA0_ADDWNOWM_BASE_ADDW1_BASE_IDX                                                           1
#define mmMMEA0_ADDWNOWM_WIMIT_ADDW1                                                                   0x0137
#define mmMMEA0_ADDWNOWM_WIMIT_ADDW1_BASE_IDX                                                          1
#define mmMMEA0_ADDWNOWM_OFFSET_ADDW1                                                                  0x0138
#define mmMMEA0_ADDWNOWM_OFFSET_ADDW1_BASE_IDX                                                         1
#define mmMMEA0_ADDWNOWMDWAM_HOWE_CNTW                                                                 0x0143
#define mmMMEA0_ADDWNOWMDWAM_HOWE_CNTW_BASE_IDX                                                        1
#define mmMMEA0_ADDWNOWMDWAM_NP2_CHANNEW_CFG                                                           0x0145
#define mmMMEA0_ADDWNOWMDWAM_NP2_CHANNEW_CFG_BASE_IDX                                                  1
#define mmMMEA0_ADDWDEC_BANK_CFG                                                                       0x0147
#define mmMMEA0_ADDWDEC_BANK_CFG_BASE_IDX                                                              1
#define mmMMEA0_ADDWDEC_MISC_CFG                                                                       0x0148
#define mmMMEA0_ADDWDEC_MISC_CFG_BASE_IDX                                                              1
#define mmMMEA0_ADDWDECDWAM_ADDW_HASH_BANK0                                                            0x0149
#define mmMMEA0_ADDWDECDWAM_ADDW_HASH_BANK0_BASE_IDX                                                   1
#define mmMMEA0_ADDWDECDWAM_ADDW_HASH_BANK1                                                            0x014a
#define mmMMEA0_ADDWDECDWAM_ADDW_HASH_BANK1_BASE_IDX                                                   1
#define mmMMEA0_ADDWDECDWAM_ADDW_HASH_BANK2                                                            0x014b
#define mmMMEA0_ADDWDECDWAM_ADDW_HASH_BANK2_BASE_IDX                                                   1
#define mmMMEA0_ADDWDECDWAM_ADDW_HASH_BANK3                                                            0x014c
#define mmMMEA0_ADDWDECDWAM_ADDW_HASH_BANK3_BASE_IDX                                                   1
#define mmMMEA0_ADDWDECDWAM_ADDW_HASH_BANK4                                                            0x014d
#define mmMMEA0_ADDWDECDWAM_ADDW_HASH_BANK4_BASE_IDX                                                   1
#define mmMMEA0_ADDWDECDWAM_ADDW_HASH_BANK5                                                            0x014e
#define mmMMEA0_ADDWDECDWAM_ADDW_HASH_BANK5_BASE_IDX                                                   1
#define mmMMEA0_ADDWDECDWAM_ADDW_HASH_PC                                                               0x014f
#define mmMMEA0_ADDWDECDWAM_ADDW_HASH_PC_BASE_IDX                                                      1
#define mmMMEA0_ADDWDECDWAM_ADDW_HASH_PC2                                                              0x0150
#define mmMMEA0_ADDWDECDWAM_ADDW_HASH_PC2_BASE_IDX                                                     1
#define mmMMEA0_ADDWDECDWAM_ADDW_HASH_CS0                                                              0x0151
#define mmMMEA0_ADDWDECDWAM_ADDW_HASH_CS0_BASE_IDX                                                     1
#define mmMMEA0_ADDWDECDWAM_ADDW_HASH_CS1                                                              0x0152
#define mmMMEA0_ADDWDECDWAM_ADDW_HASH_CS1_BASE_IDX                                                     1
#define mmMMEA0_ADDWDECDWAM_HAWVEST_ENABWE                                                             0x0153
#define mmMMEA0_ADDWDECDWAM_HAWVEST_ENABWE_BASE_IDX                                                    1
#define mmMMEA0_ADDWDECDWAM_HAWVNA_ADDW_STAWT0                                                         0x0154
#define mmMMEA0_ADDWDECDWAM_HAWVNA_ADDW_STAWT0_BASE_IDX                                                1
#define mmMMEA0_ADDWDECDWAM_HAWVNA_ADDW_END0                                                           0x0155
#define mmMMEA0_ADDWDECDWAM_HAWVNA_ADDW_END0_BASE_IDX                                                  1
#define mmMMEA0_ADDWDECDWAM_HAWVNA_ADDW_STAWT1                                                         0x0156
#define mmMMEA0_ADDWDECDWAM_HAWVNA_ADDW_STAWT1_BASE_IDX                                                1
#define mmMMEA0_ADDWDECDWAM_HAWVNA_ADDW_END1                                                           0x0157
#define mmMMEA0_ADDWDECDWAM_HAWVNA_ADDW_END1_BASE_IDX                                                  1
#define mmMMEA0_ADDWDEC0_BASE_ADDW_CS0                                                                 0x0167
#define mmMMEA0_ADDWDEC0_BASE_ADDW_CS0_BASE_IDX                                                        1
#define mmMMEA0_ADDWDEC0_BASE_ADDW_CS1                                                                 0x0168
#define mmMMEA0_ADDWDEC0_BASE_ADDW_CS1_BASE_IDX                                                        1
#define mmMMEA0_ADDWDEC0_BASE_ADDW_CS2                                                                 0x0169
#define mmMMEA0_ADDWDEC0_BASE_ADDW_CS2_BASE_IDX                                                        1
#define mmMMEA0_ADDWDEC0_BASE_ADDW_CS3                                                                 0x016a
#define mmMMEA0_ADDWDEC0_BASE_ADDW_CS3_BASE_IDX                                                        1
#define mmMMEA0_ADDWDEC0_BASE_ADDW_SECCS0                                                              0x016b
#define mmMMEA0_ADDWDEC0_BASE_ADDW_SECCS0_BASE_IDX                                                     1
#define mmMMEA0_ADDWDEC0_BASE_ADDW_SECCS1                                                              0x016c
#define mmMMEA0_ADDWDEC0_BASE_ADDW_SECCS1_BASE_IDX                                                     1
#define mmMMEA0_ADDWDEC0_BASE_ADDW_SECCS2                                                              0x016d
#define mmMMEA0_ADDWDEC0_BASE_ADDW_SECCS2_BASE_IDX                                                     1
#define mmMMEA0_ADDWDEC0_BASE_ADDW_SECCS3                                                              0x016e
#define mmMMEA0_ADDWDEC0_BASE_ADDW_SECCS3_BASE_IDX                                                     1
#define mmMMEA0_ADDWDEC0_ADDW_MASK_CS01                                                                0x016f
#define mmMMEA0_ADDWDEC0_ADDW_MASK_CS01_BASE_IDX                                                       1
#define mmMMEA0_ADDWDEC0_ADDW_MASK_CS23                                                                0x0170
#define mmMMEA0_ADDWDEC0_ADDW_MASK_CS23_BASE_IDX                                                       1
#define mmMMEA0_ADDWDEC0_ADDW_MASK_SECCS01                                                             0x0171
#define mmMMEA0_ADDWDEC0_ADDW_MASK_SECCS01_BASE_IDX                                                    1
#define mmMMEA0_ADDWDEC0_ADDW_MASK_SECCS23                                                             0x0172
#define mmMMEA0_ADDWDEC0_ADDW_MASK_SECCS23_BASE_IDX                                                    1
#define mmMMEA0_ADDWDEC0_ADDW_CFG_CS01                                                                 0x0173
#define mmMMEA0_ADDWDEC0_ADDW_CFG_CS01_BASE_IDX                                                        1
#define mmMMEA0_ADDWDEC0_ADDW_CFG_CS23                                                                 0x0174
#define mmMMEA0_ADDWDEC0_ADDW_CFG_CS23_BASE_IDX                                                        1
#define mmMMEA0_ADDWDEC0_ADDW_SEW_CS01                                                                 0x0175
#define mmMMEA0_ADDWDEC0_ADDW_SEW_CS01_BASE_IDX                                                        1
#define mmMMEA0_ADDWDEC0_ADDW_SEW_CS23                                                                 0x0176
#define mmMMEA0_ADDWDEC0_ADDW_SEW_CS23_BASE_IDX                                                        1
#define mmMMEA0_ADDWDEC0_ADDW_SEW2_CS01                                                                0x0177
#define mmMMEA0_ADDWDEC0_ADDW_SEW2_CS01_BASE_IDX                                                       1
#define mmMMEA0_ADDWDEC0_ADDW_SEW2_CS23                                                                0x0178
#define mmMMEA0_ADDWDEC0_ADDW_SEW2_CS23_BASE_IDX                                                       1
#define mmMMEA0_ADDWDEC0_COW_SEW_WO_CS01                                                               0x0179
#define mmMMEA0_ADDWDEC0_COW_SEW_WO_CS01_BASE_IDX                                                      1
#define mmMMEA0_ADDWDEC0_COW_SEW_WO_CS23                                                               0x017a
#define mmMMEA0_ADDWDEC0_COW_SEW_WO_CS23_BASE_IDX                                                      1
#define mmMMEA0_ADDWDEC0_COW_SEW_HI_CS01                                                               0x017b
#define mmMMEA0_ADDWDEC0_COW_SEW_HI_CS01_BASE_IDX                                                      1
#define mmMMEA0_ADDWDEC0_COW_SEW_HI_CS23                                                               0x017c
#define mmMMEA0_ADDWDEC0_COW_SEW_HI_CS23_BASE_IDX                                                      1
#define mmMMEA0_ADDWDEC0_WM_SEW_CS01                                                                   0x017d
#define mmMMEA0_ADDWDEC0_WM_SEW_CS01_BASE_IDX                                                          1
#define mmMMEA0_ADDWDEC0_WM_SEW_CS23                                                                   0x017e
#define mmMMEA0_ADDWDEC0_WM_SEW_CS23_BASE_IDX                                                          1
#define mmMMEA0_ADDWDEC0_WM_SEW_CS1                                                                    0x017f
#define mmMMEA0_ADDWDEC0_WM_SEW_CS1_BASE_IDX                                                           1
#define mmMMEA0_ADDWDEC0_WM_SEW_CS3                                                                    0x0180
#define mmMMEA0_ADDWDEC0_WM_SEW_CS3_BASE_IDX                                                           1
#define mmMMEA0_ADDWDEC1_BASE_ADDW_CS0                                                                 0x0181
#define mmMMEA0_ADDWDEC1_BASE_ADDW_CS0_BASE_IDX                                                        1
#define mmMMEA0_ADDWDEC1_BASE_ADDW_CS1                                                                 0x0182
#define mmMMEA0_ADDWDEC1_BASE_ADDW_CS1_BASE_IDX                                                        1
#define mmMMEA0_ADDWDEC1_BASE_ADDW_CS2                                                                 0x0183
#define mmMMEA0_ADDWDEC1_BASE_ADDW_CS2_BASE_IDX                                                        1
#define mmMMEA0_ADDWDEC1_BASE_ADDW_CS3                                                                 0x0184
#define mmMMEA0_ADDWDEC1_BASE_ADDW_CS3_BASE_IDX                                                        1
#define mmMMEA0_ADDWDEC1_BASE_ADDW_SECCS0                                                              0x0185
#define mmMMEA0_ADDWDEC1_BASE_ADDW_SECCS0_BASE_IDX                                                     1
#define mmMMEA0_ADDWDEC1_BASE_ADDW_SECCS1                                                              0x0186
#define mmMMEA0_ADDWDEC1_BASE_ADDW_SECCS1_BASE_IDX                                                     1
#define mmMMEA0_ADDWDEC1_BASE_ADDW_SECCS2                                                              0x0187
#define mmMMEA0_ADDWDEC1_BASE_ADDW_SECCS2_BASE_IDX                                                     1
#define mmMMEA0_ADDWDEC1_BASE_ADDW_SECCS3                                                              0x0188
#define mmMMEA0_ADDWDEC1_BASE_ADDW_SECCS3_BASE_IDX                                                     1
#define mmMMEA0_ADDWDEC1_ADDW_MASK_CS01                                                                0x0189
#define mmMMEA0_ADDWDEC1_ADDW_MASK_CS01_BASE_IDX                                                       1
#define mmMMEA0_ADDWDEC1_ADDW_MASK_CS23                                                                0x018a
#define mmMMEA0_ADDWDEC1_ADDW_MASK_CS23_BASE_IDX                                                       1
#define mmMMEA0_ADDWDEC1_ADDW_MASK_SECCS01                                                             0x018b
#define mmMMEA0_ADDWDEC1_ADDW_MASK_SECCS01_BASE_IDX                                                    1
#define mmMMEA0_ADDWDEC1_ADDW_MASK_SECCS23                                                             0x018c
#define mmMMEA0_ADDWDEC1_ADDW_MASK_SECCS23_BASE_IDX                                                    1
#define mmMMEA0_ADDWDEC1_ADDW_CFG_CS01                                                                 0x018d
#define mmMMEA0_ADDWDEC1_ADDW_CFG_CS01_BASE_IDX                                                        1
#define mmMMEA0_ADDWDEC1_ADDW_CFG_CS23                                                                 0x018e
#define mmMMEA0_ADDWDEC1_ADDW_CFG_CS23_BASE_IDX                                                        1
#define mmMMEA0_ADDWDEC1_ADDW_SEW_CS01                                                                 0x018f
#define mmMMEA0_ADDWDEC1_ADDW_SEW_CS01_BASE_IDX                                                        1
#define mmMMEA0_ADDWDEC1_ADDW_SEW_CS23                                                                 0x0190
#define mmMMEA0_ADDWDEC1_ADDW_SEW_CS23_BASE_IDX                                                        1
#define mmMMEA0_ADDWDEC1_ADDW_SEW2_CS01                                                                0x0191
#define mmMMEA0_ADDWDEC1_ADDW_SEW2_CS01_BASE_IDX                                                       1
#define mmMMEA0_ADDWDEC1_ADDW_SEW2_CS23                                                                0x0192
#define mmMMEA0_ADDWDEC1_ADDW_SEW2_CS23_BASE_IDX                                                       1
#define mmMMEA0_ADDWDEC1_COW_SEW_WO_CS01                                                               0x0193
#define mmMMEA0_ADDWDEC1_COW_SEW_WO_CS01_BASE_IDX                                                      1
#define mmMMEA0_ADDWDEC1_COW_SEW_WO_CS23                                                               0x0194
#define mmMMEA0_ADDWDEC1_COW_SEW_WO_CS23_BASE_IDX                                                      1
#define mmMMEA0_ADDWDEC1_COW_SEW_HI_CS01                                                               0x0195
#define mmMMEA0_ADDWDEC1_COW_SEW_HI_CS01_BASE_IDX                                                      1
#define mmMMEA0_ADDWDEC1_COW_SEW_HI_CS23                                                               0x0196
#define mmMMEA0_ADDWDEC1_COW_SEW_HI_CS23_BASE_IDX                                                      1
#define mmMMEA0_ADDWDEC1_WM_SEW_CS01                                                                   0x0197
#define mmMMEA0_ADDWDEC1_WM_SEW_CS01_BASE_IDX                                                          1
#define mmMMEA0_ADDWDEC1_WM_SEW_CS23                                                                   0x0198
#define mmMMEA0_ADDWDEC1_WM_SEW_CS23_BASE_IDX                                                          1
#define mmMMEA0_ADDWDEC1_WM_SEW_CS1                                                                    0x0199
#define mmMMEA0_ADDWDEC1_WM_SEW_CS1_BASE_IDX                                                           1
#define mmMMEA0_ADDWDEC1_WM_SEW_CS3                                                                    0x019a
#define mmMMEA0_ADDWDEC1_WM_SEW_CS3_BASE_IDX                                                           1
#define mmMMEA0_ADDWNOWMDWAM_GWOBAW_CNTW                                                               0x01b5
#define mmMMEA0_ADDWNOWMDWAM_GWOBAW_CNTW_BASE_IDX                                                      1
#define mmMMEA0_ADDWDECDWAM_GECC_HAWV_ADJ0                                                             0x01b7
#define mmMMEA0_ADDWDECDWAM_GECC_HAWV_ADJ0_BASE_IDX                                                    1
#define mmMMEA0_ADDWDECDWAM_GECC_HAWV_ADJ1                                                             0x01b8
#define mmMMEA0_ADDWDECDWAM_GECC_HAWV_ADJ1_BASE_IDX                                                    1
#define mmMMEA0_ADDWDECDWAM_GECC_HAWV_ADJ2                                                             0x01b9
#define mmMMEA0_ADDWDECDWAM_GECC_HAWV_ADJ2_BASE_IDX                                                    1
#define mmMMEA0_ADDWDECDWAM_GECC_HAWV_ADJ3                                                             0x01ba
#define mmMMEA0_ADDWDECDWAM_GECC_HAWV_ADJ3_BASE_IDX                                                    1
#define mmMMEA0_ADDWDECDWAM_GECC_HAWV_ADJ4                                                             0x01bb
#define mmMMEA0_ADDWDECDWAM_GECC_HAWV_ADJ4_BASE_IDX                                                    1
#define mmMMEA0_ADDWDECDWAM_GECC_HAWV_ADJ5                                                             0x01bc
#define mmMMEA0_ADDWDECDWAM_GECC_HAWV_ADJ5_BASE_IDX                                                    1
#define mmMMEA0_ADDWDEC0_ADDW_MASK_CS1                                                                 0x01c3
#define mmMMEA0_ADDWDEC0_ADDW_MASK_CS1_BASE_IDX                                                        1
#define mmMMEA0_ADDWDEC0_ADDW_MASK_CS3                                                                 0x01c4
#define mmMMEA0_ADDWDEC0_ADDW_MASK_CS3_BASE_IDX                                                        1
#define mmMMEA0_ADDWDEC0_ADDW_MASK_SECCS1                                                              0x01c5
#define mmMMEA0_ADDWDEC0_ADDW_MASK_SECCS1_BASE_IDX                                                     1
#define mmMMEA0_ADDWDEC0_ADDW_MASK_SECCS3                                                              0x01c6
#define mmMMEA0_ADDWDEC0_ADDW_MASK_SECCS3_BASE_IDX                                                     1
#define mmMMEA0_ADDWDEC0_ADDW_CFG_CS1                                                                  0x01c7
#define mmMMEA0_ADDWDEC0_ADDW_CFG_CS1_BASE_IDX                                                         1
#define mmMMEA0_ADDWDEC0_ADDW_CFG_CS3                                                                  0x01c8
#define mmMMEA0_ADDWDEC0_ADDW_CFG_CS3_BASE_IDX                                                         1
#define mmMMEA0_ADDWDEC0_ADDW_SEW_CS1                                                                  0x01c9
#define mmMMEA0_ADDWDEC0_ADDW_SEW_CS1_BASE_IDX                                                         1
#define mmMMEA0_ADDWDEC0_ADDW_SEW_CS3                                                                  0x01ca
#define mmMMEA0_ADDWDEC0_ADDW_SEW_CS3_BASE_IDX                                                         1
#define mmMMEA0_ADDWDEC0_COW_SEW_WO_CS1                                                                0x01cb
#define mmMMEA0_ADDWDEC0_COW_SEW_WO_CS1_BASE_IDX                                                       1
#define mmMMEA0_ADDWDEC0_COW_SEW_WO_CS3                                                                0x01cc
#define mmMMEA0_ADDWDEC0_COW_SEW_WO_CS3_BASE_IDX                                                       1
#define mmMMEA0_ADDWDEC0_COW_SEW_HI_CS1                                                                0x01cd
#define mmMMEA0_ADDWDEC0_COW_SEW_HI_CS1_BASE_IDX                                                       1
#define mmMMEA0_ADDWDEC0_COW_SEW_HI_CS3                                                                0x01ce
#define mmMMEA0_ADDWDEC0_COW_SEW_HI_CS3_BASE_IDX                                                       1
#define mmMMEA0_ADDWDEC1_ADDW_MASK_CS1                                                                 0x01cf
#define mmMMEA0_ADDWDEC1_ADDW_MASK_CS1_BASE_IDX                                                        1
#define mmMMEA0_ADDWDEC1_ADDW_MASK_CS3                                                                 0x01d0
#define mmMMEA0_ADDWDEC1_ADDW_MASK_CS3_BASE_IDX                                                        1
#define mmMMEA0_ADDWDEC1_ADDW_MASK_SECCS1                                                              0x01d1
#define mmMMEA0_ADDWDEC1_ADDW_MASK_SECCS1_BASE_IDX                                                     1
#define mmMMEA0_ADDWDEC1_ADDW_MASK_SECCS3                                                              0x01d2
#define mmMMEA0_ADDWDEC1_ADDW_MASK_SECCS3_BASE_IDX                                                     1
#define mmMMEA0_ADDWDEC1_ADDW_CFG_CS1                                                                  0x01d3
#define mmMMEA0_ADDWDEC1_ADDW_CFG_CS1_BASE_IDX                                                         1
#define mmMMEA0_ADDWDEC1_ADDW_CFG_CS3                                                                  0x01d4
#define mmMMEA0_ADDWDEC1_ADDW_CFG_CS3_BASE_IDX                                                         1
#define mmMMEA0_ADDWDEC1_ADDW_SEW_CS1                                                                  0x01d5
#define mmMMEA0_ADDWDEC1_ADDW_SEW_CS1_BASE_IDX                                                         1
#define mmMMEA0_ADDWDEC1_ADDW_SEW_CS3                                                                  0x01d6
#define mmMMEA0_ADDWDEC1_ADDW_SEW_CS3_BASE_IDX                                                         1
#define mmMMEA0_ADDWDEC1_COW_SEW_WO_CS1                                                                0x01d7
#define mmMMEA0_ADDWDEC1_COW_SEW_WO_CS1_BASE_IDX                                                       1
#define mmMMEA0_ADDWDEC1_COW_SEW_WO_CS3                                                                0x01d8
#define mmMMEA0_ADDWDEC1_COW_SEW_WO_CS3_BASE_IDX                                                       1
#define mmMMEA0_ADDWDEC1_COW_SEW_HI_CS1                                                                0x01d9
#define mmMMEA0_ADDWDEC1_COW_SEW_HI_CS1_BASE_IDX                                                       1
#define mmMMEA0_ADDWDEC1_COW_SEW_HI_CS3                                                                0x01da
#define mmMMEA0_ADDWDEC1_COW_SEW_HI_CS3_BASE_IDX                                                       1
#define mmMMEA0_ADDWNOWMDWAM_MASKING                                                                   0x01db
#define mmMMEA0_ADDWNOWMDWAM_MASKING_BASE_IDX                                                          1
#define mmMMEA0_IO_WD_CWI2GWP_MAP0                                                                     0x01dd
#define mmMMEA0_IO_WD_CWI2GWP_MAP0_BASE_IDX                                                            1
#define mmMMEA0_IO_WD_CWI2GWP_MAP1                                                                     0x01de
#define mmMMEA0_IO_WD_CWI2GWP_MAP1_BASE_IDX                                                            1
#define mmMMEA0_IO_WW_CWI2GWP_MAP0                                                                     0x01df
#define mmMMEA0_IO_WW_CWI2GWP_MAP0_BASE_IDX                                                            1
#define mmMMEA0_IO_WW_CWI2GWP_MAP1                                                                     0x01e0
#define mmMMEA0_IO_WW_CWI2GWP_MAP1_BASE_IDX                                                            1
#define mmMMEA0_IO_WD_COMBINE_FWUSH                                                                    0x01e1
#define mmMMEA0_IO_WD_COMBINE_FWUSH_BASE_IDX                                                           1
#define mmMMEA0_IO_WW_COMBINE_FWUSH                                                                    0x01e2
#define mmMMEA0_IO_WW_COMBINE_FWUSH_BASE_IDX                                                           1
#define mmMMEA0_IO_GWOUP_BUWST                                                                         0x01e3
#define mmMMEA0_IO_GWOUP_BUWST_BASE_IDX                                                                1
#define mmMMEA0_IO_WD_PWI_AGE                                                                          0x01e4
#define mmMMEA0_IO_WD_PWI_AGE_BASE_IDX                                                                 1
#define mmMMEA0_IO_WW_PWI_AGE                                                                          0x01e5
#define mmMMEA0_IO_WW_PWI_AGE_BASE_IDX                                                                 1
#define mmMMEA0_IO_WD_PWI_QUEUING                                                                      0x01e6
#define mmMMEA0_IO_WD_PWI_QUEUING_BASE_IDX                                                             1
#define mmMMEA0_IO_WW_PWI_QUEUING                                                                      0x01e7
#define mmMMEA0_IO_WW_PWI_QUEUING_BASE_IDX                                                             1
#define mmMMEA0_IO_WD_PWI_FIXED                                                                        0x01e8
#define mmMMEA0_IO_WD_PWI_FIXED_BASE_IDX                                                               1
#define mmMMEA0_IO_WW_PWI_FIXED                                                                        0x01e9
#define mmMMEA0_IO_WW_PWI_FIXED_BASE_IDX                                                               1
#define mmMMEA0_IO_WD_PWI_UWGENCY                                                                      0x01ea
#define mmMMEA0_IO_WD_PWI_UWGENCY_BASE_IDX                                                             1
#define mmMMEA0_IO_WW_PWI_UWGENCY                                                                      0x01eb
#define mmMMEA0_IO_WW_PWI_UWGENCY_BASE_IDX                                                             1
#define mmMMEA0_IO_WD_PWI_UWGENCY_MASKING                                                              0x01ec
#define mmMMEA0_IO_WD_PWI_UWGENCY_MASKING_BASE_IDX                                                     1
#define mmMMEA0_IO_WW_PWI_UWGENCY_MASKING                                                              0x01ed
#define mmMMEA0_IO_WW_PWI_UWGENCY_MASKING_BASE_IDX                                                     1
#define mmMMEA0_IO_WD_PWI_QUANT_PWI1                                                                   0x01ee
#define mmMMEA0_IO_WD_PWI_QUANT_PWI1_BASE_IDX                                                          1
#define mmMMEA0_IO_WD_PWI_QUANT_PWI2                                                                   0x01ef
#define mmMMEA0_IO_WD_PWI_QUANT_PWI2_BASE_IDX                                                          1
#define mmMMEA0_IO_WD_PWI_QUANT_PWI3                                                                   0x01f0
#define mmMMEA0_IO_WD_PWI_QUANT_PWI3_BASE_IDX                                                          1
#define mmMMEA0_IO_WW_PWI_QUANT_PWI1                                                                   0x01f1
#define mmMMEA0_IO_WW_PWI_QUANT_PWI1_BASE_IDX                                                          1
#define mmMMEA0_IO_WW_PWI_QUANT_PWI2                                                                   0x01f2
#define mmMMEA0_IO_WW_PWI_QUANT_PWI2_BASE_IDX                                                          1
#define mmMMEA0_IO_WW_PWI_QUANT_PWI3                                                                   0x01f3
#define mmMMEA0_IO_WW_PWI_QUANT_PWI3_BASE_IDX                                                          1
#define mmMMEA0_SDP_AWB_DWAM                                                                           0x01f4
#define mmMMEA0_SDP_AWB_DWAM_BASE_IDX                                                                  1
#define mmMMEA0_SDP_AWB_FINAW                                                                          0x01f6
#define mmMMEA0_SDP_AWB_FINAW_BASE_IDX                                                                 1
#define mmMMEA0_SDP_DWAM_PWIOWITY                                                                      0x01f7
#define mmMMEA0_SDP_DWAM_PWIOWITY_BASE_IDX                                                             1
#define mmMMEA0_SDP_IO_PWIOWITY                                                                        0x01f9
#define mmMMEA0_SDP_IO_PWIOWITY_BASE_IDX                                                               1
#define mmMMEA0_SDP_CWEDITS                                                                            0x01fa
#define mmMMEA0_SDP_CWEDITS_BASE_IDX                                                                   1
#define mmMMEA0_SDP_TAG_WESEWVE0                                                                       0x01fb
#define mmMMEA0_SDP_TAG_WESEWVE0_BASE_IDX                                                              1
#define mmMMEA0_SDP_TAG_WESEWVE1                                                                       0x01fc
#define mmMMEA0_SDP_TAG_WESEWVE1_BASE_IDX                                                              1
#define mmMMEA0_SDP_VCC_WESEWVE0                                                                       0x01fd
#define mmMMEA0_SDP_VCC_WESEWVE0_BASE_IDX                                                              1
#define mmMMEA0_SDP_VCC_WESEWVE1                                                                       0x01fe
#define mmMMEA0_SDP_VCC_WESEWVE1_BASE_IDX                                                              1
#define mmMMEA0_SDP_VCD_WESEWVE0                                                                       0x01ff
#define mmMMEA0_SDP_VCD_WESEWVE0_BASE_IDX                                                              1
#define mmMMEA0_SDP_VCD_WESEWVE1                                                                       0x0200
#define mmMMEA0_SDP_VCD_WESEWVE1_BASE_IDX                                                              1
#define mmMMEA0_SDP_WEQ_CNTW                                                                           0x0201
#define mmMMEA0_SDP_WEQ_CNTW_BASE_IDX                                                                  1
#define mmMMEA0_MISC                                                                                   0x0202
#define mmMMEA0_MISC_BASE_IDX                                                                          1
#define mmMMEA0_WATENCY_SAMPWING                                                                       0x0203
#define mmMMEA0_WATENCY_SAMPWING_BASE_IDX                                                              1
#define mmMMEA0_PEWFCOUNTEW_WO                                                                         0x0204
#define mmMMEA0_PEWFCOUNTEW_WO_BASE_IDX                                                                1
#define mmMMEA0_PEWFCOUNTEW_HI                                                                         0x0205
#define mmMMEA0_PEWFCOUNTEW_HI_BASE_IDX                                                                1
#define mmMMEA0_PEWFCOUNTEW0_CFG                                                                       0x0206
#define mmMMEA0_PEWFCOUNTEW0_CFG_BASE_IDX                                                              1
#define mmMMEA0_PEWFCOUNTEW1_CFG                                                                       0x0207
#define mmMMEA0_PEWFCOUNTEW1_CFG_BASE_IDX                                                              1
#define mmMMEA0_PEWFCOUNTEW_WSWT_CNTW                                                                  0x0208
#define mmMMEA0_PEWFCOUNTEW_WSWT_CNTW_BASE_IDX                                                         1
#define mmMMEA0_EDC_CNT                                                                                0x020f
#define mmMMEA0_EDC_CNT_BASE_IDX                                                                       1
#define mmMMEA0_EDC_CNT2                                                                               0x0210
#define mmMMEA0_EDC_CNT2_BASE_IDX                                                                      1
#define mmMMEA0_DSM_CNTW                                                                               0x0211
#define mmMMEA0_DSM_CNTW_BASE_IDX                                                                      1
#define mmMMEA0_DSM_CNTWA                                                                              0x0212
#define mmMMEA0_DSM_CNTWA_BASE_IDX                                                                     1
#define mmMMEA0_DSM_CNTWB                                                                              0x0213
#define mmMMEA0_DSM_CNTWB_BASE_IDX                                                                     1
#define mmMMEA0_DSM_CNTW2                                                                              0x0214
#define mmMMEA0_DSM_CNTW2_BASE_IDX                                                                     1
#define mmMMEA0_DSM_CNTW2A                                                                             0x0215
#define mmMMEA0_DSM_CNTW2A_BASE_IDX                                                                    1
#define mmMMEA0_DSM_CNTW2B                                                                             0x0216
#define mmMMEA0_DSM_CNTW2B_BASE_IDX                                                                    1
#define mmMMEA0_CGTT_CWK_CTWW                                                                          0x0218
#define mmMMEA0_CGTT_CWK_CTWW_BASE_IDX                                                                 1
#define mmMMEA0_EDC_MODE                                                                               0x0219
#define mmMMEA0_EDC_MODE_BASE_IDX                                                                      1
#define mmMMEA0_EWW_STATUS                                                                             0x021a
#define mmMMEA0_EWW_STATUS_BASE_IDX                                                                    1
#define mmMMEA0_MISC2                                                                                  0x021b
#define mmMMEA0_MISC2_BASE_IDX                                                                         1
#define mmMMEA0_ADDWDEC_SEWECT                                                                         0x021c
#define mmMMEA0_ADDWDEC_SEWECT_BASE_IDX                                                                1
#define mmMMEA0_EDC_CNT3                                                                               0x021d
#define mmMMEA0_EDC_CNT3_BASE_IDX                                                                      1
#define mmMMEA0_SDP_PWIOWITY_OVEWWIDE                                                                  0x021e
#define mmMMEA0_SDP_PWIOWITY_OVEWWIDE_BASE_IDX                                                         1
#define mmMMEA0_MISC_AON                                                                               0x021f
#define mmMMEA0_MISC_AON_BASE_IDX                                                                      1


// addwessBwock: mmhub_pctwdec
// base addwess: 0x68e00
#define mmPCTW_CTWW                                                                                    0x0380
#define mmPCTW_CTWW_BASE_IDX                                                                           1
#define mmPCTW_MMHUB_DEEPSWEEP_IB                                                                      0x0381
#define mmPCTW_MMHUB_DEEPSWEEP_IB_BASE_IDX                                                             1
#define mmPCTW_MMHUB_DEEPSWEEP_OVEWWIDE                                                                0x0382
#define mmPCTW_MMHUB_DEEPSWEEP_OVEWWIDE_BASE_IDX                                                       1
#define mmPCTW_MMHUB_DEEPSWEEP_OVEWWIDE_IB                                                             0x0383
#define mmPCTW_MMHUB_DEEPSWEEP_OVEWWIDE_IB_BASE_IDX                                                    1
#define mmPCTW_PG_IGNOWE_DEEPSWEEP                                                                     0x0384
#define mmPCTW_PG_IGNOWE_DEEPSWEEP_BASE_IDX                                                            1
#define mmPCTW_PG_IGNOWE_DEEPSWEEP_IB                                                                  0x0385
#define mmPCTW_PG_IGNOWE_DEEPSWEEP_IB_BASE_IDX                                                         1
#define mmPCTW_SWICE0_CFG_DAGB_WWBUSY                                                                  0x0386
#define mmPCTW_SWICE0_CFG_DAGB_WWBUSY_BASE_IDX                                                         1
#define mmPCTW_SWICE0_CFG_DAGB_WDBUSY                                                                  0x0387
#define mmPCTW_SWICE0_CFG_DAGB_WDBUSY_BASE_IDX                                                         1
#define mmPCTW_SWICE0_CFG_DS_AWWOW                                                                     0x0388
#define mmPCTW_SWICE0_CFG_DS_AWWOW_BASE_IDX                                                            1
#define mmPCTW_SWICE0_CFG_DS_AWWOW_IB                                                                  0x0389
#define mmPCTW_SWICE0_CFG_DS_AWWOW_IB_BASE_IDX                                                         1
#define mmPCTW_SWICE1_CFG_DAGB_WWBUSY                                                                  0x038a
#define mmPCTW_SWICE1_CFG_DAGB_WWBUSY_BASE_IDX                                                         1
#define mmPCTW_SWICE1_CFG_DAGB_WDBUSY                                                                  0x038b
#define mmPCTW_SWICE1_CFG_DAGB_WDBUSY_BASE_IDX                                                         1
#define mmPCTW_SWICE1_CFG_DS_AWWOW                                                                     0x038c
#define mmPCTW_SWICE1_CFG_DS_AWWOW_BASE_IDX                                                            1
#define mmPCTW_SWICE1_CFG_DS_AWWOW_IB                                                                  0x038d
#define mmPCTW_SWICE1_CFG_DS_AWWOW_IB_BASE_IDX                                                         1
#define mmPCTW_UTCW2_MISC                                                                              0x038e
#define mmPCTW_UTCW2_MISC_BASE_IDX                                                                     1
#define mmPCTW_SWICE0_MISC                                                                             0x038f
#define mmPCTW_SWICE0_MISC_BASE_IDX                                                                    1
#define mmPCTW_SWICE1_MISC                                                                             0x0390
#define mmPCTW_SWICE1_MISC_BASE_IDX                                                                    1
#define mmPCTW_WENG_CTWW                                                                               0x0391
#define mmPCTW_WENG_CTWW_BASE_IDX                                                                      1
#define mmPCTW_UTCW2_WENG_EXECUTE                                                                      0x0392
#define mmPCTW_UTCW2_WENG_EXECUTE_BASE_IDX                                                             1
#define mmPCTW_SWICE0_WENG_EXECUTE                                                                     0x0393
#define mmPCTW_SWICE0_WENG_EXECUTE_BASE_IDX                                                            1
#define mmPCTW_SWICE1_WENG_EXECUTE                                                                     0x0394
#define mmPCTW_SWICE1_WENG_EXECUTE_BASE_IDX                                                            1
#define mmPCTW_UTCW2_WENG_WAM_INDEX                                                                    0x0395
#define mmPCTW_UTCW2_WENG_WAM_INDEX_BASE_IDX                                                           1
#define mmPCTW_UTCW2_WENG_WAM_DATA                                                                     0x0396
#define mmPCTW_UTCW2_WENG_WAM_DATA_BASE_IDX                                                            1
#define mmPCTW_SWICE0_WENG_WAM_INDEX                                                                   0x0397
#define mmPCTW_SWICE0_WENG_WAM_INDEX_BASE_IDX                                                          1
#define mmPCTW_SWICE0_WENG_WAM_DATA                                                                    0x0398
#define mmPCTW_SWICE0_WENG_WAM_DATA_BASE_IDX                                                           1
#define mmPCTW_SWICE1_WENG_WAM_INDEX                                                                   0x0399
#define mmPCTW_SWICE1_WENG_WAM_INDEX_BASE_IDX                                                          1
#define mmPCTW_SWICE1_WENG_WAM_DATA                                                                    0x039a
#define mmPCTW_SWICE1_WENG_WAM_DATA_BASE_IDX                                                           1
#define mmPCTW_UTCW2_STCTWW_WEGISTEW_SAVE_WANGE0                                                       0x039b
#define mmPCTW_UTCW2_STCTWW_WEGISTEW_SAVE_WANGE0_BASE_IDX                                              1
#define mmPCTW_UTCW2_STCTWW_WEGISTEW_SAVE_WANGE1                                                       0x039c
#define mmPCTW_UTCW2_STCTWW_WEGISTEW_SAVE_WANGE1_BASE_IDX                                              1
#define mmPCTW_UTCW2_STCTWW_WEGISTEW_SAVE_WANGE2                                                       0x039d
#define mmPCTW_UTCW2_STCTWW_WEGISTEW_SAVE_WANGE2_BASE_IDX                                              1
#define mmPCTW_UTCW2_STCTWW_WEGISTEW_SAVE_WANGE3                                                       0x039e
#define mmPCTW_UTCW2_STCTWW_WEGISTEW_SAVE_WANGE3_BASE_IDX                                              1
#define mmPCTW_UTCW2_STCTWW_WEGISTEW_SAVE_WANGE4                                                       0x039f
#define mmPCTW_UTCW2_STCTWW_WEGISTEW_SAVE_WANGE4_BASE_IDX                                              1
#define mmPCTW_UTCW2_STCTWW_WEGISTEW_SAVE_EXCW_SET0                                                    0x03a0
#define mmPCTW_UTCW2_STCTWW_WEGISTEW_SAVE_EXCW_SET0_BASE_IDX                                           1
#define mmPCTW_UTCW2_STCTWW_WEGISTEW_SAVE_EXCW_SET1                                                    0x03a1
#define mmPCTW_UTCW2_STCTWW_WEGISTEW_SAVE_EXCW_SET1_BASE_IDX                                           1
#define mmPCTW_SWICE0_STCTWW_WEGISTEW_SAVE_WANGE0                                                      0x03a2
#define mmPCTW_SWICE0_STCTWW_WEGISTEW_SAVE_WANGE0_BASE_IDX                                             1
#define mmPCTW_SWICE0_STCTWW_WEGISTEW_SAVE_WANGE1                                                      0x03a3
#define mmPCTW_SWICE0_STCTWW_WEGISTEW_SAVE_WANGE1_BASE_IDX                                             1
#define mmPCTW_SWICE0_STCTWW_WEGISTEW_SAVE_WANGE2                                                      0x03a4
#define mmPCTW_SWICE0_STCTWW_WEGISTEW_SAVE_WANGE2_BASE_IDX                                             1
#define mmPCTW_SWICE0_STCTWW_WEGISTEW_SAVE_WANGE3                                                      0x03a5
#define mmPCTW_SWICE0_STCTWW_WEGISTEW_SAVE_WANGE3_BASE_IDX                                             1
#define mmPCTW_SWICE0_STCTWW_WEGISTEW_SAVE_WANGE4                                                      0x03a6
#define mmPCTW_SWICE0_STCTWW_WEGISTEW_SAVE_WANGE4_BASE_IDX                                             1
#define mmPCTW_SWICE0_STCTWW_WEGISTEW_SAVE_EXCW_SET0                                                   0x03a7
#define mmPCTW_SWICE0_STCTWW_WEGISTEW_SAVE_EXCW_SET0_BASE_IDX                                          1
#define mmPCTW_SWICE0_STCTWW_WEGISTEW_SAVE_EXCW_SET1                                                   0x03a8
#define mmPCTW_SWICE0_STCTWW_WEGISTEW_SAVE_EXCW_SET1_BASE_IDX                                          1
#define mmPCTW_SWICE1_STCTWW_WEGISTEW_SAVE_WANGE0                                                      0x03a9
#define mmPCTW_SWICE1_STCTWW_WEGISTEW_SAVE_WANGE0_BASE_IDX                                             1
#define mmPCTW_SWICE1_STCTWW_WEGISTEW_SAVE_WANGE1                                                      0x03aa
#define mmPCTW_SWICE1_STCTWW_WEGISTEW_SAVE_WANGE1_BASE_IDX                                             1
#define mmPCTW_SWICE1_STCTWW_WEGISTEW_SAVE_WANGE2                                                      0x03ab
#define mmPCTW_SWICE1_STCTWW_WEGISTEW_SAVE_WANGE2_BASE_IDX                                             1
#define mmPCTW_SWICE1_STCTWW_WEGISTEW_SAVE_WANGE3                                                      0x03ac
#define mmPCTW_SWICE1_STCTWW_WEGISTEW_SAVE_WANGE3_BASE_IDX                                             1
#define mmPCTW_SWICE1_STCTWW_WEGISTEW_SAVE_WANGE4                                                      0x03ad
#define mmPCTW_SWICE1_STCTWW_WEGISTEW_SAVE_WANGE4_BASE_IDX                                             1
#define mmPCTW_SWICE1_STCTWW_WEGISTEW_SAVE_EXCW_SET0                                                   0x03ae
#define mmPCTW_SWICE1_STCTWW_WEGISTEW_SAVE_EXCW_SET0_BASE_IDX                                          1
#define mmPCTW_SWICE1_STCTWW_WEGISTEW_SAVE_EXCW_SET1                                                   0x03af
#define mmPCTW_SWICE1_STCTWW_WEGISTEW_SAVE_EXCW_SET1_BASE_IDX                                          1
#define mmPCTW_STATUS                                                                                  0x03b0
#define mmPCTW_STATUS_BASE_IDX                                                                         1
#define mmPCTW_PEWFCOUNTEW_WO                                                                          0x03b1
#define mmPCTW_PEWFCOUNTEW_WO_BASE_IDX                                                                 1
#define mmPCTW_PEWFCOUNTEW_HI                                                                          0x03b2
#define mmPCTW_PEWFCOUNTEW_HI_BASE_IDX                                                                 1
#define mmPCTW_PEWFCOUNTEW0_CFG                                                                        0x03b3
#define mmPCTW_PEWFCOUNTEW0_CFG_BASE_IDX                                                               1
#define mmPCTW_PEWFCOUNTEW1_CFG                                                                        0x03b4
#define mmPCTW_PEWFCOUNTEW1_CFG_BASE_IDX                                                               1
#define mmPCTW_PEWFCOUNTEW_WSWT_CNTW                                                                   0x03b5
#define mmPCTW_PEWFCOUNTEW_WSWT_CNTW_BASE_IDX                                                          1
#define mmPCTW_WESEWVED_0                                                                              0x03b6
#define mmPCTW_WESEWVED_0_BASE_IDX                                                                     1
#define mmPCTW_WESEWVED_1                                                                              0x03b7
#define mmPCTW_WESEWVED_1_BASE_IDX                                                                     1
#define mmPCTW_WESEWVED_2                                                                              0x03b8
#define mmPCTW_WESEWVED_2_BASE_IDX                                                                     1
#define mmPCTW_WESEWVED_3                                                                              0x03b9
#define mmPCTW_WESEWVED_3_BASE_IDX                                                                     1


// addwessBwock: mmhub_w1twb_mmutcw1pfdec
// base addwess: 0x69600
#define mmMMMC_VM_MX_W1_TWB0_STATUS                                                                    0x0588
#define mmMMMC_VM_MX_W1_TWB0_STATUS_BASE_IDX                                                           1
#define mmMMMC_VM_MX_W1_TWB1_STATUS                                                                    0x0589
#define mmMMMC_VM_MX_W1_TWB1_STATUS_BASE_IDX                                                           1
#define mmMMMC_VM_MX_W1_TWB2_STATUS                                                                    0x058a
#define mmMMMC_VM_MX_W1_TWB2_STATUS_BASE_IDX                                                           1
#define mmMMMC_VM_MX_W1_TWB3_STATUS                                                                    0x058b
#define mmMMMC_VM_MX_W1_TWB3_STATUS_BASE_IDX                                                           1
#define mmMMMC_VM_MX_W1_TWB4_STATUS                                                                    0x058c
#define mmMMMC_VM_MX_W1_TWB4_STATUS_BASE_IDX                                                           1
#define mmMMMC_VM_MX_W1_TWB5_STATUS                                                                    0x058d
#define mmMMMC_VM_MX_W1_TWB5_STATUS_BASE_IDX                                                           1
#define mmMMMC_VM_MX_W1_TWB6_STATUS                                                                    0x058e
#define mmMMMC_VM_MX_W1_TWB6_STATUS_BASE_IDX                                                           1
#define mmMMMC_VM_MX_W1_TWB7_STATUS                                                                    0x058f
#define mmMMMC_VM_MX_W1_TWB7_STATUS_BASE_IDX                                                           1


// addwessBwock: mmhub_w1twb_mmutcw1pwdec
// base addwess: 0x69670
#define mmMMMC_VM_MX_W1_PEWFCOUNTEW0_CFG                                                               0x059c
#define mmMMMC_VM_MX_W1_PEWFCOUNTEW0_CFG_BASE_IDX                                                      1
#define mmMMMC_VM_MX_W1_PEWFCOUNTEW1_CFG                                                               0x059d
#define mmMMMC_VM_MX_W1_PEWFCOUNTEW1_CFG_BASE_IDX                                                      1
#define mmMMMC_VM_MX_W1_PEWFCOUNTEW2_CFG                                                               0x059e
#define mmMMMC_VM_MX_W1_PEWFCOUNTEW2_CFG_BASE_IDX                                                      1
#define mmMMMC_VM_MX_W1_PEWFCOUNTEW3_CFG                                                               0x059f
#define mmMMMC_VM_MX_W1_PEWFCOUNTEW3_CFG_BASE_IDX                                                      1
#define mmMMMC_VM_MX_W1_PEWFCOUNTEW_WSWT_CNTW                                                          0x05a0
#define mmMMMC_VM_MX_W1_PEWFCOUNTEW_WSWT_CNTW_BASE_IDX                                                 1


// addwessBwock: mmhub_w1twb_mmutcw1pwdec
// base addwess: 0x69690
#define mmMMMC_VM_MX_W1_PEWFCOUNTEW_WO                                                                 0x05a4
#define mmMMMC_VM_MX_W1_PEWFCOUNTEW_WO_BASE_IDX                                                        1
#define mmMMMC_VM_MX_W1_PEWFCOUNTEW_HI                                                                 0x05a5
#define mmMMMC_VM_MX_W1_PEWFCOUNTEW_HI_BASE_IDX                                                        1


// addwessBwock: mmhub_w1twb_mmvmtwspfdec
// base addwess: 0x696c0
#define mmMMMC_VM_MX_W1_TWS0_CNTW                                                                      0x05b0
#define mmMMMC_VM_MX_W1_TWS0_CNTW_BASE_IDX                                                             1
#define mmMMMC_VM_MX_W1_TWS0_CNTW0                                                                     0x05b1
#define mmMMMC_VM_MX_W1_TWS0_CNTW0_BASE_IDX                                                            1
#define mmMMMC_VM_MX_W1_TWS0_CNTW1                                                                     0x05b2
#define mmMMMC_VM_MX_W1_TWS0_CNTW1_BASE_IDX                                                            1
#define mmMMMC_VM_MX_W1_TWS0_CNTW2                                                                     0x05b3
#define mmMMMC_VM_MX_W1_TWS0_CNTW2_BASE_IDX                                                            1
#define mmMMMC_VM_MX_W1_TWS0_CNTW3                                                                     0x05b4
#define mmMMMC_VM_MX_W1_TWS0_CNTW3_BASE_IDX                                                            1
#define mmMMMC_VM_MX_W1_TWS0_CNTW4                                                                     0x05b5
#define mmMMMC_VM_MX_W1_TWS0_CNTW4_BASE_IDX                                                            1
#define mmMMMC_VM_MX_W1_TWS0_CNTW5                                                                     0x05b6
#define mmMMMC_VM_MX_W1_TWS0_CNTW5_BASE_IDX                                                            1
#define mmMMMC_VM_MX_W1_TWS0_CNTW6                                                                     0x05b7
#define mmMMMC_VM_MX_W1_TWS0_CNTW6_BASE_IDX                                                            1
#define mmMMMC_VM_MX_W1_TWS0_CNTW7                                                                     0x05b8
#define mmMMMC_VM_MX_W1_TWS0_CNTW7_BASE_IDX                                                            1
#define mmMMMC_VM_MX_W1_TWS0_CNTW8                                                                     0x05b9
#define mmMMMC_VM_MX_W1_TWS0_CNTW8_BASE_IDX                                                            1
#define mmMMMC_VM_MX_W1_TWS0_CNTW9                                                                     0x05ba
#define mmMMMC_VM_MX_W1_TWS0_CNTW9_BASE_IDX                                                            1
#define mmMMMC_VM_MX_W1_TWS0_CNTW10                                                                    0x05bb
#define mmMMMC_VM_MX_W1_TWS0_CNTW10_BASE_IDX                                                           1
#define mmMMMC_VM_MX_W1_TWS0_CNTW11                                                                    0x05bc
#define mmMMMC_VM_MX_W1_TWS0_CNTW11_BASE_IDX                                                           1
#define mmMMMC_VM_MX_W1_TWS0_CNTW12                                                                    0x05bd
#define mmMMMC_VM_MX_W1_TWS0_CNTW12_BASE_IDX                                                           1
#define mmMMMC_VM_MX_W1_TWS0_CNTW13                                                                    0x05be
#define mmMMMC_VM_MX_W1_TWS0_CNTW13_BASE_IDX                                                           1
#define mmMMMC_VM_MX_W1_TWS0_CNTW14                                                                    0x05bf
#define mmMMMC_VM_MX_W1_TWS0_CNTW14_BASE_IDX                                                           1
#define mmMMMC_VM_MX_W1_TWS0_CNTW15                                                                    0x05c0
#define mmMMMC_VM_MX_W1_TWS0_CNTW15_BASE_IDX                                                           1
#define mmMMMC_VM_MX_W1_TWS0_CNTW16                                                                    0x05c1
#define mmMMMC_VM_MX_W1_TWS0_CNTW16_BASE_IDX                                                           1
#define mmMMMC_VM_MX_W1_TWS0_CNTW17                                                                    0x05c2
#define mmMMMC_VM_MX_W1_TWS0_CNTW17_BASE_IDX                                                           1
#define mmMMMC_VM_MX_W1_TWS0_CNTW18                                                                    0x05c3
#define mmMMMC_VM_MX_W1_TWS0_CNTW18_BASE_IDX                                                           1
#define mmMMMC_VM_MX_W1_TWS0_CNTW19                                                                    0x05c4
#define mmMMMC_VM_MX_W1_TWS0_CNTW19_BASE_IDX                                                           1
#define mmMMMC_VM_MX_W1_TWS0_CNTW20                                                                    0x05c5
#define mmMMMC_VM_MX_W1_TWS0_CNTW20_BASE_IDX                                                           1
#define mmMMMC_VM_MX_W1_TWS0_CNTW21                                                                    0x05c6
#define mmMMMC_VM_MX_W1_TWS0_CNTW21_BASE_IDX                                                           1
#define mmMMMC_VM_MX_W1_TWS0_CNTW22                                                                    0x05c7
#define mmMMMC_VM_MX_W1_TWS0_CNTW22_BASE_IDX                                                           1
#define mmMMMC_VM_MX_W1_TWS0_CNTW23                                                                    0x05c8
#define mmMMMC_VM_MX_W1_TWS0_CNTW23_BASE_IDX                                                           1
#define mmMMMC_VM_MX_W1_TWS0_CNTW24                                                                    0x05c9
#define mmMMMC_VM_MX_W1_TWS0_CNTW24_BASE_IDX                                                           1
#define mmMMMC_VM_MX_W1_TWS0_CNTW25                                                                    0x05ca
#define mmMMMC_VM_MX_W1_TWS0_CNTW25_BASE_IDX                                                           1
#define mmMMMC_VM_MX_W1_TWS0_CNTW26                                                                    0x05cb
#define mmMMMC_VM_MX_W1_TWS0_CNTW26_BASE_IDX                                                           1
#define mmMMMC_VM_MX_W1_TWS0_CNTW27                                                                    0x05cc
#define mmMMMC_VM_MX_W1_TWS0_CNTW27_BASE_IDX                                                           1
#define mmMMMC_VM_MX_W1_TWS0_CNTW28                                                                    0x05cd
#define mmMMMC_VM_MX_W1_TWS0_CNTW28_BASE_IDX                                                           1
#define mmMMMC_VM_MX_W1_TWS0_CNTW29                                                                    0x05ce
#define mmMMMC_VM_MX_W1_TWS0_CNTW29_BASE_IDX                                                           1
#define mmMMMC_VM_MX_W1_TWS0_CNTW30                                                                    0x05cf
#define mmMMMC_VM_MX_W1_TWS0_CNTW30_BASE_IDX                                                           1
#define mmMMMC_VM_MX_W1_TWS0_CNTW31                                                                    0x05d0
#define mmMMMC_VM_MX_W1_TWS0_CNTW31_BASE_IDX                                                           1
#define mmMMMC_VM_MX_W1_TWS0_CNTW32                                                                    0x05d1
#define mmMMMC_VM_MX_W1_TWS0_CNTW32_BASE_IDX                                                           1
#define mmMMMC_VM_MX_W1_TWS0_CNTW33                                                                    0x05d2
#define mmMMMC_VM_MX_W1_TWS0_CNTW33_BASE_IDX                                                           1
#define mmMMMC_VM_MX_W1_TWS0_CNTW34                                                                    0x05d3
#define mmMMMC_VM_MX_W1_TWS0_CNTW34_BASE_IDX                                                           1
#define mmMMMC_VM_MX_W1_TWS0_CNTW35                                                                    0x05d4
#define mmMMMC_VM_MX_W1_TWS0_CNTW35_BASE_IDX                                                           1
#define mmMMMC_VM_MX_W1_TWS0_CNTW36                                                                    0x05d5
#define mmMMMC_VM_MX_W1_TWS0_CNTW36_BASE_IDX                                                           1
#define mmMMMC_VM_MX_W1_TWS0_CNTW37                                                                    0x05d6
#define mmMMMC_VM_MX_W1_TWS0_CNTW37_BASE_IDX                                                           1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW0_WO32                                                          0x05d7
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW0_WO32_BASE_IDX                                                 1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW0_HI32                                                          0x05d8
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW0_HI32_BASE_IDX                                                 1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW1_WO32                                                          0x05d9
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW1_WO32_BASE_IDX                                                 1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW1_HI32                                                          0x05da
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW1_HI32_BASE_IDX                                                 1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW2_WO32                                                          0x05db
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW2_WO32_BASE_IDX                                                 1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW2_HI32                                                          0x05dc
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW2_HI32_BASE_IDX                                                 1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW3_WO32                                                          0x05dd
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW3_WO32_BASE_IDX                                                 1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW3_HI32                                                          0x05de
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW3_HI32_BASE_IDX                                                 1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW4_WO32                                                          0x05df
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW4_WO32_BASE_IDX                                                 1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW4_HI32                                                          0x05e0
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW4_HI32_BASE_IDX                                                 1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW5_WO32                                                          0x05e1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW5_WO32_BASE_IDX                                                 1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW5_HI32                                                          0x05e2
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW5_HI32_BASE_IDX                                                 1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW6_WO32                                                          0x05e3
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW6_WO32_BASE_IDX                                                 1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW6_HI32                                                          0x05e4
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW6_HI32_BASE_IDX                                                 1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW7_WO32                                                          0x05e5
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW7_WO32_BASE_IDX                                                 1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW7_HI32                                                          0x05e6
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW7_HI32_BASE_IDX                                                 1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW8_WO32                                                          0x05e7
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW8_WO32_BASE_IDX                                                 1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW8_HI32                                                          0x05e8
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW8_HI32_BASE_IDX                                                 1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW9_WO32                                                          0x05e9
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW9_WO32_BASE_IDX                                                 1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW9_HI32                                                          0x05ea
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW9_HI32_BASE_IDX                                                 1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW10_WO32                                                         0x05eb
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW10_WO32_BASE_IDX                                                1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW10_HI32                                                         0x05ec
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW10_HI32_BASE_IDX                                                1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW11_WO32                                                         0x05ed
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW11_WO32_BASE_IDX                                                1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW11_HI32                                                         0x05ee
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW11_HI32_BASE_IDX                                                1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW12_WO32                                                         0x05ef
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW12_WO32_BASE_IDX                                                1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW12_HI32                                                         0x05f0
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW12_HI32_BASE_IDX                                                1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW13_WO32                                                         0x05f1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW13_WO32_BASE_IDX                                                1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW13_HI32                                                         0x05f2
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW13_HI32_BASE_IDX                                                1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW14_WO32                                                         0x05f3
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW14_WO32_BASE_IDX                                                1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW14_HI32                                                         0x05f4
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW14_HI32_BASE_IDX                                                1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW15_WO32                                                         0x05f5
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW15_WO32_BASE_IDX                                                1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW15_HI32                                                         0x05f6
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW15_HI32_BASE_IDX                                                1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW16_WO32                                                         0x05f7
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW16_WO32_BASE_IDX                                                1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW16_HI32                                                         0x05f8
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW16_HI32_BASE_IDX                                                1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW17_WO32                                                         0x05f9
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW17_WO32_BASE_IDX                                                1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW17_HI32                                                         0x05fa
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW17_HI32_BASE_IDX                                                1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW18_WO32                                                         0x05fb
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW18_WO32_BASE_IDX                                                1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW18_HI32                                                         0x05fc
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW18_HI32_BASE_IDX                                                1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW19_WO32                                                         0x05fd
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW19_WO32_BASE_IDX                                                1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW19_HI32                                                         0x05fe
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW19_HI32_BASE_IDX                                                1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW20_WO32                                                         0x05ff
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW20_WO32_BASE_IDX                                                1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW20_HI32                                                         0x0600
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW20_HI32_BASE_IDX                                                1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW21_WO32                                                         0x0601
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW21_WO32_BASE_IDX                                                1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW21_HI32                                                         0x0602
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW21_HI32_BASE_IDX                                                1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW22_WO32                                                         0x0603
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW22_WO32_BASE_IDX                                                1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW22_HI32                                                         0x0604
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW22_HI32_BASE_IDX                                                1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW23_WO32                                                         0x0605
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW23_WO32_BASE_IDX                                                1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW23_HI32                                                         0x0606
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW23_HI32_BASE_IDX                                                1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW24_WO32                                                         0x0607
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW24_WO32_BASE_IDX                                                1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW24_HI32                                                         0x0608
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW24_HI32_BASE_IDX                                                1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW25_WO32                                                         0x0609
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW25_WO32_BASE_IDX                                                1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW25_HI32                                                         0x060a
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW25_HI32_BASE_IDX                                                1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW26_WO32                                                         0x060b
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW26_WO32_BASE_IDX                                                1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW26_HI32                                                         0x060c
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW26_HI32_BASE_IDX                                                1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW27_WO32                                                         0x060d
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW27_WO32_BASE_IDX                                                1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW27_HI32                                                         0x060e
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW27_HI32_BASE_IDX                                                1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW28_WO32                                                         0x060f
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW28_WO32_BASE_IDX                                                1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW28_HI32                                                         0x0610
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW28_HI32_BASE_IDX                                                1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW29_WO32                                                         0x0611
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW29_WO32_BASE_IDX                                                1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW29_HI32                                                         0x0612
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW29_HI32_BASE_IDX                                                1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW30_WO32                                                         0x0613
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW30_WO32_BASE_IDX                                                1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW30_HI32                                                         0x0614
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW30_HI32_BASE_IDX                                                1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW31_WO32                                                         0x0615
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW31_WO32_BASE_IDX                                                1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW31_HI32                                                         0x0616
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW31_HI32_BASE_IDX                                                1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW32_WO32                                                         0x0617
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW32_WO32_BASE_IDX                                                1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW32_HI32                                                         0x0618
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW32_HI32_BASE_IDX                                                1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW33_WO32                                                         0x0619
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW33_WO32_BASE_IDX                                                1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW33_HI32                                                         0x061a
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW33_HI32_BASE_IDX                                                1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW34_WO32                                                         0x061b
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW34_WO32_BASE_IDX                                                1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW34_HI32                                                         0x061c
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW34_HI32_BASE_IDX                                                1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW35_WO32                                                         0x061d
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW35_WO32_BASE_IDX                                                1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW35_HI32                                                         0x061e
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW35_HI32_BASE_IDX                                                1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW36_WO32                                                         0x061f
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW36_WO32_BASE_IDX                                                1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW36_HI32                                                         0x0620
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW36_HI32_BASE_IDX                                                1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW37_WO32                                                         0x0621
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW37_WO32_BASE_IDX                                                1
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW37_HI32                                                         0x0622
#define mmMMMC_VM_MX_W1_TWS0_STAWT_ADDW37_HI32_BASE_IDX                                                1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW0_WO32                                                            0x0623
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW0_WO32_BASE_IDX                                                   1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW0_HI32                                                            0x0624
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW0_HI32_BASE_IDX                                                   1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW1_WO32                                                            0x0625
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW1_WO32_BASE_IDX                                                   1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW1_HI32                                                            0x0626
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW1_HI32_BASE_IDX                                                   1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW2_WO32                                                            0x0627
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW2_WO32_BASE_IDX                                                   1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW2_HI32                                                            0x0628
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW2_HI32_BASE_IDX                                                   1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW3_WO32                                                            0x0629
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW3_WO32_BASE_IDX                                                   1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW3_HI32                                                            0x062a
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW3_HI32_BASE_IDX                                                   1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW4_WO32                                                            0x062b
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW4_WO32_BASE_IDX                                                   1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW4_HI32                                                            0x062c
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW4_HI32_BASE_IDX                                                   1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW5_WO32                                                            0x062d
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW5_WO32_BASE_IDX                                                   1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW5_HI32                                                            0x062e
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW5_HI32_BASE_IDX                                                   1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW6_WO32                                                            0x062f
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW6_WO32_BASE_IDX                                                   1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW6_HI32                                                            0x0630
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW6_HI32_BASE_IDX                                                   1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW7_WO32                                                            0x0631
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW7_WO32_BASE_IDX                                                   1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW7_HI32                                                            0x0632
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW7_HI32_BASE_IDX                                                   1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW8_WO32                                                            0x0633
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW8_WO32_BASE_IDX                                                   1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW8_HI32                                                            0x0634
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW8_HI32_BASE_IDX                                                   1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW9_WO32                                                            0x0635
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW9_WO32_BASE_IDX                                                   1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW9_HI32                                                            0x0636
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW9_HI32_BASE_IDX                                                   1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW10_WO32                                                           0x0637
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW10_WO32_BASE_IDX                                                  1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW10_HI32                                                           0x0638
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW10_HI32_BASE_IDX                                                  1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW11_WO32                                                           0x0639
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW11_WO32_BASE_IDX                                                  1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW11_HI32                                                           0x063a
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW11_HI32_BASE_IDX                                                  1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW12_WO32                                                           0x063b
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW12_WO32_BASE_IDX                                                  1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW12_HI32                                                           0x063c
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW12_HI32_BASE_IDX                                                  1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW13_WO32                                                           0x063d
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW13_WO32_BASE_IDX                                                  1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW13_HI32                                                           0x063e
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW13_HI32_BASE_IDX                                                  1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW14_WO32                                                           0x063f
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW14_WO32_BASE_IDX                                                  1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW14_HI32                                                           0x0640
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW14_HI32_BASE_IDX                                                  1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW15_WO32                                                           0x0641
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW15_WO32_BASE_IDX                                                  1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW15_HI32                                                           0x0642
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW15_HI32_BASE_IDX                                                  1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW16_WO32                                                           0x0643
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW16_WO32_BASE_IDX                                                  1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW16_HI32                                                           0x0644
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW16_HI32_BASE_IDX                                                  1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW17_WO32                                                           0x0645
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW17_WO32_BASE_IDX                                                  1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW17_HI32                                                           0x0646
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW17_HI32_BASE_IDX                                                  1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW18_WO32                                                           0x0647
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW18_WO32_BASE_IDX                                                  1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW18_HI32                                                           0x0648
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW18_HI32_BASE_IDX                                                  1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW19_WO32                                                           0x0649
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW19_WO32_BASE_IDX                                                  1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW19_HI32                                                           0x064a
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW19_HI32_BASE_IDX                                                  1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW20_WO32                                                           0x064b
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW20_WO32_BASE_IDX                                                  1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW20_HI32                                                           0x064c
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW20_HI32_BASE_IDX                                                  1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW21_WO32                                                           0x064d
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW21_WO32_BASE_IDX                                                  1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW21_HI32                                                           0x064e
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW21_HI32_BASE_IDX                                                  1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW22_WO32                                                           0x064f
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW22_WO32_BASE_IDX                                                  1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW22_HI32                                                           0x0650
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW22_HI32_BASE_IDX                                                  1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW23_WO32                                                           0x0651
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW23_WO32_BASE_IDX                                                  1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW23_HI32                                                           0x0652
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW23_HI32_BASE_IDX                                                  1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW24_WO32                                                           0x0653
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW24_WO32_BASE_IDX                                                  1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW24_HI32                                                           0x0654
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW24_HI32_BASE_IDX                                                  1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW25_WO32                                                           0x0655
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW25_WO32_BASE_IDX                                                  1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW25_HI32                                                           0x0656
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW25_HI32_BASE_IDX                                                  1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW26_WO32                                                           0x0657
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW26_WO32_BASE_IDX                                                  1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW26_HI32                                                           0x0658
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW26_HI32_BASE_IDX                                                  1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW27_WO32                                                           0x0659
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW27_WO32_BASE_IDX                                                  1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW27_HI32                                                           0x065a
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW27_HI32_BASE_IDX                                                  1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW28_WO32                                                           0x065b
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW28_WO32_BASE_IDX                                                  1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW28_HI32                                                           0x065c
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW28_HI32_BASE_IDX                                                  1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW29_WO32                                                           0x065d
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW29_WO32_BASE_IDX                                                  1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW29_HI32                                                           0x065e
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW29_HI32_BASE_IDX                                                  1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW30_WO32                                                           0x065f
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW30_WO32_BASE_IDX                                                  1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW30_HI32                                                           0x0660
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW30_HI32_BASE_IDX                                                  1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW31_WO32                                                           0x0661
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW31_WO32_BASE_IDX                                                  1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW31_HI32                                                           0x0662
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW31_HI32_BASE_IDX                                                  1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW32_WO32                                                           0x0663
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW32_WO32_BASE_IDX                                                  1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW32_HI32                                                           0x0664
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW32_HI32_BASE_IDX                                                  1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW33_WO32                                                           0x0665
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW33_WO32_BASE_IDX                                                  1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW33_HI32                                                           0x0666
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW33_HI32_BASE_IDX                                                  1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW34_WO32                                                           0x0667
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW34_WO32_BASE_IDX                                                  1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW34_HI32                                                           0x0668
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW34_HI32_BASE_IDX                                                  1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW35_WO32                                                           0x0669
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW35_WO32_BASE_IDX                                                  1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW35_HI32                                                           0x066a
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW35_HI32_BASE_IDX                                                  1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW36_WO32                                                           0x066b
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW36_WO32_BASE_IDX                                                  1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW36_HI32                                                           0x066c
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW36_HI32_BASE_IDX                                                  1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW37_WO32                                                           0x066d
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW37_WO32_BASE_IDX                                                  1
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW37_HI32                                                           0x066e
#define mmMMMC_VM_MX_W1_TWS0_END_ADDW37_HI32_BASE_IDX                                                  1
#define mmMMMC_VM_MX_W1_TWS0_INVAWIDATE_STWEAM_WO32                                                    0x066f
#define mmMMMC_VM_MX_W1_TWS0_INVAWIDATE_STWEAM_WO32_BASE_IDX                                           1
#define mmMMMC_VM_MX_W1_TWS0_INVAWIDATE_STWEAM_HI32                                                    0x0670
#define mmMMMC_VM_MX_W1_TWS0_INVAWIDATE_STWEAM_HI32_BASE_IDX                                           1
#define mmMMMC_VM_MX_W1_TWS0_INVAWIDATE_WEQUEST_PENDING_WO32                                           0x0671
#define mmMMMC_VM_MX_W1_TWS0_INVAWIDATE_WEQUEST_PENDING_WO32_BASE_IDX                                  1
#define mmMMMC_VM_MX_W1_TWS0_INVAWIDATE_WEQUEST_PENDING_HI32                                           0x0672
#define mmMMMC_VM_MX_W1_TWS0_INVAWIDATE_WEQUEST_PENDING_HI32_BASE_IDX                                  1
#define mmMMMC_VM_MX_W1_TWS0_PWOTECTION_FAUWT_STATUS                                                   0x0673
#define mmMMMC_VM_MX_W1_TWS0_PWOTECTION_FAUWT_STATUS_BASE_IDX                                          1
#define mmMMMC_VM_MX_W1_TWS0_PWOTECTION_FAUWT_ADDW_WO32                                                0x0674
#define mmMMMC_VM_MX_W1_TWS0_PWOTECTION_FAUWT_ADDW_WO32_BASE_IDX                                       1
#define mmMMMC_VM_MX_W1_TWS0_PWOTECTION_FAUWT_ADDW_HI32                                                0x0675
#define mmMMMC_VM_MX_W1_TWS0_PWOTECTION_FAUWT_ADDW_HI32_BASE_IDX                                       1
#define mmMMVM_W2_SAW_CNTW                                                                             0x0676
#define mmMMVM_W2_SAW_CNTW_BASE_IDX                                                                    1
#define mmMMVM_W2_SAW_CNTW2                                                                            0x0677
#define mmMMVM_W2_SAW_CNTW2_BASE_IDX                                                                   1
#define mmMMVM_W2_SAW_CNTW3                                                                            0x0678
#define mmMMVM_W2_SAW_CNTW3_BASE_IDX                                                                   1
#define mmMMVM_W2_SAW_CNTW4                                                                            0x0679
#define mmMMVM_W2_SAW_CNTW4_BASE_IDX                                                                   1
#define mmMMVM_W2_SAW_CONTEXT0_CNTW                                                                    0x067a
#define mmMMVM_W2_SAW_CONTEXT0_CNTW_BASE_IDX                                                           1
#define mmMMVM_W2_SAW_CONTEXT0_CNTW2                                                                   0x067b
#define mmMMVM_W2_SAW_CONTEXT0_CNTW2_BASE_IDX                                                          1
#define mmMMVM_W2_SAW_CONTEXT0_PAGE_TABWE_BASE_ADDW_WO32                                               0x067c
#define mmMMVM_W2_SAW_CONTEXT0_PAGE_TABWE_BASE_ADDW_WO32_BASE_IDX                                      1
#define mmMMVM_W2_SAW_CONTEXT0_PAGE_TABWE_BASE_ADDW_HI32                                               0x067d
#define mmMMVM_W2_SAW_CONTEXT0_PAGE_TABWE_BASE_ADDW_HI32_BASE_IDX                                      1
#define mmMMVM_W2_SAW_CONTEXT0_PAGE_TABWE_STAWT_ADDW_WO32                                              0x067e
#define mmMMVM_W2_SAW_CONTEXT0_PAGE_TABWE_STAWT_ADDW_WO32_BASE_IDX                                     1
#define mmMMVM_W2_SAW_CONTEXT0_PAGE_TABWE_STAWT_ADDW_HI32                                              0x067f
#define mmMMVM_W2_SAW_CONTEXT0_PAGE_TABWE_STAWT_ADDW_HI32_BASE_IDX                                     1
#define mmMMVM_W2_SAW_CONTEXT0_PAGE_TABWE_END_ADDW_WO32                                                0x0680
#define mmMMVM_W2_SAW_CONTEXT0_PAGE_TABWE_END_ADDW_WO32_BASE_IDX                                       1
#define mmMMVM_W2_SAW_CONTEXT0_PAGE_TABWE_END_ADDW_HI32                                                0x0681
#define mmMMVM_W2_SAW_CONTEXT0_PAGE_TABWE_END_ADDW_HI32_BASE_IDX                                       1
#define mmMMVM_W2_SAW_CONTEXTS_DISABWE                                                                 0x0682
#define mmMMVM_W2_SAW_CONTEXTS_DISABWE_BASE_IDX                                                        1
#define mmMMVM_W2_SAW_PIPES_BUSY_WO32                                                                  0x0683
#define mmMMVM_W2_SAW_PIPES_BUSY_WO32_BASE_IDX                                                         1
#define mmMMVM_W2_SAW_PIPES_BUSY_HI32                                                                  0x0684
#define mmMMVM_W2_SAW_PIPES_BUSY_HI32_BASE_IDX                                                         1
#define mmMMMC_VM_MX_W1_TWS0_IOMMU_FAUWT_STATUS                                                        0x0685
#define mmMMMC_VM_MX_W1_TWS0_IOMMU_FAUWT_STATUS_BASE_IDX                                               1
#define mmMMMC_VM_MX_W1_TWS0_IOMMU_FAUWT_GVADDW_WO32                                                   0x0686
#define mmMMMC_VM_MX_W1_TWS0_IOMMU_FAUWT_GVADDW_WO32_BASE_IDX                                          1
#define mmMMMC_VM_MX_W1_TWS0_IOMMU_FAUWT_GVADDW_HI32                                                   0x0687
#define mmMMMC_VM_MX_W1_TWS0_IOMMU_FAUWT_GVADDW_HI32_BASE_IDX                                          1


// addwessBwock: mmhub_mmutcw2_mmatcw2dec
// base addwess: 0x69b00
#define mmMM_ATC_W2_CNTW                                                                               0x06c0
#define mmMM_ATC_W2_CNTW_BASE_IDX                                                                      1
#define mmMM_ATC_W2_CNTW2                                                                              0x06c1
#define mmMM_ATC_W2_CNTW2_BASE_IDX                                                                     1
#define mmMM_ATC_W2_CACHE_DATA0                                                                        0x06c4
#define mmMM_ATC_W2_CACHE_DATA0_BASE_IDX                                                               1
#define mmMM_ATC_W2_CACHE_DATA1                                                                        0x06c5
#define mmMM_ATC_W2_CACHE_DATA1_BASE_IDX                                                               1
#define mmMM_ATC_W2_CACHE_DATA2                                                                        0x06c6
#define mmMM_ATC_W2_CACHE_DATA2_BASE_IDX                                                               1
#define mmMM_ATC_W2_CNTW3                                                                              0x06c7
#define mmMM_ATC_W2_CNTW3_BASE_IDX                                                                     1
#define mmMM_ATC_W2_CNTW4                                                                              0x06c8
#define mmMM_ATC_W2_CNTW4_BASE_IDX                                                                     1
#define mmMM_ATC_W2_CNTW5                                                                              0x06c9
#define mmMM_ATC_W2_CNTW5_BASE_IDX                                                                     1
#define mmMM_ATC_W2_MM_GWOUP_WT_CWASSES                                                                0x06ca
#define mmMM_ATC_W2_MM_GWOUP_WT_CWASSES_BASE_IDX                                                       1
#define mmMM_ATC_W2_STATUS                                                                             0x06cb
#define mmMM_ATC_W2_STATUS_BASE_IDX                                                                    1
#define mmMM_ATC_W2_STATUS2                                                                            0x06cc
#define mmMM_ATC_W2_STATUS2_BASE_IDX                                                                   1
#define mmMM_ATC_W2_MISC_CG                                                                            0x06cd
#define mmMM_ATC_W2_MISC_CG_BASE_IDX                                                                   1
#define mmMM_ATC_W2_MEM_POWEW_WS                                                                       0x06ce
#define mmMM_ATC_W2_MEM_POWEW_WS_BASE_IDX                                                              1
#define mmMM_ATC_W2_CGTT_CWK_CTWW                                                                      0x06cf
#define mmMM_ATC_W2_CGTT_CWK_CTWW_BASE_IDX                                                             1
#define mmMM_ATC_W2_SDPPOWT_CTWW                                                                       0x06d2
#define mmMM_ATC_W2_SDPPOWT_CTWW_BASE_IDX                                                              1


// addwessBwock: mmhub_mmutcw2_mmvmw2pfdec
// base addwess: 0x69c00
#define mmMMVM_W2_CNTW                                                                                 0x0700
#define mmMMVM_W2_CNTW_BASE_IDX                                                                        1
#define mmMMVM_W2_CNTW2                                                                                0x0701
#define mmMMVM_W2_CNTW2_BASE_IDX                                                                       1
#define mmMMVM_W2_CNTW3                                                                                0x0702
#define mmMMVM_W2_CNTW3_BASE_IDX                                                                       1
#define mmMMVM_W2_STATUS                                                                               0x0703
#define mmMMVM_W2_STATUS_BASE_IDX                                                                      1
#define mmMMVM_DUMMY_PAGE_FAUWT_CNTW                                                                   0x0704
#define mmMMVM_DUMMY_PAGE_FAUWT_CNTW_BASE_IDX                                                          1
#define mmMMVM_DUMMY_PAGE_FAUWT_ADDW_WO32                                                              0x0705
#define mmMMVM_DUMMY_PAGE_FAUWT_ADDW_WO32_BASE_IDX                                                     1
#define mmMMVM_DUMMY_PAGE_FAUWT_ADDW_HI32                                                              0x0706
#define mmMMVM_DUMMY_PAGE_FAUWT_ADDW_HI32_BASE_IDX                                                     1
#define mmMMVM_INVAWIDATE_CNTW                                                                         0x0707
#define mmMMVM_INVAWIDATE_CNTW_BASE_IDX                                                                1
#define mmMMVM_W2_PWOTECTION_FAUWT_CNTW                                                                0x0708
#define mmMMVM_W2_PWOTECTION_FAUWT_CNTW_BASE_IDX                                                       1
#define mmMMVM_W2_PWOTECTION_FAUWT_CNTW2                                                               0x0709
#define mmMMVM_W2_PWOTECTION_FAUWT_CNTW2_BASE_IDX                                                      1
#define mmMMVM_W2_PWOTECTION_FAUWT_MM_CNTW3                                                            0x070a
#define mmMMVM_W2_PWOTECTION_FAUWT_MM_CNTW3_BASE_IDX                                                   1
#define mmMMVM_W2_PWOTECTION_FAUWT_MM_CNTW4                                                            0x070b
#define mmMMVM_W2_PWOTECTION_FAUWT_MM_CNTW4_BASE_IDX                                                   1
#define mmMMVM_W2_PWOTECTION_FAUWT_STATUS                                                              0x070c
#define mmMMVM_W2_PWOTECTION_FAUWT_STATUS_BASE_IDX                                                     1
#define mmMMVM_W2_PWOTECTION_FAUWT_ADDW_WO32                                                           0x070d
#define mmMMVM_W2_PWOTECTION_FAUWT_ADDW_WO32_BASE_IDX                                                  1
#define mmMMVM_W2_PWOTECTION_FAUWT_ADDW_HI32                                                           0x070e
#define mmMMVM_W2_PWOTECTION_FAUWT_ADDW_HI32_BASE_IDX                                                  1
#define mmMMVM_W2_PWOTECTION_FAUWT_DEFAUWT_ADDW_WO32                                                   0x070f
#define mmMMVM_W2_PWOTECTION_FAUWT_DEFAUWT_ADDW_WO32_BASE_IDX                                          1
#define mmMMVM_W2_PWOTECTION_FAUWT_DEFAUWT_ADDW_HI32                                                   0x0710
#define mmMMVM_W2_PWOTECTION_FAUWT_DEFAUWT_ADDW_HI32_BASE_IDX                                          1
#define mmMMVM_W2_CONTEXT1_IDENTITY_APEWTUWE_WOW_ADDW_WO32                                             0x0712
#define mmMMVM_W2_CONTEXT1_IDENTITY_APEWTUWE_WOW_ADDW_WO32_BASE_IDX                                    1
#define mmMMVM_W2_CONTEXT1_IDENTITY_APEWTUWE_WOW_ADDW_HI32                                             0x0713
#define mmMMVM_W2_CONTEXT1_IDENTITY_APEWTUWE_WOW_ADDW_HI32_BASE_IDX                                    1
#define mmMMVM_W2_CONTEXT1_IDENTITY_APEWTUWE_HIGH_ADDW_WO32                                            0x0714
#define mmMMVM_W2_CONTEXT1_IDENTITY_APEWTUWE_HIGH_ADDW_WO32_BASE_IDX                                   1
#define mmMMVM_W2_CONTEXT1_IDENTITY_APEWTUWE_HIGH_ADDW_HI32                                            0x0715
#define mmMMVM_W2_CONTEXT1_IDENTITY_APEWTUWE_HIGH_ADDW_HI32_BASE_IDX                                   1
#define mmMMVM_W2_CONTEXT_IDENTITY_PHYSICAW_OFFSET_WO32                                                0x0716
#define mmMMVM_W2_CONTEXT_IDENTITY_PHYSICAW_OFFSET_WO32_BASE_IDX                                       1
#define mmMMVM_W2_CONTEXT_IDENTITY_PHYSICAW_OFFSET_HI32                                                0x0717
#define mmMMVM_W2_CONTEXT_IDENTITY_PHYSICAW_OFFSET_HI32_BASE_IDX                                       1
#define mmMMVM_W2_CNTW4                                                                                0x0718
#define mmMMVM_W2_CNTW4_BASE_IDX                                                                       1
#define mmMMVM_W2_MM_GWOUP_WT_CWASSES                                                                  0x0719
#define mmMMVM_W2_MM_GWOUP_WT_CWASSES_BASE_IDX                                                         1
#define mmMMVM_W2_BANK_SEWECT_WESEWVED_CID                                                             0x071a
#define mmMMVM_W2_BANK_SEWECT_WESEWVED_CID_BASE_IDX                                                    1
#define mmMMVM_W2_BANK_SEWECT_WESEWVED_CID2                                                            0x071b
#define mmMMVM_W2_BANK_SEWECT_WESEWVED_CID2_BASE_IDX                                                   1
#define mmMMVM_W2_CACHE_PAWITY_CNTW                                                                    0x071c
#define mmMMVM_W2_CACHE_PAWITY_CNTW_BASE_IDX                                                           1
#define mmMMVM_W2_IH_WOG_CNTW                                                                          0x071d
#define mmMMVM_W2_IH_WOG_CNTW_BASE_IDX                                                                 1
#define mmMMVM_W2_IH_WOG_BUSY                                                                          0x071e
#define mmMMVM_W2_IH_WOG_BUSY_BASE_IDX                                                                 1
#define mmMMVM_W2_CGTT_CWK_CTWW                                                                        0x071f
#define mmMMVM_W2_CGTT_CWK_CTWW_BASE_IDX                                                               1
#define mmMMVM_W2_CNTW5                                                                                0x0720
#define mmMMVM_W2_CNTW5_BASE_IDX                                                                       1
#define mmMMVM_W2_GCW_CNTW                                                                             0x0721
#define mmMMVM_W2_GCW_CNTW_BASE_IDX                                                                    1
#define mmMMVM_W2_CGTT_BUSY_CTWW                                                                       0x0722
#define mmMMVM_W2_CGTT_BUSY_CTWW_BASE_IDX                                                              1
#define mmMMVM_W2_PTE_CACHE_DUMP_CNTW                                                                  0x0723
#define mmMMVM_W2_PTE_CACHE_DUMP_CNTW_BASE_IDX                                                         1
#define mmMMVM_W2_PTE_CACHE_DUMP_WEAD                                                                  0x0724
#define mmMMVM_W2_PTE_CACHE_DUMP_WEAD_BASE_IDX                                                         1


// addwessBwock: mmhub_mmutcw2_mmvmw2vcdec
// base addwess: 0x69d00
#define mmMMVM_CONTEXT0_CNTW                                                                           0x0740
#define mmMMVM_CONTEXT0_CNTW_BASE_IDX                                                                  1
#define mmMMVM_CONTEXT1_CNTW                                                                           0x0741
#define mmMMVM_CONTEXT1_CNTW_BASE_IDX                                                                  1
#define mmMMVM_CONTEXT2_CNTW                                                                           0x0742
#define mmMMVM_CONTEXT2_CNTW_BASE_IDX                                                                  1
#define mmMMVM_CONTEXT3_CNTW                                                                           0x0743
#define mmMMVM_CONTEXT3_CNTW_BASE_IDX                                                                  1
#define mmMMVM_CONTEXT4_CNTW                                                                           0x0744
#define mmMMVM_CONTEXT4_CNTW_BASE_IDX                                                                  1
#define mmMMVM_CONTEXT5_CNTW                                                                           0x0745
#define mmMMVM_CONTEXT5_CNTW_BASE_IDX                                                                  1
#define mmMMVM_CONTEXT6_CNTW                                                                           0x0746
#define mmMMVM_CONTEXT6_CNTW_BASE_IDX                                                                  1
#define mmMMVM_CONTEXT7_CNTW                                                                           0x0747
#define mmMMVM_CONTEXT7_CNTW_BASE_IDX                                                                  1
#define mmMMVM_CONTEXT8_CNTW                                                                           0x0748
#define mmMMVM_CONTEXT8_CNTW_BASE_IDX                                                                  1
#define mmMMVM_CONTEXT9_CNTW                                                                           0x0749
#define mmMMVM_CONTEXT9_CNTW_BASE_IDX                                                                  1
#define mmMMVM_CONTEXT10_CNTW                                                                          0x074a
#define mmMMVM_CONTEXT10_CNTW_BASE_IDX                                                                 1
#define mmMMVM_CONTEXT11_CNTW                                                                          0x074b
#define mmMMVM_CONTEXT11_CNTW_BASE_IDX                                                                 1
#define mmMMVM_CONTEXT12_CNTW                                                                          0x074c
#define mmMMVM_CONTEXT12_CNTW_BASE_IDX                                                                 1
#define mmMMVM_CONTEXT13_CNTW                                                                          0x074d
#define mmMMVM_CONTEXT13_CNTW_BASE_IDX                                                                 1
#define mmMMVM_CONTEXT14_CNTW                                                                          0x074e
#define mmMMVM_CONTEXT14_CNTW_BASE_IDX                                                                 1
#define mmMMVM_CONTEXT15_CNTW                                                                          0x074f
#define mmMMVM_CONTEXT15_CNTW_BASE_IDX                                                                 1
#define mmMMVM_CONTEXTS_DISABWE                                                                        0x0750
#define mmMMVM_CONTEXTS_DISABWE_BASE_IDX                                                               1
#define mmMMVM_W2_PEW_PFVF_PTE_CACHE_FWAGMENT_SIZES                                                    0x0751
#define mmMMVM_W2_PEW_PFVF_PTE_CACHE_FWAGMENT_SIZES_BASE_IDX                                           1
#define mmMMVM_W2_CONTEXT0_PEW_PFVF_PTE_CACHE_FWAGMENT_SIZES                                           0x0752
#define mmMMVM_W2_CONTEXT0_PEW_PFVF_PTE_CACHE_FWAGMENT_SIZES_BASE_IDX                                  1
#define mmMMVM_W2_CONTEXT1_PEW_PFVF_PTE_CACHE_FWAGMENT_SIZES                                           0x0753
#define mmMMVM_W2_CONTEXT1_PEW_PFVF_PTE_CACHE_FWAGMENT_SIZES_BASE_IDX                                  1
#define mmMMVM_W2_CONTEXT2_PEW_PFVF_PTE_CACHE_FWAGMENT_SIZES                                           0x0754
#define mmMMVM_W2_CONTEXT2_PEW_PFVF_PTE_CACHE_FWAGMENT_SIZES_BASE_IDX                                  1
#define mmMMVM_W2_CONTEXT3_PEW_PFVF_PTE_CACHE_FWAGMENT_SIZES                                           0x0755
#define mmMMVM_W2_CONTEXT3_PEW_PFVF_PTE_CACHE_FWAGMENT_SIZES_BASE_IDX                                  1
#define mmMMVM_W2_CONTEXT4_PEW_PFVF_PTE_CACHE_FWAGMENT_SIZES                                           0x0756
#define mmMMVM_W2_CONTEXT4_PEW_PFVF_PTE_CACHE_FWAGMENT_SIZES_BASE_IDX                                  1
#define mmMMVM_W2_CONTEXT5_PEW_PFVF_PTE_CACHE_FWAGMENT_SIZES                                           0x0757
#define mmMMVM_W2_CONTEXT5_PEW_PFVF_PTE_CACHE_FWAGMENT_SIZES_BASE_IDX                                  1
#define mmMMVM_W2_CONTEXT6_PEW_PFVF_PTE_CACHE_FWAGMENT_SIZES                                           0x0758
#define mmMMVM_W2_CONTEXT6_PEW_PFVF_PTE_CACHE_FWAGMENT_SIZES_BASE_IDX                                  1
#define mmMMVM_W2_CONTEXT7_PEW_PFVF_PTE_CACHE_FWAGMENT_SIZES                                           0x0759
#define mmMMVM_W2_CONTEXT7_PEW_PFVF_PTE_CACHE_FWAGMENT_SIZES_BASE_IDX                                  1
#define mmMMVM_W2_CONTEXT8_PEW_PFVF_PTE_CACHE_FWAGMENT_SIZES                                           0x075a
#define mmMMVM_W2_CONTEXT8_PEW_PFVF_PTE_CACHE_FWAGMENT_SIZES_BASE_IDX                                  1
#define mmMMVM_W2_CONTEXT9_PEW_PFVF_PTE_CACHE_FWAGMENT_SIZES                                           0x075b
#define mmMMVM_W2_CONTEXT9_PEW_PFVF_PTE_CACHE_FWAGMENT_SIZES_BASE_IDX                                  1
#define mmMMVM_W2_CONTEXT10_PEW_PFVF_PTE_CACHE_FWAGMENT_SIZES                                          0x075c
#define mmMMVM_W2_CONTEXT10_PEW_PFVF_PTE_CACHE_FWAGMENT_SIZES_BASE_IDX                                 1
#define mmMMVM_W2_CONTEXT11_PEW_PFVF_PTE_CACHE_FWAGMENT_SIZES                                          0x075d
#define mmMMVM_W2_CONTEXT11_PEW_PFVF_PTE_CACHE_FWAGMENT_SIZES_BASE_IDX                                 1
#define mmMMVM_W2_CONTEXT12_PEW_PFVF_PTE_CACHE_FWAGMENT_SIZES                                          0x075e
#define mmMMVM_W2_CONTEXT12_PEW_PFVF_PTE_CACHE_FWAGMENT_SIZES_BASE_IDX                                 1
#define mmMMVM_W2_CONTEXT13_PEW_PFVF_PTE_CACHE_FWAGMENT_SIZES                                          0x075f
#define mmMMVM_W2_CONTEXT13_PEW_PFVF_PTE_CACHE_FWAGMENT_SIZES_BASE_IDX                                 1
#define mmMMVM_W2_CONTEXT14_PEW_PFVF_PTE_CACHE_FWAGMENT_SIZES                                          0x0760
#define mmMMVM_W2_CONTEXT14_PEW_PFVF_PTE_CACHE_FWAGMENT_SIZES_BASE_IDX                                 1
#define mmMMVM_W2_CONTEXT15_PEW_PFVF_PTE_CACHE_FWAGMENT_SIZES                                          0x0761
#define mmMMVM_W2_CONTEXT15_PEW_PFVF_PTE_CACHE_FWAGMENT_SIZES_BASE_IDX                                 1


// addwessBwock: mmhub_mmutcw2_mmvmw2pwdec
// base addwess: 0x6a090
#define mmMMMC_VM_W2_PEWFCOUNTEW0_CFG                                                                  0x0824
#define mmMMMC_VM_W2_PEWFCOUNTEW0_CFG_BASE_IDX                                                         1
#define mmMMMC_VM_W2_PEWFCOUNTEW1_CFG                                                                  0x0825
#define mmMMMC_VM_W2_PEWFCOUNTEW1_CFG_BASE_IDX                                                         1
#define mmMMMC_VM_W2_PEWFCOUNTEW2_CFG                                                                  0x0826
#define mmMMMC_VM_W2_PEWFCOUNTEW2_CFG_BASE_IDX                                                         1
#define mmMMMC_VM_W2_PEWFCOUNTEW3_CFG                                                                  0x0827
#define mmMMMC_VM_W2_PEWFCOUNTEW3_CFG_BASE_IDX                                                         1
#define mmMMMC_VM_W2_PEWFCOUNTEW4_CFG                                                                  0x0828
#define mmMMMC_VM_W2_PEWFCOUNTEW4_CFG_BASE_IDX                                                         1
#define mmMMMC_VM_W2_PEWFCOUNTEW5_CFG                                                                  0x0829
#define mmMMMC_VM_W2_PEWFCOUNTEW5_CFG_BASE_IDX                                                         1
#define mmMMMC_VM_W2_PEWFCOUNTEW6_CFG                                                                  0x082a
#define mmMMMC_VM_W2_PEWFCOUNTEW6_CFG_BASE_IDX                                                         1
#define mmMMMC_VM_W2_PEWFCOUNTEW7_CFG                                                                  0x082b
#define mmMMMC_VM_W2_PEWFCOUNTEW7_CFG_BASE_IDX                                                         1
#define mmMMMC_VM_W2_PEWFCOUNTEW_WSWT_CNTW                                                             0x082c
#define mmMMMC_VM_W2_PEWFCOUNTEW_WSWT_CNTW_BASE_IDX                                                    1
#define mmMMUTCW2_PEWFCOUNTEW0_CFG                                                                     0x082d
#define mmMMUTCW2_PEWFCOUNTEW0_CFG_BASE_IDX                                                            1
#define mmMMUTCW2_PEWFCOUNTEW1_CFG                                                                     0x082e
#define mmMMUTCW2_PEWFCOUNTEW1_CFG_BASE_IDX                                                            1
#define mmMMUTCW2_PEWFCOUNTEW2_CFG                                                                     0x082f
#define mmMMUTCW2_PEWFCOUNTEW2_CFG_BASE_IDX                                                            1
#define mmMMUTCW2_PEWFCOUNTEW3_CFG                                                                     0x0830
#define mmMMUTCW2_PEWFCOUNTEW3_CFG_BASE_IDX                                                            1
#define mmMMUTCW2_PEWFCOUNTEW_WSWT_CNTW                                                                0x0831
#define mmMMUTCW2_PEWFCOUNTEW_WSWT_CNTW_BASE_IDX                                                       1


// addwessBwock: mmhub_mmutcw2_mmvmw2pwdec
// base addwess: 0x6a0e0
#define mmMMMC_VM_W2_PEWFCOUNTEW_WO                                                                    0x0838
#define mmMMMC_VM_W2_PEWFCOUNTEW_WO_BASE_IDX                                                           1
#define mmMMMC_VM_W2_PEWFCOUNTEW_HI                                                                    0x0839
#define mmMMMC_VM_W2_PEWFCOUNTEW_HI_BASE_IDX                                                           1
#define mmMMUTCW2_PEWFCOUNTEW_WO                                                                       0x083a
#define mmMMUTCW2_PEWFCOUNTEW_WO_BASE_IDX                                                              1
#define mmMMUTCW2_PEWFCOUNTEW_HI                                                                       0x083b
#define mmMMUTCW2_PEWFCOUNTEW_HI_BASE_IDX                                                              1


// addwessBwock: mmhub_mmutcw2_mmvmshawedhvdec
// base addwess: 0x6a130
#define mmMMMC_VM_FB_SIZE_OFFSET_VF0                                                                   0x084c
#define mmMMMC_VM_FB_SIZE_OFFSET_VF0_BASE_IDX                                                          1
#define mmMMMC_VM_FB_SIZE_OFFSET_VF1                                                                   0x084d
#define mmMMMC_VM_FB_SIZE_OFFSET_VF1_BASE_IDX                                                          1
#define mmMMMC_VM_FB_SIZE_OFFSET_VF2                                                                   0x084e
#define mmMMMC_VM_FB_SIZE_OFFSET_VF2_BASE_IDX                                                          1
#define mmMMMC_VM_FB_SIZE_OFFSET_VF3                                                                   0x084f
#define mmMMMC_VM_FB_SIZE_OFFSET_VF3_BASE_IDX                                                          1
#define mmMMMC_VM_FB_SIZE_OFFSET_VF4                                                                   0x0850
#define mmMMMC_VM_FB_SIZE_OFFSET_VF4_BASE_IDX                                                          1
#define mmMMMC_VM_FB_SIZE_OFFSET_VF5                                                                   0x0851
#define mmMMMC_VM_FB_SIZE_OFFSET_VF5_BASE_IDX                                                          1
#define mmMMMC_VM_FB_SIZE_OFFSET_VF6                                                                   0x0852
#define mmMMMC_VM_FB_SIZE_OFFSET_VF6_BASE_IDX                                                          1
#define mmMMMC_VM_FB_SIZE_OFFSET_VF7                                                                   0x0853
#define mmMMMC_VM_FB_SIZE_OFFSET_VF7_BASE_IDX                                                          1
#define mmMMMC_VM_FB_SIZE_OFFSET_VF8                                                                   0x0854
#define mmMMMC_VM_FB_SIZE_OFFSET_VF8_BASE_IDX                                                          1
#define mmMMMC_VM_FB_SIZE_OFFSET_VF9                                                                   0x0855
#define mmMMMC_VM_FB_SIZE_OFFSET_VF9_BASE_IDX                                                          1
#define mmMMMC_VM_FB_SIZE_OFFSET_VF10                                                                  0x0856
#define mmMMMC_VM_FB_SIZE_OFFSET_VF10_BASE_IDX                                                         1
#define mmMMMC_VM_FB_SIZE_OFFSET_VF11                                                                  0x0857
#define mmMMMC_VM_FB_SIZE_OFFSET_VF11_BASE_IDX                                                         1
#define mmMMMC_VM_FB_SIZE_OFFSET_VF12                                                                  0x0858
#define mmMMMC_VM_FB_SIZE_OFFSET_VF12_BASE_IDX                                                         1
#define mmMMMC_VM_FB_SIZE_OFFSET_VF13                                                                  0x0859
#define mmMMMC_VM_FB_SIZE_OFFSET_VF13_BASE_IDX                                                         1
#define mmMMMC_VM_FB_SIZE_OFFSET_VF14                                                                  0x085a
#define mmMMMC_VM_FB_SIZE_OFFSET_VF14_BASE_IDX                                                         1
#define mmMMMC_VM_FB_SIZE_OFFSET_VF15                                                                  0x085b
#define mmMMMC_VM_FB_SIZE_OFFSET_VF15_BASE_IDX                                                         1
#define mmMMMC_VM_FB_SIZE_OFFSET_VF16                                                                  0x085c
#define mmMMMC_VM_FB_SIZE_OFFSET_VF16_BASE_IDX                                                         1
#define mmMMMC_VM_FB_SIZE_OFFSET_VF17                                                                  0x085d
#define mmMMMC_VM_FB_SIZE_OFFSET_VF17_BASE_IDX                                                         1
#define mmMMMC_VM_FB_SIZE_OFFSET_VF18                                                                  0x085e
#define mmMMMC_VM_FB_SIZE_OFFSET_VF18_BASE_IDX                                                         1
#define mmMMMC_VM_FB_SIZE_OFFSET_VF19                                                                  0x085f
#define mmMMMC_VM_FB_SIZE_OFFSET_VF19_BASE_IDX                                                         1
#define mmMMMC_VM_FB_SIZE_OFFSET_VF20                                                                  0x0860
#define mmMMMC_VM_FB_SIZE_OFFSET_VF20_BASE_IDX                                                         1
#define mmMMMC_VM_FB_SIZE_OFFSET_VF21                                                                  0x0861
#define mmMMMC_VM_FB_SIZE_OFFSET_VF21_BASE_IDX                                                         1
#define mmMMMC_VM_FB_SIZE_OFFSET_VF22                                                                  0x0862
#define mmMMMC_VM_FB_SIZE_OFFSET_VF22_BASE_IDX                                                         1
#define mmMMMC_VM_FB_SIZE_OFFSET_VF23                                                                  0x0863
#define mmMMMC_VM_FB_SIZE_OFFSET_VF23_BASE_IDX                                                         1
#define mmMMMC_VM_FB_SIZE_OFFSET_VF24                                                                  0x0864
#define mmMMMC_VM_FB_SIZE_OFFSET_VF24_BASE_IDX                                                         1
#define mmMMMC_VM_FB_SIZE_OFFSET_VF25                                                                  0x0865
#define mmMMMC_VM_FB_SIZE_OFFSET_VF25_BASE_IDX                                                         1
#define mmMMMC_VM_FB_SIZE_OFFSET_VF26                                                                  0x0866
#define mmMMMC_VM_FB_SIZE_OFFSET_VF26_BASE_IDX                                                         1
#define mmMMMC_VM_FB_SIZE_OFFSET_VF27                                                                  0x0867
#define mmMMMC_VM_FB_SIZE_OFFSET_VF27_BASE_IDX                                                         1
#define mmMMMC_VM_FB_SIZE_OFFSET_VF28                                                                  0x0868
#define mmMMMC_VM_FB_SIZE_OFFSET_VF28_BASE_IDX                                                         1
#define mmMMMC_VM_FB_SIZE_OFFSET_VF29                                                                  0x0869
#define mmMMMC_VM_FB_SIZE_OFFSET_VF29_BASE_IDX                                                         1
#define mmMMMC_VM_FB_SIZE_OFFSET_VF30                                                                  0x086a
#define mmMMMC_VM_FB_SIZE_OFFSET_VF30_BASE_IDX                                                         1
#define mmMMMC_VM_FB_SIZE_OFFSET_VF31                                                                  0x086b
#define mmMMMC_VM_FB_SIZE_OFFSET_VF31_BASE_IDX                                                         1
#define mmMMVM_IOMMU_MMIO_CNTWW_1                                                                      0x086c
#define mmMMVM_IOMMU_MMIO_CNTWW_1_BASE_IDX                                                             1
#define mmMMMC_VM_MAWC_BASE_WO_0                                                                       0x086d
#define mmMMMC_VM_MAWC_BASE_WO_0_BASE_IDX                                                              1
#define mmMMMC_VM_MAWC_BASE_WO_1                                                                       0x086e
#define mmMMMC_VM_MAWC_BASE_WO_1_BASE_IDX                                                              1
#define mmMMMC_VM_MAWC_BASE_WO_2                                                                       0x086f
#define mmMMMC_VM_MAWC_BASE_WO_2_BASE_IDX                                                              1
#define mmMMMC_VM_MAWC_BASE_WO_3                                                                       0x0870
#define mmMMMC_VM_MAWC_BASE_WO_3_BASE_IDX                                                              1
#define mmMMMC_VM_MAWC_BASE_HI_0                                                                       0x0871
#define mmMMMC_VM_MAWC_BASE_HI_0_BASE_IDX                                                              1
#define mmMMMC_VM_MAWC_BASE_HI_1                                                                       0x0872
#define mmMMMC_VM_MAWC_BASE_HI_1_BASE_IDX                                                              1
#define mmMMMC_VM_MAWC_BASE_HI_2                                                                       0x0873
#define mmMMMC_VM_MAWC_BASE_HI_2_BASE_IDX                                                              1
#define mmMMMC_VM_MAWC_BASE_HI_3                                                                       0x0874
#define mmMMMC_VM_MAWC_BASE_HI_3_BASE_IDX                                                              1
#define mmMMMC_VM_MAWC_WEWOC_WO_0                                                                      0x0875
#define mmMMMC_VM_MAWC_WEWOC_WO_0_BASE_IDX                                                             1
#define mmMMMC_VM_MAWC_WEWOC_WO_1                                                                      0x0876
#define mmMMMC_VM_MAWC_WEWOC_WO_1_BASE_IDX                                                             1
#define mmMMMC_VM_MAWC_WEWOC_WO_2                                                                      0x0877
#define mmMMMC_VM_MAWC_WEWOC_WO_2_BASE_IDX                                                             1
#define mmMMMC_VM_MAWC_WEWOC_WO_3                                                                      0x0878
#define mmMMMC_VM_MAWC_WEWOC_WO_3_BASE_IDX                                                             1
#define mmMMMC_VM_MAWC_WEWOC_HI_0                                                                      0x0879
#define mmMMMC_VM_MAWC_WEWOC_HI_0_BASE_IDX                                                             1
#define mmMMMC_VM_MAWC_WEWOC_HI_1                                                                      0x087a
#define mmMMMC_VM_MAWC_WEWOC_HI_1_BASE_IDX                                                             1
#define mmMMMC_VM_MAWC_WEWOC_HI_2                                                                      0x087b
#define mmMMMC_VM_MAWC_WEWOC_HI_2_BASE_IDX                                                             1
#define mmMMMC_VM_MAWC_WEWOC_HI_3                                                                      0x087c
#define mmMMMC_VM_MAWC_WEWOC_HI_3_BASE_IDX                                                             1
#define mmMMMC_VM_MAWC_WEN_WO_0                                                                        0x087d
#define mmMMMC_VM_MAWC_WEN_WO_0_BASE_IDX                                                               1
#define mmMMMC_VM_MAWC_WEN_WO_1                                                                        0x087e
#define mmMMMC_VM_MAWC_WEN_WO_1_BASE_IDX                                                               1
#define mmMMMC_VM_MAWC_WEN_WO_2                                                                        0x087f
#define mmMMMC_VM_MAWC_WEN_WO_2_BASE_IDX                                                               1
#define mmMMMC_VM_MAWC_WEN_WO_3                                                                        0x0880
#define mmMMMC_VM_MAWC_WEN_WO_3_BASE_IDX                                                               1
#define mmMMMC_VM_MAWC_WEN_HI_0                                                                        0x0881
#define mmMMMC_VM_MAWC_WEN_HI_0_BASE_IDX                                                               1
#define mmMMMC_VM_MAWC_WEN_HI_1                                                                        0x0882
#define mmMMMC_VM_MAWC_WEN_HI_1_BASE_IDX                                                               1
#define mmMMMC_VM_MAWC_WEN_HI_2                                                                        0x0883
#define mmMMMC_VM_MAWC_WEN_HI_2_BASE_IDX                                                               1
#define mmMMMC_VM_MAWC_WEN_HI_3                                                                        0x0884
#define mmMMMC_VM_MAWC_WEN_HI_3_BASE_IDX                                                               1
#define mmMMVM_IOMMU_CONTWOW_WEGISTEW                                                                  0x0885
#define mmMMVM_IOMMU_CONTWOW_WEGISTEW_BASE_IDX                                                         1
#define mmMMVM_IOMMU_PEWFOWMANCE_OPTIMIZATION_CONTWOW_WEGISTEW                                         0x0886
#define mmMMVM_IOMMU_PEWFOWMANCE_OPTIMIZATION_CONTWOW_WEGISTEW_BASE_IDX                                1
#define mmMMVM_PCIE_ATS_CNTW                                                                           0x0887
#define mmMMVM_PCIE_ATS_CNTW_BASE_IDX                                                                  1
#define mmMMVM_PCIE_ATS_CNTW_VF_0                                                                      0x0888
#define mmMMVM_PCIE_ATS_CNTW_VF_0_BASE_IDX                                                             1
#define mmMMVM_PCIE_ATS_CNTW_VF_1                                                                      0x0889
#define mmMMVM_PCIE_ATS_CNTW_VF_1_BASE_IDX                                                             1
#define mmMMVM_PCIE_ATS_CNTW_VF_2                                                                      0x088a
#define mmMMVM_PCIE_ATS_CNTW_VF_2_BASE_IDX                                                             1
#define mmMMVM_PCIE_ATS_CNTW_VF_3                                                                      0x088b
#define mmMMVM_PCIE_ATS_CNTW_VF_3_BASE_IDX                                                             1
#define mmMMVM_PCIE_ATS_CNTW_VF_4                                                                      0x088c
#define mmMMVM_PCIE_ATS_CNTW_VF_4_BASE_IDX                                                             1
#define mmMMVM_PCIE_ATS_CNTW_VF_5                                                                      0x088d
#define mmMMVM_PCIE_ATS_CNTW_VF_5_BASE_IDX                                                             1
#define mmMMVM_PCIE_ATS_CNTW_VF_6                                                                      0x088e
#define mmMMVM_PCIE_ATS_CNTW_VF_6_BASE_IDX                                                             1
#define mmMMVM_PCIE_ATS_CNTW_VF_7                                                                      0x088f
#define mmMMVM_PCIE_ATS_CNTW_VF_7_BASE_IDX                                                             1
#define mmMMVM_PCIE_ATS_CNTW_VF_8                                                                      0x0890
#define mmMMVM_PCIE_ATS_CNTW_VF_8_BASE_IDX                                                             1
#define mmMMVM_PCIE_ATS_CNTW_VF_9                                                                      0x0891
#define mmMMVM_PCIE_ATS_CNTW_VF_9_BASE_IDX                                                             1
#define mmMMVM_PCIE_ATS_CNTW_VF_10                                                                     0x0892
#define mmMMVM_PCIE_ATS_CNTW_VF_10_BASE_IDX                                                            1
#define mmMMVM_PCIE_ATS_CNTW_VF_11                                                                     0x0893
#define mmMMVM_PCIE_ATS_CNTW_VF_11_BASE_IDX                                                            1
#define mmMMVM_PCIE_ATS_CNTW_VF_12                                                                     0x0894
#define mmMMVM_PCIE_ATS_CNTW_VF_12_BASE_IDX                                                            1
#define mmMMVM_PCIE_ATS_CNTW_VF_13                                                                     0x0895
#define mmMMVM_PCIE_ATS_CNTW_VF_13_BASE_IDX                                                            1
#define mmMMVM_PCIE_ATS_CNTW_VF_14                                                                     0x0896
#define mmMMVM_PCIE_ATS_CNTW_VF_14_BASE_IDX                                                            1
#define mmMMVM_PCIE_ATS_CNTW_VF_15                                                                     0x0897
#define mmMMVM_PCIE_ATS_CNTW_VF_15_BASE_IDX                                                            1
#define mmMMVM_PCIE_ATS_CNTW_VF_16                                                                     0x0898
#define mmMMVM_PCIE_ATS_CNTW_VF_16_BASE_IDX                                                            1
#define mmMMVM_PCIE_ATS_CNTW_VF_17                                                                     0x0899
#define mmMMVM_PCIE_ATS_CNTW_VF_17_BASE_IDX                                                            1
#define mmMMVM_PCIE_ATS_CNTW_VF_18                                                                     0x089a
#define mmMMVM_PCIE_ATS_CNTW_VF_18_BASE_IDX                                                            1
#define mmMMVM_PCIE_ATS_CNTW_VF_19                                                                     0x089b
#define mmMMVM_PCIE_ATS_CNTW_VF_19_BASE_IDX                                                            1
#define mmMMVM_PCIE_ATS_CNTW_VF_20                                                                     0x089c
#define mmMMVM_PCIE_ATS_CNTW_VF_20_BASE_IDX                                                            1
#define mmMMVM_PCIE_ATS_CNTW_VF_21                                                                     0x089d
#define mmMMVM_PCIE_ATS_CNTW_VF_21_BASE_IDX                                                            1
#define mmMMVM_PCIE_ATS_CNTW_VF_22                                                                     0x089e
#define mmMMVM_PCIE_ATS_CNTW_VF_22_BASE_IDX                                                            1
#define mmMMVM_PCIE_ATS_CNTW_VF_23                                                                     0x089f
#define mmMMVM_PCIE_ATS_CNTW_VF_23_BASE_IDX                                                            1
#define mmMMVM_PCIE_ATS_CNTW_VF_24                                                                     0x08a0
#define mmMMVM_PCIE_ATS_CNTW_VF_24_BASE_IDX                                                            1
#define mmMMVM_PCIE_ATS_CNTW_VF_25                                                                     0x08a1
#define mmMMVM_PCIE_ATS_CNTW_VF_25_BASE_IDX                                                            1
#define mmMMVM_PCIE_ATS_CNTW_VF_26                                                                     0x08a2
#define mmMMVM_PCIE_ATS_CNTW_VF_26_BASE_IDX                                                            1
#define mmMMVM_PCIE_ATS_CNTW_VF_27                                                                     0x08a3
#define mmMMVM_PCIE_ATS_CNTW_VF_27_BASE_IDX                                                            1
#define mmMMVM_PCIE_ATS_CNTW_VF_28                                                                     0x08a4
#define mmMMVM_PCIE_ATS_CNTW_VF_28_BASE_IDX                                                            1
#define mmMMVM_PCIE_ATS_CNTW_VF_29                                                                     0x08a5
#define mmMMVM_PCIE_ATS_CNTW_VF_29_BASE_IDX                                                            1
#define mmMMVM_PCIE_ATS_CNTW_VF_30                                                                     0x08a6
#define mmMMVM_PCIE_ATS_CNTW_VF_30_BASE_IDX                                                            1
#define mmMMVM_PCIE_ATS_CNTW_VF_31                                                                     0x08a7
#define mmMMVM_PCIE_ATS_CNTW_VF_31_BASE_IDX                                                            1


// addwessBwock: mmhub_mmutcw2_mmvmshawedpfdec
// base addwess: 0x6a340
#define mmMMMC_VM_NB_MMIOBASE                                                                          0x08d0
#define mmMMMC_VM_NB_MMIOBASE_BASE_IDX                                                                 1
#define mmMMMC_VM_NB_MMIOWIMIT                                                                         0x08d1
#define mmMMMC_VM_NB_MMIOWIMIT_BASE_IDX                                                                1
#define mmMMMC_VM_NB_PCI_CTWW                                                                          0x08d2
#define mmMMMC_VM_NB_PCI_CTWW_BASE_IDX                                                                 1
#define mmMMMC_VM_NB_PCI_AWB                                                                           0x08d3
#define mmMMMC_VM_NB_PCI_AWB_BASE_IDX                                                                  1
#define mmMMMC_VM_NB_TOP_OF_DWAM_SWOT1                                                                 0x08d4
#define mmMMMC_VM_NB_TOP_OF_DWAM_SWOT1_BASE_IDX                                                        1
#define mmMMMC_VM_NB_WOWEW_TOP_OF_DWAM2                                                                0x08d5
#define mmMMMC_VM_NB_WOWEW_TOP_OF_DWAM2_BASE_IDX                                                       1
#define mmMMMC_VM_NB_UPPEW_TOP_OF_DWAM2                                                                0x08d6
#define mmMMMC_VM_NB_UPPEW_TOP_OF_DWAM2_BASE_IDX                                                       1
#define mmMMMC_VM_FB_OFFSET                                                                            0x08d7
#define mmMMMC_VM_FB_OFFSET_BASE_IDX                                                                   1
#define mmMMMC_VM_SYSTEM_APEWTUWE_DEFAUWT_ADDW_WSB                                                     0x08d8
#define mmMMMC_VM_SYSTEM_APEWTUWE_DEFAUWT_ADDW_WSB_BASE_IDX                                            1
#define mmMMMC_VM_SYSTEM_APEWTUWE_DEFAUWT_ADDW_MSB                                                     0x08d9
#define mmMMMC_VM_SYSTEM_APEWTUWE_DEFAUWT_ADDW_MSB_BASE_IDX                                            1
#define mmMMMC_VM_STEEWING                                                                             0x08da
#define mmMMMC_VM_STEEWING_BASE_IDX                                                                    1
#define mmMMMC_SHAWED_VIWT_WESET_WEQ                                                                   0x08db
#define mmMMMC_SHAWED_VIWT_WESET_WEQ_BASE_IDX                                                          1
#define mmMMMC_MEM_POWEW_WS                                                                            0x08dc
#define mmMMMC_MEM_POWEW_WS_BASE_IDX                                                                   1
#define mmMMMC_VM_CACHEABWE_DWAM_ADDWESS_STAWT                                                         0x08dd
#define mmMMMC_VM_CACHEABWE_DWAM_ADDWESS_STAWT_BASE_IDX                                                1
#define mmMMMC_VM_CACHEABWE_DWAM_ADDWESS_END                                                           0x08de
#define mmMMMC_VM_CACHEABWE_DWAM_ADDWESS_END_BASE_IDX                                                  1
#define mmMMMC_VM_APT_CNTW                                                                             0x08df
#define mmMMMC_VM_APT_CNTW_BASE_IDX                                                                    1
#define mmMMMC_VM_WOCAW_HBM_ADDWESS_WOCK_CNTW                                                          0x08e0
#define mmMMMC_VM_WOCAW_HBM_ADDWESS_WOCK_CNTW_BASE_IDX                                                 1
#define mmMMMC_VM_WOCAW_HBM_ADDWESS_STAWT                                                              0x08e1
#define mmMMMC_VM_WOCAW_HBM_ADDWESS_STAWT_BASE_IDX                                                     1
#define mmMMMC_VM_WOCAW_HBM_ADDWESS_END                                                                0x08e2
#define mmMMMC_VM_WOCAW_HBM_ADDWESS_END_BASE_IDX                                                       1
#define mmMMUTCW2_CGTT_CWK_CTWW                                                                        0x08e3
#define mmMMUTCW2_CGTT_CWK_CTWW_BASE_IDX                                                               1
#define mmMMMC_SHAWED_ACTIVE_FCN_ID                                                                    0x08e4
#define mmMMMC_SHAWED_ACTIVE_FCN_ID_BASE_IDX                                                           1
#define mmMMMC_SHAWED_VIWT_WESET_WEQ2                                                                  0x08e5
#define mmMMMC_SHAWED_VIWT_WESET_WEQ2_BASE_IDX                                                         1
#define mmMMUTCW2_CGTT_BUSY_CTWW                                                                       0x08e6
#define mmMMUTCW2_CGTT_BUSY_CTWW_BASE_IDX                                                              1
#define mmMMUTCW2_HAWVEST_BYPASS_GWOUPS                                                                0x08e7
#define mmMMUTCW2_HAWVEST_BYPASS_GWOUPS_BASE_IDX                                                       1


// addwessBwock: mmhub_mmutcw2_mmvmshawedvcdec
// base addwess: 0x6a3b0
#define mmMMMC_VM_FB_WOCATION_BASE                                                                     0x08ec
#define mmMMMC_VM_FB_WOCATION_BASE_BASE_IDX                                                            1
#define mmMMMC_VM_FB_WOCATION_TOP                                                                      0x08ed
#define mmMMMC_VM_FB_WOCATION_TOP_BASE_IDX                                                             1
#define mmMMMC_VM_AGP_TOP                                                                              0x08ee
#define mmMMMC_VM_AGP_TOP_BASE_IDX                                                                     1
#define mmMMMC_VM_AGP_BOT                                                                              0x08ef
#define mmMMMC_VM_AGP_BOT_BASE_IDX                                                                     1
#define mmMMMC_VM_AGP_BASE                                                                             0x08f0
#define mmMMMC_VM_AGP_BASE_BASE_IDX                                                                    1
#define mmMMMC_VM_SYSTEM_APEWTUWE_WOW_ADDW                                                             0x08f1
#define mmMMMC_VM_SYSTEM_APEWTUWE_WOW_ADDW_BASE_IDX                                                    1
#define mmMMMC_VM_SYSTEM_APEWTUWE_HIGH_ADDW                                                            0x08f2
#define mmMMMC_VM_SYSTEM_APEWTUWE_HIGH_ADDW_BASE_IDX                                                   1
#define mmMMMC_VM_MX_W1_TWB_CNTW                                                                       0x08f3
#define mmMMMC_VM_MX_W1_TWB_CNTW_BASE_IDX                                                              1


// addwessBwock: mmhub_mmutcw2_mmatcw2pfcntwdec
// base addwess: 0x6a400
#define mmMM_ATC_W2_PEWFCOUNTEW_WO                                                                     0x0900
#define mmMM_ATC_W2_PEWFCOUNTEW_WO_BASE_IDX                                                            1
#define mmMM_ATC_W2_PEWFCOUNTEW_HI                                                                     0x0901
#define mmMM_ATC_W2_PEWFCOUNTEW_HI_BASE_IDX                                                            1


// addwessBwock: mmhub_mmutcw2_mmatcw2pfcntwdec
// base addwess: 0x6a420
#define mmMM_ATC_W2_PEWFCOUNTEW0_CFG                                                                   0x0908
#define mmMM_ATC_W2_PEWFCOUNTEW0_CFG_BASE_IDX                                                          1
#define mmMM_ATC_W2_PEWFCOUNTEW1_CFG                                                                   0x0909
#define mmMM_ATC_W2_PEWFCOUNTEW1_CFG_BASE_IDX                                                          1
#define mmMM_ATC_W2_PEWFCOUNTEW_WSWT_CNTW                                                              0x090a
#define mmMM_ATC_W2_PEWFCOUNTEW_WSWT_CNTW_BASE_IDX                                                     1


// addwessBwock: mmhub_mmutcw2_mmvmw2ptdec
// base addwess: 0x6a500
#define mmMMVM_CONTEXT0_PAGE_TABWE_BASE_ADDW_WO32                                                      0x0940
#define mmMMVM_CONTEXT0_PAGE_TABWE_BASE_ADDW_WO32_BASE_IDX                                             1
#define mmMMVM_CONTEXT0_PAGE_TABWE_BASE_ADDW_HI32                                                      0x0941
#define mmMMVM_CONTEXT0_PAGE_TABWE_BASE_ADDW_HI32_BASE_IDX                                             1
#define mmMMVM_CONTEXT0_PAGE_TABWE_STAWT_ADDW_WO32                                                     0x0942
#define mmMMVM_CONTEXT0_PAGE_TABWE_STAWT_ADDW_WO32_BASE_IDX                                            1
#define mmMMVM_CONTEXT0_PAGE_TABWE_STAWT_ADDW_HI32                                                     0x0943
#define mmMMVM_CONTEXT0_PAGE_TABWE_STAWT_ADDW_HI32_BASE_IDX                                            1
#define mmMMVM_CONTEXT0_PAGE_TABWE_END_ADDW_WO32                                                       0x0944
#define mmMMVM_CONTEXT0_PAGE_TABWE_END_ADDW_WO32_BASE_IDX                                              1
#define mmMMVM_CONTEXT0_PAGE_TABWE_END_ADDW_HI32                                                       0x0945
#define mmMMVM_CONTEXT0_PAGE_TABWE_END_ADDW_HI32_BASE_IDX                                              1
#define mmMMVM_CONTEXT0_PAGE_TABWE_WESEWVE0                                                            0x0946
#define mmMMVM_CONTEXT0_PAGE_TABWE_WESEWVE0_BASE_IDX                                                   1
#define mmMMVM_CONTEXT0_PAGE_TABWE_WESEWVE1                                                            0x0947
#define mmMMVM_CONTEXT0_PAGE_TABWE_WESEWVE1_BASE_IDX                                                   1
#define mmMMVM_CONTEXT1_PAGE_TABWE_BASE_ADDW_WO32                                                      0x0948
#define mmMMVM_CONTEXT1_PAGE_TABWE_BASE_ADDW_WO32_BASE_IDX                                             1
#define mmMMVM_CONTEXT1_PAGE_TABWE_BASE_ADDW_HI32                                                      0x0949
#define mmMMVM_CONTEXT1_PAGE_TABWE_BASE_ADDW_HI32_BASE_IDX                                             1
#define mmMMVM_CONTEXT1_PAGE_TABWE_STAWT_ADDW_WO32                                                     0x094a
#define mmMMVM_CONTEXT1_PAGE_TABWE_STAWT_ADDW_WO32_BASE_IDX                                            1
#define mmMMVM_CONTEXT1_PAGE_TABWE_STAWT_ADDW_HI32                                                     0x094b
#define mmMMVM_CONTEXT1_PAGE_TABWE_STAWT_ADDW_HI32_BASE_IDX                                            1
#define mmMMVM_CONTEXT1_PAGE_TABWE_END_ADDW_WO32                                                       0x094c
#define mmMMVM_CONTEXT1_PAGE_TABWE_END_ADDW_WO32_BASE_IDX                                              1
#define mmMMVM_CONTEXT1_PAGE_TABWE_END_ADDW_HI32                                                       0x094d
#define mmMMVM_CONTEXT1_PAGE_TABWE_END_ADDW_HI32_BASE_IDX                                              1
#define mmMMVM_CONTEXT1_PAGE_TABWE_WESEWVE0                                                            0x094e
#define mmMMVM_CONTEXT1_PAGE_TABWE_WESEWVE0_BASE_IDX                                                   1
#define mmMMVM_CONTEXT1_PAGE_TABWE_WESEWVE1                                                            0x094f
#define mmMMVM_CONTEXT1_PAGE_TABWE_WESEWVE1_BASE_IDX                                                   1
#define mmMMVM_CONTEXT2_PAGE_TABWE_BASE_ADDW_WO32                                                      0x0950
#define mmMMVM_CONTEXT2_PAGE_TABWE_BASE_ADDW_WO32_BASE_IDX                                             1
#define mmMMVM_CONTEXT2_PAGE_TABWE_BASE_ADDW_HI32                                                      0x0951
#define mmMMVM_CONTEXT2_PAGE_TABWE_BASE_ADDW_HI32_BASE_IDX                                             1
#define mmMMVM_CONTEXT2_PAGE_TABWE_STAWT_ADDW_WO32                                                     0x0952
#define mmMMVM_CONTEXT2_PAGE_TABWE_STAWT_ADDW_WO32_BASE_IDX                                            1
#define mmMMVM_CONTEXT2_PAGE_TABWE_STAWT_ADDW_HI32                                                     0x0953
#define mmMMVM_CONTEXT2_PAGE_TABWE_STAWT_ADDW_HI32_BASE_IDX                                            1
#define mmMMVM_CONTEXT2_PAGE_TABWE_END_ADDW_WO32                                                       0x0954
#define mmMMVM_CONTEXT2_PAGE_TABWE_END_ADDW_WO32_BASE_IDX                                              1
#define mmMMVM_CONTEXT2_PAGE_TABWE_END_ADDW_HI32                                                       0x0955
#define mmMMVM_CONTEXT2_PAGE_TABWE_END_ADDW_HI32_BASE_IDX                                              1
#define mmMMVM_CONTEXT2_PAGE_TABWE_WESEWVE0                                                            0x0956
#define mmMMVM_CONTEXT2_PAGE_TABWE_WESEWVE0_BASE_IDX                                                   1
#define mmMMVM_CONTEXT2_PAGE_TABWE_WESEWVE1                                                            0x0957
#define mmMMVM_CONTEXT2_PAGE_TABWE_WESEWVE1_BASE_IDX                                                   1
#define mmMMVM_CONTEXT3_PAGE_TABWE_BASE_ADDW_WO32                                                      0x0958
#define mmMMVM_CONTEXT3_PAGE_TABWE_BASE_ADDW_WO32_BASE_IDX                                             1
#define mmMMVM_CONTEXT3_PAGE_TABWE_BASE_ADDW_HI32                                                      0x0959
#define mmMMVM_CONTEXT3_PAGE_TABWE_BASE_ADDW_HI32_BASE_IDX                                             1
#define mmMMVM_CONTEXT3_PAGE_TABWE_STAWT_ADDW_WO32                                                     0x095a
#define mmMMVM_CONTEXT3_PAGE_TABWE_STAWT_ADDW_WO32_BASE_IDX                                            1
#define mmMMVM_CONTEXT3_PAGE_TABWE_STAWT_ADDW_HI32                                                     0x095b
#define mmMMVM_CONTEXT3_PAGE_TABWE_STAWT_ADDW_HI32_BASE_IDX                                            1
#define mmMMVM_CONTEXT3_PAGE_TABWE_END_ADDW_WO32                                                       0x095c
#define mmMMVM_CONTEXT3_PAGE_TABWE_END_ADDW_WO32_BASE_IDX                                              1
#define mmMMVM_CONTEXT3_PAGE_TABWE_END_ADDW_HI32                                                       0x095d
#define mmMMVM_CONTEXT3_PAGE_TABWE_END_ADDW_HI32_BASE_IDX                                              1
#define mmMMVM_CONTEXT3_PAGE_TABWE_WESEWVE0                                                            0x095e
#define mmMMVM_CONTEXT3_PAGE_TABWE_WESEWVE0_BASE_IDX                                                   1
#define mmMMVM_CONTEXT3_PAGE_TABWE_WESEWVE1                                                            0x095f
#define mmMMVM_CONTEXT3_PAGE_TABWE_WESEWVE1_BASE_IDX                                                   1
#define mmMMVM_CONTEXT4_PAGE_TABWE_BASE_ADDW_WO32                                                      0x0960
#define mmMMVM_CONTEXT4_PAGE_TABWE_BASE_ADDW_WO32_BASE_IDX                                             1
#define mmMMVM_CONTEXT4_PAGE_TABWE_BASE_ADDW_HI32                                                      0x0961
#define mmMMVM_CONTEXT4_PAGE_TABWE_BASE_ADDW_HI32_BASE_IDX                                             1
#define mmMMVM_CONTEXT4_PAGE_TABWE_STAWT_ADDW_WO32                                                     0x0962
#define mmMMVM_CONTEXT4_PAGE_TABWE_STAWT_ADDW_WO32_BASE_IDX                                            1
#define mmMMVM_CONTEXT4_PAGE_TABWE_STAWT_ADDW_HI32                                                     0x0963
#define mmMMVM_CONTEXT4_PAGE_TABWE_STAWT_ADDW_HI32_BASE_IDX                                            1
#define mmMMVM_CONTEXT4_PAGE_TABWE_END_ADDW_WO32                                                       0x0964
#define mmMMVM_CONTEXT4_PAGE_TABWE_END_ADDW_WO32_BASE_IDX                                              1
#define mmMMVM_CONTEXT4_PAGE_TABWE_END_ADDW_HI32                                                       0x0965
#define mmMMVM_CONTEXT4_PAGE_TABWE_END_ADDW_HI32_BASE_IDX                                              1
#define mmMMVM_CONTEXT4_PAGE_TABWE_WESEWVE0                                                            0x0966
#define mmMMVM_CONTEXT4_PAGE_TABWE_WESEWVE0_BASE_IDX                                                   1
#define mmMMVM_CONTEXT4_PAGE_TABWE_WESEWVE1                                                            0x0967
#define mmMMVM_CONTEXT4_PAGE_TABWE_WESEWVE1_BASE_IDX                                                   1
#define mmMMVM_CONTEXT5_PAGE_TABWE_BASE_ADDW_WO32                                                      0x0968
#define mmMMVM_CONTEXT5_PAGE_TABWE_BASE_ADDW_WO32_BASE_IDX                                             1
#define mmMMVM_CONTEXT5_PAGE_TABWE_BASE_ADDW_HI32                                                      0x0969
#define mmMMVM_CONTEXT5_PAGE_TABWE_BASE_ADDW_HI32_BASE_IDX                                             1
#define mmMMVM_CONTEXT5_PAGE_TABWE_STAWT_ADDW_WO32                                                     0x096a
#define mmMMVM_CONTEXT5_PAGE_TABWE_STAWT_ADDW_WO32_BASE_IDX                                            1
#define mmMMVM_CONTEXT5_PAGE_TABWE_STAWT_ADDW_HI32                                                     0x096b
#define mmMMVM_CONTEXT5_PAGE_TABWE_STAWT_ADDW_HI32_BASE_IDX                                            1
#define mmMMVM_CONTEXT5_PAGE_TABWE_END_ADDW_WO32                                                       0x096c
#define mmMMVM_CONTEXT5_PAGE_TABWE_END_ADDW_WO32_BASE_IDX                                              1
#define mmMMVM_CONTEXT5_PAGE_TABWE_END_ADDW_HI32                                                       0x096d
#define mmMMVM_CONTEXT5_PAGE_TABWE_END_ADDW_HI32_BASE_IDX                                              1
#define mmMMVM_CONTEXT5_PAGE_TABWE_WESEWVE0                                                            0x096e
#define mmMMVM_CONTEXT5_PAGE_TABWE_WESEWVE0_BASE_IDX                                                   1
#define mmMMVM_CONTEXT5_PAGE_TABWE_WESEWVE1                                                            0x096f
#define mmMMVM_CONTEXT5_PAGE_TABWE_WESEWVE1_BASE_IDX                                                   1
#define mmMMVM_CONTEXT6_PAGE_TABWE_BASE_ADDW_WO32                                                      0x0970
#define mmMMVM_CONTEXT6_PAGE_TABWE_BASE_ADDW_WO32_BASE_IDX                                             1
#define mmMMVM_CONTEXT6_PAGE_TABWE_BASE_ADDW_HI32                                                      0x0971
#define mmMMVM_CONTEXT6_PAGE_TABWE_BASE_ADDW_HI32_BASE_IDX                                             1
#define mmMMVM_CONTEXT6_PAGE_TABWE_STAWT_ADDW_WO32                                                     0x0972
#define mmMMVM_CONTEXT6_PAGE_TABWE_STAWT_ADDW_WO32_BASE_IDX                                            1
#define mmMMVM_CONTEXT6_PAGE_TABWE_STAWT_ADDW_HI32                                                     0x0973
#define mmMMVM_CONTEXT6_PAGE_TABWE_STAWT_ADDW_HI32_BASE_IDX                                            1
#define mmMMVM_CONTEXT6_PAGE_TABWE_END_ADDW_WO32                                                       0x0974
#define mmMMVM_CONTEXT6_PAGE_TABWE_END_ADDW_WO32_BASE_IDX                                              1
#define mmMMVM_CONTEXT6_PAGE_TABWE_END_ADDW_HI32                                                       0x0975
#define mmMMVM_CONTEXT6_PAGE_TABWE_END_ADDW_HI32_BASE_IDX                                              1
#define mmMMVM_CONTEXT6_PAGE_TABWE_WESEWVE0                                                            0x0976
#define mmMMVM_CONTEXT6_PAGE_TABWE_WESEWVE0_BASE_IDX                                                   1
#define mmMMVM_CONTEXT6_PAGE_TABWE_WESEWVE1                                                            0x0977
#define mmMMVM_CONTEXT6_PAGE_TABWE_WESEWVE1_BASE_IDX                                                   1
#define mmMMVM_CONTEXT7_PAGE_TABWE_BASE_ADDW_WO32                                                      0x0978
#define mmMMVM_CONTEXT7_PAGE_TABWE_BASE_ADDW_WO32_BASE_IDX                                             1
#define mmMMVM_CONTEXT7_PAGE_TABWE_BASE_ADDW_HI32                                                      0x0979
#define mmMMVM_CONTEXT7_PAGE_TABWE_BASE_ADDW_HI32_BASE_IDX                                             1
#define mmMMVM_CONTEXT7_PAGE_TABWE_STAWT_ADDW_WO32                                                     0x097a
#define mmMMVM_CONTEXT7_PAGE_TABWE_STAWT_ADDW_WO32_BASE_IDX                                            1
#define mmMMVM_CONTEXT7_PAGE_TABWE_STAWT_ADDW_HI32                                                     0x097b
#define mmMMVM_CONTEXT7_PAGE_TABWE_STAWT_ADDW_HI32_BASE_IDX                                            1
#define mmMMVM_CONTEXT7_PAGE_TABWE_END_ADDW_WO32                                                       0x097c
#define mmMMVM_CONTEXT7_PAGE_TABWE_END_ADDW_WO32_BASE_IDX                                              1
#define mmMMVM_CONTEXT7_PAGE_TABWE_END_ADDW_HI32                                                       0x097d
#define mmMMVM_CONTEXT7_PAGE_TABWE_END_ADDW_HI32_BASE_IDX                                              1
#define mmMMVM_CONTEXT7_PAGE_TABWE_WESEWVE0                                                            0x097e
#define mmMMVM_CONTEXT7_PAGE_TABWE_WESEWVE0_BASE_IDX                                                   1
#define mmMMVM_CONTEXT7_PAGE_TABWE_WESEWVE1                                                            0x097f
#define mmMMVM_CONTEXT7_PAGE_TABWE_WESEWVE1_BASE_IDX                                                   1
#define mmMMVM_CONTEXT8_PAGE_TABWE_BASE_ADDW_WO32                                                      0x0980
#define mmMMVM_CONTEXT8_PAGE_TABWE_BASE_ADDW_WO32_BASE_IDX                                             1
#define mmMMVM_CONTEXT8_PAGE_TABWE_BASE_ADDW_HI32                                                      0x0981
#define mmMMVM_CONTEXT8_PAGE_TABWE_BASE_ADDW_HI32_BASE_IDX                                             1
#define mmMMVM_CONTEXT8_PAGE_TABWE_STAWT_ADDW_WO32                                                     0x0982
#define mmMMVM_CONTEXT8_PAGE_TABWE_STAWT_ADDW_WO32_BASE_IDX                                            1
#define mmMMVM_CONTEXT8_PAGE_TABWE_STAWT_ADDW_HI32                                                     0x0983
#define mmMMVM_CONTEXT8_PAGE_TABWE_STAWT_ADDW_HI32_BASE_IDX                                            1
#define mmMMVM_CONTEXT8_PAGE_TABWE_END_ADDW_WO32                                                       0x0984
#define mmMMVM_CONTEXT8_PAGE_TABWE_END_ADDW_WO32_BASE_IDX                                              1
#define mmMMVM_CONTEXT8_PAGE_TABWE_END_ADDW_HI32                                                       0x0985
#define mmMMVM_CONTEXT8_PAGE_TABWE_END_ADDW_HI32_BASE_IDX                                              1
#define mmMMVM_CONTEXT8_PAGE_TABWE_WESEWVE0                                                            0x0986
#define mmMMVM_CONTEXT8_PAGE_TABWE_WESEWVE0_BASE_IDX                                                   1
#define mmMMVM_CONTEXT8_PAGE_TABWE_WESEWVE1                                                            0x0987
#define mmMMVM_CONTEXT8_PAGE_TABWE_WESEWVE1_BASE_IDX                                                   1
#define mmMMVM_CONTEXT9_PAGE_TABWE_BASE_ADDW_WO32                                                      0x0988
#define mmMMVM_CONTEXT9_PAGE_TABWE_BASE_ADDW_WO32_BASE_IDX                                             1
#define mmMMVM_CONTEXT9_PAGE_TABWE_BASE_ADDW_HI32                                                      0x0989
#define mmMMVM_CONTEXT9_PAGE_TABWE_BASE_ADDW_HI32_BASE_IDX                                             1
#define mmMMVM_CONTEXT9_PAGE_TABWE_STAWT_ADDW_WO32                                                     0x098a
#define mmMMVM_CONTEXT9_PAGE_TABWE_STAWT_ADDW_WO32_BASE_IDX                                            1
#define mmMMVM_CONTEXT9_PAGE_TABWE_STAWT_ADDW_HI32                                                     0x098b
#define mmMMVM_CONTEXT9_PAGE_TABWE_STAWT_ADDW_HI32_BASE_IDX                                            1
#define mmMMVM_CONTEXT9_PAGE_TABWE_END_ADDW_WO32                                                       0x098c
#define mmMMVM_CONTEXT9_PAGE_TABWE_END_ADDW_WO32_BASE_IDX                                              1
#define mmMMVM_CONTEXT9_PAGE_TABWE_END_ADDW_HI32                                                       0x098d
#define mmMMVM_CONTEXT9_PAGE_TABWE_END_ADDW_HI32_BASE_IDX                                              1
#define mmMMVM_CONTEXT9_PAGE_TABWE_WESEWVE0                                                            0x098e
#define mmMMVM_CONTEXT9_PAGE_TABWE_WESEWVE0_BASE_IDX                                                   1
#define mmMMVM_CONTEXT9_PAGE_TABWE_WESEWVE1                                                            0x098f
#define mmMMVM_CONTEXT9_PAGE_TABWE_WESEWVE1_BASE_IDX                                                   1
#define mmMMVM_CONTEXT10_PAGE_TABWE_BASE_ADDW_WO32                                                     0x0990
#define mmMMVM_CONTEXT10_PAGE_TABWE_BASE_ADDW_WO32_BASE_IDX                                            1
#define mmMMVM_CONTEXT10_PAGE_TABWE_BASE_ADDW_HI32                                                     0x0991
#define mmMMVM_CONTEXT10_PAGE_TABWE_BASE_ADDW_HI32_BASE_IDX                                            1
#define mmMMVM_CONTEXT10_PAGE_TABWE_STAWT_ADDW_WO32                                                    0x0992
#define mmMMVM_CONTEXT10_PAGE_TABWE_STAWT_ADDW_WO32_BASE_IDX                                           1
#define mmMMVM_CONTEXT10_PAGE_TABWE_STAWT_ADDW_HI32                                                    0x0993
#define mmMMVM_CONTEXT10_PAGE_TABWE_STAWT_ADDW_HI32_BASE_IDX                                           1
#define mmMMVM_CONTEXT10_PAGE_TABWE_END_ADDW_WO32                                                      0x0994
#define mmMMVM_CONTEXT10_PAGE_TABWE_END_ADDW_WO32_BASE_IDX                                             1
#define mmMMVM_CONTEXT10_PAGE_TABWE_END_ADDW_HI32                                                      0x0995
#define mmMMVM_CONTEXT10_PAGE_TABWE_END_ADDW_HI32_BASE_IDX                                             1
#define mmMMVM_CONTEXT10_PAGE_TABWE_WESEWVE0                                                           0x0996
#define mmMMVM_CONTEXT10_PAGE_TABWE_WESEWVE0_BASE_IDX                                                  1
#define mmMMVM_CONTEXT10_PAGE_TABWE_WESEWVE1                                                           0x0997
#define mmMMVM_CONTEXT10_PAGE_TABWE_WESEWVE1_BASE_IDX                                                  1
#define mmMMVM_CONTEXT11_PAGE_TABWE_BASE_ADDW_WO32                                                     0x0998
#define mmMMVM_CONTEXT11_PAGE_TABWE_BASE_ADDW_WO32_BASE_IDX                                            1
#define mmMMVM_CONTEXT11_PAGE_TABWE_BASE_ADDW_HI32                                                     0x0999
#define mmMMVM_CONTEXT11_PAGE_TABWE_BASE_ADDW_HI32_BASE_IDX                                            1
#define mmMMVM_CONTEXT11_PAGE_TABWE_STAWT_ADDW_WO32                                                    0x099a
#define mmMMVM_CONTEXT11_PAGE_TABWE_STAWT_ADDW_WO32_BASE_IDX                                           1
#define mmMMVM_CONTEXT11_PAGE_TABWE_STAWT_ADDW_HI32                                                    0x099b
#define mmMMVM_CONTEXT11_PAGE_TABWE_STAWT_ADDW_HI32_BASE_IDX                                           1
#define mmMMVM_CONTEXT11_PAGE_TABWE_END_ADDW_WO32                                                      0x099c
#define mmMMVM_CONTEXT11_PAGE_TABWE_END_ADDW_WO32_BASE_IDX                                             1
#define mmMMVM_CONTEXT11_PAGE_TABWE_END_ADDW_HI32                                                      0x099d
#define mmMMVM_CONTEXT11_PAGE_TABWE_END_ADDW_HI32_BASE_IDX                                             1
#define mmMMVM_CONTEXT11_PAGE_TABWE_WESEWVE0                                                           0x099e
#define mmMMVM_CONTEXT11_PAGE_TABWE_WESEWVE0_BASE_IDX                                                  1
#define mmMMVM_CONTEXT11_PAGE_TABWE_WESEWVE1                                                           0x099f
#define mmMMVM_CONTEXT11_PAGE_TABWE_WESEWVE1_BASE_IDX                                                  1
#define mmMMVM_CONTEXT12_PAGE_TABWE_BASE_ADDW_WO32                                                     0x09a0
#define mmMMVM_CONTEXT12_PAGE_TABWE_BASE_ADDW_WO32_BASE_IDX                                            1
#define mmMMVM_CONTEXT12_PAGE_TABWE_BASE_ADDW_HI32                                                     0x09a1
#define mmMMVM_CONTEXT12_PAGE_TABWE_BASE_ADDW_HI32_BASE_IDX                                            1
#define mmMMVM_CONTEXT12_PAGE_TABWE_STAWT_ADDW_WO32                                                    0x09a2
#define mmMMVM_CONTEXT12_PAGE_TABWE_STAWT_ADDW_WO32_BASE_IDX                                           1
#define mmMMVM_CONTEXT12_PAGE_TABWE_STAWT_ADDW_HI32                                                    0x09a3
#define mmMMVM_CONTEXT12_PAGE_TABWE_STAWT_ADDW_HI32_BASE_IDX                                           1
#define mmMMVM_CONTEXT12_PAGE_TABWE_END_ADDW_WO32                                                      0x09a4
#define mmMMVM_CONTEXT12_PAGE_TABWE_END_ADDW_WO32_BASE_IDX                                             1
#define mmMMVM_CONTEXT12_PAGE_TABWE_END_ADDW_HI32                                                      0x09a5
#define mmMMVM_CONTEXT12_PAGE_TABWE_END_ADDW_HI32_BASE_IDX                                             1
#define mmMMVM_CONTEXT12_PAGE_TABWE_WESEWVE0                                                           0x09a6
#define mmMMVM_CONTEXT12_PAGE_TABWE_WESEWVE0_BASE_IDX                                                  1
#define mmMMVM_CONTEXT12_PAGE_TABWE_WESEWVE1                                                           0x09a7
#define mmMMVM_CONTEXT12_PAGE_TABWE_WESEWVE1_BASE_IDX                                                  1
#define mmMMVM_CONTEXT13_PAGE_TABWE_BASE_ADDW_WO32                                                     0x09a8
#define mmMMVM_CONTEXT13_PAGE_TABWE_BASE_ADDW_WO32_BASE_IDX                                            1
#define mmMMVM_CONTEXT13_PAGE_TABWE_BASE_ADDW_HI32                                                     0x09a9
#define mmMMVM_CONTEXT13_PAGE_TABWE_BASE_ADDW_HI32_BASE_IDX                                            1
#define mmMMVM_CONTEXT13_PAGE_TABWE_STAWT_ADDW_WO32                                                    0x09aa
#define mmMMVM_CONTEXT13_PAGE_TABWE_STAWT_ADDW_WO32_BASE_IDX                                           1
#define mmMMVM_CONTEXT13_PAGE_TABWE_STAWT_ADDW_HI32                                                    0x09ab
#define mmMMVM_CONTEXT13_PAGE_TABWE_STAWT_ADDW_HI32_BASE_IDX                                           1
#define mmMMVM_CONTEXT13_PAGE_TABWE_END_ADDW_WO32                                                      0x09ac
#define mmMMVM_CONTEXT13_PAGE_TABWE_END_ADDW_WO32_BASE_IDX                                             1
#define mmMMVM_CONTEXT13_PAGE_TABWE_END_ADDW_HI32                                                      0x09ad
#define mmMMVM_CONTEXT13_PAGE_TABWE_END_ADDW_HI32_BASE_IDX                                             1
#define mmMMVM_CONTEXT13_PAGE_TABWE_WESEWVE0                                                           0x09ae
#define mmMMVM_CONTEXT13_PAGE_TABWE_WESEWVE0_BASE_IDX                                                  1
#define mmMMVM_CONTEXT13_PAGE_TABWE_WESEWVE1                                                           0x09af
#define mmMMVM_CONTEXT13_PAGE_TABWE_WESEWVE1_BASE_IDX                                                  1
#define mmMMVM_CONTEXT14_PAGE_TABWE_BASE_ADDW_WO32                                                     0x09b0
#define mmMMVM_CONTEXT14_PAGE_TABWE_BASE_ADDW_WO32_BASE_IDX                                            1
#define mmMMVM_CONTEXT14_PAGE_TABWE_BASE_ADDW_HI32                                                     0x09b1
#define mmMMVM_CONTEXT14_PAGE_TABWE_BASE_ADDW_HI32_BASE_IDX                                            1
#define mmMMVM_CONTEXT14_PAGE_TABWE_STAWT_ADDW_WO32                                                    0x09b2
#define mmMMVM_CONTEXT14_PAGE_TABWE_STAWT_ADDW_WO32_BASE_IDX                                           1
#define mmMMVM_CONTEXT14_PAGE_TABWE_STAWT_ADDW_HI32                                                    0x09b3
#define mmMMVM_CONTEXT14_PAGE_TABWE_STAWT_ADDW_HI32_BASE_IDX                                           1
#define mmMMVM_CONTEXT14_PAGE_TABWE_END_ADDW_WO32                                                      0x09b4
#define mmMMVM_CONTEXT14_PAGE_TABWE_END_ADDW_WO32_BASE_IDX                                             1
#define mmMMVM_CONTEXT14_PAGE_TABWE_END_ADDW_HI32                                                      0x09b5
#define mmMMVM_CONTEXT14_PAGE_TABWE_END_ADDW_HI32_BASE_IDX                                             1
#define mmMMVM_CONTEXT14_PAGE_TABWE_WESEWVE0                                                           0x09b6
#define mmMMVM_CONTEXT14_PAGE_TABWE_WESEWVE0_BASE_IDX                                                  1
#define mmMMVM_CONTEXT14_PAGE_TABWE_WESEWVE1                                                           0x09b7
#define mmMMVM_CONTEXT14_PAGE_TABWE_WESEWVE1_BASE_IDX                                                  1
#define mmMMVM_CONTEXT15_PAGE_TABWE_BASE_ADDW_WO32                                                     0x09b8
#define mmMMVM_CONTEXT15_PAGE_TABWE_BASE_ADDW_WO32_BASE_IDX                                            1
#define mmMMVM_CONTEXT15_PAGE_TABWE_BASE_ADDW_HI32                                                     0x09b9
#define mmMMVM_CONTEXT15_PAGE_TABWE_BASE_ADDW_HI32_BASE_IDX                                            1
#define mmMMVM_CONTEXT15_PAGE_TABWE_STAWT_ADDW_WO32                                                    0x09ba
#define mmMMVM_CONTEXT15_PAGE_TABWE_STAWT_ADDW_WO32_BASE_IDX                                           1
#define mmMMVM_CONTEXT15_PAGE_TABWE_STAWT_ADDW_HI32                                                    0x09bb
#define mmMMVM_CONTEXT15_PAGE_TABWE_STAWT_ADDW_HI32_BASE_IDX                                           1
#define mmMMVM_CONTEXT15_PAGE_TABWE_END_ADDW_WO32                                                      0x09bc
#define mmMMVM_CONTEXT15_PAGE_TABWE_END_ADDW_WO32_BASE_IDX                                             1
#define mmMMVM_CONTEXT15_PAGE_TABWE_END_ADDW_HI32                                                      0x09bd
#define mmMMVM_CONTEXT15_PAGE_TABWE_END_ADDW_HI32_BASE_IDX                                             1
#define mmMMVM_CONTEXT15_PAGE_TABWE_WESEWVE0                                                           0x09be
#define mmMMVM_CONTEXT15_PAGE_TABWE_WESEWVE0_BASE_IDX                                                  1
#define mmMMVM_CONTEXT15_PAGE_TABWE_WESEWVE1                                                           0x09bf
#define mmMMVM_CONTEXT15_PAGE_TABWE_WESEWVE1_BASE_IDX                                                  1


// addwessBwock: mmhub_mmutcw2_mmvmw2indec
// base addwess: 0x6a800
#define mmMMVM_INVAWIDATE_ENG0_SEM                                                                     0x0a00
#define mmMMVM_INVAWIDATE_ENG0_SEM_BASE_IDX                                                            1
#define mmMMVM_INVAWIDATE_ENG0_WEQ                                                                     0x0a01
#define mmMMVM_INVAWIDATE_ENG0_WEQ_BASE_IDX                                                            1
#define mmMMVM_INVAWIDATE_ENG0_ACK                                                                     0x0a02
#define mmMMVM_INVAWIDATE_ENG0_ACK_BASE_IDX                                                            1
#define mmMMVM_INVAWIDATE_ENG0_ADDW_WANGE_WO32                                                         0x0a03
#define mmMMVM_INVAWIDATE_ENG0_ADDW_WANGE_WO32_BASE_IDX                                                1
#define mmMMVM_INVAWIDATE_ENG0_ADDW_WANGE_HI32                                                         0x0a04
#define mmMMVM_INVAWIDATE_ENG0_ADDW_WANGE_HI32_BASE_IDX                                                1
#define mmMMVM_INVAWIDATE_ENG0_WESEWVE0                                                                0x0a05
#define mmMMVM_INVAWIDATE_ENG0_WESEWVE0_BASE_IDX                                                       1
#define mmMMVM_INVAWIDATE_ENG0_WESEWVE1                                                                0x0a06
#define mmMMVM_INVAWIDATE_ENG0_WESEWVE1_BASE_IDX                                                       1
#define mmMMVM_INVAWIDATE_ENG0_WESEWVE2                                                                0x0a07
#define mmMMVM_INVAWIDATE_ENG0_WESEWVE2_BASE_IDX                                                       1
#define mmMMVM_INVAWIDATE_ENG1_SEM                                                                     0x0a08
#define mmMMVM_INVAWIDATE_ENG1_SEM_BASE_IDX                                                            1
#define mmMMVM_INVAWIDATE_ENG1_WEQ                                                                     0x0a09
#define mmMMVM_INVAWIDATE_ENG1_WEQ_BASE_IDX                                                            1
#define mmMMVM_INVAWIDATE_ENG1_ACK                                                                     0x0a0a
#define mmMMVM_INVAWIDATE_ENG1_ACK_BASE_IDX                                                            1
#define mmMMVM_INVAWIDATE_ENG1_ADDW_WANGE_WO32                                                         0x0a0b
#define mmMMVM_INVAWIDATE_ENG1_ADDW_WANGE_WO32_BASE_IDX                                                1
#define mmMMVM_INVAWIDATE_ENG1_ADDW_WANGE_HI32                                                         0x0a0c
#define mmMMVM_INVAWIDATE_ENG1_ADDW_WANGE_HI32_BASE_IDX                                                1
#define mmMMVM_INVAWIDATE_ENG1_WESEWVE0                                                                0x0a0d
#define mmMMVM_INVAWIDATE_ENG1_WESEWVE0_BASE_IDX                                                       1
#define mmMMVM_INVAWIDATE_ENG1_WESEWVE1                                                                0x0a0e
#define mmMMVM_INVAWIDATE_ENG1_WESEWVE1_BASE_IDX                                                       1
#define mmMMVM_INVAWIDATE_ENG1_WESEWVE2                                                                0x0a0f
#define mmMMVM_INVAWIDATE_ENG1_WESEWVE2_BASE_IDX                                                       1
#define mmMMVM_INVAWIDATE_ENG2_SEM                                                                     0x0a10
#define mmMMVM_INVAWIDATE_ENG2_SEM_BASE_IDX                                                            1
#define mmMMVM_INVAWIDATE_ENG2_WEQ                                                                     0x0a11
#define mmMMVM_INVAWIDATE_ENG2_WEQ_BASE_IDX                                                            1
#define mmMMVM_INVAWIDATE_ENG2_ACK                                                                     0x0a12
#define mmMMVM_INVAWIDATE_ENG2_ACK_BASE_IDX                                                            1
#define mmMMVM_INVAWIDATE_ENG2_ADDW_WANGE_WO32                                                         0x0a13
#define mmMMVM_INVAWIDATE_ENG2_ADDW_WANGE_WO32_BASE_IDX                                                1
#define mmMMVM_INVAWIDATE_ENG2_ADDW_WANGE_HI32                                                         0x0a14
#define mmMMVM_INVAWIDATE_ENG2_ADDW_WANGE_HI32_BASE_IDX                                                1
#define mmMMVM_INVAWIDATE_ENG2_WESEWVE0                                                                0x0a15
#define mmMMVM_INVAWIDATE_ENG2_WESEWVE0_BASE_IDX                                                       1
#define mmMMVM_INVAWIDATE_ENG2_WESEWVE1                                                                0x0a16
#define mmMMVM_INVAWIDATE_ENG2_WESEWVE1_BASE_IDX                                                       1
#define mmMMVM_INVAWIDATE_ENG2_WESEWVE2                                                                0x0a17
#define mmMMVM_INVAWIDATE_ENG2_WESEWVE2_BASE_IDX                                                       1
#define mmMMVM_INVAWIDATE_ENG3_SEM                                                                     0x0a18
#define mmMMVM_INVAWIDATE_ENG3_SEM_BASE_IDX                                                            1
#define mmMMVM_INVAWIDATE_ENG3_WEQ                                                                     0x0a19
#define mmMMVM_INVAWIDATE_ENG3_WEQ_BASE_IDX                                                            1
#define mmMMVM_INVAWIDATE_ENG3_ACK                                                                     0x0a1a
#define mmMMVM_INVAWIDATE_ENG3_ACK_BASE_IDX                                                            1
#define mmMMVM_INVAWIDATE_ENG3_ADDW_WANGE_WO32                                                         0x0a1b
#define mmMMVM_INVAWIDATE_ENG3_ADDW_WANGE_WO32_BASE_IDX                                                1
#define mmMMVM_INVAWIDATE_ENG3_ADDW_WANGE_HI32                                                         0x0a1c
#define mmMMVM_INVAWIDATE_ENG3_ADDW_WANGE_HI32_BASE_IDX                                                1
#define mmMMVM_INVAWIDATE_ENG3_WESEWVE0                                                                0x0a1d
#define mmMMVM_INVAWIDATE_ENG3_WESEWVE0_BASE_IDX                                                       1
#define mmMMVM_INVAWIDATE_ENG3_WESEWVE1                                                                0x0a1e
#define mmMMVM_INVAWIDATE_ENG3_WESEWVE1_BASE_IDX                                                       1
#define mmMMVM_INVAWIDATE_ENG3_WESEWVE2                                                                0x0a1f
#define mmMMVM_INVAWIDATE_ENG3_WESEWVE2_BASE_IDX                                                       1
#define mmMMVM_INVAWIDATE_ENG4_SEM                                                                     0x0a20
#define mmMMVM_INVAWIDATE_ENG4_SEM_BASE_IDX                                                            1
#define mmMMVM_INVAWIDATE_ENG4_WEQ                                                                     0x0a21
#define mmMMVM_INVAWIDATE_ENG4_WEQ_BASE_IDX                                                            1
#define mmMMVM_INVAWIDATE_ENG4_ACK                                                                     0x0a22
#define mmMMVM_INVAWIDATE_ENG4_ACK_BASE_IDX                                                            1
#define mmMMVM_INVAWIDATE_ENG4_ADDW_WANGE_WO32                                                         0x0a23
#define mmMMVM_INVAWIDATE_ENG4_ADDW_WANGE_WO32_BASE_IDX                                                1
#define mmMMVM_INVAWIDATE_ENG4_ADDW_WANGE_HI32                                                         0x0a24
#define mmMMVM_INVAWIDATE_ENG4_ADDW_WANGE_HI32_BASE_IDX                                                1
#define mmMMVM_INVAWIDATE_ENG4_WESEWVE0                                                                0x0a25
#define mmMMVM_INVAWIDATE_ENG4_WESEWVE0_BASE_IDX                                                       1
#define mmMMVM_INVAWIDATE_ENG4_WESEWVE1                                                                0x0a26
#define mmMMVM_INVAWIDATE_ENG4_WESEWVE1_BASE_IDX                                                       1
#define mmMMVM_INVAWIDATE_ENG4_WESEWVE2                                                                0x0a27
#define mmMMVM_INVAWIDATE_ENG4_WESEWVE2_BASE_IDX                                                       1
#define mmMMVM_INVAWIDATE_ENG5_SEM                                                                     0x0a28
#define mmMMVM_INVAWIDATE_ENG5_SEM_BASE_IDX                                                            1
#define mmMMVM_INVAWIDATE_ENG5_WEQ                                                                     0x0a29
#define mmMMVM_INVAWIDATE_ENG5_WEQ_BASE_IDX                                                            1
#define mmMMVM_INVAWIDATE_ENG5_ACK                                                                     0x0a2a
#define mmMMVM_INVAWIDATE_ENG5_ACK_BASE_IDX                                                            1
#define mmMMVM_INVAWIDATE_ENG5_ADDW_WANGE_WO32                                                         0x0a2b
#define mmMMVM_INVAWIDATE_ENG5_ADDW_WANGE_WO32_BASE_IDX                                                1
#define mmMMVM_INVAWIDATE_ENG5_ADDW_WANGE_HI32                                                         0x0a2c
#define mmMMVM_INVAWIDATE_ENG5_ADDW_WANGE_HI32_BASE_IDX                                                1
#define mmMMVM_INVAWIDATE_ENG5_WESEWVE0                                                                0x0a2d
#define mmMMVM_INVAWIDATE_ENG5_WESEWVE0_BASE_IDX                                                       1
#define mmMMVM_INVAWIDATE_ENG5_WESEWVE1                                                                0x0a2e
#define mmMMVM_INVAWIDATE_ENG5_WESEWVE1_BASE_IDX                                                       1
#define mmMMVM_INVAWIDATE_ENG5_WESEWVE2                                                                0x0a2f
#define mmMMVM_INVAWIDATE_ENG5_WESEWVE2_BASE_IDX                                                       1
#define mmMMVM_INVAWIDATE_ENG6_SEM                                                                     0x0a30
#define mmMMVM_INVAWIDATE_ENG6_SEM_BASE_IDX                                                            1
#define mmMMVM_INVAWIDATE_ENG6_WEQ                                                                     0x0a31
#define mmMMVM_INVAWIDATE_ENG6_WEQ_BASE_IDX                                                            1
#define mmMMVM_INVAWIDATE_ENG6_ACK                                                                     0x0a32
#define mmMMVM_INVAWIDATE_ENG6_ACK_BASE_IDX                                                            1
#define mmMMVM_INVAWIDATE_ENG6_ADDW_WANGE_WO32                                                         0x0a33
#define mmMMVM_INVAWIDATE_ENG6_ADDW_WANGE_WO32_BASE_IDX                                                1
#define mmMMVM_INVAWIDATE_ENG6_ADDW_WANGE_HI32                                                         0x0a34
#define mmMMVM_INVAWIDATE_ENG6_ADDW_WANGE_HI32_BASE_IDX                                                1
#define mmMMVM_INVAWIDATE_ENG6_WESEWVE0                                                                0x0a35
#define mmMMVM_INVAWIDATE_ENG6_WESEWVE0_BASE_IDX                                                       1
#define mmMMVM_INVAWIDATE_ENG6_WESEWVE1                                                                0x0a36
#define mmMMVM_INVAWIDATE_ENG6_WESEWVE1_BASE_IDX                                                       1
#define mmMMVM_INVAWIDATE_ENG6_WESEWVE2                                                                0x0a37
#define mmMMVM_INVAWIDATE_ENG6_WESEWVE2_BASE_IDX                                                       1
#define mmMMVM_INVAWIDATE_ENG7_SEM                                                                     0x0a38
#define mmMMVM_INVAWIDATE_ENG7_SEM_BASE_IDX                                                            1
#define mmMMVM_INVAWIDATE_ENG7_WEQ                                                                     0x0a39
#define mmMMVM_INVAWIDATE_ENG7_WEQ_BASE_IDX                                                            1
#define mmMMVM_INVAWIDATE_ENG7_ACK                                                                     0x0a3a
#define mmMMVM_INVAWIDATE_ENG7_ACK_BASE_IDX                                                            1
#define mmMMVM_INVAWIDATE_ENG7_ADDW_WANGE_WO32                                                         0x0a3b
#define mmMMVM_INVAWIDATE_ENG7_ADDW_WANGE_WO32_BASE_IDX                                                1
#define mmMMVM_INVAWIDATE_ENG7_ADDW_WANGE_HI32                                                         0x0a3c
#define mmMMVM_INVAWIDATE_ENG7_ADDW_WANGE_HI32_BASE_IDX                                                1
#define mmMMVM_INVAWIDATE_ENG7_WESEWVE0                                                                0x0a3d
#define mmMMVM_INVAWIDATE_ENG7_WESEWVE0_BASE_IDX                                                       1
#define mmMMVM_INVAWIDATE_ENG7_WESEWVE1                                                                0x0a3e
#define mmMMVM_INVAWIDATE_ENG7_WESEWVE1_BASE_IDX                                                       1
#define mmMMVM_INVAWIDATE_ENG7_WESEWVE2                                                                0x0a3f
#define mmMMVM_INVAWIDATE_ENG7_WESEWVE2_BASE_IDX                                                       1
#define mmMMVM_INVAWIDATE_ENG8_SEM                                                                     0x0a40
#define mmMMVM_INVAWIDATE_ENG8_SEM_BASE_IDX                                                            1
#define mmMMVM_INVAWIDATE_ENG8_WEQ                                                                     0x0a41
#define mmMMVM_INVAWIDATE_ENG8_WEQ_BASE_IDX                                                            1
#define mmMMVM_INVAWIDATE_ENG8_ACK                                                                     0x0a42
#define mmMMVM_INVAWIDATE_ENG8_ACK_BASE_IDX                                                            1
#define mmMMVM_INVAWIDATE_ENG8_ADDW_WANGE_WO32                                                         0x0a43
#define mmMMVM_INVAWIDATE_ENG8_ADDW_WANGE_WO32_BASE_IDX                                                1
#define mmMMVM_INVAWIDATE_ENG8_ADDW_WANGE_HI32                                                         0x0a44
#define mmMMVM_INVAWIDATE_ENG8_ADDW_WANGE_HI32_BASE_IDX                                                1
#define mmMMVM_INVAWIDATE_ENG8_WESEWVE0                                                                0x0a45
#define mmMMVM_INVAWIDATE_ENG8_WESEWVE0_BASE_IDX                                                       1
#define mmMMVM_INVAWIDATE_ENG8_WESEWVE1                                                                0x0a46
#define mmMMVM_INVAWIDATE_ENG8_WESEWVE1_BASE_IDX                                                       1
#define mmMMVM_INVAWIDATE_ENG8_WESEWVE2                                                                0x0a47
#define mmMMVM_INVAWIDATE_ENG8_WESEWVE2_BASE_IDX                                                       1
#define mmMMVM_INVAWIDATE_ENG9_SEM                                                                     0x0a48
#define mmMMVM_INVAWIDATE_ENG9_SEM_BASE_IDX                                                            1
#define mmMMVM_INVAWIDATE_ENG9_WEQ                                                                     0x0a49
#define mmMMVM_INVAWIDATE_ENG9_WEQ_BASE_IDX                                                            1
#define mmMMVM_INVAWIDATE_ENG9_ACK                                                                     0x0a4a
#define mmMMVM_INVAWIDATE_ENG9_ACK_BASE_IDX                                                            1
#define mmMMVM_INVAWIDATE_ENG9_ADDW_WANGE_WO32                                                         0x0a4b
#define mmMMVM_INVAWIDATE_ENG9_ADDW_WANGE_WO32_BASE_IDX                                                1
#define mmMMVM_INVAWIDATE_ENG9_ADDW_WANGE_HI32                                                         0x0a4c
#define mmMMVM_INVAWIDATE_ENG9_ADDW_WANGE_HI32_BASE_IDX                                                1
#define mmMMVM_INVAWIDATE_ENG9_WESEWVE0                                                                0x0a4d
#define mmMMVM_INVAWIDATE_ENG9_WESEWVE0_BASE_IDX                                                       1
#define mmMMVM_INVAWIDATE_ENG9_WESEWVE1                                                                0x0a4e
#define mmMMVM_INVAWIDATE_ENG9_WESEWVE1_BASE_IDX                                                       1
#define mmMMVM_INVAWIDATE_ENG9_WESEWVE2                                                                0x0a4f
#define mmMMVM_INVAWIDATE_ENG9_WESEWVE2_BASE_IDX                                                       1
#define mmMMVM_INVAWIDATE_ENG10_SEM                                                                    0x0a50
#define mmMMVM_INVAWIDATE_ENG10_SEM_BASE_IDX                                                           1
#define mmMMVM_INVAWIDATE_ENG10_WEQ                                                                    0x0a51
#define mmMMVM_INVAWIDATE_ENG10_WEQ_BASE_IDX                                                           1
#define mmMMVM_INVAWIDATE_ENG10_ACK                                                                    0x0a52
#define mmMMVM_INVAWIDATE_ENG10_ACK_BASE_IDX                                                           1
#define mmMMVM_INVAWIDATE_ENG10_ADDW_WANGE_WO32                                                        0x0a53
#define mmMMVM_INVAWIDATE_ENG10_ADDW_WANGE_WO32_BASE_IDX                                               1
#define mmMMVM_INVAWIDATE_ENG10_ADDW_WANGE_HI32                                                        0x0a54
#define mmMMVM_INVAWIDATE_ENG10_ADDW_WANGE_HI32_BASE_IDX                                               1
#define mmMMVM_INVAWIDATE_ENG10_WESEWVE0                                                               0x0a55
#define mmMMVM_INVAWIDATE_ENG10_WESEWVE0_BASE_IDX                                                      1
#define mmMMVM_INVAWIDATE_ENG10_WESEWVE1                                                               0x0a56
#define mmMMVM_INVAWIDATE_ENG10_WESEWVE1_BASE_IDX                                                      1
#define mmMMVM_INVAWIDATE_ENG10_WESEWVE2                                                               0x0a57
#define mmMMVM_INVAWIDATE_ENG10_WESEWVE2_BASE_IDX                                                      1
#define mmMMVM_INVAWIDATE_ENG11_SEM                                                                    0x0a58
#define mmMMVM_INVAWIDATE_ENG11_SEM_BASE_IDX                                                           1
#define mmMMVM_INVAWIDATE_ENG11_WEQ                                                                    0x0a59
#define mmMMVM_INVAWIDATE_ENG11_WEQ_BASE_IDX                                                           1
#define mmMMVM_INVAWIDATE_ENG11_ACK                                                                    0x0a5a
#define mmMMVM_INVAWIDATE_ENG11_ACK_BASE_IDX                                                           1
#define mmMMVM_INVAWIDATE_ENG11_ADDW_WANGE_WO32                                                        0x0a5b
#define mmMMVM_INVAWIDATE_ENG11_ADDW_WANGE_WO32_BASE_IDX                                               1
#define mmMMVM_INVAWIDATE_ENG11_ADDW_WANGE_HI32                                                        0x0a5c
#define mmMMVM_INVAWIDATE_ENG11_ADDW_WANGE_HI32_BASE_IDX                                               1
#define mmMMVM_INVAWIDATE_ENG11_WESEWVE0                                                               0x0a5d
#define mmMMVM_INVAWIDATE_ENG11_WESEWVE0_BASE_IDX                                                      1
#define mmMMVM_INVAWIDATE_ENG11_WESEWVE1                                                               0x0a5e
#define mmMMVM_INVAWIDATE_ENG11_WESEWVE1_BASE_IDX                                                      1
#define mmMMVM_INVAWIDATE_ENG11_WESEWVE2                                                               0x0a5f
#define mmMMVM_INVAWIDATE_ENG11_WESEWVE2_BASE_IDX                                                      1
#define mmMMVM_INVAWIDATE_ENG12_SEM                                                                    0x0a60
#define mmMMVM_INVAWIDATE_ENG12_SEM_BASE_IDX                                                           1
#define mmMMVM_INVAWIDATE_ENG12_WEQ                                                                    0x0a61
#define mmMMVM_INVAWIDATE_ENG12_WEQ_BASE_IDX                                                           1
#define mmMMVM_INVAWIDATE_ENG12_ACK                                                                    0x0a62
#define mmMMVM_INVAWIDATE_ENG12_ACK_BASE_IDX                                                           1
#define mmMMVM_INVAWIDATE_ENG12_ADDW_WANGE_WO32                                                        0x0a63
#define mmMMVM_INVAWIDATE_ENG12_ADDW_WANGE_WO32_BASE_IDX                                               1
#define mmMMVM_INVAWIDATE_ENG12_ADDW_WANGE_HI32                                                        0x0a64
#define mmMMVM_INVAWIDATE_ENG12_ADDW_WANGE_HI32_BASE_IDX                                               1
#define mmMMVM_INVAWIDATE_ENG12_WESEWVE0                                                               0x0a65
#define mmMMVM_INVAWIDATE_ENG12_WESEWVE0_BASE_IDX                                                      1
#define mmMMVM_INVAWIDATE_ENG12_WESEWVE1                                                               0x0a66
#define mmMMVM_INVAWIDATE_ENG12_WESEWVE1_BASE_IDX                                                      1
#define mmMMVM_INVAWIDATE_ENG12_WESEWVE2                                                               0x0a67
#define mmMMVM_INVAWIDATE_ENG12_WESEWVE2_BASE_IDX                                                      1
#define mmMMVM_INVAWIDATE_ENG13_SEM                                                                    0x0a68
#define mmMMVM_INVAWIDATE_ENG13_SEM_BASE_IDX                                                           1
#define mmMMVM_INVAWIDATE_ENG13_WEQ                                                                    0x0a69
#define mmMMVM_INVAWIDATE_ENG13_WEQ_BASE_IDX                                                           1
#define mmMMVM_INVAWIDATE_ENG13_ACK                                                                    0x0a6a
#define mmMMVM_INVAWIDATE_ENG13_ACK_BASE_IDX                                                           1
#define mmMMVM_INVAWIDATE_ENG13_ADDW_WANGE_WO32                                                        0x0a6b
#define mmMMVM_INVAWIDATE_ENG13_ADDW_WANGE_WO32_BASE_IDX                                               1
#define mmMMVM_INVAWIDATE_ENG13_ADDW_WANGE_HI32                                                        0x0a6c
#define mmMMVM_INVAWIDATE_ENG13_ADDW_WANGE_HI32_BASE_IDX                                               1
#define mmMMVM_INVAWIDATE_ENG13_WESEWVE0                                                               0x0a6d
#define mmMMVM_INVAWIDATE_ENG13_WESEWVE0_BASE_IDX                                                      1
#define mmMMVM_INVAWIDATE_ENG13_WESEWVE1                                                               0x0a6e
#define mmMMVM_INVAWIDATE_ENG13_WESEWVE1_BASE_IDX                                                      1
#define mmMMVM_INVAWIDATE_ENG13_WESEWVE2                                                               0x0a6f
#define mmMMVM_INVAWIDATE_ENG13_WESEWVE2_BASE_IDX                                                      1
#define mmMMVM_INVAWIDATE_ENG14_SEM                                                                    0x0a70
#define mmMMVM_INVAWIDATE_ENG14_SEM_BASE_IDX                                                           1
#define mmMMVM_INVAWIDATE_ENG14_WEQ                                                                    0x0a71
#define mmMMVM_INVAWIDATE_ENG14_WEQ_BASE_IDX                                                           1
#define mmMMVM_INVAWIDATE_ENG14_ACK                                                                    0x0a72
#define mmMMVM_INVAWIDATE_ENG14_ACK_BASE_IDX                                                           1
#define mmMMVM_INVAWIDATE_ENG14_ADDW_WANGE_WO32                                                        0x0a73
#define mmMMVM_INVAWIDATE_ENG14_ADDW_WANGE_WO32_BASE_IDX                                               1
#define mmMMVM_INVAWIDATE_ENG14_ADDW_WANGE_HI32                                                        0x0a74
#define mmMMVM_INVAWIDATE_ENG14_ADDW_WANGE_HI32_BASE_IDX                                               1
#define mmMMVM_INVAWIDATE_ENG14_WESEWVE0                                                               0x0a75
#define mmMMVM_INVAWIDATE_ENG14_WESEWVE0_BASE_IDX                                                      1
#define mmMMVM_INVAWIDATE_ENG14_WESEWVE1                                                               0x0a76
#define mmMMVM_INVAWIDATE_ENG14_WESEWVE1_BASE_IDX                                                      1
#define mmMMVM_INVAWIDATE_ENG14_WESEWVE2                                                               0x0a77
#define mmMMVM_INVAWIDATE_ENG14_WESEWVE2_BASE_IDX                                                      1
#define mmMMVM_INVAWIDATE_ENG15_SEM                                                                    0x0a78
#define mmMMVM_INVAWIDATE_ENG15_SEM_BASE_IDX                                                           1
#define mmMMVM_INVAWIDATE_ENG15_WEQ                                                                    0x0a79
#define mmMMVM_INVAWIDATE_ENG15_WEQ_BASE_IDX                                                           1
#define mmMMVM_INVAWIDATE_ENG15_ACK                                                                    0x0a7a
#define mmMMVM_INVAWIDATE_ENG15_ACK_BASE_IDX                                                           1
#define mmMMVM_INVAWIDATE_ENG15_ADDW_WANGE_WO32                                                        0x0a7b
#define mmMMVM_INVAWIDATE_ENG15_ADDW_WANGE_WO32_BASE_IDX                                               1
#define mmMMVM_INVAWIDATE_ENG15_ADDW_WANGE_HI32                                                        0x0a7c
#define mmMMVM_INVAWIDATE_ENG15_ADDW_WANGE_HI32_BASE_IDX                                               1
#define mmMMVM_INVAWIDATE_ENG15_WESEWVE0                                                               0x0a7d
#define mmMMVM_INVAWIDATE_ENG15_WESEWVE0_BASE_IDX                                                      1
#define mmMMVM_INVAWIDATE_ENG15_WESEWVE1                                                               0x0a7e
#define mmMMVM_INVAWIDATE_ENG15_WESEWVE1_BASE_IDX                                                      1
#define mmMMVM_INVAWIDATE_ENG15_WESEWVE2                                                               0x0a7f
#define mmMMVM_INVAWIDATE_ENG15_WESEWVE2_BASE_IDX                                                      1
#define mmMMVM_INVAWIDATE_ENG16_SEM                                                                    0x0a80
#define mmMMVM_INVAWIDATE_ENG16_SEM_BASE_IDX                                                           1
#define mmMMVM_INVAWIDATE_ENG16_WEQ                                                                    0x0a81
#define mmMMVM_INVAWIDATE_ENG16_WEQ_BASE_IDX                                                           1
#define mmMMVM_INVAWIDATE_ENG16_ACK                                                                    0x0a82
#define mmMMVM_INVAWIDATE_ENG16_ACK_BASE_IDX                                                           1
#define mmMMVM_INVAWIDATE_ENG16_ADDW_WANGE_WO32                                                        0x0a83
#define mmMMVM_INVAWIDATE_ENG16_ADDW_WANGE_WO32_BASE_IDX                                               1
#define mmMMVM_INVAWIDATE_ENG16_ADDW_WANGE_HI32                                                        0x0a84
#define mmMMVM_INVAWIDATE_ENG16_ADDW_WANGE_HI32_BASE_IDX                                               1
#define mmMMVM_INVAWIDATE_ENG16_WESEWVE0                                                               0x0a85
#define mmMMVM_INVAWIDATE_ENG16_WESEWVE0_BASE_IDX                                                      1
#define mmMMVM_INVAWIDATE_ENG16_WESEWVE1                                                               0x0a86
#define mmMMVM_INVAWIDATE_ENG16_WESEWVE1_BASE_IDX                                                      1
#define mmMMVM_INVAWIDATE_ENG16_WESEWVE2                                                               0x0a87
#define mmMMVM_INVAWIDATE_ENG16_WESEWVE2_BASE_IDX                                                      1
#define mmMMVM_INVAWIDATE_ENG17_SEM                                                                    0x0a88
#define mmMMVM_INVAWIDATE_ENG17_SEM_BASE_IDX                                                           1
#define mmMMVM_INVAWIDATE_ENG17_WEQ                                                                    0x0a89
#define mmMMVM_INVAWIDATE_ENG17_WEQ_BASE_IDX                                                           1
#define mmMMVM_INVAWIDATE_ENG17_ACK                                                                    0x0a8a
#define mmMMVM_INVAWIDATE_ENG17_ACK_BASE_IDX                                                           1
#define mmMMVM_INVAWIDATE_ENG17_ADDW_WANGE_WO32                                                        0x0a8b
#define mmMMVM_INVAWIDATE_ENG17_ADDW_WANGE_WO32_BASE_IDX                                               1
#define mmMMVM_INVAWIDATE_ENG17_ADDW_WANGE_HI32                                                        0x0a8c
#define mmMMVM_INVAWIDATE_ENG17_ADDW_WANGE_HI32_BASE_IDX                                               1
#define mmMMVM_INVAWIDATE_ENG17_WESEWVE0                                                               0x0a8d
#define mmMMVM_INVAWIDATE_ENG17_WESEWVE0_BASE_IDX                                                      1
#define mmMMVM_INVAWIDATE_ENG17_WESEWVE1                                                               0x0a8e
#define mmMMVM_INVAWIDATE_ENG17_WESEWVE1_BASE_IDX                                                      1
#define mmMMVM_INVAWIDATE_ENG17_WESEWVE2                                                               0x0a8f
#define mmMMVM_INVAWIDATE_ENG17_WESEWVE2_BASE_IDX                                                      1


// addwessBwock: mmhub_mmutcw2_mmw2twbpfdec
// base addwess: 0x6aa90
#define mmMMW2TWB_TWB0_STATUS                                                                          0x0aa5
#define mmMMW2TWB_TWB0_STATUS_BASE_IDX                                                                 1


// addwessBwock: mmhub_mmutcw2_mmw2twbpwdec
// base addwess: 0x6ab00
#define mmMMW2TWB_PEWFCOUNTEW0_CFG                                                                     0x0ac0
#define mmMMW2TWB_PEWFCOUNTEW0_CFG_BASE_IDX                                                            1
#define mmMMW2TWB_PEWFCOUNTEW1_CFG                                                                     0x0ac1
#define mmMMW2TWB_PEWFCOUNTEW1_CFG_BASE_IDX                                                            1
#define mmMMW2TWB_PEWFCOUNTEW2_CFG                                                                     0x0ac2
#define mmMMW2TWB_PEWFCOUNTEW2_CFG_BASE_IDX                                                            1
#define mmMMW2TWB_PEWFCOUNTEW3_CFG                                                                     0x0ac3
#define mmMMW2TWB_PEWFCOUNTEW3_CFG_BASE_IDX                                                            1
#define mmMMW2TWB_PEWFCOUNTEW_WSWT_CNTW                                                                0x0ac4
#define mmMMW2TWB_PEWFCOUNTEW_WSWT_CNTW_BASE_IDX                                                       1


// addwessBwock: mmhub_mmutcw2_mmw2twbpwdec
// base addwess: 0x6ab20
#define mmMMW2TWB_PEWFCOUNTEW_WO                                                                       0x0ac8
#define mmMMW2TWB_PEWFCOUNTEW_WO_BASE_IDX                                                              1
#define mmMMW2TWB_PEWFCOUNTEW_HI                                                                       0x0ac9
#define mmMMW2TWB_PEWFCOUNTEW_HI_BASE_IDX                                                              1

#endif
