# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"test_pipeline_func_synth.v" \

sv xil_defaultlib  \
"../../../../../../rtl/test_pipeline.sv" \

# Do not sort compile order
nosort
