   1              		.cpu cortex-m4
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 4
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32l4xx_hal_gpio.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_GPIO_Init,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_GPIO_Init
  18              		.arch armv7e-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_GPIO_Init:
  25              	.LVL0:
  26              	.LFB309:
  27              		.file 1 ".././hal/stm32l4/Src/stm32l4xx_hal_gpio.c"
   1:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** /**
   2:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   ******************************************************************************
   3:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   * @file    stm32l4xx_hal_gpio.c
   4:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   * @author  MCD Application Team
   5:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   * @brief   GPIO HAL module driver.
   6:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   *          This file provides firmware functions to manage the following
   7:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   *          functionalities of the General Purpose Input/Output (GPIO) peripheral:
   8:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   *           + Initialization and de-initialization functions
   9:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   *           + IO operation functions
  10:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   *
  11:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   @verbatim
  12:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   ==============================================================================
  13:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****                     ##### GPIO Peripheral features #####
  14:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   ==============================================================================
  15:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   [..]
  16:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****     (+) Each port bit of the general-purpose I/O (GPIO) ports can be individually
  17:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         configured by software in several modes:
  18:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         (++) Input mode
  19:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         (++) Analog mode
  20:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         (++) Output mode
  21:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         (++) Alternate function mode
  22:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         (++) External interrupt/event lines
  23:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
  24:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****     (+) During and just after reset, the alternate functions and external interrupt
  25:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         lines are not active and the I/O ports are configured in input floating mode.
  26:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
  27:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****     (+) All GPIO pins have weak internal pull-up and pull-down resistors, which can be
  28:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         activated or not.
  29:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
  30:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****     (+) In Output or Alternate mode, each IO can be configured on open-drain or push-pull
  31:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         type and the IO speed can be selected depending on the VDD value.
  32:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
  33:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****     (+) The microcontroller IO pins are connected to onboard peripherals/modules through a
  34:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         multiplexer that allows only one peripheral alternate function (AF) connected
  35:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****        to an IO pin at a time. In this way, there can be no conflict between peripherals
  36:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****        sharing the same IO pin.
  37:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
  38:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****     (+) All ports have external interrupt/event capability. To use external interrupt
  39:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         lines, the port must be configured in input mode. All available GPIO pins are
  40:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         connected to the 16 external interrupt/event lines from EXTI0 to EXTI15.
  41:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
  42:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****     (+) The external interrupt/event controller consists of up to 39 edge detectors
  43:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         (16 lines are connected to GPIO) for generating event/interrupt requests (each
  44:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         input line can be independently configured to select the type (interrupt or event)
  45:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         and the corresponding trigger event (rising or falling or both). Each line can
  46:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         also be masked independently.
  47:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
  48:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****                      ##### How to use this driver #####
  49:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   ==============================================================================
  50:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   [..]
  51:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****     (#) Enable the GPIO AHB clock using the following function: __HAL_RCC_GPIOx_CLK_ENABLE().
  52:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
  53:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****     (#) Configure the GPIO pin(s) using HAL_GPIO_Init().
  54:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         (++) Configure the IO mode using "Mode" member from GPIO_InitTypeDef structure
  55:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         (++) Activate Pull-up, Pull-down resistor using "Pull" member from GPIO_InitTypeDef
  56:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****              structure.
  57:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         (++) In case of Output or alternate function mode selection: the speed is
  58:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****              configured through "Speed" member from GPIO_InitTypeDef structure.
  59:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         (++) In alternate mode is selection, the alternate function connected to the IO
  60:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****              is configured through "Alternate" member from GPIO_InitTypeDef structure.
  61:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         (++) Analog mode is required when a pin is to be used as ADC channel
  62:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****              or DAC output.
  63:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         (++) In case of external interrupt/event selection the "Mode" member from
  64:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****              GPIO_InitTypeDef structure select the type (interrupt or event) and
  65:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****              the corresponding trigger event (rising or falling or both).
  66:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
  67:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****     (#) In case of external interrupt/event mode selection, configure NVIC IRQ priority
  68:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         mapped to the EXTI line using HAL_NVIC_SetPriority() and enable it using
  69:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         HAL_NVIC_EnableIRQ().
  70:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
  71:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****     (#) To get the level of a pin configured in input mode use HAL_GPIO_ReadPin().
  72:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
  73:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****     (#) To set/reset the level of a pin configured in output mode use
  74:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         HAL_GPIO_WritePin()/HAL_GPIO_TogglePin().
  75:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
  76:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****    (#) To lock pin configuration until next reset use HAL_GPIO_LockPin().
  77:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
  78:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****     (#) During and just after reset, the alternate functions are not
  79:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         active and the GPIO pins are configured in input floating mode (except JTAG
  80:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         pins).
  81:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
  82:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****     (#) The LSE oscillator pins OSC32_IN and OSC32_OUT can be used as general purpose
  83:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         (PC14 and PC15, respectively) when the LSE oscillator is off. The LSE has
  84:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         priority over the GPIO function.
  85:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
  86:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****     (#) The HSE oscillator pins OSC_IN/OSC_OUT can be used as
  87:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         general purpose PH0 and PH1, respectively, when the HSE oscillator is off.
  88:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         The HSE has priority over the GPIO function.
  89:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
  90:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   @endverbatim
  91:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   ******************************************************************************
  92:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   * @attention
  93:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   *
  94:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
  95:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   *
  96:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   * Redistribution and use in source and binary forms, with or without modification,
  97:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   * are permitted provided that the following conditions are met:
  98:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  99:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   *      this list of conditions and the following disclaimer.
 100:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
 101:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   *      this list of conditions and the following disclaimer in the documentation
 102:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   *      and/or other materials provided with the distribution.
 103:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
 104:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   *      may be used to endorse or promote products derived from this software
 105:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   *      without specific prior written permission.
 106:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   *
 107:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 108:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 109:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
 110:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
 111:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
 112:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
 113:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
 114:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
 115:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 116:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 117:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   *
 118:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   ******************************************************************************
 119:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   */
 120:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 121:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** /* Includes ------------------------------------------------------------------*/
 122:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** #include "stm32l4xx_hal.h"
 123:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 124:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** /** @addtogroup STM32L4xx_HAL_Driver
 125:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   * @{
 126:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   */
 127:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 128:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** /** @defgroup GPIO GPIO
 129:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   * @brief GPIO HAL module driver
 130:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   * @{
 131:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   */
 132:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** /** MISRA C:2012 deviation rule has been granted for following rules:
 133:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   * Rule-12.2 - Medium: RHS argument is in interval [0,INF] which is out of
 134:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   * range of the shift operator in following API :
 135:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   * HAL_GPIO_Init
 136:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   * HAL_GPIO_DeInit
 137:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   */
 138:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 139:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** #ifdef HAL_GPIO_MODULE_ENABLED
 140:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 141:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** /* Private typedef -----------------------------------------------------------*/
 142:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** /* Private defines -----------------------------------------------------------*/
 143:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** /** @defgroup GPIO_Private_Defines GPIO Private Defines
 144:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   * @{
 145:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   */
 146:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** #define GPIO_MODE             (0x00000003u)
 147:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** #define ANALOG_MODE           (0x00000008u)
 148:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** #define EXTI_MODE             (0x10000000u)
 149:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** #define GPIO_MODE_IT          (0x00010000u)
 150:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** #define GPIO_MODE_EVT         (0x00020000u)
 151:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** #define RISING_EDGE           (0x00100000u)
 152:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** #define FALLING_EDGE          (0x00200000u)
 153:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** #define GPIO_OUTPUT_TYPE      (0x00000010u)
 154:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 155:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** #define GPIO_NUMBER           (16u)
 156:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** /**
 157:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   * @}
 158:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   */
 159:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 160:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** /* Private macros ------------------------------------------------------------*/
 161:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** /* Private variables ---------------------------------------------------------*/
 162:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** /* Private function prototypes -----------------------------------------------*/
 163:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** /* Exported functions --------------------------------------------------------*/
 164:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 165:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** /** @defgroup GPIO_Exported_Functions GPIO Exported Functions
 166:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   * @{
 167:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   */
 168:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 169:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** /** @defgroup GPIO_Exported_Functions_Group1 Initialization/de-initialization functions
 170:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****  *  @brief    Initialization and Configuration functions
 171:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****  *
 172:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** @verbatim
 173:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****  ===============================================================================
 174:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****               ##### Initialization and de-initialization functions #####
 175:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****  ===============================================================================
 176:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 177:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** @endverbatim
 178:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   * @{
 179:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   */
 180:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 181:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** /**
 182:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   * @brief  Initialize the GPIOx peripheral according to the specified parameters in the GPIO_Init.
 183:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   * @param  GPIOx: where x can be (A..H) to select the GPIO peripheral for STM32L4 family
 184:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
 185:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   *         the configuration information for the specified GPIO peripheral.
 186:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   * @retval None
 187:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   */
 188:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
 189:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** {
  28              		.loc 1 189 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 0, uses_anonymous_args = 0
 190:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   uint32_t position = 0x00u;
  32              		.loc 1 190 3 view .LVU1
 191:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   uint32_t iocurrent;
  33              		.loc 1 191 3 view .LVU2
 192:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   uint32_t temp;
  34              		.loc 1 192 3 view .LVU3
 193:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 194:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   /* Check the parameters */
 195:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  35              		.loc 1 195 3 view .LVU4
 196:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  36              		.loc 1 196 3 view .LVU5
 197:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  37              		.loc 1 197 3 view .LVU6
 198:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
  38              		.loc 1 198 3 view .LVU7
 199:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 200:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   /* Configure the port pins */
 201:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   while (((GPIO_Init->Pin) >> position) != 0x00u)
  39              		.loc 1 201 3 view .LVU8
 189:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   uint32_t position = 0x00u;
  40              		.loc 1 189 1 is_stmt 0 view .LVU9
  41 0000 2DE9F74F 		push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, r10, fp, lr}
  42              	.LCFI0:
  43              		.cfi_def_cfa_offset 48
  44              		.cfi_offset 4, -36
  45              		.cfi_offset 5, -32
  46              		.cfi_offset 6, -28
  47              		.cfi_offset 7, -24
  48              		.cfi_offset 8, -20
  49              		.cfi_offset 9, -16
  50              		.cfi_offset 10, -12
  51              		.cfi_offset 11, -8
  52              		.cfi_offset 14, -4
  53              	.LBB2:
 202:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   {
 203:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****     /* Get current io position */
 204:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****     iocurrent = (GPIO_Init->Pin) & (1uL << position);
 205:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 206:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****     if (iocurrent != 0x00u)
 207:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****     {
 208:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       /*--------------------- GPIO Mode Configuration ------------------------*/
 209:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       /* In case of Alternate function mode selection */
 210:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 211:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       {
 212:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         /* Check the Alternate function parameters */
 213:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 214:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 215:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 216:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         /* Configure Alternate function mapped with the current IO */
 217:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         temp = GPIOx->AFR[position >> 3u];
 218:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         temp &= ~(0xFu << ((position & 0x07u) * 4u));
 219:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 220:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         GPIOx->AFR[position >> 3u] = temp;
 221:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       }
 222:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 223:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
 224:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       temp = GPIOx->MODER;
 225:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 226:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 227:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       GPIOx->MODER = temp;
 228:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 229:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       /* In case of Output or Alternate function mode selection */
 230:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 231:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 232:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       {
 233:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         /* Check the Speed parameter */
 234:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 235:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         /* Configure the IO Speed */
 236:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         temp = GPIOx->OSPEEDR;
 237:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 238:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         temp |= (GPIO_Init->Speed << (position * 2u));
 239:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         GPIOx->OSPEEDR = temp;
 240:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 241:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         /* Configure the IO Output Type */
 242:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         temp = GPIOx->OTYPER;
 243:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         temp &= ~(GPIO_OTYPER_OT0 << position) ;
 244:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 245:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         GPIOx->OTYPER = temp;
 246:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       }
 247:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 248:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** #if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) ||
 249:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 250:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       /* In case of Analog mode, check if ADC control mode is selected */
 251:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 252:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       {
 253:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         /* Configure the IO Output Type */
 254:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         temp = GPIOx->ASCR;
 255:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         temp &= ~(GPIO_ASCR_ASC0 << position) ;
 256:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 257:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         GPIOx->ASCR = temp;
 258:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       }
 259:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 260:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** #endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
 261:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 262:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       /* Activate the Pull-up or Pull down resistor for the current IO */
 263:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       temp = GPIOx->PUPDR;
 264:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 265:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       temp |= ((GPIO_Init->Pull) << (position * 2u));
 266:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       GPIOx->PUPDR = temp;
 267:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 268:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       /*--------------------- EXTI Mode Configuration ------------------------*/
 269:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       /* Configure the External Interrupt or event for the current IO */
 270:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 271:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       {
 272:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         /* Enable SYSCFG Clock */
 273:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         __HAL_RCC_SYSCFG_CLK_ENABLE();
  54              		.loc 1 273 9 view .LVU10
  55 0004 DFF87C81 		ldr	r8, .L26+8
  56              	.LBE2:
 274:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 275:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         temp = SYSCFG->EXTICR[position >> 2u];
 276:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 277:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 278:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         SYSCFG->EXTICR[position >> 2u] = temp;
 279:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 280:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         /* Clear EXTI line configuration */
 281:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         temp = EXTI->IMR1;
  57              		.loc 1 281 14 view .LVU11
  58 0008 5C4C     		ldr	r4, .L26
 190:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   uint32_t iocurrent;
  59              		.loc 1 190 12 view .LVU12
  60 000a 0023     		movs	r3, #0
 204:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
  61              		.loc 1 204 41 view .LVU13
  62 000c 4FF00109 		mov	r9, #1
  63              	.LVL1:
  64              	.L2:
 201:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   {
  65              		.loc 1 201 9 is_stmt 1 view .LVU14
 201:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   {
  66              		.loc 1 201 21 is_stmt 0 view .LVU15
  67 0010 0A68     		ldr	r2, [r1]
 201:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   {
  68              		.loc 1 201 9 view .LVU16
  69 0012 32FA03F5 		lsrs	r5, r2, r3
  70 0016 02D1     		bne	.L17
 282:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         temp &= ~(iocurrent);
 283:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 284:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         {
 285:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****           temp |= iocurrent;
 286:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         }
 287:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         EXTI->IMR1 = temp;
 288:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 289:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         temp = EXTI->EMR1;
 290:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         temp &= ~(iocurrent);
 291:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 292:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         {
 293:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****           temp |= iocurrent;
 294:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         }
 295:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         EXTI->EMR1 = temp;
 296:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 297:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         /* Clear Rising Falling edge configuration */
 298:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         temp = EXTI->RTSR1;
 299:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         temp &= ~(iocurrent);
 300:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 301:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         {
 302:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****           temp |= iocurrent;
 303:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         }
 304:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         EXTI->RTSR1 = temp;
 305:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 306:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         temp = EXTI->FTSR1;
 307:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         temp &= ~(iocurrent);
 308:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 309:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         {
 310:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****           temp |= iocurrent;
 311:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         }
 312:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         EXTI->FTSR1 = temp;
 313:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       }
 314:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****     }
 315:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 316:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****     position++;
 317:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   }
 318:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** }
  71              		.loc 1 318 1 view .LVU17
  72 0018 03B0     		add	sp, sp, #12
  73              	.LCFI1:
  74              		.cfi_remember_state
  75              		.cfi_def_cfa_offset 36
  76              		@ sp needed
  77 001a BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
  78              	.L17:
  79              	.LCFI2:
  80              		.cfi_restore_state
 204:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
  81              		.loc 1 204 5 is_stmt 1 view .LVU18
 204:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
  82              		.loc 1 204 41 is_stmt 0 view .LVU19
  83 001e 09FA03FA 		lsl	r10, r9, r3
  84              	.LVL2:
 206:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****     {
  85              		.loc 1 206 5 is_stmt 1 view .LVU20
 206:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****     {
  86              		.loc 1 206 8 is_stmt 0 view .LVU21
  87 0022 1AEA0202 		ands	r2, r10, r2
  88              	.LVL3:
 206:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****     {
  89              		.loc 1 206 8 view .LVU22
  90 0026 00F09E80 		beq	.L4
 210:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       {
  91              		.loc 1 210 7 is_stmt 1 view .LVU23
 210:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       {
  92              		.loc 1 210 20 is_stmt 0 view .LVU24
  93 002a 4D68     		ldr	r5, [r1, #4]
 210:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       {
  94              		.loc 1 210 9 view .LVU25
  95 002c 25F0100E 		bic	lr, r5, #16
  96 0030 BEF1020F 		cmp	lr, #2
  97 0034 14D1     		bne	.L5
 213:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
  98              		.loc 1 213 9 is_stmt 1 view .LVU26
 214:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
  99              		.loc 1 214 9 view .LVU27
 217:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         temp &= ~(0xFu << ((position & 0x07u) * 4u));
 100              		.loc 1 217 9 view .LVU28
 217:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         temp &= ~(0xFu << ((position & 0x07u) * 4u));
 101              		.loc 1 217 36 is_stmt 0 view .LVU29
 102 0036 4FEAD30C 		lsr	ip, r3, #3
 103 003a 00EB8C0C 		add	ip, r0, ip, lsl #2
 218:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 104              		.loc 1 218 38 view .LVU30
 105 003e 03F0070B 		and	fp, r3, #7
 217:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         temp &= ~(0xFu << ((position & 0x07u) * 4u));
 106              		.loc 1 217 14 view .LVU31
 107 0042 DCF82060 		ldr	r6, [ip, #32]
 108              	.LVL4:
 218:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 109              		.loc 1 218 9 is_stmt 1 view .LVU32
 218:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 110              		.loc 1 218 47 is_stmt 0 view .LVU33
 111 0046 4FEA8B0B 		lsl	fp, fp, #2
 218:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 112              		.loc 1 218 24 view .LVU34
 113 004a 0F27     		movs	r7, #15
 114 004c 07FA0BF7 		lsl	r7, r7, fp
 218:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 115              		.loc 1 218 14 view .LVU35
 116 0050 26EA0707 		bic	r7, r6, r7
 117              	.LVL5:
 219:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         GPIOx->AFR[position >> 3u] = temp;
 118              		.loc 1 219 9 is_stmt 1 view .LVU36
 219:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         GPIOx->AFR[position >> 3u] = temp;
 119              		.loc 1 219 41 is_stmt 0 view .LVU37
 120 0054 0E69     		ldr	r6, [r1, #16]
 121 0056 06FA0BF6 		lsl	r6, r6, fp
 219:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         GPIOx->AFR[position >> 3u] = temp;
 122              		.loc 1 219 14 view .LVU38
 123 005a 3E43     		orrs	r6, r6, r7
 124              	.LVL6:
 220:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       }
 125              		.loc 1 220 9 is_stmt 1 view .LVU39
 220:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       }
 126              		.loc 1 220 36 is_stmt 0 view .LVU40
 127 005c CCF82060 		str	r6, [ip, #32]
 128              	.LVL7:
 129              	.L5:
 224:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 130              		.loc 1 224 7 is_stmt 1 view .LVU41
 224:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 131              		.loc 1 224 12 is_stmt 0 view .LVU42
 132 0060 D0F800B0 		ldr	fp, [r0]
 133              	.LVL8:
 225:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 134              		.loc 1 225 7 is_stmt 1 view .LVU43
 135 0064 4FEA430C 		lsl	ip, r3, #1
 225:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 136              		.loc 1 225 34 is_stmt 0 view .LVU44
 137 0068 0326     		movs	r6, #3
 138 006a 06FA0CF7 		lsl	r7, r6, ip
 225:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 139              		.loc 1 225 12 view .LVU45
 140 006e 2BEA070B 		bic	fp, fp, r7
 141              	.LVL9:
 226:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       GPIOx->MODER = temp;
 142              		.loc 1 226 7 is_stmt 1 view .LVU46
 225:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 143              		.loc 1 225 15 is_stmt 0 view .LVU47
 144 0072 FE43     		mvns	r6, r7
 226:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       GPIOx->MODER = temp;
 145              		.loc 1 226 33 view .LVU48
 146 0074 05F00307 		and	r7, r5, #3
 226:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       GPIOx->MODER = temp;
 147              		.loc 1 226 46 view .LVU49
 148 0078 07FA0CF7 		lsl	r7, r7, ip
 230:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 149              		.loc 1 230 9 view .LVU50
 150 007c 0EF1FF3E 		add	lr, lr, #-1
 226:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       GPIOx->MODER = temp;
 151              		.loc 1 226 12 view .LVU51
 152 0080 47EA0B07 		orr	r7, r7, fp
 153              	.LVL10:
 227:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 154              		.loc 1 227 7 is_stmt 1 view .LVU52
 230:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 155              		.loc 1 230 9 is_stmt 0 view .LVU53
 156 0084 BEF1010F 		cmp	lr, #1
 227:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 157              		.loc 1 227 20 view .LVU54
 158 0088 0760     		str	r7, [r0]
 230:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 159              		.loc 1 230 7 is_stmt 1 view .LVU55
 230:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 160              		.loc 1 230 9 is_stmt 0 view .LVU56
 161 008a 11D8     		bhi	.L6
 234:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         /* Configure the IO Speed */
 162              		.loc 1 234 9 is_stmt 1 view .LVU57
 236:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 163              		.loc 1 236 9 view .LVU58
 236:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 164              		.loc 1 236 14 is_stmt 0 view .LVU59
 165 008c 8768     		ldr	r7, [r0, #8]
 166              	.LVL11:
 237:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         temp |= (GPIO_Init->Speed << (position * 2u));
 167              		.loc 1 237 9 is_stmt 1 view .LVU60
 237:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         temp |= (GPIO_Init->Speed << (position * 2u));
 168              		.loc 1 237 14 is_stmt 0 view .LVU61
 169 008e 06EA070E 		and	lr, r6, r7
 170              	.LVL12:
 238:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         GPIOx->OSPEEDR = temp;
 171              		.loc 1 238 9 is_stmt 1 view .LVU62
 238:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         GPIOx->OSPEEDR = temp;
 172              		.loc 1 238 35 is_stmt 0 view .LVU63
 173 0092 CF68     		ldr	r7, [r1, #12]
 174 0094 07FA0CF7 		lsl	r7, r7, ip
 238:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         GPIOx->OSPEEDR = temp;
 175              		.loc 1 238 14 view .LVU64
 176 0098 47EA0E07 		orr	r7, r7, lr
 177              	.LVL13:
 239:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 178              		.loc 1 239 9 is_stmt 1 view .LVU65
 239:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 179              		.loc 1 239 24 is_stmt 0 view .LVU66
 180 009c 8760     		str	r7, [r0, #8]
 242:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         temp &= ~(GPIO_OTYPER_OT0 << position) ;
 181              		.loc 1 242 9 is_stmt 1 view .LVU67
 242:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         temp &= ~(GPIO_OTYPER_OT0 << position) ;
 182              		.loc 1 242 14 is_stmt 0 view .LVU68
 183 009e 4768     		ldr	r7, [r0, #4]
 184              	.LVL14:
 243:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 185              		.loc 1 243 9 is_stmt 1 view .LVU69
 243:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 186              		.loc 1 243 14 is_stmt 0 view .LVU70
 187 00a0 27EA0A0A 		bic	r10, r7, r10
 188              	.LVL15:
 244:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         GPIOx->OTYPER = temp;
 189              		.loc 1 244 9 is_stmt 1 view .LVU71
 244:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         GPIOx->OTYPER = temp;
 190              		.loc 1 244 56 is_stmt 0 view .LVU72
 191 00a4 C5F30017 		ubfx	r7, r5, #4, #1
 244:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         GPIOx->OTYPER = temp;
 192              		.loc 1 244 63 view .LVU73
 193 00a8 9F40     		lsls	r7, r7, r3
 244:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         GPIOx->OTYPER = temp;
 194              		.loc 1 244 14 view .LVU74
 195 00aa 47EA0A07 		orr	r7, r7, r10
 196              	.LVL16:
 245:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       }
 197              		.loc 1 245 9 is_stmt 1 view .LVU75
 245:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       }
 198              		.loc 1 245 23 is_stmt 0 view .LVU76
 199 00ae 4760     		str	r7, [r0, #4]
 200              	.LVL17:
 201              	.L6:
 263:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 202              		.loc 1 263 7 is_stmt 1 view .LVU77
 263:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 203              		.loc 1 263 12 is_stmt 0 view .LVU78
 204 00b0 C768     		ldr	r7, [r0, #12]
 205              	.LVL18:
 264:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       temp |= ((GPIO_Init->Pull) << (position * 2u));
 206              		.loc 1 264 7 is_stmt 1 view .LVU79
 264:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       temp |= ((GPIO_Init->Pull) << (position * 2u));
 207              		.loc 1 264 12 is_stmt 0 view .LVU80
 208 00b2 3740     		ands	r7, r7, r6
 209              	.LVL19:
 265:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       GPIOx->PUPDR = temp;
 210              		.loc 1 265 7 is_stmt 1 view .LVU81
 265:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       GPIOx->PUPDR = temp;
 211              		.loc 1 265 34 is_stmt 0 view .LVU82
 212 00b4 8E68     		ldr	r6, [r1, #8]
 213 00b6 06FA0CF6 		lsl	r6, r6, ip
 265:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       GPIOx->PUPDR = temp;
 214              		.loc 1 265 12 view .LVU83
 215 00ba 3E43     		orrs	r6, r6, r7
 216              	.LVL20:
 266:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 217              		.loc 1 266 7 is_stmt 1 view .LVU84
 266:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 218              		.loc 1 266 20 is_stmt 0 view .LVU85
 219 00bc C660     		str	r6, [r0, #12]
 270:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       {
 220              		.loc 1 270 7 is_stmt 1 view .LVU86
 270:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       {
 221              		.loc 1 270 9 is_stmt 0 view .LVU87
 222 00be EE00     		lsls	r6, r5, #3
 223              	.LVL21:
 270:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       {
 224              		.loc 1 270 9 view .LVU88
 225 00c0 51D5     		bpl	.L4
 273:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 226              		.loc 1 273 9 is_stmt 1 view .LVU89
 227              	.LBB3:
 273:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 228              		.loc 1 273 9 view .LVU90
 273:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 229              		.loc 1 273 9 view .LVU91
 230 00c2 D8F86060 		ldr	r6, [r8, #96]
 231 00c6 46F00106 		orr	r6, r6, #1
 232 00ca C8F86060 		str	r6, [r8, #96]
 233              	.LVL22:
 273:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 234              		.loc 1 273 9 view .LVU92
 235 00ce D8F86060 		ldr	r6, [r8, #96]
 236 00d2 23F00307 		bic	r7, r3, #3
 237 00d6 07F18047 		add	r7, r7, #1073741824
 238 00da 06F00106 		and	r6, r6, #1
 239 00de 07F58037 		add	r7, r7, #65536
 240 00e2 0196     		str	r6, [sp, #4]
 273:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 241              		.loc 1 273 9 view .LVU93
 242              	.LBE3:
 276:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 243              		.loc 1 276 45 is_stmt 0 view .LVU94
 244 00e4 03F0030E 		and	lr, r3, #3
 245              	.LBB4:
 273:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 246              		.loc 1 273 9 view .LVU95
 247 00e8 019E     		ldr	r6, [sp, #4]
 248              	.LBE4:
 273:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 249              		.loc 1 273 9 is_stmt 1 view .LVU96
 275:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 250              		.loc 1 275 9 view .LVU97
 275:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 251              		.loc 1 275 14 is_stmt 0 view .LVU98
 252 00ea BE68     		ldr	r6, [r7, #8]
 253              	.LVL23:
 276:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 254              		.loc 1 276 9 is_stmt 1 view .LVU99
 276:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 255              		.loc 1 276 33 is_stmt 0 view .LVU100
 256 00ec 4FEA8E0E 		lsl	lr, lr, #2
 276:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 257              		.loc 1 276 26 view .LVU101
 258 00f0 4FF00F0C 		mov	ip, #15
 259 00f4 0CFA0EFC 		lsl	ip, ip, lr
 277:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         SYSCFG->EXTICR[position >> 2u] = temp;
 260              		.loc 1 277 18 view .LVU102
 261 00f8 B0F1904F 		cmp	r0, #1207959552
 276:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 262              		.loc 1 276 14 view .LVU103
 263 00fc 26EA0C0C 		bic	ip, r6, ip
 264              	.LVL24:
 277:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         SYSCFG->EXTICR[position >> 2u] = temp;
 265              		.loc 1 277 9 is_stmt 1 view .LVU104
 277:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         SYSCFG->EXTICR[position >> 2u] = temp;
 266              		.loc 1 277 18 is_stmt 0 view .LVU105
 267 0100 33D0     		beq	.L18
 277:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         SYSCFG->EXTICR[position >> 2u] = temp;
 268              		.loc 1 277 18 discriminator 1 view .LVU106
 269 0102 1F4E     		ldr	r6, .L26+4
 270 0104 B042     		cmp	r0, r6
 271 0106 32D0     		beq	.L19
 277:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         SYSCFG->EXTICR[position >> 2u] = temp;
 272              		.loc 1 277 18 discriminator 3 view .LVU107
 273 0108 06F58066 		add	r6, r6, #1024
 274 010c B042     		cmp	r0, r6
 275 010e 30D0     		beq	.L20
 277:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         SYSCFG->EXTICR[position >> 2u] = temp;
 276              		.loc 1 277 18 discriminator 5 view .LVU108
 277 0110 06F58066 		add	r6, r6, #1024
 278 0114 B042     		cmp	r0, r6
 279 0116 2ED0     		beq	.L21
 277:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         SYSCFG->EXTICR[position >> 2u] = temp;
 280              		.loc 1 277 18 discriminator 7 view .LVU109
 281 0118 06F58066 		add	r6, r6, #1024
 282 011c B042     		cmp	r0, r6
 283 011e 0CBF     		ite	eq
 284 0120 0426     		moveq	r6, #4
 285 0122 0726     		movne	r6, #7
 286              	.L8:
 277:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         SYSCFG->EXTICR[position >> 2u] = temp;
 287              		.loc 1 277 40 discriminator 20 view .LVU110
 288 0124 06FA0EF6 		lsl	r6, r6, lr
 277:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         SYSCFG->EXTICR[position >> 2u] = temp;
 289              		.loc 1 277 14 discriminator 20 view .LVU111
 290 0128 46EA0C06 		orr	r6, r6, ip
 291              	.LVL25:
 278:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 292              		.loc 1 278 9 is_stmt 1 discriminator 20 view .LVU112
 278:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 293              		.loc 1 278 40 is_stmt 0 discriminator 20 view .LVU113
 294 012c BE60     		str	r6, [r7, #8]
 281:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         temp &= ~(iocurrent);
 295              		.loc 1 281 9 is_stmt 1 discriminator 20 view .LVU114
 281:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         temp &= ~(iocurrent);
 296              		.loc 1 281 14 is_stmt 0 discriminator 20 view .LVU115
 297 012e 2668     		ldr	r6, [r4]
 298              	.LVL26:
 282:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 299              		.loc 1 282 9 is_stmt 1 discriminator 20 view .LVU116
 282:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 300              		.loc 1 282 17 is_stmt 0 discriminator 20 view .LVU117
 301 0130 D743     		mvns	r7, r2
 302              	.LVL27:
 283:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         {
 303              		.loc 1 283 9 is_stmt 1 discriminator 20 view .LVU118
 283:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         {
 304              		.loc 1 283 11 is_stmt 0 discriminator 20 view .LVU119
 305 0132 15F4803F 		tst	r5, #65536
 282:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 306              		.loc 1 282 14 discriminator 20 view .LVU120
 307 0136 0CBF     		ite	eq
 308 0138 3E40     		andeq	r6, r6, r7
 309              	.LVL28:
 285:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         }
 310              		.loc 1 285 11 is_stmt 1 discriminator 20 view .LVU121
 285:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         }
 311              		.loc 1 285 16 is_stmt 0 discriminator 20 view .LVU122
 312 013a 1643     		orrne	r6, r6, r2
 313              	.LVL29:
 287:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 314              		.loc 1 287 9 is_stmt 1 discriminator 20 view .LVU123
 287:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 315              		.loc 1 287 20 is_stmt 0 discriminator 20 view .LVU124
 316 013c 2660     		str	r6, [r4]
 289:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         temp &= ~(iocurrent);
 317              		.loc 1 289 9 is_stmt 1 discriminator 20 view .LVU125
 289:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         temp &= ~(iocurrent);
 318              		.loc 1 289 14 is_stmt 0 discriminator 20 view .LVU126
 319 013e 6668     		ldr	r6, [r4, #4]
 320              	.LVL30:
 290:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 321              		.loc 1 290 9 is_stmt 1 discriminator 20 view .LVU127
 291:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         {
 322              		.loc 1 291 9 discriminator 20 view .LVU128
 291:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         {
 323              		.loc 1 291 11 is_stmt 0 discriminator 20 view .LVU129
 324 0140 15F4003F 		tst	r5, #131072
 290:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 325              		.loc 1 290 14 discriminator 20 view .LVU130
 326 0144 0CBF     		ite	eq
 327 0146 3E40     		andeq	r6, r6, r7
 328              	.LVL31:
 293:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         }
 329              		.loc 1 293 11 is_stmt 1 discriminator 20 view .LVU131
 293:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         }
 330              		.loc 1 293 16 is_stmt 0 discriminator 20 view .LVU132
 331 0148 1643     		orrne	r6, r6, r2
 332              	.LVL32:
 295:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 333              		.loc 1 295 9 is_stmt 1 discriminator 20 view .LVU133
 295:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 334              		.loc 1 295 20 is_stmt 0 discriminator 20 view .LVU134
 335 014a 6660     		str	r6, [r4, #4]
 298:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         temp &= ~(iocurrent);
 336              		.loc 1 298 9 is_stmt 1 discriminator 20 view .LVU135
 298:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         temp &= ~(iocurrent);
 337              		.loc 1 298 14 is_stmt 0 discriminator 20 view .LVU136
 338 014c A668     		ldr	r6, [r4, #8]
 339              	.LVL33:
 299:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 340              		.loc 1 299 9 is_stmt 1 discriminator 20 view .LVU137
 300:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         {
 341              		.loc 1 300 9 discriminator 20 view .LVU138
 300:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         {
 342              		.loc 1 300 11 is_stmt 0 discriminator 20 view .LVU139
 343 014e 15F4801F 		tst	r5, #1048576
 299:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 344              		.loc 1 299 14 discriminator 20 view .LVU140
 345 0152 0CBF     		ite	eq
 346 0154 3E40     		andeq	r6, r6, r7
 347              	.LVL34:
 302:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         }
 348              		.loc 1 302 11 is_stmt 1 discriminator 20 view .LVU141
 302:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         }
 349              		.loc 1 302 16 is_stmt 0 discriminator 20 view .LVU142
 350 0156 1643     		orrne	r6, r6, r2
 351              	.LVL35:
 304:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 352              		.loc 1 304 9 is_stmt 1 discriminator 20 view .LVU143
 304:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 353              		.loc 1 304 21 is_stmt 0 discriminator 20 view .LVU144
 354 0158 A660     		str	r6, [r4, #8]
 306:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         temp &= ~(iocurrent);
 355              		.loc 1 306 9 is_stmt 1 discriminator 20 view .LVU145
 306:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         temp &= ~(iocurrent);
 356              		.loc 1 306 14 is_stmt 0 discriminator 20 view .LVU146
 357 015a E668     		ldr	r6, [r4, #12]
 358              	.LVL36:
 307:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 359              		.loc 1 307 9 is_stmt 1 discriminator 20 view .LVU147
 308:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         {
 360              		.loc 1 308 9 discriminator 20 view .LVU148
 308:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         {
 361              		.loc 1 308 11 is_stmt 0 discriminator 20 view .LVU149
 362 015c AD02     		lsls	r5, r5, #10
 307:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 363              		.loc 1 307 14 discriminator 20 view .LVU150
 364 015e 54BF     		ite	pl
 365 0160 3E40     		andpl	r6, r6, r7
 366              	.LVL37:
 310:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         }
 367              		.loc 1 310 11 is_stmt 1 discriminator 20 view .LVU151
 310:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         }
 368              		.loc 1 310 16 is_stmt 0 discriminator 20 view .LVU152
 369 0162 1643     		orrmi	r6, r6, r2
 370              	.LVL38:
 312:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       }
 371              		.loc 1 312 9 is_stmt 1 discriminator 20 view .LVU153
 312:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       }
 372              		.loc 1 312 21 is_stmt 0 discriminator 20 view .LVU154
 373 0164 E660     		str	r6, [r4, #12]
 374              	.LVL39:
 375              	.L4:
 316:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   }
 376              		.loc 1 316 5 is_stmt 1 view .LVU155
 316:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   }
 377              		.loc 1 316 13 is_stmt 0 view .LVU156
 378 0166 0133     		adds	r3, r3, #1
 379              	.LVL40:
 316:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   }
 380              		.loc 1 316 13 view .LVU157
 381 0168 52E7     		b	.L2
 382              	.LVL41:
 383              	.L18:
 277:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         SYSCFG->EXTICR[position >> 2u] = temp;
 384              		.loc 1 277 18 view .LVU158
 385 016a 0026     		movs	r6, #0
 386 016c DAE7     		b	.L8
 387              	.L19:
 388 016e 0126     		movs	r6, #1
 389 0170 D8E7     		b	.L8
 390              	.L20:
 391 0172 0226     		movs	r6, #2
 392 0174 D6E7     		b	.L8
 393              	.L21:
 394 0176 0326     		movs	r6, #3
 395 0178 D4E7     		b	.L8
 396              	.L27:
 397 017a 00BF     		.align	2
 398              	.L26:
 399 017c 00040140 		.word	1073808384
 400 0180 00040048 		.word	1207960576
 401 0184 00100240 		.word	1073876992
 402              		.cfi_endproc
 403              	.LFE309:
 405              		.section	.text.HAL_GPIO_DeInit,"ax",%progbits
 406              		.align	1
 407              		.global	HAL_GPIO_DeInit
 408              		.syntax unified
 409              		.thumb
 410              		.thumb_func
 411              		.fpu softvfp
 413              	HAL_GPIO_DeInit:
 414              	.LVL42:
 415              	.LFB310:
 319:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 320:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** /**
 321:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   * @brief  De-initialize the GPIOx peripheral registers to their default reset values.
 322:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   * @param  GPIOx: where x can be (A..H) to select the GPIO peripheral for STM32L4 family
 323:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   * @param  GPIO_Pin: specifies the port bit to be written.
 324:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
 325:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   * @retval None
 326:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   */
 327:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
 328:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** {
 416              		.loc 1 328 1 is_stmt 1 view -0
 417              		.cfi_startproc
 418              		@ args = 0, pretend = 0, frame = 0
 419              		@ frame_needed = 0, uses_anonymous_args = 0
 329:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   uint32_t position = 0x00u;
 420              		.loc 1 329 3 view .LVU160
 330:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   uint32_t iocurrent;
 421              		.loc 1 330 3 view .LVU161
 331:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   uint32_t tmp;
 422              		.loc 1 331 3 view .LVU162
 332:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 333:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   /* Check the parameters */
 334:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 423              		.loc 1 334 3 view .LVU163
 335:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   assert_param(IS_GPIO_PIN(GPIO_Pin));
 424              		.loc 1 335 3 view .LVU164
 336:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 337:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   /* Configure the port pins */
 338:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   while ((GPIO_Pin >> position) != 0x00u)
 425              		.loc 1 338 3 view .LVU165
 328:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   uint32_t position = 0x00u;
 426              		.loc 1 328 1 is_stmt 0 view .LVU166
 427 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 428              	.LCFI3:
 429              		.cfi_def_cfa_offset 36
 430              		.cfi_offset 4, -36
 431              		.cfi_offset 5, -32
 432              		.cfi_offset 6, -28
 433              		.cfi_offset 7, -24
 434              		.cfi_offset 8, -20
 435              		.cfi_offset 9, -16
 436              		.cfi_offset 10, -12
 437              		.cfi_offset 11, -8
 438              		.cfi_offset 14, -4
 339:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   {
 340:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****     /* Get current io position */
 341:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****     iocurrent = (GPIO_Pin) & (1uL << position);
 342:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 343:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****     if (iocurrent != 0x00u)
 344:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****     {
 345:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       /*------------------------- GPIO Mode Configuration --------------------*/
 346:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       /* Configure IO in Analog Mode */
 347:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 348:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 349:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       /* Configure the default Alternate Function in current IO */
 350:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 351:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 352:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       /* Configure the default value for IO Speed */
 353:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 354:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 355:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       /* Configure the default value IO Output Type */
 356:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 357:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 358:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       /* Deactivate the Pull-up and Pull-down resistor for the current IO */
 359:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 360:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 361:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** #if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) ||
 362:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       /* Deactivate the Control bit of Analog mode for the current IO */
 363:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 364:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** #endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
 365:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 366:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       /*------------------------- EXTI Mode Configuration --------------------*/
 367:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       /* Clear the External Interrupt or Event for the current IO */
 368:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 369:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       tmp = SYSCFG->EXTICR[position >> 2u];
 370:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       tmp &= (0x0FuL << (4u * (position & 0x03u)));
 371:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 372:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       {
 373:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         tmp = 0x0FuL << (4u * (position & 0x03u));
 374:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 375:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 376:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         /* Clear EXTI line configuration */
 377:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         EXTI->IMR1 &= ~(iocurrent);
 439              		.loc 1 377 20 view .LVU167
 440 0004 394A     		ldr	r2, .L40
 371:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       {
 441              		.loc 1 371 19 view .LVU168
 442 0006 DFF8EC90 		ldr	r9, .L40+8
 329:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   uint32_t iocurrent;
 443              		.loc 1 329 12 view .LVU169
 444 000a 0023     		movs	r3, #0
 341:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 445              		.loc 1 341 35 view .LVU170
 446 000c 4FF0010E 		mov	lr, #1
 347:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 447              		.loc 1 347 41 view .LVU171
 448 0010 4FF00308 		mov	r8, #3
 350:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 449              		.loc 1 350 44 view .LVU172
 450 0014 4FF00F0C 		mov	ip, #15
 451              	.LVL43:
 452              	.L29:
 338:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   {
 453              		.loc 1 338 9 is_stmt 1 view .LVU173
 454 0018 31FA03F4 		lsrs	r4, r1, r3
 455 001c 01D1     		bne	.L34
 378:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         EXTI->EMR1 &= ~(iocurrent);
 379:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 380:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         /* Clear Rising Falling edge configuration */
 381:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         EXTI->RTSR1 &= ~(iocurrent);
 382:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         EXTI->FTSR1 &= ~(iocurrent);
 383:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       }
 384:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****     }
 385:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 386:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****     position++;
 387:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   }
 388:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** }
 456              		.loc 1 388 1 is_stmt 0 view .LVU174
 457 001e BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 458              	.L34:
 341:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 459              		.loc 1 341 5 is_stmt 1 view .LVU175
 341:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 460              		.loc 1 341 35 is_stmt 0 view .LVU176
 461 0022 0EFA03FA 		lsl	r10, lr, r3
 462              	.LVL44:
 343:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****     {
 463              		.loc 1 343 5 is_stmt 1 view .LVU177
 343:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****     {
 464              		.loc 1 343 8 is_stmt 0 view .LVU178
 465 0026 1AEA0106 		ands	r6, r10, r1
 466              	.LVL45:
 343:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****     {
 467              		.loc 1 343 8 view .LVU179
 468 002a 55D0     		beq	.L31
 347:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 469              		.loc 1 347 7 is_stmt 1 view .LVU180
 347:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 470              		.loc 1 347 20 is_stmt 0 view .LVU181
 471 002c 0568     		ldr	r5, [r0]
 347:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 472              		.loc 1 347 41 view .LVU182
 473 002e 5C00     		lsls	r4, r3, #1
 474 0030 08FA04F4 		lsl	r4, r8, r4
 350:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 475              		.loc 1 350 34 view .LVU183
 476 0034 DF08     		lsrs	r7, r3, #3
 347:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 477              		.loc 1 347 20 view .LVU184
 478 0036 2543     		orrs	r5, r5, r4
 479 0038 00EB8707 		add	r7, r0, r7, lsl #2
 480 003c 0560     		str	r5, [r0]
 350:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 481              		.loc 1 350 7 is_stmt 1 view .LVU185
 350:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 482              		.loc 1 350 58 is_stmt 0 view .LVU186
 483 003e 03F00705 		and	r5, r3, #7
 350:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 484              		.loc 1 350 34 view .LVU187
 485 0042 D7F820B0 		ldr	fp, [r7, #32]
 350:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 486              		.loc 1 350 67 view .LVU188
 487 0046 AD00     		lsls	r5, r5, #2
 350:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 488              		.loc 1 350 44 view .LVU189
 489 0048 0CFA05F5 		lsl	r5, ip, r5
 350:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 490              		.loc 1 350 34 view .LVU190
 491 004c 2BEA0505 		bic	r5, fp, r5
 492 0050 3D62     		str	r5, [r7, #32]
 353:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 493              		.loc 1 353 7 is_stmt 1 view .LVU191
 353:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 494              		.loc 1 353 22 is_stmt 0 view .LVU192
 495 0052 8568     		ldr	r5, [r0, #8]
 496 0054 25EA0405 		bic	r5, r5, r4
 497 0058 8560     		str	r5, [r0, #8]
 356:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 498              		.loc 1 356 7 is_stmt 1 view .LVU193
 356:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 499              		.loc 1 356 22 is_stmt 0 view .LVU194
 500 005a 4568     		ldr	r5, [r0, #4]
 501 005c 25EA0A05 		bic	r5, r5, r10
 502 0060 4560     		str	r5, [r0, #4]
 359:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 503              		.loc 1 359 7 is_stmt 1 view .LVU195
 359:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 504              		.loc 1 359 20 is_stmt 0 view .LVU196
 505 0062 C568     		ldr	r5, [r0, #12]
 506 0064 25EA0404 		bic	r4, r5, r4
 507 0068 C460     		str	r4, [r0, #12]
 369:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       tmp &= (0x0FuL << (4u * (position & 0x03u)));
 508              		.loc 1 369 7 is_stmt 1 view .LVU197
 509 006a 23F00304 		bic	r4, r3, #3
 510 006e 04F18044 		add	r4, r4, #1073741824
 511 0072 04F58034 		add	r4, r4, #65536
 370:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 512              		.loc 1 370 41 is_stmt 0 view .LVU198
 513 0076 03F00307 		and	r7, r3, #3
 369:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       tmp &= (0x0FuL << (4u * (position & 0x03u)));
 514              		.loc 1 369 11 view .LVU199
 515 007a A568     		ldr	r5, [r4, #8]
 516              	.LVL46:
 370:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 517              		.loc 1 370 7 is_stmt 1 view .LVU200
 370:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 518              		.loc 1 370 29 is_stmt 0 view .LVU201
 519 007c BF00     		lsls	r7, r7, #2
 370:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 520              		.loc 1 370 22 view .LVU202
 521 007e 0CFA07FB 		lsl	fp, ip, r7
 371:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       {
 522              		.loc 1 371 19 view .LVU203
 523 0082 B0F1904F 		cmp	r0, #1207959552
 370:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 524              		.loc 1 370 11 view .LVU204
 525 0086 0BEA050A 		and	r10, fp, r5
 526              	.LVL47:
 371:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       {
 527              		.loc 1 371 7 is_stmt 1 view .LVU205
 371:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       {
 528              		.loc 1 371 19 is_stmt 0 view .LVU206
 529 008a 27D0     		beq	.L35
 371:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       {
 530              		.loc 1 371 19 discriminator 1 view .LVU207
 531 008c 184D     		ldr	r5, .L40+4
 532 008e A842     		cmp	r0, r5
 533 0090 26D0     		beq	.L36
 371:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       {
 534              		.loc 1 371 19 discriminator 3 view .LVU208
 535 0092 05F58065 		add	r5, r5, #1024
 536 0096 A842     		cmp	r0, r5
 537 0098 24D0     		beq	.L37
 371:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       {
 538              		.loc 1 371 19 discriminator 5 view .LVU209
 539 009a 05F58065 		add	r5, r5, #1024
 540 009e A842     		cmp	r0, r5
 541 00a0 22D0     		beq	.L38
 371:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       {
 542              		.loc 1 371 19 discriminator 7 view .LVU210
 543 00a2 4845     		cmp	r0, r9
 544 00a4 0CBF     		ite	eq
 545 00a6 0425     		moveq	r5, #4
 546 00a8 0725     		movne	r5, #7
 547              	.L32:
 371:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       {
 548              		.loc 1 371 41 discriminator 20 view .LVU211
 549 00aa BD40     		lsls	r5, r5, r7
 371:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       {
 550              		.loc 1 371 10 discriminator 20 view .LVU212
 551 00ac 5545     		cmp	r5, r10
 552 00ae 13D1     		bne	.L31
 373:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 553              		.loc 1 373 9 is_stmt 1 view .LVU213
 554              	.LVL48:
 374:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 555              		.loc 1 374 9 view .LVU214
 374:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 556              		.loc 1 374 40 is_stmt 0 view .LVU215
 557 00b0 A568     		ldr	r5, [r4, #8]
 558 00b2 25EA0B05 		bic	r5, r5, fp
 559 00b6 A560     		str	r5, [r4, #8]
 377:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         EXTI->EMR1 &= ~(iocurrent);
 560              		.loc 1 377 9 is_stmt 1 view .LVU216
 377:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         EXTI->EMR1 &= ~(iocurrent);
 561              		.loc 1 377 20 is_stmt 0 view .LVU217
 562 00b8 1468     		ldr	r4, [r2]
 563 00ba 24EA0604 		bic	r4, r4, r6
 564 00be 1460     		str	r4, [r2]
 378:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 565              		.loc 1 378 9 is_stmt 1 view .LVU218
 378:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 566              		.loc 1 378 20 is_stmt 0 view .LVU219
 567 00c0 5468     		ldr	r4, [r2, #4]
 568 00c2 24EA0604 		bic	r4, r4, r6
 569 00c6 5460     		str	r4, [r2, #4]
 381:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         EXTI->FTSR1 &= ~(iocurrent);
 570              		.loc 1 381 9 is_stmt 1 view .LVU220
 381:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****         EXTI->FTSR1 &= ~(iocurrent);
 571              		.loc 1 381 21 is_stmt 0 view .LVU221
 572 00c8 9468     		ldr	r4, [r2, #8]
 573 00ca 24EA0604 		bic	r4, r4, r6
 574 00ce 9460     		str	r4, [r2, #8]
 382:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       }
 575              		.loc 1 382 9 is_stmt 1 view .LVU222
 382:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       }
 576              		.loc 1 382 21 is_stmt 0 view .LVU223
 577 00d0 D468     		ldr	r4, [r2, #12]
 578 00d2 24EA0606 		bic	r6, r4, r6
 579              	.LVL49:
 382:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       }
 580              		.loc 1 382 21 view .LVU224
 581 00d6 D660     		str	r6, [r2, #12]
 582              	.LVL50:
 583              	.L31:
 386:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   }
 584              		.loc 1 386 5 is_stmt 1 view .LVU225
 386:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   }
 585              		.loc 1 386 13 is_stmt 0 view .LVU226
 586 00d8 0133     		adds	r3, r3, #1
 587              	.LVL51:
 386:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   }
 588              		.loc 1 386 13 view .LVU227
 589 00da 9DE7     		b	.L29
 590              	.LVL52:
 591              	.L35:
 371:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****       {
 592              		.loc 1 371 19 view .LVU228
 593 00dc 0025     		movs	r5, #0
 594 00de E4E7     		b	.L32
 595              	.L36:
 596 00e0 0125     		movs	r5, #1
 597 00e2 E2E7     		b	.L32
 598              	.L37:
 599 00e4 0225     		movs	r5, #2
 600 00e6 E0E7     		b	.L32
 601              	.L38:
 602 00e8 0325     		movs	r5, #3
 603 00ea DEE7     		b	.L32
 604              	.L41:
 605              		.align	2
 606              	.L40:
 607 00ec 00040140 		.word	1073808384
 608 00f0 00040048 		.word	1207960576
 609 00f4 00100048 		.word	1207963648
 610              		.cfi_endproc
 611              	.LFE310:
 613              		.section	.text.HAL_GPIO_ReadPin,"ax",%progbits
 614              		.align	1
 615              		.global	HAL_GPIO_ReadPin
 616              		.syntax unified
 617              		.thumb
 618              		.thumb_func
 619              		.fpu softvfp
 621              	HAL_GPIO_ReadPin:
 622              	.LVL53:
 623              	.LFB311:
 389:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 390:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** /**
 391:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   * @}
 392:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   */
 393:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 394:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** /** @defgroup GPIO_Exported_Functions_Group2 IO operation functions
 395:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****  *  @brief GPIO Read, Write, Toggle, Lock and EXTI management functions.
 396:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****  *
 397:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** @verbatim
 398:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****  ===============================================================================
 399:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****                        ##### IO operation functions #####
 400:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****  ===============================================================================
 401:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 402:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** @endverbatim
 403:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   * @{
 404:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   */
 405:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 406:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** /**
 407:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   * @brief  Read the specified input port pin.
 408:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   * @param  GPIOx: where x can be (A..H) to select the GPIO peripheral for STM32L4 family
 409:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   * @param  GPIO_Pin: specifies the port bit to read.
 410:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
 411:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   * @retval The input port pin value.
 412:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   */
 413:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
 414:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** {
 624              		.loc 1 414 1 is_stmt 1 view -0
 625              		.cfi_startproc
 626              		@ args = 0, pretend = 0, frame = 0
 627              		@ frame_needed = 0, uses_anonymous_args = 0
 628              		@ link register save eliminated.
 415:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   GPIO_PinState bitstatus;
 629              		.loc 1 415 3 view .LVU230
 416:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 417:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   /* Check the parameters */
 418:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   assert_param(IS_GPIO_PIN(GPIO_Pin));
 630              		.loc 1 418 3 view .LVU231
 419:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 420:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 631              		.loc 1 420 3 view .LVU232
 632              		.loc 1 420 13 is_stmt 0 view .LVU233
 633 0000 0369     		ldr	r3, [r0, #16]
 634              	.LVL54:
 421:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   {
 422:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****     bitstatus = GPIO_PIN_SET;
 423:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   }
 424:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   else
 425:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   {
 426:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****     bitstatus = GPIO_PIN_RESET;
 427:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   }
 428:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   return bitstatus;
 635              		.loc 1 428 3 is_stmt 1 view .LVU234
 420:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   {
 636              		.loc 1 420 6 is_stmt 0 view .LVU235
 637 0002 1942     		tst	r1, r3
 429:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** }
 638              		.loc 1 429 1 view .LVU236
 639 0004 14BF     		ite	ne
 640 0006 0120     		movne	r0, #1
 641              	.LVL55:
 642              		.loc 1 429 1 view .LVU237
 643 0008 0020     		moveq	r0, #0
 644 000a 7047     		bx	lr
 645              		.cfi_endproc
 646              	.LFE311:
 648              		.section	.text.HAL_GPIO_WritePin,"ax",%progbits
 649              		.align	1
 650              		.global	HAL_GPIO_WritePin
 651              		.syntax unified
 652              		.thumb
 653              		.thumb_func
 654              		.fpu softvfp
 656              	HAL_GPIO_WritePin:
 657              	.LVL56:
 658              	.LFB312:
 430:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 431:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** /**
 432:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   * @brief  Set or clear the selected data port bit.
 433:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   *
 434:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   * @note   This function uses GPIOx_BSRR and GPIOx_BRR registers to allow atomic read/modify
 435:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   *         accesses. In this way, there is no risk of an IRQ occurring between
 436:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   *         the read and the modify access.
 437:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   *
 438:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
 439:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   * @param  GPIO_Pin specifies the port bit to be written.
 440:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
 441:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   * @param  PinState specifies the value to be written to the selected bit.
 442:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   *         This parameter can be one of the GPIO_PinState enum values:
 443:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   *            @arg GPIO_PIN_RESET: to clear the port pin
 444:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   *            @arg GPIO_PIN_SET: to set the port pin
 445:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   * @retval None
 446:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   */
 447:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
 448:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** {
 659              		.loc 1 448 1 is_stmt 1 view -0
 660              		.cfi_startproc
 661              		@ args = 0, pretend = 0, frame = 0
 662              		@ frame_needed = 0, uses_anonymous_args = 0
 663              		@ link register save eliminated.
 449:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   /* Check the parameters */
 450:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   assert_param(IS_GPIO_PIN(GPIO_Pin));
 664              		.loc 1 450 3 view .LVU239
 451:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   assert_param(IS_GPIO_PIN_ACTION(PinState));
 665              		.loc 1 451 3 view .LVU240
 452:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 453:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   if(PinState != GPIO_PIN_RESET)
 666              		.loc 1 453 3 view .LVU241
 667              		.loc 1 453 5 is_stmt 0 view .LVU242
 668 0000 0AB1     		cbz	r2, .L44
 454:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   {
 455:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****     GPIOx->BSRR = (uint32_t)GPIO_Pin;
 669              		.loc 1 455 5 is_stmt 1 view .LVU243
 670              		.loc 1 455 17 is_stmt 0 view .LVU244
 671 0002 8161     		str	r1, [r0, #24]
 672 0004 7047     		bx	lr
 673              	.L44:
 456:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   }
 457:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   else
 458:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   {
 459:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****     GPIOx->BRR = (uint32_t)GPIO_Pin;
 674              		.loc 1 459 5 is_stmt 1 view .LVU245
 675              		.loc 1 459 16 is_stmt 0 view .LVU246
 676 0006 8162     		str	r1, [r0, #40]
 460:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   }
 461:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** }
 677              		.loc 1 461 1 view .LVU247
 678 0008 7047     		bx	lr
 679              		.cfi_endproc
 680              	.LFE312:
 682              		.section	.text.HAL_GPIO_TogglePin,"ax",%progbits
 683              		.align	1
 684              		.global	HAL_GPIO_TogglePin
 685              		.syntax unified
 686              		.thumb
 687              		.thumb_func
 688              		.fpu softvfp
 690              	HAL_GPIO_TogglePin:
 691              	.LVL57:
 692              	.LFB313:
 462:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 463:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** /**
 464:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   * @brief  Toggle the specified GPIO pin.
 465:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
 466:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   * @param  GPIO_Pin specifies the pin to be toggled.
 467:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   * @retval None
 468:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   */
 469:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
 470:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** {
 693              		.loc 1 470 1 is_stmt 1 view -0
 694              		.cfi_startproc
 695              		@ args = 0, pretend = 0, frame = 0
 696              		@ frame_needed = 0, uses_anonymous_args = 0
 697              		@ link register save eliminated.
 471:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   /* Check the parameters */
 472:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   assert_param(IS_GPIO_PIN(GPIO_Pin));
 698              		.loc 1 472 3 view .LVU249
 473:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 474:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   GPIOx->ODR ^= GPIO_Pin;
 699              		.loc 1 474 3 view .LVU250
 700              		.loc 1 474 14 is_stmt 0 view .LVU251
 701 0000 4369     		ldr	r3, [r0, #20]
 702 0002 5940     		eors	r1, r1, r3
 703              	.LVL58:
 704              		.loc 1 474 14 view .LVU252
 705 0004 4161     		str	r1, [r0, #20]
 475:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** }
 706              		.loc 1 475 1 view .LVU253
 707 0006 7047     		bx	lr
 708              		.cfi_endproc
 709              	.LFE313:
 711              		.section	.text.HAL_GPIO_LockPin,"ax",%progbits
 712              		.align	1
 713              		.global	HAL_GPIO_LockPin
 714              		.syntax unified
 715              		.thumb
 716              		.thumb_func
 717              		.fpu softvfp
 719              	HAL_GPIO_LockPin:
 720              	.LVL59:
 721              	.LFB314:
 476:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 477:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** /**
 478:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** * @brief  Lock GPIO Pins configuration registers.
 479:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   * @note   The locked registers are GPIOx_MODER, GPIOx_OTYPER, GPIOx_OSPEEDR,
 480:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   *         GPIOx_PUPDR, GPIOx_AFRL and GPIOx_AFRH.
 481:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   * @note   The configuration of the locked GPIO pins can no longer be modified
 482:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   *         until the next reset.
 483:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
 484:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   * @param  GPIO_Pin specifies the port bits to be locked.
 485:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
 486:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   * @retval None
 487:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   */
 488:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** HAL_StatusTypeDef HAL_GPIO_LockPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
 489:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** {
 722              		.loc 1 489 1 is_stmt 1 view -0
 723              		.cfi_startproc
 724              		@ args = 0, pretend = 0, frame = 8
 725              		@ frame_needed = 0, uses_anonymous_args = 0
 726              		@ link register save eliminated.
 490:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   __IO uint32_t tmp = GPIO_LCKR_LCKK;
 727              		.loc 1 490 3 view .LVU255
 489:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   __IO uint32_t tmp = GPIO_LCKR_LCKK;
 728              		.loc 1 489 1 is_stmt 0 view .LVU256
 729 0000 82B0     		sub	sp, sp, #8
 730              	.LCFI4:
 731              		.cfi_def_cfa_offset 8
 732              		.loc 1 490 17 view .LVU257
 733 0002 4FF48033 		mov	r3, #65536
 734 0006 0193     		str	r3, [sp, #4]
 491:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 492:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   /* Check the parameters */
 493:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   assert_param(IS_GPIO_LOCK_INSTANCE(GPIOx));
 735              		.loc 1 493 3 is_stmt 1 view .LVU258
 494:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   assert_param(IS_GPIO_PIN(GPIO_Pin));
 736              		.loc 1 494 3 view .LVU259
 495:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 496:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   /* Apply lock key write sequence */
 497:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   tmp |= GPIO_Pin;
 737              		.loc 1 497 3 view .LVU260
 738              		.loc 1 497 7 is_stmt 0 view .LVU261
 739 0008 019B     		ldr	r3, [sp, #4]
 740 000a 0B43     		orrs	r3, r3, r1
 741 000c 0193     		str	r3, [sp, #4]
 498:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */
 499:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   GPIOx->LCKR = tmp;
 742              		.loc 1 499 3 is_stmt 1 view .LVU262
 743              		.loc 1 499 15 is_stmt 0 view .LVU263
 744 000e 019B     		ldr	r3, [sp, #4]
 745 0010 C361     		str	r3, [r0, #28]
 500:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   /* Reset LCKx bit(s): LCKK='0' + LCK[15-0] */
 501:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   GPIOx->LCKR = GPIO_Pin;
 746              		.loc 1 501 3 is_stmt 1 view .LVU264
 747              		.loc 1 501 15 is_stmt 0 view .LVU265
 748 0012 C161     		str	r1, [r0, #28]
 502:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */
 503:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   GPIOx->LCKR = tmp;
 749              		.loc 1 503 3 is_stmt 1 view .LVU266
 750              		.loc 1 503 15 is_stmt 0 view .LVU267
 751 0014 019B     		ldr	r3, [sp, #4]
 752 0016 C361     		str	r3, [r0, #28]
 504:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   /* Read LCKK bit*/
 505:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   tmp = GPIOx->LCKR;
 753              		.loc 1 505 3 is_stmt 1 view .LVU268
 754              		.loc 1 505 14 is_stmt 0 view .LVU269
 755 0018 C369     		ldr	r3, [r0, #28]
 756              		.loc 1 505 7 view .LVU270
 757 001a 0193     		str	r3, [sp, #4]
 506:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 507:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   if ((GPIOx->LCKR & GPIO_LCKR_LCKK) != 0x00u)
 758              		.loc 1 507 3 is_stmt 1 view .LVU271
 759              		.loc 1 507 13 is_stmt 0 view .LVU272
 760 001c C069     		ldr	r0, [r0, #28]
 761              	.LVL60:
 762              		.loc 1 507 6 view .LVU273
 763 001e 80F48030 		eor	r0, r0, #65536
 508:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   {
 509:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****     return HAL_OK;
 510:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   }
 511:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   else
 512:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   {
 513:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****     return HAL_ERROR;
 514:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   }
 515:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** }
 764              		.loc 1 515 1 view .LVU274
 765 0022 C0F30040 		ubfx	r0, r0, #16, #1
 766 0026 02B0     		add	sp, sp, #8
 767              	.LCFI5:
 768              		.cfi_def_cfa_offset 0
 769              		@ sp needed
 770 0028 7047     		bx	lr
 771              		.cfi_endproc
 772              	.LFE314:
 774              		.section	.text.HAL_GPIO_EXTI_Callback,"ax",%progbits
 775              		.align	1
 776              		.weak	HAL_GPIO_EXTI_Callback
 777              		.syntax unified
 778              		.thumb
 779              		.thumb_func
 780              		.fpu softvfp
 782              	HAL_GPIO_EXTI_Callback:
 783              	.LVL61:
 784              	.LFB316:
 516:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 517:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** /**
 518:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   * @brief  Handle EXTI interrupt request.
 519:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
 520:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   * @retval None
 521:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   */
 522:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
 523:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** {
 524:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   /* EXTI line interrupt detected */
 525:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 526:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   {
 527:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****     __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 528:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****     HAL_GPIO_EXTI_Callback(GPIO_Pin);
 529:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   }
 530:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** }
 531:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 532:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** /**
 533:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   * @brief  EXTI line detection callback.
 534:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
 535:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   * @retval None
 536:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   */
 537:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** __weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
 538:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** {
 785              		.loc 1 538 1 is_stmt 1 view -0
 786              		.cfi_startproc
 787              		@ args = 0, pretend = 0, frame = 0
 788              		@ frame_needed = 0, uses_anonymous_args = 0
 789              		@ link register save eliminated.
 539:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   /* Prevent unused argument(s) compilation warning */
 540:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   UNUSED(GPIO_Pin);
 790              		.loc 1 540 3 view .LVU276
 541:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 542:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   /* NOTE: This function should not be modified, when the callback is needed,
 543:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****            the HAL_GPIO_EXTI_Callback could be implemented in the user file
 544:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****    */
 545:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** }
 791              		.loc 1 545 1 is_stmt 0 view .LVU277
 792 0000 7047     		bx	lr
 793              		.cfi_endproc
 794              	.LFE316:
 796              		.section	.text.HAL_GPIO_EXTI_IRQHandler,"ax",%progbits
 797              		.align	1
 798              		.global	HAL_GPIO_EXTI_IRQHandler
 799              		.syntax unified
 800              		.thumb
 801              		.thumb_func
 802              		.fpu softvfp
 804              	HAL_GPIO_EXTI_IRQHandler:
 805              	.LVL62:
 806              	.LFB315:
 523:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   /* EXTI line interrupt detected */
 807              		.loc 1 523 1 is_stmt 1 view -0
 808              		.cfi_startproc
 809              		@ args = 0, pretend = 0, frame = 0
 810              		@ frame_needed = 0, uses_anonymous_args = 0
 525:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   {
 811              		.loc 1 525 3 view .LVU279
 525:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   {
 812              		.loc 1 525 6 is_stmt 0 view .LVU280
 813 0000 044A     		ldr	r2, .L54
 814 0002 5169     		ldr	r1, [r2, #20]
 525:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   {
 815              		.loc 1 525 5 view .LVU281
 816 0004 0142     		tst	r1, r0
 523:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   /* EXTI line interrupt detected */
 817              		.loc 1 523 1 view .LVU282
 818 0006 08B5     		push	{r3, lr}
 819              	.LCFI6:
 820              		.cfi_def_cfa_offset 8
 821              		.cfi_offset 3, -8
 822              		.cfi_offset 14, -4
 525:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   {
 823              		.loc 1 525 5 view .LVU283
 824 0008 02D0     		beq	.L49
 527:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****     HAL_GPIO_EXTI_Callback(GPIO_Pin);
 825              		.loc 1 527 5 is_stmt 1 view .LVU284
 826 000a 5061     		str	r0, [r2, #20]
 528:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c ****   }
 827              		.loc 1 528 5 view .LVU285
 828 000c FFF7FEFF 		bl	HAL_GPIO_EXTI_Callback
 829              	.LVL63:
 830              	.L49:
 530:.././hal/stm32l4/Src/stm32l4xx_hal_gpio.c **** 
 831              		.loc 1 530 1 is_stmt 0 view .LVU286
 832 0010 08BD     		pop	{r3, pc}
 833              	.L55:
 834 0012 00BF     		.align	2
 835              	.L54:
 836 0014 00040140 		.word	1073808384
 837              		.cfi_endproc
 838              	.LFE315:
 840              		.text
 841              	.Letext0:
 842              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 843              		.file 3 ".././hal/stm32l4/CMSIS/Include/core_cm4.h"
 844              		.file 4 ".././hal/stm32l4/system_stm32l4xx.h"
 845              		.file 5 ".././hal/stm32l4/stm32l443xx.h"
 846              		.file 6 ".././hal/stm32l4/Inc/stm32l4xx_hal_def.h"
 847              		.file 7 ".././hal/stm32l4/Inc/stm32l4xx_hal_gpio.h"
 848              		.file 8 ".././hal/stm32l4/Inc/stm32l4xx_hal.h"
DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l4xx_hal_gpio.c
     /tmp/cc63Nait.s:16     .text.HAL_GPIO_Init:0000000000000000 $t
     /tmp/cc63Nait.s:24     .text.HAL_GPIO_Init:0000000000000000 HAL_GPIO_Init
     /tmp/cc63Nait.s:399    .text.HAL_GPIO_Init:000000000000017c $d
     /tmp/cc63Nait.s:406    .text.HAL_GPIO_DeInit:0000000000000000 $t
     /tmp/cc63Nait.s:413    .text.HAL_GPIO_DeInit:0000000000000000 HAL_GPIO_DeInit
     /tmp/cc63Nait.s:607    .text.HAL_GPIO_DeInit:00000000000000ec $d
     /tmp/cc63Nait.s:614    .text.HAL_GPIO_ReadPin:0000000000000000 $t
     /tmp/cc63Nait.s:621    .text.HAL_GPIO_ReadPin:0000000000000000 HAL_GPIO_ReadPin
     /tmp/cc63Nait.s:649    .text.HAL_GPIO_WritePin:0000000000000000 $t
     /tmp/cc63Nait.s:656    .text.HAL_GPIO_WritePin:0000000000000000 HAL_GPIO_WritePin
     /tmp/cc63Nait.s:683    .text.HAL_GPIO_TogglePin:0000000000000000 $t
     /tmp/cc63Nait.s:690    .text.HAL_GPIO_TogglePin:0000000000000000 HAL_GPIO_TogglePin
     /tmp/cc63Nait.s:712    .text.HAL_GPIO_LockPin:0000000000000000 $t
     /tmp/cc63Nait.s:719    .text.HAL_GPIO_LockPin:0000000000000000 HAL_GPIO_LockPin
     /tmp/cc63Nait.s:775    .text.HAL_GPIO_EXTI_Callback:0000000000000000 $t
     /tmp/cc63Nait.s:782    .text.HAL_GPIO_EXTI_Callback:0000000000000000 HAL_GPIO_EXTI_Callback
     /tmp/cc63Nait.s:797    .text.HAL_GPIO_EXTI_IRQHandler:0000000000000000 $t
     /tmp/cc63Nait.s:804    .text.HAL_GPIO_EXTI_IRQHandler:0000000000000000 HAL_GPIO_EXTI_IRQHandler
     /tmp/cc63Nait.s:836    .text.HAL_GPIO_EXTI_IRQHandler:0000000000000014 $d

NO UNDEFINED SYMBOLS
