const e=JSON.parse('{"key":"v-2b8bb215","path":"/en/tools/ieda-tools/irt.html","title":"iRT - Routing Tool","lang":"en-US","frontmatter":{"title":"iRT - Routing Tool","order":8},"headers":[{"level":2,"title":"Background","slug":"background","link":"#background","children":[]},{"level":2,"title":"Software Structure","slug":"software-structure","link":"#software-structure","children":[{"level":3,"title":"API: iRT interfaces in multiple languages","slug":"api-irt-interfaces-in-multiple-languages","link":"#api-irt-interfaces-in-multiple-languages","children":[]},{"level":3,"title":"Data Manager: Top-level data manager","slug":"data-manager-top-level-data-manager","link":"#data-manager-top-level-data-manager","children":[]},{"level":3,"title":"Module: Main algorithm modules","slug":"module-main-algorithm-modules","link":"#module-main-algorithm-modules","children":[]},{"level":3,"title":"Solver: Solvers that can be used during wiring","slug":"solver-solvers-that-can-be-used-during-wiring","link":"#solver-solvers-that-can-be-used-during-wiring","children":[]},{"level":3,"title":"Utility: Tool modules","slug":"utility-tool-modules","link":"#utility-tool-modules","children":[]}]}],"git":{"createdTime":1723131714000,"updatedTime":1723362163000,"contributors":[{"name":"Xingquan-Li","email":"fzulxq@gmail.com","commits":2}]},"readingTime":{"minutes":0.74,"words":222},"filePathRelative":"en/tools/ieda-tools/irt.md","localizedDate":"August 8, 2024","excerpt":"<h1> Introduction of iRT</h1>\\n<h2> Background</h2>\\n<img src=\\"/res/images/tools/tool/resources/flow.png\\" width=\\"100%\\" alt=\\"iPower-structure\\">\\n<p>Wiring is an important physical implementation task after layout and clock tree synthesis. Its content is to interconnect the modules, standard cells, and input/output interface units distributed in the chip core according to the logical relationship, and optimize to meet various constraint conditions. iRT is a wire router designed for the wiring stage by the iEDA research group, and it integrates global wiring and detailed wiring internally.</p>","copyright":{"author":"iEDA","license":"GPL-3.0"}}');export{e as data};
