21:22:50 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\Pcam2019_send\Vitis\temp_xsdb_launch_script.tcl
21:22:52 INFO  : XSCT server has started successfully.
21:22:52 INFO  : Successfully done setting XSCT server connection channel  
21:22:52 INFO  : plnx-install-location is set to ''
21:22:52 INFO  : Successfully done setting workspace for the tool. 
21:22:52 INFO  : Successfully done query RDI_DATADIR 
21:22:53 INFO  : Registering command handlers for Vitis TCF services
00:02:11 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss"
00:02:11 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
00:08:10 INFO  : Hardware specification for platform project 'Pcam2019_send' is updated.
00:08:15 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/zynq_fsbl/zynq_fsbl_bsp/system.mss"
00:08:16 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
00:09:09 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
00:14:19 INFO  : (SwPlatform)  Successfully done add_library 
00:14:39 INFO  : (SwPlaform) Successfully done setParamInSpec 
00:14:42 INFO  : (SwPlaform) Successfully done setParamInSpec 
00:15:02 INFO  : (SwPlaform) Successfully done setParamInSpec 
00:15:07 INFO  : (SwPlaform) Successfully done setParamInSpec 
00:15:09 INFO  : (SwPlaform) Successfully done setParamInSpec 
00:15:16 INFO  : (SwPlaform) Successfully done setParamInSpec 
00:15:32 INFO  : (SwPlaform) Successfully done setParamInSpec 
00:15:45 INFO  : (SwPlaform) Successfully done setParamInSpec 
00:16:16 INFO  : (SwPlaform) Successfully done setParamInSpec 
00:16:18 INFO  : (SwPlaform) Successfully done setParamInSpec 
00:16:20 INFO  : (SwPlaform) Successfully done setParamInSpec 
00:16:29 INFO  : (SwPlatform) Successfully done update_mss 
00:16:30 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
00:18:35 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
00:18:35 INFO  : Updating application flags with new BSP settings...
00:18:36 INFO  : Successfully updated application flags for project Pcam2019_send_app.
00:21:33 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
00:21:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:21:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:21:47 INFO  : 'jtag frequency' command is executed.
00:21:47 INFO  : Context for 'APU' is selected.
00:21:47 INFO  : System reset is completed.
00:21:50 INFO  : 'after 3000' command is executed.
00:21:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:21:52 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
00:21:52 INFO  : Context for 'APU' is selected.
00:21:52 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
00:21:52 INFO  : 'configparams force-mem-access 1' command is executed.
00:21:52 INFO  : Context for 'APU' is selected.
00:21:52 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
00:21:53 INFO  : 'ps7_init' command is executed.
00:21:53 INFO  : 'ps7_post_config' command is executed.
00:21:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:21:54 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:21:54 INFO  : 'configparams force-mem-access 0' command is executed.
00:21:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:21:55 INFO  : Memory regions updated for context APU
00:21:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:21:55 INFO  : 'con' command is executed.
00:21:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:21:55 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\debugger_pcam2019_send_app-default.tcl'
00:28:49 INFO  : Disconnected from the channel tcfchan#5.
00:41:48 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\Pcam2019_send\Vitis\temp_xsdb_launch_script.tcl
00:41:50 INFO  : XSCT server has started successfully.
00:41:50 INFO  : Successfully done setting XSCT server connection channel  
00:41:50 INFO  : plnx-install-location is set to ''
00:41:50 INFO  : Successfully done setting workspace for the tool. 
00:41:51 INFO  : Successfully done query RDI_DATADIR 
00:41:51 INFO  : Registering command handlers for Vitis TCF services
00:42:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:42:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:42:32 INFO  : 'jtag frequency' command is executed.
00:42:32 INFO  : Context for 'APU' is selected.
00:42:32 INFO  : System reset is completed.
00:42:35 INFO  : 'after 3000' command is executed.
00:42:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:42:38 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
00:42:38 INFO  : Context for 'APU' is selected.
00:42:38 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
00:42:38 INFO  : 'configparams force-mem-access 1' command is executed.
00:42:38 INFO  : Context for 'APU' is selected.
00:42:38 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
00:42:38 INFO  : 'ps7_init' command is executed.
00:42:38 INFO  : 'ps7_post_config' command is executed.
00:42:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:42:40 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:42:40 INFO  : 'configparams force-mem-access 0' command is executed.
00:42:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:42:40 INFO  : Memory regions updated for context APU
00:42:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:42:40 INFO  : 'con' command is executed.
00:42:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:42:40 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam2019_send_app_system_standalone.tcl'
00:49:33 INFO  : Disconnected from the channel tcfchan#1.
00:53:27 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\Pcam2019_send\Vitis\temp_xsdb_launch_script.tcl
00:53:29 INFO  : XSCT server has started successfully.
00:53:29 INFO  : Successfully done setting XSCT server connection channel  
00:53:29 INFO  : plnx-install-location is set to ''
00:53:29 INFO  : Successfully done setting workspace for the tool. 
00:53:30 INFO  : Successfully done query RDI_DATADIR 
00:53:31 INFO  : Registering command handlers for Vitis TCF services
00:54:10 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
00:54:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:54:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:54:23 INFO  : 'jtag frequency' command is executed.
00:54:23 INFO  : Context for 'APU' is selected.
00:54:23 INFO  : System reset is completed.
00:54:26 INFO  : 'after 3000' command is executed.
00:54:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:54:29 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
00:54:29 INFO  : Context for 'APU' is selected.
00:54:29 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
00:54:29 INFO  : 'configparams force-mem-access 1' command is executed.
00:54:29 INFO  : Context for 'APU' is selected.
00:54:29 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
00:54:29 INFO  : 'ps7_init' command is executed.
00:54:29 INFO  : 'ps7_post_config' command is executed.
00:54:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:54:31 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:54:31 INFO  : 'configparams force-mem-access 0' command is executed.
00:54:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:54:31 INFO  : Memory regions updated for context APU
00:54:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:54:31 INFO  : 'con' command is executed.
00:54:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:54:31 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\debugger_pcam2019_send_app-default.tcl'
00:58:29 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
01:13:16 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
01:16:45 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
01:16:55 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
01:19:37 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
01:23:40 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
01:23:54 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
01:33:32 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
01:34:39 INFO  : Disconnected from the channel tcfchan#2.
01:34:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:34:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
01:34:40 INFO  : 'jtag frequency' command is executed.
01:34:40 INFO  : Context for 'APU' is selected.
01:34:40 INFO  : System reset is completed.
01:34:43 INFO  : 'after 3000' command is executed.
01:34:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
01:34:46 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
01:34:46 INFO  : Context for 'APU' is selected.
01:34:46 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
01:34:46 INFO  : 'configparams force-mem-access 1' command is executed.
01:34:46 INFO  : Context for 'APU' is selected.
01:34:46 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
01:34:46 INFO  : 'ps7_init' command is executed.
01:34:46 INFO  : 'ps7_post_config' command is executed.
01:34:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:34:48 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:34:48 INFO  : 'configparams force-mem-access 0' command is executed.
01:34:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:34:48 INFO  : Memory regions updated for context APU
01:34:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:34:48 INFO  : 'con' command is executed.
01:34:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:34:48 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\debugger_pcam2019_send_app-default.tcl'
01:39:04 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
01:39:17 INFO  : Disconnected from the channel tcfchan#11.
01:39:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:39:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
01:39:19 INFO  : 'jtag frequency' command is executed.
01:39:19 INFO  : Context for 'APU' is selected.
01:39:19 INFO  : System reset is completed.
01:39:22 INFO  : 'after 3000' command is executed.
01:39:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
01:39:24 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
01:39:24 INFO  : Context for 'APU' is selected.
01:39:24 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
01:39:24 INFO  : 'configparams force-mem-access 1' command is executed.
01:39:24 INFO  : Context for 'APU' is selected.
01:39:24 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
01:39:25 INFO  : 'ps7_init' command is executed.
01:39:25 INFO  : 'ps7_post_config' command is executed.
01:39:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:39:26 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:39:26 INFO  : 'configparams force-mem-access 0' command is executed.
01:39:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:39:26 INFO  : Memory regions updated for context APU
01:39:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:39:27 INFO  : 'con' command is executed.
01:39:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:39:27 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\debugger_pcam2019_send_app-default.tcl'
01:42:05 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
01:42:15 INFO  : Disconnected from the channel tcfchan#13.
01:42:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:42:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
01:42:16 INFO  : 'jtag frequency' command is executed.
01:42:16 INFO  : Context for 'APU' is selected.
01:42:16 INFO  : System reset is completed.
01:42:19 INFO  : 'after 3000' command is executed.
01:42:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
01:42:21 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
01:42:22 INFO  : Context for 'APU' is selected.
01:42:22 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
01:42:22 INFO  : 'configparams force-mem-access 1' command is executed.
01:42:22 INFO  : Context for 'APU' is selected.
01:42:22 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
01:42:22 INFO  : 'ps7_init' command is executed.
01:42:22 INFO  : 'ps7_post_config' command is executed.
01:42:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:42:24 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:42:24 INFO  : 'configparams force-mem-access 0' command is executed.
01:42:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:42:24 INFO  : Memory regions updated for context APU
01:42:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:42:24 INFO  : 'con' command is executed.
01:42:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:42:24 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\debugger_pcam2019_send_app-default.tcl'
01:42:49 INFO  : Checking for BSP changes to sync application flags for project 'Pcam2019_send_app'...
01:43:02 INFO  : Disconnected from the channel tcfchan#15.
01:43:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:43:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
01:43:03 INFO  : 'jtag frequency' command is executed.
01:43:03 INFO  : Context for 'APU' is selected.
01:43:03 INFO  : System reset is completed.
01:43:06 INFO  : 'after 3000' command is executed.
01:43:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
01:43:09 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit"
01:43:09 INFO  : Context for 'APU' is selected.
01:43:09 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa'.
01:43:09 INFO  : 'configparams force-mem-access 1' command is executed.
01:43:09 INFO  : Context for 'APU' is selected.
01:43:09 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl' is done.
01:43:09 INFO  : 'ps7_init' command is executed.
01:43:09 INFO  : 'ps7_post_config' command is executed.
01:43:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:43:11 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:43:11 INFO  : 'configparams force-mem-access 0' command is executed.
01:43:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send/export/Pcam2019_send/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019_send/Vitis/Pcam2019_send_app/Debug/Pcam2019_send_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:43:11 INFO  : Memory regions updated for context APU
01:43:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:43:11 INFO  : 'con' command is executed.
01:43:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:43:11 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019_send\Vitis\.sdk\launch_scripts\single_application_debug\debugger_pcam2019_send_app-default.tcl'
