
---------- Begin Simulation Statistics ----------
final_tick                                 1121416000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 184068                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406848                       # Number of bytes of host memory used
host_op_rate                                   323227                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.74                       # Real time elapsed on the host
host_tick_rate                               95556222                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2160148                       # Number of instructions simulated
sim_ops                                       3793281                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001121                       # Number of seconds simulated
sim_ticks                                  1121416000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               447490                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24247                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            478757                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             245064                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          447490                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           202426                       # Number of indirect misses.
system.cpu.branchPred.lookups                  508048                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   12847                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12166                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2478179                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1989150                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24355                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     363042                       # Number of branches committed
system.cpu.commit.bw_lim_events                631803                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             760                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          891457                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2160148                       # Number of instructions committed
system.cpu.commit.committedOps                3793281                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2396539                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.582816                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.729589                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1158405     48.34%     48.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       186024      7.76%     56.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       180876      7.55%     63.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       239431      9.99%     73.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       631803     26.36%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2396539                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      87327                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                11003                       # Number of function calls committed.
system.cpu.commit.int_insts                   3727513                       # Number of committed integer instructions.
system.cpu.commit.loads                        517433                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        21544      0.57%      0.57% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2971850     78.35%     78.91% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1861      0.05%     78.96% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37658      0.99%     79.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           3405      0.09%     80.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1248      0.03%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6270      0.17%     80.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           13412      0.35%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           14302      0.38%     80.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          11267      0.30%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1316      0.03%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          496515     13.09%     94.39% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         178936      4.72%     99.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        20918      0.55%     99.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12779      0.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3793281                       # Class of committed instruction
system.cpu.commit.refs                         709148                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2160148                       # Number of Instructions Simulated
system.cpu.committedOps                       3793281                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.297847                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.297847                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8058                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33757                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        48829                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4523                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1021704                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4901401                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   308901                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1195314                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24423                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 89261                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      600597                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2036                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      210938                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           154                       # TLB misses on write requests
system.cpu.fetch.Branches                      508048                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    250614                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2272007                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4671                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2930344                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  134                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           723                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   48846                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.181217                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             342310                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             257911                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.045230                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2639603                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.962269                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.930614                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1236306     46.84%     46.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    76887      2.91%     49.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    61634      2.33%     52.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    79649      3.02%     55.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1185127     44.90%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2639603                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    145186                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    79452                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    226870000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    226870000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    226869600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    226869600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    226869600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    226869600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8676000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8675600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       638800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       638800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       638800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       638400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      5581200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      5505600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      5487200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      5492800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     82588400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     82620800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     82624000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     82679600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1733704400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          163938                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                28769                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   393412                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.543679                       # Inst execution rate
system.cpu.iew.exec_refs                       813336                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     210925                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  691722                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                633028                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                965                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               588                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               221194                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4684695                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                602411                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34517                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4327766                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3362                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8408                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24423                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 14747                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           621                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            42959                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          229                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           83                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       115593                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        29478                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             83                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20718                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8051                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   6023848                       # num instructions consuming a value
system.cpu.iew.wb_count                       4305805                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.568263                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3423132                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.535845                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4312701                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6689477                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3697685                       # number of integer regfile writes
system.cpu.ipc                               0.770507                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.770507                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             28022      0.64%      0.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3403048     78.01%     78.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1900      0.04%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41479      0.95%     79.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                5091      0.12%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1296      0.03%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 7018      0.16%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                17417      0.40%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                16284      0.37%     80.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               11956      0.27%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2492      0.06%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               585374     13.42%     94.48% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              199339      4.57%     99.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           27428      0.63%     99.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          14143      0.32%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4362287                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  105738                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              212945                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       102076                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             151333                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4228527                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           11169771                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4203729                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5424847                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4683533                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4362287                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1162                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          891403                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18543                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            402                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1330168                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2639603                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.652630                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.671758                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1168463     44.27%     44.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              179225      6.79%     51.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              314332     11.91%     62.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              355934     13.48%     76.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              621649     23.55%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2639603                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.555992                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      250741                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           377                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             12137                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             5135                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               633028                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              221194                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1636978                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                          2803541                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     57                       # Number of system calls
system.cpu.rename.BlockCycles                  835850                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5138587                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              168                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  47472                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   359444                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  16850                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4185                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12596049                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4826499                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6541035                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1225594                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  72448                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24423                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                174173                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1402422                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            183837                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7638424                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          20119                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                899                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    208595                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            954                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6449474                       # The number of ROB reads
system.cpu.rob.rob_writes                     9613435                       # The number of ROB writes
system.cpu.timesIdled                            1642                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18528                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          438                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38336                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              439                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          709                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            709                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              131                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9449                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23019                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1121416000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12219                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1348                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8101                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1351                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1351                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12219                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36589                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36589                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36589                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       954752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       954752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  954752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13570                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13570    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13570                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11392573                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29453627                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.6                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1121416000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17699                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4134                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23932                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                991                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2109                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2109                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17699                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8487                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49655                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   58142                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       186432                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1259456                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1445888                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10531                       # Total snoops (count)
system.l2bus.snoopTraffic                       86400                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30337                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014899                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.121424                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29886     98.51%     98.51% # Request fanout histogram
system.l2bus.snoop_fanout::1                      450      1.48%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        1      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30337                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20272797                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.8                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             18963542                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3499197                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1121416000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1121416000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       246976                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           246976                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       246976                       # number of overall hits
system.cpu.icache.overall_hits::total          246976                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3637                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3637                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3637                       # number of overall misses
system.cpu.icache.overall_misses::total          3637                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    179339600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    179339600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    179339600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    179339600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       250613                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       250613                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       250613                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       250613                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.014512                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.014512                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.014512                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.014512                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49309.760792                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49309.760792                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49309.760792                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49309.760792                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           39                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          722                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          722                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          722                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          722                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2915                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2915                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2915                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2915                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    144830000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    144830000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    144830000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    144830000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011631                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011631                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011631                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011631                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49684.391081                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49684.391081                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49684.391081                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49684.391081                       # average overall mshr miss latency
system.cpu.icache.replacements                   2659                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       246976                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          246976                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3637                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3637                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    179339600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    179339600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       250613                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       250613                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.014512                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.014512                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49309.760792                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49309.760792                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          722                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          722                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2915                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2915                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    144830000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    144830000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011631                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011631                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49684.391081                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49684.391081                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1121416000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1121416000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.533273                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              239182                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2659                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             89.951862                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.533273                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990364                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990364                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          123                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            504141                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           504141                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1121416000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1121416000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1121416000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       713452                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           713452                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       713452                       # number of overall hits
system.cpu.dcache.overall_hits::total          713452                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34770                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34770                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34770                       # number of overall misses
system.cpu.dcache.overall_misses::total         34770                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1679604800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1679604800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1679604800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1679604800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       748222                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       748222                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       748222                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       748222                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.046470                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.046470                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.046470                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.046470                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48306.148979                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48306.148979                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48306.148979                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48306.148979                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29309                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          138                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               769                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.113134                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          138                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1726                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2786                       # number of writebacks
system.cpu.dcache.writebacks::total              2786                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22160                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22160                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22160                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22160                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12610                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12610                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12610                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4283                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16893                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    576042400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    576042400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    576042400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    247743811                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    823786211                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.016853                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016853                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.016853                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022578                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45681.395718                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45681.395718                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45681.395718                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57843.523465                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48764.944711                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15869                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       523874                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          523874                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32626                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32626                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1574126400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1574126400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       556500                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       556500                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058627                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058627                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48247.606204                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48247.606204                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22123                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22123                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10503                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10503                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    473660000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    473660000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.018873                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018873                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45097.591164                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45097.591164                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       189578                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         189578                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2144                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2144                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    105478400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    105478400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       191722                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       191722                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011183                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011183                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49197.014925                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49197.014925                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           37                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           37                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2107                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2107                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    102382400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    102382400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.010990                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010990                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48591.551970                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48591.551970                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4283                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4283                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    247743811                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    247743811                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57843.523465                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57843.523465                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1121416000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1121416000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           977.906291                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              633321                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15869                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.909320                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   747.196979                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   230.709312                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.729685                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.225302                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.954987                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          207                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          817                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          106                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           95                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          389                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          356                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.202148                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.797852                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1513337                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1513337                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1121416000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             940                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4993                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          864                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6797                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            940                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4993                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          864                       # number of overall hits
system.l2cache.overall_hits::total               6797                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1973                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7617                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3419                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13009                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1973                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7617                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3419                       # number of overall misses
system.l2cache.overall_misses::total            13009                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    133402800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    518688000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    238154815                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    890245615                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    133402800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    518688000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    238154815                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    890245615                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2913                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12610                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4283                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19806                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2913                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12610                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4283                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19806                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.677309                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.604044                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.798272                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.656821                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.677309                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.604044                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.798272                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.656821                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67614.191586                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68096.100827                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69656.278152                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68433.055193                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67614.191586                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68096.100827                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69656.278152                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68433.055193                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    3                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1348                       # number of writebacks
system.l2cache.writebacks::total                 1348                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           11                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           17                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             28                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           11                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           17                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            28                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1973                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7606                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3402                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        12981                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1973                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7606                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3402                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          589                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13570                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    117618800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    457530400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    210261639                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    785410839                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    117618800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    457530400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    210261639                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     34609825                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    820020664                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.677309                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.603172                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.794303                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.655407                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.677309                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.603172                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.794303                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.685146                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59614.191586                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60153.878517                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61805.302469                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60504.648255                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59614.191586                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60153.878517                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61805.302469                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 58760.314092                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60428.936183                       # average overall mshr miss latency
system.l2cache.replacements                      9538                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2786                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2786                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2786                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2786                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          350                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          350                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          589                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          589                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     34609825                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     34609825                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 58760.314092                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 58760.314092                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          755                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              755                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1354                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1354                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     93591200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     93591200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2109                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2109                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.642010                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.642010                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69122.008863                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69122.008863                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1351                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1351                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     82712400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     82712400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.640588                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.640588                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61223.094004                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61223.094004                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          940                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4238                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          864                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6042                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1973                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6263                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3419                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11655                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    133402800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    425096800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    238154815                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    796654415                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2913                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10501                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4283                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17697                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.677309                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.596419                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.798272                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.658586                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67614.191586                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67874.309436                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69656.278152                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68353.017160                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           17                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           25                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1973                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6255                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3402                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11630                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    117618800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    374818000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    210261639                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    702698439                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.677309                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.595658                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.794303                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.657174                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59614.191586                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59922.941647                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61805.302469                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60421.189940                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1121416000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1121416000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3719.915634                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26077                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9538                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.734011                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    14.320458                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   308.425514                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2345.383616                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   902.686956                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   149.099089                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003496                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.075299                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.572603                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.220383                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.036401                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.908183                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1149                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2947                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          117                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1024                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          706                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2106                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.280518                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.719482                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               320226                       # Number of tag accesses
system.l2cache.tags.data_accesses              320226                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1121416000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          126272                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          486784                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       217728                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        37696                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              868480                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       126272                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         126272                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        86272                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            86272                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1973                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7606                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3402                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          589                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13570                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1348                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1348                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          112600498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          434079771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    194154533                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     33614644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              774449446                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     112600498                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         112600498                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        76931308                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              76931308                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        76931308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         112600498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         434079771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    194154533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     33614644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             851380754                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1127780800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               27473509                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406848                       # Number of bytes of host memory used
host_op_rate                                 48233527                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.08                       # Real time elapsed on the host
host_tick_rate                               80180777                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2178934                       # Number of instructions simulated
sim_ops                                       3828132                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000006                       # Number of seconds simulated
sim_ticks                                     6364800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 3094                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               110                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              3318                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2260                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3094                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              834                       # Number of indirect misses.
system.cpu.branchPred.lookups                    3417                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      33                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           79                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     38711                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    20534                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               110                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       2935                       # Number of branches committed
system.cpu.commit.bw_lim_events                  6496                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            2833                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                18786                       # Number of instructions committed
system.cpu.commit.committedOps                  34851                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        13946                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.498996                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.665814                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         3369     24.16%     24.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         1002      7.18%     31.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         1372      9.84%     41.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         1707     12.24%     53.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         6496     46.58%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        13946                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        452                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   24                       # Number of function calls committed.
system.cpu.commit.int_insts                     34324                       # Number of committed integer instructions.
system.cpu.commit.loads                          4735                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           85      0.24%      0.24% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            29168     83.69%     83.94% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     83.94% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.14%     84.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             21      0.06%     84.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     84.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.09%     84.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     84.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     84.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     84.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     84.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     84.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              28      0.08%     84.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     84.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              47      0.13%     84.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     84.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              56      0.16%     84.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             28      0.08%     84.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     84.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     84.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            36      0.10%     84.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     84.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     84.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     84.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     84.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     84.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     84.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     84.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     84.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     84.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     84.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     84.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     84.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     84.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     84.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     84.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     84.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     84.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     84.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     84.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     84.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     84.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     84.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     84.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     84.79% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            4607     13.22%     98.01% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            494      1.42%     99.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          128      0.37%     99.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.21%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             34851                       # Class of committed instruction
system.cpu.commit.refs                           5301                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       18786                       # Number of Instructions Simulated
system.cpu.committedOps                         34851                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.847014                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.847014                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           24                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           20                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           52                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             4                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                  2831                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  38643                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                      767                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     10827                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    110                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                   190                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        4984                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            11                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                         605                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                        3417                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                       523                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         13638                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    30                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          21130                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     220                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.214744                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles                977                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               2293                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.327929                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              14725                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.696570                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.743040                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                     3310     22.48%     22.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1668     11.33%     33.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      415      2.82%     36.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      119      0.81%     37.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     9213     62.57%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                14725                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       867                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      557                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      2023600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      2023600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      2024000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      2024000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      2024000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      2023600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        10800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        10800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        10000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         9600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         9600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        10000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        33200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        34000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        33200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        34800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)       563600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)       562800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)       565600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)       565600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       14596400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1187                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  143                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     3046                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.295060                       # Inst execution rate
system.cpu.iew.exec_refs                         5585                       # number of memory reference insts executed
system.cpu.iew.exec_stores                        605                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    2127                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  5113                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                  659                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               37684                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  4980                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               147                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 36519                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     11                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    110                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    25                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               36                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          378                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores           94                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          114                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             29                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     55231                       # num instructions consuming a value
system.cpu.iew.wb_count                         36455                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.567960                       # average fanout of values written-back
system.cpu.iew.wb_producers                     31369                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.291038                       # insts written-back per cycle
system.cpu.iew.wb_sent                          36474                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    57507                       # number of integer regfile reads
system.cpu.int_regfile_writes                   32006                       # number of integer regfile writes
system.cpu.ipc                               1.180618                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.180618                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               175      0.48%      0.48% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 30357     82.80%     83.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     83.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    54      0.15%     83.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  66      0.18%     83.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     83.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.09%     83.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     83.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     83.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     83.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     83.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     83.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   37      0.10%     83.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  101      0.28%     84.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     84.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   92      0.25%     84.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  35      0.10%     84.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 73      0.20%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     84.61% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 4792     13.07%     97.68% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                 543      1.48%     99.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             233      0.64%     99.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             75      0.20%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  36665                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     749                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1508                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          691                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1446                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  35741                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads              86622                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        35764                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             39071                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      37663                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     36665                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            2833                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                74                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         3922                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         14725                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.489983                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.616603                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                3571     24.25%     24.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                 523      3.55%     27.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                1915     13.01%     40.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                2552     17.33%     58.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                6164     41.86%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           14725                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.304236                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                         523                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                20                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                9                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 5113                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                 659                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   11666                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                            15912                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    2259                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 51264                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     59                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                      886                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     35                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     2                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                113991                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  38305                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               55400                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     10869                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    100                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    110                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                   257                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     4138                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1532                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            60175                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            344                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                       386                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        45134                       # The number of ROB reads
system.cpu.rob.rob_writes                       76152                       # The number of ROB writes
system.cpu.timesIdled                              13                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           62                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            6                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            124                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                6                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           24                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            53                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED      6364800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 29                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict               22                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            29                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port           82                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total           82                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     82                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         1984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         1984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    1984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                29                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      29    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  29                       # Request fanout histogram
system.membus.reqLayer2.occupancy               24400                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer0.occupancy              62400                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED      6364800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  62                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            15                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                77                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             62                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           81                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          105                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     186                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1728                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         3072                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     4800                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                30                       # Total snoops (count)
system.l2bus.snoopTraffic                         128                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                 92                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.065217                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.248262                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                       86     93.48%     93.48% # Request fanout histogram
system.l2bus.snoop_fanout::1                        6      6.52%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                   92                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               42000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.7                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                60796                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               32400                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.5                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON         6364800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED      6364800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst          485                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total              485                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst          485                       # number of overall hits
system.cpu.icache.overall_hits::total             485                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           38                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             38                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           38                       # number of overall misses
system.cpu.icache.overall_misses::total            38                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1357200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1357200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1357200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1357200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst          523                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total          523                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst          523                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total          523                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.072658                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.072658                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.072658                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.072658                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 35715.789474                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 35715.789474                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 35715.789474                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 35715.789474                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           11                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           11                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           27                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           27                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1109600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1109600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1109600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1109600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.051625                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.051625                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.051625                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.051625                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41096.296296                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41096.296296                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41096.296296                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41096.296296                       # average overall mshr miss latency
system.cpu.icache.replacements                     27                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst          485                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total             485                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           38                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            38                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1357200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1357200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst          523                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total          523                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.072658                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.072658                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 35715.789474                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 35715.789474                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           11                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           27                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1109600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1109600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.051625                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.051625                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41096.296296                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41096.296296                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED      6364800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED      6364800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 688                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                27                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             25.481481                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          176                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              1073                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             1073                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED      6364800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED      6364800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED      6364800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         5437                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             5437                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         5437                       # number of overall hits
system.cpu.dcache.overall_hits::total            5437                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           75                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             75                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           75                       # number of overall misses
system.cpu.dcache.overall_misses::total            75                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2592800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2592800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2592800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2592800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         5512                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         5512                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         5512                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         5512                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013607                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013607                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013607                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013607                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 34570.666667                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 34570.666667                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 34570.666667                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34570.666667                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 2                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           13                       # number of writebacks
system.cpu.dcache.writebacks::total                13                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           42                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           42                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           42                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           42                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           33                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           33                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            2                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1114000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1114000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1114000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        19196                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1133196                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005987                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005987                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005987                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006350                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 33757.575758                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 33757.575758                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 33757.575758                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher         9598                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32377.028571                       # average overall mshr miss latency
system.cpu.dcache.replacements                     35                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         4871                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            4871                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           75                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            75                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2592800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2592800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         4946                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         4946                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.015164                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.015164                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 34570.666667                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34570.666667                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           42                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           42                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           33                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           33                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1114000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1114000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006672                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006672                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 33757.575758                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33757.575758                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data          566                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            566                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data          566                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          566                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            2                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            2                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher        19196                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total        19196                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher         9598                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total         9598                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED      6364800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED      6364800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                4924                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                35                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            140.685714                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   822.261375                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   201.738625                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.802990                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.197010                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          201                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          823                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          106                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           93                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          384                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          375                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.196289                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.803711                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             11059                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            11059                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED      6364800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              12                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              19                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            2                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  33                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             12                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             19                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            2                       # number of overall hits
system.l2cache.overall_hits::total                 33                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            15                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            14                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                29                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           15                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           14                       # number of overall misses
system.l2cache.overall_misses::total               29                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst       976400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data       913600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      1890000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst       976400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data       913600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      1890000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           27                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           33                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            2                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              62                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           27                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           33                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            2                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             62                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.555556                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.424242                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.467742                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.555556                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.424242                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.467742                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65093.333333                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 65257.142857                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65172.413793                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65093.333333                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 65257.142857                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65172.413793                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              2                       # number of writebacks
system.l2cache.writebacks::total                    2                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           15                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           14                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           15                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           14                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst       856400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data       801600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      1658000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst       856400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data       801600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      1658000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.555556                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.424242                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.467742                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.555556                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.424242                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.467742                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 57093.333333                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 57257.142857                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 57172.413793                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 57093.333333                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 57257.142857                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 57172.413793                       # average overall mshr miss latency
system.l2cache.replacements                        30                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           13                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           13                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           13                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           13                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadSharedReq_hits::.cpu.inst           12                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           19                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            2                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           33                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           15                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           14                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           29                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst       976400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data       913600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      1890000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           27                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           33                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           62                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.555556                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.424242                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.467742                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65093.333333                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 65257.142857                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 65172.413793                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           15                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           14                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           29                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst       856400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       801600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      1658000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.555556                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.424242                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.467742                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 57093.333333                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 57257.142857                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 57172.413793                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED      6364800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED      6364800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    100                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   30                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.333333                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    38.063160                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1060.266529                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1858.230643                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1008.360922                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   131.078746                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009293                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.258854                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.453670                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.246182                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.032002                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1139                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2957                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          113                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1024                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          677                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2161                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.278076                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.721924                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1022                       # Number of tag accesses
system.l2cache.tags.data_accesses                1022                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED      6364800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst             960                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data             896                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                1856                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst          960                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total            960                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          128                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              128                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               15                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               14                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   29                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             2                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   2                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          150829563                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          140774258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              291603821                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     150829563                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         150829563                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        20110608                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              20110608                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        20110608                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         150829563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         140774258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             311714429                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1155893200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                9113088                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412992                       # Number of bytes of host memory used
host_op_rate                                 16029300                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.24                       # Real time elapsed on the host
host_tick_rate                              116394228                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2200219                       # Number of instructions simulated
sim_ops                                       3871229                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000028                       # Number of seconds simulated
sim_ticks                                    28112400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 7673                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               967                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              7249                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2435                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            7673                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             5238                       # Number of indirect misses.
system.cpu.branchPred.lookups                    8220                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     364                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          807                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     28115                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    18601                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               989                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       4410                       # Number of branches committed
system.cpu.commit.bw_lim_events                  6728                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             128                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           19706                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                21285                       # Number of instructions committed
system.cpu.commit.committedOps                  43097                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        42309                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.018625                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.537386                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        26963     63.73%     63.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         3516      8.31%     72.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         2637      6.23%     78.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         2465      5.83%     84.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         6728     15.90%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        42309                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       2804                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  227                       # Number of function calls committed.
system.cpu.commit.int_insts                     41898                       # Number of committed integer instructions.
system.cpu.commit.loads                          6247                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          302      0.70%      0.70% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            31752     73.68%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              14      0.03%     74.41% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              227      0.53%     74.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            141      0.33%     75.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.52%     75.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             108      0.25%     76.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     76.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             210      0.49%     76.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     76.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             308      0.71%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            260      0.60%     77.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            99      0.23%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            5397     12.52%     90.59% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           2643      6.13%     96.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          850      1.97%     98.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          562      1.30%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             43097                       # Class of committed instruction
system.cpu.commit.refs                           9452                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       21285                       # Number of Instructions Simulated
system.cpu.committedOps                         43097                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.301903                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.301903                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           64                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          225                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          372                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            24                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 17458                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  70130                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    11123                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     17056                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    993                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1348                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        8025                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            90                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        3948                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             2                       # TLB misses on write requests
system.cpu.fetch.Branches                        8220                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      4249                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         34009                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   358                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          37960                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   25                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           142                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    1986                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.116959                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              12803                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               2799                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.540118                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              47978                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.601547                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.900597                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    27131     56.55%     56.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1057      2.20%     58.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1158      2.41%     61.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1062      2.21%     63.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    17570     36.62%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                47978                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      3847                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2389                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      2771200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      2771200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      2771200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      2770800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      2770800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      2771200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        56400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        56000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        46800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        47200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        47200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        46800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       130400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       127600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       128800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       130000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      1246800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      1236800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      1241600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      1244000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       22412800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           22303                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1213                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     5263                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.786187                       # Inst execution rate
system.cpu.iew.exec_refs                        11943                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       3940                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   11456                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  8983                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                203                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                39                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 4478                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               62793                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  8003                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1435                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 55254                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     30                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   115                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    993                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   184                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              338                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            4                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2738                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1273                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              4                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1068                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            145                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     63604                       # num instructions consuming a value
system.cpu.iew.wb_count                         54592                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.609914                       # average fanout of values written-back
system.cpu.iew.wb_producers                     38793                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.776768                       # insts written-back per cycle
system.cpu.iew.wb_sent                          54879                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    78907                       # number of integer regfile reads
system.cpu.int_regfile_writes                   43210                       # number of integer regfile writes
system.cpu.ipc                               0.302856                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.302856                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               657      1.16%      1.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 41564     73.32%     74.48% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   15      0.03%     74.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   266      0.47%     74.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 234      0.41%     75.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 236      0.42%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  125      0.22%     76.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     76.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  343      0.61%     76.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  378      0.67%     77.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 277      0.49%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                169      0.30%     78.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.09% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 7221     12.74%     90.82% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                3476      6.13%     96.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1112      1.96%     98.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            613      1.08%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  56686                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    3553                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                7130                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         3403                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               5300                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  52476                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             154567                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        51189                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             77203                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      62478                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     56686                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 315                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           19706                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               344                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            187                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        25777                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         47978                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.181500                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.581923                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               28063     58.49%     58.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                3567      7.43%     65.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                3906      8.14%     74.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                4461      9.30%     83.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                7981     16.63%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           47978                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.806562                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        4274                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            57                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               189                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              210                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 8983                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                4478                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   23625                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                            70281                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      2                       # Number of system calls
system.cpu.rename.BlockCycles                   13066                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 51774                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    398                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    12058                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    271                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    24                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                170821                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  67629                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               79403                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     17374                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1043                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    993                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  2113                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    27653                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              5202                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            99016                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2374                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                145                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      2610                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            159                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        98384                       # The number of ROB reads
system.cpu.rob.rob_writes                      131307                       # The number of ROB writes
system.cpu.timesIdled                             261                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          719                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           41                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1439                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               41                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              4                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          362                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           746                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     28112400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                378                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           23                       # Transaction distribution
system.membus.trans_dist::CleanEvict              339                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 6                       # Transaction distribution
system.membus.trans_dist::ReadExResp                6                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           378                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        26048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        26048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   26048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               384                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     384    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 384                       # Request fanout histogram
system.membus.reqLayer2.occupancy              335631                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy             829969                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     28112400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 709                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            95                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1017                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                  3                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 10                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                10                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            710                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1378                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          780                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2158                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        29376                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        21248                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    50624                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               396                       # Total snoops (count)
system.l2bus.snoopTraffic                        1472                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1116                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.037634                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.190396                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1074     96.24%     96.24% # Request fanout histogram
system.l2bus.snoop_fanout::1                       42      3.76%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1116                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              312000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.1                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               646757                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              550800                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        28112400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     28112400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         3685                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             3685                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         3685                       # number of overall hits
system.cpu.icache.overall_hits::total            3685                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          564                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            564                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          564                       # number of overall misses
system.cpu.icache.overall_misses::total           564                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     23080400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     23080400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     23080400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     23080400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         4249                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         4249                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         4249                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         4249                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.132737                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.132737                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.132737                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.132737                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 40922.695035                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 40922.695035                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 40922.695035                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 40922.695035                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            8                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs            8                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          104                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          104                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          104                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          104                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          460                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          460                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          460                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          460                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     18226400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     18226400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     18226400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     18226400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.108261                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.108261                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.108261                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.108261                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 39622.608696                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 39622.608696                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 39622.608696                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 39622.608696                       # average overall mshr miss latency
system.cpu.icache.replacements                    459                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         3685                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            3685                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          564                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           564                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     23080400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     23080400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         4249                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         4249                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.132737                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.132737                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 40922.695035                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 40922.695035                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          104                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          104                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          460                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          460                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     18226400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     18226400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.108261                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.108261                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 39622.608696                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 39622.608696                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     28112400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     28112400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               14677                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               715                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             20.527273                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          124                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              8957                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             8957                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     28112400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     28112400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     28112400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        10424                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            10424                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        10424                       # number of overall hits
system.cpu.dcache.overall_hits::total           10424                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          440                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            440                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          440                       # number of overall misses
system.cpu.dcache.overall_misses::total           440                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     19960000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     19960000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     19960000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     19960000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        10864                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        10864                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        10864                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        10864                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.040501                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.040501                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.040501                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.040501                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 45363.636364                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 45363.636364                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 45363.636364                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45363.636364                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                27                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           72                       # number of writebacks
system.cpu.dcache.writebacks::total                72                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          224                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          224                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          224                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          224                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          216                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          216                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          216                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           44                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          260                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      8883600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      8883600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      8883600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2510753                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     11394353                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019882                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019882                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019882                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023932                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 41127.777778                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 41127.777778                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 41127.777778                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57062.568182                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43824.434615                       # average overall mshr miss latency
system.cpu.dcache.replacements                    260                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         7223                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            7223                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          430                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           430                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     19476400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19476400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         7653                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         7653                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.056187                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.056187                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 45293.953488                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45293.953488                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          224                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          224                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          206                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          206                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8408000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8408000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.026918                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.026918                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 40815.533981                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40815.533981                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         3201                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3201                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           10                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       483600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       483600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         3211                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         3211                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003114                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003114                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        48360                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        48360                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           10                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       475600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       475600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003114                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003114                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        47560                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        47560                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           44                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           44                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      2510753                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      2510753                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57062.568182                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57062.568182                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     28112400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     28112400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              108256                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1284                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             84.311526                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   834.741751                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   189.258249                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.815177                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.184823                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          176                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          848                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           56                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          106                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          332                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          425                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.171875                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.828125                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             21988                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            21988                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     28112400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             225                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             100                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           12                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 337                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            225                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            100                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           12                       # number of overall hits
system.l2cache.overall_hits::total                337                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           235                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           116                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           32                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               383                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          235                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          116                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           32                       # number of overall misses
system.l2cache.overall_misses::total              383                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     15781600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      7778800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2384368                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     25944768                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     15781600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      7778800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2384368                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     25944768                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          460                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          216                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           44                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             720                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          460                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          216                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           44                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            720                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.510870                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.537037                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.727273                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.531944                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.510870                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.537037                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.727273                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.531944                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67155.744681                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 67058.620690                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 74511.500000                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67740.908616                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67155.744681                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 67058.620690                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 74511.500000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67740.908616                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             23                       # number of writebacks
system.l2cache.writebacks::total                   23                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          235                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          116                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           32                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          383                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          235                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          116                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           32                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            2                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          385                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     13909600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      6850800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2128368                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     22888768                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     13909600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      6850800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2128368                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       123597                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     23012365                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.510870                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.537037                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.727273                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.531944                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.510870                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.537037                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.727273                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.534722                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59189.787234                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 59058.620690                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 66511.500000                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59761.796345                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59189.787234                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 59058.620690                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 66511.500000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 61798.500000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59772.376623                       # average overall mshr miss latency
system.l2cache.replacements                       393                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           72                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           72                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           72                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           72                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           10                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           10                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            2                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            2                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       123597                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       123597                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 61798.500000                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 61798.500000                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data            4                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                4                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            6                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              6                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       430000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       430000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           10                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           10                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.600000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.600000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 71666.666667                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 71666.666667                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            6                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            6                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       382000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       382000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.600000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.600000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 63666.666667                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 63666.666667                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          225                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           96                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           12                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          333                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          235                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          110                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           32                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          377                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     15781600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      7348800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2384368                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     25514768                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          460                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          206                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           44                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          710                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.510870                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.533981                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.727273                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.530986                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67155.744681                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 66807.272727                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 74511.500000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67678.429708                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          235                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          110                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           32                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          377                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     13909600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      6468800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2128368                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     22506768                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.510870                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.533981                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.727273                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.530986                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59189.787234                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 58807.272727                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 66511.500000                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59699.649867                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     28112400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     28112400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  13911                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4489                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.098908                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    40.055605                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1138.306089                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1814.614460                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   977.604159                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   125.419687                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009779                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.277907                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.443021                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.238673                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.030620                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1048                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3048                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            9                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           66                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          971                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          171                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          622                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2212                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.255859                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.744141                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                11897                       # Number of tag accesses
system.l2cache.tags.data_accesses               11897                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     28112400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           14976                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            7424                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2048                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          128                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               24576                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        14976                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          14976                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1472                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1472                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              234                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              116                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           32                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            2                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  384                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            23                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  23                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          532718658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          264082754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     72850415                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher      4553151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              874204977                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     532718658                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         532718658                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        52361236                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              52361236                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        52361236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         532718658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         264082754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     72850415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher      4553151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             926566213                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
