// Seed: 3227570731
module module_0 (
    input tri id_0,
    input tri1 id_1,
    input wire id_2,
    input wire id_3,
    input uwire id_4,
    input wire id_5,
    input tri0 id_6,
    input tri0 id_7,
    input supply1 id_8
);
  logic id_10;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    output tri1 id_1,
    input supply0 id_2,
    output supply0 id_3,
    input supply0 id_4,
    input wor id_5,
    input wor id_6,
    input wand id_7#(
        .id_10(-1),
        .id_11(1),
        .id_12(1 & -1),
        .sum  (1),
        .id_13(1 - 1)
    ),
    input tri0 id_8
);
  assign id_1 = id_8;
  assign id_10.id_2 = id_8;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_7,
      id_4,
      id_7,
      id_8,
      id_6,
      id_10,
      id_10
  );
  localparam id_14 = -1 < 1;
endmodule
