#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Sep  5 14:25:41 2018
# Process ID: 393408
# Current directory: e:/data/FPGA/Fusion/multifpga_GT_master_ex
# Command line: vivado.exe -notrace -source e:/data/FPGA/Fusion/multifpga_GT/multifpga_GT.srcs/sources_1/ip/multifpga_GT_master/multifpga_GT_master_ex.tcl
# Log file: e:/data/FPGA/Fusion/multifpga_GT_master_ex/vivado.log
# Journal file: e:/data/FPGA/Fusion/multifpga_GT_master_ex\vivado.jou
#-----------------------------------------------------------
start_gui
source e:/data/FPGA/Fusion/multifpga_GT/multifpga_GT.srcs/sources_1/ip/multifpga_GT_master/multifpga_GT_master_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
create_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 879.344 ; gain = 142.723
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example synthesis miscellaneous files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Adding simulation miscellaneous files ...
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [open_example_project] Sourcing example extension scripts ...
INFO: [open_example_project] Rebuilding all the top level IPs ...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'multifpga_GT_master'...
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
INFO: [exportsim-Tcl-29] Script generated: 'E:/data/FPGA/Fusion/multifpga_GT_master_ex/multifpga_GT_master_ex.ip_user_files/sim_scripts/multifpga_GT_master/xsim/multifpga_GT_master.sh'
INFO: [SIM-utils-43] Exported 'E:/data/FPGA/Fusion/multifpga_GT_master_ex/multifpga_GT_master_ex.ip_user_files/sim_scripts/multifpga_GT_master/xsim/v7ht.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
INFO: [exportsim-Tcl-29] Script generated: 'E:/data/FPGA/Fusion/multifpga_GT_master_ex/multifpga_GT_master_ex.ip_user_files/sim_scripts/multifpga_GT_master/modelsim/multifpga_GT_master.sh'
INFO: [SIM-utils-43] Exported 'E:/data/FPGA/Fusion/multifpga_GT_master_ex/multifpga_GT_master_ex.ip_user_files/sim_scripts/multifpga_GT_master/modelsim/v7ht.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
INFO: [exportsim-Tcl-29] Script generated: 'E:/data/FPGA/Fusion/multifpga_GT_master_ex/multifpga_GT_master_ex.ip_user_files/sim_scripts/multifpga_GT_master/questa/multifpga_GT_master.sh'
INFO: [SIM-utils-43] Exported 'E:/data/FPGA/Fusion/multifpga_GT_master_ex/multifpga_GT_master_ex.ip_user_files/sim_scripts/multifpga_GT_master/questa/v7ht.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
INFO: [exportsim-Tcl-29] Script generated: 'E:/data/FPGA/Fusion/multifpga_GT_master_ex/multifpga_GT_master_ex.ip_user_files/sim_scripts/multifpga_GT_master/ies/multifpga_GT_master.sh'
INFO: [SIM-utils-43] Exported 'E:/data/FPGA/Fusion/multifpga_GT_master_ex/multifpga_GT_master_ex.ip_user_files/sim_scripts/multifpga_GT_master/ies/v7ht.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
INFO: [exportsim-Tcl-29] Script generated: 'E:/data/FPGA/Fusion/multifpga_GT_master_ex/multifpga_GT_master_ex.ip_user_files/sim_scripts/multifpga_GT_master/vcs/multifpga_GT_master.sh'
INFO: [SIM-utils-43] Exported 'E:/data/FPGA/Fusion/multifpga_GT_master_ex/multifpga_GT_master_ex.ip_user_files/sim_scripts/multifpga_GT_master/vcs/v7ht.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
INFO: [exportsim-Tcl-29] Script generated: 'E:/data/FPGA/Fusion/multifpga_GT_master_ex/multifpga_GT_master_ex.ip_user_files/sim_scripts/multifpga_GT_master/riviera/multifpga_GT_master.sh'
INFO: [SIM-utils-43] Exported 'E:/data/FPGA/Fusion/multifpga_GT_master_ex/multifpga_GT_master_ex.ip_user_files/sim_scripts/multifpga_GT_master/riviera/v7ht.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
INFO: [exportsim-Tcl-29] Script generated: 'E:/data/FPGA/Fusion/multifpga_GT_master_ex/multifpga_GT_master_ex.ip_user_files/sim_scripts/multifpga_GT_master/activehdl/multifpga_GT_master.sh'
INFO: [SIM-utils-43] Exported 'E:/data/FPGA/Fusion/multifpga_GT_master_ex/multifpga_GT_master_ex.ip_user_files/sim_scripts/multifpga_GT_master/activehdl/v7ht.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
INFO: [exportsim-Tcl-29] Script generated: 'E:/data/FPGA/Fusion/multifpga_GT_master_ex/multifpga_GT_master_ex.ip_user_files/sim_scripts/multifpga_GT_master/xcelium/multifpga_GT_master.sh'
INFO: [SIM-utils-43] Exported 'E:/data/FPGA/Fusion/multifpga_GT_master_ex/multifpga_GT_master_ex.ip_user_files/sim_scripts/multifpga_GT_master/xcelium/v7ht.tcl'
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep  5 14:28:18 2018...
