Clock Regions-Block Scope:
+--------------------------------------------------------------------------+
| (X0,Y*): (Xmin,Xmax,Ymin,Ymax)     | (X1,Y*): (Xmin,Xmax,Ymin,Ymax)     
+--------------------------------------------------------------------------+
| (X0,Y2): (0,79,61,91)              | (X1,Y2): (80,165,61,91)            
| (X0,Y1): (0,79,31,60)              | (X1,Y1): (80,165,31,60)            
| (X0,Y0): (0,79,0,30)               | (X1,Y0): (80,165,0,30)             
+--------------------------------------------------------------------------+

Clock Regions-Clock Primitives:
+--------------------------------------------------------------------------------------------------------------------------------------+
| Clock Region Name     | CLK PAD     | PLL PAD     | RCKB     | IOCKGATE     | IOCKDIV     | CLMA     | CLMS     | DRM     | APM     
+--------------------------------------------------------------------------------------------------------------------------------------+
| (X0,Y0)               | 2           | 2           | 4        | 4            | 4           | 1120     | 714      | 24      | 10      
| (X0,Y1)               | 8           | 8           | 4        | 2            | 2           | 1040     | 680      | 21      | 10      
| (X0,Y2)               | 0           | 0           | 4        | 4            | 4           | 817      | 561      | 19      | 7       
| (X1,Y0)               | 6           | 6           | 4        | 4            | 4           | 1189     | 783      | 24      | 20      
| (X1,Y1)               | 8           | 8           | 4        | 2            | 2           | 1230     | 810      | 24      | 20      
| (X1,Y2)               | 8           | 8           | 4        | 4            | 4           | 1054     | 702      | 22      | 17      
+--------------------------------------------------------------------------------------------------------------------------------------+

Global Clock Buffer Constraint Details:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                 | Source Pin     | Source-Buffer Net     | Buffer Input Pin     | Buffer  Name             | Buffer Output Pin     | Buffer-Load Net     | Clock Region Of Buffer Site     | Buffer Site     | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| pll_inst/u_pll_e3/goppll     | CLKOUT1        | cfg_clk               | CLK                  | clkbufg_1/gopclkbufg     | CLKOUT                | ntclkbufg_1         |  ---                            |  ---            |  ---                     |  ---                         | 117             | 0                   
| sys_clk_ibuf/opit_1          | INCK           | _N3                   | CLK                  | clkbufg_0/gopclkbufg     | CLKOUT                | ntclkbufg_0         |  ---                            |  ---            |  ---                     |  ---                         | 404             | 0                   
| pll_inst/u_pll_e3/goppll     | CLKOUT0        | nt_pix_clk            | CLK                  | clkbufg_2/gopclkbufg     | CLKOUT                | ntclkbufg_2         |  ---                            |  ---            |  ---                     |  ---                         | 53              | 0                   
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Global Clock Source Constraint Details:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                  | Source Pin     | Source-Load Net     | Clock Region Of Source Site     | Source Site     | Clock Buffer Loads     | Non-Clock Buffer Loads     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| pll_inst/u_pll_e3/goppll     | CLKOUT1        | cfg_clk             |  ---                            |  ---            | 1                      | 0                          
| sys_clk_ibuf/opit_1          | INCK           | _N3                 |  ---                            |  ---            | 1                      | 0                          
| pll_inst/u_pll_e3/goppll     | CLKOUT0        | nt_pix_clk          |  ---                            |  ---            | 1                      | 1                          
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for Global Clock Buffer:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                 | Source  Pin     | Source-Buffer Net     | Buffer Input Pin     | Buffer  Name             | Buffer Output Pin     | Buffer-Load Net     | Buffer Site     | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| pll_inst/u_pll_e3/goppll     | CLKOUT1         | cfg_clk               | CLK                  | clkbufg_1/gopclkbufg     | CLKOUT                | ntclkbufg_1         | USCM_84_108     |  ---                     |  ---                         | 117             | 0                   
| sys_clk_ibuf/opit_1          | INCK            | _N3                   | CLK                  | clkbufg_0/gopclkbufg     | CLKOUT                | ntclkbufg_0         | USCM_84_110     |  ---                     |  ---                         | 404             | 0                   
| pll_inst/u_pll_e3/goppll     | CLKOUT0         | nt_pix_clk            | CLK                  | clkbufg_2/gopclkbufg     | CLKOUT                | ntclkbufg_2         | USCM_84_109     |  ---                     |  ---                         | 53              | 0                   
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for Global Clock Source:
+-----------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                  | Source  Pin     | Source-Load Net     | Source Site     | Clock Buffer Loads     | Non-Clock Buffer Loads     
+-----------------------------------------------------------------------------------------------------------------------------------------------+
| pll_inst/u_pll_e3/goppll     | CLKOUT1         | cfg_clk             | PLL_158_303     | 1                      | 0      