Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed May 28 13:09:50 2025
| Host         : HazelTheCat running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          6           
TIMING-18  Warning   Missing input or output delay  49          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (12)
6. checking no_output_delay (37)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (37)
--------------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.619       -9.036                      6                 1008        0.117        0.000                      0                 1008        4.500        0.000                       0                   725  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.619       -9.036                      6                  940        0.117        0.000                      0                  940        4.500        0.000                       0                   725  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.711        0.000                      0                   68        1.078        0.000                      0                   68  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            6  Failing Endpoints,  Worst Slack       -1.619ns,  Total Violation       -9.036ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.619ns  (required time - arrival time)
  Source:                 light_left/pwm_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light_left/blue_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.590ns  (logic 5.882ns (50.749%)  route 5.708ns (49.251%))
  Logic Levels:           16  (CARRY4=8 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         1.646     5.249    light_left/clk_IBUF_BUFG
    SLICE_X14Y96         FDRE                                         r  light_left/pwm_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y96         FDRE (Prop_fdre_C_Q)         0.518     5.767 r  light_left/pwm_counter_reg[5]/Q
                         net (fo=17, routed)          0.468     6.234    light_left/pwm_counter_reg[5]
    SLICE_X15Y96         LUT3 (Prop_lut3_I0_O)        0.124     6.358 r  light_left/red_reg2_carry__1_i_4/O
                         net (fo=1, routed)           0.609     6.967    light_left/red_reg2_carry__1_i_4_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.517 r  light_left/red_reg2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.517    light_left/red_reg2_carry__1_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.736 r  light_left/red_reg2_carry__2/O[0]
                         net (fo=3, routed)           0.571     8.307    light_left/red_reg2_carry__2_n_7
    SLICE_X11Y97         LUT3 (Prop_lut3_I1_O)        0.289     8.596 r  light_left/red_reg2__65_carry__0_i_3/O
                         net (fo=2, routed)           0.469     9.065    light_left/red_reg2__65_carry__0_i_3_n_0
    SLICE_X11Y97         LUT4 (Prop_lut4_I3_O)        0.326     9.391 r  light_left/red_reg2__65_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.391    light_left/red_reg2__65_carry__0_i_7_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.941 r  light_left/red_reg2__65_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.941    light_left/red_reg2__65_carry__0_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.254 r  light_left/red_reg2__65_carry__1/O[3]
                         net (fo=4, routed)           0.601    10.855    light_left/red_reg2__65_carry__1_n_4
    SLICE_X13Y97         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.853    11.708 r  light_left/red_reg2__107_carry/O[2]
                         net (fo=1, routed)           0.549    12.256    light_left/red_reg2__107_carry_n_5
    SLICE_X13Y99         LUT2 (Prop_lut2_I1_O)        0.302    12.558 r  light_left/red_reg2__125_carry_i_1/O
                         net (fo=1, routed)           0.000    12.558    light_left/red_reg2__125_carry_i_1_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.959 r  light_left/red_reg2__125_carry/CO[3]
                         net (fo=1, routed)           0.001    12.960    light_left/red_reg2__125_carry_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.182 r  light_left/red_reg2__125_carry__0/O[0]
                         net (fo=4, routed)           0.479    13.661    light_left/red_reg2__125_carry__0_n_7
    SLICE_X15Y102        LUT5 (Prop_lut5_I3_O)        0.299    13.960 r  light_left/i__carry_i_9__1_replica/O
                         net (fo=8, routed)           0.370    14.330    light_left/i__carry_i_9__1_n_0_repN
    SLICE_X14Y100        LUT6 (Prop_lut6_I1_O)        0.124    14.454 r  light_left/i__carry_i_12__1/O
                         net (fo=6, routed)           0.597    15.051    light_left/i__carry_i_12__1_n_0
    SLICE_X15Y100        LUT4 (Prop_lut4_I0_O)        0.124    15.175 r  light_left/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    15.175    light_left/i__carry_i_7__1_n_0
    SLICE_X15Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.725 r  light_left/blue_reg1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.996    16.721    light_left/blue_reg1
    SLICE_X15Y99         LUT2 (Prop_lut2_I0_O)        0.118    16.839 r  light_left/blue_reg_i_1/O
                         net (fo=2, routed)           0.000    16.839    light_left/blue_reg0
    SLICE_X15Y99         FDRE                                         r  light_left/blue_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         1.525    14.948    light_left/clk_IBUF_BUFG
    SLICE_X15Y99         FDRE                                         r  light_left/blue_reg_reg/C
                         clock pessimism              0.277    15.225    
                         clock uncertainty           -0.035    15.189    
    SLICE_X15Y99         FDRE (Setup_fdre_C_D)        0.031    15.220    light_left/blue_reg_reg
  -------------------------------------------------------------------
                         required time                         15.220    
                         arrival time                         -16.839    
  -------------------------------------------------------------------
                         slack                                 -1.619    

Slack (VIOLATED) :        -1.618ns  (required time - arrival time)
  Source:                 light_left/pwm_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light_left/blue_reg_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.590ns  (logic 5.882ns (50.749%)  route 5.708ns (49.251%))
  Logic Levels:           16  (CARRY4=8 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         1.646     5.249    light_left/clk_IBUF_BUFG
    SLICE_X14Y96         FDRE                                         r  light_left/pwm_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y96         FDRE (Prop_fdre_C_Q)         0.518     5.767 r  light_left/pwm_counter_reg[5]/Q
                         net (fo=17, routed)          0.468     6.234    light_left/pwm_counter_reg[5]
    SLICE_X15Y96         LUT3 (Prop_lut3_I0_O)        0.124     6.358 r  light_left/red_reg2_carry__1_i_4/O
                         net (fo=1, routed)           0.609     6.967    light_left/red_reg2_carry__1_i_4_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.517 r  light_left/red_reg2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.517    light_left/red_reg2_carry__1_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.736 r  light_left/red_reg2_carry__2/O[0]
                         net (fo=3, routed)           0.571     8.307    light_left/red_reg2_carry__2_n_7
    SLICE_X11Y97         LUT3 (Prop_lut3_I1_O)        0.289     8.596 r  light_left/red_reg2__65_carry__0_i_3/O
                         net (fo=2, routed)           0.469     9.065    light_left/red_reg2__65_carry__0_i_3_n_0
    SLICE_X11Y97         LUT4 (Prop_lut4_I3_O)        0.326     9.391 r  light_left/red_reg2__65_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.391    light_left/red_reg2__65_carry__0_i_7_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.941 r  light_left/red_reg2__65_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.941    light_left/red_reg2__65_carry__0_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.254 r  light_left/red_reg2__65_carry__1/O[3]
                         net (fo=4, routed)           0.601    10.855    light_left/red_reg2__65_carry__1_n_4
    SLICE_X13Y97         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.853    11.708 r  light_left/red_reg2__107_carry/O[2]
                         net (fo=1, routed)           0.549    12.256    light_left/red_reg2__107_carry_n_5
    SLICE_X13Y99         LUT2 (Prop_lut2_I1_O)        0.302    12.558 r  light_left/red_reg2__125_carry_i_1/O
                         net (fo=1, routed)           0.000    12.558    light_left/red_reg2__125_carry_i_1_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.959 r  light_left/red_reg2__125_carry/CO[3]
                         net (fo=1, routed)           0.001    12.960    light_left/red_reg2__125_carry_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.182 r  light_left/red_reg2__125_carry__0/O[0]
                         net (fo=4, routed)           0.479    13.661    light_left/red_reg2__125_carry__0_n_7
    SLICE_X15Y102        LUT5 (Prop_lut5_I3_O)        0.299    13.960 r  light_left/i__carry_i_9__1_replica/O
                         net (fo=8, routed)           0.370    14.330    light_left/i__carry_i_9__1_n_0_repN
    SLICE_X14Y100        LUT6 (Prop_lut6_I1_O)        0.124    14.454 r  light_left/i__carry_i_12__1/O
                         net (fo=6, routed)           0.597    15.051    light_left/i__carry_i_12__1_n_0
    SLICE_X15Y100        LUT4 (Prop_lut4_I0_O)        0.124    15.175 r  light_left/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    15.175    light_left/i__carry_i_7__1_n_0
    SLICE_X15Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.725 r  light_left/blue_reg1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.996    16.721    light_left/blue_reg1
    SLICE_X15Y99         LUT2 (Prop_lut2_I0_O)        0.118    16.839 r  light_left/blue_reg_i_1/O
                         net (fo=2, routed)           0.000    16.839    light_left/blue_reg0
    SLICE_X15Y99         FDRE                                         r  light_left/blue_reg_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         1.525    14.948    light_left/clk_IBUF_BUFG
    SLICE_X15Y99         FDRE                                         r  light_left/blue_reg_reg_lopt_replica/C
                         clock pessimism              0.277    15.225    
                         clock uncertainty           -0.035    15.189    
    SLICE_X15Y99         FDRE (Setup_fdre_C_D)        0.032    15.221    light_left/blue_reg_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.221    
                         arrival time                         -16.839    
  -------------------------------------------------------------------
                         slack                                 -1.618    

Slack (VIOLATED) :        -1.612ns  (required time - arrival time)
  Source:                 light_left/pwm_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light_left/red_reg_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.392ns  (logic 5.871ns (51.535%)  route 5.521ns (48.465%))
  Logic Levels:           16  (CARRY4=8 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         1.646     5.249    light_left/clk_IBUF_BUFG
    SLICE_X14Y96         FDRE                                         r  light_left/pwm_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y96         FDRE (Prop_fdre_C_Q)         0.518     5.767 r  light_left/pwm_counter_reg[5]/Q
                         net (fo=17, routed)          0.468     6.234    light_left/pwm_counter_reg[5]
    SLICE_X15Y96         LUT3 (Prop_lut3_I0_O)        0.124     6.358 r  light_left/red_reg2_carry__1_i_4/O
                         net (fo=1, routed)           0.609     6.967    light_left/red_reg2_carry__1_i_4_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.517 r  light_left/red_reg2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.517    light_left/red_reg2_carry__1_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.736 r  light_left/red_reg2_carry__2/O[0]
                         net (fo=3, routed)           0.571     8.307    light_left/red_reg2_carry__2_n_7
    SLICE_X11Y97         LUT3 (Prop_lut3_I1_O)        0.289     8.596 r  light_left/red_reg2__65_carry__0_i_3/O
                         net (fo=2, routed)           0.469     9.065    light_left/red_reg2__65_carry__0_i_3_n_0
    SLICE_X11Y97         LUT4 (Prop_lut4_I3_O)        0.326     9.391 r  light_left/red_reg2__65_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.391    light_left/red_reg2__65_carry__0_i_7_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.941 r  light_left/red_reg2__65_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.941    light_left/red_reg2__65_carry__0_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.254 r  light_left/red_reg2__65_carry__1/O[3]
                         net (fo=4, routed)           0.601    10.855    light_left/red_reg2__65_carry__1_n_4
    SLICE_X13Y97         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.853    11.708 r  light_left/red_reg2__107_carry/O[2]
                         net (fo=1, routed)           0.549    12.256    light_left/red_reg2__107_carry_n_5
    SLICE_X13Y99         LUT2 (Prop_lut2_I1_O)        0.302    12.558 r  light_left/red_reg2__125_carry_i_1/O
                         net (fo=1, routed)           0.000    12.558    light_left/red_reg2__125_carry_i_1_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.959 r  light_left/red_reg2__125_carry/CO[3]
                         net (fo=1, routed)           0.001    12.960    light_left/red_reg2__125_carry_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.182 r  light_left/red_reg2__125_carry__0/O[0]
                         net (fo=4, routed)           0.479    13.661    light_left/red_reg2__125_carry__0_n_7
    SLICE_X15Y102        LUT5 (Prop_lut5_I3_O)        0.299    13.960 r  light_left/i__carry_i_9__1_replica/O
                         net (fo=8, routed)           0.370    14.330    light_left/i__carry_i_9__1_n_0_repN
    SLICE_X14Y100        LUT6 (Prop_lut6_I1_O)        0.124    14.454 r  light_left/i__carry_i_12__1/O
                         net (fo=6, routed)           0.614    15.068    light_left/i__carry_i_12__1_n_0
    SLICE_X14Y101        LUT4 (Prop_lut4_I0_O)        0.124    15.192 r  light_left/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000    15.192    light_left/i__carry_i_7__3_n_0
    SLICE_X14Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.725 r  light_left/red_reg1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.602    16.327    light_left/red_reg1
    SLICE_X12Y101        LUT2 (Prop_lut2_I0_O)        0.124    16.451 r  light_left/red_reg_i_1/O
                         net (fo=2, routed)           0.190    16.641    light_left/red_reg0
    SLICE_X13Y101        FDRE                                         r  light_left/red_reg_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         1.509    14.931    light_left/clk_IBUF_BUFG
    SLICE_X13Y101        FDRE                                         r  light_left/red_reg_reg_lopt_replica/C
                         clock pessimism              0.180    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X13Y101        FDRE (Setup_fdre_C_D)       -0.047    15.029    light_left/red_reg_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -16.641    
  -------------------------------------------------------------------
                         slack                                 -1.612    

Slack (VIOLATED) :        -1.451ns  (required time - arrival time)
  Source:                 light_left/pwm_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light_left/green_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.342ns  (logic 5.881ns (51.852%)  route 5.461ns (48.148%))
  Logic Levels:           16  (CARRY4=8 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         1.646     5.249    light_left/clk_IBUF_BUFG
    SLICE_X14Y96         FDRE                                         r  light_left/pwm_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y96         FDRE (Prop_fdre_C_Q)         0.518     5.767 r  light_left/pwm_counter_reg[5]/Q
                         net (fo=17, routed)          0.468     6.234    light_left/pwm_counter_reg[5]
    SLICE_X15Y96         LUT3 (Prop_lut3_I0_O)        0.124     6.358 r  light_left/red_reg2_carry__1_i_4/O
                         net (fo=1, routed)           0.609     6.967    light_left/red_reg2_carry__1_i_4_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.517 r  light_left/red_reg2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.517    light_left/red_reg2_carry__1_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.736 r  light_left/red_reg2_carry__2/O[0]
                         net (fo=3, routed)           0.571     8.307    light_left/red_reg2_carry__2_n_7
    SLICE_X11Y97         LUT3 (Prop_lut3_I1_O)        0.289     8.596 r  light_left/red_reg2__65_carry__0_i_3/O
                         net (fo=2, routed)           0.469     9.065    light_left/red_reg2__65_carry__0_i_3_n_0
    SLICE_X11Y97         LUT4 (Prop_lut4_I3_O)        0.326     9.391 r  light_left/red_reg2__65_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.391    light_left/red_reg2__65_carry__0_i_7_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.941 r  light_left/red_reg2__65_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.941    light_left/red_reg2__65_carry__0_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.254 r  light_left/red_reg2__65_carry__1/O[3]
                         net (fo=4, routed)           0.601    10.855    light_left/red_reg2__65_carry__1_n_4
    SLICE_X13Y97         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.853    11.708 r  light_left/red_reg2__107_carry/O[2]
                         net (fo=1, routed)           0.549    12.256    light_left/red_reg2__107_carry_n_5
    SLICE_X13Y99         LUT2 (Prop_lut2_I1_O)        0.302    12.558 r  light_left/red_reg2__125_carry_i_1/O
                         net (fo=1, routed)           0.000    12.558    light_left/red_reg2__125_carry_i_1_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.959 r  light_left/red_reg2__125_carry/CO[3]
                         net (fo=1, routed)           0.001    12.960    light_left/red_reg2__125_carry_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.182 r  light_left/red_reg2__125_carry__0/O[0]
                         net (fo=4, routed)           0.479    13.661    light_left/red_reg2__125_carry__0_n_7
    SLICE_X15Y102        LUT5 (Prop_lut5_I3_O)        0.299    13.960 r  light_left/i__carry_i_9__1_replica/O
                         net (fo=8, routed)           0.370    14.330    light_left/i__carry_i_9__1_n_0_repN
    SLICE_X14Y100        LUT6 (Prop_lut6_I1_O)        0.124    14.454 r  light_left/i__carry_i_12__1/O
                         net (fo=6, routed)           0.615    15.069    light_left/i__carry_i_12__1_n_0
    SLICE_X13Y101        LUT4 (Prop_lut4_I0_O)        0.124    15.193 r  light_left/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000    15.193    light_left/i__carry_i_7__2_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.743 r  light_left/green_reg1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.731    16.474    light_left/green_reg1
    SLICE_X12Y101        LUT2 (Prop_lut2_I0_O)        0.117    16.591 r  light_left/green_reg_i_1/O
                         net (fo=2, routed)           0.000    16.591    light_left/green_reg0
    SLICE_X12Y101        FDRE                                         r  light_left/green_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         1.509    14.931    light_left/clk_IBUF_BUFG
    SLICE_X12Y101        FDRE                                         r  light_left/green_reg_reg/C
                         clock pessimism              0.180    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X12Y101        FDRE (Setup_fdre_C_D)        0.064    15.140    light_left/green_reg_reg
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                         -16.591    
  -------------------------------------------------------------------
                         slack                                 -1.451    

Slack (VIOLATED) :        -1.438ns  (required time - arrival time)
  Source:                 light_left/pwm_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light_left/green_reg_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.342ns  (logic 5.881ns (51.852%)  route 5.461ns (48.148%))
  Logic Levels:           16  (CARRY4=8 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         1.646     5.249    light_left/clk_IBUF_BUFG
    SLICE_X14Y96         FDRE                                         r  light_left/pwm_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y96         FDRE (Prop_fdre_C_Q)         0.518     5.767 r  light_left/pwm_counter_reg[5]/Q
                         net (fo=17, routed)          0.468     6.234    light_left/pwm_counter_reg[5]
    SLICE_X15Y96         LUT3 (Prop_lut3_I0_O)        0.124     6.358 r  light_left/red_reg2_carry__1_i_4/O
                         net (fo=1, routed)           0.609     6.967    light_left/red_reg2_carry__1_i_4_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.517 r  light_left/red_reg2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.517    light_left/red_reg2_carry__1_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.736 r  light_left/red_reg2_carry__2/O[0]
                         net (fo=3, routed)           0.571     8.307    light_left/red_reg2_carry__2_n_7
    SLICE_X11Y97         LUT3 (Prop_lut3_I1_O)        0.289     8.596 r  light_left/red_reg2__65_carry__0_i_3/O
                         net (fo=2, routed)           0.469     9.065    light_left/red_reg2__65_carry__0_i_3_n_0
    SLICE_X11Y97         LUT4 (Prop_lut4_I3_O)        0.326     9.391 r  light_left/red_reg2__65_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.391    light_left/red_reg2__65_carry__0_i_7_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.941 r  light_left/red_reg2__65_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.941    light_left/red_reg2__65_carry__0_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.254 r  light_left/red_reg2__65_carry__1/O[3]
                         net (fo=4, routed)           0.601    10.855    light_left/red_reg2__65_carry__1_n_4
    SLICE_X13Y97         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.853    11.708 r  light_left/red_reg2__107_carry/O[2]
                         net (fo=1, routed)           0.549    12.256    light_left/red_reg2__107_carry_n_5
    SLICE_X13Y99         LUT2 (Prop_lut2_I1_O)        0.302    12.558 r  light_left/red_reg2__125_carry_i_1/O
                         net (fo=1, routed)           0.000    12.558    light_left/red_reg2__125_carry_i_1_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.959 r  light_left/red_reg2__125_carry/CO[3]
                         net (fo=1, routed)           0.001    12.960    light_left/red_reg2__125_carry_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.182 r  light_left/red_reg2__125_carry__0/O[0]
                         net (fo=4, routed)           0.479    13.661    light_left/red_reg2__125_carry__0_n_7
    SLICE_X15Y102        LUT5 (Prop_lut5_I3_O)        0.299    13.960 r  light_left/i__carry_i_9__1_replica/O
                         net (fo=8, routed)           0.370    14.330    light_left/i__carry_i_9__1_n_0_repN
    SLICE_X14Y100        LUT6 (Prop_lut6_I1_O)        0.124    14.454 r  light_left/i__carry_i_12__1/O
                         net (fo=6, routed)           0.615    15.069    light_left/i__carry_i_12__1_n_0
    SLICE_X13Y101        LUT4 (Prop_lut4_I0_O)        0.124    15.193 r  light_left/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000    15.193    light_left/i__carry_i_7__2_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.743 r  light_left/green_reg1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.731    16.474    light_left/green_reg1
    SLICE_X12Y101        LUT2 (Prop_lut2_I0_O)        0.117    16.591 r  light_left/green_reg_i_1/O
                         net (fo=2, routed)           0.000    16.591    light_left/green_reg0
    SLICE_X12Y101        FDRE                                         r  light_left/green_reg_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         1.509    14.931    light_left/clk_IBUF_BUFG
    SLICE_X12Y101        FDRE                                         r  light_left/green_reg_reg_lopt_replica/C
                         clock pessimism              0.180    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X12Y101        FDRE (Setup_fdre_C_D)        0.077    15.153    light_left/green_reg_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                         -16.591    
  -------------------------------------------------------------------
                         slack                                 -1.438    

Slack (VIOLATED) :        -1.298ns  (required time - arrival time)
  Source:                 light_left/pwm_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light_left/red_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.202ns  (logic 5.871ns (52.410%)  route 5.331ns (47.590%))
  Logic Levels:           16  (CARRY4=8 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         1.646     5.249    light_left/clk_IBUF_BUFG
    SLICE_X14Y96         FDRE                                         r  light_left/pwm_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y96         FDRE (Prop_fdre_C_Q)         0.518     5.767 r  light_left/pwm_counter_reg[5]/Q
                         net (fo=17, routed)          0.468     6.234    light_left/pwm_counter_reg[5]
    SLICE_X15Y96         LUT3 (Prop_lut3_I0_O)        0.124     6.358 r  light_left/red_reg2_carry__1_i_4/O
                         net (fo=1, routed)           0.609     6.967    light_left/red_reg2_carry__1_i_4_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.517 r  light_left/red_reg2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.517    light_left/red_reg2_carry__1_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.736 r  light_left/red_reg2_carry__2/O[0]
                         net (fo=3, routed)           0.571     8.307    light_left/red_reg2_carry__2_n_7
    SLICE_X11Y97         LUT3 (Prop_lut3_I1_O)        0.289     8.596 r  light_left/red_reg2__65_carry__0_i_3/O
                         net (fo=2, routed)           0.469     9.065    light_left/red_reg2__65_carry__0_i_3_n_0
    SLICE_X11Y97         LUT4 (Prop_lut4_I3_O)        0.326     9.391 r  light_left/red_reg2__65_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.391    light_left/red_reg2__65_carry__0_i_7_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.941 r  light_left/red_reg2__65_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.941    light_left/red_reg2__65_carry__0_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.254 r  light_left/red_reg2__65_carry__1/O[3]
                         net (fo=4, routed)           0.601    10.855    light_left/red_reg2__65_carry__1_n_4
    SLICE_X13Y97         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.853    11.708 r  light_left/red_reg2__107_carry/O[2]
                         net (fo=1, routed)           0.549    12.256    light_left/red_reg2__107_carry_n_5
    SLICE_X13Y99         LUT2 (Prop_lut2_I1_O)        0.302    12.558 r  light_left/red_reg2__125_carry_i_1/O
                         net (fo=1, routed)           0.000    12.558    light_left/red_reg2__125_carry_i_1_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.959 r  light_left/red_reg2__125_carry/CO[3]
                         net (fo=1, routed)           0.001    12.960    light_left/red_reg2__125_carry_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.182 r  light_left/red_reg2__125_carry__0/O[0]
                         net (fo=4, routed)           0.479    13.661    light_left/red_reg2__125_carry__0_n_7
    SLICE_X15Y102        LUT5 (Prop_lut5_I3_O)        0.299    13.960 r  light_left/i__carry_i_9__1_replica/O
                         net (fo=8, routed)           0.370    14.330    light_left/i__carry_i_9__1_n_0_repN
    SLICE_X14Y100        LUT6 (Prop_lut6_I1_O)        0.124    14.454 r  light_left/i__carry_i_12__1/O
                         net (fo=6, routed)           0.614    15.068    light_left/i__carry_i_12__1_n_0
    SLICE_X14Y101        LUT4 (Prop_lut4_I0_O)        0.124    15.192 r  light_left/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000    15.192    light_left/i__carry_i_7__3_n_0
    SLICE_X14Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.725 r  light_left/red_reg1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.602    16.327    light_left/red_reg1
    SLICE_X12Y101        LUT2 (Prop_lut2_I0_O)        0.124    16.451 r  light_left/red_reg_i_1/O
                         net (fo=2, routed)           0.000    16.451    light_left/red_reg0
    SLICE_X12Y101        FDRE                                         r  light_left/red_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         1.509    14.931    light_left/clk_IBUF_BUFG
    SLICE_X12Y101        FDRE                                         r  light_left/red_reg_reg/C
                         clock pessimism              0.180    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X12Y101        FDRE (Setup_fdre_C_D)        0.077    15.153    light_left/red_reg_reg
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                         -16.451    
  -------------------------------------------------------------------
                         slack                                 -1.298    

Slack (MET) :             3.571ns  (required time - arrival time)
  Source:                 rom_r/idx_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom_r/send_buf_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.446ns  (logic 1.368ns (21.221%)  route 5.078ns (78.779%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         1.645     5.248    rom_r/clk_IBUF_BUFG
    SLICE_X10Y90         FDCE                                         r  rom_r/idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y90         FDCE (Prop_fdce_C_Q)         0.518     5.766 f  rom_r/idx_reg[2]/Q
                         net (fo=61, routed)          1.553     7.319    rom_r/idx_reg[2]
    SLICE_X12Y92         LUT3 (Prop_lut3_I2_O)        0.150     7.469 f  rom_r/send_buf[1][2]_i_19/O
                         net (fo=2, routed)           0.927     8.396    rom_r/send_buf[1][2]_i_19_n_0
    SLICE_X13Y89         LUT6 (Prop_lut6_I1_O)        0.328     8.724 f  rom_r/send_buf[1][2]_i_13/O
                         net (fo=1, routed)           0.433     9.157    rom_r/send_buf[1][2]_i_13_n_0
    SLICE_X13Y89         LUT6 (Prop_lut6_I0_O)        0.124     9.281 f  rom_r/send_buf[1][2]_i_6/O
                         net (fo=1, routed)           0.796    10.077    rom_r/send_buf[1][2]_i_6_n_0
    SLICE_X13Y90         LUT6 (Prop_lut6_I5_O)        0.124    10.201 f  rom_r/send_buf[1][2]_i_1/O
                         net (fo=3, routed)           1.369    11.570    rom_r/send_buf[1][2]_i_1_n_0
    SLICE_X10Y91         LUT3 (Prop_lut3_I0_O)        0.124    11.694 r  rom_r/send_buf[1][3]_i_1/O
                         net (fo=1, routed)           0.000    11.694    rom_r/p_0_in[3]
    SLICE_X10Y91         FDRE                                         r  rom_r/send_buf_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         1.526    14.949    rom_r/clk_IBUF_BUFG
    SLICE_X10Y91         FDRE                                         r  rom_r/send_buf_reg[1][3]/C
                         clock pessimism              0.275    15.224    
                         clock uncertainty           -0.035    15.188    
    SLICE_X10Y91         FDRE (Setup_fdre_C_D)        0.077    15.265    rom_r/send_buf_reg[1][3]
  -------------------------------------------------------------------
                         required time                         15.265    
                         arrival time                         -11.694    
  -------------------------------------------------------------------
                         slack                                  3.571    

Slack (MET) :             3.586ns  (required time - arrival time)
  Source:                 rom_r/idx_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom_r/send_buf_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.472ns  (logic 1.394ns (21.538%)  route 5.078ns (78.462%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         1.645     5.248    rom_r/clk_IBUF_BUFG
    SLICE_X10Y90         FDCE                                         r  rom_r/idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y90         FDCE (Prop_fdce_C_Q)         0.518     5.766 r  rom_r/idx_reg[2]/Q
                         net (fo=61, routed)          1.553     7.319    rom_r/idx_reg[2]
    SLICE_X12Y92         LUT3 (Prop_lut3_I2_O)        0.150     7.469 r  rom_r/send_buf[1][2]_i_19/O
                         net (fo=2, routed)           0.927     8.396    rom_r/send_buf[1][2]_i_19_n_0
    SLICE_X13Y89         LUT6 (Prop_lut6_I1_O)        0.328     8.724 r  rom_r/send_buf[1][2]_i_13/O
                         net (fo=1, routed)           0.433     9.157    rom_r/send_buf[1][2]_i_13_n_0
    SLICE_X13Y89         LUT6 (Prop_lut6_I0_O)        0.124     9.281 r  rom_r/send_buf[1][2]_i_6/O
                         net (fo=1, routed)           0.796    10.077    rom_r/send_buf[1][2]_i_6_n_0
    SLICE_X13Y90         LUT6 (Prop_lut6_I5_O)        0.124    10.201 r  rom_r/send_buf[1][2]_i_1/O
                         net (fo=3, routed)           1.369    11.570    rom_r/send_buf[1][2]_i_1_n_0
    SLICE_X10Y91         LUT3 (Prop_lut3_I2_O)        0.150    11.720 r  rom_r/send_buf[1][5]_i_2/O
                         net (fo=1, routed)           0.000    11.720    rom_r/p_0_in[5]
    SLICE_X10Y91         FDRE                                         r  rom_r/send_buf_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         1.526    14.949    rom_r/clk_IBUF_BUFG
    SLICE_X10Y91         FDRE                                         r  rom_r/send_buf_reg[1][5]/C
                         clock pessimism              0.275    15.224    
                         clock uncertainty           -0.035    15.188    
    SLICE_X10Y91         FDRE (Setup_fdre_C_D)        0.118    15.306    rom_r/send_buf_reg[1][5]
  -------------------------------------------------------------------
                         required time                         15.306    
                         arrival time                         -11.720    
  -------------------------------------------------------------------
                         slack                                  3.586    

Slack (MET) :             3.874ns  (required time - arrival time)
  Source:                 music_dual_system_inst/note2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_dual_system_inst/pwm_counter2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.085ns  (logic 1.764ns (28.991%)  route 4.321ns (71.009%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         1.707     5.309    music_dual_system_inst/clk_IBUF_BUFG
    SLICE_X6Y107         FDCE                                         r  music_dual_system_inst/note2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518     5.827 r  music_dual_system_inst/note2_reg[1]/Q
                         net (fo=36, routed)          1.827     7.654    music_dual_system_inst/note2_reg[3]_0[1]
    SLICE_X5Y102         LUT6 (Prop_lut6_I5_O)        0.124     7.778 r  music_dual_system_inst/i__carry_i_16__0/O
                         net (fo=2, routed)           0.814     8.592    music_dual_system_inst/i__carry_i_16__0_n_0
    SLICE_X3Y102         LUT4 (Prop_lut4_I3_O)        0.124     8.716 r  music_dual_system_inst/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     8.716    music_dual_system_inst/i__carry_i_8__0_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.248 r  music_dual_system_inst/pwm_counter21_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.248    music_dual_system_inst/pwm_counter21_inferred__0/i__carry_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.362 r  music_dual_system_inst/pwm_counter21_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.362    music_dual_system_inst/pwm_counter21_inferred__0/i__carry__0_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.476 r  music_dual_system_inst/pwm_counter21_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.476    music_dual_system_inst/pwm_counter21_inferred__0/i__carry__1_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.590 f  music_dual_system_inst/pwm_counter21_inferred__0/i__carry__2/CO[3]
                         net (fo=33, routed)          1.680    11.270    music_dual_system_inst/pwm_counter21_inferred__0/i__carry__2_n_0
    SLICE_X3Y101         LUT3 (Prop_lut3_I0_O)        0.124    11.394 r  music_dual_system_inst/pwm_counter2[7]_i_1/O
                         net (fo=1, routed)           0.000    11.394    music_dual_system_inst/pwm_counter2[7]_i_1_n_0
    SLICE_X3Y101         FDCE                                         r  music_dual_system_inst/pwm_counter2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         1.590    15.012    music_dual_system_inst/clk_IBUF_BUFG
    SLICE_X3Y101         FDCE                                         r  music_dual_system_inst/pwm_counter2_reg[7]/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.236    
    SLICE_X3Y101         FDCE (Setup_fdce_C_D)        0.032    15.268    music_dual_system_inst/pwm_counter2_reg[7]
  -------------------------------------------------------------------
                         required time                         15.268    
                         arrival time                         -11.394    
  -------------------------------------------------------------------
                         slack                                  3.874    

Slack (MET) :             3.878ns  (required time - arrival time)
  Source:                 music_dual_system_inst/note2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_dual_system_inst/pwm_counter2_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.080ns  (logic 1.764ns (29.015%)  route 4.316ns (70.985%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         1.707     5.309    music_dual_system_inst/clk_IBUF_BUFG
    SLICE_X6Y107         FDCE                                         r  music_dual_system_inst/note2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518     5.827 r  music_dual_system_inst/note2_reg[1]/Q
                         net (fo=36, routed)          1.827     7.654    music_dual_system_inst/note2_reg[3]_0[1]
    SLICE_X5Y102         LUT6 (Prop_lut6_I5_O)        0.124     7.778 r  music_dual_system_inst/i__carry_i_16__0/O
                         net (fo=2, routed)           0.814     8.592    music_dual_system_inst/i__carry_i_16__0_n_0
    SLICE_X3Y102         LUT4 (Prop_lut4_I3_O)        0.124     8.716 r  music_dual_system_inst/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     8.716    music_dual_system_inst/i__carry_i_8__0_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.248 r  music_dual_system_inst/pwm_counter21_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.248    music_dual_system_inst/pwm_counter21_inferred__0/i__carry_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.362 r  music_dual_system_inst/pwm_counter21_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.362    music_dual_system_inst/pwm_counter21_inferred__0/i__carry__0_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.476 r  music_dual_system_inst/pwm_counter21_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.476    music_dual_system_inst/pwm_counter21_inferred__0/i__carry__1_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.590 f  music_dual_system_inst/pwm_counter21_inferred__0/i__carry__2/CO[3]
                         net (fo=33, routed)          1.675    11.265    music_dual_system_inst/pwm_counter21_inferred__0/i__carry__2_n_0
    SLICE_X3Y101         LUT3 (Prop_lut3_I0_O)        0.124    11.389 r  music_dual_system_inst/pwm_counter2[5]_i_1/O
                         net (fo=1, routed)           0.000    11.389    music_dual_system_inst/pwm_counter2[5]_i_1_n_0
    SLICE_X3Y101         FDCE                                         r  music_dual_system_inst/pwm_counter2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         1.590    15.012    music_dual_system_inst/clk_IBUF_BUFG
    SLICE_X3Y101         FDCE                                         r  music_dual_system_inst/pwm_counter2_reg[5]/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.236    
    SLICE_X3Y101         FDCE (Setup_fdce_C_D)        0.031    15.267    music_dual_system_inst/pwm_counter2_reg[5]
  -------------------------------------------------------------------
                         required time                         15.267    
                         arrival time                         -11.389    
  -------------------------------------------------------------------
                         slack                                  3.878    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 light_left/prev_slow_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light_left/FSM_onehot_dir_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.308%)  route 0.287ns (60.692%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         0.576     1.495    light_left/clk_IBUF_BUFG
    SLICE_X9Y99          FDRE                                         r  light_left/prev_slow_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  light_left/prev_slow_clk_reg/Q
                         net (fo=8, routed)           0.287     1.924    light_left/prev_slow_clk
    SLICE_X9Y102         LUT6 (Prop_lut6_I2_O)        0.045     1.969 r  light_left/FSM_onehot_dir[1]_i_1/O
                         net (fo=1, routed)           0.000     1.969    light_left/FSM_onehot_dir[1]_i_1_n_0
    SLICE_X9Y102         FDRE                                         r  light_left/FSM_onehot_dir_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         0.841     2.006    light_left/clk_IBUF_BUFG
    SLICE_X9Y102         FDRE                                         r  light_left/FSM_onehot_dir_reg[1]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X9Y102         FDRE (Hold_fdre_C_D)         0.091     1.851    light_left/FSM_onehot_dir_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 light_left/prev_slow_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light_left/FSM_onehot_dir_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.186ns (39.225%)  route 0.288ns (60.775%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         0.576     1.495    light_left/clk_IBUF_BUFG
    SLICE_X9Y99          FDRE                                         r  light_left/prev_slow_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  light_left/prev_slow_clk_reg/Q
                         net (fo=8, routed)           0.288     1.925    light_left/prev_slow_clk
    SLICE_X9Y102         LUT6 (Prop_lut6_I2_O)        0.045     1.970 r  light_left/FSM_onehot_dir[2]_i_1/O
                         net (fo=1, routed)           0.000     1.970    light_left/FSM_onehot_dir[2]_i_1_n_0
    SLICE_X9Y102         FDRE                                         r  light_left/FSM_onehot_dir_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         0.841     2.006    light_left/clk_IBUF_BUFG
    SLICE_X9Y102         FDRE                                         r  light_left/FSM_onehot_dir_reg[2]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X9Y102         FDRE (Hold_fdre_C_D)         0.092     1.852    light_left/FSM_onehot_dir_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 uart_with_debouncer_inst/uart_receiver/DATA_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_note_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.964%)  route 0.076ns (29.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         0.604     1.523    uart_with_debouncer_inst/uart_receiver/clk_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  uart_with_debouncer_inst/uart_receiver/DATA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  uart_with_debouncer_inst/uart_receiver/DATA_reg[4]/Q
                         net (fo=4, routed)           0.076     1.740    uart_with_debouncer_inst/uart_receiver/uart_data_rx[4]
    SLICE_X2Y96          LUT6 (Prop_lut6_I2_O)        0.045     1.785 r  uart_with_debouncer_inst/uart_receiver/send_note[0]_i_1/O
                         net (fo=1, routed)           0.000     1.785    uart_with_debouncer_inst_n_2
    SLICE_X2Y96          FDCE                                         r  send_note_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         0.877     2.042    clk_IBUF_BUFG
    SLICE_X2Y96          FDCE                                         r  send_note_reg[0]/C
                         clock pessimism             -0.505     1.536    
    SLICE_X2Y96          FDCE (Hold_fdce_C_D)         0.121     1.657    send_note_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 light_left/FSM_onehot_dir_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light_left/pwm_percentage_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.844%)  route 0.333ns (64.156%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         0.570     1.489    light_left/clk_IBUF_BUFG
    SLICE_X9Y102         FDRE                                         r  light_left/FSM_onehot_dir_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  light_left/FSM_onehot_dir_reg[1]/Q
                         net (fo=27, routed)          0.333     1.963    light_left/dir__0[1]
    SLICE_X9Y98          LUT3 (Prop_lut3_I1_O)        0.045     2.008 r  light_left/pwm_percentage_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     2.008    light_left/pwm_percentage_blue[0]_i_1_n_0
    SLICE_X9Y98          FDRE                                         r  light_left/pwm_percentage_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         0.847     2.012    light_left/clk_IBUF_BUFG
    SLICE_X9Y98          FDRE                                         r  light_left/pwm_percentage_blue_reg[0]/C
                         clock pessimism             -0.245     1.766    
    SLICE_X9Y98          FDRE (Hold_fdre_C_D)         0.092     1.858    light_left/pwm_percentage_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 uart_with_debouncer_inst/uart_transmitter/txData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_with_debouncer_inst/uart_transmitter/txBit_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.769%)  route 0.101ns (35.231%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         0.596     1.515    uart_with_debouncer_inst/uart_transmitter/clk_IBUF_BUFG
    SLICE_X5Y108         FDRE                                         r  uart_with_debouncer_inst/uart_transmitter/txData_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y108         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  uart_with_debouncer_inst/uart_transmitter/txData_reg[6]/Q
                         net (fo=1, routed)           0.101     1.758    uart_with_debouncer_inst/uart_transmitter/txData_reg_n_0_[6]
    SLICE_X6Y108         LUT6 (Prop_lut6_I3_O)        0.045     1.803 r  uart_with_debouncer_inst/uart_transmitter/txBit_i_1/O
                         net (fo=1, routed)           0.000     1.803    uart_with_debouncer_inst/uart_transmitter/txBit_i_1_n_0
    SLICE_X6Y108         FDRE                                         r  uart_with_debouncer_inst/uart_transmitter/txBit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         0.866     2.032    uart_with_debouncer_inst/uart_transmitter/clk_IBUF_BUFG
    SLICE_X6Y108         FDRE                                         r  uart_with_debouncer_inst/uart_transmitter/txBit_reg/C
                         clock pessimism             -0.500     1.531    
    SLICE_X6Y108         FDRE (Hold_fdre_C_D)         0.120     1.651    uart_with_debouncer_inst/uart_transmitter/txBit_reg
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 uart_with_debouncer_inst/uart_receiver/DATA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            right_hand_add_one_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.357%)  route 0.109ns (36.643%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         0.604     1.523    uart_with_debouncer_inst/uart_receiver/clk_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  uart_with_debouncer_inst/uart_receiver/DATA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  uart_with_debouncer_inst/uart_receiver/DATA_reg[0]/Q
                         net (fo=4, routed)           0.109     1.774    uart_with_debouncer_inst/uart_receiver/uart_data_rx[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I3_O)        0.048     1.822 r  uart_with_debouncer_inst/uart_receiver/right_hand_add_one_i_1/O
                         net (fo=1, routed)           0.000     1.822    right_hand_add_one2_out
    SLICE_X2Y96          FDCE                                         r  right_hand_add_one_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         0.877     2.042    clk_IBUF_BUFG
    SLICE_X2Y96          FDCE                                         r  right_hand_add_one_reg/C
                         clock pessimism             -0.505     1.536    
    SLICE_X2Y96          FDCE (Hold_fdce_C_D)         0.131     1.667    right_hand_add_one_reg
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 rail_gen/lfsr_inst/lfsr_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rail_gen/rail_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.189ns (62.908%)  route 0.111ns (37.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         0.564     1.483    rail_gen/lfsr_inst/clk_IBUF_BUFG
    SLICE_X11Y116        FDPE                                         r  rail_gen/lfsr_inst/lfsr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y116        FDPE (Prop_fdpe_C_Q)         0.141     1.624 f  rail_gen/lfsr_inst/lfsr_reg_reg[1]/Q
                         net (fo=3, routed)           0.111     1.736    rail_gen/lfsr_inst/D[1]
    SLICE_X10Y116        LUT3 (Prop_lut3_I2_O)        0.048     1.784 r  rail_gen/lfsr_inst/rail[0]_i_1/O
                         net (fo=1, routed)           0.000     1.784    rail_gen/random[0]
    SLICE_X10Y116        FDCE                                         r  rail_gen/rail_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         0.833     1.998    rail_gen/clk_IBUF_BUFG
    SLICE_X10Y116        FDCE                                         r  rail_gen/rail_reg[0]/C
                         clock pessimism             -0.501     1.496    
    SLICE_X10Y116        FDCE (Hold_fdce_C_D)         0.131     1.627    rail_gen/rail_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 uart_with_debouncer_inst/uart_receiver/DATA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            left_hand_add_one_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         0.604     1.523    uart_with_debouncer_inst/uart_receiver/clk_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  uart_with_debouncer_inst/uart_receiver/DATA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  uart_with_debouncer_inst/uart_receiver/DATA_reg[0]/Q
                         net (fo=4, routed)           0.109     1.774    uart_with_debouncer_inst/uart_receiver/uart_data_rx[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I1_O)        0.045     1.819 r  uart_with_debouncer_inst/uart_receiver/left_hand_add_one_i_1/O
                         net (fo=1, routed)           0.000     1.819    left_hand_add_one1_out
    SLICE_X2Y96          FDCE                                         r  left_hand_add_one_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         0.877     2.042    clk_IBUF_BUFG
    SLICE_X2Y96          FDCE                                         r  left_hand_add_one_reg/C
                         clock pessimism             -0.505     1.536    
    SLICE_X2Y96          FDCE (Hold_fdce_C_D)         0.120     1.656    left_hand_add_one_reg
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 uart_with_debouncer_inst/uart_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_with_debouncer_inst/uart_transmitter/txData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         0.596     1.515    uart_with_debouncer_inst/clk_IBUF_BUFG
    SLICE_X7Y109         FDCE                                         r  uart_with_debouncer_inst/uart_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  uart_with_debouncer_inst/uart_data_reg[6]/Q
                         net (fo=1, routed)           0.110     1.766    uart_with_debouncer_inst/uart_transmitter/Q[6]
    SLICE_X7Y108         FDRE                                         r  uart_with_debouncer_inst/uart_transmitter/txData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         0.866     2.032    uart_with_debouncer_inst/uart_transmitter/clk_IBUF_BUFG
    SLICE_X7Y108         FDRE                                         r  uart_with_debouncer_inst/uart_transmitter/txData_reg[7]/C
                         clock pessimism             -0.500     1.531    
    SLICE_X7Y108         FDRE (Hold_fdre_C_D)         0.072     1.603    uart_with_debouncer_inst/uart_transmitter/txData_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 rom_r/tx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom_r/uart/data_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         0.574     1.493    rom_r/clk_IBUF_BUFG
    SLICE_X9Y92          FDRE                                         r  rom_r/tx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  rom_r/tx_data_reg[0]/Q
                         net (fo=1, routed)           0.110     1.744    rom_r/uart/D[0]
    SLICE_X9Y91          FDRE                                         r  rom_r/uart/data_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         0.845     2.010    rom_r/uart/clk_IBUF_BUFG
    SLICE_X9Y91          FDRE                                         r  rom_r/uart/data_buf_reg[0]/C
                         clock pessimism             -0.500     1.509    
    SLICE_X9Y91          FDRE (Hold_fdre_C_D)         0.070     1.579    rom_r/uart/data_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y98     endgame_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y96     left_hand_add_one_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y96     right_hand_add_one_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y98     right_win_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y96     send_note_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y96     send_note_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y102    light_left/FSM_onehot_dir_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y102    light_left/FSM_onehot_dir_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y102    light_left/FSM_onehot_dir_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y98     endgame_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y98     endgame_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     left_hand_add_one_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     left_hand_add_one_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     right_hand_add_one_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     right_hand_add_one_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y98     right_win_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y98     right_win_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     send_note_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     send_note_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y98     endgame_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y98     endgame_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     left_hand_add_one_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     left_hand_add_one_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     right_hand_add_one_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     right_hand_add_one_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y98     right_win_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y98     right_win_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     send_note_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     send_note_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.711ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.078ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.711ns  (required time - arrival time)
  Source:                 send_note_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom_r/uart/baud_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 0.642ns (16.873%)  route 3.163ns (83.127%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         1.725     5.328    clk_IBUF_BUFG
    SLICE_X2Y96          FDCE                                         r  send_note_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDCE (Prop_fdce_C_Q)         0.518     5.846 r  send_note_reg[1]/Q
                         net (fo=8, routed)           1.472     7.318    rom_r/uart/send_note_OBUF[0]
    SLICE_X10Y93         LUT1 (Prop_lut1_I0_O)        0.124     7.442 f  rom_r/uart/FSM_sequential_state[1]_i_2__1/O
                         net (fo=34, routed)          1.691     9.133    rom_r/uart/send_note_reg[1]
    SLICE_X4Y91          FDCE                                         f  rom_r/uart/baud_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         1.602    15.025    rom_r/uart/clk_IBUF_BUFG
    SLICE_X4Y91          FDCE                                         r  rom_r/uart/baud_cnt_reg[10]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X4Y91          FDCE (Recov_fdce_C_CLR)     -0.405    14.843    rom_r/uart/baud_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -9.133    
  -------------------------------------------------------------------
                         slack                                  5.711    

Slack (MET) :             5.711ns  (required time - arrival time)
  Source:                 send_note_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom_r/uart/baud_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 0.642ns (16.873%)  route 3.163ns (83.127%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         1.725     5.328    clk_IBUF_BUFG
    SLICE_X2Y96          FDCE                                         r  send_note_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDCE (Prop_fdce_C_Q)         0.518     5.846 r  send_note_reg[1]/Q
                         net (fo=8, routed)           1.472     7.318    rom_r/uart/send_note_OBUF[0]
    SLICE_X10Y93         LUT1 (Prop_lut1_I0_O)        0.124     7.442 f  rom_r/uart/FSM_sequential_state[1]_i_2__1/O
                         net (fo=34, routed)          1.691     9.133    rom_r/uart/send_note_reg[1]
    SLICE_X4Y91          FDCE                                         f  rom_r/uart/baud_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         1.602    15.025    rom_r/uart/clk_IBUF_BUFG
    SLICE_X4Y91          FDCE                                         r  rom_r/uart/baud_cnt_reg[11]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X4Y91          FDCE (Recov_fdce_C_CLR)     -0.405    14.843    rom_r/uart/baud_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -9.133    
  -------------------------------------------------------------------
                         slack                                  5.711    

Slack (MET) :             5.711ns  (required time - arrival time)
  Source:                 send_note_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom_r/uart/baud_cnt_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 0.642ns (16.873%)  route 3.163ns (83.127%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         1.725     5.328    clk_IBUF_BUFG
    SLICE_X2Y96          FDCE                                         r  send_note_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDCE (Prop_fdce_C_Q)         0.518     5.846 r  send_note_reg[1]/Q
                         net (fo=8, routed)           1.472     7.318    rom_r/uart/send_note_OBUF[0]
    SLICE_X10Y93         LUT1 (Prop_lut1_I0_O)        0.124     7.442 f  rom_r/uart/FSM_sequential_state[1]_i_2__1/O
                         net (fo=34, routed)          1.691     9.133    rom_r/uart/send_note_reg[1]
    SLICE_X4Y91          FDCE                                         f  rom_r/uart/baud_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         1.602    15.025    rom_r/uart/clk_IBUF_BUFG
    SLICE_X4Y91          FDCE                                         r  rom_r/uart/baud_cnt_reg[12]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X4Y91          FDCE (Recov_fdce_C_CLR)     -0.405    14.843    rom_r/uart/baud_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -9.133    
  -------------------------------------------------------------------
                         slack                                  5.711    

Slack (MET) :             5.711ns  (required time - arrival time)
  Source:                 send_note_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom_r/uart/baud_cnt_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 0.642ns (16.873%)  route 3.163ns (83.127%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         1.725     5.328    clk_IBUF_BUFG
    SLICE_X2Y96          FDCE                                         r  send_note_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDCE (Prop_fdce_C_Q)         0.518     5.846 r  send_note_reg[1]/Q
                         net (fo=8, routed)           1.472     7.318    rom_r/uart/send_note_OBUF[0]
    SLICE_X10Y93         LUT1 (Prop_lut1_I0_O)        0.124     7.442 f  rom_r/uart/FSM_sequential_state[1]_i_2__1/O
                         net (fo=34, routed)          1.691     9.133    rom_r/uart/send_note_reg[1]
    SLICE_X4Y91          FDCE                                         f  rom_r/uart/baud_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         1.602    15.025    rom_r/uart/clk_IBUF_BUFG
    SLICE_X4Y91          FDCE                                         r  rom_r/uart/baud_cnt_reg[13]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X4Y91          FDCE (Recov_fdce_C_CLR)     -0.405    14.843    rom_r/uart/baud_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -9.133    
  -------------------------------------------------------------------
                         slack                                  5.711    

Slack (MET) :             5.711ns  (required time - arrival time)
  Source:                 send_note_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom_r/uart/baud_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 0.642ns (16.873%)  route 3.163ns (83.127%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         1.725     5.328    clk_IBUF_BUFG
    SLICE_X2Y96          FDCE                                         r  send_note_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDCE (Prop_fdce_C_Q)         0.518     5.846 r  send_note_reg[1]/Q
                         net (fo=8, routed)           1.472     7.318    rom_r/uart/send_note_OBUF[0]
    SLICE_X10Y93         LUT1 (Prop_lut1_I0_O)        0.124     7.442 f  rom_r/uart/FSM_sequential_state[1]_i_2__1/O
                         net (fo=34, routed)          1.691     9.133    rom_r/uart/send_note_reg[1]
    SLICE_X4Y91          FDCE                                         f  rom_r/uart/baud_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         1.602    15.025    rom_r/uart/clk_IBUF_BUFG
    SLICE_X4Y91          FDCE                                         r  rom_r/uart/baud_cnt_reg[6]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X4Y91          FDCE (Recov_fdce_C_CLR)     -0.405    14.843    rom_r/uart/baud_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -9.133    
  -------------------------------------------------------------------
                         slack                                  5.711    

Slack (MET) :             5.711ns  (required time - arrival time)
  Source:                 send_note_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom_r/uart/baud_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 0.642ns (16.873%)  route 3.163ns (83.127%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         1.725     5.328    clk_IBUF_BUFG
    SLICE_X2Y96          FDCE                                         r  send_note_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDCE (Prop_fdce_C_Q)         0.518     5.846 r  send_note_reg[1]/Q
                         net (fo=8, routed)           1.472     7.318    rom_r/uart/send_note_OBUF[0]
    SLICE_X10Y93         LUT1 (Prop_lut1_I0_O)        0.124     7.442 f  rom_r/uart/FSM_sequential_state[1]_i_2__1/O
                         net (fo=34, routed)          1.691     9.133    rom_r/uart/send_note_reg[1]
    SLICE_X4Y91          FDCE                                         f  rom_r/uart/baud_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         1.602    15.025    rom_r/uart/clk_IBUF_BUFG
    SLICE_X4Y91          FDCE                                         r  rom_r/uart/baud_cnt_reg[9]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X4Y91          FDCE (Recov_fdce_C_CLR)     -0.405    14.843    rom_r/uart/baud_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -9.133    
  -------------------------------------------------------------------
                         slack                                  5.711    

Slack (MET) :             5.867ns  (required time - arrival time)
  Source:                 send_note_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom_r/uart/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 0.642ns (17.594%)  route 3.007ns (82.406%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         1.725     5.328    clk_IBUF_BUFG
    SLICE_X2Y96          FDCE                                         r  send_note_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDCE (Prop_fdce_C_Q)         0.518     5.846 r  send_note_reg[1]/Q
                         net (fo=8, routed)           1.472     7.318    rom_r/uart/send_note_OBUF[0]
    SLICE_X10Y93         LUT1 (Prop_lut1_I0_O)        0.124     7.442 f  rom_r/uart/FSM_sequential_state[1]_i_2__1/O
                         net (fo=34, routed)          1.535     8.977    rom_r/uart/send_note_reg[1]
    SLICE_X7Y92          FDCE                                         f  rom_r/uart/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         1.602    15.025    rom_r/uart/clk_IBUF_BUFG
    SLICE_X7Y92          FDCE                                         r  rom_r/uart/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X7Y92          FDCE (Recov_fdce_C_CLR)     -0.405    14.843    rom_r/uart/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -8.977    
  -------------------------------------------------------------------
                         slack                                  5.867    

Slack (MET) :             5.867ns  (required time - arrival time)
  Source:                 send_note_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom_r/uart/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 0.642ns (17.594%)  route 3.007ns (82.406%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         1.725     5.328    clk_IBUF_BUFG
    SLICE_X2Y96          FDCE                                         r  send_note_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDCE (Prop_fdce_C_Q)         0.518     5.846 r  send_note_reg[1]/Q
                         net (fo=8, routed)           1.472     7.318    rom_r/uart/send_note_OBUF[0]
    SLICE_X10Y93         LUT1 (Prop_lut1_I0_O)        0.124     7.442 f  rom_r/uart/FSM_sequential_state[1]_i_2__1/O
                         net (fo=34, routed)          1.535     8.977    rom_r/uart/send_note_reg[1]
    SLICE_X7Y92          FDCE                                         f  rom_r/uart/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         1.602    15.025    rom_r/uart/clk_IBUF_BUFG
    SLICE_X7Y92          FDCE                                         r  rom_r/uart/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X7Y92          FDCE (Recov_fdce_C_CLR)     -0.405    14.843    rom_r/uart/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -8.977    
  -------------------------------------------------------------------
                         slack                                  5.867    

Slack (MET) :             5.867ns  (required time - arrival time)
  Source:                 send_note_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom_r/uart/bit_idx_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 0.642ns (17.594%)  route 3.007ns (82.406%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         1.725     5.328    clk_IBUF_BUFG
    SLICE_X2Y96          FDCE                                         r  send_note_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDCE (Prop_fdce_C_Q)         0.518     5.846 r  send_note_reg[1]/Q
                         net (fo=8, routed)           1.472     7.318    rom_r/uart/send_note_OBUF[0]
    SLICE_X10Y93         LUT1 (Prop_lut1_I0_O)        0.124     7.442 f  rom_r/uart/FSM_sequential_state[1]_i_2__1/O
                         net (fo=34, routed)          1.535     8.977    rom_r/uart/send_note_reg[1]
    SLICE_X7Y92          FDCE                                         f  rom_r/uart/bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         1.602    15.025    rom_r/uart/clk_IBUF_BUFG
    SLICE_X7Y92          FDCE                                         r  rom_r/uart/bit_idx_reg[0]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X7Y92          FDCE (Recov_fdce_C_CLR)     -0.405    14.843    rom_r/uart/bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -8.977    
  -------------------------------------------------------------------
                         slack                                  5.867    

Slack (MET) :             5.867ns  (required time - arrival time)
  Source:                 send_note_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom_r/uart/bit_idx_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 0.642ns (17.594%)  route 3.007ns (82.406%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         1.725     5.328    clk_IBUF_BUFG
    SLICE_X2Y96          FDCE                                         r  send_note_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDCE (Prop_fdce_C_Q)         0.518     5.846 r  send_note_reg[1]/Q
                         net (fo=8, routed)           1.472     7.318    rom_r/uart/send_note_OBUF[0]
    SLICE_X10Y93         LUT1 (Prop_lut1_I0_O)        0.124     7.442 f  rom_r/uart/FSM_sequential_state[1]_i_2__1/O
                         net (fo=34, routed)          1.535     8.977    rom_r/uart/send_note_reg[1]
    SLICE_X7Y92          FDCE                                         f  rom_r/uart/bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         1.602    15.025    rom_r/uart/clk_IBUF_BUFG
    SLICE_X7Y92          FDCE                                         r  rom_r/uart/bit_idx_reg[1]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X7Y92          FDCE (Recov_fdce_C_CLR)     -0.405    14.843    rom_r/uart/bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -8.977    
  -------------------------------------------------------------------
                         slack                                  5.867    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.078ns  (arrival time - required time)
  Source:                 send_note_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom_r/idx_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.209ns (20.541%)  route 0.808ns (79.459%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         0.604     1.523    clk_IBUF_BUFG
    SLICE_X2Y96          FDCE                                         r  send_note_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDCE (Prop_fdce_C_Q)         0.164     1.687 r  send_note_reg[1]/Q
                         net (fo=8, routed)           0.627     2.314    rom_r/uart/send_note_OBUF[0]
    SLICE_X10Y93         LUT1 (Prop_lut1_I0_O)        0.045     2.359 f  rom_r/uart/FSM_sequential_state[1]_i_2__1/O
                         net (fo=34, routed)          0.182     2.541    rom_r/uart_n_1
    SLICE_X12Y89         FDCE                                         f  rom_r/idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         0.844     2.009    rom_r/clk_IBUF_BUFG
    SLICE_X12Y89         FDCE                                         r  rom_r/idx_reg[1]/C
                         clock pessimism             -0.479     1.529    
    SLICE_X12Y89         FDCE (Remov_fdce_C_CLR)     -0.067     1.462    rom_r/idx_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           2.541    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.110ns  (arrival time - required time)
  Source:                 send_note_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom_r/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.209ns (19.890%)  route 0.842ns (80.110%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         0.604     1.523    clk_IBUF_BUFG
    SLICE_X2Y96          FDCE                                         r  send_note_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDCE (Prop_fdce_C_Q)         0.164     1.687 r  send_note_reg[1]/Q
                         net (fo=8, routed)           0.627     2.314    rom_r/uart/send_note_OBUF[0]
    SLICE_X10Y93         LUT1 (Prop_lut1_I0_O)        0.045     2.359 f  rom_r/uart/FSM_sequential_state[1]_i_2__1/O
                         net (fo=34, routed)          0.215     2.574    rom_r/uart_n_1
    SLICE_X10Y93         FDCE                                         f  rom_r/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         0.846     2.011    rom_r/clk_IBUF_BUFG
    SLICE_X10Y93         FDCE                                         r  rom_r/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.479     1.531    
    SLICE_X10Y93         FDCE (Remov_fdce_C_CLR)     -0.067     1.464    rom_r/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           2.574    
  -------------------------------------------------------------------
                         slack                                  1.110    

Slack (MET) :             1.110ns  (arrival time - required time)
  Source:                 send_note_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom_r/notes_num_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.209ns (19.890%)  route 0.842ns (80.110%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         0.604     1.523    clk_IBUF_BUFG
    SLICE_X2Y96          FDCE                                         r  send_note_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDCE (Prop_fdce_C_Q)         0.164     1.687 r  send_note_reg[1]/Q
                         net (fo=8, routed)           0.627     2.314    rom_r/uart/send_note_OBUF[0]
    SLICE_X10Y93         LUT1 (Prop_lut1_I0_O)        0.045     2.359 f  rom_r/uart/FSM_sequential_state[1]_i_2__1/O
                         net (fo=34, routed)          0.215     2.574    rom_r/uart_n_1
    SLICE_X10Y93         FDCE                                         f  rom_r/notes_num_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         0.846     2.011    rom_r/clk_IBUF_BUFG
    SLICE_X10Y93         FDCE                                         r  rom_r/notes_num_reg[2]/C
                         clock pessimism             -0.479     1.531    
    SLICE_X10Y93         FDCE (Remov_fdce_C_CLR)     -0.067     1.464    rom_r/notes_num_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           2.574    
  -------------------------------------------------------------------
                         slack                                  1.110    

Slack (MET) :             1.110ns  (arrival time - required time)
  Source:                 send_note_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom_r/send_idx_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.209ns (19.890%)  route 0.842ns (80.110%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         0.604     1.523    clk_IBUF_BUFG
    SLICE_X2Y96          FDCE                                         r  send_note_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDCE (Prop_fdce_C_Q)         0.164     1.687 r  send_note_reg[1]/Q
                         net (fo=8, routed)           0.627     2.314    rom_r/uart/send_note_OBUF[0]
    SLICE_X10Y93         LUT1 (Prop_lut1_I0_O)        0.045     2.359 f  rom_r/uart/FSM_sequential_state[1]_i_2__1/O
                         net (fo=34, routed)          0.215     2.574    rom_r/uart_n_1
    SLICE_X10Y93         FDCE                                         f  rom_r/send_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         0.846     2.011    rom_r/clk_IBUF_BUFG
    SLICE_X10Y93         FDCE                                         r  rom_r/send_idx_reg[0]/C
                         clock pessimism             -0.479     1.531    
    SLICE_X10Y93         FDCE (Remov_fdce_C_CLR)     -0.067     1.464    rom_r/send_idx_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           2.574    
  -------------------------------------------------------------------
                         slack                                  1.110    

Slack (MET) :             1.110ns  (arrival time - required time)
  Source:                 send_note_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom_r/send_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.209ns (19.890%)  route 0.842ns (80.110%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         0.604     1.523    clk_IBUF_BUFG
    SLICE_X2Y96          FDCE                                         r  send_note_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDCE (Prop_fdce_C_Q)         0.164     1.687 r  send_note_reg[1]/Q
                         net (fo=8, routed)           0.627     2.314    rom_r/uart/send_note_OBUF[0]
    SLICE_X10Y93         LUT1 (Prop_lut1_I0_O)        0.045     2.359 f  rom_r/uart/FSM_sequential_state[1]_i_2__1/O
                         net (fo=34, routed)          0.215     2.574    rom_r/uart_n_1
    SLICE_X10Y93         FDCE                                         f  rom_r/send_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         0.846     2.011    rom_r/clk_IBUF_BUFG
    SLICE_X10Y93         FDCE                                         r  rom_r/send_reg/C
                         clock pessimism             -0.479     1.531    
    SLICE_X10Y93         FDCE (Remov_fdce_C_CLR)     -0.067     1.464    rom_r/send_reg
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           2.574    
  -------------------------------------------------------------------
                         slack                                  1.110    

Slack (MET) :             1.135ns  (arrival time - required time)
  Source:                 send_note_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom_r/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.209ns (19.890%)  route 0.842ns (80.110%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         0.604     1.523    clk_IBUF_BUFG
    SLICE_X2Y96          FDCE                                         r  send_note_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDCE (Prop_fdce_C_Q)         0.164     1.687 r  send_note_reg[1]/Q
                         net (fo=8, routed)           0.627     2.314    rom_r/uart/send_note_OBUF[0]
    SLICE_X10Y93         LUT1 (Prop_lut1_I0_O)        0.045     2.359 f  rom_r/uart/FSM_sequential_state[1]_i_2__1/O
                         net (fo=34, routed)          0.215     2.574    rom_r/uart_n_1
    SLICE_X11Y93         FDCE                                         f  rom_r/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         0.846     2.011    rom_r/clk_IBUF_BUFG
    SLICE_X11Y93         FDCE                                         r  rom_r/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.479     1.531    
    SLICE_X11Y93         FDCE (Remov_fdce_C_CLR)     -0.092     1.439    rom_r/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           2.574    
  -------------------------------------------------------------------
                         slack                                  1.135    

Slack (MET) :             1.135ns  (arrival time - required time)
  Source:                 send_note_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom_r/send_idx_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.209ns (19.890%)  route 0.842ns (80.110%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         0.604     1.523    clk_IBUF_BUFG
    SLICE_X2Y96          FDCE                                         r  send_note_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDCE (Prop_fdce_C_Q)         0.164     1.687 r  send_note_reg[1]/Q
                         net (fo=8, routed)           0.627     2.314    rom_r/uart/send_note_OBUF[0]
    SLICE_X10Y93         LUT1 (Prop_lut1_I0_O)        0.045     2.359 f  rom_r/uart/FSM_sequential_state[1]_i_2__1/O
                         net (fo=34, routed)          0.215     2.574    rom_r/uart_n_1
    SLICE_X11Y93         FDCE                                         f  rom_r/send_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         0.846     2.011    rom_r/clk_IBUF_BUFG
    SLICE_X11Y93         FDCE                                         r  rom_r/send_idx_reg[1]/C
                         clock pessimism             -0.479     1.531    
    SLICE_X11Y93         FDCE (Remov_fdce_C_CLR)     -0.092     1.439    rom_r/send_idx_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           2.574    
  -------------------------------------------------------------------
                         slack                                  1.135    

Slack (MET) :             1.163ns  (arrival time - required time)
  Source:                 send_note_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom_r/uart/tx_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.209ns (19.023%)  route 0.890ns (80.977%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         0.604     1.523    clk_IBUF_BUFG
    SLICE_X2Y96          FDCE                                         r  send_note_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDCE (Prop_fdce_C_Q)         0.164     1.687 r  send_note_reg[1]/Q
                         net (fo=8, routed)           0.627     2.314    rom_r/uart/send_note_OBUF[0]
    SLICE_X10Y93         LUT1 (Prop_lut1_I0_O)        0.045     2.359 f  rom_r/uart/FSM_sequential_state[1]_i_2__1/O
                         net (fo=34, routed)          0.263     2.622    rom_r/uart/send_note_reg[1]
    SLICE_X12Y92         FDPE                                         f  rom_r/uart/tx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         0.845     2.010    rom_r/uart/clk_IBUF_BUFG
    SLICE_X12Y92         FDPE                                         r  rom_r/uart/tx_reg/C
                         clock pessimism             -0.479     1.530    
    SLICE_X12Y92         FDPE (Remov_fdpe_C_PRE)     -0.071     1.459    rom_r/uart/tx_reg
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           2.622    
  -------------------------------------------------------------------
                         slack                                  1.163    

Slack (MET) :             1.181ns  (arrival time - required time)
  Source:                 send_note_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom_l/notes_num_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.209ns (19.852%)  route 0.844ns (80.148%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         0.604     1.523    clk_IBUF_BUFG
    SLICE_X2Y96          FDCE                                         r  send_note_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDCE (Prop_fdce_C_Q)         0.164     1.687 r  send_note_reg[0]/Q
                         net (fo=8, routed)           0.601     2.288    rom_l/uart/send_note_OBUF[0]
    SLICE_X4Y86          LUT1 (Prop_lut1_I0_O)        0.045     2.333 f  rom_l/uart/FSM_sequential_state[1]_i_2__0/O
                         net (fo=34, routed)          0.243     2.576    rom_l/uart_n_1
    SLICE_X5Y85          FDCE                                         f  rom_l/notes_num_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         0.869     2.034    rom_l/clk_IBUF_BUFG
    SLICE_X5Y85          FDCE                                         r  rom_l/notes_num_reg[2]/C
                         clock pessimism             -0.479     1.554    
    SLICE_X5Y85          FDCE (Remov_fdce_C_CLR)     -0.159     1.395    rom_l/notes_num_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           2.576    
  -------------------------------------------------------------------
                         slack                                  1.181    

Slack (MET) :             1.184ns  (arrival time - required time)
  Source:                 send_note_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom_l/notes_num_reg[3]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.209ns (19.852%)  route 0.844ns (80.148%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         0.604     1.523    clk_IBUF_BUFG
    SLICE_X2Y96          FDCE                                         r  send_note_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDCE (Prop_fdce_C_Q)         0.164     1.687 r  send_note_reg[0]/Q
                         net (fo=8, routed)           0.601     2.288    rom_l/uart/send_note_OBUF[0]
    SLICE_X4Y86          LUT1 (Prop_lut1_I0_O)        0.045     2.333 f  rom_l/uart/FSM_sequential_state[1]_i_2__0/O
                         net (fo=34, routed)          0.243     2.576    rom_l/uart_n_1
    SLICE_X5Y85          FDPE                                         f  rom_l/notes_num_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         0.869     2.034    rom_l/clk_IBUF_BUFG
    SLICE_X5Y85          FDPE                                         r  rom_l/notes_num_reg[3]/C
                         clock pessimism             -0.479     1.554    
    SLICE_X5Y85          FDPE (Remov_fdpe_C_PRE)     -0.162     1.392    rom_l/notes_num_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           2.576    
  -------------------------------------------------------------------
                         slack                                  1.184    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 score_adder/score2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.514ns  (logic 5.002ns (39.976%)  route 7.511ns (60.024%))
  Logic Levels:           6  (LUT5=3 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         1.725     5.328    score_adder/clk_IBUF_BUFG
    SLICE_X5Y98          FDCE                                         r  score_adder/score2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDCE (Prop_fdce_C_Q)         0.419     5.747 r  score_adder/score2_reg[4]/Q
                         net (fo=10, routed)          0.916     6.663    score_adder/score2[4]
    SLICE_X5Y98          LUT6 (Prop_lut6_I4_O)        0.299     6.962 r  score_adder/seg_OBUF[6]_inst_i_15/O
                         net (fo=4, routed)           0.817     7.779    score_display_inst/seg_OBUF[6]_inst_i_23_1
    SLICE_X4Y96          LUT5 (Prop_lut5_I3_O)        0.154     7.933 r  score_display_inst/seg_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           0.817     8.750    score_display_inst/seg_OBUF[6]_inst_i_28_n_0
    SLICE_X5Y97          LUT5 (Prop_lut5_I4_O)        0.327     9.077 r  score_display_inst/seg_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.502     9.578    score_display_inst/seg_OBUF[6]_inst_i_23_n_0
    SLICE_X4Y97          LUT5 (Prop_lut5_I0_O)        0.124     9.702 r  score_display_inst/seg_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           1.504    11.207    score_display_inst/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X1Y87          LUT6 (Prop_lut6_I3_O)        0.124    11.331 r  score_display_inst/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.955    14.286    seg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    17.841 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.841    seg[1]
    R10                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_adder/score2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.368ns  (logic 5.024ns (40.621%)  route 7.344ns (59.379%))
  Logic Levels:           6  (LUT5=3 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         1.725     5.328    score_adder/clk_IBUF_BUFG
    SLICE_X5Y98          FDCE                                         r  score_adder/score2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDCE (Prop_fdce_C_Q)         0.419     5.747 r  score_adder/score2_reg[4]/Q
                         net (fo=10, routed)          0.916     6.663    score_adder/score2[4]
    SLICE_X5Y98          LUT6 (Prop_lut6_I4_O)        0.299     6.962 r  score_adder/seg_OBUF[6]_inst_i_15/O
                         net (fo=4, routed)           0.817     7.779    score_display_inst/seg_OBUF[6]_inst_i_23_1
    SLICE_X4Y96          LUT5 (Prop_lut5_I3_O)        0.154     7.933 r  score_display_inst/seg_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           0.817     8.750    score_display_inst/seg_OBUF[6]_inst_i_28_n_0
    SLICE_X5Y97          LUT5 (Prop_lut5_I4_O)        0.327     9.077 r  score_display_inst/seg_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.502     9.578    score_display_inst/seg_OBUF[6]_inst_i_23_n_0
    SLICE_X4Y97          LUT5 (Prop_lut5_I0_O)        0.124     9.702 r  score_display_inst/seg_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           1.505    11.208    score_display_inst/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X1Y87          LUT6 (Prop_lut6_I3_O)        0.124    11.332 r  score_display_inst/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.787    14.119    seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    17.696 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.696    seg[0]
    T10                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_adder/score2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.155ns  (logic 4.775ns (39.283%)  route 7.380ns (60.717%))
  Logic Levels:           6  (LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         1.725     5.328    score_adder/clk_IBUF_BUFG
    SLICE_X5Y98          FDCE                                         r  score_adder/score2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDCE (Prop_fdce_C_Q)         0.419     5.747 r  score_adder/score2_reg[4]/Q
                         net (fo=10, routed)          0.916     6.663    score_adder/score2[4]
    SLICE_X5Y98          LUT6 (Prop_lut6_I4_O)        0.299     6.962 r  score_adder/seg_OBUF[6]_inst_i_15/O
                         net (fo=4, routed)           0.717     7.679    score_adder/score2_reg[3]_1
    SLICE_X5Y98          LUT6 (Prop_lut6_I1_O)        0.124     7.803 r  score_adder/seg_OBUF[6]_inst_i_12/O
                         net (fo=4, routed)           0.844     8.647    score_adder/score2_reg[3]_0
    SLICE_X5Y97          LUT6 (Prop_lut6_I5_O)        0.124     8.771 r  score_adder/seg_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.707     9.477    score_display_inst/seg_OBUF[2]_inst_i_1_2
    SLICE_X4Y97          LUT6 (Prop_lut6_I1_O)        0.124     9.601 r  score_display_inst/seg_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           1.513    11.114    score_display_inst/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X1Y87          LUT6 (Prop_lut6_I4_O)        0.124    11.238 r  score_display_inst/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.684    13.922    seg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    17.482 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.482    seg[5]
    T11                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_adder/score2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.547ns  (logic 4.748ns (41.113%)  route 6.800ns (58.887%))
  Logic Levels:           6  (LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         1.725     5.328    score_adder/clk_IBUF_BUFG
    SLICE_X5Y98          FDCE                                         r  score_adder/score2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDCE (Prop_fdce_C_Q)         0.419     5.747 r  score_adder/score2_reg[4]/Q
                         net (fo=10, routed)          0.916     6.663    score_adder/score2[4]
    SLICE_X5Y98          LUT6 (Prop_lut6_I4_O)        0.299     6.962 r  score_adder/seg_OBUF[6]_inst_i_15/O
                         net (fo=4, routed)           0.717     7.679    score_adder/score2_reg[3]_1
    SLICE_X5Y98          LUT6 (Prop_lut6_I1_O)        0.124     7.803 r  score_adder/seg_OBUF[6]_inst_i_12/O
                         net (fo=4, routed)           0.844     8.647    score_adder/score2_reg[3]_0
    SLICE_X5Y97          LUT6 (Prop_lut6_I5_O)        0.124     8.771 r  score_adder/seg_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.707     9.477    score_display_inst/seg_OBUF[2]_inst_i_1_2
    SLICE_X4Y97          LUT6 (Prop_lut6_I1_O)        0.124     9.601 r  score_display_inst/seg_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           1.508    11.109    score_display_inst/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X1Y87          LUT6 (Prop_lut6_I4_O)        0.124    11.233 r  score_display_inst/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.109    13.342    seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    16.875 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.875    seg[4]
    P15                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_adder/score2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.074ns  (logic 4.997ns (45.127%)  route 6.076ns (54.873%))
  Logic Levels:           6  (LUT5=3 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         1.725     5.328    score_adder/clk_IBUF_BUFG
    SLICE_X5Y98          FDCE                                         r  score_adder/score2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDCE (Prop_fdce_C_Q)         0.419     5.747 r  score_adder/score2_reg[4]/Q
                         net (fo=10, routed)          0.916     6.663    score_adder/score2[4]
    SLICE_X5Y98          LUT6 (Prop_lut6_I4_O)        0.299     6.962 r  score_adder/seg_OBUF[6]_inst_i_15/O
                         net (fo=4, routed)           0.817     7.779    score_display_inst/seg_OBUF[6]_inst_i_23_1
    SLICE_X4Y96          LUT5 (Prop_lut5_I3_O)        0.154     7.933 r  score_display_inst/seg_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           0.817     8.750    score_display_inst/seg_OBUF[6]_inst_i_28_n_0
    SLICE_X5Y97          LUT5 (Prop_lut5_I4_O)        0.327     9.077 r  score_display_inst/seg_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.502     9.578    score_display_inst/seg_OBUF[6]_inst_i_23_n_0
    SLICE_X4Y97          LUT5 (Prop_lut5_I0_O)        0.124     9.702 r  score_display_inst/seg_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.764    10.466    score_display_inst/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X0Y97          LUT6 (Prop_lut6_I3_O)        0.124    10.590 r  score_display_inst/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.261    12.851    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    16.401 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.401    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_adder/score2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.785ns  (logic 4.751ns (44.054%)  route 6.034ns (55.946%))
  Logic Levels:           6  (LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         1.725     5.328    score_adder/clk_IBUF_BUFG
    SLICE_X5Y98          FDCE                                         r  score_adder/score2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDCE (Prop_fdce_C_Q)         0.419     5.747 r  score_adder/score2_reg[4]/Q
                         net (fo=10, routed)          0.916     6.663    score_adder/score2[4]
    SLICE_X5Y98          LUT6 (Prop_lut6_I4_O)        0.299     6.962 r  score_adder/seg_OBUF[6]_inst_i_15/O
                         net (fo=4, routed)           0.717     7.679    score_adder/score2_reg[3]_1
    SLICE_X5Y98          LUT6 (Prop_lut6_I1_O)        0.124     7.803 r  score_adder/seg_OBUF[6]_inst_i_12/O
                         net (fo=4, routed)           0.844     8.647    score_adder/score2_reg[3]_0
    SLICE_X5Y97          LUT6 (Prop_lut6_I5_O)        0.124     8.771 r  score_adder/seg_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.707     9.477    score_display_inst/seg_OBUF[2]_inst_i_1_2
    SLICE_X4Y97          LUT6 (Prop_lut6_I1_O)        0.124     9.601 r  score_display_inst/seg_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           1.183    10.784    score_display_inst/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X0Y91          LUT6 (Prop_lut6_I4_O)        0.124    10.908 r  score_display_inst/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.668    12.576    seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    16.113 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.113    seg[6]
    L18                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_adder/score2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.452ns  (logic 4.707ns (45.035%)  route 5.745ns (54.965%))
  Logic Levels:           6  (LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         1.725     5.328    score_adder/clk_IBUF_BUFG
    SLICE_X5Y98          FDCE                                         r  score_adder/score2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDCE (Prop_fdce_C_Q)         0.419     5.747 r  score_adder/score2_reg[4]/Q
                         net (fo=10, routed)          0.916     6.663    score_adder/score2[4]
    SLICE_X5Y98          LUT6 (Prop_lut6_I4_O)        0.299     6.962 r  score_adder/seg_OBUF[6]_inst_i_15/O
                         net (fo=4, routed)           0.717     7.679    score_adder/score2_reg[3]_1
    SLICE_X5Y98          LUT6 (Prop_lut6_I1_O)        0.124     7.803 r  score_adder/seg_OBUF[6]_inst_i_12/O
                         net (fo=4, routed)           0.844     8.647    score_adder/score2_reg[3]_0
    SLICE_X5Y97          LUT6 (Prop_lut6_I5_O)        0.124     8.771 r  score_adder/seg_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.707     9.477    score_display_inst/seg_OBUF[2]_inst_i_1_2
    SLICE_X4Y97          LUT6 (Prop_lut6_I1_O)        0.124     9.601 r  score_display_inst/seg_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.848    10.449    score_display_inst/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X0Y97          LUT6 (Prop_lut6_I4_O)        0.124    10.573 r  score_display_inst/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.714    12.287    seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    15.780 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.780    seg[2]
    K16                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_display_inst/digit_select_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.380ns  (logic 4.291ns (45.743%)  route 5.089ns (54.257%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         1.724     5.327    score_display_inst/clk_IBUF_BUFG
    SLICE_X6Y95          FDRE                                         r  score_display_inst/digit_select_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.478     5.805 f  score_display_inst/digit_select_reg[2]/Q
                         net (fo=20, routed)          0.807     6.612    score_display_inst/digit_select_reg[2]_0[1]
    SLICE_X6Y97          LUT3 (Prop_lut3_I2_O)        0.295     6.907 r  score_display_inst/an_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.282    11.189    an_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    14.706 r  an_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.706    an[6]
    K2                                                                r  an[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom_l/uart/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            notes_left
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.956ns  (logic 3.971ns (44.346%)  route 4.984ns (55.654%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         1.722     5.325    rom_l/uart/clk_IBUF_BUFG
    SLICE_X3Y88          FDPE                                         r  rom_l/uart/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDPE (Prop_fdpe_C_Q)         0.456     5.781 r  rom_l/uart/tx_reg/Q
                         net (fo=1, routed)           4.984    10.765    notes_left_OBUF
    H4                   OBUF (Prop_obuf_I_O)         3.515    14.280 r  notes_left_OBUF_inst/O
                         net (fo=0)                   0.000    14.280    notes_left
    H4                                                                r  notes_left (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_display_inst/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.916ns  (logic 4.450ns (49.913%)  route 4.466ns (50.087%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         1.724     5.327    score_display_inst/clk_IBUF_BUFG
    SLICE_X6Y95          FDRE                                         r  score_display_inst/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.518     5.845 r  score_display_inst/digit_select_reg[0]/Q
                         net (fo=22, routed)          1.145     6.990    score_display_inst/digit_select_reg[2]_0[0]
    SLICE_X4Y96          LUT3 (Prop_lut3_I2_O)        0.150     7.140 r  score_display_inst/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.321    10.461    an_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.782    14.243 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.243    an[2]
    T9                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 music_dual_system_inst/col1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col2[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.800ns  (logic 1.380ns (76.621%)  route 0.421ns (23.379%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         0.596     1.515    music_dual_system_inst/clk_IBUF_BUFG
    SLICE_X0Y110         FDCE                                         r  music_dual_system_inst/col1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  music_dual_system_inst/col1_reg[2]/Q
                         net (fo=1, routed)           0.421     2.077    col2_OBUF[2]
    F18                  OBUF (Prop_obuf_I_O)         1.239     3.316 r  col2_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.316    col2[2]
    F18                                                               r  col2[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 music_dual_system_inst/speaker2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            speaker2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.837ns  (logic 1.425ns (77.591%)  route 0.412ns (22.409%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         0.597     1.516    music_dual_system_inst/clk_IBUF_BUFG
    SLICE_X4Y104         FDCE                                         r  music_dual_system_inst/speaker2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDCE (Prop_fdce_C_Q)         0.128     1.644 r  music_dual_system_inst/speaker2_reg/Q
                         net (fo=2, routed)           0.412     2.056    speaker2_OBUF
    G18                  OBUF (Prop_obuf_I_O)         1.297     3.353 r  speaker2_OBUF_inst/O
                         net (fo=0)                   0.000     3.353    speaker2
    G18                                                               r  speaker2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_note_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_note[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.863ns  (logic 1.400ns (75.171%)  route 0.462ns (24.828%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         0.604     1.523    clk_IBUF_BUFG
    SLICE_X2Y96          FDCE                                         r  send_note_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDCE (Prop_fdce_C_Q)         0.164     1.687 r  send_note_reg[1]/Q
                         net (fo=8, routed)           0.462     2.150    send_note_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.386 r  send_note_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.386    send_note[1]
    K15                                                               r  send_note[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 music_dual_system_inst/col1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col2[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.931ns  (logic 1.378ns (71.357%)  route 0.553ns (28.643%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         0.566     1.485    music_dual_system_inst/clk_IBUF_BUFG
    SLICE_X9Y112         FDCE                                         r  music_dual_system_inst/col1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y112         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  music_dual_system_inst/col1_reg[0]/Q
                         net (fo=1, routed)           0.553     2.180    col2_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         1.237     3.417 r  col2_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.417    col2[0]
    D17                                                               r  col2[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 music_dual_system_inst/speaker1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            speaker1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.923ns  (logic 1.409ns (73.272%)  route 0.514ns (26.728%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         0.594     1.513    music_dual_system_inst/clk_IBUF_BUFG
    SLICE_X3Y115         FDCE                                         r  music_dual_system_inst/speaker1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDCE (Prop_fdce_C_Q)         0.128     1.641 r  music_dual_system_inst/speaker1_reg/Q
                         net (fo=2, routed)           0.514     2.155    speaker1_OBUF
    H16                  OBUF (Prop_obuf_I_O)         1.281     3.436 r  speaker1_OBUF_inst/O
                         net (fo=0)                   0.000     3.436    speaker1
    H16                                                               r  speaker1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 music_dual_system_inst/col1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col2[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.963ns  (logic 1.402ns (71.430%)  route 0.561ns (28.570%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         0.566     1.485    music_dual_system_inst/clk_IBUF_BUFG
    SLICE_X8Y112         FDCE                                         r  music_dual_system_inst/col1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y112         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  music_dual_system_inst/col1_reg[1]/Q
                         net (fo=1, routed)           0.561     2.210    col2_OBUF[1]
    E17                  OBUF (Prop_obuf_I_O)         1.238     3.449 r  col2_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.449    col2[1]
    E17                                                               r  col2[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 light_left/green_reg_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.028ns  (logic 1.443ns (71.152%)  route 0.585ns (28.848%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         0.570     1.489    light_left/clk_IBUF_BUFG
    SLICE_X12Y101        FDRE                                         r  light_left/green_reg_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y101        FDRE (Prop_fdre_C_Q)         0.148     1.637 r  light_left/green_reg_reg_lopt_replica/Q
                         net (fo=1, routed)           0.585     2.222    lopt_8
    R11                  OBUF (Prop_obuf_I_O)         1.295     3.517 r  green_OBUF_inst/O
                         net (fo=0)                   0.000     3.517    green
    R11                                                               r  green (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_note_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_note[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.006ns  (logic 1.385ns (69.044%)  route 0.621ns (30.956%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         0.604     1.523    clk_IBUF_BUFG
    SLICE_X2Y96          FDCE                                         r  send_note_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDCE (Prop_fdce_C_Q)         0.164     1.687 r  send_note_reg[0]/Q
                         net (fo=8, routed)           0.621     2.308    send_note_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.530 r  send_note_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.530    send_note[0]
    H17                                                               r  send_note[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 light_left/blue_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.066ns  (logic 1.409ns (68.210%)  route 0.657ns (31.790%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         0.576     1.495    light_left/clk_IBUF_BUFG
    SLICE_X15Y99         FDRE                                         r  light_left/blue_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y99         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  light_left/blue_reg_reg/Q
                         net (fo=1, routed)           0.657     2.293    blue_r_OBUF
    R12                  OBUF (Prop_obuf_I_O)         1.268     3.561 r  blue_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.561    blue_r
    R12                                                               r  blue_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_display_inst/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.041ns  (logic 1.445ns (70.812%)  route 0.596ns (29.188%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         0.603     1.522    score_display_inst/clk_IBUF_BUFG
    SLICE_X6Y95          FDRE                                         r  score_display_inst/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  score_display_inst/digit_select_reg[1]/Q
                         net (fo=14, routed)          0.181     1.867    score_display_inst/digit_select[1]
    SLICE_X4Y96          LUT3 (Prop_lut3_I0_O)        0.045     1.912 r  score_display_inst/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.415     2.327    an_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.564 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.564    an[1]
    J18                                                               r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           652 Endpoints
Min Delay           652 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            slow_counter/tick_counter_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.817ns  (logic 1.631ns (16.613%)  route 8.186ns (83.387%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=2, routed)           2.575     4.082    music_dual_system_inst/rst_IBUF
    SLICE_X12Y118        LUT1 (Prop_lut1_I0_O)        0.124     4.206 f  music_dual_system_inst/scan_counter[16]_i_2/O
                         net (fo=411, routed)         5.611     9.817    slow_counter/tx_start_reg_0
    SLICE_X15Y114        FDCE                                         f  slow_counter/tick_counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         1.503     4.925    slow_counter/clk_IBUF_BUFG
    SLICE_X15Y114        FDCE                                         r  slow_counter/tick_counter_reg[21]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            slow_counter/tick_counter_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.817ns  (logic 1.631ns (16.613%)  route 8.186ns (83.387%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=2, routed)           2.575     4.082    music_dual_system_inst/rst_IBUF
    SLICE_X12Y118        LUT1 (Prop_lut1_I0_O)        0.124     4.206 f  music_dual_system_inst/scan_counter[16]_i_2/O
                         net (fo=411, routed)         5.611     9.817    slow_counter/tx_start_reg_0
    SLICE_X15Y114        FDCE                                         f  slow_counter/tick_counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         1.503     4.925    slow_counter/clk_IBUF_BUFG
    SLICE_X15Y114        FDCE                                         r  slow_counter/tick_counter_reg[22]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            slow_counter/tick_counter_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.817ns  (logic 1.631ns (16.613%)  route 8.186ns (83.387%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=2, routed)           2.575     4.082    music_dual_system_inst/rst_IBUF
    SLICE_X12Y118        LUT1 (Prop_lut1_I0_O)        0.124     4.206 f  music_dual_system_inst/scan_counter[16]_i_2/O
                         net (fo=411, routed)         5.611     9.817    slow_counter/tx_start_reg_0
    SLICE_X15Y114        FDCE                                         f  slow_counter/tick_counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         1.503     4.925    slow_counter/clk_IBUF_BUFG
    SLICE_X15Y114        FDCE                                         r  slow_counter/tick_counter_reg[23]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            slow_counter/tick_counter_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.817ns  (logic 1.631ns (16.613%)  route 8.186ns (83.387%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=2, routed)           2.575     4.082    music_dual_system_inst/rst_IBUF
    SLICE_X12Y118        LUT1 (Prop_lut1_I0_O)        0.124     4.206 f  music_dual_system_inst/scan_counter[16]_i_2/O
                         net (fo=411, routed)         5.611     9.817    slow_counter/tx_start_reg_0
    SLICE_X15Y114        FDCE                                         f  slow_counter/tick_counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         1.503     4.925    slow_counter/clk_IBUF_BUFG
    SLICE_X15Y114        FDCE                                         r  slow_counter/tick_counter_reg[24]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            slow_counter/tick_counter_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.679ns  (logic 1.631ns (16.851%)  route 8.048ns (83.149%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=2, routed)           2.575     4.082    music_dual_system_inst/rst_IBUF
    SLICE_X12Y118        LUT1 (Prop_lut1_I0_O)        0.124     4.206 f  music_dual_system_inst/scan_counter[16]_i_2/O
                         net (fo=411, routed)         5.473     9.679    slow_counter/tx_start_reg_0
    SLICE_X15Y113        FDCE                                         f  slow_counter/tick_counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         1.503     4.925    slow_counter/clk_IBUF_BUFG
    SLICE_X15Y113        FDCE                                         r  slow_counter/tick_counter_reg[17]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            slow_counter/tick_counter_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.679ns  (logic 1.631ns (16.851%)  route 8.048ns (83.149%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=2, routed)           2.575     4.082    music_dual_system_inst/rst_IBUF
    SLICE_X12Y118        LUT1 (Prop_lut1_I0_O)        0.124     4.206 f  music_dual_system_inst/scan_counter[16]_i_2/O
                         net (fo=411, routed)         5.473     9.679    slow_counter/tx_start_reg_0
    SLICE_X15Y113        FDCE                                         f  slow_counter/tick_counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         1.503     4.925    slow_counter/clk_IBUF_BUFG
    SLICE_X15Y113        FDCE                                         r  slow_counter/tick_counter_reg[18]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            slow_counter/tick_counter_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.679ns  (logic 1.631ns (16.851%)  route 8.048ns (83.149%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=2, routed)           2.575     4.082    music_dual_system_inst/rst_IBUF
    SLICE_X12Y118        LUT1 (Prop_lut1_I0_O)        0.124     4.206 f  music_dual_system_inst/scan_counter[16]_i_2/O
                         net (fo=411, routed)         5.473     9.679    slow_counter/tx_start_reg_0
    SLICE_X15Y113        FDCE                                         f  slow_counter/tick_counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         1.503     4.925    slow_counter/clk_IBUF_BUFG
    SLICE_X15Y113        FDCE                                         r  slow_counter/tick_counter_reg[19]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            slow_counter/tick_counter_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.679ns  (logic 1.631ns (16.851%)  route 8.048ns (83.149%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=2, routed)           2.575     4.082    music_dual_system_inst/rst_IBUF
    SLICE_X12Y118        LUT1 (Prop_lut1_I0_O)        0.124     4.206 f  music_dual_system_inst/scan_counter[16]_i_2/O
                         net (fo=411, routed)         5.473     9.679    slow_counter/tx_start_reg_0
    SLICE_X15Y113        FDCE                                         f  slow_counter/tick_counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         1.503     4.925    slow_counter/clk_IBUF_BUFG
    SLICE_X15Y113        FDCE                                         r  slow_counter/tick_counter_reg[20]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            slow_counter/tick_counter_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.531ns  (logic 1.631ns (17.113%)  route 7.900ns (82.887%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=2, routed)           2.575     4.082    music_dual_system_inst/rst_IBUF
    SLICE_X12Y118        LUT1 (Prop_lut1_I0_O)        0.124     4.206 f  music_dual_system_inst/scan_counter[16]_i_2/O
                         net (fo=411, routed)         5.324     9.531    slow_counter/tx_start_reg_0
    SLICE_X15Y112        FDCE                                         f  slow_counter/tick_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         1.504     4.926    slow_counter/clk_IBUF_BUFG
    SLICE_X15Y112        FDCE                                         r  slow_counter/tick_counter_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            slow_counter/tick_counter_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.531ns  (logic 1.631ns (17.113%)  route 7.900ns (82.887%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=2, routed)           2.575     4.082    music_dual_system_inst/rst_IBUF
    SLICE_X12Y118        LUT1 (Prop_lut1_I0_O)        0.124     4.206 f  music_dual_system_inst/scan_counter[16]_i_2/O
                         net (fo=411, routed)         5.324     9.531    slow_counter/tx_start_reg_0
    SLICE_X15Y112        FDCE                                         f  slow_counter/tick_counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         1.504     4.926    slow_counter/clk_IBUF_BUFG
    SLICE_X15Y112        FDCE                                         r  slow_counter/tick_counter_reg[14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 row2[3]
                            (input port)
  Destination:            music_dual_system_inst/note2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.730ns  (logic 0.279ns (38.247%)  route 0.451ns (61.753%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  row2[3] (IN)
                         net (fo=0)                   0.000     0.000    row2[3]
    G17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  row2_IBUF[3]_inst/O
                         net (fo=54, routed)          0.451     0.685    music_dual_system_inst/row2_IBUF[3]
    SLICE_X6Y107         LUT6 (Prop_lut6_I5_O)        0.045     0.730 r  music_dual_system_inst/note2[2]_i_1/O
                         net (fo=1, routed)           0.000     0.730    music_dual_system_inst/note2[2]_i_1_n_0
    SLICE_X6Y107         FDCE                                         r  music_dual_system_inst/note2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         0.866     2.032    music_dual_system_inst/clk_IBUF_BUFG
    SLICE_X6Y107         FDCE                                         r  music_dual_system_inst/note2_reg[2]/C

Slack:                    inf
  Source:                 row2[3]
                            (input port)
  Destination:            music_dual_system_inst/note2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.732ns  (logic 0.279ns (38.142%)  route 0.453ns (61.858%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  row2[3] (IN)
                         net (fo=0)                   0.000     0.000    row2[3]
    G17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  row2_IBUF[3]_inst/O
                         net (fo=54, routed)          0.453     0.687    music_dual_system_inst/row2_IBUF[3]
    SLICE_X6Y107         LUT6 (Prop_lut6_I4_O)        0.045     0.732 r  music_dual_system_inst/note2[1]_i_1/O
                         net (fo=1, routed)           0.000     0.732    music_dual_system_inst/note2[1]_i_1_n_0
    SLICE_X6Y107         FDCE                                         r  music_dual_system_inst/note2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         0.866     2.032    music_dual_system_inst/clk_IBUF_BUFG
    SLICE_X6Y107         FDCE                                         r  music_dual_system_inst/note2_reg[1]/C

Slack:                    inf
  Source:                 row2[2]
                            (input port)
  Destination:            music_dual_system_inst/note2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.772ns  (logic 0.306ns (39.627%)  route 0.466ns (60.373%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 r  row2[2] (IN)
                         net (fo=0)                   0.000     0.000    row2[2]
    E18                  IBUF (Prop_ibuf_I_O)         0.261     0.261 r  row2_IBUF[2]_inst/O
                         net (fo=54, routed)          0.466     0.727    music_dual_system_inst/row2_IBUF[2]
    SLICE_X6Y107         LUT6 (Prop_lut6_I5_O)        0.045     0.772 r  music_dual_system_inst/note2[0]_i_1/O
                         net (fo=1, routed)           0.000     0.772    music_dual_system_inst/note2[0]_i_1_n_0
    SLICE_X6Y107         FDCE                                         r  music_dual_system_inst/note2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         0.866     2.032    music_dual_system_inst/clk_IBUF_BUFG
    SLICE_X6Y107         FDCE                                         r  music_dual_system_inst/note2_reg[0]/C

Slack:                    inf
  Source:                 row2[2]
                            (input port)
  Destination:            music_dual_system_inst/note2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.797ns  (logic 0.306ns (38.383%)  route 0.491ns (61.617%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 r  row2[2] (IN)
                         net (fo=0)                   0.000     0.000    row2[2]
    E18                  IBUF (Prop_ibuf_I_O)         0.261     0.261 r  row2_IBUF[2]_inst/O
                         net (fo=54, routed)          0.491     0.752    music_dual_system_inst/row2_IBUF[2]
    SLICE_X6Y107         LUT6 (Prop_lut6_I3_O)        0.045     0.797 r  music_dual_system_inst/note2[3]_i_2/O
                         net (fo=1, routed)           0.000     0.797    music_dual_system_inst/note2[3]_i_2_n_0
    SLICE_X6Y107         FDCE                                         r  music_dual_system_inst/note2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         0.866     2.032    music_dual_system_inst/clk_IBUF_BUFG
    SLICE_X6Y107         FDCE                                         r  music_dual_system_inst/note2_reg[3]/C

Slack:                    inf
  Source:                 row2[3]
                            (input port)
  Destination:            music_dual_system_inst/key_pressed2_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.847ns  (logic 0.279ns (32.973%)  route 0.568ns (67.027%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  row2[3] (IN)
                         net (fo=0)                   0.000     0.000    row2[3]
    G17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  row2_IBUF[3]_inst/O
                         net (fo=54, routed)          0.568     0.802    music_dual_system_inst/row2_IBUF[3]
    SLICE_X7Y105         LUT6 (Prop_lut6_I1_O)        0.045     0.847 r  music_dual_system_inst/key_pressed2_i_1/O
                         net (fo=1, routed)           0.000     0.847    music_dual_system_inst/key_pressed2_i_1_n_0
    SLICE_X7Y105         FDCE                                         r  music_dual_system_inst/key_pressed2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         0.867     2.033    music_dual_system_inst/clk_IBUF_BUFG
    SLICE_X7Y105         FDCE                                         r  music_dual_system_inst/key_pressed2_reg/C

Slack:                    inf
  Source:                 row1[3]
                            (input port)
  Destination:            music_dual_system_inst/note1_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.872ns  (logic 0.285ns (32.713%)  route 0.586ns (67.287%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 r  row1[3] (IN)
                         net (fo=0)                   0.000     0.000    row1[3]
    H14                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  row1_IBUF[3]_inst/O
                         net (fo=54, routed)          0.586     0.827    music_dual_system_inst/row1_IBUF[3]
    SLICE_X4Y109         LUT6 (Prop_lut6_I0_O)        0.045     0.872 r  music_dual_system_inst/note1[2]_i_1/O
                         net (fo=1, routed)           0.000     0.872    music_dual_system_inst/note1[2]_i_1_n_0
    SLICE_X4Y109         FDPE                                         r  music_dual_system_inst/note1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         0.866     2.032    music_dual_system_inst/clk_IBUF_BUFG
    SLICE_X4Y109         FDPE                                         r  music_dual_system_inst/note1_reg[2]/C

Slack:                    inf
  Source:                 row1[1]
                            (input port)
  Destination:            music_dual_system_inst/note1_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.880ns  (logic 0.280ns (31.834%)  route 0.600ns (68.166%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F16                                               0.000     0.000 r  row1[1] (IN)
                         net (fo=0)                   0.000     0.000    row1[1]
    F16                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  row1_IBUF[1]_inst/O
                         net (fo=54, routed)          0.600     0.835    music_dual_system_inst/row1_IBUF[1]
    SLICE_X4Y109         LUT6 (Prop_lut6_I0_O)        0.045     0.880 r  music_dual_system_inst/note1[1]_i_1/O
                         net (fo=1, routed)           0.000     0.880    music_dual_system_inst/note1[1]_i_1_n_0
    SLICE_X4Y109         FDPE                                         r  music_dual_system_inst/note1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         0.866     2.032    music_dual_system_inst/clk_IBUF_BUFG
    SLICE_X4Y109         FDPE                                         r  music_dual_system_inst/note1_reg[1]/C

Slack:                    inf
  Source:                 row1[1]
                            (input port)
  Destination:            music_dual_system_inst/note1_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.971ns  (logic 0.280ns (28.845%)  route 0.691ns (71.155%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F16                                               0.000     0.000 r  row1[1] (IN)
                         net (fo=0)                   0.000     0.000    row1[1]
    F16                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  row1_IBUF[1]_inst/O
                         net (fo=54, routed)          0.691     0.926    music_dual_system_inst/row1_IBUF[1]
    SLICE_X4Y109         LUT6 (Prop_lut6_I1_O)        0.045     0.971 r  music_dual_system_inst/note1[0]_i_1/O
                         net (fo=1, routed)           0.000     0.971    music_dual_system_inst/note1[0]_i_1_n_0
    SLICE_X4Y109         FDPE                                         r  music_dual_system_inst/note1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         0.866     2.032    music_dual_system_inst/clk_IBUF_BUFG
    SLICE_X4Y109         FDPE                                         r  music_dual_system_inst/note1_reg[0]/C

Slack:                    inf
  Source:                 mode_switch[0]
                            (input port)
  Destination:            rom_r/notes_num_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.984ns  (logic 0.245ns (24.953%)  route 0.738ns (75.047%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  mode_switch[0] (IN)
                         net (fo=0)                   0.000     0.000    mode_switch[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  mode_switch_IBUF[0]_inst/O
                         net (fo=45, routed)          0.738     0.984    rom_r/mode_switch_IBUF[0]
    SLICE_X10Y93         FDCE                                         r  rom_r/notes_num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         0.846     2.011    rom_r/clk_IBUF_BUFG
    SLICE_X10Y93         FDCE                                         r  rom_r/notes_num_reg[2]/C

Slack:                    inf
  Source:                 row2[2]
                            (input port)
  Destination:            music_dual_system_inst/debounce_cnt2_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.988ns  (logic 0.372ns (37.646%)  route 0.616ns (62.354%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT5=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 r  row2[2] (IN)
                         net (fo=0)                   0.000     0.000    row2[2]
    E18                  IBUF (Prop_ibuf_I_O)         0.261     0.261 r  row2_IBUF[2]_inst/O
                         net (fo=54, routed)          0.616     0.877    music_dual_system_inst/row2_IBUF[2]
    SLICE_X8Y106         LUT5 (Prop_lut5_I4_O)        0.045     0.922 r  music_dual_system_inst/debounce_cnt2[16]_i_4/O
                         net (fo=1, routed)           0.000     0.922    music_dual_system_inst/debounce_cnt2[16]_i_4_n_0
    SLICE_X8Y106         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.988 r  music_dual_system_inst/debounce_cnt2_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.988    music_dual_system_inst/debounce_cnt2_reg[16]_i_1_n_6
    SLICE_X8Y106         FDCE                                         r  music_dual_system_inst/debounce_cnt2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=724, routed)         0.840     2.005    music_dual_system_inst/clk_IBUF_BUFG
    SLICE_X8Y106         FDCE                                         r  music_dual_system_inst/debounce_cnt2_reg[17]/C





