<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <link rel="stylesheet" href="D:\Documents\HTML-CSS\work\CSS\header_footer.css">
    <link rel="stylesheet" href="syllabus.css">
    <title>Document</title>
</head>
<body>
    <header>
        <!-- Display the title of the page -->
        <h3>
            SajiloCSIT
        </h3>

        <!-- Navigation Bar -->
        <nav>
            <ol>
                <li><a href="D:\Documents\HTML-CSS\work\index.html">Home</a></li>
                <li><a href="D:\Documents\HTML-CSS\work\HTML\3_sem\3_sem_notes.html">Notes</a></li>
                <li><a href="D:\Documents\HTML-CSS\work\HTML\3_sem\3_sem_notes.html">Syllabus</a></li>
                <li><a href="D:\Documents\HTML-CSS\work\aboutus.html">About</a></li>
            </ol>
        </nav>
        
        <!-- Search Bar -->
        <div class="header_search_bar">
            <input type="text" placeholder="Looking for something">
            <button>Submit</button>
        </div>
    </header>
    <main>
        <section class="topbar">
            <div class="display_name align_center">
                <h1>Third <span class="inner_style bold">Semester</span></h1>
                <p>Subject:Computer Architecture </p>
                <p><strong>Subject Code:</strong>CSC208</p>
                <p style="color:#1F7A8C ; font-weight: 700;">Syllabus</p>
            </div>
        <img src="D:\Documents\HTML-CSS\work\Resources\svg\research.svg" alt="pic">
        </section> 
    

        <!--syllabus section-->
        <section class="syllabus"><div class="syllabus-wrapper">
           
            <div class="head-wraper"><div class="left">
                <p><strong>Course Title:</strong>Computer Architecture</p>
                <p><strong>Course No:</strong> CSC208
                </p>
                <p><strong>Nature of the course:</strong> Theory + Lab</p>
                <p><strong>Semester:</strong>Third</p>
            </div>
            <div class="right">
                <p><strong>Full Marks:</strong> 60 + 20 + 20</p>
                <p><strong>Pass Marks:</strong> 24 + 8 + 8</p>
                <p><strong>Credit Hrs:</strong> 3</p>
            </div>
            </div>

            <strong>Course Description: </strong> This course includes concepts of instruction set architecture,
            organization or micro-architecture, and system architecture. The instruction set architecture
            includes programmer’s abstraction of computer. The micro-architecture consist internal
            representation of computers at register and functional unit level. The system architecture
            includes organization of computers at the cache and bus level.<br><br>
            
            <p><strong>Course Objectives:</strong> Representation of data and algorithms used to perform operations on data
                Demonstrate different operations in terms of Micro-operations
                Explain architecture of basic computer and micro-programmed control unit
                Understand and memory and I/O organization of a typical computer system
                Demonstrate benefits of pipelined systems
            <br><br> 

            <strong>Course Contents:</strong>

            <dt><strong>Unit 1:Data Representation</strong></dt>
            <dd>1.1 Data Representation:Binary Representation, BCD,
            Alphanumeric Representation, Complements ((r-1)’s
            Complement and r’s complement), Fixed Point representation,
            Representing Negative Numbers, Floating Point Representation,
            Arithmetic with Complements (Subtraction of Unsigned
            Numbers, Addition and Subtraction of Signed Numbers)
            Overflow, Detecting Overflow</dd>
                  <dd> 1.2 Other Binary Codes: Code, self Complementing Code,
            Weighted Code (2421 and 8421 codes), Excess-3 Code,
            EBCDIC</dd>
                <dd>1.3 Error Detection Codes: Parity Bit, Odd Parity, Even parity,
            Parity Generator & Checker</dd><br><br>
            <dt><strong>Unit 2: Register Transfer and Microoperations (5 Hrs.)</strong></dt>
             <dd>2.1. Microoperation, Register Transfer Language, Register Transfer, Control Function</dd>
              <dd>2.2. Arithmetic Microoperations: Binary Adder, Binary Adder-subtractor, Binary
            Incrementer, Arithmetic Circuit</dd>
              <dd>2.3. Logic Microoperations, Hardware Implementation, Applications of Logic
            Microoperations.</dd>
              <dd>2.4. Shift Microoperations: Logical Shift, Circular shift, Arithmetic Shift, Hardware
            Implementation of Shifter.</dd><br><br>
            <dt><strong>Unit 3: Basic Computer Organization and Design (8 Hrs.)</strong></dt>
            <dd>3.1. Instruction Code, Operation Code, Stored Program Concept</dd>
            <dd>3.2. Registers and memory of Basic Computer, Common Bus System for Basic
            Computer.</dd>
            <dd>3.3. Instruction Format, Instruction Set Completeness, Control Unit of Basic Computer,
            Control Timing Signals</dd>
            <dd>3.4. Instruction Cycle of Basic computer, Determining Type of Instruction, Memory
            Reference Instructions, Input-Output Instructions, Program Interrupt & Interrupt
            Cycle.</dd>
            <dd>3.5. Description and Flowchart of Basic Computer</dd><br><br>
            <dt><strong>Unit 4: Microprogrammed Control (4 Hrs.)</strong></dt>
            <dd>4.1. Control Word, Microprogram, Control Memory, Control Address Register,
            Sequencer</dd>
            <dd>4.2. Address Sequencing, Conditional Branch, Mapping of Instructions, Subroutines,
            Microinstruction Format, Symbolic Microinstructions</dd>
            <dd>4.3. Design of Control Unit</dd><br><br>
            <dt><strong>Unit 5: Central Processing Unit (4 Hrs.)</strong></dt>
            <dd>5.1. Major Components of CPU, CPU Organization</dd>
            <dd>5.2. Instruction Formats, Addressing Modes, Data Transfer and manipulation, Program
            Control, Subroutine Call and Return, Types of Interrupt</dd>
            <dd>5.3. RISC vs CISC, Pros and Cons of RISC and CISC, Overlapped Register Windows</dd><br><br>
            <dt><strong>Unit 6: Pipelining (6 Hrs.)</strong></dt>
            <dd>6.1. Parallel Processing, Multiple Functional Units, Flynn’s Classification</dd>
            <dd>6.2. Pipelining: Concept and Demonstration with Example, Speedup Equation, Floating
            Point addition and Subtraction with Pipelining</dd>
            <dd>6.3. Instruction Level Pipelining: Instruction Cycle, Three & Four-Segment Instruction
            Pipeline, Pipeline Conflicts and Solutions</dd>
            <dd>6.4. Vector Processing, Applications, Vector Operations, Matrix Multiplication</dd><br><br>
            <dt><strong>Unit 7: Computer Arithmetic (6 Hrs.)</strong></dt>
            <dd>7.1. Addition and Subtraction with Signed Magnitude Data, Addition and Subtraction with
            Signed 2’s Complement Data</dd>
            <dd>7.2. Multiplication of Signed Magnitude Data, Booth Multiplication, Division of Signed
            magnitude Data, Divide Overflow</dd><br><br>
            <dt><strong>Unit 8: Input Output Organization (4 Hrs.)</strong></dt>
            <dd>8.1. Input-Output Interface: I/O Bus and Interface Modules, I/O vs. Memory Bus, Isolated
            vs. Memory-Mapped I/O</dd>
            <dd>8.2. Asynchronous Data Transfer: Strobe, Handshaking<dd>
            <dd>8.3. Modes of Transfer: Programmed I/O, Interrupt-Initiated I/O, Direct memory Access</dd>
            <dd>8.4. Priority Interrupt: Polling, Daisy-Chaining, Parallel Priority Interrupt</dd>
            <dd>8.5. Direct Memory Access, Input-Output Processor, DMA vs. IOP</dd><br><br>
            <dt><strong>Unit 9: Memory Organization (4 Hrs.)</strong></dt>
            <dd>9.1 Memory Hierarchy, Main Memory, RAM and ROM Chips, Memory address Map,
            Memory Connection to CPU, Auxiliary Memory (magnetic Disk, Magnetic Tape)</dd>
            <dd>9.1 Associative Memory: Hardware Organization, Match Logic, Read Operation, Write
            Operation</dd>
            <dd>9.1 Cache Memory: Locality of Reference, Hit & Miss Ratio, Mapping, Write Policies</dd><br><br>
            <dt><strong>Text Books:</strong></dt>
            <dd>1. M. Morris Mano, “Computer System Architecture”, Prentice-Hall of India, Pvt. Ltd.,
            Third edition, 2007</dd><br><br>
            <dt><strong>References Books:</strong></dt>
            <dd>1. William Stallings, “Computer Organization and Architecture”, Prentice-Hall of India,
            Pvt. Ltd., Seventh edition, 2005.</dd>
            <dd>2. Vincent P. Heuring and Harry F. Jordan, “Computer System Design and Architecture”,
            Prentice-Hall of India, Pvt. Ltd., Second edition, 2003.</dd>


                </p>
                
                <p><strong>Laboratory Works:<br></strong>
                    Laboratory exercise should consist of tasks related configuration of distributed system, client server applications, message passing, remote method invocation, 
                    remote procedure calls, socket and system calls, and reliability and replication techniques. </p>
                    </div>
        </section>


    </main>
    <footer>
        <!-- The first section which display the details -->
        <section class="footer_details">
            <h3>
                sajiloIT
            </h3>
            <p>
                Sajilo CSIT was created while learning Web Technology in 5th semester of the CSIT course by the students of College of Applied Business (CAB) which is located at Gangahity, Chabahil.
            </p>
        </section>
        
        <!-- The links to the semester section -->
        <section class="sem_links">
            <h3>Notes</h3>
            <p><a href="../1_sem/1_sem_notes.html">First Semester</a></p>
            <p><a href="../2_sem/2_sem_notes.html">Second Semester</a></p>
            <p><a href="../3_sem/3_sem_notes.html">Third Semester</a></p>
            <p><a href="../4_sem/4_sem_notes.html">Fourth Semester</a></p>
            <p><a href="../5_sem/5_sem_notes.html">Fifth Semester</a></p>
            <p><a href="../6_sem/6_sem_notes.html">Sixth Semester</a></p>
            <p><a href="../7_sem/7_sem_notes.html">Seventh Semester</a></p>
            <p><a href="8_sem_notes.html">Eighth Semester</a></p>
        </section>

        
        <!-- Link Section -->
        <section class="links">
            <h3>Links</h3>
            <p><a href="../../aboutus.html">About Us</a></p>
            <p><a href="../../about_csit.html">About CSIT</a></p>
            <p><a href="../../privacy_policy.html">Privacy Policy</a></p>
            <p><a href="../../terms_conditions.html">Terms and Conditions</a></p>
        </section>
        

        <!-- The contact forum -->
        <section class="contact_forum">
            <h3>Contact US</h3>

            <!-- Name -->
            <label for="Name">Full Name</label>
            <input type="text">

            <!-- Email -->
            <label for="">E-mail</label>
            <input type="text">

            <!-- Subject -->
            <label for="">Subject</label>
            <input type="text">

            <!-- Message -->
            <label for="" >Message</label>
            <input type="text" class="message_box">

            <!-- Submit BUtton -->
            <button>Sumbit</button>

        </section>
       
    </footer>
     <!-- Copyright section -->
     <div class="copyright">
        <p>Copyright@2022 | sajiloIT | All Rights Reserved</p>
    </div>
</body>
</html>