$date
	Thu Jun 13 23:13:44 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 32 ! conv_out [31:0] $end
$var reg 1 " clk $end
$var reg 32 # data_in [31:0] $end
$var reg 1 $ reset $end
$var reg 1 % valid $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 32 & data_in [31:0] $end
$var wire 1 $ reset $end
$var wire 1 % valid $end
$var reg 32 ' conv_out [31:0] $end
$var reg 32 ( conv_sum [31:0] $end
$var integer 32 ) i [31:0] $end
$var integer 32 * j [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#10
$dumpvars
b11 *
b11 )
b0 (
b0 '
b0 &
1%
0$
b0 #
0"
b0 !
$end
#15
b11 *
b11 )
1"
#20
0"
b1 #
b1 &
#25
b11 *
b11 )
1"
#30
0"
b10 #
b10 &
#35
b11111111111111111111111111111111 !
b11111111111111111111111111111111 '
b0 (
b11 *
b11 )
1"
#40
0"
b11 #
b11 &
#45
b11111111111111111111111111111101 !
b11111111111111111111111111111101 '
b0 (
b11 *
b11 )
1"
#50
0"
b100 #
b100 &
#55
b11111111111111111111111111111011 !
b11111111111111111111111111111011 '
b0 (
b11 *
b11 )
1"
#60
0"
b101 #
b101 &
#65
b11111111111111111111111111111010 !
b11111111111111111111111111111010 '
b0 (
b11 *
b11 )
1"
#70
0"
b110 #
b110 &
#75
b0 (
b11 *
b11 )
1"
#80
0"
b111 #
b111 &
#85
b0 (
b11 *
b11 )
1"
#90
0"
b1000 #
b1000 &
#95
b0 (
b11 *
b11 )
1"
#100
0"
b1001 #
b1001 &
#105
b0 (
b11 *
b11 )
1"
#110
0"
0%
#115
1"
#120
0"
#125
1"
#130
0"
#135
1"
#140
0"
#145
1"
#150
0"
#155
1"
#160
0"
#165
1"
#170
0"
#175
1"
#180
0"
#185
1"
#190
0"
#195
1"
#200
0"
#205
1"
#210
0"
