<stg><name>makePatch_alignedToLine.1</name>


<trans_list>

<trans id="548" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1077" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1077" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1098" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="4" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1098" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1105" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="6" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1105" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1120" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="8" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1120" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="10" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="11" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="14" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="28" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %GDarray, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %GDn_points, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_0, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_1, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_2, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_3, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_4, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_5, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_6, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_7, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_8, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_9, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_10, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_11, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_12, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_13, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_14, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_15, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_16, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_17, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_18, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_19, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_20, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_21, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_22, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_23, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_24, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_25, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_26, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_27, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_28, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_29, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_30, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_31, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_0, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:35 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_1, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_2, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:37 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_3, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:38 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_4, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:39 %leftRight_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %leftRight

]]></Node>
<StgValue><ssdm name="leftRight_read"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40 %p_read_5 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read

]]></Node>
<StgValue><ssdm name="p_read_5"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:41 %z_top_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %z_top

]]></Node>
<StgValue><ssdm name="z_top_read"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:42 %apexZ0_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %apexZ0

]]></Node>
<StgValue><ssdm name="apexZ0_read"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64">
<![CDATA[
:43 %init_patch_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="init_patch_0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64">
<![CDATA[
:44 %init_patch_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="init_patch_1"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64">
<![CDATA[
:45 %init_patch_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="init_patch_2"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64">
<![CDATA[
:46 %init_patch_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="init_patch_3"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64">
<![CDATA[
:47 %init_patch_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="init_patch_4"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64">
<![CDATA[
:48 %NPpatches_superpoints_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49 %NPpatches_superpoints_0_addr = getelementptr i64 %NPpatches_superpoints_0, i64 0, i64 99

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_0_addr"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50 %NPpatches_superpoints_0_addr_4 = getelementptr i64 %NPpatches_superpoints_0, i64 0, i64 102

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_0_addr_4"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64">
<![CDATA[
:51 %NPpatches_superpoints_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_1"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52 %NPpatches_superpoints_1_addr_4 = getelementptr i64 %NPpatches_superpoints_1, i64 0, i64 99

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_1_addr_4"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:53 %NPpatches_superpoints_1_addr_5 = getelementptr i64 %NPpatches_superpoints_1, i64 0, i64 102

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_1_addr_5"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64">
<![CDATA[
:54 %NPpatches_superpoints_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_2"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:55 %NPpatches_superpoints_2_addr_4 = getelementptr i64 %NPpatches_superpoints_2, i64 0, i64 99

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_2_addr_4"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56 %NPpatches_superpoints_2_addr_5 = getelementptr i64 %NPpatches_superpoints_2, i64 0, i64 102

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_2_addr_5"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64">
<![CDATA[
:57 %NPpatches_superpoints_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_3"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58 %NPpatches_superpoints_3_addr_4 = getelementptr i64 %NPpatches_superpoints_3, i64 0, i64 99

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_3_addr_4"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:59 %NPpatches_superpoints_3_addr_5 = getelementptr i64 %NPpatches_superpoints_3, i64 0, i64 102

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_3_addr_5"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64">
<![CDATA[
:60 %NPpatches_superpoints_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_4"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:61 %NPpatches_superpoints_4_addr_4 = getelementptr i64 %NPpatches_superpoints_4, i64 0, i64 99

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_4_addr_4"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62 %NPpatches_superpoints_4_addr_5 = getelementptr i64 %NPpatches_superpoints_4, i64 0, i64 102

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_4_addr_5"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64">
<![CDATA[
:63 %NPpatches_parameters_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="NPpatches_parameters_0"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64">
<![CDATA[
:64 %NPpatches_parameters_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="NPpatches_parameters_4"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:65 %NPpatches_parameters_4_addr = getelementptr i64 %NPpatches_parameters_4, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="NPpatches_parameters_4_addr"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:66 %NPpatches_parameters_4_addr_4 = getelementptr i64 %NPpatches_parameters_4, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="NPpatches_parameters_4_addr_4"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:67 %NPpatches_parameters_4_addr_5 = getelementptr i64 %NPpatches_parameters_4, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="NPpatches_parameters_4_addr_5"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
:68 %br_ln1077 = br void

]]></Node>
<StgValue><ssdm name="br_ln1077"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten37 = phi i10 0, void, i10 %add_ln1077_2, void %.split17210

]]></Node>
<StgValue><ssdm name="indvar_flatten37"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:1 %a = phi i3 0, void, i3 %select_ln1077_2, void %.split17210

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:2 %indvar_flatten13 = phi i8 0, void, i8 %select_ln1079_4, void %.split17210

]]></Node>
<StgValue><ssdm name="indvar_flatten13"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:3 %b = phi i2 0, void, i2 %select_ln1079_3, void %.split17210

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:4 %indvar_flatten = phi i7 0, void, i7 %select_ln1081_4, void %.split17210

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:5 %c = phi i5 0, void, i5 %select_ln1081_3, void %.split17210

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:6 %d = phi i2 0, void, i2 %add_ln1083, void %.split17210

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7 %add_ln1077_2 = add i10 %indvar_flatten37, i10 1

]]></Node>
<StgValue><ssdm name="add_ln1077_2"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:8 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:9 %icmp_ln1077 = icmp_eq  i10 %indvar_flatten37, i10 720

]]></Node>
<StgValue><ssdm name="icmp_ln1077"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln1077 = br i1 %icmp_ln1077, void %.split178, void %.preheader135.preheader

]]></Node>
<StgValue><ssdm name="br_ln1077"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1077" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split178:0 %add_ln1077 = add i3 %a, i3 1

]]></Node>
<StgValue><ssdm name="add_ln1077"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1077" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split178:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_1077_1_VITIS_LOOP_1081_3_VITIS_LOOP_1083_4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1077" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split178:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 720, i64 720, i64 720

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1077" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split178:3 %icmp_ln1079 = icmp_eq  i8 %indvar_flatten13, i8 144

]]></Node>
<StgValue><ssdm name="icmp_ln1079"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1077" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split178:4 %select_ln1077 = select i1 %icmp_ln1079, i2 0, i2 %b

]]></Node>
<StgValue><ssdm name="select_ln1077"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1077" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split178:5 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1077" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split178:6 %xor_ln1077 = xor i1 %icmp_ln1079, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1077"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1077" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split178:7 %icmp_ln1083 = icmp_eq  i2 %d, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln1083"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1077" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split178:8 %and_ln1077 = and i1 %icmp_ln1083, i1 %xor_ln1077

]]></Node>
<StgValue><ssdm name="and_ln1077"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1077" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split178:9 %icmp_ln1081 = icmp_eq  i7 %indvar_flatten, i7 48

]]></Node>
<StgValue><ssdm name="icmp_ln1081"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1077" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split178:10 %and_ln1077_2 = and i1 %icmp_ln1081, i1 %xor_ln1077

]]></Node>
<StgValue><ssdm name="and_ln1077_2"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1077" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split178:11 %select_ln1077_2 = select i1 %icmp_ln1079, i3 %add_ln1077, i3 %a

]]></Node>
<StgValue><ssdm name="select_ln1077_2"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1077" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split178:12 %add_ln1079 = add i2 %select_ln1077, i2 1

]]></Node>
<StgValue><ssdm name="add_ln1079"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1077" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split178:13 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_1079_2_VITIS_LOOP_1081_3_VITIS_LOOP_1083_4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1077" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split178:14 %or_ln1079 = or i1 %and_ln1077_2, i1 %icmp_ln1079

]]></Node>
<StgValue><ssdm name="or_ln1079"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1077" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split178:15 %select_ln1079 = select i1 %or_ln1079, i5 0, i5 %c

]]></Node>
<StgValue><ssdm name="select_ln1079"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1077" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split178:16 %select_ln1079_3 = select i1 %and_ln1077_2, i2 %add_ln1079, i2 %select_ln1077

]]></Node>
<StgValue><ssdm name="select_ln1079_3"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1077" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
.split178:17 %tmp_149 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %select_ln1079_3, i4 0

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1077" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="62" op_0_bw="6">
<![CDATA[
.split178:18 %zext_ln1081 = zext i6 %tmp_149

]]></Node>
<StgValue><ssdm name="zext_ln1081"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1077" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split178:19 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1077" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split178:20 %xor_ln1079 = xor i1 %icmp_ln1081, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1079"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1077" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split178:21 %or_ln1079_2 = or i1 %icmp_ln1079, i1 %xor_ln1079

]]></Node>
<StgValue><ssdm name="or_ln1079_2"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1077" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split178:22 %and_ln1079 = and i1 %and_ln1077, i1 %or_ln1079_2

]]></Node>
<StgValue><ssdm name="and_ln1079"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1077" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split178:23 %add_ln1081 = add i5 %select_ln1079, i5 1

]]></Node>
<StgValue><ssdm name="add_ln1081"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1077" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split178:24 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_1081_3_VITIS_LOOP_1083_4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1077" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split178:25 %or_ln1081 = or i1 %and_ln1079, i1 %and_ln1077_2

]]></Node>
<StgValue><ssdm name="or_ln1081"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1077" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split178:26 %or_ln1081_2 = or i1 %or_ln1081, i1 %icmp_ln1079

]]></Node>
<StgValue><ssdm name="or_ln1081_2"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1077" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split178:27 %select_ln1081 = select i1 %or_ln1081_2, i2 0, i2 %d

]]></Node>
<StgValue><ssdm name="select_ln1081"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1077" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split178:28 %select_ln1081_3 = select i1 %and_ln1079, i5 %add_ln1081, i5 %select_ln1079

]]></Node>
<StgValue><ssdm name="select_ln1081_3"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1077" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="62" op_0_bw="5">
<![CDATA[
.split178:29 %zext_ln1085 = zext i5 %select_ln1081_3

]]></Node>
<StgValue><ssdm name="zext_ln1085"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1077" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split178:30 %add_ln1085 = add i62 %zext_ln1081, i62 %zext_ln1085

]]></Node>
<StgValue><ssdm name="add_ln1085"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1077" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="62">
<![CDATA[
.split178:31 %trunc_ln1085 = trunc i62 %add_ln1085

]]></Node>
<StgValue><ssdm name="trunc_ln1085"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1077" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="6" op_0_bw="62">
<![CDATA[
.split178:32 %trunc_ln1085_2 = trunc i62 %add_ln1085

]]></Node>
<StgValue><ssdm name="trunc_ln1085_2"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1077" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
.split178:33 %p_shl_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln1085_2, i2 0

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1077" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split178:34 %sub_ln1085 = sub i8 %p_shl_cast, i8 %trunc_ln1085

]]></Node>
<StgValue><ssdm name="sub_ln1085"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1077" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split178:35 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1077" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="2">
<![CDATA[
.split178:36 %zext_ln1085_3 = zext i2 %select_ln1081

]]></Node>
<StgValue><ssdm name="zext_ln1085_3"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1077" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split178:37 %add_ln1085_2 = add i8 %sub_ln1085, i8 %zext_ln1085_3

]]></Node>
<StgValue><ssdm name="add_ln1085_2"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1077" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="8">
<![CDATA[
.split178:38 %zext_ln1085_4 = zext i8 %add_ln1085_2

]]></Node>
<StgValue><ssdm name="zext_ln1085_4"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1077" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split178:39 %init_patch_0_addr = getelementptr i64 %init_patch_0, i64 0, i64 %zext_ln1085_4

]]></Node>
<StgValue><ssdm name="init_patch_0_addr"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1077" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split178:40 %init_patch_1_addr = getelementptr i64 %init_patch_1, i64 0, i64 %zext_ln1085_4

]]></Node>
<StgValue><ssdm name="init_patch_1_addr"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1077" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split178:41 %init_patch_2_addr = getelementptr i64 %init_patch_2, i64 0, i64 %zext_ln1085_4

]]></Node>
<StgValue><ssdm name="init_patch_2_addr"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1077" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split178:42 %init_patch_3_addr = getelementptr i64 %init_patch_3, i64 0, i64 %zext_ln1085_4

]]></Node>
<StgValue><ssdm name="init_patch_3_addr"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1077" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split178:43 %init_patch_4_addr = getelementptr i64 %init_patch_4, i64 0, i64 %zext_ln1085_4

]]></Node>
<StgValue><ssdm name="init_patch_4_addr"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1077" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split178:44 %specloopname_ln1083 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln1083"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1077" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
.split178:45 %switch_ln1085 = switch i3 %select_ln1077_2, void %branch4, i3 0, void %branch0, i3 1, void %branch1, i3 2, void %branch2, i3 3, void %branch3

]]></Node>
<StgValue><ssdm name="switch_ln1085"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1077" val="0"/>
<literal name="select_ln1077_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch3:0 %store_ln1085 = store i64 0, i8 %init_patch_3_addr

]]></Node>
<StgValue><ssdm name="store_ln1085"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1077" val="0"/>
<literal name="select_ln1077_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
branch3:1 %br_ln1085 = br void %.split17210

]]></Node>
<StgValue><ssdm name="br_ln1085"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1077" val="0"/>
<literal name="select_ln1077_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch2:0 %store_ln1085 = store i64 0, i8 %init_patch_2_addr

]]></Node>
<StgValue><ssdm name="store_ln1085"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1077" val="0"/>
<literal name="select_ln1077_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
branch2:1 %br_ln1085 = br void %.split17210

]]></Node>
<StgValue><ssdm name="br_ln1085"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1077" val="0"/>
<literal name="select_ln1077_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch1:0 %store_ln1085 = store i64 0, i8 %init_patch_1_addr

]]></Node>
<StgValue><ssdm name="store_ln1085"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1077" val="0"/>
<literal name="select_ln1077_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
branch1:1 %br_ln1085 = br void %.split17210

]]></Node>
<StgValue><ssdm name="br_ln1085"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1077" val="0"/>
<literal name="select_ln1077_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch0:0 %store_ln1085 = store i64 0, i8 %init_patch_0_addr

]]></Node>
<StgValue><ssdm name="store_ln1085"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1077" val="0"/>
<literal name="select_ln1077_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
branch0:1 %br_ln1085 = br void %.split17210

]]></Node>
<StgValue><ssdm name="br_ln1085"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1077" val="0"/>
<literal name="select_ln1077_2" val="!0"/>
<literal name="select_ln1077_2" val="!1"/>
<literal name="select_ln1077_2" val="!2"/>
<literal name="select_ln1077_2" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch4:0 %store_ln1085 = store i64 0, i8 %init_patch_4_addr

]]></Node>
<StgValue><ssdm name="store_ln1085"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1077" val="0"/>
<literal name="select_ln1077_2" val="!0"/>
<literal name="select_ln1077_2" val="!1"/>
<literal name="select_ln1077_2" val="!2"/>
<literal name="select_ln1077_2" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0">
<![CDATA[
branch4:1 %br_ln1085 = br void %.split17210

]]></Node>
<StgValue><ssdm name="br_ln1085"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1077" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split17210:0 %add_ln1083 = add i2 %select_ln1081, i2 1

]]></Node>
<StgValue><ssdm name="add_ln1083"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1077" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split17210:1 %add_ln1081_2 = add i7 %indvar_flatten, i7 1

]]></Node>
<StgValue><ssdm name="add_ln1081_2"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1077" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.split17210:2 %select_ln1081_4 = select i1 %or_ln1079, i7 1, i7 %add_ln1081_2

]]></Node>
<StgValue><ssdm name="select_ln1081_4"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1077" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split17210:3 %add_ln1079_2 = add i8 %indvar_flatten13, i8 1

]]></Node>
<StgValue><ssdm name="add_ln1079_2"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1077" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split17210:4 %select_ln1079_4 = select i1 %icmp_ln1079, i8 1, i8 %add_ln1079_2

]]></Node>
<StgValue><ssdm name="select_ln1079_4"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1077" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
.split17210:5 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
.preheader135.preheader:0 %br_ln1098 = br void %.preheader135

]]></Node>
<StgValue><ssdm name="br_ln1098"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader135:0 %superpoint_count_assign = phi i32 %init_patch_size, void %.split170, i32 0, void %.preheader135.preheader

]]></Node>
<StgValue><ssdm name="superpoint_count_assign"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader135:1 %ppl_0 = phi i32 %ppl_ret, void %.split170, i32 %p_read_5, void %.preheader135.preheader

]]></Node>
<StgValue><ssdm name="ppl_0"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader135:2 %i = phi i3 %i_17, void %.split170, i3 0, void %.preheader135.preheader

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader135:3 %i_17 = add i3 %i, i3 1

]]></Node>
<StgValue><ssdm name="i_17"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader135:4 %icmp_ln1098 = icmp_eq  i3 %i, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln1098"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader135:5 %empty_98 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader135:6 %br_ln1098 = br i1 %icmp_ln1098, void %.split170, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln1098"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1098" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="64" op_1_bw="192" op_2_bw="32" op_3_bw="3" op_4_bw="64" op_5_bw="64" op_6_bw="32" op_7_bw="1" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="32" op_14_bw="25" op_15_bw="26" op_16_bw="64">
<![CDATA[
.split170:1 %call_ret1 = call i64 @makeSuperPoint_alignedToLine, i192 %GDarray, i32 %GDn_points, i3 %i, i64 %z_top_read, i64 %apexZ0_read, i32 %p_read_5, i1 %leftRight_read, i64 %init_patch_0, i64 %init_patch_1, i64 %init_patch_2, i64 %init_patch_3, i64 %init_patch_4, i32 %superpoint_count_assign, i25 %radii, i26 %trapezoid_edges, i64 %temp

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1098" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.preheader:0 %br_ln1105 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln1105"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="185" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split170:0 %specloopname_ln1098 = specloopname void @_ssdm_op_SpecLoopName, void @empty_42

]]></Node>
<StgValue><ssdm name="specloopname_ln1098"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="64" op_1_bw="192" op_2_bw="32" op_3_bw="3" op_4_bw="64" op_5_bw="64" op_6_bw="32" op_7_bw="1" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="32" op_14_bw="25" op_15_bw="26" op_16_bw="64">
<![CDATA[
.split170:1 %call_ret1 = call i64 @makeSuperPoint_alignedToLine, i192 %GDarray, i32 %GDn_points, i3 %i, i64 %z_top_read, i64 %apexZ0_read, i32 %p_read_5, i1 %leftRight_read, i64 %init_patch_0, i64 %init_patch_1, i64 %init_patch_2, i64 %init_patch_3, i64 %init_patch_4, i32 %superpoint_count_assign, i25 %radii, i26 %trapezoid_edges, i64 %temp

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="64">
<![CDATA[
.split170:2 %ppl_ret = extractvalue i64 %call_ret1

]]></Node>
<StgValue><ssdm name="ppl_ret"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="64">
<![CDATA[
.split170:3 %init_patch_size = extractvalue i64 %call_ret1

]]></Node>
<StgValue><ssdm name="init_patch_size"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
.split170:4 %br_ln0 = br void %.preheader135

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="190" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader.preheader:0 %indvar_flatten83 = phi i10 %add_ln1105_2, void %.split16216, i10 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten83"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader.preheader:1 %b_5 = phi i3 %select_ln1105_2, void %.split16216, i3 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="b_5"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.preheader:2 %indvar_flatten59 = phi i8 %select_ln1107_4, void %.split16216, i8 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten59"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader.preheader:3 %c_5 = phi i2 %select_ln1107_3, void %.split16216, i2 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="c_5"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader.preheader:4 %indvar_flatten45 = phi i7 %select_ln1109_4, void %.split16216, i7 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten45"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader.preheader:5 %d_4 = phi i5 %select_ln1109_3, void %.split16216, i5 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="d_4"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader.preheader:6 %e = phi i2 %add_ln1111, void %.split16216, i2 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="e"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:7 %add_ln1105_2 = add i10 %indvar_flatten83, i10 1

]]></Node>
<StgValue><ssdm name="add_ln1105_2"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader.preheader:8 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:9 %icmp_ln1105 = icmp_eq  i10 %indvar_flatten83, i10 720

]]></Node>
<StgValue><ssdm name="icmp_ln1105"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:10 %br_ln1105 = br i1 %icmp_ln1105, void %.preheader, void %.preheader134.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln1105"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:0 %add_ln1105 = add i3 %b_5, i3 1

]]></Node>
<StgValue><ssdm name="add_ln1105"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_1105_5_VITIS_LOOP_1109_7_VITIS_LOOP_1111_8_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2 %empty_99 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 720, i64 720, i64 720

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:3 %icmp_ln1107 = icmp_eq  i8 %indvar_flatten59, i8 144

]]></Node>
<StgValue><ssdm name="icmp_ln1107"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader:4 %select_ln1105 = select i1 %icmp_ln1107, i2 0, i2 %c_5

]]></Node>
<StgValue><ssdm name="select_ln1105"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:5 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:6 %xor_ln1105 = xor i1 %icmp_ln1107, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1105"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:7 %icmp_ln1111 = icmp_eq  i2 %e, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln1111"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:8 %and_ln1105 = and i1 %icmp_ln1111, i1 %xor_ln1105

]]></Node>
<StgValue><ssdm name="and_ln1105"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:9 %icmp_ln1109 = icmp_eq  i7 %indvar_flatten45, i7 48

]]></Node>
<StgValue><ssdm name="icmp_ln1109"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:10 %and_ln1105_2 = and i1 %icmp_ln1109, i1 %xor_ln1105

]]></Node>
<StgValue><ssdm name="and_ln1105_2"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader:11 %select_ln1105_2 = select i1 %icmp_ln1107, i3 %add_ln1105, i3 %b_5

]]></Node>
<StgValue><ssdm name="select_ln1105_2"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:12 %add_ln1107 = add i2 %select_ln1105, i2 1

]]></Node>
<StgValue><ssdm name="add_ln1107"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:13 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_1107_6_VITIS_LOOP_1109_7_VITIS_LOOP_1111_8_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:14 %or_ln1107 = or i1 %and_ln1105_2, i1 %icmp_ln1107

]]></Node>
<StgValue><ssdm name="or_ln1107"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader:15 %select_ln1107 = select i1 %or_ln1107, i5 0, i5 %d_4

]]></Node>
<StgValue><ssdm name="select_ln1107"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader:16 %select_ln1107_3 = select i1 %and_ln1105_2, i2 %add_ln1107, i2 %select_ln1105

]]></Node>
<StgValue><ssdm name="select_ln1107_3"/></StgValue>
</operation>

<operation id="218" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
.preheader:17 %tmp_150 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %select_ln1107_3, i4 0

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="219" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="62" op_0_bw="6">
<![CDATA[
.preheader:18 %zext_ln1109 = zext i6 %tmp_150

]]></Node>
<StgValue><ssdm name="zext_ln1109"/></StgValue>
</operation>

<operation id="220" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:19 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="221" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:20 %xor_ln1107 = xor i1 %icmp_ln1109, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1107"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:21 %or_ln1107_2 = or i1 %icmp_ln1107, i1 %xor_ln1107

]]></Node>
<StgValue><ssdm name="or_ln1107_2"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:22 %and_ln1107 = and i1 %and_ln1105, i1 %or_ln1107_2

]]></Node>
<StgValue><ssdm name="and_ln1107"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:23 %add_ln1109 = add i5 %select_ln1107, i5 1

]]></Node>
<StgValue><ssdm name="add_ln1109"/></StgValue>
</operation>

<operation id="225" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:24 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_1109_7_VITIS_LOOP_1111_8_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:25 %or_ln1109 = or i1 %and_ln1107, i1 %and_ln1105_2

]]></Node>
<StgValue><ssdm name="or_ln1109"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:26 %or_ln1109_2 = or i1 %or_ln1109, i1 %icmp_ln1107

]]></Node>
<StgValue><ssdm name="or_ln1109_2"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader:27 %select_ln1109 = select i1 %or_ln1109_2, i2 0, i2 %e

]]></Node>
<StgValue><ssdm name="select_ln1109"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader:28 %select_ln1109_3 = select i1 %and_ln1107, i5 %add_ln1109, i5 %select_ln1107

]]></Node>
<StgValue><ssdm name="select_ln1109_3"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="62" op_0_bw="5">
<![CDATA[
.preheader:29 %zext_ln1113 = zext i5 %select_ln1109_3

]]></Node>
<StgValue><ssdm name="zext_ln1113"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader:30 %add_ln1113 = add i62 %zext_ln1109, i62 %zext_ln1113

]]></Node>
<StgValue><ssdm name="add_ln1113"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="62">
<![CDATA[
.preheader:31 %trunc_ln1113 = trunc i62 %add_ln1113

]]></Node>
<StgValue><ssdm name="trunc_ln1113"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="6" op_0_bw="62">
<![CDATA[
.preheader:32 %trunc_ln1113_2 = trunc i62 %add_ln1113

]]></Node>
<StgValue><ssdm name="trunc_ln1113_2"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
.preheader:33 %p_shl5_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln1113_2, i2 0

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:34 %sub_ln1113 = sub i8 %p_shl5_cast, i8 %trunc_ln1113

]]></Node>
<StgValue><ssdm name="sub_ln1113"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:35 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="2">
<![CDATA[
.preheader:36 %zext_ln1113_3 = zext i2 %select_ln1109

]]></Node>
<StgValue><ssdm name="zext_ln1113_3"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:37 %add_ln1113_2 = add i8 %sub_ln1113, i8 %zext_ln1113_3

]]></Node>
<StgValue><ssdm name="add_ln1113_2"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="8">
<![CDATA[
.preheader:38 %zext_ln1113_4 = zext i8 %add_ln1113_2

]]></Node>
<StgValue><ssdm name="zext_ln1113_4"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:39 %NPpatches_superpoints_0_addr_5 = getelementptr i64 %NPpatches_superpoints_0, i64 0, i64 %zext_ln1113_4

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_0_addr_5"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:40 %NPpatches_superpoints_1_addr = getelementptr i64 %NPpatches_superpoints_1, i64 0, i64 %zext_ln1113_4

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_1_addr"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:41 %NPpatches_superpoints_2_addr = getelementptr i64 %NPpatches_superpoints_2, i64 0, i64 %zext_ln1113_4

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_2_addr"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:42 %NPpatches_superpoints_3_addr = getelementptr i64 %NPpatches_superpoints_3, i64 0, i64 %zext_ln1113_4

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_3_addr"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:43 %NPpatches_superpoints_4_addr = getelementptr i64 %NPpatches_superpoints_4, i64 0, i64 %zext_ln1113_4

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_4_addr"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:44 %specloopname_ln1111 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln1111"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
.preheader:45 %switch_ln1113 = switch i3 %select_ln1105_2, void %branch9, i3 0, void %branch5, i3 1, void %branch6, i3 2, void %branch7, i3 3, void %branch8

]]></Node>
<StgValue><ssdm name="switch_ln1113"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1105" val="0"/>
<literal name="select_ln1105_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch8:0 %store_ln1113 = store i64 0, i8 %NPpatches_superpoints_3_addr

]]></Node>
<StgValue><ssdm name="store_ln1113"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1105" val="0"/>
<literal name="select_ln1105_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0">
<![CDATA[
branch8:1 %br_ln1113 = br void %.split16216

]]></Node>
<StgValue><ssdm name="br_ln1113"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1105" val="0"/>
<literal name="select_ln1105_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch7:0 %store_ln1113 = store i64 0, i8 %NPpatches_superpoints_2_addr

]]></Node>
<StgValue><ssdm name="store_ln1113"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1105" val="0"/>
<literal name="select_ln1105_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0">
<![CDATA[
branch7:1 %br_ln1113 = br void %.split16216

]]></Node>
<StgValue><ssdm name="br_ln1113"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1105" val="0"/>
<literal name="select_ln1105_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch6:0 %store_ln1113 = store i64 0, i8 %NPpatches_superpoints_1_addr

]]></Node>
<StgValue><ssdm name="store_ln1113"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1105" val="0"/>
<literal name="select_ln1105_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0">
<![CDATA[
branch6:1 %br_ln1113 = br void %.split16216

]]></Node>
<StgValue><ssdm name="br_ln1113"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1105" val="0"/>
<literal name="select_ln1105_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch5:0 %store_ln1113 = store i64 0, i8 %NPpatches_superpoints_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln1113"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1105" val="0"/>
<literal name="select_ln1105_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0">
<![CDATA[
branch5:1 %br_ln1113 = br void %.split16216

]]></Node>
<StgValue><ssdm name="br_ln1113"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1105" val="0"/>
<literal name="select_ln1105_2" val="!0"/>
<literal name="select_ln1105_2" val="!1"/>
<literal name="select_ln1105_2" val="!2"/>
<literal name="select_ln1105_2" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch9:0 %store_ln1113 = store i64 0, i8 %NPpatches_superpoints_4_addr

]]></Node>
<StgValue><ssdm name="store_ln1113"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1105" val="0"/>
<literal name="select_ln1105_2" val="!0"/>
<literal name="select_ln1105_2" val="!1"/>
<literal name="select_ln1105_2" val="!2"/>
<literal name="select_ln1105_2" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0">
<![CDATA[
branch9:1 %br_ln1113 = br void %.split16216

]]></Node>
<StgValue><ssdm name="br_ln1113"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split16216:0 %add_ln1111 = add i2 %select_ln1109, i2 1

]]></Node>
<StgValue><ssdm name="add_ln1111"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split16216:1 %add_ln1109_2 = add i7 %indvar_flatten45, i7 1

]]></Node>
<StgValue><ssdm name="add_ln1109_2"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.split16216:2 %select_ln1109_4 = select i1 %or_ln1107, i7 1, i7 %add_ln1109_2

]]></Node>
<StgValue><ssdm name="select_ln1109_4"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split16216:3 %add_ln1107_2 = add i8 %indvar_flatten59, i8 1

]]></Node>
<StgValue><ssdm name="add_ln1107_2"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split16216:4 %select_ln1107_4 = select i1 %icmp_ln1107, i8 1, i8 %add_ln1107_2

]]></Node>
<StgValue><ssdm name="select_ln1107_4"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0">
<![CDATA[
.split16216:5 %br_ln0 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="263" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0">
<![CDATA[
.preheader134.preheader.preheader:0 %br_ln1120 = br void %.preheader134.preheader

]]></Node>
<StgValue><ssdm name="br_ln1120"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="264" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader134.preheader:0 %indvar_flatten105 = phi i7 %add_ln1120_2, void %.split156132, i7 0, void %.preheader134.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten105"/></StgValue>
</operation>

<operation id="265" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader134.preheader:1 %b_6 = phi i3 %select_ln1120_2, void %.split156132, i3 0, void %.preheader134.preheader.preheader

]]></Node>
<StgValue><ssdm name="b_6"/></StgValue>
</operation>

<operation id="266" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader134.preheader:2 %indvar_flatten91 = phi i6 %select_ln1122_4, void %.split156132, i6 0, void %.preheader134.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten91"/></StgValue>
</operation>

<operation id="267" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader134.preheader:3 %c_6 = phi i3 %select_ln1122_3, void %.split156132, i3 0, void %.preheader134.preheader.preheader

]]></Node>
<StgValue><ssdm name="c_6"/></StgValue>
</operation>

<operation id="268" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader134.preheader:4 %d_6 = phi i3 %add_ln1124, void %.split156132, i3 0, void %.preheader134.preheader.preheader

]]></Node>
<StgValue><ssdm name="d_6"/></StgValue>
</operation>

<operation id="269" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader134.preheader:5 %add_ln1120_2 = add i7 %indvar_flatten105, i7 1

]]></Node>
<StgValue><ssdm name="add_ln1120_2"/></StgValue>
</operation>

<operation id="270" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader134.preheader:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="271" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader134.preheader:7 %icmp_ln1120 = icmp_eq  i7 %indvar_flatten105, i7 120

]]></Node>
<StgValue><ssdm name="icmp_ln1120"/></StgValue>
</operation>

<operation id="272" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader134.preheader:8 %br_ln1120 = br i1 %icmp_ln1120, void %.preheader134, void %.lr.ph.i

]]></Node>
<StgValue><ssdm name="br_ln1120"/></StgValue>
</operation>

<operation id="273" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader134:0 %add_ln1120 = add i3 %b_6, i3 1

]]></Node>
<StgValue><ssdm name="add_ln1120"/></StgValue>
</operation>

<operation id="274" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader134:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_1120_9_VITIS_LOOP_1122_10_VITIS_LOOP_1124_11_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="275" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader134:2 %empty_100 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 120, i64 120, i64 120

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>

<operation id="276" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader134:3 %icmp_ln1122 = icmp_eq  i6 %indvar_flatten91, i6 24

]]></Node>
<StgValue><ssdm name="icmp_ln1122"/></StgValue>
</operation>

<operation id="277" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader134:4 %select_ln1120 = select i1 %icmp_ln1122, i3 0, i3 %c_6

]]></Node>
<StgValue><ssdm name="select_ln1120"/></StgValue>
</operation>

<operation id="278" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader134:5 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="279" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader134:6 %xor_ln1120 = xor i1 %icmp_ln1122, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1120"/></StgValue>
</operation>

<operation id="280" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader134:7 %icmp_ln1124 = icmp_eq  i3 %d_6, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln1124"/></StgValue>
</operation>

<operation id="281" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader134:8 %and_ln1120 = and i1 %icmp_ln1124, i1 %xor_ln1120

]]></Node>
<StgValue><ssdm name="and_ln1120"/></StgValue>
</operation>

<operation id="282" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader134:9 %select_ln1120_2 = select i1 %icmp_ln1122, i3 %add_ln1120, i3 %b_6

]]></Node>
<StgValue><ssdm name="select_ln1120_2"/></StgValue>
</operation>

<operation id="283" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader134:10 %add_ln1122 = add i3 %select_ln1120, i3 1

]]></Node>
<StgValue><ssdm name="add_ln1122"/></StgValue>
</operation>

<operation id="284" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader134:11 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_1122_10_VITIS_LOOP_1124_11_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="285" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader134:12 %or_ln1122 = or i1 %and_ln1120, i1 %icmp_ln1122

]]></Node>
<StgValue><ssdm name="or_ln1122"/></StgValue>
</operation>

<operation id="286" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader134:13 %select_ln1122 = select i1 %or_ln1122, i3 0, i3 %d_6

]]></Node>
<StgValue><ssdm name="select_ln1122"/></StgValue>
</operation>

<operation id="287" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader134:14 %select_ln1122_3 = select i1 %and_ln1120, i3 %add_ln1122, i3 %select_ln1120

]]></Node>
<StgValue><ssdm name="select_ln1122_3"/></StgValue>
</operation>

<operation id="288" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="2" op_0_bw="3">
<![CDATA[
.preheader134:15 %trunc_ln1126 = trunc i3 %select_ln1122_3

]]></Node>
<StgValue><ssdm name="trunc_ln1126"/></StgValue>
</operation>

<operation id="289" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader134:16 %p_shl6_cast = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln1126, i3 0

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="290" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.preheader134:17 %tmp_151 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %select_ln1122_3, i1 0

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="291" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="5" op_0_bw="4">
<![CDATA[
.preheader134:18 %zext_ln1126 = zext i4 %tmp_151

]]></Node>
<StgValue><ssdm name="zext_ln1126"/></StgValue>
</operation>

<operation id="292" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader134:19 %sub_ln1126 = sub i5 %p_shl6_cast, i5 %zext_ln1126

]]></Node>
<StgValue><ssdm name="sub_ln1126"/></StgValue>
</operation>

<operation id="293" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader134:20 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="294" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="5" op_0_bw="3">
<![CDATA[
.preheader134:21 %zext_ln1126_3 = zext i3 %select_ln1122

]]></Node>
<StgValue><ssdm name="zext_ln1126_3"/></StgValue>
</operation>

<operation id="295" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader134:22 %add_ln1126 = add i5 %sub_ln1126, i5 %zext_ln1126_3

]]></Node>
<StgValue><ssdm name="add_ln1126"/></StgValue>
</operation>

<operation id="296" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="5">
<![CDATA[
.preheader134:23 %zext_ln1126_4 = zext i5 %add_ln1126

]]></Node>
<StgValue><ssdm name="zext_ln1126_4"/></StgValue>
</operation>

<operation id="297" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader134:24 %NPpatches_parameters_0_addr = getelementptr i64 %NPpatches_parameters_0, i64 0, i64 %zext_ln1126_4

]]></Node>
<StgValue><ssdm name="NPpatches_parameters_0_addr"/></StgValue>
</operation>

<operation id="298" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader134:25 %NPpatches_parameters_4_addr_6 = getelementptr i64 %NPpatches_parameters_4, i64 0, i64 %zext_ln1126_4

]]></Node>
<StgValue><ssdm name="NPpatches_parameters_4_addr_6"/></StgValue>
</operation>

<operation id="299" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader134:26 %specloopname_ln1124 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30

]]></Node>
<StgValue><ssdm name="specloopname_ln1124"/></StgValue>
</operation>

<operation id="300" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
.preheader134:27 %switch_ln1126 = switch i3 %select_ln1120_2, void %branch19, i3 0, void %branch15, i3 1, void %.split156132, i3 2, void %.split156132, i3 3, void %.split156132

]]></Node>
<StgValue><ssdm name="switch_ln1126"/></StgValue>
</operation>

<operation id="301" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1120" val="0"/>
<literal name="select_ln1120_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
branch15:0 %store_ln1126 = store i64 0, i5 %NPpatches_parameters_0_addr

]]></Node>
<StgValue><ssdm name="store_ln1126"/></StgValue>
</operation>

<operation id="302" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1120" val="0"/>
<literal name="select_ln1120_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0">
<![CDATA[
branch15:1 %br_ln1126 = br void %.split156132

]]></Node>
<StgValue><ssdm name="br_ln1126"/></StgValue>
</operation>

<operation id="303" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1120" val="0"/>
<literal name="select_ln1120_2" val="!0"/>
<literal name="select_ln1120_2" val="!1"/>
<literal name="select_ln1120_2" val="!2"/>
<literal name="select_ln1120_2" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
branch19:0 %store_ln1126 = store i64 0, i5 %NPpatches_parameters_4_addr_6

]]></Node>
<StgValue><ssdm name="store_ln1126"/></StgValue>
</operation>

<operation id="304" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1120" val="0"/>
<literal name="select_ln1120_2" val="!0"/>
<literal name="select_ln1120_2" val="!1"/>
<literal name="select_ln1120_2" val="!2"/>
<literal name="select_ln1120_2" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0">
<![CDATA[
branch19:1 %br_ln1126 = br void %.split156132

]]></Node>
<StgValue><ssdm name="br_ln1126"/></StgValue>
</operation>

<operation id="305" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split156132:0 %add_ln1124 = add i3 %select_ln1122, i3 1

]]></Node>
<StgValue><ssdm name="add_ln1124"/></StgValue>
</operation>

<operation id="306" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split156132:1 %add_ln1122_2 = add i6 %indvar_flatten91, i6 1

]]></Node>
<StgValue><ssdm name="add_ln1122_2"/></StgValue>
</operation>

<operation id="307" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split156132:2 %select_ln1122_4 = select i1 %icmp_ln1122, i6 1, i6 %add_ln1122_2

]]></Node>
<StgValue><ssdm name="select_ln1122_4"/></StgValue>
</operation>

<operation id="308" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0">
<![CDATA[
.split156132:3 %br_ln0 = br void %.preheader134.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="309" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="32">
<![CDATA[
.lr.ph.i:0 %sext_ln1133 = sext i32 %superpoint_count_assign

]]></Node>
<StgValue><ssdm name="sext_ln1133"/></StgValue>
</operation>

<operation id="310" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
.lr.ph.i:1 %store_ln86 = store i64 %apexZ0_read, i5 %NPpatches_parameters_4_addr

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="311" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="72" op_0_bw="64">
<![CDATA[
.lr.ph.i:2 %zext_ln1133 = zext i64 %sext_ln1133

]]></Node>
<StgValue><ssdm name="zext_ln1133"/></StgValue>
</operation>

<operation id="312" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
.lr.ph.i:3 %mul_ln1133 = mul i72 %zext_ln1133, i72 144

]]></Node>
<StgValue><ssdm name="mul_ln1133"/></StgValue>
</operation>

<operation id="313" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.i:4 %br_ln93 = br void

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="314" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="72" op_0_bw="72" op_1_bw="0" op_2_bw="72" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten151 = phi i72 0, void %.lr.ph.i, i72 %add_ln93, void %.split23

]]></Node>
<StgValue><ssdm name="indvar_flatten151"/></StgValue>
</operation>

<operation id="315" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:1 %i_16 = phi i64 0, void %.lr.ph.i, i64 %select_ln93_2, void %.split23

]]></Node>
<StgValue><ssdm name="i_16"/></StgValue>
</operation>

<operation id="316" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:2 %indvar_flatten127 = phi i8 0, void %.lr.ph.i, i8 %select_ln96_4, void %.split23

]]></Node>
<StgValue><ssdm name="indvar_flatten127"/></StgValue>
</operation>

<operation id="317" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:3 %a_4 = phi i2 0, void %.lr.ph.i, i2 %select_ln96_3, void %.split23

]]></Node>
<StgValue><ssdm name="a_4"/></StgValue>
</operation>

<operation id="318" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:4 %indvar_flatten113 = phi i7 0, void %.lr.ph.i, i7 %select_ln98_4, void %.split23

]]></Node>
<StgValue><ssdm name="indvar_flatten113"/></StgValue>
</operation>

<operation id="319" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:5 %b_8 = phi i5 0, void %.lr.ph.i, i5 %select_ln98_3, void %.split23

]]></Node>
<StgValue><ssdm name="b_8"/></StgValue>
</operation>

<operation id="320" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:6 %c_8 = phi i2 0, void %.lr.ph.i, i2 %add_ln100, void %.split23

]]></Node>
<StgValue><ssdm name="c_8"/></StgValue>
</operation>

<operation id="321" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
:7 %add_ln93 = add i72 %indvar_flatten151, i72 1

]]></Node>
<StgValue><ssdm name="add_ln93"/></StgValue>
</operation>

<operation id="322" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:8 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="323" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="72" op_1_bw="72">
<![CDATA[
:9 %icmp_ln93 = icmp_eq  i72 %indvar_flatten151, i72 %mul_ln1133

]]></Node>
<StgValue><ssdm name="icmp_ln93"/></StgValue>
</operation>

<operation id="324" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln93 = br i1 %icmp_ln93, void %.split154, void %._crit_edge.i.loopexit

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="325" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split154:0 %i_19 = add i64 %i_16, i64 1

]]></Node>
<StgValue><ssdm name="i_19"/></StgValue>
</operation>

<operation id="326" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split154:2 %icmp_ln96 = icmp_eq  i8 %indvar_flatten127, i8 144

]]></Node>
<StgValue><ssdm name="icmp_ln96"/></StgValue>
</operation>

<operation id="327" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split154:3 %select_ln93 = select i1 %icmp_ln96, i2 0, i2 %a_4

]]></Node>
<StgValue><ssdm name="select_ln93"/></StgValue>
</operation>

<operation id="328" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split154:4 %select_ln93_2 = select i1 %icmp_ln96, i64 %i_19, i64 %i_16

]]></Node>
<StgValue><ssdm name="select_ln93_2"/></StgValue>
</operation>

<operation id="329" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="3" op_0_bw="64">
<![CDATA[
.split154:5 %trunc_ln93 = trunc i64 %select_ln93_2

]]></Node>
<StgValue><ssdm name="trunc_ln93"/></StgValue>
</operation>

<operation id="330" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split154:7 %xor_ln93 = xor i1 %icmp_ln96, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln93"/></StgValue>
</operation>

<operation id="331" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split154:8 %icmp_ln100 = icmp_eq  i2 %c_8, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln100"/></StgValue>
</operation>

<operation id="332" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split154:9 %and_ln93 = and i1 %icmp_ln100, i1 %xor_ln93

]]></Node>
<StgValue><ssdm name="and_ln93"/></StgValue>
</operation>

<operation id="333" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split154:10 %icmp_ln98 = icmp_eq  i7 %indvar_flatten113, i7 48

]]></Node>
<StgValue><ssdm name="icmp_ln98"/></StgValue>
</operation>

<operation id="334" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split154:11 %and_ln93_2 = and i1 %icmp_ln98, i1 %xor_ln93

]]></Node>
<StgValue><ssdm name="and_ln93_2"/></StgValue>
</operation>

<operation id="335" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split154:12 %add_ln96 = add i2 %select_ln93, i2 1

]]></Node>
<StgValue><ssdm name="add_ln96"/></StgValue>
</operation>

<operation id="336" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split154:14 %or_ln96 = or i1 %and_ln93_2, i1 %icmp_ln96

]]></Node>
<StgValue><ssdm name="or_ln96"/></StgValue>
</operation>

<operation id="337" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split154:15 %select_ln96 = select i1 %or_ln96, i5 0, i5 %b_8

]]></Node>
<StgValue><ssdm name="select_ln96"/></StgValue>
</operation>

<operation id="338" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split154:16 %select_ln96_3 = select i1 %and_ln93_2, i2 %add_ln96, i2 %select_ln93

]]></Node>
<StgValue><ssdm name="select_ln96_3"/></StgValue>
</operation>

<operation id="339" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
.split154:17 %tmp_152 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %select_ln96_3, i4 0

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="340" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="62" op_0_bw="6">
<![CDATA[
.split154:18 %zext_ln98 = zext i6 %tmp_152

]]></Node>
<StgValue><ssdm name="zext_ln98"/></StgValue>
</operation>

<operation id="341" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split154:20 %xor_ln96 = xor i1 %icmp_ln98, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln96"/></StgValue>
</operation>

<operation id="342" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split154:21 %or_ln96_2 = or i1 %icmp_ln96, i1 %xor_ln96

]]></Node>
<StgValue><ssdm name="or_ln96_2"/></StgValue>
</operation>

<operation id="343" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split154:22 %and_ln96 = and i1 %and_ln93, i1 %or_ln96_2

]]></Node>
<StgValue><ssdm name="and_ln96"/></StgValue>
</operation>

<operation id="344" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split154:23 %add_ln98 = add i5 %select_ln96, i5 1

]]></Node>
<StgValue><ssdm name="add_ln98"/></StgValue>
</operation>

<operation id="345" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split154:25 %or_ln98 = or i1 %and_ln96, i1 %and_ln93_2

]]></Node>
<StgValue><ssdm name="or_ln98"/></StgValue>
</operation>

<operation id="346" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split154:26 %or_ln98_2 = or i1 %or_ln98, i1 %icmp_ln96

]]></Node>
<StgValue><ssdm name="or_ln98_2"/></StgValue>
</operation>

<operation id="347" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split154:27 %select_ln98 = select i1 %or_ln98_2, i2 0, i2 %c_8

]]></Node>
<StgValue><ssdm name="select_ln98"/></StgValue>
</operation>

<operation id="348" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split154:28 %select_ln98_3 = select i1 %and_ln96, i5 %add_ln98, i5 %select_ln96

]]></Node>
<StgValue><ssdm name="select_ln98_3"/></StgValue>
</operation>

<operation id="349" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="62" op_0_bw="5">
<![CDATA[
.split154:29 %zext_ln102 = zext i5 %select_ln98_3

]]></Node>
<StgValue><ssdm name="zext_ln102"/></StgValue>
</operation>

<operation id="350" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split154:30 %add_ln102 = add i62 %zext_ln98, i62 %zext_ln102

]]></Node>
<StgValue><ssdm name="add_ln102"/></StgValue>
</operation>

<operation id="351" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="8" op_0_bw="62">
<![CDATA[
.split154:31 %trunc_ln102 = trunc i62 %add_ln102

]]></Node>
<StgValue><ssdm name="trunc_ln102"/></StgValue>
</operation>

<operation id="352" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="6" op_0_bw="62">
<![CDATA[
.split154:32 %trunc_ln102_2 = trunc i62 %add_ln102

]]></Node>
<StgValue><ssdm name="trunc_ln102_2"/></StgValue>
</operation>

<operation id="353" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
.split154:33 %p_shl8_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln102_2, i2 0

]]></Node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="354" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split154:34 %sub_ln102 = sub i8 %p_shl8_cast, i8 %trunc_ln102

]]></Node>
<StgValue><ssdm name="sub_ln102"/></StgValue>
</operation>

<operation id="355" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="8" op_0_bw="2">
<![CDATA[
.split154:36 %zext_ln102_3 = zext i2 %select_ln98

]]></Node>
<StgValue><ssdm name="zext_ln102_3"/></StgValue>
</operation>

<operation id="356" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split154:37 %add_ln102_2 = add i8 %sub_ln102, i8 %zext_ln102_3

]]></Node>
<StgValue><ssdm name="add_ln102_2"/></StgValue>
</operation>

<operation id="357" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="8">
<![CDATA[
.split154:38 %zext_ln102_4 = zext i8 %add_ln102_2

]]></Node>
<StgValue><ssdm name="zext_ln102_4"/></StgValue>
</operation>

<operation id="358" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split154:39 %init_patch_0_addr_2 = getelementptr i64 %init_patch_0, i64 0, i64 %zext_ln102_4

]]></Node>
<StgValue><ssdm name="init_patch_0_addr_2"/></StgValue>
</operation>

<operation id="359" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split154:40 %init_patch_1_addr_2 = getelementptr i64 %init_patch_1, i64 0, i64 %zext_ln102_4

]]></Node>
<StgValue><ssdm name="init_patch_1_addr_2"/></StgValue>
</operation>

<operation id="360" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split154:41 %init_patch_2_addr_2 = getelementptr i64 %init_patch_2, i64 0, i64 %zext_ln102_4

]]></Node>
<StgValue><ssdm name="init_patch_2_addr_2"/></StgValue>
</operation>

<operation id="361" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split154:42 %init_patch_3_addr_2 = getelementptr i64 %init_patch_3, i64 0, i64 %zext_ln102_4

]]></Node>
<StgValue><ssdm name="init_patch_3_addr_2"/></StgValue>
</operation>

<operation id="362" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split154:43 %init_patch_4_addr_2 = getelementptr i64 %init_patch_4, i64 0, i64 %zext_ln102_4

]]></Node>
<StgValue><ssdm name="init_patch_4_addr_2"/></StgValue>
</operation>

<operation id="363" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split154:44 %NPpatches_superpoints_0_addr_6 = getelementptr i64 %NPpatches_superpoints_0, i64 0, i64 %zext_ln102_4

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_0_addr_6"/></StgValue>
</operation>

<operation id="364" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split154:45 %NPpatches_superpoints_1_addr_2 = getelementptr i64 %NPpatches_superpoints_1, i64 0, i64 %zext_ln102_4

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_1_addr_2"/></StgValue>
</operation>

<operation id="365" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split154:46 %NPpatches_superpoints_2_addr_2 = getelementptr i64 %NPpatches_superpoints_2, i64 0, i64 %zext_ln102_4

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_2_addr_2"/></StgValue>
</operation>

<operation id="366" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split154:47 %NPpatches_superpoints_3_addr_2 = getelementptr i64 %NPpatches_superpoints_3, i64 0, i64 %zext_ln102_4

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_3_addr_2"/></StgValue>
</operation>

<operation id="367" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split154:48 %NPpatches_superpoints_4_addr_2 = getelementptr i64 %NPpatches_superpoints_4, i64 0, i64 %zext_ln102_4

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_4_addr_2"/></StgValue>
</operation>

<operation id="368" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="8">
<![CDATA[
.split154:50 %init_patch_0_load = load i8 %init_patch_0_addr_2

]]></Node>
<StgValue><ssdm name="init_patch_0_load"/></StgValue>
</operation>

<operation id="369" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="8">
<![CDATA[
.split154:51 %init_patch_1_load = load i8 %init_patch_1_addr_2

]]></Node>
<StgValue><ssdm name="init_patch_1_load"/></StgValue>
</operation>

<operation id="370" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="8">
<![CDATA[
.split154:52 %init_patch_2_load = load i8 %init_patch_2_addr_2

]]></Node>
<StgValue><ssdm name="init_patch_2_load"/></StgValue>
</operation>

<operation id="371" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="8">
<![CDATA[
.split154:53 %init_patch_3_load = load i8 %init_patch_3_addr_2

]]></Node>
<StgValue><ssdm name="init_patch_3_load"/></StgValue>
</operation>

<operation id="372" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="64" op_0_bw="8">
<![CDATA[
.split154:54 %init_patch_4_load = load i8 %init_patch_4_addr_2

]]></Node>
<StgValue><ssdm name="init_patch_4_load"/></StgValue>
</operation>

<operation id="373" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
.split154:56 %switch_ln102 = switch i3 %trunc_ln93, void %branch14, i3 0, void %branch10, i3 1, void %branch11, i3 2, void %branch12, i3 3, void %branch13

]]></Node>
<StgValue><ssdm name="switch_ln102"/></StgValue>
</operation>

<operation id="374" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split23:0 %add_ln100 = add i2 %select_ln98, i2 1

]]></Node>
<StgValue><ssdm name="add_ln100"/></StgValue>
</operation>

<operation id="375" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split23:1 %add_ln98_2 = add i7 %indvar_flatten113, i7 1

]]></Node>
<StgValue><ssdm name="add_ln98_2"/></StgValue>
</operation>

<operation id="376" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.split23:2 %select_ln98_4 = select i1 %or_ln96, i7 1, i7 %add_ln98_2

]]></Node>
<StgValue><ssdm name="select_ln98_4"/></StgValue>
</operation>

<operation id="377" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split23:3 %add_ln96_2 = add i8 %indvar_flatten127, i8 1

]]></Node>
<StgValue><ssdm name="add_ln96_2"/></StgValue>
</operation>

<operation id="378" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split23:4 %select_ln96_4 = select i1 %icmp_ln96, i8 1, i8 %add_ln96_2

]]></Node>
<StgValue><ssdm name="select_ln96_4"/></StgValue>
</operation>

<operation id="379" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0">
<![CDATA[
.split23:5 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="380" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split154:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_93_1_VITIS_LOOP_98_3_VITIS_LOOP_100_4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="381" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split154:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="382" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split154:13 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_96_2_VITIS_LOOP_98_3_VITIS_LOOP_100_4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="383" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split154:19 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="384" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split154:24 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_98_3_VITIS_LOOP_100_4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="385" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split154:35 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="386" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split154:49 %specloopname_ln100 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln100"/></StgValue>
</operation>

<operation id="387" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="8">
<![CDATA[
.split154:50 %init_patch_0_load = load i8 %init_patch_0_addr_2

]]></Node>
<StgValue><ssdm name="init_patch_0_load"/></StgValue>
</operation>

<operation id="388" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="8">
<![CDATA[
.split154:51 %init_patch_1_load = load i8 %init_patch_1_addr_2

]]></Node>
<StgValue><ssdm name="init_patch_1_load"/></StgValue>
</operation>

<operation id="389" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="8">
<![CDATA[
.split154:52 %init_patch_2_load = load i8 %init_patch_2_addr_2

]]></Node>
<StgValue><ssdm name="init_patch_2_load"/></StgValue>
</operation>

<operation id="390" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="8">
<![CDATA[
.split154:53 %init_patch_3_load = load i8 %init_patch_3_addr_2

]]></Node>
<StgValue><ssdm name="init_patch_3_load"/></StgValue>
</operation>

<operation id="391" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="64" op_0_bw="8">
<![CDATA[
.split154:54 %init_patch_4_load = load i8 %init_patch_4_addr_2

]]></Node>
<StgValue><ssdm name="init_patch_4_load"/></StgValue>
</operation>

<operation id="392" st_id="11" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="3">
<![CDATA[
.split154:55 %tmp = mux i64 @_ssdm_op_Mux.ap_auto.5i64.i3, i64 %init_patch_0_load, i64 %init_patch_1_load, i64 %init_patch_2_load, i64 %init_patch_3_load, i64 %init_patch_4_load, i3 %trunc_ln93

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="393" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln93" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch13:0 %store_ln102 = store i64 %tmp, i8 %NPpatches_superpoints_3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="394" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln93" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0">
<![CDATA[
branch13:1 %br_ln102 = br void %.split23

]]></Node>
<StgValue><ssdm name="br_ln102"/></StgValue>
</operation>

<operation id="395" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln93" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch12:0 %store_ln102 = store i64 %tmp, i8 %NPpatches_superpoints_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="396" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln93" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0">
<![CDATA[
branch12:1 %br_ln102 = br void %.split23

]]></Node>
<StgValue><ssdm name="br_ln102"/></StgValue>
</operation>

<operation id="397" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch11:0 %store_ln102 = store i64 %tmp, i8 %NPpatches_superpoints_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="398" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0">
<![CDATA[
branch11:1 %br_ln102 = br void %.split23

]]></Node>
<StgValue><ssdm name="br_ln102"/></StgValue>
</operation>

<operation id="399" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch10:0 %store_ln102 = store i64 %tmp, i8 %NPpatches_superpoints_0_addr_6

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="400" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0">
<![CDATA[
branch10:1 %br_ln102 = br void %.split23

]]></Node>
<StgValue><ssdm name="br_ln102"/></StgValue>
</operation>

<operation id="401" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln93" val="!0"/>
<literal name="trunc_ln93" val="!1"/>
<literal name="trunc_ln93" val="!2"/>
<literal name="trunc_ln93" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
branch14:0 %store_ln102 = store i64 %tmp, i8 %NPpatches_superpoints_4_addr_2

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="402" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln93" val="!0"/>
<literal name="trunc_ln93" val="!1"/>
<literal name="trunc_ln93" val="!2"/>
<literal name="trunc_ln93" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0">
<![CDATA[
branch14:1 %br_ln102 = br void %.split23

]]></Node>
<StgValue><ssdm name="br_ln102"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="403" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.i.loopexit:0 %empty_101 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_101"/></StgValue>
</operation>

<operation id="404" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
._crit_edge.i.loopexit:1 %store_ln107 = store i64 %sext_ln1133, i5 %NPpatches_parameters_4_addr_4

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="405" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge.i.loopexit:2 %NPpatches_superpoints_0_load = load i8 %NPpatches_superpoints_0_addr

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_0_load"/></StgValue>
</operation>

<operation id="406" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge.i.loopexit:6 %NPpatches_superpoints_0_load_2 = load i8 %NPpatches_superpoints_0_addr_4

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_0_load_2"/></StgValue>
</operation>

<operation id="407" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
._crit_edge.i.loopexit:15 %store_ln55 = store i64 0, i5 %NPpatches_parameters_4_addr_5

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="408" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge.i.loopexit:16 %NPpatches_superpoints_1_load = load i8 %NPpatches_superpoints_1_addr_4

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_1_load"/></StgValue>
</operation>

<operation id="409" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge.i.loopexit:17 %NPpatches_superpoints_2_load = load i8 %NPpatches_superpoints_2_addr_4

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_2_load"/></StgValue>
</operation>

<operation id="410" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge.i.loopexit:18 %NPpatches_superpoints_3_load = load i8 %NPpatches_superpoints_3_addr_4

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_3_load"/></StgValue>
</operation>

<operation id="411" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge.i.loopexit:19 %NPpatches_superpoints_4_load = load i8 %NPpatches_superpoints_4_addr_4

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_4_load"/></StgValue>
</operation>

<operation id="412" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge.i.loopexit:20 %NPpatches_superpoints_1_load_2 = load i8 %NPpatches_superpoints_1_addr_5

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_1_load_2"/></StgValue>
</operation>

<operation id="413" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge.i.loopexit:21 %NPpatches_superpoints_2_load_2 = load i8 %NPpatches_superpoints_2_addr_5

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_2_load_2"/></StgValue>
</operation>

<operation id="414" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge.i.loopexit:22 %NPpatches_superpoints_3_load_2 = load i8 %NPpatches_superpoints_3_addr_5

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_3_load_2"/></StgValue>
</operation>

<operation id="415" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge.i.loopexit:23 %NPpatches_superpoints_4_load_2 = load i8 %NPpatches_superpoints_4_addr_5

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_4_load_2"/></StgValue>
</operation>

<operation id="416" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.i.loopexit:24 %store_ln57 = store i64 0, i64 %empty_101

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="417" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge.i.loopexit:2 %NPpatches_superpoints_0_load = load i8 %NPpatches_superpoints_0_addr

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_0_load"/></StgValue>
</operation>

<operation id="418" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.i.loopexit:3 %icmp_ln41 = icmp_slt  i64 %NPpatches_superpoints_0_load, i64 18446744073687551516

]]></Node>
<StgValue><ssdm name="icmp_ln41"/></StgValue>
</operation>

<operation id="419" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.loopexit:4 %z1_min = select i1 %icmp_ln41, i64 18446744073687551516, i64 %NPpatches_superpoints_0_load

]]></Node>
<StgValue><ssdm name="z1_min"/></StgValue>
</operation>

<operation id="420" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="26" op_0_bw="64">
<![CDATA[
._crit_edge.i.loopexit:5 %trunc_ln41 = trunc i64 %z1_min

]]></Node>
<StgValue><ssdm name="trunc_ln41"/></StgValue>
</operation>

<operation id="421" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge.i.loopexit:6 %NPpatches_superpoints_0_load_2 = load i8 %NPpatches_superpoints_0_addr_4

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_0_load_2"/></StgValue>
</operation>

<operation id="422" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.i.loopexit:7 %icmp_ln42 = icmp_slt  i64 %NPpatches_superpoints_0_load_2, i64 22000100

]]></Node>
<StgValue><ssdm name="icmp_ln42"/></StgValue>
</operation>

<operation id="423" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.loopexit:8 %z1_max = select i1 %icmp_ln42, i64 %NPpatches_superpoints_0_load_2, i64 22000100

]]></Node>
<StgValue><ssdm name="z1_max"/></StgValue>
</operation>

<operation id="424" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="26" op_0_bw="64">
<![CDATA[
._crit_edge.i.loopexit:9 %trunc_ln42 = trunc i64 %z1_max

]]></Node>
<StgValue><ssdm name="trunc_ln42"/></StgValue>
</operation>

<operation id="425" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.i.loopexit:10 %icmp_ln44 = icmp_sgt  i64 %z1_min, i64 %z1_max

]]></Node>
<StgValue><ssdm name="icmp_ln44"/></StgValue>
</operation>

<operation id="426" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
._crit_edge.i.loopexit:11 %z1_min_2 = select i1 %icmp_ln44, i26 23000100, i26 %trunc_ln41

]]></Node>
<StgValue><ssdm name="z1_min_2"/></StgValue>
</operation>

<operation id="427" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="64" op_0_bw="26">
<![CDATA[
._crit_edge.i.loopexit:12 %sext_ln44 = sext i26 %z1_min_2

]]></Node>
<StgValue><ssdm name="sext_ln44"/></StgValue>
</operation>

<operation id="428" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
._crit_edge.i.loopexit:13 %z1_max_2 = select i1 %icmp_ln44, i26 23000100, i26 %trunc_ln42

]]></Node>
<StgValue><ssdm name="z1_max_2"/></StgValue>
</operation>

<operation id="429" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="64" op_0_bw="26">
<![CDATA[
._crit_edge.i.loopexit:14 %sext_ln42 = sext i26 %z1_max_2

]]></Node>
<StgValue><ssdm name="sext_ln42"/></StgValue>
</operation>

<operation id="430" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge.i.loopexit:16 %NPpatches_superpoints_1_load = load i8 %NPpatches_superpoints_1_addr_4

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_1_load"/></StgValue>
</operation>

<operation id="431" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge.i.loopexit:17 %NPpatches_superpoints_2_load = load i8 %NPpatches_superpoints_2_addr_4

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_2_load"/></StgValue>
</operation>

<operation id="432" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge.i.loopexit:18 %NPpatches_superpoints_3_load = load i8 %NPpatches_superpoints_3_addr_4

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_3_load"/></StgValue>
</operation>

<operation id="433" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge.i.loopexit:19 %NPpatches_superpoints_4_load = load i8 %NPpatches_superpoints_4_addr_4

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_4_load"/></StgValue>
</operation>

<operation id="434" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge.i.loopexit:20 %NPpatches_superpoints_1_load_2 = load i8 %NPpatches_superpoints_1_addr_5

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_1_load_2"/></StgValue>
</operation>

<operation id="435" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge.i.loopexit:21 %NPpatches_superpoints_2_load_2 = load i8 %NPpatches_superpoints_2_addr_5

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_2_load_2"/></StgValue>
</operation>

<operation id="436" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge.i.loopexit:22 %NPpatches_superpoints_3_load_2 = load i8 %NPpatches_superpoints_3_addr_5

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_3_load_2"/></StgValue>
</operation>

<operation id="437" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge.i.loopexit:23 %NPpatches_superpoints_4_load_2 = load i8 %NPpatches_superpoints_4_addr_5

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_4_load_2"/></StgValue>
</operation>

<operation id="438" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.loopexit:25 %br_ln57 = br void

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="439" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:0 %i_20 = phi i31 %j, void %._crit_edge, i31 1, void %._crit_edge.i.loopexit

]]></Node>
<StgValue><ssdm name="i_20"/></StgValue>
</operation>

<operation id="440" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="31">
<![CDATA[
:1 %i_17_cast = zext i31 %i_20

]]></Node>
<StgValue><ssdm name="i_17_cast"/></StgValue>
</operation>

<operation id="441" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="442" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %icmp_ln57 = icmp_slt  i32 %i_17_cast, i32 %superpoint_count_assign

]]></Node>
<StgValue><ssdm name="icmp_ln57"/></StgValue>
</operation>

<operation id="443" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln57 = br i1 %icmp_ln57, void %_Z15wedgePatch_initRA5_A3_A16_A3_lRA5_A4_A6_lPS1_ll.exit, void

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="444" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:1 %p_load392 = load i64 %empty_101

]]></Node>
<StgValue><ssdm name="p_load392"/></StgValue>
</operation>

<operation id="445" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="3" op_0_bw="31">
<![CDATA[
:3 %trunc_ln61 = trunc i31 %i_20

]]></Node>
<StgValue><ssdm name="trunc_ln61"/></StgValue>
</operation>

<operation id="446" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="30" op_0_bw="30" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11 %tmp_153 = partselect i30 @_ssdm_op_PartSelect.i30.i64.i32.i32, i64 %p_load392, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="447" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
:12 %icmp_ln70 = icmp_slt  i30 %tmp_153, i30 1

]]></Node>
<StgValue><ssdm name="icmp_ln70"/></StgValue>
</operation>

<operation id="448" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13 %br_ln70 = br i1 %icmp_ln70, void %._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="449" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="2" op_0_bw="64">
<![CDATA[
:0 %trunc_ln72 = trunc i64 %p_load392

]]></Node>
<StgValue><ssdm name="trunc_ln72"/></StgValue>
</operation>

<operation id="450" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:1 %tmp_194_cast = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln72, i3 0

]]></Node>
<StgValue><ssdm name="tmp_194_cast"/></StgValue>
</operation>

<operation id="451" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="4" op_0_bw="64">
<![CDATA[
:2 %trunc_ln72_2 = trunc i64 %p_load392

]]></Node>
<StgValue><ssdm name="trunc_ln72_2"/></StgValue>
</operation>

<operation id="452" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
:3 %tmp_196_cast = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln72_2, i1 0

]]></Node>
<StgValue><ssdm name="tmp_196_cast"/></StgValue>
</operation>

<operation id="453" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4 %sub_ln72 = sub i5 %tmp_194_cast, i5 %tmp_196_cast

]]></Node>
<StgValue><ssdm name="sub_ln72"/></StgValue>
</operation>

<operation id="454" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="5">
<![CDATA[
:8 %NPpatches_parameters_4_load = load i5 %NPpatches_parameters_4_addr_5

]]></Node>
<StgValue><ssdm name="NPpatches_parameters_4_load"/></StgValue>
</operation>

<operation id="455" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0 %br_ln57 = br void

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="456" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:0 %j = add i31 %i_20, i31 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="457" st_id="15" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="3">
<![CDATA[
:5 %z_j_max = mux i64 @_ssdm_op_Mux.ap_auto.5i64.i3, i64 %NPpatches_superpoints_0_load_2, i64 %NPpatches_superpoints_1_load_2, i64 %NPpatches_superpoints_2_load_2, i64 %NPpatches_superpoints_3_load_2, i64 %NPpatches_superpoints_4_load_2, i3 %trunc_ln61

]]></Node>
<StgValue><ssdm name="z_j_max"/></StgValue>
</operation>

<operation id="458" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="31">
<![CDATA[
:6 %zext_ln64 = zext i31 %j

]]></Node>
<StgValue><ssdm name="zext_ln64"/></StgValue>
</operation>

<operation id="459" st_id="15" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:7 %a_3 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln44, i64 %z_j_max, i3 1, i32 %zext_ln64, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="a_3"/></StgValue>
</operation>

<operation id="460" st_id="15" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:8 %b_7 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln42, i64 %z_j_max, i3 1, i32 %zext_ln64, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="b_7"/></StgValue>
</operation>

<operation id="461" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="5">
<![CDATA[
:8 %NPpatches_parameters_4_load = load i5 %NPpatches_parameters_4_addr_5

]]></Node>
<StgValue><ssdm name="NPpatches_parameters_4_load"/></StgValue>
</operation>

<operation id="462" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="2" op_0_bw="64">
<![CDATA[
:9 %trunc_ln73 = trunc i64 %NPpatches_parameters_4_load

]]></Node>
<StgValue><ssdm name="trunc_ln73"/></StgValue>
</operation>

<operation id="463" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:10 %tmp_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln73, i3 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="464" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
:11 %tmp_130 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln73, i1 0

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="465" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="5" op_0_bw="3">
<![CDATA[
:12 %zext_ln73 = zext i3 %tmp_130

]]></Node>
<StgValue><ssdm name="zext_ln73"/></StgValue>
</operation>

<operation id="466" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:13 %sub_ln73 = sub i5 %tmp_s, i5 %zext_ln73

]]></Node>
<StgValue><ssdm name="sub_ln73"/></StgValue>
</operation>

<operation id="467" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:23 %add_ln76 = add i5 %sub_ln73, i5 4

]]></Node>
<StgValue><ssdm name="add_ln76"/></StgValue>
</operation>

<operation id="468" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="5">
<![CDATA[
:24 %zext_ln76 = zext i5 %add_ln76

]]></Node>
<StgValue><ssdm name="zext_ln76"/></StgValue>
</operation>

<operation id="469" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25 %NPpatches_parameters_0_addr_11 = getelementptr i64 %NPpatches_parameters_0, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="NPpatches_parameters_0_addr_11"/></StgValue>
</operation>

<operation id="470" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:26 %add_ln77 = add i5 %sub_ln73, i5 5

]]></Node>
<StgValue><ssdm name="add_ln77"/></StgValue>
</operation>

<operation id="471" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="5">
<![CDATA[
:27 %zext_ln77 = zext i5 %add_ln77

]]></Node>
<StgValue><ssdm name="zext_ln77"/></StgValue>
</operation>

<operation id="472" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28 %NPpatches_parameters_0_addr_12 = getelementptr i64 %NPpatches_parameters_0, i64 0, i64 %zext_ln77

]]></Node>
<StgValue><ssdm name="NPpatches_parameters_0_addr_12"/></StgValue>
</operation>

<operation id="473" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:32 %store_ln76 = store i64 %sext_ln44, i5 %NPpatches_parameters_0_addr_11

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="474" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:33 %store_ln77 = store i64 %sext_ln42, i5 %NPpatches_parameters_0_addr_12

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="475" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:34 %add_ln79 = add i64 %NPpatches_parameters_4_load, i64 1

]]></Node>
<StgValue><ssdm name="add_ln79"/></StgValue>
</operation>

<operation id="476" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="0">
<![CDATA[
:35 %store_ln79 = store i64 %add_ln79, i5 %NPpatches_parameters_4_addr_5

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="477" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
:36 %store_ln80 = store i64 %add_ln79, i64 %empty_101

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="478" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="3">
<![CDATA[
:4 %z_j_min = mux i64 @_ssdm_op_Mux.ap_auto.5i64.i3, i64 %NPpatches_superpoints_0_load, i64 %NPpatches_superpoints_1_load, i64 %NPpatches_superpoints_2_load, i64 %NPpatches_superpoints_3_load, i64 %NPpatches_superpoints_4_load, i3 %trunc_ln61

]]></Node>
<StgValue><ssdm name="z_j_min"/></StgValue>
</operation>

<operation id="479" st_id="16" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:7 %a_3 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln44, i64 %z_j_max, i3 1, i32 %zext_ln64, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="a_3"/></StgValue>
</operation>

<operation id="480" st_id="16" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:8 %b_7 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln42, i64 %z_j_max, i3 1, i32 %zext_ln64, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="b_7"/></StgValue>
</operation>

<operation id="481" st_id="16" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:9 %c_7 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln44, i64 %z_j_min, i3 1, i32 %zext_ln64, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="c_7"/></StgValue>
</operation>

<operation id="482" st_id="16" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:10 %d_5 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln42, i64 %z_j_min, i3 1, i32 %zext_ln64, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="d_5"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="483" st_id="17" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:7 %a_3 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln44, i64 %z_j_max, i3 1, i32 %zext_ln64, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="a_3"/></StgValue>
</operation>

<operation id="484" st_id="17" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:8 %b_7 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln42, i64 %z_j_max, i3 1, i32 %zext_ln64, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="b_7"/></StgValue>
</operation>

<operation id="485" st_id="17" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:9 %c_7 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln44, i64 %z_j_min, i3 1, i32 %zext_ln64, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="c_7"/></StgValue>
</operation>

<operation id="486" st_id="17" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:10 %d_5 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln42, i64 %z_j_min, i3 1, i32 %zext_ln64, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="d_5"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="487" st_id="18" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:7 %a_3 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln44, i64 %z_j_max, i3 1, i32 %zext_ln64, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="a_3"/></StgValue>
</operation>

<operation id="488" st_id="18" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:8 %b_7 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln42, i64 %z_j_max, i3 1, i32 %zext_ln64, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="b_7"/></StgValue>
</operation>

<operation id="489" st_id="18" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:9 %c_7 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln44, i64 %z_j_min, i3 1, i32 %zext_ln64, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="c_7"/></StgValue>
</operation>

<operation id="490" st_id="18" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:10 %d_5 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln42, i64 %z_j_min, i3 1, i32 %zext_ln64, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="d_5"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="491" st_id="19" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:7 %a_3 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln44, i64 %z_j_max, i3 1, i32 %zext_ln64, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="a_3"/></StgValue>
</operation>

<operation id="492" st_id="19" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:8 %b_7 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln42, i64 %z_j_max, i3 1, i32 %zext_ln64, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="b_7"/></StgValue>
</operation>

<operation id="493" st_id="19" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:9 %c_7 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln44, i64 %z_j_min, i3 1, i32 %zext_ln64, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="c_7"/></StgValue>
</operation>

<operation id="494" st_id="19" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:10 %d_5 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln42, i64 %z_j_min, i3 1, i32 %zext_ln64, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="d_5"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="495" st_id="20" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:7 %a_3 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln44, i64 %z_j_max, i3 1, i32 %zext_ln64, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="a_3"/></StgValue>
</operation>

<operation id="496" st_id="20" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:8 %b_7 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln42, i64 %z_j_max, i3 1, i32 %zext_ln64, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="b_7"/></StgValue>
</operation>

<operation id="497" st_id="20" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:9 %c_7 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln44, i64 %z_j_min, i3 1, i32 %zext_ln64, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="c_7"/></StgValue>
</operation>

<operation id="498" st_id="20" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:10 %d_5 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln42, i64 %z_j_min, i3 1, i32 %zext_ln64, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="d_5"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="499" st_id="21" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:7 %a_3 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln44, i64 %z_j_max, i3 1, i32 %zext_ln64, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="a_3"/></StgValue>
</operation>

<operation id="500" st_id="21" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:8 %b_7 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln42, i64 %z_j_max, i3 1, i32 %zext_ln64, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="b_7"/></StgValue>
</operation>

<operation id="501" st_id="21" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:9 %c_7 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln44, i64 %z_j_min, i3 1, i32 %zext_ln64, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="c_7"/></StgValue>
</operation>

<operation id="502" st_id="21" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:10 %d_5 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln42, i64 %z_j_min, i3 1, i32 %zext_ln64, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="d_5"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="503" st_id="22" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:7 %a_3 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln44, i64 %z_j_max, i3 1, i32 %zext_ln64, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="a_3"/></StgValue>
</operation>

<operation id="504" st_id="22" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:8 %b_7 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln42, i64 %z_j_max, i3 1, i32 %zext_ln64, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="b_7"/></StgValue>
</operation>

<operation id="505" st_id="22" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:9 %c_7 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln44, i64 %z_j_min, i3 1, i32 %zext_ln64, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="c_7"/></StgValue>
</operation>

<operation id="506" st_id="22" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:10 %d_5 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln42, i64 %z_j_min, i3 1, i32 %zext_ln64, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="d_5"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="507" st_id="23" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:7 %a_3 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln44, i64 %z_j_max, i3 1, i32 %zext_ln64, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="a_3"/></StgValue>
</operation>

<operation id="508" st_id="23" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:8 %b_7 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln42, i64 %z_j_max, i3 1, i32 %zext_ln64, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="b_7"/></StgValue>
</operation>

<operation id="509" st_id="23" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:9 %c_7 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln44, i64 %z_j_min, i3 1, i32 %zext_ln64, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="c_7"/></StgValue>
</operation>

<operation id="510" st_id="23" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:10 %d_5 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln42, i64 %z_j_min, i3 1, i32 %zext_ln64, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="d_5"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="511" st_id="24" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:7 %a_3 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln44, i64 %z_j_max, i3 1, i32 %zext_ln64, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="a_3"/></StgValue>
</operation>

<operation id="512" st_id="24" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:8 %b_7 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln42, i64 %z_j_max, i3 1, i32 %zext_ln64, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="b_7"/></StgValue>
</operation>

<operation id="513" st_id="24" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:9 %c_7 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln44, i64 %z_j_min, i3 1, i32 %zext_ln64, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="c_7"/></StgValue>
</operation>

<operation id="514" st_id="24" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:10 %d_5 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln42, i64 %z_j_min, i3 1, i32 %zext_ln64, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="d_5"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="515" st_id="25" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:7 %a_3 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln44, i64 %z_j_max, i3 1, i32 %zext_ln64, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="a_3"/></StgValue>
</operation>

<operation id="516" st_id="25" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:8 %b_7 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln42, i64 %z_j_max, i3 1, i32 %zext_ln64, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="b_7"/></StgValue>
</operation>

<operation id="517" st_id="25" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:9 %c_7 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln44, i64 %z_j_min, i3 1, i32 %zext_ln64, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="c_7"/></StgValue>
</operation>

<operation id="518" st_id="25" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:10 %d_5 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln42, i64 %z_j_min, i3 1, i32 %zext_ln64, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="d_5"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="519" st_id="26" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:7 %a_3 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln44, i64 %z_j_max, i3 1, i32 %zext_ln64, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="a_3"/></StgValue>
</operation>

<operation id="520" st_id="26" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:8 %b_7 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln42, i64 %z_j_max, i3 1, i32 %zext_ln64, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="b_7"/></StgValue>
</operation>

<operation id="521" st_id="26" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:9 %c_7 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln44, i64 %z_j_min, i3 1, i32 %zext_ln64, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="c_7"/></StgValue>
</operation>

<operation id="522" st_id="26" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:10 %d_5 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln42, i64 %z_j_min, i3 1, i32 %zext_ln64, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="d_5"/></StgValue>
</operation>

<operation id="523" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="64" op_0_bw="5">
<![CDATA[
:5 %zext_ln72 = zext i5 %sub_ln72

]]></Node>
<StgValue><ssdm name="zext_ln72"/></StgValue>
</operation>

<operation id="524" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %NPpatches_parameters_0_addr_7 = getelementptr i64 %NPpatches_parameters_0, i64 0, i64 %zext_ln72

]]></Node>
<StgValue><ssdm name="NPpatches_parameters_0_addr_7"/></StgValue>
</operation>

<operation id="525" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:7 %store_ln72 = store i64 %a_3, i5 %NPpatches_parameters_0_addr_7

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="526" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:14 %or_ln73 = or i5 %sub_ln73, i5 1

]]></Node>
<StgValue><ssdm name="or_ln73"/></StgValue>
</operation>

<operation id="527" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="5">
<![CDATA[
:15 %zext_ln73_2 = zext i5 %or_ln73

]]></Node>
<StgValue><ssdm name="zext_ln73_2"/></StgValue>
</operation>

<operation id="528" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16 %NPpatches_parameters_0_addr_8 = getelementptr i64 %NPpatches_parameters_0, i64 0, i64 %zext_ln73_2

]]></Node>
<StgValue><ssdm name="NPpatches_parameters_0_addr_8"/></StgValue>
</operation>

<operation id="529" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:29 %store_ln73 = store i64 %b_7, i5 %NPpatches_parameters_0_addr_8

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="530" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2 %specloopname_ln59 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33

]]></Node>
<StgValue><ssdm name="specloopname_ln59"/></StgValue>
</operation>

<operation id="531" st_id="27" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:9 %c_7 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln44, i64 %z_j_min, i3 1, i32 %zext_ln64, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="c_7"/></StgValue>
</operation>

<operation id="532" st_id="27" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:10 %d_5 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %sext_ln42, i64 %z_j_min, i3 1, i32 %zext_ln64, i3 5, i25 %radii

]]></Node>
<StgValue><ssdm name="d_5"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="533" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:17 %add_ln74 = add i5 %sub_ln73, i5 2

]]></Node>
<StgValue><ssdm name="add_ln74"/></StgValue>
</operation>

<operation id="534" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="5">
<![CDATA[
:18 %zext_ln74 = zext i5 %add_ln74

]]></Node>
<StgValue><ssdm name="zext_ln74"/></StgValue>
</operation>

<operation id="535" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19 %NPpatches_parameters_0_addr_9 = getelementptr i64 %NPpatches_parameters_0, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="NPpatches_parameters_0_addr_9"/></StgValue>
</operation>

<operation id="536" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:20 %add_ln75 = add i5 %sub_ln73, i5 3

]]></Node>
<StgValue><ssdm name="add_ln75"/></StgValue>
</operation>

<operation id="537" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="64" op_0_bw="5">
<![CDATA[
:21 %zext_ln75 = zext i5 %add_ln75

]]></Node>
<StgValue><ssdm name="zext_ln75"/></StgValue>
</operation>

<operation id="538" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22 %NPpatches_parameters_0_addr_10 = getelementptr i64 %NPpatches_parameters_0, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="NPpatches_parameters_0_addr_10"/></StgValue>
</operation>

<operation id="539" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:30 %store_ln74 = store i64 %c_7, i5 %NPpatches_parameters_0_addr_9

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="540" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:31 %store_ln75 = store i64 %d_5, i5 %NPpatches_parameters_0_addr_10

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="541" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="0">
<![CDATA[
:37 %br_ln80 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="542" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="1" op_4_bw="64">
<![CDATA[
_Z15wedgePatch_initRA5_A3_A16_A3_lRA5_A4_A6_lPS1_ll.exit:0 %call_ln111 = call void @get_acceptanceCorners, i64 %NPpatches_parameters_0, i64 %NPpatches_parameters_229, i1 %NPpatches_parameters_330, i64 %NPpatches_parameters_4

]]></Node>
<StgValue><ssdm name="call_ln111"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="543" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="1" op_4_bw="64">
<![CDATA[
_Z15wedgePatch_initRA5_A3_A16_A3_lRA5_A4_A6_lPS1_ll.exit:0 %call_ln111 = call void @get_acceptanceCorners, i64 %NPpatches_parameters_0, i64 %NPpatches_parameters_229, i1 %NPpatches_parameters_330, i64 %NPpatches_parameters_4

]]></Node>
<StgValue><ssdm name="call_ln111"/></StgValue>
</operation>

<operation id="544" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z15wedgePatch_initRA5_A3_A16_A3_lRA5_A4_A6_lPS1_ll.exit:1 %n_patches_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %n_patches

]]></Node>
<StgValue><ssdm name="n_patches_read"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="545" st_id="31" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="1" op_47_bw="64" op_48_bw="1" op_49_bw="64" op_50_bw="0" op_51_bw="0" op_52_bw="0">
<![CDATA[
_Z15wedgePatch_initRA5_A3_A16_A3_lRA5_A4_A6_lPS1_ll.exit:2 %call_ln1136 = call void @add_patch.111, i32 %n_patches, i32 %n_patches_read, i64 %patches_superpoints_0, i64 %patches_superpoints_1, i64 %patches_superpoints_2, i64 %patches_superpoints_3, i64 %patches_superpoints_4, i64 %patches_superpoints_5, i64 %patches_superpoints_6, i64 %patches_superpoints_7, i64 %patches_superpoints_8, i64 %patches_superpoints_9, i64 %patches_superpoints_10, i64 %patches_superpoints_11, i64 %patches_superpoints_12, i64 %patches_superpoints_13, i64 %patches_superpoints_14, i64 %patches_superpoints_15, i64 %patches_superpoints_16, i64 %patches_superpoints_17, i64 %patches_superpoints_18, i64 %patches_superpoints_19, i64 %patches_superpoints_20, i64 %patches_superpoints_21, i64 %patches_superpoints_22, i64 %patches_superpoints_23, i64 %patches_superpoints_24, i64 %patches_superpoints_25, i64 %patches_superpoints_26, i64 %patches_superpoints_27, i64 %patches_superpoints_28, i64 %patches_superpoints_29, i64 %patches_superpoints_30, i64 %patches_superpoints_31, i64 %patches_parameters_0, i64 %patches_parameters_1, i64 %patches_parameters_2, i64 %patches_parameters_3, i64 %patches_parameters_4, i64 %NPpatches_superpoints_0, i64 %NPpatches_superpoints_1, i64 %NPpatches_superpoints_2, i64 %NPpatches_superpoints_3, i64 %NPpatches_superpoints_4, i64 %NPpatches_parameters_0, i1 %NPpatches_parameters_128, i64 %NPpatches_parameters_229, i1 %NPpatches_parameters_330, i64 %NPpatches_parameters_4

]]></Node>
<StgValue><ssdm name="call_ln1136"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="546" st_id="32" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="1" op_47_bw="64" op_48_bw="1" op_49_bw="64" op_50_bw="0" op_51_bw="0" op_52_bw="0">
<![CDATA[
_Z15wedgePatch_initRA5_A3_A16_A3_lRA5_A4_A6_lPS1_ll.exit:2 %call_ln1136 = call void @add_patch.111, i32 %n_patches, i32 %n_patches_read, i64 %patches_superpoints_0, i64 %patches_superpoints_1, i64 %patches_superpoints_2, i64 %patches_superpoints_3, i64 %patches_superpoints_4, i64 %patches_superpoints_5, i64 %patches_superpoints_6, i64 %patches_superpoints_7, i64 %patches_superpoints_8, i64 %patches_superpoints_9, i64 %patches_superpoints_10, i64 %patches_superpoints_11, i64 %patches_superpoints_12, i64 %patches_superpoints_13, i64 %patches_superpoints_14, i64 %patches_superpoints_15, i64 %patches_superpoints_16, i64 %patches_superpoints_17, i64 %patches_superpoints_18, i64 %patches_superpoints_19, i64 %patches_superpoints_20, i64 %patches_superpoints_21, i64 %patches_superpoints_22, i64 %patches_superpoints_23, i64 %patches_superpoints_24, i64 %patches_superpoints_25, i64 %patches_superpoints_26, i64 %patches_superpoints_27, i64 %patches_superpoints_28, i64 %patches_superpoints_29, i64 %patches_superpoints_30, i64 %patches_superpoints_31, i64 %patches_parameters_0, i64 %patches_parameters_1, i64 %patches_parameters_2, i64 %patches_parameters_3, i64 %patches_parameters_4, i64 %NPpatches_superpoints_0, i64 %NPpatches_superpoints_1, i64 %NPpatches_superpoints_2, i64 %NPpatches_superpoints_3, i64 %NPpatches_superpoints_4, i64 %NPpatches_parameters_0, i1 %NPpatches_parameters_128, i64 %NPpatches_parameters_229, i1 %NPpatches_parameters_330, i64 %NPpatches_parameters_4

]]></Node>
<StgValue><ssdm name="call_ln1136"/></StgValue>
</operation>

<operation id="547" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="32">
<![CDATA[
_Z15wedgePatch_initRA5_A3_A16_A3_lRA5_A4_A6_lPS1_ll.exit:3 %ret_ln1137 = ret i32 %ppl_0

]]></Node>
<StgValue><ssdm name="ret_ln1137"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
