
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                      Premise(F2)
	S3= ICache[addr]={0,rS,rT,rD,0,37}                          Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= A_EX.Out=>ALU.A                                         Premise(F4)
	S7= B_EX.Out=>ALU.B                                         Premise(F5)
	S8= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                       Premise(F6)
	S9= ALU.Out=>ALUOut_MEM.In                                  Premise(F7)
	S10= FU.OutID1=>A_EX.In                                     Premise(F8)
	S11= FU.OutID2=>B_EX.In                                     Premise(F9)
	S12= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F10)
	S13= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F11)
	S14= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F12)
	S15= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F13)
	S16= FU.Bub_ID=>CU_ID.Bub                                   Premise(F14)
	S17= FU.Halt_ID=>CU_ID.Halt                                 Premise(F15)
	S18= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F16)
	S19= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F17)
	S20= FU.Bub_IF=>CU_IF.Bub                                   Premise(F18)
	S21= FU.Halt_IF=>CU_IF.Halt                                 Premise(F19)
	S22= ICache.Hit=>CU_IF.ICacheHit                            Premise(F20)
	S23= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F21)
	S24= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F22)
	S25= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F23)
	S26= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F24)
	S27= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F25)
	S28= ICache.Hit=>FU.ICacheHit                               Premise(F26)
	S29= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F27)
	S30= IR_EX.Out=>FU.IR_EX                                    Premise(F28)
	S31= IR_ID.Out=>FU.IR_ID                                    Premise(F29)
	S32= IR_WB.Out=>FU.IR_WB                                    Premise(F30)
	S33= ALUOut_DMMU1.Out=>FU.InDMMU1                           Premise(F31)
	S34= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                     Premise(F32)
	S35= ALU.Out=>FU.InEX                                       Premise(F33)
	S36= IR_EX.Out15_11=>FU.InEX_WReg                           Premise(F34)
	S37= GPR.Rdata1=>FU.InID1                                   Premise(F35)
	S38= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F36)
	S39= GPR.Rdata2=>FU.InID2                                   Premise(F37)
	S40= IR_ID.Out20_16=>FU.InID2_RReg                          Premise(F38)
	S41= ALUOut_WB.Out=>FU.InWB                                 Premise(F39)
	S42= IR_WB.Out15_11=>FU.InWB_WReg                           Premise(F40)
	S43= IR_ID.Out25_21=>GPR.RReg1                              Premise(F41)
	S44= IR_ID.Out20_16=>GPR.RReg2                              Premise(F42)
	S45= ALUOut_WB.Out=>GPR.WData                               Premise(F43)
	S46= IR_WB.Out15_11=>GPR.WReg                               Premise(F44)
	S47= IMMU.Addr=>IAddrReg.In                                 Premise(F45)
	S48= PC.Out=>ICache.IEA                                     Premise(F46)
	S49= ICache.IEA=addr                                        Path(S5,S48)
	S50= ICache.Hit=ICacheHit(addr)                             ICache-Search(S49)
	S51= ICache.Out={0,rS,rT,rD,0,37}                           ICache-Search(S49,S3)
	S52= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S50,S22)
	S53= FU.ICacheHit=ICacheHit(addr)                           Path(S50,S28)
	S54= ICache.Out=>ICacheReg.In                               Premise(F47)
	S55= ICacheReg.In={0,rS,rT,rD,0,37}                         Path(S51,S54)
	S56= PC.Out=>IMMU.IEA                                       Premise(F48)
	S57= IMMU.IEA=addr                                          Path(S5,S56)
	S58= CP0.ASID=>IMMU.PID                                     Premise(F49)
	S59= IMMU.PID=pid                                           Path(S4,S58)
	S60= IMMU.Addr={pid,addr}                                   IMMU-Search(S59,S57)
	S61= IAddrReg.In={pid,addr}                                 Path(S60,S47)
	S62= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S59,S57)
	S63= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S62,S23)
	S64= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F50)
	S65= IR_ID.Out=>IR_EX.In                                    Premise(F51)
	S66= ICache.Out=>IR_ID.In                                   Premise(F52)
	S67= IR_ID.In={0,rS,rT,rD,0,37}                             Path(S51,S66)
	S68= ICache.Out=>IR_IMMU.In                                 Premise(F53)
	S69= IR_IMMU.In={0,rS,rT,rD,0,37}                           Path(S51,S68)
	S70= IR_EX.Out=>IR_MEM.In                                   Premise(F54)
	S71= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F55)
	S72= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F56)
	S73= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F57)
	S74= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F58)
	S75= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F59)
	S76= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F60)
	S77= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F61)
	S78= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F62)
	S79= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F63)
	S80= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F64)
	S81= IR_EX.Out31_26=>CU_EX.Op                               Premise(F65)
	S82= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F66)
	S83= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F67)
	S84= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F68)
	S85= IR_ID.Out31_26=>CU_ID.Op                               Premise(F69)
	S86= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F70)
	S87= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F71)
	S88= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F72)
	S89= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F73)
	S90= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F74)
	S91= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F75)
	S92= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F76)
	S93= IR_WB.Out31_26=>CU_WB.Op                               Premise(F77)
	S94= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F78)
	S95= CtrlA_EX=0                                             Premise(F79)
	S96= CtrlB_EX=0                                             Premise(F80)
	S97= CtrlALUOut_MEM=0                                       Premise(F81)
	S98= CtrlALUOut_DMMU1=0                                     Premise(F82)
	S99= CtrlALUOut_DMMU2=0                                     Premise(F83)
	S100= CtrlALUOut_WB=0                                       Premise(F84)
	S101= CtrlA_MEM=0                                           Premise(F85)
	S102= CtrlA_WB=0                                            Premise(F86)
	S103= CtrlB_MEM=0                                           Premise(F87)
	S104= CtrlB_WB=0                                            Premise(F88)
	S105= CtrlICache=0                                          Premise(F89)
	S106= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S3,S105)
	S107= CtrlIMMU=0                                            Premise(F90)
	S108= CtrlIR_DMMU1=0                                        Premise(F91)
	S109= CtrlIR_DMMU2=0                                        Premise(F92)
	S110= CtrlIR_EX=0                                           Premise(F93)
	S111= CtrlIR_ID=1                                           Premise(F94)
	S112= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Write(S67,S111)
	S113= CtrlIR_IMMU=0                                         Premise(F95)
	S114= CtrlIR_MEM=0                                          Premise(F96)
	S115= CtrlIR_WB=0                                           Premise(F97)
	S116= CtrlGPR=0                                             Premise(F98)
	S117= CtrlIAddrReg=0                                        Premise(F99)
	S118= CtrlPC=0                                              Premise(F100)
	S119= CtrlPCInc=1                                           Premise(F101)
	S120= PC[Out]=addr+4                                        PC-Inc(S1,S118,S119)
	S121= PC[CIA]=addr                                          PC-Inc(S1,S118,S119)
	S122= CtrlIMem=0                                            Premise(F102)
	S123= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S2,S122)
	S124= CtrlICacheReg=0                                       Premise(F103)
	S125= CtrlASIDIn=0                                          Premise(F104)
	S126= CtrlCP0=0                                             Premise(F105)
	S127= CP0[ASID]=pid                                         CP0-Hold(S0,S126)
	S128= CtrlEPCIn=0                                           Premise(F106)
	S129= CtrlExCodeIn=0                                        Premise(F107)
	S130= CtrlIRMux=0                                           Premise(F108)
	S131= GPR[rS]=a                                             Premise(F109)
	S132= GPR[rT]=b                                             Premise(F110)

ID	S133= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S112)
	S134= IR_ID.Out31_26=0                                      IR-Out(S112)
	S135= IR_ID.Out25_21=rS                                     IR-Out(S112)
	S136= IR_ID.Out20_16=rT                                     IR-Out(S112)
	S137= IR_ID.Out15_11=rD                                     IR-Out(S112)
	S138= IR_ID.Out10_6=0                                       IR-Out(S112)
	S139= IR_ID.Out5_0=37                                       IR-Out(S112)
	S140= PC.Out=addr+4                                         PC-Out(S120)
	S141= PC.CIA=addr                                           PC-Out(S121)
	S142= PC.CIA31_28=addr[31:28]                               PC-Out(S121)
	S143= CP0.ASID=pid                                          CP0-Read-ASID(S127)
	S144= A_EX.Out=>ALU.A                                       Premise(F216)
	S145= B_EX.Out=>ALU.B                                       Premise(F217)
	S146= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F218)
	S147= ALU.Out=>ALUOut_MEM.In                                Premise(F219)
	S148= FU.OutID1=>A_EX.In                                    Premise(F220)
	S149= FU.OutID2=>B_EX.In                                    Premise(F221)
	S150= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F222)
	S151= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F223)
	S152= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F224)
	S153= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F225)
	S154= FU.Bub_ID=>CU_ID.Bub                                  Premise(F226)
	S155= FU.Halt_ID=>CU_ID.Halt                                Premise(F227)
	S156= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F228)
	S157= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F229)
	S158= FU.Bub_IF=>CU_IF.Bub                                  Premise(F230)
	S159= FU.Halt_IF=>CU_IF.Halt                                Premise(F231)
	S160= ICache.Hit=>CU_IF.ICacheHit                           Premise(F232)
	S161= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F233)
	S162= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F234)
	S163= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F235)
	S164= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F236)
	S165= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F237)
	S166= ICache.Hit=>FU.ICacheHit                              Premise(F238)
	S167= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F239)
	S168= IR_EX.Out=>FU.IR_EX                                   Premise(F240)
	S169= IR_ID.Out=>FU.IR_ID                                   Premise(F241)
	S170= FU.IR_ID={0,rS,rT,rD,0,37}                            Path(S133,S169)
	S171= IR_WB.Out=>FU.IR_WB                                   Premise(F242)
	S172= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F243)
	S173= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F244)
	S174= ALU.Out=>FU.InEX                                      Premise(F245)
	S175= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F246)
	S176= GPR.Rdata1=>FU.InID1                                  Premise(F247)
	S177= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F248)
	S178= FU.InID1_RReg=rS                                      Path(S135,S177)
	S179= GPR.Rdata2=>FU.InID2                                  Premise(F249)
	S180= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F250)
	S181= FU.InID2_RReg=rT                                      Path(S136,S180)
	S182= ALUOut_WB.Out=>FU.InWB                                Premise(F251)
	S183= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F252)
	S184= IR_ID.Out25_21=>GPR.RReg1                             Premise(F253)
	S185= GPR.RReg1=rS                                          Path(S135,S184)
	S186= GPR.Rdata1=a                                          GPR-Read(S185,S131)
	S187= FU.InID1=a                                            Path(S186,S176)
	S188= FU.OutID1=FU(a)                                       FU-Forward(S187)
	S189= A_EX.In=FU(a)                                         Path(S188,S148)
	S190= IR_ID.Out20_16=>GPR.RReg2                             Premise(F254)
	S191= GPR.RReg2=rT                                          Path(S136,S190)
	S192= GPR.Rdata2=b                                          GPR-Read(S191,S132)
	S193= FU.InID2=b                                            Path(S192,S179)
	S194= FU.OutID2=FU(b)                                       FU-Forward(S193)
	S195= B_EX.In=FU(b)                                         Path(S194,S149)
	S196= ALUOut_WB.Out=>GPR.WData                              Premise(F255)
	S197= IR_WB.Out15_11=>GPR.WReg                              Premise(F256)
	S198= IMMU.Addr=>IAddrReg.In                                Premise(F257)
	S199= PC.Out=>ICache.IEA                                    Premise(F258)
	S200= ICache.IEA=addr+4                                     Path(S140,S199)
	S201= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S200)
	S202= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S201,S160)
	S203= FU.ICacheHit=ICacheHit(addr+4)                        Path(S201,S166)
	S204= ICache.Out=>ICacheReg.In                              Premise(F259)
	S205= PC.Out=>IMMU.IEA                                      Premise(F260)
	S206= IMMU.IEA=addr+4                                       Path(S140,S205)
	S207= CP0.ASID=>IMMU.PID                                    Premise(F261)
	S208= IMMU.PID=pid                                          Path(S143,S207)
	S209= IMMU.Addr={pid,addr+4}                                IMMU-Search(S208,S206)
	S210= IAddrReg.In={pid,addr+4}                              Path(S209,S198)
	S211= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S208,S206)
	S212= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S211,S161)
	S213= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F262)
	S214= IR_ID.Out=>IR_EX.In                                   Premise(F263)
	S215= IR_EX.In={0,rS,rT,rD,0,37}                            Path(S133,S214)
	S216= ICache.Out=>IR_ID.In                                  Premise(F264)
	S217= ICache.Out=>IR_IMMU.In                                Premise(F265)
	S218= IR_EX.Out=>IR_MEM.In                                  Premise(F266)
	S219= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F267)
	S220= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F268)
	S221= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F269)
	S222= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F270)
	S223= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F271)
	S224= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F272)
	S225= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F273)
	S226= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F274)
	S227= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F275)
	S228= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F276)
	S229= IR_EX.Out31_26=>CU_EX.Op                              Premise(F277)
	S230= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F278)
	S231= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F279)
	S232= CU_ID.IRFunc1=rT                                      Path(S136,S231)
	S233= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F280)
	S234= CU_ID.IRFunc2=rS                                      Path(S135,S233)
	S235= IR_ID.Out31_26=>CU_ID.Op                              Premise(F281)
	S236= CU_ID.Op=0                                            Path(S134,S235)
	S237= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F282)
	S238= CU_ID.IRFunc=37                                       Path(S139,S237)
	S239= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F283)
	S240= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F284)
	S241= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F285)
	S242= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F286)
	S243= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F287)
	S244= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F288)
	S245= IR_WB.Out31_26=>CU_WB.Op                              Premise(F289)
	S246= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F290)
	S247= CtrlA_EX=1                                            Premise(F291)
	S248= [A_EX]=FU(a)                                          A_EX-Write(S189,S247)
	S249= CtrlB_EX=1                                            Premise(F292)
	S250= [B_EX]=FU(b)                                          B_EX-Write(S195,S249)
	S251= CtrlALUOut_MEM=0                                      Premise(F293)
	S252= CtrlALUOut_DMMU1=0                                    Premise(F294)
	S253= CtrlALUOut_DMMU2=0                                    Premise(F295)
	S254= CtrlALUOut_WB=0                                       Premise(F296)
	S255= CtrlA_MEM=0                                           Premise(F297)
	S256= CtrlA_WB=0                                            Premise(F298)
	S257= CtrlB_MEM=0                                           Premise(F299)
	S258= CtrlB_WB=0                                            Premise(F300)
	S259= CtrlICache=0                                          Premise(F301)
	S260= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S106,S259)
	S261= CtrlIMMU=0                                            Premise(F302)
	S262= CtrlIR_DMMU1=0                                        Premise(F303)
	S263= CtrlIR_DMMU2=0                                        Premise(F304)
	S264= CtrlIR_EX=1                                           Premise(F305)
	S265= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Write(S215,S264)
	S266= CtrlIR_ID=0                                           Premise(F306)
	S267= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S112,S266)
	S268= CtrlIR_IMMU=0                                         Premise(F307)
	S269= CtrlIR_MEM=0                                          Premise(F308)
	S270= CtrlIR_WB=0                                           Premise(F309)
	S271= CtrlGPR=0                                             Premise(F310)
	S272= GPR[rS]=a                                             GPR-Hold(S131,S271)
	S273= GPR[rT]=b                                             GPR-Hold(S132,S271)
	S274= CtrlIAddrReg=0                                        Premise(F311)
	S275= CtrlPC=0                                              Premise(F312)
	S276= CtrlPCInc=0                                           Premise(F313)
	S277= PC[CIA]=addr                                          PC-Hold(S121,S276)
	S278= PC[Out]=addr+4                                        PC-Hold(S120,S275,S276)
	S279= CtrlIMem=0                                            Premise(F314)
	S280= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S123,S279)
	S281= CtrlICacheReg=0                                       Premise(F315)
	S282= CtrlASIDIn=0                                          Premise(F316)
	S283= CtrlCP0=0                                             Premise(F317)
	S284= CP0[ASID]=pid                                         CP0-Hold(S127,S283)
	S285= CtrlEPCIn=0                                           Premise(F318)
	S286= CtrlExCodeIn=0                                        Premise(F319)
	S287= CtrlIRMux=0                                           Premise(F320)

EX	S288= A_EX.Out=FU(a)                                        A_EX-Out(S248)
	S289= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S248)
	S290= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S248)
	S291= B_EX.Out=FU(b)                                        B_EX-Out(S250)
	S292= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S250)
	S293= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S250)
	S294= IR_EX.Out={0,rS,rT,rD,0,37}                           IR_EX-Out(S265)
	S295= IR_EX.Out31_26=0                                      IR_EX-Out(S265)
	S296= IR_EX.Out25_21=rS                                     IR_EX-Out(S265)
	S297= IR_EX.Out20_16=rT                                     IR_EX-Out(S265)
	S298= IR_EX.Out15_11=rD                                     IR_EX-Out(S265)
	S299= IR_EX.Out10_6=0                                       IR_EX-Out(S265)
	S300= IR_EX.Out5_0=37                                       IR_EX-Out(S265)
	S301= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S267)
	S302= IR_ID.Out31_26=0                                      IR-Out(S267)
	S303= IR_ID.Out25_21=rS                                     IR-Out(S267)
	S304= IR_ID.Out20_16=rT                                     IR-Out(S267)
	S305= IR_ID.Out15_11=rD                                     IR-Out(S267)
	S306= IR_ID.Out10_6=0                                       IR-Out(S267)
	S307= IR_ID.Out5_0=37                                       IR-Out(S267)
	S308= PC.CIA=addr                                           PC-Out(S277)
	S309= PC.CIA31_28=addr[31:28]                               PC-Out(S277)
	S310= PC.Out=addr+4                                         PC-Out(S278)
	S311= CP0.ASID=pid                                          CP0-Read-ASID(S284)
	S312= A_EX.Out=>ALU.A                                       Premise(F321)
	S313= ALU.A=FU(a)                                           Path(S288,S312)
	S314= B_EX.Out=>ALU.B                                       Premise(F322)
	S315= ALU.B=FU(b)                                           Path(S291,S314)
	S316= ALU.Func=6'b000001                                    Premise(F323)
	S317= ALU.Out=FU(a)|FU(b)                                   ALU(S313,S315)
	S318= ALU.Out1_0={FU(a)|FU(b)}[1:0]                         ALU(S313,S315)
	S319= ALU.CMP=Compare0(FU(a)|FU(b))                         ALU(S313,S315)
	S320= ALU.OV=OverFlow(FU(a)|FU(b))                          ALU(S313,S315)
	S321= ALU.CA=Carry(FU(a)|FU(b))                             ALU(S313,S315)
	S322= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F324)
	S323= ALU.Out=>ALUOut_MEM.In                                Premise(F325)
	S324= ALUOut_MEM.In=FU(a)|FU(b)                             Path(S317,S323)
	S325= FU.OutID1=>A_EX.In                                    Premise(F326)
	S326= FU.OutID2=>B_EX.In                                    Premise(F327)
	S327= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F328)
	S328= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F329)
	S329= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F330)
	S330= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F331)
	S331= FU.Bub_ID=>CU_ID.Bub                                  Premise(F332)
	S332= FU.Halt_ID=>CU_ID.Halt                                Premise(F333)
	S333= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F334)
	S334= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F335)
	S335= FU.Bub_IF=>CU_IF.Bub                                  Premise(F336)
	S336= FU.Halt_IF=>CU_IF.Halt                                Premise(F337)
	S337= ICache.Hit=>CU_IF.ICacheHit                           Premise(F338)
	S338= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F339)
	S339= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F340)
	S340= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F341)
	S341= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F342)
	S342= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F343)
	S343= ICache.Hit=>FU.ICacheHit                              Premise(F344)
	S344= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F345)
	S345= IR_EX.Out=>FU.IR_EX                                   Premise(F346)
	S346= FU.IR_EX={0,rS,rT,rD,0,37}                            Path(S294,S345)
	S347= IR_ID.Out=>FU.IR_ID                                   Premise(F347)
	S348= FU.IR_ID={0,rS,rT,rD,0,37}                            Path(S301,S347)
	S349= IR_WB.Out=>FU.IR_WB                                   Premise(F348)
	S350= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F349)
	S351= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F350)
	S352= ALU.Out=>FU.InEX                                      Premise(F351)
	S353= FU.InEX=FU(a)|FU(b)                                   Path(S317,S352)
	S354= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F352)
	S355= FU.InEX_WReg=rD                                       Path(S298,S354)
	S356= GPR.Rdata1=>FU.InID1                                  Premise(F353)
	S357= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F354)
	S358= FU.InID1_RReg=rS                                      Path(S303,S357)
	S359= GPR.Rdata2=>FU.InID2                                  Premise(F355)
	S360= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F356)
	S361= FU.InID2_RReg=rT                                      Path(S304,S360)
	S362= ALUOut_WB.Out=>FU.InWB                                Premise(F357)
	S363= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F358)
	S364= IR_ID.Out25_21=>GPR.RReg1                             Premise(F359)
	S365= GPR.RReg1=rS                                          Path(S303,S364)
	S366= GPR.Rdata1=a                                          GPR-Read(S365,S272)
	S367= FU.InID1=a                                            Path(S366,S356)
	S368= FU.OutID1=FU(a)                                       FU-Forward(S367)
	S369= A_EX.In=FU(a)                                         Path(S368,S325)
	S370= IR_ID.Out20_16=>GPR.RReg2                             Premise(F360)
	S371= GPR.RReg2=rT                                          Path(S304,S370)
	S372= GPR.Rdata2=b                                          GPR-Read(S371,S273)
	S373= FU.InID2=b                                            Path(S372,S359)
	S374= FU.OutID2=FU(b)                                       FU-Forward(S373)
	S375= B_EX.In=FU(b)                                         Path(S374,S326)
	S376= ALUOut_WB.Out=>GPR.WData                              Premise(F361)
	S377= IR_WB.Out15_11=>GPR.WReg                              Premise(F362)
	S378= IMMU.Addr=>IAddrReg.In                                Premise(F363)
	S379= PC.Out=>ICache.IEA                                    Premise(F364)
	S380= ICache.IEA=addr+4                                     Path(S310,S379)
	S381= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S380)
	S382= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S381,S337)
	S383= FU.ICacheHit=ICacheHit(addr+4)                        Path(S381,S343)
	S384= ICache.Out=>ICacheReg.In                              Premise(F365)
	S385= PC.Out=>IMMU.IEA                                      Premise(F366)
	S386= IMMU.IEA=addr+4                                       Path(S310,S385)
	S387= CP0.ASID=>IMMU.PID                                    Premise(F367)
	S388= IMMU.PID=pid                                          Path(S311,S387)
	S389= IMMU.Addr={pid,addr+4}                                IMMU-Search(S388,S386)
	S390= IAddrReg.In={pid,addr+4}                              Path(S389,S378)
	S391= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S388,S386)
	S392= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S391,S338)
	S393= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F368)
	S394= IR_ID.Out=>IR_EX.In                                   Premise(F369)
	S395= IR_EX.In={0,rS,rT,rD,0,37}                            Path(S301,S394)
	S396= ICache.Out=>IR_ID.In                                  Premise(F370)
	S397= ICache.Out=>IR_IMMU.In                                Premise(F371)
	S398= IR_EX.Out=>IR_MEM.In                                  Premise(F372)
	S399= IR_MEM.In={0,rS,rT,rD,0,37}                           Path(S294,S398)
	S400= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F373)
	S401= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F374)
	S402= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F375)
	S403= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F376)
	S404= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F377)
	S405= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F378)
	S406= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F379)
	S407= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F380)
	S408= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F381)
	S409= CU_EX.IRFunc1=rT                                      Path(S297,S408)
	S410= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F382)
	S411= CU_EX.IRFunc2=rS                                      Path(S296,S410)
	S412= IR_EX.Out31_26=>CU_EX.Op                              Premise(F383)
	S413= CU_EX.Op=0                                            Path(S295,S412)
	S414= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F384)
	S415= CU_EX.IRFunc=37                                       Path(S300,S414)
	S416= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F385)
	S417= CU_ID.IRFunc1=rT                                      Path(S304,S416)
	S418= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F386)
	S419= CU_ID.IRFunc2=rS                                      Path(S303,S418)
	S420= IR_ID.Out31_26=>CU_ID.Op                              Premise(F387)
	S421= CU_ID.Op=0                                            Path(S302,S420)
	S422= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F388)
	S423= CU_ID.IRFunc=37                                       Path(S307,S422)
	S424= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F389)
	S425= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F390)
	S426= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F391)
	S427= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F392)
	S428= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F393)
	S429= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F394)
	S430= IR_WB.Out31_26=>CU_WB.Op                              Premise(F395)
	S431= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F396)
	S432= CtrlA_EX=0                                            Premise(F397)
	S433= [A_EX]=FU(a)                                          A_EX-Hold(S248,S432)
	S434= CtrlB_EX=0                                            Premise(F398)
	S435= [B_EX]=FU(b)                                          B_EX-Hold(S250,S434)
	S436= CtrlALUOut_MEM=1                                      Premise(F399)
	S437= [ALUOut_MEM]=FU(a)|FU(b)                              ALUOut_MEM-Write(S324,S436)
	S438= CtrlALUOut_DMMU1=0                                    Premise(F400)
	S439= CtrlALUOut_DMMU2=0                                    Premise(F401)
	S440= CtrlALUOut_WB=0                                       Premise(F402)
	S441= CtrlA_MEM=0                                           Premise(F403)
	S442= CtrlA_WB=0                                            Premise(F404)
	S443= CtrlB_MEM=0                                           Premise(F405)
	S444= CtrlB_WB=0                                            Premise(F406)
	S445= CtrlICache=0                                          Premise(F407)
	S446= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S260,S445)
	S447= CtrlIMMU=0                                            Premise(F408)
	S448= CtrlIR_DMMU1=0                                        Premise(F409)
	S449= CtrlIR_DMMU2=0                                        Premise(F410)
	S450= CtrlIR_EX=0                                           Premise(F411)
	S451= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Hold(S265,S450)
	S452= CtrlIR_ID=0                                           Premise(F412)
	S453= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S267,S452)
	S454= CtrlIR_IMMU=0                                         Premise(F413)
	S455= CtrlIR_MEM=1                                          Premise(F414)
	S456= [IR_MEM]={0,rS,rT,rD,0,37}                            IR_MEM-Write(S399,S455)
	S457= CtrlIR_WB=0                                           Premise(F415)
	S458= CtrlGPR=0                                             Premise(F416)
	S459= GPR[rS]=a                                             GPR-Hold(S272,S458)
	S460= GPR[rT]=b                                             GPR-Hold(S273,S458)
	S461= CtrlIAddrReg=0                                        Premise(F417)
	S462= CtrlPC=0                                              Premise(F418)
	S463= CtrlPCInc=0                                           Premise(F419)
	S464= PC[CIA]=addr                                          PC-Hold(S277,S463)
	S465= PC[Out]=addr+4                                        PC-Hold(S278,S462,S463)
	S466= CtrlIMem=0                                            Premise(F420)
	S467= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S280,S466)
	S468= CtrlICacheReg=0                                       Premise(F421)
	S469= CtrlASIDIn=0                                          Premise(F422)
	S470= CtrlCP0=0                                             Premise(F423)
	S471= CP0[ASID]=pid                                         CP0-Hold(S284,S470)
	S472= CtrlEPCIn=0                                           Premise(F424)
	S473= CtrlExCodeIn=0                                        Premise(F425)
	S474= CtrlIRMux=0                                           Premise(F426)

MEM	S475= A_EX.Out=FU(a)                                        A_EX-Out(S433)
	S476= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S433)
	S477= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S433)
	S478= B_EX.Out=FU(b)                                        B_EX-Out(S435)
	S479= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S435)
	S480= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S435)
	S481= ALUOut_MEM.Out=FU(a)|FU(b)                            ALUOut_MEM-Out(S437)
	S482= ALUOut_MEM.Out1_0={FU(a)|FU(b)}[1:0]                  ALUOut_MEM-Out(S437)
	S483= ALUOut_MEM.Out4_0={FU(a)|FU(b)}[4:0]                  ALUOut_MEM-Out(S437)
	S484= IR_EX.Out={0,rS,rT,rD,0,37}                           IR_EX-Out(S451)
	S485= IR_EX.Out31_26=0                                      IR_EX-Out(S451)
	S486= IR_EX.Out25_21=rS                                     IR_EX-Out(S451)
	S487= IR_EX.Out20_16=rT                                     IR_EX-Out(S451)
	S488= IR_EX.Out15_11=rD                                     IR_EX-Out(S451)
	S489= IR_EX.Out10_6=0                                       IR_EX-Out(S451)
	S490= IR_EX.Out5_0=37                                       IR_EX-Out(S451)
	S491= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S453)
	S492= IR_ID.Out31_26=0                                      IR-Out(S453)
	S493= IR_ID.Out25_21=rS                                     IR-Out(S453)
	S494= IR_ID.Out20_16=rT                                     IR-Out(S453)
	S495= IR_ID.Out15_11=rD                                     IR-Out(S453)
	S496= IR_ID.Out10_6=0                                       IR-Out(S453)
	S497= IR_ID.Out5_0=37                                       IR-Out(S453)
	S498= IR_MEM.Out={0,rS,rT,rD,0,37}                          IR_MEM-Out(S456)
	S499= IR_MEM.Out31_26=0                                     IR_MEM-Out(S456)
	S500= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S456)
	S501= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S456)
	S502= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S456)
	S503= IR_MEM.Out10_6=0                                      IR_MEM-Out(S456)
	S504= IR_MEM.Out5_0=37                                      IR_MEM-Out(S456)
	S505= PC.CIA=addr                                           PC-Out(S464)
	S506= PC.CIA31_28=addr[31:28]                               PC-Out(S464)
	S507= PC.Out=addr+4                                         PC-Out(S465)
	S508= CP0.ASID=pid                                          CP0-Read-ASID(S471)
	S509= A_EX.Out=>ALU.A                                       Premise(F427)
	S510= ALU.A=FU(a)                                           Path(S475,S509)
	S511= B_EX.Out=>ALU.B                                       Premise(F428)
	S512= ALU.B=FU(b)                                           Path(S478,S511)
	S513= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F429)
	S514= ALU.Out=>ALUOut_MEM.In                                Premise(F430)
	S515= FU.OutID1=>A_EX.In                                    Premise(F431)
	S516= FU.OutID2=>B_EX.In                                    Premise(F432)
	S517= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F433)
	S518= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F434)
	S519= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F435)
	S520= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F436)
	S521= FU.Bub_ID=>CU_ID.Bub                                  Premise(F437)
	S522= FU.Halt_ID=>CU_ID.Halt                                Premise(F438)
	S523= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F439)
	S524= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F440)
	S525= FU.Bub_IF=>CU_IF.Bub                                  Premise(F441)
	S526= FU.Halt_IF=>CU_IF.Halt                                Premise(F442)
	S527= ICache.Hit=>CU_IF.ICacheHit                           Premise(F443)
	S528= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F444)
	S529= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F445)
	S530= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F446)
	S531= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F447)
	S532= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F448)
	S533= ICache.Hit=>FU.ICacheHit                              Premise(F449)
	S534= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F450)
	S535= IR_EX.Out=>FU.IR_EX                                   Premise(F451)
	S536= FU.IR_EX={0,rS,rT,rD,0,37}                            Path(S484,S535)
	S537= IR_ID.Out=>FU.IR_ID                                   Premise(F452)
	S538= FU.IR_ID={0,rS,rT,rD,0,37}                            Path(S491,S537)
	S539= IR_WB.Out=>FU.IR_WB                                   Premise(F453)
	S540= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F454)
	S541= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F455)
	S542= ALU.Out=>FU.InEX                                      Premise(F456)
	S543= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F457)
	S544= FU.InEX_WReg=rD                                       Path(S488,S543)
	S545= GPR.Rdata1=>FU.InID1                                  Premise(F458)
	S546= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F459)
	S547= FU.InID1_RReg=rS                                      Path(S493,S546)
	S548= GPR.Rdata2=>FU.InID2                                  Premise(F460)
	S549= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F461)
	S550= FU.InID2_RReg=rT                                      Path(S494,S549)
	S551= ALUOut_WB.Out=>FU.InWB                                Premise(F462)
	S552= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F463)
	S553= IR_ID.Out25_21=>GPR.RReg1                             Premise(F464)
	S554= GPR.RReg1=rS                                          Path(S493,S553)
	S555= GPR.Rdata1=a                                          GPR-Read(S554,S459)
	S556= FU.InID1=a                                            Path(S555,S545)
	S557= FU.OutID1=FU(a)                                       FU-Forward(S556)
	S558= A_EX.In=FU(a)                                         Path(S557,S515)
	S559= IR_ID.Out20_16=>GPR.RReg2                             Premise(F465)
	S560= GPR.RReg2=rT                                          Path(S494,S559)
	S561= GPR.Rdata2=b                                          GPR-Read(S560,S460)
	S562= FU.InID2=b                                            Path(S561,S548)
	S563= FU.OutID2=FU(b)                                       FU-Forward(S562)
	S564= B_EX.In=FU(b)                                         Path(S563,S516)
	S565= ALUOut_WB.Out=>GPR.WData                              Premise(F466)
	S566= IR_WB.Out15_11=>GPR.WReg                              Premise(F467)
	S567= IMMU.Addr=>IAddrReg.In                                Premise(F468)
	S568= PC.Out=>ICache.IEA                                    Premise(F469)
	S569= ICache.IEA=addr+4                                     Path(S507,S568)
	S570= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S569)
	S571= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S570,S527)
	S572= FU.ICacheHit=ICacheHit(addr+4)                        Path(S570,S533)
	S573= ICache.Out=>ICacheReg.In                              Premise(F470)
	S574= PC.Out=>IMMU.IEA                                      Premise(F471)
	S575= IMMU.IEA=addr+4                                       Path(S507,S574)
	S576= CP0.ASID=>IMMU.PID                                    Premise(F472)
	S577= IMMU.PID=pid                                          Path(S508,S576)
	S578= IMMU.Addr={pid,addr+4}                                IMMU-Search(S577,S575)
	S579= IAddrReg.In={pid,addr+4}                              Path(S578,S567)
	S580= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S577,S575)
	S581= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S580,S528)
	S582= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F473)
	S583= IR_ID.Out=>IR_EX.In                                   Premise(F474)
	S584= IR_EX.In={0,rS,rT,rD,0,37}                            Path(S491,S583)
	S585= ICache.Out=>IR_ID.In                                  Premise(F475)
	S586= ICache.Out=>IR_IMMU.In                                Premise(F476)
	S587= IR_EX.Out=>IR_MEM.In                                  Premise(F477)
	S588= IR_MEM.In={0,rS,rT,rD,0,37}                           Path(S484,S587)
	S589= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F478)
	S590= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F479)
	S591= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F480)
	S592= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F481)
	S593= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F482)
	S594= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F483)
	S595= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F484)
	S596= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F485)
	S597= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F486)
	S598= CU_EX.IRFunc1=rT                                      Path(S487,S597)
	S599= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F487)
	S600= CU_EX.IRFunc2=rS                                      Path(S486,S599)
	S601= IR_EX.Out31_26=>CU_EX.Op                              Premise(F488)
	S602= CU_EX.Op=0                                            Path(S485,S601)
	S603= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F489)
	S604= CU_EX.IRFunc=37                                       Path(S490,S603)
	S605= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F490)
	S606= CU_ID.IRFunc1=rT                                      Path(S494,S605)
	S607= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F491)
	S608= CU_ID.IRFunc2=rS                                      Path(S493,S607)
	S609= IR_ID.Out31_26=>CU_ID.Op                              Premise(F492)
	S610= CU_ID.Op=0                                            Path(S492,S609)
	S611= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F493)
	S612= CU_ID.IRFunc=37                                       Path(S497,S611)
	S613= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F494)
	S614= CU_MEM.IRFunc1=rT                                     Path(S501,S613)
	S615= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F495)
	S616= CU_MEM.IRFunc2=rS                                     Path(S500,S615)
	S617= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F496)
	S618= CU_MEM.Op=0                                           Path(S499,S617)
	S619= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F497)
	S620= CU_MEM.IRFunc=37                                      Path(S504,S619)
	S621= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F498)
	S622= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F499)
	S623= IR_WB.Out31_26=>CU_WB.Op                              Premise(F500)
	S624= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F501)
	S625= CtrlA_EX=0                                            Premise(F502)
	S626= [A_EX]=FU(a)                                          A_EX-Hold(S433,S625)
	S627= CtrlB_EX=0                                            Premise(F503)
	S628= [B_EX]=FU(b)                                          B_EX-Hold(S435,S627)
	S629= CtrlALUOut_MEM=0                                      Premise(F504)
	S630= [ALUOut_MEM]=FU(a)|FU(b)                              ALUOut_MEM-Hold(S437,S629)
	S631= CtrlALUOut_DMMU1=1                                    Premise(F505)
	S632= CtrlALUOut_DMMU2=0                                    Premise(F506)
	S633= CtrlALUOut_WB=1                                       Premise(F507)
	S634= CtrlA_MEM=0                                           Premise(F508)
	S635= CtrlA_WB=1                                            Premise(F509)
	S636= CtrlB_MEM=0                                           Premise(F510)
	S637= CtrlB_WB=1                                            Premise(F511)
	S638= CtrlICache=0                                          Premise(F512)
	S639= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S446,S638)
	S640= CtrlIMMU=0                                            Premise(F513)
	S641= CtrlIR_DMMU1=1                                        Premise(F514)
	S642= CtrlIR_DMMU2=0                                        Premise(F515)
	S643= CtrlIR_EX=0                                           Premise(F516)
	S644= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Hold(S451,S643)
	S645= CtrlIR_ID=0                                           Premise(F517)
	S646= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S453,S645)
	S647= CtrlIR_IMMU=0                                         Premise(F518)
	S648= CtrlIR_MEM=0                                          Premise(F519)
	S649= [IR_MEM]={0,rS,rT,rD,0,37}                            IR_MEM-Hold(S456,S648)
	S650= CtrlIR_WB=1                                           Premise(F520)
	S651= CtrlGPR=0                                             Premise(F521)
	S652= GPR[rS]=a                                             GPR-Hold(S459,S651)
	S653= GPR[rT]=b                                             GPR-Hold(S460,S651)
	S654= CtrlIAddrReg=0                                        Premise(F522)
	S655= CtrlPC=0                                              Premise(F523)
	S656= CtrlPCInc=0                                           Premise(F524)
	S657= PC[CIA]=addr                                          PC-Hold(S464,S656)
	S658= PC[Out]=addr+4                                        PC-Hold(S465,S655,S656)
	S659= CtrlIMem=0                                            Premise(F525)
	S660= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S467,S659)
	S661= CtrlICacheReg=0                                       Premise(F526)
	S662= CtrlASIDIn=0                                          Premise(F527)
	S663= CtrlCP0=0                                             Premise(F528)
	S664= CP0[ASID]=pid                                         CP0-Hold(S471,S663)
	S665= CtrlEPCIn=0                                           Premise(F529)
	S666= CtrlExCodeIn=0                                        Premise(F530)
	S667= CtrlIRMux=0                                           Premise(F531)

WB	S668= A_EX.Out=FU(a)                                        A_EX-Out(S626)
	S669= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S626)
	S670= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S626)
	S671= B_EX.Out=FU(b)                                        B_EX-Out(S628)
	S672= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S628)
	S673= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S628)
	S674= ALUOut_MEM.Out=FU(a)|FU(b)                            ALUOut_MEM-Out(S630)
	S675= ALUOut_MEM.Out1_0={FU(a)|FU(b)}[1:0]                  ALUOut_MEM-Out(S630)
	S676= ALUOut_MEM.Out4_0={FU(a)|FU(b)}[4:0]                  ALUOut_MEM-Out(S630)
	S677= IR_EX.Out={0,rS,rT,rD,0,37}                           IR_EX-Out(S644)
	S678= IR_EX.Out31_26=0                                      IR_EX-Out(S644)
	S679= IR_EX.Out25_21=rS                                     IR_EX-Out(S644)
	S680= IR_EX.Out20_16=rT                                     IR_EX-Out(S644)
	S681= IR_EX.Out15_11=rD                                     IR_EX-Out(S644)
	S682= IR_EX.Out10_6=0                                       IR_EX-Out(S644)
	S683= IR_EX.Out5_0=37                                       IR_EX-Out(S644)
	S684= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S646)
	S685= IR_ID.Out31_26=0                                      IR-Out(S646)
	S686= IR_ID.Out25_21=rS                                     IR-Out(S646)
	S687= IR_ID.Out20_16=rT                                     IR-Out(S646)
	S688= IR_ID.Out15_11=rD                                     IR-Out(S646)
	S689= IR_ID.Out10_6=0                                       IR-Out(S646)
	S690= IR_ID.Out5_0=37                                       IR-Out(S646)
	S691= IR_MEM.Out={0,rS,rT,rD,0,37}                          IR_MEM-Out(S649)
	S692= IR_MEM.Out31_26=0                                     IR_MEM-Out(S649)
	S693= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S649)
	S694= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S649)
	S695= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S649)
	S696= IR_MEM.Out10_6=0                                      IR_MEM-Out(S649)
	S697= IR_MEM.Out5_0=37                                      IR_MEM-Out(S649)
	S698= PC.CIA=addr                                           PC-Out(S657)
	S699= PC.CIA31_28=addr[31:28]                               PC-Out(S657)
	S700= PC.Out=addr+4                                         PC-Out(S658)
	S701= CP0.ASID=pid                                          CP0-Read-ASID(S664)
	S702= A_EX.Out=>ALU.A                                       Premise(F742)
	S703= ALU.A=FU(a)                                           Path(S668,S702)
	S704= B_EX.Out=>ALU.B                                       Premise(F743)
	S705= ALU.B=FU(b)                                           Path(S671,S704)
	S706= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F744)
	S707= ALU.Out=>ALUOut_MEM.In                                Premise(F745)
	S708= FU.OutID1=>A_EX.In                                    Premise(F746)
	S709= FU.OutID2=>B_EX.In                                    Premise(F747)
	S710= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F748)
	S711= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F749)
	S712= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F750)
	S713= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F751)
	S714= FU.Bub_ID=>CU_ID.Bub                                  Premise(F752)
	S715= FU.Halt_ID=>CU_ID.Halt                                Premise(F753)
	S716= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F754)
	S717= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F755)
	S718= FU.Bub_IF=>CU_IF.Bub                                  Premise(F756)
	S719= FU.Halt_IF=>CU_IF.Halt                                Premise(F757)
	S720= ICache.Hit=>CU_IF.ICacheHit                           Premise(F758)
	S721= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F759)
	S722= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F760)
	S723= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F761)
	S724= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F762)
	S725= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F763)
	S726= ICache.Hit=>FU.ICacheHit                              Premise(F764)
	S727= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F765)
	S728= IR_EX.Out=>FU.IR_EX                                   Premise(F766)
	S729= FU.IR_EX={0,rS,rT,rD,0,37}                            Path(S677,S728)
	S730= IR_ID.Out=>FU.IR_ID                                   Premise(F767)
	S731= FU.IR_ID={0,rS,rT,rD,0,37}                            Path(S684,S730)
	S732= IR_WB.Out=>FU.IR_WB                                   Premise(F768)
	S733= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F769)
	S734= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F770)
	S735= ALU.Out=>FU.InEX                                      Premise(F771)
	S736= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F772)
	S737= FU.InEX_WReg=rD                                       Path(S681,S736)
	S738= GPR.Rdata1=>FU.InID1                                  Premise(F773)
	S739= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F774)
	S740= FU.InID1_RReg=rS                                      Path(S686,S739)
	S741= GPR.Rdata2=>FU.InID2                                  Premise(F775)
	S742= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F776)
	S743= FU.InID2_RReg=rT                                      Path(S687,S742)
	S744= ALUOut_WB.Out=>FU.InWB                                Premise(F777)
	S745= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F778)
	S746= IR_ID.Out25_21=>GPR.RReg1                             Premise(F779)
	S747= GPR.RReg1=rS                                          Path(S686,S746)
	S748= GPR.Rdata1=a                                          GPR-Read(S747,S652)
	S749= FU.InID1=a                                            Path(S748,S738)
	S750= FU.OutID1=FU(a)                                       FU-Forward(S749)
	S751= A_EX.In=FU(a)                                         Path(S750,S708)
	S752= IR_ID.Out20_16=>GPR.RReg2                             Premise(F780)
	S753= GPR.RReg2=rT                                          Path(S687,S752)
	S754= GPR.Rdata2=b                                          GPR-Read(S753,S653)
	S755= FU.InID2=b                                            Path(S754,S741)
	S756= FU.OutID2=FU(b)                                       FU-Forward(S755)
	S757= B_EX.In=FU(b)                                         Path(S756,S709)
	S758= ALUOut_WB.Out=>GPR.WData                              Premise(F781)
	S759= IR_WB.Out15_11=>GPR.WReg                              Premise(F782)
	S760= IMMU.Addr=>IAddrReg.In                                Premise(F783)
	S761= PC.Out=>ICache.IEA                                    Premise(F784)
	S762= ICache.IEA=addr+4                                     Path(S700,S761)
	S763= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S762)
	S764= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S763,S720)
	S765= FU.ICacheHit=ICacheHit(addr+4)                        Path(S763,S726)
	S766= ICache.Out=>ICacheReg.In                              Premise(F785)
	S767= PC.Out=>IMMU.IEA                                      Premise(F786)
	S768= IMMU.IEA=addr+4                                       Path(S700,S767)
	S769= CP0.ASID=>IMMU.PID                                    Premise(F787)
	S770= IMMU.PID=pid                                          Path(S701,S769)
	S771= IMMU.Addr={pid,addr+4}                                IMMU-Search(S770,S768)
	S772= IAddrReg.In={pid,addr+4}                              Path(S771,S760)
	S773= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S770,S768)
	S774= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S773,S721)
	S775= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F788)
	S776= IR_ID.Out=>IR_EX.In                                   Premise(F789)
	S777= IR_EX.In={0,rS,rT,rD,0,37}                            Path(S684,S776)
	S778= ICache.Out=>IR_ID.In                                  Premise(F790)
	S779= ICache.Out=>IR_IMMU.In                                Premise(F791)
	S780= IR_EX.Out=>IR_MEM.In                                  Premise(F792)
	S781= IR_MEM.In={0,rS,rT,rD,0,37}                           Path(S677,S780)
	S782= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F793)
	S783= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F794)
	S784= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F795)
	S785= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F796)
	S786= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F797)
	S787= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F798)
	S788= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F799)
	S789= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F800)
	S790= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F801)
	S791= CU_EX.IRFunc1=rT                                      Path(S680,S790)
	S792= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F802)
	S793= CU_EX.IRFunc2=rS                                      Path(S679,S792)
	S794= IR_EX.Out31_26=>CU_EX.Op                              Premise(F803)
	S795= CU_EX.Op=0                                            Path(S678,S794)
	S796= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F804)
	S797= CU_EX.IRFunc=37                                       Path(S683,S796)
	S798= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F805)
	S799= CU_ID.IRFunc1=rT                                      Path(S687,S798)
	S800= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F806)
	S801= CU_ID.IRFunc2=rS                                      Path(S686,S800)
	S802= IR_ID.Out31_26=>CU_ID.Op                              Premise(F807)
	S803= CU_ID.Op=0                                            Path(S685,S802)
	S804= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F808)
	S805= CU_ID.IRFunc=37                                       Path(S690,S804)
	S806= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F809)
	S807= CU_MEM.IRFunc1=rT                                     Path(S694,S806)
	S808= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F810)
	S809= CU_MEM.IRFunc2=rS                                     Path(S693,S808)
	S810= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F811)
	S811= CU_MEM.Op=0                                           Path(S692,S810)
	S812= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F812)
	S813= CU_MEM.IRFunc=37                                      Path(S697,S812)
	S814= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F813)
	S815= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F814)
	S816= IR_WB.Out31_26=>CU_WB.Op                              Premise(F815)
	S817= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F816)
	S818= CtrlA_EX=0                                            Premise(F817)
	S819= [A_EX]=FU(a)                                          A_EX-Hold(S626,S818)
	S820= CtrlB_EX=0                                            Premise(F818)
	S821= [B_EX]=FU(b)                                          B_EX-Hold(S628,S820)
	S822= CtrlALUOut_MEM=0                                      Premise(F819)
	S823= [ALUOut_MEM]=FU(a)|FU(b)                              ALUOut_MEM-Hold(S630,S822)
	S824= CtrlALUOut_DMMU1=0                                    Premise(F820)
	S825= CtrlALUOut_DMMU2=0                                    Premise(F821)
	S826= CtrlALUOut_WB=0                                       Premise(F822)
	S827= CtrlA_MEM=0                                           Premise(F823)
	S828= CtrlA_WB=0                                            Premise(F824)
	S829= CtrlB_MEM=0                                           Premise(F825)
	S830= CtrlB_WB=0                                            Premise(F826)
	S831= CtrlICache=0                                          Premise(F827)
	S832= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S639,S831)
	S833= CtrlIMMU=0                                            Premise(F828)
	S834= CtrlIR_DMMU1=0                                        Premise(F829)
	S835= CtrlIR_DMMU2=0                                        Premise(F830)
	S836= CtrlIR_EX=0                                           Premise(F831)
	S837= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Hold(S644,S836)
	S838= CtrlIR_ID=0                                           Premise(F832)
	S839= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S646,S838)
	S840= CtrlIR_IMMU=0                                         Premise(F833)
	S841= CtrlIR_MEM=0                                          Premise(F834)
	S842= [IR_MEM]={0,rS,rT,rD,0,37}                            IR_MEM-Hold(S649,S841)
	S843= CtrlIR_WB=0                                           Premise(F835)
	S844= CtrlGPR=1                                             Premise(F836)
	S845= CtrlIAddrReg=0                                        Premise(F837)
	S846= CtrlPC=0                                              Premise(F838)
	S847= CtrlPCInc=0                                           Premise(F839)
	S848= PC[CIA]=addr                                          PC-Hold(S657,S847)
	S849= PC[Out]=addr+4                                        PC-Hold(S658,S846,S847)
	S850= CtrlIMem=0                                            Premise(F840)
	S851= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S660,S850)
	S852= CtrlICacheReg=0                                       Premise(F841)
	S853= CtrlASIDIn=0                                          Premise(F842)
	S854= CtrlCP0=0                                             Premise(F843)
	S855= CP0[ASID]=pid                                         CP0-Hold(S664,S854)
	S856= CtrlEPCIn=0                                           Premise(F844)
	S857= CtrlExCodeIn=0                                        Premise(F845)
	S858= CtrlIRMux=0                                           Premise(F846)

POST	S819= [A_EX]=FU(a)                                          A_EX-Hold(S626,S818)
	S821= [B_EX]=FU(b)                                          B_EX-Hold(S628,S820)
	S823= [ALUOut_MEM]=FU(a)|FU(b)                              ALUOut_MEM-Hold(S630,S822)
	S832= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S639,S831)
	S837= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Hold(S644,S836)
	S839= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S646,S838)
	S842= [IR_MEM]={0,rS,rT,rD,0,37}                            IR_MEM-Hold(S649,S841)
	S848= PC[CIA]=addr                                          PC-Hold(S657,S847)
	S849= PC[Out]=addr+4                                        PC-Hold(S658,S846,S847)
	S851= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S660,S850)
	S855= CP0[ASID]=pid                                         CP0-Hold(S664,S854)

