<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="COMBINE4MODE.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DIV_CLK_4_MODE.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="DIV_CLK_4_MODE.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="DIV_CLK_4_MODE.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="MODE1_LEDCHOPTAT.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="MODE1_LEDCHOPTAT.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="MODE1_LEDCHOPTAT.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="MODE1_LEDCHOPTAT.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="MODE1_LEDCHOPTAT.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="MODE1_LEDCHOPTAT.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="MODE1_LEDCHOPTAT.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="MODE1_LEDCHOPTAT.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="MODE1_LEDCHOPTAT.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="MODE1_LEDCHOPTAT.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MODE1_LEDCHOPTAT.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="MODE1_LEDCHOPTAT.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="MODE1_LEDCHOPTAT.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="MODE1_LEDCHOPTAT.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="MODE1_LEDCHOPTAT.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="MODE1_LEDCHOPTAT.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="MODE1_LEDCHOPTAT.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="MODE1_LEDCHOPTAT.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="MODE1_LEDCHOPTAT.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="MODE1_LEDCHOPTAT_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="MODE1_LEDCHOPTAT_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="MODE1_LEDCHOPTAT_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="MODE1_LEDCHOPTAT_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="MODE1_LEDCHOPTAT_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MODE1_LEDCHOPTAT_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MODE1_LEDCHOPTAT_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="MODE1_LEDCHOPTAT_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="MODE1_LEDCHOPTAT_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MODE1_LEDCHOPTAT_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MODE1_LEDCHOPTAT_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="MODE1_LEDCHOPTAT_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="MODE1_LEDCHOPTAT_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MODE1_LEDCHOPTAT_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MODE2_LEDSANGDAN_TATDAN.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MODE2_LEDSANGDAN_TATDAN.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MODE2_LEDSANGDAN_TATDAN.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MODE3_LEDCHAY_TRAIPHAI.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MODE3_LEDCHAY_TRAIPHAI.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MODE3_LEDCHAY_TRAIPHAI.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MODE4_SANGDON.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MODE4_SANGDON.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MODE4_SANGDON.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TEST_DIV_CLK_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TEST_MODE1_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TEST_MODE2_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TEST_MODE3_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TEST_MODE4_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TEST_TOP_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TEST_TOP_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TEST_TOP_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TEST_TOP_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="TOP.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="TOP.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TOP.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="TOP.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="TOP.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="TOP.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="TOP_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="TOP_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TOP_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1694273851" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1694273851">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1694416681" xil_pn:in_ck="2519633492013417568" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1694416681">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DIV_CLK_4_MODE.v"/>
      <outfile xil_pn:name="MODE1_LEDCHOPTAT.v"/>
      <outfile xil_pn:name="MODE2_LEDSANGDAN_TATDAN.v"/>
      <outfile xil_pn:name="MODE3_LEDCHAY_TRAIPHAI.v"/>
      <outfile xil_pn:name="MODE4_SANGDON.v"/>
      <outfile xil_pn:name="TEST_DIV_CLK.v"/>
      <outfile xil_pn:name="TEST_MODE1.v"/>
      <outfile xil_pn:name="TEST_MODE2.v"/>
      <outfile xil_pn:name="TEST_MODE3.v"/>
      <outfile xil_pn:name="TEST_MODE4.v"/>
      <outfile xil_pn:name="TEST_TOP.v"/>
      <outfile xil_pn:name="TOP.v"/>
    </transform>
    <transform xil_pn:end_ts="1694411929" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3715580912900851575" xil_pn:start_ts="1694411929">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1694411929" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="110588838365059339" xil_pn:start_ts="1694411929">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1694411929" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6968505184262545010" xil_pn:start_ts="1694411929">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1694416681" xil_pn:in_ck="2519633492013417568" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1694416681">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DIV_CLK_4_MODE.v"/>
      <outfile xil_pn:name="MODE1_LEDCHOPTAT.v"/>
      <outfile xil_pn:name="MODE2_LEDSANGDAN_TATDAN.v"/>
      <outfile xil_pn:name="MODE3_LEDCHAY_TRAIPHAI.v"/>
      <outfile xil_pn:name="MODE4_SANGDON.v"/>
      <outfile xil_pn:name="TEST_DIV_CLK.v"/>
      <outfile xil_pn:name="TEST_MODE1.v"/>
      <outfile xil_pn:name="TEST_MODE2.v"/>
      <outfile xil_pn:name="TEST_MODE3.v"/>
      <outfile xil_pn:name="TEST_MODE4.v"/>
      <outfile xil_pn:name="TEST_TOP.v"/>
      <outfile xil_pn:name="TOP.v"/>
    </transform>
    <transform xil_pn:end_ts="1694416687" xil_pn:in_ck="2519633492013417568" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="6678811415810140403" xil_pn:start_ts="1694416681">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TEST_TOP_beh.prj"/>
      <outfile xil_pn:name="TEST_TOP_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1694416687" xil_pn:in_ck="6513729216974177217" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-2946823126128325066" xil_pn:start_ts="1694416687">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="TEST_TOP_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1694273771" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1694273771">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1694414999" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6022540401483036780" xil_pn:start_ts="1694414999">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1694414999" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6968505184262545010" xil_pn:start_ts="1694414999">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1694273771" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1694273771">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1694414999" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2171344874040914538" xil_pn:start_ts="1694414999">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1694273771" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1694273771">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1694414999" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7774546087422930236" xil_pn:start_ts="1694414999">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1694439068" xil_pn:in_ck="3036126657117973025" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="290531049657679557" xil_pn:start_ts="1694439057">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="MODE1_LEDCHOPTAT.ngr"/>
      <outfile xil_pn:name="TOP.lso"/>
      <outfile xil_pn:name="TOP.prj"/>
      <outfile xil_pn:name="TOP.syr"/>
      <outfile xil_pn:name="TOP.xst"/>
      <outfile xil_pn:name="TOP_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1694273798" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="601869060732733119" xil_pn:start_ts="1694273798">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1694273815" xil_pn:in_ck="-2050763851774362429" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-7653742641843661633" xil_pn:start_ts="1694273798">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1694273829" xil_pn:in_ck="-2050763851774362428" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1694273815">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1694273897" xil_pn:in_ck="-6732436075876938275" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1694273829">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1694273897" xil_pn:in_ck="-2050763851774362560" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1694273889">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
  </transforms>

</generated_project>
