Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Mon Nov 20 10:53:00 2023
| Host         : idlab2 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_methodology -file TC_ZYNQ_BD_wrapper_methodology_drc_routed.rpt -pb TC_ZYNQ_BD_wrapper_methodology_drc_routed.pb -rpx TC_ZYNQ_BD_wrapper_methodology_drc_routed.rpx
| Design       : TC_ZYNQ_BD_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 128
+-----------+------------------+-------------------------------------------------+------------+
| Rule      | Severity         | Description                                     | Violations |
+-----------+------------------+-------------------------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell                     | 4          |
| LUTAR-1   | Warning          | LUT drives async reset alert                    | 6          |
| PDRC-190  | Warning          | Suboptimally placed synchronized register chain | 10         |
| TIMING-18 | Warning          | Missing input or output delay                   | 75         |
| TIMING-20 | Warning          | Non-clocked latch                               | 32         |
| LATCH-1   | Advisory         | Existing latches in the design                  | 1          |
+-----------+------------------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/FSM_sequential_startTriggerModePed_stm_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/FSM_sequential_startTriggerModePed_stm_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/FSM_sequential_startstorage_stm_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/FSM_sequential_startstorage_stm_reg[1]/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[31]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[25]/CLR,
TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[26]/CLR,
TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[27]/CLR,
TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[28]/CLR,
TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[29]/CLR,
TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[2]/CLR,
TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[30]/CLR,
TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[31]/CLR,
TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[3]/CLR,
TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[4]/CLR,
TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[5]/CLR,
TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[6]/CLR,
TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[7]/CLR,
TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[8]/CLR,
TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[9]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/SyncBitNrst/keep_high_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/nextAddressCnt_inst/keep_high_counter_reg[0]/CLR,
TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/nextAddressCnt_inst/keep_high_counter_reg[1]/CLR,
TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/nextAddressCnt_inst/keep_high_counter_reg[2]/CLR,
TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/nextAddressCnt_inst/keep_high_counter_reg[3]/CLR,
TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/nextAddressCnt_inst/keep_high_reg/CLR
TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/nextAddressCnt_inst/stm_keep_high_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/SyncBitNrst/wait_cntr[13]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/HMBroundBuff/wait_cntr_reg[3]/CLR,
TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/HMBroundBuff/wait_cntr_reg[4]/CLR,
TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/HMBroundBuff/wait_cntr_reg[5]/CLR,
TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/HMBroundBuff/wait_cntr_reg[6]/CLR,
TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/HMBroundBuff/wait_cntr_reg[7]/CLR,
TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/HMBroundBuff/wait_cntr_reg[8]/CLR,
TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/HMBroundBuff/wait_cntr_reg[9]/CLR,
TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/HMBroundBuff/wr_intl_reg[0]/CLR,
TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/HMBroundBuff/wr_intl_reg[1]/CLR,
TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/HMBroundBuff/wr_intl_reg[2]/CLR,
TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/HMBroundBuff/wr_intl_reg[3]/CLR,
TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/HMBroundBuff/wr_intl_reg[4]/CLR,
TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/HMBroundBuff/wr_intl_reg[5]/CLR,
TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/HMBroundBuff/wr_intl_reg[6]/CLR,
TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/HMBroundBuff/wr_intl_reg[7]/CLR
 (the first 15 of 67 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/nextAddressCnt_inst/cnt[7]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/nextAddressCnt_inst/cnt_reg[0]/CLR,
TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/nextAddressCnt_inst/cnt_reg[1]/CLR,
TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/nextAddressCnt_inst/cnt_reg[2]/CLR,
TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/nextAddressCnt_inst/cnt_reg[3]/CLR,
TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/nextAddressCnt_inst/cnt_reg[4]/CLR,
TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/nextAddressCnt_inst/cnt_reg[5]/CLR,
TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/nextAddressCnt_inst/cnt_reg[6]/CLR,
TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/nextAddressCnt_inst/cnt_reg[7]/CLR
TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/nextAddressCnt_inst/nextAddressValid_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell TC_ZYNQ_BD_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) TC_ZYNQ_BD_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
TC_ZYNQ_BD_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
TC_ZYNQ_BD_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
TC_ZYNQ_BD_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR,
TC_ZYNQ_BD_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR,
TC_ZYNQ_BD_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR,
TC_ZYNQ_BD_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR,
TC_ZYNQ_BD_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR,
TC_ZYNQ_BD_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR,
TC_ZYNQ_BD_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR,
TC_ZYNQ_BD_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE,
TC_ZYNQ_BD_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR,
TC_ZYNQ_BD_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR,
TC_ZYNQ_BD_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR,
TC_ZYNQ_BD_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell TC_ZYNQ_BD_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) TC_ZYNQ_BD_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR,
TC_ZYNQ_BD_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE,
TC_ZYNQ_BD_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE,
TC_ZYNQ_BD_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR,
TC_ZYNQ_BD_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR,
TC_ZYNQ_BD_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR,
TC_ZYNQ_BD_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR,
TC_ZYNQ_BD_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR,
TC_ZYNQ_BD_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR,
TC_ZYNQ_BD_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR,
TC_ZYNQ_BD_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE,
TC_ZYNQ_BD_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR,
TC_ZYNQ_BD_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR,
TC_ZYNQ_BD_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR,
TC_ZYNQ_BD_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0] in site SLICE_X74Y35 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1] in site SLICE_X72Y35 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2] in site SLICE_X70Y36 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3] in site SLICE_X71Y36 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0] in site SLICE_X81Y36 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1] in site SLICE_X80Y36 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2] in site SLICE_X79Y36 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] in site SLICE_X90Y39 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1] in site SLICE_X85Y37 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2] in site SLICE_X87Y37 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on A_DO_1 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on A_DO_10 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on A_DO_11 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on A_DO_12 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on A_DO_13 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on A_DO_14 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on A_DO_15 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on A_DO_16 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on A_DO_2 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on A_DO_3 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on A_DO_4 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on A_DO_5 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on A_DO_6 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on A_DO_7 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on A_DO_8 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on A_DO_9 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on A_SHOUT relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on B_DO_1 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on B_DO_10 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on B_DO_11 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on B_DO_12 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on B_DO_13 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on B_DO_14 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on B_DO_15 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on B_DO_16 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on B_DO_2 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on B_DO_3 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on B_DO_4 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on B_DO_5 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on B_DO_6 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on B_DO_7 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on B_DO_8 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on B_DO_9 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on A_GCC_RESET relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on A_HSCLK_N relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on A_HSCLK_P relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on A_PCLK relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on A_RAMP relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on A_RDAD_CLK relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on A_RDAD_DIR relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on A_RDAD_SIN relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on A_SAMPLESEL_ANY relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on A_SS_INCR relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on A_SS_RESET relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on A_WR_CS_S0 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on A_WR_CS_S1 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on A_WR_CS_S2 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on A_WR_CS_S3 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on A_WR_CS_S4 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on A_WR_CS_S5 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on A_WR_RS_S0 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An output delay is missing on A_WR_RS_S1 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An output delay is missing on B_GCC_RESET relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An output delay is missing on B_HSCLK_N relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An output delay is missing on B_HSCLK_P relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An output delay is missing on B_PCLK relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An output delay is missing on B_RAMP relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An output delay is missing on B_RDAD_CLK relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An output delay is missing on B_RDAD_DIR relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An output delay is missing on B_RDAD_SIN relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An output delay is missing on B_SAMPLESEL_ANY relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An output delay is missing on B_SS_INCR relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An output delay is missing on B_SS_RESET relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An output delay is missing on B_WR_CS_S0 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An output delay is missing on B_WR_CS_S1 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An output delay is missing on B_WR_CS_S2 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An output delay is missing on B_WR_CS_S3 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An output delay is missing on B_WR_CS_S4 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#69 Warning
Missing input or output delay  
An output delay is missing on B_WR_CS_S5 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#70 Warning
Missing input or output delay  
An output delay is missing on B_WR_RS_S0 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#71 Warning
Missing input or output delay  
An output delay is missing on B_WR_RS_S1 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#72 Warning
Missing input or output delay  
An output delay is missing on SCLK relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#73 Warning
Missing input or output delay  
An output delay is missing on SIN relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#74 Warning
Missing input or output delay  
An output delay is missing on SSTIN_N[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#75 Warning
Missing input or output delay  
An output delay is missing on SSTIN_P[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[0] cannot be properly analyzed as its control pin TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[10] cannot be properly analyzed as its control pin TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[11] cannot be properly analyzed as its control pin TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[12] cannot be properly analyzed as its control pin TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[13] cannot be properly analyzed as its control pin TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[14] cannot be properly analyzed as its control pin TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[15] cannot be properly analyzed as its control pin TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[16] cannot be properly analyzed as its control pin TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[17] cannot be properly analyzed as its control pin TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[17]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[18] cannot be properly analyzed as its control pin TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[18]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[19] cannot be properly analyzed as its control pin TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[19]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[1] cannot be properly analyzed as its control pin TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[20] cannot be properly analyzed as its control pin TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[20]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[21] cannot be properly analyzed as its control pin TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[21]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[22] cannot be properly analyzed as its control pin TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[22]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[23] cannot be properly analyzed as its control pin TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[23]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[24] cannot be properly analyzed as its control pin TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[24]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[25] cannot be properly analyzed as its control pin TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[25]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[26] cannot be properly analyzed as its control pin TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[26]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[27] cannot be properly analyzed as its control pin TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[27]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[28] cannot be properly analyzed as its control pin TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[28]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[29] cannot be properly analyzed as its control pin TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[29]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[2] cannot be properly analyzed as its control pin TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[30] cannot be properly analyzed as its control pin TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[30]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[31] cannot be properly analyzed as its control pin TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[31]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[3] cannot be properly analyzed as its control pin TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[4] cannot be properly analyzed as its control pin TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[5] cannot be properly analyzed as its control pin TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[6] cannot be properly analyzed as its control pin TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[7] cannot be properly analyzed as its control pin TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[8] cannot be properly analyzed as its control pin TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[9] cannot be properly analyzed as its control pin TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/reg_data_out_reg[9]/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 32 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


