<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1489" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1489{left:788px;bottom:68px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2_1489{left:834px;bottom:68px;letter-spacing:0.1px;}
#t3_1489{left:625px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_1489{left:96px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t5_1489{left:96px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.61px;}
#t6_1489{left:96px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-0.38px;}
#t7_1489{left:96px;bottom:1030px;}
#t8_1489{left:122px;bottom:1030px;letter-spacing:-0.14px;word-spacing:-0.59px;}
#t9_1489{left:122px;bottom:1013px;letter-spacing:-0.12px;word-spacing:-0.5px;}
#ta_1489{left:96px;bottom:988px;}
#tb_1489{left:122px;bottom:988px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tc_1489{left:122px;bottom:972px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#td_1489{left:70px;bottom:945px;}
#te_1489{left:96px;bottom:949px;letter-spacing:-0.12px;word-spacing:-0.37px;}
#tf_1489{left:257px;bottom:949px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tg_1489{left:404px;bottom:949px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#th_1489{left:96px;bottom:932px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#ti_1489{left:70px;bottom:907px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#tj_1489{left:70px;bottom:891px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tk_1489{left:305px;bottom:891px;letter-spacing:-0.09px;}
#tl_1489{left:327px;bottom:891px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tm_1489{left:70px;bottom:864px;}
#tn_1489{left:96px;bottom:868px;letter-spacing:-0.13px;word-spacing:-0.77px;}
#to_1489{left:96px;bottom:851px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#tp_1489{left:70px;bottom:825px;}
#tq_1489{left:96px;bottom:828px;letter-spacing:-0.12px;}
#tr_1489{left:127px;bottom:828px;letter-spacing:-0.14px;word-spacing:-0.98px;}
#ts_1489{left:532px;bottom:828px;letter-spacing:-0.13px;word-spacing:-0.98px;}
#tt_1489{left:96px;bottom:811px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#tu_1489{left:70px;bottom:787px;letter-spacing:-0.14px;word-spacing:-0.7px;}
#tv_1489{left:70px;bottom:770px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#tw_1489{left:70px;bottom:744px;}
#tx_1489{left:96px;bottom:747px;letter-spacing:-0.14px;word-spacing:-0.64px;}
#ty_1489{left:96px;bottom:730px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#tz_1489{left:96px;bottom:713px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t10_1489{left:70px;bottom:687px;}
#t11_1489{left:96px;bottom:690px;letter-spacing:-0.14px;word-spacing:-0.64px;}
#t12_1489{left:96px;bottom:674px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t13_1489{left:96px;bottom:657px;letter-spacing:-0.14px;word-spacing:-1.01px;}
#t14_1489{left:635px;bottom:657px;letter-spacing:-0.12px;word-spacing:-1.01px;}
#t15_1489{left:96px;bottom:640px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t16_1489{left:70px;bottom:581px;letter-spacing:0.13px;}
#t17_1489{left:152px;bottom:581px;letter-spacing:0.15px;word-spacing:0.01px;}
#t18_1489{left:70px;bottom:558px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t19_1489{left:678px;bottom:558px;letter-spacing:-0.19px;}
#t1a_1489{left:721px;bottom:558px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t1b_1489{left:70px;bottom:541px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t1c_1489{left:70px;bottom:514px;}
#t1d_1489{left:96px;bottom:518px;letter-spacing:-0.13px;word-spacing:-0.42px;}
#t1e_1489{left:96px;bottom:501px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1f_1489{left:96px;bottom:484px;letter-spacing:-0.13px;word-spacing:-0.38px;}
#t1g_1489{left:96px;bottom:461px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1h_1489{left:96px;bottom:444px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t1i_1489{left:96px;bottom:428px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t1j_1489{left:96px;bottom:411px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1k_1489{left:96px;bottom:386px;}
#t1l_1489{left:122px;bottom:386px;letter-spacing:-0.09px;word-spacing:-1.08px;}
#t1m_1489{left:159px;bottom:386px;letter-spacing:-0.14px;word-spacing:-1.16px;}
#t1n_1489{left:496px;bottom:386px;letter-spacing:-0.14px;word-spacing:-1.14px;}
#t1o_1489{left:122px;bottom:370px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1p_1489{left:96px;bottom:345px;}
#t1q_1489{left:122px;bottom:345px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1r_1489{left:122px;bottom:328px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1s_1489{left:122px;bottom:312px;letter-spacing:-0.3px;word-spacing:-0.01px;}
#t1t_1489{left:70px;bottom:285px;}
#t1u_1489{left:96px;bottom:289px;letter-spacing:-0.12px;}
#t1v_1489{left:127px;bottom:289px;letter-spacing:-0.14px;word-spacing:-0.98px;}
#t1w_1489{left:532px;bottom:289px;letter-spacing:-0.13px;word-spacing:-0.98px;}
#t1x_1489{left:96px;bottom:272px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#t1y_1489{left:70px;bottom:247px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#t1z_1489{left:70px;bottom:231px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t20_1489{left:305px;bottom:231px;letter-spacing:-0.09px;}
#t21_1489{left:327px;bottom:231px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t22_1489{left:70px;bottom:204px;}
#t23_1489{left:96px;bottom:208px;letter-spacing:-0.13px;word-spacing:-0.77px;}
#t24_1489{left:96px;bottom:191px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t25_1489{left:70px;bottom:165px;}
#t26_1489{left:96px;bottom:168px;letter-spacing:-0.12px;}
#t27_1489{left:127px;bottom:168px;letter-spacing:-0.14px;word-spacing:-0.98px;}
#t28_1489{left:532px;bottom:168px;letter-spacing:-0.13px;word-spacing:-0.98px;}
#t29_1489{left:96px;bottom:151px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#t2a_1489{left:70px;bottom:127px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t2b_1489{left:70px;bottom:110px;letter-spacing:-0.15px;word-spacing:-0.48px;}

.s1_1489{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1489{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1489{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_1489{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s5_1489{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s6_1489{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1489" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1489Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1489" style="-webkit-user-select: none;"><object width="935" height="1210" data="1489/1489.svg" type="image/svg+xml" id="pdf1489" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1489" class="t s1_1489">Vol. 3D </span><span id="t2_1489" class="t s1_1489">A-3 </span>
<span id="t3_1489" class="t s2_1489">VMX CAPABILITY REPORTING FACILITY </span>
<span id="t4_1489" class="t s3_1489">Exceptions are made for the pin-based VM-execution controls in the default1 class (see Appendix A.2). These </span>
<span id="t5_1489" class="t s3_1489">are bits 1, 2, and 4; the corresponding bits of the IA32_VMX_PINBASED_CTLS MSR are always read as 1. The </span>
<span id="t6_1489" class="t s3_1489">treatment of these controls by VM entry is determined by bit 55 in the IA32_VMX_BASIC MSR: </span>
<span id="t7_1489" class="t s3_1489">— </span><span id="t8_1489" class="t s3_1489">If bit 55 in the IA32_VMX_BASIC MSR is read as 0, VM entry fails if any pin-based VM-execution control in </span>
<span id="t9_1489" class="t s3_1489">the default1 class is 0. </span>
<span id="ta_1489" class="t s3_1489">— </span><span id="tb_1489" class="t s3_1489">If bit 55 in the IA32_VMX_BASIC MSR is read as 1, the IA32_VMX_TRUE_PINBASED_CTLS MSR (see </span>
<span id="tc_1489" class="t s3_1489">below) reports which of the pin-based VM-execution controls in the default1 class can be 0 on VM entry. </span>
<span id="td_1489" class="t s4_1489">• </span><span id="te_1489" class="t s3_1489">Bits 63:32 indicate the </span><span id="tf_1489" class="t s5_1489">allowed 1-settings </span><span id="tg_1489" class="t s3_1489">of these controls. VM entry allows control X to be 1 if bit 32+X in </span>
<span id="th_1489" class="t s3_1489">the MSR is set to 1; if bit 32+X in the MSR is cleared to 0, VM entry fails if control X is 1. </span>
<span id="ti_1489" class="t s3_1489">If bit 55 in the IA32_VMX_BASIC MSR is read as 1, the IA32_VMX_TRUE_PINBASED_CTLS MSR (index 48DH) </span>
<span id="tj_1489" class="t s3_1489">reports on the allowed settings of </span><span id="tk_1489" class="t s5_1489">all </span><span id="tl_1489" class="t s3_1489">of the pin-based VM-execution controls: </span>
<span id="tm_1489" class="t s4_1489">• </span><span id="tn_1489" class="t s3_1489">Bits 31:0 indicate the allowed 0-settings of these controls. VM entry allows control X to be 0 if bit X in the MSR </span>
<span id="to_1489" class="t s3_1489">is cleared to 0; if bit X in the MSR is set to 1, VM entry fails if control X is 0. There are no exceptions. </span>
<span id="tp_1489" class="t s4_1489">• </span><span id="tq_1489" class="t s3_1489">Bits </span><span id="tr_1489" class="t s3_1489">63:32 indicate the allowed 1-settings of these controls. VM </span><span id="ts_1489" class="t s3_1489">entry allows control X to be 1 if bit 32+X in the </span>
<span id="tt_1489" class="t s3_1489">MSR is set to 1; if bit 32+X in the MSR is cleared to 0, VM entry fails if control X is 1. </span>
<span id="tu_1489" class="t s3_1489">It is necessary for software to consult only one of the capability MSRs to determine the allowed settings of the pin- </span>
<span id="tv_1489" class="t s3_1489">based VM-execution controls: </span>
<span id="tw_1489" class="t s4_1489">• </span><span id="tx_1489" class="t s3_1489">If bit 55 in the IA32_VMX_BASIC MSR is read as 0, all information about the allowed settings of the pin-based </span>
<span id="ty_1489" class="t s3_1489">VM-execution controls is contained in the IA32_VMX_PINBASED_CTLS MSR. (The IA32_VMX_TRUE_PIN- </span>
<span id="tz_1489" class="t s3_1489">BASED_CTLS MSR is not supported.) </span>
<span id="t10_1489" class="t s4_1489">• </span><span id="t11_1489" class="t s3_1489">If bit 55 in the IA32_VMX_BASIC MSR is read as 1, all information about the allowed settings of the pin-based </span>
<span id="t12_1489" class="t s3_1489">VM-execution controls is contained in the IA32_VMX_TRUE_PINBASED_CTLS MSR. Assuming that software </span>
<span id="t13_1489" class="t s3_1489">knows that the default1 class of pin-based VM-execution controls contains bits </span><span id="t14_1489" class="t s3_1489">1, 2, and 4, there is no need for </span>
<span id="t15_1489" class="t s3_1489">software to consult the IA32_VMX_PINBASED_CTLS MSR. </span>
<span id="t16_1489" class="t s6_1489">A.3.2 </span><span id="t17_1489" class="t s6_1489">Primary Processor-Based VM-Execution Controls </span>
<span id="t18_1489" class="t s3_1489">The IA32_VMX_PROCBASED_CTLS MSR (index 482H) reports on the allowed settings of </span><span id="t19_1489" class="t s5_1489">most </span><span id="t1a_1489" class="t s3_1489">of the primary </span>
<span id="t1b_1489" class="t s3_1489">processor-based VM-execution controls (see Section 25.6.2): </span>
<span id="t1c_1489" class="t s4_1489">• </span><span id="t1d_1489" class="t s3_1489">Bits 31:0 indicate the allowed 0-settings of these controls. VM entry allows control X (bit X of the primary </span>
<span id="t1e_1489" class="t s3_1489">processor-based VM-execution controls) to be 0 if bit X in the MSR is cleared to 0; if bit X in the MSR is set to </span>
<span id="t1f_1489" class="t s3_1489">1, VM entry fails if control X is 0. </span>
<span id="t1g_1489" class="t s3_1489">Exceptions are made for the primary processor-based VM-execution controls in the default1 class (see </span>
<span id="t1h_1489" class="t s3_1489">Appendix A.2). These are bits 1, 4–6, 8, 13–16, and 26; the corresponding bits of the IA32_VMX_PROC- </span>
<span id="t1i_1489" class="t s3_1489">BASED_CTLS MSR are always read as 1. The treatment of these controls by VM entry is determined by bit 55 </span>
<span id="t1j_1489" class="t s3_1489">in the IA32_VMX_BASIC MSR: </span>
<span id="t1k_1489" class="t s3_1489">— </span><span id="t1l_1489" class="t s3_1489">If bit </span><span id="t1m_1489" class="t s3_1489">55 in the IA32_VMX_BASIC MSR is read as 0, VM </span><span id="t1n_1489" class="t s3_1489">entry fails if any of the primary processor-based VM- </span>
<span id="t1o_1489" class="t s3_1489">execution controls in the default1 class is 0. </span>
<span id="t1p_1489" class="t s3_1489">— </span><span id="t1q_1489" class="t s3_1489">If bit 55 in the IA32_VMX_BASIC MSR is read as 1, the IA32_VMX_TRUE_PROCBASED_CTLS MSR (see </span>
<span id="t1r_1489" class="t s3_1489">below) reports which of the primary processor-based VM-execution controls in the default1 class can be 0 </span>
<span id="t1s_1489" class="t s3_1489">on VM entry. </span>
<span id="t1t_1489" class="t s4_1489">• </span><span id="t1u_1489" class="t s3_1489">Bits </span><span id="t1v_1489" class="t s3_1489">63:32 indicate the allowed 1-settings of these controls. VM </span><span id="t1w_1489" class="t s3_1489">entry allows control X to be 1 if bit 32+X in the </span>
<span id="t1x_1489" class="t s3_1489">MSR is set to 1; if bit 32+X in the MSR is cleared to 0, VM entry fails if control X is 1. </span>
<span id="t1y_1489" class="t s3_1489">If bit 55 in the IA32_VMX_BASIC MSR is read as 1, the IA32_VMX_TRUE_PROCBASED_CTLS MSR (index 48EH) </span>
<span id="t1z_1489" class="t s3_1489">reports on the allowed settings of </span><span id="t20_1489" class="t s5_1489">all </span><span id="t21_1489" class="t s3_1489">of the primary processor-based VM-execution controls: </span>
<span id="t22_1489" class="t s4_1489">• </span><span id="t23_1489" class="t s3_1489">Bits 31:0 indicate the allowed 0-settings of these controls. VM entry allows control X to be 0 if bit X in the MSR </span>
<span id="t24_1489" class="t s3_1489">is cleared to 0; if bit X in the MSR is set to 1, VM entry fails if control X is 0. There are no exceptions. </span>
<span id="t25_1489" class="t s4_1489">• </span><span id="t26_1489" class="t s3_1489">Bits </span><span id="t27_1489" class="t s3_1489">63:32 indicate the allowed 1-settings of these controls. VM </span><span id="t28_1489" class="t s3_1489">entry allows control X to be 1 if bit 32+X in the </span>
<span id="t29_1489" class="t s3_1489">MSR is set to 1; if bit 32+X in the MSR is cleared to 0, VM entry fails if control X is 1. </span>
<span id="t2a_1489" class="t s3_1489">It is necessary for software to consult only one of the capability MSRs to determine the allowed settings of the </span>
<span id="t2b_1489" class="t s3_1489">primary processor-based VM-execution controls: </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
