# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -mtriple=amdgcn -mcpu=gfx900 -run-pass=instruction-select -verify-machineinstrs %s -o -  | FileCheck -check-prefix=GCN %s
# RUN: llc -mtriple=amdgcn -mcpu=fiji -run-pass=instruction-select -verify-machineinstrs -global-isel-abort=2 -pass-remarks-missed='gisel*'  %s -o /dev/null 2>&1 | FileCheck -check-prefix=VI-ERR %s

# VI-ERR-NOT: remark
# VI-ERR: remark: <unknown>:0:0: cannot select: %9:vgpr_32(f16) = G_INTRINSIC intrinsic(@llvm.amdgcn.fmed3), %6:vgpr(f16), %7:vgpr(f16), %8:vgpr(f16) (in function: fmed3_s16_vvvv)
# VI-ERR-NEXT: remark: <unknown>:0:0: cannot select: %9:vgpr_32(f16) = G_INTRINSIC intrinsic(@llvm.amdgcn.fmed3), %6:sgpr(f16), %7:vgpr(f16), %8:vgpr(f16) (in function: fmed3_s16_vsvv)
# VI-ERR-NOT: remark
---
name: fmed3_s16_vvvv
legalized: true
regBankSelected: true
tracksRegLiveness: true

body: |
  bb.0:
    liveins: $vgpr0, $vgpr1, $vgpr2

    ; GCN-LABEL: name: fmed3_s16_vvvv
    ; GCN: liveins: $vgpr0, $vgpr1, $vgpr2
    ; GCN-NEXT: {{  $}}
    ; GCN-NEXT: [[COPY:%[0-9]+]]:vgpr_32 = COPY $vgpr0
    ; GCN-NEXT: [[COPY1:%[0-9]+]]:vgpr_32 = COPY $vgpr1
    ; GCN-NEXT: [[COPY2:%[0-9]+]]:vgpr_32 = COPY $vgpr2
    ; GCN-NEXT: [[V_MED3_F16_e64_:%[0-9]+]]:vgpr_32 = nofpexcept V_MED3_F16_e64 0, [[COPY]], 0, [[COPY1]], 0, [[COPY2]], 0, 0, 0, implicit $mode, implicit $exec
    ; GCN-NEXT: S_ENDPGM 0, implicit [[V_MED3_F16_e64_]]
    %0:vgpr(i32) = COPY $vgpr0
    %1:vgpr(i32) = COPY $vgpr1
    %2:vgpr(i32) = COPY $vgpr2
    %3:vgpr(i16) = G_TRUNC %0(i32)
    %4:vgpr(i16) = G_TRUNC %1(i32)
    %5:vgpr(i16) = G_TRUNC %2(i32)
    %6:vgpr(f16) = G_BITCAST %3(i16)
    %7:vgpr(f16) = G_BITCAST %4(i16)
    %8:vgpr(f16) = G_BITCAST %5(i16)
    %9:vgpr(f16) = G_INTRINSIC intrinsic(@llvm.amdgcn.fmed3), %6(f16), %7(f16), %8(f16)
    %10:vgpr(i16) = G_BITCAST %9(f16)
    S_ENDPGM 0, implicit %10(i16)
...

---
name: fmed3_s16_vsvv
legalized: true
regBankSelected: true
tracksRegLiveness: true

body: |
  bb.0:
    liveins: $sgpr0, $vgpr0, $vgpr1

    ; GCN-LABEL: name: fmed3_s16_vsvv
    ; GCN: liveins: $sgpr0, $vgpr0, $vgpr1
    ; GCN-NEXT: {{  $}}
    ; GCN-NEXT: [[COPY:%[0-9]+]]:sreg_32 = COPY $sgpr0
    ; GCN-NEXT: [[COPY1:%[0-9]+]]:vgpr_32 = COPY $vgpr0
    ; GCN-NEXT: [[COPY2:%[0-9]+]]:vgpr_32 = COPY $vgpr1
    ; GCN-NEXT: [[V_MED3_F16_e64_:%[0-9]+]]:vgpr_32 = nofpexcept V_MED3_F16_e64 0, [[COPY]], 0, [[COPY1]], 0, [[COPY2]], 0, 0, 0, implicit $mode, implicit $exec
    ; GCN-NEXT: S_ENDPGM 0, implicit [[V_MED3_F16_e64_]]
    %0:sgpr(i32) = COPY $sgpr0
    %1:vgpr(i32) = COPY $vgpr0
    %2:vgpr(i32) = COPY $vgpr1
    %3:sgpr(i16) = G_TRUNC %0(i32)
    %4:vgpr(i16) = G_TRUNC %1(i32)
    %5:vgpr(i16) = G_TRUNC %2(i32)
    %6:sgpr(f16) = G_BITCAST %3(i16)
    %7:vgpr(f16) = G_BITCAST %4(i16)
    %8:vgpr(f16) = G_BITCAST %5(i16)
    %9:vgpr(f16) = G_INTRINSIC intrinsic(@llvm.amdgcn.fmed3), %6(f16), %7(f16), %8(f16)
    %10:vgpr(i16) = G_BITCAST %9(f16)
    S_ENDPGM 0, implicit %10(i16)
...
