

================================================================
== Vitis HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_13u_config6_s'
================================================================
* Date:           Mon May 20 13:41:14 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku040-ffva1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  25.00 ns|  10.354 ns|     6.75 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  25.000 ns|  25.000 ns|    2|    2|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                                  |                                                                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                     Instance                                     |                                 Module                                |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_301        |shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config6_s               |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |tmp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_fu_497  |dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     464|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|   401|       1|   32007|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      78|    -|
|Register         |        -|     -|    1412|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|   401|    1413|   32549|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1200|  1920|  484800|  242400|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    20|      ~0|      13|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+-----+---+-------+-----+
    |                                     Instance                                     |                                 Module                                | BRAM_18K| DSP | FF|  LUT  | URAM|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+-----+---+-------+-----+
    |tmp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_fu_497  |dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s  |        0|  401|  0|  31559|    0|
    |call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config6_s_fu_301        |shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config6_s               |        0|    0|  1|    448|    0|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+-----+---+-------+-----+
    |Total                                                                             |                                                                       |        0|  401|  1|  32007|    0|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+-----+---+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |add_ln313_fu_800_p2             |         +|   0|  0|  39|          32|           1|
    |add_ln317_fu_847_p2             |         +|   0|  0|  39|          32|           1|
    |add_ln323_fu_864_p2             |         +|   0|  0|  39|          32|           1|
    |add_ln328_fu_817_p2             |         +|   0|  0|  39|          32|           1|
    |and_ln289_1_fu_711_p2           |       and|   0|  0|   2|           1|           1|
    |and_ln289_fu_705_p2             |       and|   0|  0|   2|           1|           1|
    |ap_block_state2                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_449                |       and|   0|  0|   2|           1|           1|
    |ap_condition_811                |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op42_write_state2  |       and|   0|  0|   2|           1|           1|
    |grp_fu_645_p2                   |      icmp|   0|  0|  39|          32|           2|
    |icmp_ln289_4_fu_683_p2          |      icmp|   0|  0|  38|          31|           1|
    |icmp_ln289_5_fu_699_p2          |      icmp|   0|  0|  38|          31|           1|
    |icmp_ln289_fu_654_p2            |      icmp|   0|  0|  39|          32|           2|
    |icmp_ln313_fu_805_p2            |      icmp|   0|  0|  39|          32|           4|
    |icmp_ln317_fu_852_p2            |      icmp|   0|  0|  39|          32|           3|
    |select_ln323_fu_869_p3          |    select|   0|  0|  32|           1|           2|
    |select_ln328_fu_822_p3          |    select|   0|  0|  32|           1|           2|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0| 464|         326|          27|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  14|          3|    1|          3|
    |ap_phi_mux_storemerge_phi_fu_294_p4  |  14|          3|   32|         96|
    |grp_fu_645_p0                        |  14|          3|   32|         96|
    |layer6_out_blk_n                     |   9|          2|    1|          2|
    |pX_2                                 |   9|          2|   32|         64|
    |pY_2                                 |   9|          2|   32|         64|
    |sX_2                                 |   9|          2|   32|         64|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |  78|         17|  162|        389|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                         Name                                         | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |and_ln289_1_reg_916                                                                   |   1|   0|    1|          0|
    |ap_CS_fsm                                                                             |   2|   0|    2|          0|
    |icmp_ln289_reg_895                                                                    |   1|   0|    1|          0|
    |pX_2                                                                                  |  32|   0|   32|          0|
    |pX_2_load_reg_911                                                                     |  32|   0|   32|          0|
    |pY_2                                                                                  |  32|   0|   32|          0|
    |pY_2_load_reg_906                                                                     |  32|   0|   32|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9     |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1   |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10  |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11  |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12  |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13  |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14  |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15  |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16  |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_17  |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_18  |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_19  |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2   |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_20  |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_21  |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_22  |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_23  |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_24  |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_25  |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_26  |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_27  |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_28  |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_29  |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3   |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_30  |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_31  |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_32  |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_33  |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_34  |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_35  |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_36  |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_37  |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_38  |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_39  |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4   |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_40  |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_41  |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_42  |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_43  |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_44  |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_45  |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_46  |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_47  |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_48  |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_49  |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5   |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_50  |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_51  |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_52  |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_53  |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_54  |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_55  |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_56  |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_57  |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_58  |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_59  |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6   |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_60  |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_61  |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7   |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8   |  16|   0|   16|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9   |  16|   0|   16|          0|
    |sX_2                                                                                  |  32|   0|   32|          0|
    |sX_2_load_reg_890                                                                     |  32|   0|   32|          0|
    |sY_2                                                                                  |  32|   0|   32|          0|
    |sY_2_load_reg_900                                                                     |  32|   0|   32|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig             |  16|   0|   16|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1           |  16|   0|   16|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2           |  16|   0|   16|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3           |  16|   0|   16|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4           |  16|   0|   16|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5           |  16|   0|   16|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6           |  16|   0|   16|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7           |  16|   0|   16|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8           |  16|   0|   16|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9           |  16|   0|   16|          0|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                 |1412|   0| 1412|          0|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+---------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,13u>,config6>|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,13u>,config6>|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,13u>,config6>|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,13u>,config6>|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,13u>,config6>|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,13u>,config6>|  return value|
|layer6_out_blk_n           |  out|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,13u>,config6>|  return value|
|ap_ce                      |   in|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,13u>,config6>|  return value|
|p_read                     |   in|   16|     ap_none|                                                                   p_read|        scalar|
|p_read1                    |   in|   16|     ap_none|                                                                  p_read1|        scalar|
|p_read2                    |   in|   16|     ap_none|                                                                  p_read2|        scalar|
|p_read3                    |   in|   16|     ap_none|                                                                  p_read3|        scalar|
|p_read4                    |   in|   16|     ap_none|                                                                  p_read4|        scalar|
|p_read5                    |   in|   16|     ap_none|                                                                  p_read5|        scalar|
|p_read6                    |   in|   16|     ap_none|                                                                  p_read6|        scalar|
|p_read7                    |   in|   16|     ap_none|                                                                  p_read7|        scalar|
|layer6_out_din             |  out|  208|     ap_fifo|                                                               layer6_out|       pointer|
|layer6_out_num_data_valid  |   in|    6|     ap_fifo|                                                               layer6_out|       pointer|
|layer6_out_fifo_cap        |   in|    6|     ap_fifo|                                                               layer6_out|       pointer|
|layer6_out_full_n          |   in|    1|     ap_fifo|                                                               layer6_out|       pointer|
|layer6_out_write           |  out|    1|     ap_fifo|                                                               layer6_out|       pointer|
+---------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

