
                                   VC Static 

              Version R-2020.12-SP2-13 for linux64 - Dec 08, 2022 

                    Copyright (c) 2010 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
restore_session -level default
















MasterSourceFile run.tcl
set_fml_appmode FPV
set design traffic
read_file -top $design -format sverilog -sva -vcs {-f ../design/filelist +define+INLINE_SVA ../sva/traffic.sva ../sva/bind_traffic.sva}
Info: Invoking New SVA Compiler Instrument...
Info: SVAC-NC Start
Info: SVAC-NC Finished
Info: Invoking Simon...
Info: Simon VCS Start
=======================================================
VCS CPU Time(s)     :0.11
SIMON CPU Time(s)   :0.08
SIMON Total Time(s) :0.03
Peak Memory(MB)     :341
=======================================================
Info: Simon VCS Finished
Info: Simon call complete 
Info: Exiting after Simon Analysis 
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
[Info] DB_COPT045: Vcs analyzer task has finished.
[Info] PROP_I_COLLECT: Collecting Source Properties from the view:traffic.
# Gate Counts 
Number of Flat Instances = 609
Number of Operator = 609
Number of Libcells = 0
Number of Black-Box Instances = 0

# analyze -format sverilog -vcs {-f ../design/filelist +define+INLINE_SVA ../sva/traffic.sva ../sva/bind_traffic.sva}
# elaborate $design -sva 
create_clock clk -period 100
create_reset rst -sense high
sim_run -stable
[Info] SIM_I_CREATE: Create Simulation Model.
sim_save_reset

action aaMonetBanffSavePropDBToStream -reset -summary 1 -trigger
action aaVerdiWaitAnnotation -trigger
action aaMonetSetReuseWave -data {}
action aaMonetBanffSavePropDBToStream -reset -summary 1 -trigger
report_constant -xml > /home/shtp/ITP2025/Labs/FPV/FPV/run/vcst_rtdb/.internal/verdi/constant.xml ; verdi_cmd verdiVcstConstantReport -xmlFile /home/shtp/ITP2025/Labs/FPV/FPV/run/vcst_rtdb/.internal/verdi/constant.xml
report_constant -xml > /home/shtp/ITP2025/Labs/FPV/FPV/run/vcst_rtdb/.internal/verdi/constant.xml
verdi_cmd verdiVcstConstantGet -xmlFile /home/shtp/ITP2025/Labs/FPV/FPV/run/vcst_rtdb/.internal/verdi/constant.xml -updateComplexity
check_fv
[Error] LICENSE_CHECKOUT_ERROR: Unable to checkout license for VC Formal.
Error: 0
	Use error_info for more info. (CMD-013)
=======================================================
Total Time(S)  :1463.37
CPU Time(S)    :2.10
Peak Memory(MB):1313
=======================================================
