{"Source Block": ["oh/common/hdl/oh_datagate.v@11:21@HdlIdDef", "   input           clk;\n   input           en;\n   input [DW-1:0]  din;   \n   output [DW-1:0] dout;\t  \n\t \n   reg [PS-1:0]    enable_pipe;   \n\n   always @ (posedge clk)\n     enable_pipe[PS-1:0] <= {enable_pipe[PS-2:0],en};\n   \n   assign enable = {enable_pipe[PS-1:0],en};\n"], "Clone Blocks": [["oh/common/hdl/oh_datagate.v@16:26", "   reg [PS-1:0]    enable_pipe;   \n\n   always @ (posedge clk)\n     enable_pipe[PS-1:0] <= {enable_pipe[PS-2:0],en};\n   \n   assign enable = {enable_pipe[PS-1:0],en};\n\n   assign dout[DW-1:0] =  {(DW){enable}} & din[DW-1:0];\n   \n   \nendmodule // oh_datagate\n"], ["oh/common/hdl/oh_datagate.v@13:24", "   input [DW-1:0]  din;   \n   output [DW-1:0] dout;\t  \n\t \n   reg [PS-1:0]    enable_pipe;   \n\n   always @ (posedge clk)\n     enable_pipe[PS-1:0] <= {enable_pipe[PS-2:0],en};\n   \n   assign enable = {enable_pipe[PS-1:0],en};\n\n   assign dout[DW-1:0] =  {(DW){enable}} & din[DW-1:0];\n   \n"], ["oh/common/hdl/oh_datagate.v@18:26", "   always @ (posedge clk)\n     enable_pipe[PS-1:0] <= {enable_pipe[PS-2:0],en};\n   \n   assign enable = {enable_pipe[PS-1:0],en};\n\n   assign dout[DW-1:0] =  {(DW){enable}} & din[DW-1:0];\n   \n   \nendmodule // oh_datagate\n"]], "Diff Content": {"Delete": [], "Add": [[16, "   wire \t   enable;\n"]]}}