Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/zxd_CS/CC/OExp05-DataPath-success/Data_path_Data_path_sch_tb_isim_beh.exe -prj C:/zxd_CS/CC/OExp05-DataPath-success/Data_path_Data_path_sch_tb_beh.prj work.Data_path_Data_path_sch_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 3
Turning on mult-threading, number of parallel sub-compilation jobs: 6 
Determining compilation order of HDL files
Analyzing Verilog file "C:/zxd_CS/CC/OExp05-DataPath-success/regs.v" into library work
Analyzing Verilog file "C:/zxd_CS/CC/OExp05-DataPath-success/REG32.v" into library work
Analyzing Verilog file "C:/zxd_CS/CC/OExp05-DataPath-success/MUX2T1_5.v" into library work
Analyzing Verilog file "C:/zxd_CS/CC/OExp05-DataPath-success/MUX2T1_32.v" into library work
Analyzing Verilog file "C:/zxd_CS/CC/OExp05-DataPath-success/Ext_32.v" into library work
Analyzing Verilog file "C:/zxd_CS/CC/OExp05-DataPath-success/ALU_v.v" into library work
WARNING:HDLCompiler:751 - "C:/zxd_CS/CC/OExp05-DataPath-success/ALU_v.v" Line 26: Redeclaration of ansi port res is not allowed
Analyzing Verilog file "C:/zxd_CS/CC/OExp05-DataPath-success/add_32.v" into library work
Analyzing Verilog file "C:/zxd_CS/CC/OExp05-DataPath-success/Data_path.vf" into library work
Analyzing Verilog file "C:/zxd_CS/CC/OExp05-DataPath-success/Datapath_test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module Regs
Compiling module REG32
Compiling module MUX2T1_5
Compiling module MUX2T1_32
Compiling module add_32
Compiling module AND2
Compiling module alu
Compiling module VCC
Compiling module GND
Compiling module Ext_32
Compiling module Data_path
Compiling module Data_path_Data_path_sch_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 8 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: 系统找不到指定的路径。, "isim\Data_path_Data_path_sch_tb_isim_beh.exe.sim\libPortability.dll".
Compiled 13 Verilog Units
Built simulation executable C:/zxd_CS/CC/OExp05-DataPath-success/Data_path_Data_path_sch_tb_isim_beh.exe
Fuse Memory Usage: 28124 KB
Fuse CPU Usage: 405 ms
