// Seed: 2395819386
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_2;
  wire id_5, id_6, id_7, id_8 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  always @(posedge id_3) id_3 <= id_3 / "";
  assign id_3 = 1;
  wire id_5, id_6;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_2
  );
  assign id_1 = id_2;
  nor primCall (id_4, id_6, id_5, id_3);
endmodule
