{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/roberto/documents/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd " "Source file: /home/roberto/documents/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1433336323056 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1433336323056 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/roberto/documents/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd " "Source file: /home/roberto/documents/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1433336323124 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1433336323124 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/roberto/documents/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd " "Source file: /home/roberto/documents/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1433336323189 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1433336323189 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1433336325682 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1433336325683 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun  3 09:58:45 2015 " "Processing started: Wed Jun  3 09:58:45 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1433336325683 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1433336325683 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AP9 -c AP9 " "Command: quartus_map --read_settings_files=on --write_settings_files=off AP9 -c AP9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1433336325683 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../../ProcUktimaVersao/ProcessadorRegsVariables_SemInstrucoesUltima1/lpm_mux1.qip " "Tcl Script File ../../ProcUktimaVersao/ProcessadorRegsVariables_SemInstrucoesUltima1/lpm_mux1.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../../ProcUktimaVersao/ProcessadorRegsVariables_SemInstrucoesUltima1/lpm_mux1.qip " "set_global_assignment -name QIP_FILE ../../ProcUktimaVersao/ProcessadorRegsVariables_SemInstrucoesUltima1/lpm_mux1.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1433336325773 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1433336325773 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1433336326008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AP9.bdf 1 1 " "Found 1 design units, including 1 entities, in source file AP9.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AP9 " "Found entity 1: AP9" {  } { { "AP9.bdf" "" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/AP9.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336339182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336339182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_rom0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_rom0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_rom0-SYN " "Found design unit 1: lpm_rom0-SYN" {  } { { "lpm_rom0.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_rom0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336339574 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom0 " "Found entity 1: lpm_rom0" {  } { { "lpm_rom0.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_rom0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336339574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336339574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TEXT_DRAWER.vhd 2 1 " "Found 2 design units, including 1 entities, in source file TEXT_DRAWER.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TEXT_DRAWER-main " "Found design unit 1: TEXT_DRAWER-main" {  } { { "TEXT_DRAWER.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/TEXT_DRAWER.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336339576 ""} { "Info" "ISGN_ENTITY_NAME" "1 TEXT_DRAWER " "Found entity 1: TEXT_DRAWER" {  } { { "TEXT_DRAWER.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/TEXT_DRAWER.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336339576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336339576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_MOD.bdf 1 1 " "Found 1 design units, including 1 entities, in source file VGA_MOD.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_MOD " "Found entity 1: VGA_MOD" {  } { { "VGA_MOD.bdf" "" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336339576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336339576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-main " "Found design unit 1: VGA_SYNC-main" {  } { { "vga_sync.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/vga_sync.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336339577 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "vga_sync.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/vga_sync.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336339577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336339577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "KB_ASCII.vhd 2 1 " "Found 2 design units, including 1 entities, in source file KB_ASCII.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KB_ASCII-main " "Found design unit 1: KB_ASCII-main" {  } { { "KB_ASCII.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/KB_ASCII.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336339579 ""} { "Info" "ISGN_ENTITY_NAME" "1 KB_ASCII " "Found entity 1: KB_ASCII" {  } { { "KB_ASCII.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/KB_ASCII.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336339579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336339579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_2_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex_2_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex_2_7seg-main " "Found design unit 1: hex_2_7seg-main" {  } { { "hex_2_7seg.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/hex_2_7seg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336339580 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex_2_7seg " "Found entity 1: hex_2_7seg" {  } { { "hex_2_7seg.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/hex_2_7seg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336339580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336339580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LCD_MOD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LCD_MOD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_MOD-main " "Found design unit 1: LCD_MOD-main" {  } { { "LCD_MOD.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/LCD_MOD.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336339582 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_MOD " "Found entity 1: LCD_MOD" {  } { { "LCD_MOD.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/LCD_MOD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336339582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336339582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ASCII_CONV.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ASCII_CONV.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ASCII_CONV-main " "Found design unit 1: ASCII_CONV-main" {  } { { "ASCII_CONV.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/ASCII_CONV.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336339583 ""} { "Info" "ISGN_ENTITY_NAME" "1 ASCII_CONV " "Found entity 1: ASCII_CONV" {  } { { "ASCII_CONV.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/ASCII_CONV.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336339583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336339583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "RAM.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/RAM.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336339584 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/RAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336339584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336339584 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "AP9_cpu.vhd " "Can't analyze file -- file AP9_cpu.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1433336339585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "POS_CONV.vhd 2 1 " "Found 2 design units, including 1 entities, in source file POS_CONV.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 POS_CONV-main " "Found design unit 1: POS_CONV-main" {  } { { "POS_CONV.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/POS_CONV.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336339586 ""} { "Info" "ISGN_ENTITY_NAME" "1 POS_CONV " "Found entity 1: POS_CONV" {  } { { "POS_CONV.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/POS_CONV.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336339586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336339586 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../ProcUktimaVersao/ProcessadorRegsVariables_SemInstrucoesUltima1/testeBreak.vhd " "Can't analyze file -- file ../../ProcUktimaVersao/ProcessadorRegsVariables_SemInstrucoesUltima1/testeBreak.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1433336339587 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "testeBreak.vhd " "Can't analyze file -- file testeBreak.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1433336339587 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "testeBreak2.vhd " "Can't analyze file -- file testeBreak2.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1433336339587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testeabc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testeabc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testeabc-ab " "Found design unit 1: testeabc-ab" {  } { { "testeabc.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/testeabc.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336339588 ""} { "Info" "ISGN_ENTITY_NAME" "1 testeabc " "Found entity 1: testeabc" {  } { { "testeabc.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/testeabc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336339588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336339588 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AP9 " "Elaborating entity \"AP9\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1433336339678 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "LEDR\[16..0\] " "Not all bits in bus \"LEDR\[16..0\]\" are used" {  } { { "AP9.bdf" "" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/AP9.bdf" { { 216 24 200 232 "LEDR\[0\]" "" } { 448 544 720 464 "LEDR\[1\]" "" } { 72 424 600 88 "LEDR\[2\]" "" } { 72 -192 -16 88 "LEDR\[16\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1433336339680 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "SW\[17..0\] " "Not all bits in bus \"SW\[17..0\]\" are used" {  } { { "AP9.bdf" "" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/AP9.bdf" { { 432 -424 -256 448 "SW\[3\]" "" } { 464 -424 -256 480 "SW\[4\]" "" } { 528 -424 -256 544 "SW\[6\]" "" } { 368 -424 -256 384 "SW\[1\]" "" } { 400 -424 -256 416 "SW\[2\]" "" } { 336 -424 -256 352 "SW\[0\]" "" } { 496 -424 -256 512 "SW\[5\]" "" } { 560 -424 -256 576 "SW\[7\]" "" } { 96 -432 -264 112 "SW\[16\]" "" } { -16 -456 -288 0 "SW\[17\]" "" } { 968 -216 -48 984 "SW\[14\]" "" } { 928 -216 -48 944 "SW\[13\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1433336339680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_MOD VGA_MOD:inst " "Elaborating entity \"VGA_MOD\" for hierarchy \"VGA_MOD:inst\"" {  } { { "AP9.bdf" "inst" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/AP9.bdf" { { -136 1240 1448 24 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336339682 ""}
{ "Warning" "WSGN_SEARCH_FILE" "VIDEO_FILTER.bdf 1 1 " "Using design file VIDEO_FILTER.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 VIDEO_FILTER " "Found entity 1: VIDEO_FILTER" {  } { { "VIDEO_FILTER.bdf" "" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/VIDEO_FILTER.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336339685 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1433336339685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VIDEO_FILTER VGA_MOD:inst\|VIDEO_FILTER:inst8 " "Elaborating entity \"VIDEO_FILTER\" for hierarchy \"VGA_MOD:inst\|VIDEO_FILTER:inst8\"" {  } { { "VGA_MOD.bdf" "inst8" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 144 1592 1688 304 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336339686 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_dff0.vhd 2 1 " "Using design file lpm_dff0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff0-SYN " "Found design unit 1: lpm_dff0-SYN" {  } { { "lpm_dff0.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336339689 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff0 " "Found entity 1: lpm_dff0" {  } { { "lpm_dff0.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336339689 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1433336339689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff0 VGA_MOD:inst\|VIDEO_FILTER:inst8\|lpm_dff0:inst1 " "Elaborating entity \"lpm_dff0\" for hierarchy \"VGA_MOD:inst\|VIDEO_FILTER:inst8\|lpm_dff0:inst1\"" {  } { { "VIDEO_FILTER.bdf" "inst1" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/VIDEO_FILTER.bdf" { { 240 480 624 320 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336339689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff VGA_MOD:inst\|VIDEO_FILTER:inst8\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component " "Elaborating entity \"lpm_ff\" for hierarchy \"VGA_MOD:inst\|VIDEO_FILTER:inst8\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff0.vhd" "lpm_ff_component" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff0.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336339698 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_MOD:inst\|VIDEO_FILTER:inst8\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component " "Elaborated megafunction instantiation \"VGA_MOD:inst\|VIDEO_FILTER:inst8\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff0.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff0.vhd" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433336339699 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_MOD:inst\|VIDEO_FILTER:inst8\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component " "Instantiated megafunction \"VGA_MOD:inst\|VIDEO_FILTER:inst8\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336339700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336339700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336339700 ""}  } { { "lpm_dff0.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff0.vhd" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433336339700 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_dff2.vhd 2 1 " "Using design file lpm_dff2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff2-SYN " "Found design unit 1: lpm_dff2-SYN" {  } { { "lpm_dff2.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff2.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336339704 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff2 " "Found entity 1: lpm_dff2" {  } { { "lpm_dff2.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336339704 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1433336339704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff2 VGA_MOD:inst\|VIDEO_FILTER:inst8\|lpm_dff2:inst4 " "Elaborating entity \"lpm_dff2\" for hierarchy \"VGA_MOD:inst\|VIDEO_FILTER:inst8\|lpm_dff2:inst4\"" {  } { { "VIDEO_FILTER.bdf" "inst4" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/VIDEO_FILTER.bdf" { { 480 480 624 560 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336339705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff VGA_MOD:inst\|VIDEO_FILTER:inst8\|lpm_dff2:inst4\|lpm_ff:lpm_ff_component " "Elaborating entity \"lpm_ff\" for hierarchy \"VGA_MOD:inst\|VIDEO_FILTER:inst8\|lpm_dff2:inst4\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff2.vhd" "lpm_ff_component" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff2.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336339706 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_MOD:inst\|VIDEO_FILTER:inst8\|lpm_dff2:inst4\|lpm_ff:lpm_ff_component " "Elaborated megafunction instantiation \"VGA_MOD:inst\|VIDEO_FILTER:inst8\|lpm_dff2:inst4\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff2.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff2.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433336339707 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_MOD:inst\|VIDEO_FILTER:inst8\|lpm_dff2:inst4\|lpm_ff:lpm_ff_component " "Instantiated megafunction \"VGA_MOD:inst\|VIDEO_FILTER:inst8\|lpm_dff2:inst4\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336339707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336339707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 21 " "Parameter \"lpm_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336339707 ""}  } { { "lpm_dff2.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff2.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433336339707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_MOD:inst\|VGA_SYNC:inst " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_MOD:inst\|VGA_SYNC:inst\"" {  } { { "VGA_MOD.bdf" "inst" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 16 1400 1560 144 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336339711 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Hcnt vga_sync.vhd(73) " "VHDL Process Statement warning at vga_sync.vhd(73): signal \"Hcnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_sync.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/vga_sync.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1433336339712 "|AP9|VGA_MOD:inst|VGA_SYNC:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vcnt vga_sync.vhd(73) " "VHDL Process Statement warning at vga_sync.vhd(73): signal \"Vcnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_sync.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/vga_sync.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1433336339712 "|AP9|VGA_MOD:inst|VGA_SYNC:inst"}
{ "Warning" "WSGN_SEARCH_FILE" "color_bridge.vhd 2 1 " "Using design file color_bridge.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COLOR_BRIDGE-main " "Found design unit 1: COLOR_BRIDGE-main" {  } { { "color_bridge.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/color_bridge.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336339714 ""} { "Info" "ISGN_ENTITY_NAME" "1 COLOR_BRIDGE " "Found entity 1: COLOR_BRIDGE" {  } { { "color_bridge.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/color_bridge.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336339714 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1433336339714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COLOR_BRIDGE VGA_MOD:inst\|COLOR_BRIDGE:inst1 " "Elaborating entity \"COLOR_BRIDGE\" for hierarchy \"VGA_MOD:inst\|COLOR_BRIDGE:inst1\"" {  } { { "VGA_MOD.bdf" "inst1" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 176 1408 1560 304 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336339715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX VGA_MOD:inst\|BUSMUX:inst13 " "Elaborating entity \"BUSMUX\" for hierarchy \"VGA_MOD:inst\|BUSMUX:inst13\"" {  } { { "VGA_MOD.bdf" "inst13" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 208 1272 1384 296 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336339720 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_MOD:inst\|BUSMUX:inst13 " "Elaborated megafunction instantiation \"VGA_MOD:inst\|BUSMUX:inst13\"" {  } { { "VGA_MOD.bdf" "" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 208 1272 1384 296 "inst13" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433336339721 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_MOD:inst\|BUSMUX:inst13 " "Instantiated megafunction \"VGA_MOD:inst\|BUSMUX:inst13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Parameter \"WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336339721 ""}  } { { "VGA_MOD.bdf" "" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 208 1272 1384 296 "inst13" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433336339721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux VGA_MOD:inst\|BUSMUX:inst13\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"VGA_MOD:inst\|BUSMUX:inst13\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "/home/roberto/altera/15.0/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336339735 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGA_MOD:inst\|BUSMUX:inst13\|lpm_mux:\$00000 VGA_MOD:inst\|BUSMUX:inst13 " "Elaborated megafunction instantiation \"VGA_MOD:inst\|BUSMUX:inst13\|lpm_mux:\$00000\", which is child of megafunction instantiation \"VGA_MOD:inst\|BUSMUX:inst13\"" {  } { { "busmux.tdf" "" { Text "/home/roberto/altera/15.0/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "VGA_MOD.bdf" "" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 208 1272 1384 296 "inst13" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336339736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_arc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_arc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_arc " "Found entity 1: mux_arc" {  } { { "db/mux_arc.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/mux_arc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336339778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336339778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_arc VGA_MOD:inst\|BUSMUX:inst13\|lpm_mux:\$00000\|mux_arc:auto_generated " "Elaborating entity \"mux_arc\" for hierarchy \"VGA_MOD:inst\|BUSMUX:inst13\|lpm_mux:\$00000\|mux_arc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/roberto/altera/15.0/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336339778 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_ram_dq0.vhd 2 1 " "Using design file lpm_ram_dq0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ram_dq0-SYN " "Found design unit 1: lpm_ram_dq0-SYN" {  } { { "lpm_ram_dq0.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_ram_dq0.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336339782 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq0 " "Found entity 1: lpm_ram_dq0" {  } { { "lpm_ram_dq0.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_ram_dq0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336339782 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1433336339782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq0 VGA_MOD:inst\|lpm_ram_dq0:inst3 " "Elaborating entity \"lpm_ram_dq0\" for hierarchy \"VGA_MOD:inst\|lpm_ram_dq0:inst3\"" {  } { { "VGA_MOD.bdf" "inst3" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 168 1088 1248 280 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336339783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_MOD:inst\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_MOD:inst\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq0.vhd" "altsyncram_component" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_ram_dq0.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336339815 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_MOD:inst\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA_MOD:inst\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq0.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_ram_dq0.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433336339816 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_MOD:inst\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA_MOD:inst\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336339817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336339817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file video_mem1.mif " "Parameter \"init_file\" = \"video_mem1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336339817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336339817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336339817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336339817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336339817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336339817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336339817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336339817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336339817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336339817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336339817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336339817 ""}  } { { "lpm_ram_dq0.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_ram_dq0.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433336339817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8rc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8rc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8rc1 " "Found entity 1: altsyncram_8rc1" {  } { { "db/altsyncram_8rc1.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/altsyncram_8rc1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336339867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336339867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8rc1 VGA_MOD:inst\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component\|altsyncram_8rc1:auto_generated " "Elaborating entity \"altsyncram_8rc1\" for hierarchy \"VGA_MOD:inst\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component\|altsyncram_8rc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/roberto/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336339868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/decode_rsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336339910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336339910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa VGA_MOD:inst\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component\|altsyncram_8rc1:auto_generated\|decode_rsa:decode3 " "Elaborating entity \"decode_rsa\" for hierarchy \"VGA_MOD:inst\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component\|altsyncram_8rc1:auto_generated\|decode_rsa:decode3\"" {  } { { "db/altsyncram_8rc1.tdf" "decode3" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/altsyncram_8rc1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336339910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/decode_k8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336339952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336339952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_k8a VGA_MOD:inst\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component\|altsyncram_8rc1:auto_generated\|decode_k8a:rden_decode " "Elaborating entity \"decode_k8a\" for hierarchy \"VGA_MOD:inst\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component\|altsyncram_8rc1:auto_generated\|decode_k8a:rden_decode\"" {  } { { "db/altsyncram_8rc1.tdf" "rden_decode" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/altsyncram_8rc1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336339953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7nb " "Found entity 1: mux_7nb" {  } { { "db/mux_7nb.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/mux_7nb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336339995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336339995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7nb VGA_MOD:inst\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component\|altsyncram_8rc1:auto_generated\|mux_7nb:mux2 " "Elaborating entity \"mux_7nb\" for hierarchy \"VGA_MOD:inst\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component\|altsyncram_8rc1:auto_generated\|mux_7nb:mux2\"" {  } { { "db/altsyncram_8rc1.tdf" "mux2" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/altsyncram_8rc1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336339995 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DEMUX.bdf 1 1 " "Using design file DEMUX.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DEMUX " "Found entity 1: DEMUX" {  } { { "DEMUX.bdf" "" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/DEMUX.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336340001 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1433336340001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEMUX VGA_MOD:inst\|DEMUX:inst18 " "Elaborating entity \"DEMUX\" for hierarchy \"VGA_MOD:inst\|DEMUX:inst18\"" {  } { { "VGA_MOD.bdf" "inst18" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 232 936 1048 328 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336340001 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fifo0.vhd 2 1 " "Using design file fifo0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo0-SYN " "Found design unit 1: fifo0-SYN" {  } { { "fifo0.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/fifo0.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336340005 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo0 " "Found entity 1: fifo0" {  } { { "fifo0.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/fifo0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336340005 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1433336340005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo0 VGA_MOD:inst\|fifo0:inst7 " "Elaborating entity \"fifo0\" for hierarchy \"VGA_MOD:inst\|fifo0:inst7\"" {  } { { "VGA_MOD.bdf" "inst7" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 272 456 616 408 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336340006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\"" {  } { { "fifo0.vhd" "scfifo_component" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/fifo0.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336340043 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\"" {  } { { "fifo0.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/fifo0.vhd" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433336340043 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component " "Instantiated megafunction \"VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336340044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336340044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336340044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336340044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336340044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 21 " "Parameter \"lpm_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336340044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336340044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336340044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336340044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336340044 ""}  } { { "fifo0.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/fifo0.vhd" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433336340044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_it21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_it21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_it21 " "Found entity 1: scfifo_it21" {  } { { "db/scfifo_it21.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/scfifo_it21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336340087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336340087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_it21 VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated " "Elaborating entity \"scfifo_it21\" for hierarchy \"VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/roberto/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336340087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_p331.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_p331.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_p331 " "Found entity 1: a_dpfifo_p331" {  } { { "db/a_dpfifo_p331.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/a_dpfifo_p331.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336340092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336340092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_p331 VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\|a_dpfifo_p331:dpfifo " "Elaborating entity \"a_dpfifo_p331\" for hierarchy \"VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\|a_dpfifo_p331:dpfifo\"" {  } { { "db/scfifo_it21.tdf" "dpfifo" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/scfifo_it21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336340092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_58e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_58e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_58e1 " "Found entity 1: altsyncram_58e1" {  } { { "db/altsyncram_58e1.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/altsyncram_58e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336340149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336340149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_58e1 VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\|a_dpfifo_p331:dpfifo\|altsyncram_58e1:FIFOram " "Elaborating entity \"altsyncram_58e1\" for hierarchy \"VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\|a_dpfifo_p331:dpfifo\|altsyncram_58e1:FIFOram\"" {  } { { "db/a_dpfifo_p331.tdf" "FIFOram" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/a_dpfifo_p331.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336340150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_0u8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_0u8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_0u8 " "Found entity 1: cmpr_0u8" {  } { { "db/cmpr_0u8.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/cmpr_0u8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336340194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336340194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_0u8 VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\|a_dpfifo_p331:dpfifo\|cmpr_0u8:almost_full_comparer " "Elaborating entity \"cmpr_0u8\" for hierarchy \"VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\|a_dpfifo_p331:dpfifo\|cmpr_0u8:almost_full_comparer\"" {  } { { "db/a_dpfifo_p331.tdf" "almost_full_comparer" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/a_dpfifo_p331.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336340194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_0u8 VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\|a_dpfifo_p331:dpfifo\|cmpr_0u8:three_comparison " "Elaborating entity \"cmpr_0u8\" for hierarchy \"VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\|a_dpfifo_p331:dpfifo\|cmpr_0u8:three_comparison\"" {  } { { "db/a_dpfifo_p331.tdf" "three_comparison" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/a_dpfifo_p331.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336340196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dpb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_dpb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dpb " "Found entity 1: cntr_dpb" {  } { { "db/cntr_dpb.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/cntr_dpb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336340240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336340240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_dpb VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\|a_dpfifo_p331:dpfifo\|cntr_dpb:rd_ptr_msb " "Elaborating entity \"cntr_dpb\" for hierarchy \"VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\|a_dpfifo_p331:dpfifo\|cntr_dpb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_p331.tdf" "rd_ptr_msb" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/a_dpfifo_p331.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336340240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qp7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qp7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qp7 " "Found entity 1: cntr_qp7" {  } { { "db/cntr_qp7.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/cntr_qp7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336340283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336340283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qp7 VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\|a_dpfifo_p331:dpfifo\|cntr_qp7:usedw_counter " "Elaborating entity \"cntr_qp7\" for hierarchy \"VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\|a_dpfifo_p331:dpfifo\|cntr_qp7:usedw_counter\"" {  } { { "db/a_dpfifo_p331.tdf" "usedw_counter" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/a_dpfifo_p331.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336340283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_epb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_epb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_epb " "Found entity 1: cntr_epb" {  } { { "db/cntr_epb.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/cntr_epb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336340332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336340332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_epb VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\|a_dpfifo_p331:dpfifo\|cntr_epb:wr_ptr " "Elaborating entity \"cntr_epb\" for hierarchy \"VGA_MOD:inst\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\|a_dpfifo_p331:dpfifo\|cntr_epb:wr_ptr\"" {  } { { "db/a_dpfifo_p331.tdf" "wr_ptr" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/a_dpfifo_p331.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336340333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX VGA_MOD:inst\|BUSMUX:inst15 " "Elaborating entity \"BUSMUX\" for hierarchy \"VGA_MOD:inst\|BUSMUX:inst15\"" {  } { { "VGA_MOD.bdf" "inst15" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 184 808 920 272 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336340336 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_MOD:inst\|BUSMUX:inst15 " "Elaborated megafunction instantiation \"VGA_MOD:inst\|BUSMUX:inst15\"" {  } { { "VGA_MOD.bdf" "" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 184 808 920 272 "inst15" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433336340336 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_MOD:inst\|BUSMUX:inst15 " "Instantiated megafunction \"VGA_MOD:inst\|BUSMUX:inst15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336340337 ""}  } { { "VGA_MOD.bdf" "" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 184 808 920 272 "inst15" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433336340337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux VGA_MOD:inst\|BUSMUX:inst15\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"VGA_MOD:inst\|BUSMUX:inst15\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "/home/roberto/altera/15.0/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336340338 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGA_MOD:inst\|BUSMUX:inst15\|lpm_mux:\$00000 VGA_MOD:inst\|BUSMUX:inst15 " "Elaborated megafunction instantiation \"VGA_MOD:inst\|BUSMUX:inst15\|lpm_mux:\$00000\", which is child of megafunction instantiation \"VGA_MOD:inst\|BUSMUX:inst15\"" {  } { { "busmux.tdf" "" { Text "/home/roberto/altera/15.0/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "VGA_MOD.bdf" "" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 184 808 920 272 "inst15" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336340339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/mux_tsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336340379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336340379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tsc VGA_MOD:inst\|BUSMUX:inst15\|lpm_mux:\$00000\|mux_tsc:auto_generated " "Elaborating entity \"mux_tsc\" for hierarchy \"VGA_MOD:inst\|BUSMUX:inst15\|lpm_mux:\$00000\|mux_tsc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/roberto/altera/15.0/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336340380 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_ram_dq1.vhd 2 1 " "Using design file lpm_ram_dq1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ram_dq1-SYN " "Found design unit 1: lpm_ram_dq1-SYN" {  } { { "lpm_ram_dq1.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_ram_dq1.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336340384 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq1 " "Found entity 1: lpm_ram_dq1" {  } { { "lpm_ram_dq1.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_ram_dq1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336340384 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1433336340384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq1 VGA_MOD:inst\|lpm_ram_dq1:inst2 " "Elaborating entity \"lpm_ram_dq1\" for hierarchy \"VGA_MOD:inst\|lpm_ram_dq1:inst2\"" {  } { { "VGA_MOD.bdf" "inst2" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 280 1088 1248 392 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336340385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_MOD:inst\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_MOD:inst\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq1.vhd" "altsyncram_component" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_ram_dq1.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336340388 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_MOD:inst\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA_MOD:inst\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq1.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_ram_dq1.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433336340389 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_MOD:inst\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA_MOD:inst\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336340391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336340391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file video_mem2.mif " "Parameter \"init_file\" = \"video_mem2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336340391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336340391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336340391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336340391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336340391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336340391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336340391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336340391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336340391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336340391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336340391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336340391 ""}  } { { "lpm_ram_dq1.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_ram_dq1.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433336340391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4rc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4rc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4rc1 " "Found entity 1: altsyncram_4rc1" {  } { { "db/altsyncram_4rc1.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/altsyncram_4rc1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336340438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336340438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4rc1 VGA_MOD:inst\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component\|altsyncram_4rc1:auto_generated " "Elaborating entity \"altsyncram_4rc1\" for hierarchy \"VGA_MOD:inst\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component\|altsyncram_4rc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/roberto/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336340439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/decode_jsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336340482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336340482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa VGA_MOD:inst\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component\|altsyncram_4rc1:auto_generated\|decode_jsa:decode3 " "Elaborating entity \"decode_jsa\" for hierarchy \"VGA_MOD:inst\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component\|altsyncram_4rc1:auto_generated\|decode_jsa:decode3\"" {  } { { "db/altsyncram_4rc1.tdf" "decode3" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/altsyncram_4rc1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336340483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8a " "Found entity 1: decode_c8a" {  } { { "db/decode_c8a.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/decode_c8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336340525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336340525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c8a VGA_MOD:inst\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component\|altsyncram_4rc1:auto_generated\|decode_c8a:rden_decode " "Elaborating entity \"decode_c8a\" for hierarchy \"VGA_MOD:inst\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component\|altsyncram_4rc1:auto_generated\|decode_c8a:rden_decode\"" {  } { { "db/altsyncram_4rc1.tdf" "rden_decode" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/altsyncram_4rc1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336340525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vmb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vmb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vmb " "Found entity 1: mux_vmb" {  } { { "db/mux_vmb.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/mux_vmb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336340567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336340567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_vmb VGA_MOD:inst\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component\|altsyncram_4rc1:auto_generated\|mux_vmb:mux2 " "Elaborating entity \"mux_vmb\" for hierarchy \"VGA_MOD:inst\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component\|altsyncram_4rc1:auto_generated\|mux_vmb:mux2\"" {  } { { "db/altsyncram_4rc1.tdf" "mux2" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/altsyncram_4rc1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336340567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX VGA_MOD:inst\|BUSMUX:inst14 " "Elaborating entity \"BUSMUX\" for hierarchy \"VGA_MOD:inst\|BUSMUX:inst14\"" {  } { { "VGA_MOD.bdf" "inst14" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 296 808 920 384 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336340570 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_MOD:inst\|BUSMUX:inst14 " "Elaborated megafunction instantiation \"VGA_MOD:inst\|BUSMUX:inst14\"" {  } { { "VGA_MOD.bdf" "" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 296 808 920 384 "inst14" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433336340570 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_MOD:inst\|BUSMUX:inst14 " "Instantiated megafunction \"VGA_MOD:inst\|BUSMUX:inst14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 14 " "Parameter \"WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336340571 ""}  } { { "VGA_MOD.bdf" "" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 296 808 920 384 "inst14" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433336340571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux VGA_MOD:inst\|BUSMUX:inst14\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"VGA_MOD:inst\|BUSMUX:inst14\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "/home/roberto/altera/15.0/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336340572 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGA_MOD:inst\|BUSMUX:inst14\|lpm_mux:\$00000 VGA_MOD:inst\|BUSMUX:inst14 " "Elaborated megafunction instantiation \"VGA_MOD:inst\|BUSMUX:inst14\|lpm_mux:\$00000\", which is child of megafunction instantiation \"VGA_MOD:inst\|BUSMUX:inst14\"" {  } { { "busmux.tdf" "" { Text "/home/roberto/altera/15.0/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "VGA_MOD.bdf" "" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 296 808 920 384 "inst14" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336340572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/db/mux_rsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336340613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433336340613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_rsc VGA_MOD:inst\|BUSMUX:inst14\|lpm_mux:\$00000\|mux_rsc:auto_generated " "Elaborating entity \"mux_rsc\" for hierarchy \"VGA_MOD:inst\|BUSMUX:inst14\|lpm_mux:\$00000\|mux_rsc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/roberto/altera/15.0/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336340614 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_dff1.vhd 2 1 " "Using design file lpm_dff1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff1-SYN " "Found design unit 1: lpm_dff1-SYN" {  } { { "lpm_dff1.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff1.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336340619 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff1 " "Found entity 1: lpm_dff1" {  } { { "lpm_dff1.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336340619 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1433336340619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff1 lpm_dff1:inst1 " "Elaborating entity \"lpm_dff1\" for hierarchy \"lpm_dff1:inst1\"" {  } { { "AP9.bdf" "inst1" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/AP9.bdf" { { -176 -64 80 -112 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336340620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff lpm_dff1:inst1\|lpm_ff:lpm_ff_component " "Elaborating entity \"lpm_ff\" for hierarchy \"lpm_dff1:inst1\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff1.vhd" "lpm_ff_component" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff1.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336340622 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_dff1:inst1\|lpm_ff:lpm_ff_component " "Elaborated megafunction instantiation \"lpm_dff1:inst1\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff1.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff1.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433336340623 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_dff1:inst1\|lpm_ff:lpm_ff_component " "Instantiated megafunction \"lpm_dff1:inst1\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype TFF " "Parameter \"lpm_fftype\" = \"TFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336340623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336340623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336340623 ""}  } { { "lpm_dff1.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff1.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433336340623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TEXT_DRAWER TEXT_DRAWER:inst2 " "Elaborating entity \"TEXT_DRAWER\" for hierarchy \"TEXT_DRAWER:inst2\"" {  } { { "AP9.bdf" "inst2" { Schematic "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/AP9.bdf" { { -192 520 752 -16 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433336340625 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu.vhd 2 1 " "Using design file cpu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-main " "Found design unit 1: cpu-main" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336340631 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433336340631 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1433336340631 ""}
{ "Error" "EVRFX_VHDL_INT_TYPE_MISMATCH" "std_ulogic cpu.vhd(602) " "VHDL type mismatch error at cpu.vhd(602): std_ulogic type does not match integer literal" {  } { { "cpu.vhd" "" { Text "/home/roberto/Copy/USP/VHDL/Processador-ICMC/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 602 0 0 } }  } 0 10517 "VHDL type mismatch error at %2!s!: %1!s! type does not match integer literal" 0 0 "Quartus II" 0 -1 1433336340633 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 20 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1047 " "Peak virtual memory: 1047 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1433336340786 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun  3 09:59:00 2015 " "Processing ended: Wed Jun  3 09:59:00 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1433336340786 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1433336340786 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1433336340786 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1433336340786 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 20 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 20 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1433336340892 ""}
