Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Nov 14 20:15:22 2022
| Host         : LAPTOP-ZAZU2206 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z045ffg900-2
| Speed File   : -2
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 3
+-------------+----------+-------------------------------------------------------------+------------+
| Rule        | Severity | Description                                                 | Violations |
+-------------+----------+-------------------------------------------------------------+------------+
| PDRC-153    | Warning  | Gated clock check                                           | 1          |
| PLHOLDVIO-2 | Warning  | Non-Optimal connections which could lead to hold violations | 1          |
| ZPS7-1      | Warning  | PS7 block required                                          | 1          |
+-------------+----------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net design_1_i/dividebyn_0/inst/clock_by_n is a gated clock net sourced by a combinational pin design_1_i/dividebyn_0/inst/clock_by_n_INST_0/O, cell design_1_i/dividebyn_0/inst/clock_by_n_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT design_1_i/dividebyn_0/inst/clock_by_n_INST_0 is driving clock pin of 113 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/fifo_0/inst/counter_reg[0], design_1_i/fifo_0/inst/counter_reg[10], design_1_i/fifo_0/inst/counter_reg[11], design_1_i/fifo_0/inst/counter_reg[12], design_1_i/fifo_0/inst/counter_reg[13], design_1_i/fifo_0/inst/counter_reg[14], design_1_i/fifo_0/inst/counter_reg[15], design_1_i/fifo_0/inst/counter_reg[16], design_1_i/fifo_0/inst/counter_reg[17], design_1_i/fifo_0/inst/counter_reg[18], design_1_i/fifo_0/inst/counter_reg[19], design_1_i/fifo_0/inst/counter_reg[1], design_1_i/fifo_0/inst/counter_reg[20], design_1_i/fifo_0/inst/counter_reg[21], design_1_i/fifo_0/inst/counter_reg[22] (the first 15 of 113 listed)
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


