<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>ACX_MLP72_INT</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part205.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part207.htm">Next &gt;</a></p><p class="s16" style="padding-left: 6pt;text-indent: 0pt;text-align: left;"><a name="bookmark244">&zwnj;</a>ACX_MLP72_INT<a name="bookmark413">&zwnj;</a></p><p class="s3" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">The ACX_MLP72_INT supports up to 12 integer multiply operations, followed by an adder tree and an optional accumulate. The number of arithmetic operations that can be supported depends on the operand width, where more arithmetic operations can be supported per clock cycle with narrower operands. Inputs can be encoded as unsigned integers, signed two&#39;s-complement integers, or signed-magnitude integers. Outputs are always 48-bit signed integers.</p><p class="s3" style="padding-top: 5pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">The supported arithmetic equations are as follows. The first equation represents the functionality of the block when the accumulator is disabled, and the second represents the functionality of the block when the accumulator is enabled, and <span class="s17">dout&#39; </span>is the previous value of the accumulator block. The number of operations as a function of operand width are as shown.</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 8pt;text-indent: 0pt;text-align: left;"><span><img width="655" height="160" alt="image" src="Image_267.jpg"/></span></p><p class="s18" style="padding-top: 11pt;text-indent: 0pt;text-align: center;">Figure 49: <span class="h4">ACX_MLP72_INT Arithmetic Expressions</span></p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 9pt;text-indent: 0pt;text-align: left;"><span><img width="661" height="780" alt="image" src="Image_268.jpg"/></span></p><p class="s18" style="padding-top: 12pt;text-indent: 0pt;text-align: center;">Figure 50: <span class="h4">ACX_MLP72_INT Block Diagram</span></p><p class="toc">&nbsp;</p><div class="toc"><a class="toc0" href="part207.htm">Parameters</a><a class="toc0" href="part208.htm">Ports</a><a class="toc0" href="part209.htm">Input Data Mapping</a><a class="toc0" href="part210.htm">Output Formatting and Error Conditions</a><a class="toc0" href="part211.htm">Asynchronous Reset Rules</a><a class="toc0" href="part212.htm">Inference</a><a class="toc1" href="part213.htm">Examples</a><a class="toc2" href="part214.htm">inreg_enable=0, outreg_enable=0, 4 inputs</a><a class="toc2" href="part215.htm">inreg_enable=0, outreg_enable=1</a><a class="toc2" href="part216.htm">inreg_enable=0, outreg_enable=1, asynchronous reset</a><a class="toc0" href="part217.htm">Instantiation Template</a><a class="toc1" href="part218.htm">Verilog</a></div><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part205.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part207.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
