#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Apr 26 13:06:15 2023
# Process ID: 28548
# Current directory: E:/ComputerOrnazation/lab2（原版）/OExp02-IP2SOC
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27600 E:\ComputerOrnazation\lab2（原版）\OExp02-IP2SOC\OExp02-IP2SOC.xpr
# Log file: E:/ComputerOrnazation/lab2（原版）/OExp02-IP2SOC/vivado.log
# Journal file: E:/ComputerOrnazation/lab2（原版）/OExp02-IP2SOC\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/ComputerOrnazation/lab2（原版）/OExp02-IP2SOC/OExp02-IP2SOC.xpr
INFO: [Project 1-313] Project file moved from 'E:/ComputerOrnazation/lab2/OExp02-IP2SOC' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ComputerOrnazation/lab2（原版）/OExp02-IP2SOC/IP/Supplementary'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 1106.148 ; gain = 0.000
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

warning: cannot open library djtg.dll, first required symbol DjtgGetPortCount, select Digilent JTAG cables cannot be supported

INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1106.148 ; gain = 0.000
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00000000000000
set_property PROGRAM.FILE {E:/ComputerOrnazation/lab2（原版）/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/CSSTE.bit} [get_hw_devices xc7k160t_0]
current_hw_device [get_hw_devices xc7k160t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1435] Device xc7k160t (JTAG device index = 0) is not programmed (DONE status = 0).
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 26 13:08:25 2023...
