
*** Running vivado
    with args -log data_mem_gen_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source data_mem_gen_0.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source data_mem_gen_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 336.188 ; gain = 87.445
INFO: [Synth 8-638] synthesizing module 'data_mem_gen_0' [c:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/ip/data_mem_gen_0/synth/data_mem_gen_0.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'data_mem_gen_0' (9#1) [c:/College/Thesis/AES_2018/AES_After 9_10_2018/aes256_pipeline/aes256_pipeline.srcs/sources_1/ip/data_mem_gen_0/synth/data_mem_gen_0.vhd:70]
Finished RTL Elaboration : Time (s): cpu = 00:01:10 ; elapsed = 00:01:15 . Memory (MB): peak = 593.586 ; gain = 344.844
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:10 ; elapsed = 00:01:15 . Memory (MB): peak = 593.586 ; gain = 344.844
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.220 . Memory (MB): peak = 647.465 ; gain = 1.566
Finished Constraint Validation : Time (s): cpu = 00:01:23 ; elapsed = 00:01:29 . Memory (MB): peak = 647.465 ; gain = 398.723
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:23 ; elapsed = 00:01:29 . Memory (MB): peak = 647.465 ; gain = 398.723
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:23 ; elapsed = 00:01:30 . Memory (MB): peak = 647.465 ; gain = 398.723
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:23 ; elapsed = 00:01:30 . Memory (MB): peak = 647.465 ; gain = 398.723
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:24 ; elapsed = 00:01:30 . Memory (MB): peak = 647.465 ; gain = 398.723
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:37 ; elapsed = 00:01:44 . Memory (MB): peak = 700.496 ; gain = 451.754
Finished Timing Optimization : Time (s): cpu = 00:01:37 ; elapsed = 00:01:44 . Memory (MB): peak = 700.719 ; gain = 451.977
Finished Technology Mapping : Time (s): cpu = 00:01:37 ; elapsed = 00:01:44 . Memory (MB): peak = 710.246 ; gain = 461.504
Finished IO Insertion : Time (s): cpu = 00:01:37 ; elapsed = 00:01:45 . Memory (MB): peak = 710.246 ; gain = 461.504
Finished Renaming Generated Instances : Time (s): cpu = 00:01:37 ; elapsed = 00:01:45 . Memory (MB): peak = 710.246 ; gain = 461.504
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:37 ; elapsed = 00:01:45 . Memory (MB): peak = 710.246 ; gain = 461.504
Finished Renaming Generated Ports : Time (s): cpu = 00:01:38 ; elapsed = 00:01:45 . Memory (MB): peak = 710.246 ; gain = 461.504
Finished Handling Custom Attributes : Time (s): cpu = 00:01:38 ; elapsed = 00:01:45 . Memory (MB): peak = 710.246 ; gain = 461.504
Finished Renaming Generated Nets : Time (s): cpu = 00:01:38 ; elapsed = 00:01:45 . Memory (MB): peak = 710.246 ; gain = 461.504

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:38 ; elapsed = 00:01:45 . Memory (MB): peak = 710.246 ; gain = 461.504
synth_design: Time (s): cpu = 00:01:40 ; elapsed = 00:01:47 . Memory (MB): peak = 722.742 ; gain = 474.000
