
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 2.30000000000000000000;
2.30000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_32_32_16_1";
mvm_32_32_16_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_32_32_16_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_32_32_16_1' with
	the parameters "32,32,16,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k32_p32_b16_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k32_p32_b16_g1' with
	the parameters "6,32". (HDL-193)

Inferred memory devices in process
	in routine increaser_b6_TOP32 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k32_p32_b16_g1' with
	the parameters "1,32,16,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b16_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b16_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b16_g1' with
	the parameters "16,32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b16_g1' with
	the parameters "32,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col32_b16_g1' with
	the parameters "16,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b16_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b16_SIZE32' with
	the parameters "16,32,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b16_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b16_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  16   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b16_SIZE32_LOGSIZE5/105 |   32   |   16    |      5       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b16_SIZE32' with
	the parameters "5,31". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP31 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "32,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  32   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 1213 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b16_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b32_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b32_SIZE1_0'
  Processing 'increaser_b5_TOP31_0'
  Processing 'memory_b16_SIZE32_LOGSIZE5_0'
  Processing 'seqMemory_b16_SIZE32_0'
  Processing 'singlepath_n_row1_n_col32_b16_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b6_TOP32'
  Processing 'multipath_k32_p32_b16_g1'
  Processing 'mvm_32_32_16_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b16_g1_1_DW01_add_0'
  Processing 'increaser_b5_TOP31_1_DW01_inc_0'
  Processing 'increaser_b5_TOP31_2_DW01_inc_0'
  Processing 'mac_b16_g1_2_DW01_add_0'
  Processing 'increaser_b5_TOP31_3_DW01_inc_0'
  Processing 'increaser_b5_TOP31_4_DW01_inc_0'
  Processing 'mac_b16_g1_3_DW01_add_0'
  Processing 'increaser_b5_TOP31_5_DW01_inc_0'
  Processing 'increaser_b5_TOP31_6_DW01_inc_0'
  Processing 'mac_b16_g1_4_DW01_add_0'
  Processing 'increaser_b5_TOP31_7_DW01_inc_0'
  Processing 'increaser_b5_TOP31_8_DW01_inc_0'
  Processing 'mac_b16_g1_5_DW01_add_0'
  Processing 'increaser_b5_TOP31_9_DW01_inc_0'
  Processing 'increaser_b5_TOP31_10_DW01_inc_0'
  Processing 'mac_b16_g1_6_DW01_add_0'
  Processing 'increaser_b5_TOP31_11_DW01_inc_0'
  Processing 'increaser_b5_TOP31_12_DW01_inc_0'
  Processing 'mac_b16_g1_7_DW01_add_0'
  Processing 'increaser_b5_TOP31_13_DW01_inc_0'
  Processing 'increaser_b5_TOP31_14_DW01_inc_0'
  Processing 'mac_b16_g1_8_DW01_add_0'
  Processing 'increaser_b5_TOP31_15_DW01_inc_0'
  Processing 'increaser_b5_TOP31_16_DW01_inc_0'
  Processing 'mac_b16_g1_9_DW01_add_0'
  Processing 'increaser_b5_TOP31_17_DW01_inc_0'
  Processing 'increaser_b5_TOP31_18_DW01_inc_0'
  Processing 'mac_b16_g1_10_DW01_add_0'
  Processing 'increaser_b5_TOP31_19_DW01_inc_0'
  Processing 'increaser_b5_TOP31_20_DW01_inc_0'
  Processing 'mac_b16_g1_11_DW01_add_0'
  Processing 'increaser_b5_TOP31_21_DW01_inc_0'
  Processing 'increaser_b5_TOP31_22_DW01_inc_0'
  Processing 'mac_b16_g1_12_DW01_add_0'
  Processing 'increaser_b5_TOP31_23_DW01_inc_0'
  Processing 'increaser_b5_TOP31_24_DW01_inc_0'
  Processing 'mac_b16_g1_13_DW01_add_0'
  Processing 'increaser_b5_TOP31_25_DW01_inc_0'
  Processing 'increaser_b5_TOP31_26_DW01_inc_0'
  Processing 'mac_b16_g1_14_DW01_add_0'
  Processing 'increaser_b5_TOP31_27_DW01_inc_0'
  Processing 'increaser_b5_TOP31_28_DW01_inc_0'
  Processing 'mac_b16_g1_15_DW01_add_0'
  Processing 'increaser_b5_TOP31_29_DW01_inc_0'
  Processing 'increaser_b5_TOP31_30_DW01_inc_0'
  Processing 'mac_b16_g1_16_DW01_add_0'
  Processing 'increaser_b5_TOP31_31_DW01_inc_0'
  Processing 'increaser_b5_TOP31_32_DW01_inc_0'
  Processing 'mac_b16_g1_17_DW01_add_0'
  Processing 'increaser_b5_TOP31_33_DW01_inc_0'
  Processing 'increaser_b5_TOP31_34_DW01_inc_0'
  Processing 'mac_b16_g1_18_DW01_add_0'
  Processing 'increaser_b5_TOP31_35_DW01_inc_0'
  Processing 'increaser_b5_TOP31_36_DW01_inc_0'
  Processing 'mac_b16_g1_19_DW01_add_0'
  Processing 'increaser_b5_TOP31_37_DW01_inc_0'
  Processing 'increaser_b5_TOP31_38_DW01_inc_0'
  Processing 'mac_b16_g1_20_DW01_add_0'
  Processing 'increaser_b5_TOP31_39_DW01_inc_0'
  Processing 'increaser_b5_TOP31_40_DW01_inc_0'
  Processing 'mac_b16_g1_21_DW01_add_0'
  Processing 'increaser_b5_TOP31_41_DW01_inc_0'
  Processing 'increaser_b5_TOP31_42_DW01_inc_0'
  Processing 'mac_b16_g1_22_DW01_add_0'
  Processing 'increaser_b5_TOP31_43_DW01_inc_0'
  Processing 'increaser_b5_TOP31_44_DW01_inc_0'
  Processing 'mac_b16_g1_23_DW01_add_0'
  Processing 'increaser_b5_TOP31_45_DW01_inc_0'
  Processing 'increaser_b5_TOP31_46_DW01_inc_0'
  Processing 'mac_b16_g1_24_DW01_add_0'
  Processing 'increaser_b5_TOP31_47_DW01_inc_0'
  Processing 'increaser_b5_TOP31_48_DW01_inc_0'
  Processing 'mac_b16_g1_25_DW01_add_0'
  Processing 'increaser_b5_TOP31_49_DW01_inc_0'
  Processing 'increaser_b5_TOP31_50_DW01_inc_0'
  Processing 'mac_b16_g1_26_DW01_add_0'
  Processing 'increaser_b5_TOP31_51_DW01_inc_0'
  Processing 'increaser_b5_TOP31_52_DW01_inc_0'
  Processing 'mac_b16_g1_27_DW01_add_0'
  Processing 'increaser_b5_TOP31_53_DW01_inc_0'
  Processing 'increaser_b5_TOP31_54_DW01_inc_0'
  Processing 'mac_b16_g1_28_DW01_add_0'
  Processing 'increaser_b5_TOP31_55_DW01_inc_0'
  Processing 'increaser_b5_TOP31_56_DW01_inc_0'
  Processing 'mac_b16_g1_29_DW01_add_0'
  Processing 'increaser_b5_TOP31_57_DW01_inc_0'
  Processing 'increaser_b5_TOP31_58_DW01_inc_0'
  Processing 'mac_b16_g1_30_DW01_add_0'
  Processing 'increaser_b5_TOP31_59_DW01_inc_0'
  Processing 'increaser_b5_TOP31_60_DW01_inc_0'
  Processing 'mac_b16_g1_31_DW01_add_0'
  Processing 'increaser_b5_TOP31_61_DW01_inc_0'
  Processing 'increaser_b5_TOP31_62_DW01_inc_0'
  Processing 'mac_b16_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP31_63_DW01_inc_0'
  Processing 'increaser_b5_TOP31_0_DW01_inc_0'
  Processing 'increaser_b6_TOP32_DW01_inc_0'
  Mapping 'mac_b16_g1_1_DW_mult_tc_0'
  Mapping 'mac_b16_g1_2_DW_mult_tc_0'
  Mapping 'mac_b16_g1_3_DW_mult_tc_0'
  Mapping 'mac_b16_g1_4_DW_mult_tc_0'
  Mapping 'mac_b16_g1_5_DW_mult_tc_0'
  Mapping 'mac_b16_g1_6_DW_mult_tc_0'
  Mapping 'mac_b16_g1_7_DW_mult_tc_0'
  Mapping 'mac_b16_g1_8_DW_mult_tc_0'
  Mapping 'mac_b16_g1_9_DW_mult_tc_0'
  Mapping 'mac_b16_g1_10_DW_mult_tc_0'
  Mapping 'mac_b16_g1_11_DW_mult_tc_0'
  Mapping 'mac_b16_g1_12_DW_mult_tc_0'
  Mapping 'mac_b16_g1_13_DW_mult_tc_0'
  Mapping 'mac_b16_g1_14_DW_mult_tc_0'
  Mapping 'mac_b16_g1_15_DW_mult_tc_0'
  Mapping 'mac_b16_g1_16_DW_mult_tc_0'
  Mapping 'mac_b16_g1_17_DW_mult_tc_0'
  Mapping 'mac_b16_g1_18_DW_mult_tc_0'
  Mapping 'mac_b16_g1_19_DW_mult_tc_0'
  Mapping 'mac_b16_g1_20_DW_mult_tc_0'
  Mapping 'mac_b16_g1_21_DW_mult_tc_0'
  Mapping 'mac_b16_g1_22_DW_mult_tc_0'
  Mapping 'mac_b16_g1_23_DW_mult_tc_0'
  Mapping 'mac_b16_g1_24_DW_mult_tc_0'
  Mapping 'mac_b16_g1_25_DW_mult_tc_0'
  Mapping 'mac_b16_g1_26_DW_mult_tc_0'
  Mapping 'mac_b16_g1_27_DW_mult_tc_0'
  Mapping 'mac_b16_g1_28_DW_mult_tc_0'
  Mapping 'mac_b16_g1_29_DW_mult_tc_0'
  Mapping 'mac_b16_g1_30_DW_mult_tc_0'
  Mapping 'mac_b16_g1_31_DW_mult_tc_0'
  Mapping 'mac_b16_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:08  382191.7      1.21    6397.6   84997.7                          
    0:01:08  382191.7      1.21    6397.6   84997.7                          
    0:01:08  382793.4      1.21    6394.5   84578.2                          
    0:01:09  383387.1      1.21    6391.4   84158.8                          
    0:01:09  383980.8      1.21    6388.3   83739.3                          
    0:01:10  384574.5      1.21    6385.2   83319.8                          
    0:01:10  385168.3      1.21    6382.1   82900.3                          
    0:01:10  385762.0      1.21    6379.1   82480.8                          
    0:01:11  386355.7      1.21    6376.0   82061.3                          
    0:01:11  386949.4      1.21    6372.9   81641.8                          
    0:01:12  387685.2      1.21    5023.0   63519.3                          
    0:01:13  388433.7      1.21    3581.2   44586.2                          
    0:01:14  389182.7      1.21    2139.4   25540.2                          
    0:01:15  389910.2      1.21     787.5    7141.9                          
    0:01:46  394733.6      0.85     432.1       0.0                          
    0:01:47  394708.1      0.85     432.1       0.0                          
    0:01:47  394708.1      0.85     432.1       0.0                          
    0:01:48  394708.4      0.85     432.1       0.0                          
    0:01:49  394708.4      0.85     432.1       0.0                          
    0:02:19  346999.1      1.25     422.1       0.0                          
    0:02:22  346927.8      0.84     402.3       0.0                          
    0:02:26  346941.4      0.84     400.0       0.0                          
    0:02:27  346947.3      0.83     398.1       0.0                          
    0:02:38  346951.8      0.82     397.3       0.0                          
    0:02:40  346960.6      0.82     396.1       0.0                          
    0:02:42  346965.9      0.82     395.6       0.0                          
    0:02:43  346966.9      0.81     395.0       0.0                          
    0:02:45  346979.4      0.82     394.5       0.0                          
    0:02:47  346983.2      0.84     394.8       0.0                          
    0:02:48  346986.6      0.81     393.9       0.0                          
    0:02:49  346990.6      0.81     393.4       0.0                          
    0:02:50  346994.6      0.81     392.5       0.0                          
    0:02:51  347002.3      0.81     391.9       0.0                          
    0:02:52  347004.4      0.81     391.5       0.0                          
    0:02:52  347006.6      0.81     391.2       0.0                          
    0:02:53  347013.0      0.81     391.0       0.0                          
    0:02:54  347019.6      0.81     390.7       0.0                          
    0:02:55  347024.7      0.81     390.0       0.0                          
    0:02:56  347024.4      0.81     390.0       0.0                          
    0:02:56  347024.4      0.81     390.0       0.0                          
    0:02:57  347024.4      0.81     390.0       0.0                          
    0:02:57  347024.4      0.81     390.0       0.0                          
    0:02:57  347024.4      0.81     390.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:57  347024.4      0.81     390.0       0.0                          
    0:02:57  347065.9      0.80     387.6       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:57  347112.2      0.80     383.6       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:57  347157.7      0.80     379.3       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:58  347203.9      0.80     375.3       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:58  347249.4      0.80     371.1       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:58  347295.7      0.80     367.1       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:58  347343.1      0.79     363.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:02:58  347373.4      0.79     361.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:02:58  347404.8      0.78     358.7       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:02:58  347436.2      0.78     357.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:02:58  347467.5      0.78     356.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:02:58  347491.8      0.78     355.1       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:02:59  347511.7      0.78     354.3       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[30]/D
    0:02:59  347544.7      0.77     353.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:02:59  347572.4      0.77     352.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:02:59  347613.1      0.77     350.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:02:59  347624.2      0.76     350.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:02:59  347639.7      0.76     349.4       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[30]/D
    0:02:59  347671.8      0.76     347.5       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:59  347708.8      0.76     344.8       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:59  347750.8      0.76     341.5       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:59  347787.8      0.76     338.8       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:00  347829.8      0.76     335.4       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:00  347858.6      0.76     333.3       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[30]/D
    0:03:00  347861.0      0.76     333.3       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[30]/D
    0:03:00  347883.6      0.76     332.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:00  347903.5      0.75     331.9       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:00  347916.0      0.75     331.3       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[30]/D
    0:03:00  347937.6      0.74     330.5       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:00  347953.3      0.74     330.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:00  347969.8      0.74     329.4       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[30]/D
    0:03:00  347983.6      0.74     328.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:03:00  347989.4      0.73     328.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:03:01  348009.4      0.73     327.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:03:01  348029.1      0.73     327.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:01  348050.9      0.73     326.4       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:03:01  348061.3      0.73     326.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:03:01  348088.7      0.73     324.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:01  348110.2      0.73     324.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:01  348114.5      0.72     323.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:03:01  348149.0      0.72     322.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:03:01  348171.7      0.72     322.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:03:02  348187.1      0.72     321.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:03:02  348215.0      0.72     320.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:02  348233.4      0.72     319.9       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:02  348254.6      0.72     318.7       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:02  348275.9      0.72     317.5       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:02  348297.2      0.72     316.3       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:02  348312.1      0.71     315.9       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:02  348329.4      0.71     315.3       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:02  348344.6      0.71     314.9       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:02  348362.9      0.71     313.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:02  348365.8      0.71     313.7       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:02  348385.0      0.70     313.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:03  348397.5      0.70     312.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:03  348414.5      0.70     312.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:03  348425.9      0.70     311.8       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:03:03  348433.7      0.70     311.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:03:03  348437.9      0.69     311.5       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:03  348447.0      0.69     311.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:03  348459.7      0.69     311.0       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:03  348473.6      0.69     310.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:03:03  348485.3      0.69     310.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:03  348495.4      0.69     310.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:03  348500.4      0.69     310.1       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:03  348509.2      0.69     309.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:04  348518.5      0.68     309.5       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:03:04  348538.2      0.68     309.1       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:04  348565.9      0.68     307.9       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:04  348589.3      0.68     306.5       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:04  348608.7      0.68     305.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:04  348630.5      0.68     305.3       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[30]/D
    0:03:04  348648.6      0.68     305.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:03:04  348671.2      0.68     304.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:04  348682.1      0.68     304.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:04  348699.4      0.68     303.7       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:04  348713.0      0.68     303.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:03:05  348727.1      0.68     302.8       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:03:05  348741.7      0.68     302.1       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:05  348763.2      0.68     301.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:05  348771.5      0.67     301.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:03:05  348816.4      0.67     300.1      72.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:05  348861.9      0.67     298.6     121.1 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:05  348906.9      0.67     297.5     193.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:05  348915.9      0.67     297.2     193.7 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:05  348923.9      0.67     296.9     193.7 path/genblk1[20].path/path/genblk1.add_in_reg[30]/D
    0:03:05  348940.4      0.67     296.5     193.7 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:05  348951.8      0.67     296.2     193.7 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:05  348973.4      0.67     295.7     193.7 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:05  349019.7      0.67     292.7     193.7 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:06  349077.4      0.67     289.5     193.7 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:03:06  349084.0      0.66     289.2     193.7 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:06  349102.4      0.66     288.8     193.7 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:03:06  349116.2      0.66     288.5     193.7 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:03:06  349135.1      0.66     287.9     193.7 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:06  349144.9      0.65     287.6     193.7 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:06  349156.9      0.65     287.4     193.7 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:06  349160.6      0.65     287.2     193.7 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:03:06  349163.6      0.65     287.1     193.7 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:06  349169.7      0.65     286.9     193.7 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:06  349178.5      0.65     286.6     193.7 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:03:07  349219.2      0.65     286.4     290.6 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:03:07  349226.3      0.65     286.2     290.6 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:07  349235.9      0.65     286.0     290.6 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:07  349237.5      0.65     285.8     290.6 path/path/path/genblk1.add_in_reg[31]/D
    0:03:07  349238.6      0.64     285.8     290.6 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:03:07  349258.5      0.64     284.5     290.6 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:07  349285.1      0.64     282.8     290.6 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:07  349294.2      0.64     282.6     290.6 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:03:07  349305.3      0.64     282.2     290.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:07  349358.0      0.64     279.0     290.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:07  349375.8      0.64     277.8     290.6 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:07  349390.7      0.64     277.5     290.6 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:07  349399.2      0.64     277.3     290.6 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:07  349405.6      0.64     277.0     290.6 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:07  349416.3      0.64     276.6     290.6 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:03:08  349426.1      0.64     276.3     290.6 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:08  349436.2      0.63     276.0     290.6 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:08  349441.8      0.63     275.9     290.6 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:08  349454.3      0.63     275.8     314.8 path/genblk1[20].path/path/genblk1.add_in_reg[30]/D
    0:03:08  349459.6      0.63     275.7     314.8 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:08  349466.0      0.63     275.5     314.8 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:03:08  349469.7      0.63     275.4     314.8 path/genblk1[20].path/path/genblk1.add_in_reg[30]/D
    0:03:08  349479.0      0.63     275.2     314.8 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:08  349487.8      0.63     274.9     314.8 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:08  349494.2      0.63     274.7     314.8 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:08  349505.9      0.63     274.2     314.8 path/genblk1[20].path/path/genblk1.add_in_reg[30]/D
    0:03:08  349529.8      0.63     273.7     314.8 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:08  349538.9      0.63     273.2     314.8 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:03:09  349555.4      0.63     272.8     314.8 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:03:09  349560.2      0.63     272.6     314.8 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:09  349587.0      0.62     271.8     314.8 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:09  349602.2      0.62     271.6     314.8 path/path/path/genblk1.add_in_reg[31]/D
    0:03:09  349612.3      0.62     271.1     314.8 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:09  349621.9      0.62     270.9     314.8 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:09  349627.5      0.62     270.5     314.8 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:03:09  349642.4      0.62     269.7     314.8 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:09  349668.2      0.62     269.2     314.8 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:09  349675.6      0.62     268.8     314.8 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:10  349679.1      0.62     268.7     314.8 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:10  349678.8      0.62     268.5     314.8 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:10  349692.9      0.62     268.2     314.8 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:10  349703.3      0.62     267.3     314.8 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:10  349717.9      0.62     266.4     314.8 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:10  349731.2      0.62     265.9     314.8 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:10  349746.6      0.62     265.3     314.8 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:10  349755.9      0.62     264.8     314.8 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:10  349772.7      0.61     264.2     339.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:10  349788.7      0.61     263.7     363.3 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:10  349802.2      0.61     263.0     363.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:10  349816.6      0.61     262.3     363.3 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:10  349842.1      0.61     260.9     363.3 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:10  349847.7      0.61     260.8     363.3 path/genblk1[20].path/path/genblk1.add_in_reg[30]/D
    0:03:11  349847.5      0.61     260.5     363.3 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:11  349858.1      0.61     260.2     363.3 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:11  349877.8      0.61     259.3     363.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:11  349908.9      0.61     257.2     363.3 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:11  349934.4      0.61     255.9     363.3 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:11  349951.5      0.61     254.6     363.3 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:11  349957.3      0.60     254.4     363.3 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:11  349957.6      0.60     254.2     363.3 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:11  349961.6      0.60     254.1     363.3 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:03:11  349970.9      0.60     253.5     363.3 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:11  349973.3      0.60     253.3     363.3 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:03:11  349975.4      0.60     253.2     363.3 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:03:11  349994.8      0.60     252.9     363.3 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:12  350019.3      0.60     251.8     363.3 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:12  350048.3      0.60     250.6     363.3 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:12  350049.3      0.60     250.5     363.3 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:12  350050.1      0.60     250.5     363.3 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:12  350064.0      0.60     249.6     363.3 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:03:12  350071.4      0.60     249.5     363.3 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:12  350085.8      0.60     248.8     363.3 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:03:12  350099.1      0.60     248.1     363.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:12  350118.5      0.60     247.3     363.3 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:12  350147.5      0.60     246.3     363.3 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:12  350155.7      0.60     246.1     363.3 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:12  350166.7      0.59     245.9     363.3 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:13  350168.5      0.59     245.9     363.3 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:13  350175.2      0.59     245.7     363.3 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:03:13  350184.7      0.59     245.5     363.3 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:13  350213.2      0.59     244.3     363.3 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:13  350219.6      0.59     244.0     363.3 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:13  350232.1      0.59     243.5     363.3 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:13  350232.1      0.59     243.5     363.3 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:13  350234.5      0.59     243.4     363.3 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:13  350261.3      0.59     242.1     363.3 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:13  350271.7      0.59     241.7     363.3 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:13  350272.3      0.59     241.7     363.3 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:14  350274.4      0.59     241.6     363.3 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:14  350275.2      0.59     241.5     363.3 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:03:14  350283.7      0.59     241.3     363.3 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:14  350294.3      0.59     241.1     363.3 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:14  350299.9      0.59     240.8     363.3 path/path/path/genblk1.add_in_reg[31]/D
    0:03:14  350311.6      0.59     240.6     363.3 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:03:14  350311.6      0.58     240.6     363.3 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:14  350321.5      0.58     240.3     363.3 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:14  350322.3      0.58     240.3     363.3 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:14  350330.0      0.58     240.1     363.3 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:14  350335.3      0.58     239.7     363.3 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:15  350338.0      0.58     239.6     363.3 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:15  350348.3      0.58     239.4     363.3 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:15  350348.9      0.58     239.3     363.3 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:15  350361.1      0.58     239.0     363.3 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:15  350369.9      0.58     238.4     363.3 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:03:15  350387.4      0.58     237.7     363.3 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:15  350395.9      0.58     237.5     363.3 path/path/path/genblk1.add_in_reg[31]/D
    0:03:15  350395.1      0.58     237.4     363.3 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:03:15  350409.5      0.58     236.8     363.3 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:15  350415.1      0.58     236.7     363.3 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:15  350414.6      0.58     236.7     363.3 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:15  350425.2      0.58     236.3     363.3 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:15  350437.7      0.58     235.9     363.3 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:16  350446.5      0.58     235.7     363.3 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:16  350455.8      0.58     235.1     363.3 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:16  350456.3      0.57     235.1     363.3 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:16  350456.6      0.57     235.0     363.3 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:03:16  350456.9      0.57     235.0     363.3 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:03:16  350457.4      0.57     235.0     363.3 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:16  350459.8      0.57     234.9     363.3 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:16  350488.5      0.57     233.9     363.3 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:16  350490.9      0.57     233.9     363.3 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:16  350501.8      0.57     233.2     363.3 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:03:16  350512.5      0.57     233.0     363.3 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:03:16  350522.6      0.57     232.7     363.3 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:16  350522.6      0.57     232.7     363.3 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:03:17  350536.9      0.57     232.0     363.3 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:17  350544.6      0.57     232.0     363.3 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:03:17  350553.1      0.57     231.8     363.3 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:03:17  350562.7      0.57     231.5     363.3 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:17  350563.5      0.57     231.5     363.3 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:03:17  350586.7      0.57     230.9     387.5 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:17  350610.3      0.57     230.1     411.7 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:17  350629.5      0.57     229.6     411.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:17  350645.5      0.57     228.8     411.7 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:17  350664.9      0.56     228.8     460.1 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:18  350681.9      0.56     228.1     460.1 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:03:18  350692.8      0.56     227.9     460.1 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:18  350699.4      0.56     227.5     460.1 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:18  350713.5      0.56     226.9     460.1 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:18  350728.2      0.56     225.9     460.1 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:18  350729.5      0.56     225.8     460.1 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:18  350736.2      0.56     225.7     460.1 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:18  350742.5      0.56     225.5     460.1 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:18  350752.1      0.56     225.0     460.1 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:18  350772.6      0.56     224.2     460.1 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:18  350780.3      0.56     224.0     460.1 path/path/path/genblk1.add_in_reg[31]/D
    0:03:18  350785.4      0.56     223.8     460.1 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:18  350796.8      0.56     223.5     460.1 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:19  350797.1      0.56     223.5     460.1 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:19  350809.8      0.56     222.9     460.1 path/genblk1[22].path/path/genblk1.add_in_reg[30]/D
    0:03:19  350820.7      0.56     222.4     460.1 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:19  350833.5      0.55     221.6     460.1 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:19  350834.8      0.55     221.5     460.1 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:19  350838.3      0.55     221.3     460.1 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:19  350848.7      0.55     221.2     460.1 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:19  350850.5      0.55     221.1     460.1 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:19  350854.0      0.55     221.0     460.1 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:03:19  350858.8      0.55     220.9     460.1 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:19  350865.4      0.55     220.7     460.1 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:19  350870.2      0.55     220.6     460.1 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:19  350872.6      0.55     220.5     460.1 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:20  350889.6      0.55     219.9     460.1 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:20  350898.2      0.55     219.7     460.1 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:20  350907.5      0.55     219.5     460.1 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:20  350919.7      0.55     219.4     484.3 path/genblk1[22].path/path/genblk1.add_in_reg[30]/D
    0:03:20  350931.4      0.55     218.8     484.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:20  350939.4      0.55     218.4     484.3 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:20  350946.8      0.55     218.2     484.3 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:20  350948.2      0.55     218.2     484.3 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:20  350949.0      0.55     218.1     484.3 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:20  350973.2      0.55     217.3     484.3 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:20  350974.0      0.55     217.2     484.3 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:03:21  350981.9      0.55     217.0     484.3 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:21  351006.4      0.55     215.8     484.3 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:21  351006.4      0.55     215.7     484.3 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:22  351006.4      0.55     215.7     484.3                          
    0:03:24  350887.2      0.55     215.7     484.3                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:25  350887.2      0.55     215.7     484.3                          
    0:03:25  350925.3      0.55     215.5       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:25  350927.7      0.55     215.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:25  350932.7      0.54     215.2       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:03:25  350947.4      0.54     214.7       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:25  350952.9      0.54     214.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:25  350963.3      0.54     214.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:25  350981.7      0.54     213.2       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:25  350983.3      0.54     213.1       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:03:25  350989.4      0.54     213.0       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:26  350991.3      0.54     212.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:26  351007.5      0.54     212.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:26  351008.8      0.54     212.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:03:26  351011.5      0.54     212.6       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:26  351023.2      0.54     212.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:26  351040.2      0.54     212.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:03:26  351068.1      0.54     211.1       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:26  351068.1      0.54     211.0       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:26  351076.4      0.54     210.8       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:03:26  351078.5      0.54     210.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:26  351087.3      0.54     210.4       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:26  351087.3      0.54     210.3       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:26  351089.7      0.54     210.2       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:27  351090.5      0.54     210.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:03:27  351105.6      0.54     209.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:27  351105.6      0.54     209.5       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:27  351106.4      0.54     209.4       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:27  351126.4      0.54     208.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:03:27  351138.3      0.53     208.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:03:27  351148.2      0.53     208.1       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:27  351147.7      0.53     208.0       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:27  351147.7      0.53     208.0       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:27  351158.3      0.53     207.4       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:27  351161.5      0.53     207.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:27  351161.5      0.53     207.2       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:27  351175.9      0.53     206.9       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:27  351191.8      0.53     206.1       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:27  351193.4      0.53     206.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:03:28  351216.0      0.53     205.6      24.2 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:28  351215.2      0.53     205.5      24.2 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:28  351234.4      0.53     204.6      24.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:28  351239.2      0.53     204.4      24.2 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:28  351239.2      0.53     204.4      24.2 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:28  351241.0      0.53     204.3      24.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:28  351256.5      0.53     204.0      24.2 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:28  351268.2      0.53     203.9      24.2 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:28  351270.0      0.53     203.9      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:28  351278.0      0.53     203.7      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:28  351278.0      0.53     203.7      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:28  351283.1      0.53     203.5      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:03:29  351290.2      0.53     203.3      24.2 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:29  351291.6      0.53     203.3      24.2 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:29  351297.9      0.52     202.8      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:29  351303.5      0.52     202.7      24.2 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:29  351314.7      0.52     202.4      24.2 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:29  351337.6      0.52     201.6      24.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:29  351337.3      0.52     201.5      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:29  351341.3      0.52     201.4      24.2 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:03:29  351342.9      0.52     201.4      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:29  351355.9      0.52     200.9      24.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:29  351355.9      0.52     200.9      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:30  351355.9      0.52     200.9      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:03:30  351359.1      0.52     200.8      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:03:30  351360.5      0.52     200.8       0.0 path/genblk1[31].path/path/add_42/net280306
    0:03:31  351361.3      0.52     200.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:03:31  351372.2      0.52     200.3       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:31  351372.2      0.52     200.3       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:31  351387.3      0.52     200.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:31  351396.1      0.52     199.7       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:31  351396.9      0.52     199.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:31  351407.8      0.52     199.5       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:31  351419.8      0.52     199.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:31  351419.8      0.52     199.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:31  351433.6      0.52     199.0       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:31  351444.5      0.52     198.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:31  351467.1      0.52     197.6       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:32  351470.3      0.52     197.5       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:32  351480.4      0.52     197.2       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:03:32  351494.3      0.52     196.9       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:03:32  351504.6      0.52     196.4       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:32  351513.9      0.51     196.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:32  351516.1      0.51     195.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:03:32  351520.1      0.51     195.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:32  351532.8      0.51     195.4       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:32  351533.6      0.51     195.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:03:32  351534.4      0.51     195.2       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:32  351536.8      0.51     195.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:33  351538.1      0.51     195.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:03:33  351542.1      0.51     195.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:03:33  351548.3      0.51     194.5       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:33  351554.1      0.51     194.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:33  351562.9      0.51     194.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:03:33  351562.9      0.51     194.3       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:33  351562.9      0.51     194.3       0.0                          
    0:03:34  351562.9      0.51     194.3       0.0                          
    0:03:42  350703.4      0.51     194.2       0.0                          
    0:03:46  350630.0      0.51     194.6       0.0                          
    0:03:49  350592.3      0.51     194.6       0.0                          
    0:03:50  350590.7      0.51     194.6       0.0                          
    0:03:50  350589.1      0.51     194.6       0.0                          
    0:03:50  350589.1      0.51     194.6       0.0                          
    0:03:52  350589.1      0.51     194.6       0.0                          
    0:03:52  350527.3      0.52     195.8       0.0                          
    0:03:53  350518.6      0.52     196.0       0.0                          
    0:03:53  350518.6      0.52     196.0       0.0                          
    0:03:53  350518.6      0.52     196.0       0.0                          
    0:03:53  350518.6      0.52     196.0       0.0                          
    0:03:53  350518.6      0.52     196.0       0.0                          
    0:03:53  350518.6      0.52     196.0       0.0                          
    0:03:53  350526.0      0.51     195.5       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:54  350526.5      0.51     195.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:54  350545.4      0.51     194.6       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:54  350562.2      0.51     193.8       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:54  350562.7      0.51     193.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:03:54  350567.0      0.51     193.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:54  350580.3      0.51     193.1       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:54  350587.5      0.51     192.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:03:54  350588.0      0.51     192.7       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:54  350590.9      0.51     192.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:54  350603.2      0.51     192.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:54  350614.6      0.51     192.2       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:54  350615.9      0.51     192.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:03:55  350617.3      0.51     192.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:55  350618.1      0.51     192.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:03:55  350634.0      0.51     191.6       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:55  350639.3      0.51     191.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:55  350639.3      0.51     191.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:03:55  350643.1      0.51     191.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:55  350654.0      0.51     190.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:55  350658.5      0.51     190.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:55  350672.3      0.50     190.1       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:55  350672.3      0.50     189.9       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:55  350690.1      0.50     189.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:55  350701.6      0.50     188.8       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:55  350714.6      0.50     188.5       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:55  350731.4      0.50     187.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:56  350739.3      0.50     187.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:56  350740.7      0.50     187.0       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:56  350748.1      0.50     186.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:56  350749.7      0.50     186.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:03:56  350751.1      0.50     186.7       0.0                          
    0:03:57  350700.8      0.50     186.7       0.0                          
    0:04:07  350632.9      0.50     186.7       0.0                          
    0:04:09  350522.0      0.50     186.7       0.0                          
    0:04:09  350411.1      0.50     186.7       0.0                          
    0:04:09  350300.2      0.50     186.7       0.0                          
    0:04:10  350187.7      0.50     186.7       0.0                          
    0:04:11  350076.7      0.50     186.7       0.0                          
    0:04:11  349965.8      0.50     186.7       0.0                          
    0:04:11  349854.9      0.50     186.7       0.0                          
    0:04:12  349744.0      0.50     186.7       0.0                          
    0:04:12  349633.1      0.50     186.7       0.0                          
    0:04:13  349522.1      0.50     186.7       0.0                          
    0:04:13  349411.2      0.50     186.7       0.0                          
    0:04:14  349299.5      0.50     186.7       0.0                          
    0:04:14  349189.4      0.50     186.7       0.0                          
    0:04:15  349077.6      0.50     186.7       0.0                          
    0:04:15  348967.5      0.50     186.7       0.0                          
    0:04:16  348883.2      0.50     186.6       0.0                          
    0:04:16  348844.4      0.50     186.5       0.0                          
    0:04:17  348796.5      0.50     186.5       0.0                          
    0:04:17  348749.4      0.50     186.4       0.0                          
    0:04:17  348699.9      0.50     186.4       0.0                          
    0:04:18  348651.2      0.50     186.4       0.0                          
    0:04:18  348602.6      0.50     186.3       0.0                          
    0:04:18  348554.2      0.50     186.3       0.0                          
    0:04:19  348505.5      0.50     186.3       0.0                          
    0:04:19  348456.0      0.50     186.2       0.0                          
    0:04:20  348404.9      0.50     186.2       0.0                          
    0:04:20  348355.7      0.50     186.2       0.0                          
    0:04:20  348303.6      0.50     186.2       0.0                          
    0:04:21  348244.8      0.50     186.1       0.0                          
    0:04:21  348191.6      0.50     186.1       0.0                          
    0:04:22  348141.6      0.50     186.1       0.0                          
    0:04:22  348054.6      0.50     186.1       0.0                          
    0:04:23  347974.0      0.50     186.1       0.0                          
    0:04:24  347879.8      0.50     186.1       0.0                          
    0:04:24  347806.4      0.50     186.1       0.0                          
    0:04:25  347712.3      0.50     186.1       0.0                          
    0:04:25  347638.9      0.50     186.1       0.0                          
    0:04:26  347544.7      0.50     186.1       0.0                          
    0:04:27  347471.3      0.50     186.1       0.0                          
    0:04:27  347377.1      0.50     186.1       0.0                          
    0:04:28  347340.7      0.50     186.1       0.0                          
    0:04:29  347292.3      0.50     186.1       0.0                          
    0:04:29  347248.6      0.50     186.1       0.0                          
    0:04:30  347245.2      0.50     186.1       0.0                          
    0:04:30  347242.8      0.50     186.1       0.0                          
    0:04:32  347242.2      0.50     186.1       0.0                          
    0:04:39  347241.4      0.50     186.1       0.0                          
    0:04:39  347239.9      0.50     186.1       0.0                          
    0:04:40  347235.6      0.50     186.1       0.0                          
    0:04:41  347226.6      0.51     186.4       0.0                          
    0:04:41  347226.6      0.51     186.4       0.0                          
    0:04:41  347226.6      0.51     186.4       0.0                          
    0:04:41  347226.6      0.51     186.4       0.0                          
    0:04:41  347226.6      0.51     186.4       0.0                          
    0:04:41  347226.6      0.51     186.4       0.0                          
    0:04:42  347241.2      0.50     185.9       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:42  347249.4      0.50     185.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:04:42  347259.0      0.50     185.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:04:42  347271.5      0.50     184.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:04:42  347285.6      0.50     184.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:04:42  347286.4      0.50     184.1       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:42  347296.8      0.50     184.0       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[30]/D
    0:04:42  347298.9      0.50     183.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:04:42  347299.4      0.50     183.8       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:04:42  347301.8      0.50     183.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:04:42  347313.8      0.50     183.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:04:42  347325.5      0.50     183.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:04:43  347336.1      0.50     182.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:04:43  347336.1      0.50     182.6       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:04:43  347336.9      0.50     182.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:04:43  347346.0      0.50     182.5       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:04:43  347348.4      0.50     182.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:04:43  347349.7      0.50     182.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:04:43  347350.5      0.49     182.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:04:43  347358.5      0.49     181.9       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:04:43  347358.5      0.49     181.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:04:43  347365.9      0.49     181.3       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:43  347375.0      0.49     181.1       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:04:43  347378.2      0.49     181.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:04:44  347383.2      0.49     181.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:04:44  347386.2      0.49     180.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:04:44  347386.4      0.49     180.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:04:44  347386.4      0.49     180.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:04:44  347388.8      0.49     180.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:04:44  347399.5      0.49     180.3       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:44  347400.0      0.49     180.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:04:44  347406.9      0.49     180.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:04:44  347407.7      0.49     179.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:04:44  347410.9      0.49     179.9       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:04:44  347420.7      0.49     179.6       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:04:45  347430.6      0.49     179.1       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:04:45  347429.5      0.49     179.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:04:45  347438.3      0.49     178.9       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:04:45  347443.1      0.49     178.7       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:45  347444.7      0.49     178.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:04:45  347444.7      0.49     178.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:04:45  347444.7      0.49     178.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:04:45  347458.5      0.49     178.1       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:45  347464.6      0.49     178.0       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:04:45  347479.3      0.49     177.7       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:04:45  347480.3      0.49     177.7       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:04:46  347490.7      0.49     177.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:04:46  347490.7      0.49     177.5       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:46  347492.6      0.49     177.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:04:46  347492.6      0.48     177.5       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:46  347493.4      0.48     177.5       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:46  347498.9      0.48     177.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:47  347512.8      0.48     176.8       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:47  347513.0      0.48     176.8       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:47  347513.0      0.48     176.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:04:47  347513.0      0.48     176.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:04:47  347513.0      0.48     176.7       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:04:47  347513.0      0.48     176.6       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:47  347517.8      0.48     176.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:04:47  347517.8      0.48     176.4       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:04:47  347536.2      0.48     175.7       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:47  347549.7      0.48     175.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:04:48  347555.6      0.48     175.3       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:04:48  347560.4      0.48     175.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:48  347566.2      0.48     175.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:04:48  347566.8      0.48     175.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:04:48  347566.0      0.48     175.0       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:04:48  347574.2      0.48     174.6       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:48  347583.8      0.48     174.1       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:48  347583.8      0.48     174.1       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:04:48  347594.7      0.48     173.6       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:04:48  347596.6      0.48     173.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:04:48  347596.6      0.48     173.5       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:04:48  347599.2      0.48     173.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:04:48  347599.2      0.48     173.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:04:48  347604.0      0.48     173.3       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:04:49  347604.0      0.48     173.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:04:49  347616.2      0.48     173.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:49  347616.5      0.48     173.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:04:49  347616.5      0.48     173.1       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:04:49  347618.4      0.48     173.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:04:49  347635.7      0.48     172.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:04:49  347636.5      0.48     172.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:04:49  347638.3      0.48     172.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:04:50  347637.8      0.48     172.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:04:50  347642.3      0.48     172.2       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:50  347644.7      0.48     172.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:04:50  347644.7      0.48     172.2       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:04:50  347644.7      0.48     172.1       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:04:50  347645.5      0.47     172.1       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:50  347662.8      0.47     171.5       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:50  347662.8      0.47     171.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:04:50  347663.3      0.47     171.2       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:50  347663.9      0.47     171.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:04:51  347671.6      0.47     171.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:04:51  347677.7      0.47     170.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:04:51  347679.0      0.47     170.7       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:51  347679.8      0.47     170.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:04:51  347691.8      0.47     170.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:04:51  347704.6      0.47     170.0       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:51  347717.1      0.47     169.6       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:04:51  347734.6      0.47     169.3       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:51  347746.8      0.47     168.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:04:51  347758.8      0.46     168.4       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:52  347769.7      0.46     168.0       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:04:52  347782.2      0.46     167.7       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:04:52  347792.3      0.46     167.3       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:04:52  347804.6      0.46     167.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:52  347813.1      0.46     166.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:04:52  347826.4      0.46     166.4       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:52  347834.4      0.46     166.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:52  347841.3      0.46     165.8       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:52  347858.3      0.46     165.4       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:52  347870.8      0.46     165.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:04:52  347879.8      0.45     164.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:52  347889.2      0.45     164.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:04:52  347897.7      0.45     164.0       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[30]/D
    0:04:53  347906.2      0.45     163.8       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:04:53  347913.9      0.45     163.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:04:53  347920.3      0.45     163.2       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:04:53  347927.2      0.45     163.0       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:53  347938.1      0.45     162.7       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:53  347945.6      0.45     162.5       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:04:53  347957.8      0.45     162.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:53  347964.4      0.45     162.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:53  347971.6      0.45     161.8       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:53  347984.1      0.45     161.6       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:04:53  347991.8      0.45     161.3       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:04:53  348001.9      0.45     161.1       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:53  348012.8      0.45     160.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:04:53  348021.4      0.45     160.3       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:04:53  348032.8      0.45     160.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:54  348043.7      0.44     159.7       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:04:54  348052.7      0.44     159.3       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:04:54  348064.7      0.44     158.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:04:54  348075.4      0.44     158.5       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:04:54  348080.7      0.44     158.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:04:54  348089.7      0.44     158.0       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:04:54  348095.8      0.44     157.8       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:04:54  348099.3      0.44     157.6       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:04:54  348108.3      0.44     157.5       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:04:54  348123.5      0.44     157.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:54  348134.7      0.44     156.6       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:04:54  348144.3      0.44     156.4       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:04:54  348153.3      0.44     156.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:54  348166.3      0.44     155.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:04:54  348177.0      0.44     155.3       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:04:55  348183.9      0.44     155.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:04:55  348192.9      0.44     154.9       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:55  348207.8      0.43     154.5       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:04:55  348221.4      0.43     154.2       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:55  348230.2      0.43     153.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:04:55  348239.7      0.43     153.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:04:55  348247.5      0.43     153.2       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:55  348253.6      0.43     153.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:04:55  348261.8      0.43     152.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:04:55  348271.1      0.43     152.5       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:55  348278.8      0.43     152.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:04:55  348289.8      0.43     151.9       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:55  348301.2      0.43     151.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:04:55  348307.0      0.43     151.5       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:04:55  348312.1      0.43     151.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:04:56  348312.1      0.43     151.5       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:04:56  348316.4      0.43     151.3       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:04:56  348327.5      0.43     151.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:56  348332.0      0.43     151.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:04:56  348343.2      0.43     150.7       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:04:56  348352.5      0.43     150.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:56  348359.4      0.43     150.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:04:56  348368.2      0.42     149.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:04:56  348375.9      0.42     149.4       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[30]/D
    0:04:56  348386.3      0.42     149.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:04:56  348390.8      0.42     149.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:04:56  348393.8      0.42     149.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:04:56  348399.6      0.42     148.7       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:56  348407.9      0.42     148.5       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:56  348416.4      0.42     148.4       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:57  348420.6      0.42     148.2       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:04:57  348422.2      0.42     148.1       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:04:57  348428.6      0.42     148.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:57  348433.9      0.42     147.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:04:57  348444.3      0.42     147.6       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:57  348452.8      0.42     147.4       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:57  348461.6      0.42     147.1       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:04:57  348464.5      0.42     147.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:04:57  348469.8      0.42     146.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:04:57  348479.1      0.42     146.7       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[30]/D
    0:04:57  348486.3      0.42     146.3       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:04:57  348493.0      0.42     146.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:04:57  348499.4      0.42     146.0       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:58  348503.4      0.42     145.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:04:58  348507.9      0.42     145.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:04:58  348517.7      0.42     145.3       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:58  348523.3      0.42     145.1       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:04:58  348527.0      0.42     144.9       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:58  348534.2      0.42     144.7       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:58  348542.2      0.41     144.4       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:58  348547.0      0.41     144.3       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:58  348552.6      0.41     144.0       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:04:58  348556.6      0.41     143.9       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:58  348565.9      0.41     143.6       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:58  348573.3      0.41     143.3       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:04:58  348581.3      0.41     143.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:04:58  348589.0      0.41     142.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:04:58  348595.4      0.41     142.7       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:58  348595.4      0.41     142.7       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:59  348602.8      0.41     142.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:04:59  348613.7      0.41     142.5       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:04:59  348618.3      0.41     142.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:04:59  348621.5      0.41     142.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:04:59  348628.9      0.41     141.9       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:59  348637.7      0.41     141.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:04:59  348646.5      0.41     141.5       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:59  348650.7      0.41     141.4       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:59  348655.0      0.41     141.3       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:04:59  348663.2      0.41     141.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:04:59  348670.7      0.41     140.9       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:04:59  348676.8      0.41     140.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:04:59  348688.2      0.41     140.6       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:04:59  348696.5      0.41     140.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:04:59  348702.3      0.41     140.1       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:59  348709.0      0.40     139.8       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:00  348710.0      0.40     139.8       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:00  348715.4      0.40     139.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:05:00  348720.7      0.40     139.4       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[30]/D
    0:05:00  348727.9      0.40     139.3       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:00  348727.6      0.40     139.3       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:05:00  348734.8      0.40     139.1       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:05:00  348742.5      0.40     139.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:05:00  348747.5      0.40     138.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:05:00  348753.9      0.40     138.7       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:00  348760.0      0.40     138.6       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:05:00  348766.2      0.40     138.5       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:00  348772.3      0.40     138.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:05:00  348772.3      0.40     138.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:05:00  348780.5      0.40     138.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:00  348785.3      0.40     138.0       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:05:01  348791.2      0.40     137.8       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:05:01  348793.8      0.40     137.8       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:05:01  348800.5      0.40     137.7       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:01  348806.1      0.40     137.5       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:05:01  348811.1      0.40     137.2       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:01  348814.8      0.40     137.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:05:01  348822.8      0.40     136.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:05:01  348828.4      0.40     136.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:05:01  348831.3      0.40     136.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:05:01  348834.0      0.40     136.6       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:05:01  348838.8      0.40     136.3       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:01  348845.4      0.40     136.1       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:01  348849.7      0.40     135.9       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:01  348853.1      0.40     135.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:05:01  348861.4      0.40     135.6       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:01  348869.1      0.40     135.4       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:01  348877.1      0.39     135.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:05:02  348879.7      0.39     135.2       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:02  348882.9      0.39     135.1       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:05:02  348890.4      0.39     135.0       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:02  348898.9      0.39     134.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:05:02  348906.1      0.39     134.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:05:02  348912.2      0.39     134.6       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:02  348920.2      0.39     134.5       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:05:02  348925.5      0.39     134.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:05:02  348929.2      0.39     134.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:05:02  348930.0      0.39     134.2       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:05:02  348932.4      0.39     134.2       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:02  348936.1      0.39     134.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:05:02  348938.8      0.39     134.1       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[30]/D
    0:05:02  348944.1      0.39     134.1       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[30]/D
    0:05:02  348950.2      0.39     133.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:05:03  348953.4      0.39     133.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:05:03  348958.7      0.39     133.8       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:03  348965.1      0.39     133.6       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:03  348971.5      0.39     133.5       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:05:03  348977.6      0.39     133.4       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:03  348984.8      0.39     133.2       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:05:03  348988.3      0.39     133.1       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:03  348992.5      0.39     133.0       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[30]/D
    0:05:03  348997.0      0.39     132.9       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:05:03  349001.6      0.39     132.8       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:03  349005.8      0.39     132.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:05:03  349012.5      0.39     132.5       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:03  349019.7      0.39     132.3       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:05:03  349022.3      0.39     132.2       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:03  349027.4      0.39     132.2       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:04  349031.4      0.39     132.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:05:04  349033.2      0.39     132.0       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:04  349040.4      0.39     131.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:05:04  349044.9      0.39     131.6       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:04  349051.0      0.39     131.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:05:04  349055.8      0.38     131.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:05:04  349056.6      0.38     131.2       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:05:04  349062.5      0.38     130.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:05:04  349067.3      0.38     130.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:05:04  349072.3      0.38     130.4       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:04  349081.1      0.38     130.3       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:05:04  349086.7      0.38     130.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:04  349091.5      0.38     130.2       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:05:04  349097.6      0.38     130.1       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:05:04  349100.0      0.38     130.0       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:04  349102.9      0.38     130.0       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:05  349110.1      0.38     129.9       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:05  349111.7      0.38     129.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:05:05  349113.3      0.38     129.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:05:05  349116.5      0.38     129.8       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:05  349116.5      0.38     129.7       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:05  349119.9      0.38     129.5       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:05  349123.9      0.38     129.5       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:05  349127.9      0.38     129.4       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:05  349132.2      0.38     129.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:05:05  349134.0      0.38     129.3       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:05:05  349137.2      0.38     129.2       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:05  349140.4      0.38     129.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:05:05  349144.4      0.38     129.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:05:05  349148.4      0.38     129.0       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:05  349154.8      0.38     128.8       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:06  349160.6      0.38     128.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:05:06  349163.8      0.38     128.3       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:06  349165.4      0.38     128.2       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:06  349166.2      0.38     128.2       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:05:06  349172.3      0.38     128.0       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:06  349179.0      0.38     128.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:06  349181.9      0.38     127.9       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:05:06  349186.7      0.38     127.7       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:05:06  349193.1      0.38     127.5       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:05:06  349199.5      0.38     127.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:05:06  349201.1      0.38     127.3       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:06  349202.7      0.38     127.4       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:06  349205.9      0.38     127.2       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:06  349209.8      0.38     127.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:05:06  349211.2      0.38     127.1       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:07  349215.2      0.37     126.9       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:07  349219.4      0.37     126.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:05:07  349222.1      0.37     126.8       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:05:07  349223.9      0.37     126.7       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:07  349226.3      0.37     126.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:05:07  349230.3      0.37     126.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:05:07  349233.8      0.37     126.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:05:07  349241.5      0.37     126.2       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:07  349247.4      0.37     126.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:05:07  349249.2      0.37     126.1       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:05:07  349252.7      0.37     126.0       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:05:07  349252.7      0.37     126.0       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:07  349254.3      0.37     125.9       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:07  349257.5      0.37     125.7       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:07  349260.7      0.37     125.7       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:05:08  349266.5      0.37     125.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:05:08  349269.2      0.37     125.2       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:08  349271.0      0.37     125.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:05:09  349274.5      0.37     125.1       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_32_32_16_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[12].path/path/reset': 1603 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 40713 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_32_32_16_1
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 02:53:29 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_32_32_16_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           54
Number of nets:                            54
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:             160613.726978
Buf/Inv area:                     6964.411942
Noncombinational area:          188660.759414
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                349274.486392
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_32_32_16_1
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 02:53:44 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_32_32_16_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  91.6369 mW   (89%)
  Net Switching Power  =  11.1577 mW   (11%)
                         ---------
Total Dynamic Power    = 102.7947 mW  (100%)

Cell Leakage Power     =   7.1789 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       8.6962e+04        1.1794e+03        3.2100e+06        9.1353e+04  (  83.07%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  4.6735e+03        9.9778e+03        3.9689e+06        1.8620e+04  (  16.93%)
--------------------------------------------------------------------------------------------------
Total          9.1636e+04 uW     1.1157e+04 uW     7.1789e+06 nW     1.0997e+05 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_32_32_16_1
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 02:53:44 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[23].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[23].path/path/genblk1.add_in_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_32_32_16_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[23].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[3]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[23].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[3]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[23].path/Mat_a_Mem/Mem/data_out_tri[3]/Z (TBUF_X4)
                                                          0.13       0.22 f
  path/genblk1[23].path/Mat_a_Mem/Mem/data_out[3] (memory_b16_SIZE32_LOGSIZE5_18)
                                                          0.00       0.22 f
  path/genblk1[23].path/Mat_a_Mem/data_out[3] (seqMemory_b16_SIZE32_18)
                                                          0.00       0.22 f
  path/genblk1[23].path/path/in0[3] (mac_b16_g1_9)        0.00       0.22 f
  path/genblk1[23].path/path/mult_21/a[3] (mac_b16_g1_9_DW_mult_tc_0)
                                                          0.00       0.22 f
  path/genblk1[23].path/path/mult_21/U818/ZN (INV_X1)     0.03       0.25 r
  path/genblk1[23].path/path/mult_21/U646/Z (XOR2_X1)     0.07       0.32 r
  path/genblk1[23].path/path/mult_21/U609/ZN (AND2_X1)
                                                          0.05       0.36 r
  path/genblk1[23].path/path/mult_21/U588/ZN (INV_X1)     0.03       0.39 f
  path/genblk1[23].path/path/mult_21/U1072/ZN (OAI21_X1)
                                                          0.06       0.44 r
  path/genblk1[23].path/path/mult_21/U185/S (HA_X1)       0.08       0.52 r
  path/genblk1[23].path/path/mult_21/U184/S (FA_X1)       0.12       0.64 f
  path/genblk1[23].path/path/mult_21/U693/ZN (NAND2_X1)
                                                          0.04       0.68 r
  path/genblk1[23].path/path/mult_21/U679/ZN (NAND3_X1)
                                                          0.04       0.72 f
  path/genblk1[23].path/path/mult_21/U781/ZN (NAND2_X1)
                                                          0.04       0.76 r
  path/genblk1[23].path/path/mult_21/U772/ZN (NAND3_X1)
                                                          0.04       0.80 f
  path/genblk1[23].path/path/mult_21/U788/ZN (NAND2_X1)
                                                          0.03       0.83 r
  path/genblk1[23].path/path/mult_21/U791/ZN (NAND3_X1)
                                                          0.03       0.86 f
  path/genblk1[23].path/path/mult_21/U74/CO (FA_X1)       0.10       0.95 f
  path/genblk1[23].path/path/mult_21/U669/ZN (NAND2_X1)
                                                          0.04       1.00 r
  path/genblk1[23].path/path/mult_21/U544/ZN (NAND3_X1)
                                                          0.04       1.03 f
  path/genblk1[23].path/path/mult_21/U795/ZN (NAND2_X1)
                                                          0.03       1.07 r
  path/genblk1[23].path/path/mult_21/U785/ZN (NAND3_X1)
                                                          0.04       1.11 f
  path/genblk1[23].path/path/mult_21/U802/ZN (NAND2_X1)
                                                          0.04       1.14 r
  path/genblk1[23].path/path/mult_21/U604/ZN (NAND3_X1)
                                                          0.04       1.18 f
  path/genblk1[23].path/path/mult_21/U634/ZN (NAND2_X1)
                                                          0.03       1.21 r
  path/genblk1[23].path/path/mult_21/U637/ZN (NAND3_X1)
                                                          0.03       1.24 f
  path/genblk1[23].path/path/mult_21/U69/CO (FA_X1)       0.10       1.34 f
  path/genblk1[23].path/path/mult_21/U775/ZN (NAND2_X1)
                                                          0.04       1.38 r
  path/genblk1[23].path/path/mult_21/U605/ZN (NAND3_X1)
                                                          0.04       1.42 f
  path/genblk1[23].path/path/mult_21/U756/ZN (NAND2_X1)
                                                          0.04       1.45 r
  path/genblk1[23].path/path/mult_21/U759/ZN (NAND3_X1)
                                                          0.04       1.49 f
  path/genblk1[23].path/path/mult_21/U709/ZN (NAND2_X1)
                                                          0.04       1.53 r
  path/genblk1[23].path/path/mult_21/U711/ZN (NAND3_X1)
                                                          0.04       1.57 f
  path/genblk1[23].path/path/mult_21/U550/ZN (NAND2_X1)
                                                          0.04       1.61 r
  path/genblk1[23].path/path/mult_21/U664/ZN (NAND3_X1)
                                                          0.03       1.64 f
  path/genblk1[23].path/path/mult_21/U628/ZN (NAND2_X1)
                                                          0.03       1.67 r
  path/genblk1[23].path/path/mult_21/U631/ZN (NAND3_X1)
                                                          0.03       1.70 f
  path/genblk1[23].path/path/mult_21/U63/CO (FA_X1)       0.10       1.79 f
  path/genblk1[23].path/path/mult_21/U715/ZN (NAND2_X1)
                                                          0.04       1.83 r
  path/genblk1[23].path/path/mult_21/U717/ZN (NAND3_X1)
                                                          0.04       1.87 f
  path/genblk1[23].path/path/mult_21/U721/ZN (NAND2_X1)
                                                          0.03       1.90 r
  path/genblk1[23].path/path/mult_21/U723/ZN (NAND3_X1)
                                                          0.03       1.94 f
  path/genblk1[23].path/path/mult_21/U60/CO (FA_X1)       0.10       2.03 f
  path/genblk1[23].path/path/mult_21/U649/ZN (NAND2_X1)
                                                          0.04       2.07 r
  path/genblk1[23].path/path/mult_21/U652/ZN (NAND3_X1)
                                                          0.04       2.11 f
  path/genblk1[23].path/path/mult_21/U764/ZN (NAND2_X1)
                                                          0.04       2.15 r
  path/genblk1[23].path/path/mult_21/U765/ZN (NAND3_X1)
                                                          0.04       2.19 f
  path/genblk1[23].path/path/mult_21/U769/ZN (NAND2_X1)
                                                          0.04       2.22 r
  path/genblk1[23].path/path/mult_21/U771/ZN (NAND3_X1)
                                                          0.04       2.26 f
  path/genblk1[23].path/path/mult_21/U640/ZN (NAND2_X1)
                                                          0.04       2.30 r
  path/genblk1[23].path/path/mult_21/U643/ZN (NAND3_X1)
                                                          0.04       2.33 f
  path/genblk1[23].path/path/mult_21/U594/ZN (NAND2_X1)
                                                          0.03       2.37 r
  path/genblk1[23].path/path/mult_21/U563/ZN (NAND3_X1)
                                                          0.04       2.41 f
  path/genblk1[23].path/path/mult_21/U674/ZN (NAND2_X1)
                                                          0.04       2.44 r
  path/genblk1[23].path/path/mult_21/U677/ZN (NAND3_X1)
                                                          0.04       2.48 f
  path/genblk1[23].path/path/mult_21/U811/ZN (NAND2_X1)
                                                          0.04       2.52 r
  path/genblk1[23].path/path/mult_21/U813/ZN (NAND3_X1)
                                                          0.04       2.56 f
  path/genblk1[23].path/path/mult_21/U815/ZN (NAND2_X1)
                                                          0.03       2.58 r
  path/genblk1[23].path/path/mult_21/U732/ZN (AND3_X1)
                                                          0.05       2.63 r
  path/genblk1[23].path/path/mult_21/product[31] (mac_b16_g1_9_DW_mult_tc_0)
                                                          0.00       2.63 r
  path/genblk1[23].path/path/genblk1.add_in_reg[31]/D (DFF_X2)
                                                          0.01       2.64 r
  data arrival time                                                  2.64

  clock clk (rise edge)                                   2.30       2.30
  clock network delay (ideal)                             0.00       2.30
  path/genblk1[23].path/path/genblk1.add_in_reg[31]/CK (DFF_X2)
                                                          0.00       2.30 r
  library setup time                                     -0.03       2.27
  data required time                                                 2.27
  --------------------------------------------------------------------------
  data required time                                                 2.27
  data arrival time                                                 -2.64
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.37


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 31 nets to module multipath_k32_p32_b16_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
