INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vvd/e_1/e_1.srcs/sources_1/new/e_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vvd/e_1/e_1.srcs/sim_1/new/sim_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vvd/e_1/e_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
