NVMe register module
====================

Copyright (c) 2021 [Antmicro](https://www.antmicro.com)

This module implements logic for the NVMe registers.

Dependencies
------------

Because the core is written in Chisel, it requires `sbt`, `scala` and `java` to be installed.

Synthesis
---------

To generate synthesisable verilog file, run:

`make verilog`
