xpm_memory.sv,systemverilog,xpm,C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_VCOMP.vhd,
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_5,../../../../../Module/Cache/BlockDesign/DataMemDirectCacheBram/ipshared/25a8/simulation/blk_mem_gen_v8_4.v,
DataMemDirectCacheBram_blk_mem_gen_0_0.v,verilog,xil_defaultlib,../../../bd/DataMemDirectCacheBram/ip/DataMemDirectCacheBram_blk_mem_gen_0_0/sim/DataMemDirectCacheBram_blk_mem_gen_0_0.v,
DataMemDirectCacheBram.v,verilog,xil_defaultlib,../../../bd/DataMemDirectCacheBram/sim/DataMemDirectCacheBram.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
