0.7
2020.2
Oct 14 2022
05:20:55
D:/ECE385/Lab3/Lab3/Lab3.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,uvm,,,,,,
D:/ECE385/Lab3/Lab3/Lab3.srcs/sim_1/imports/sim_sources/testbench.sv,1770784713,systemVerilog,,,,testbench,,uvm,,,,,,
D:/ECE385/Lab3/Lab3/Lab3.srcs/sources_1/imports/design_source/lookahead_adder.sv,1770784025,systemVerilog,,D:/ECE385/Lab3/Lab3/Lab3.srcs/sim_1/imports/sim_sources/testbench.sv,,lookahead_adder,,uvm,,,,,,
D:/ECE385/Lab3/Lab3/Lab3.srcs/sources_1/new/FA.sv,1770779034,systemVerilog,,D:/ECE385/Lab3/Lab3/Lab3.srcs/sources_1/imports/design_source/lookahead_adder.sv,,FA,,uvm,,,,,,
