# This file is Copyright (c) 2018 Jean-Fran√ßois Nguyen <jf@lambdaconcept.fr>
# This file is Copyright (c) 2018-2019 Florent Kermarrec <florent@enjoy-digital.fr>
# License: BSD

import os

from migen import *

from litex.soc.interconnect import wishbone

CPU_VARIANTS = ["standard"]


class Minerva(Module):
    @property
    def name(self):
        return "minerva"

    @property
    def endianness(self):
        return "little"

    @property
    def gcc_triple(self):
        return ("riscv64-unknown-elf", "riscv32-unknown-elf", "riscv-none-embed")

    @property
    def gcc_flags(self):
        flags =  "-march=rv32i "
        flags += "-mabi=ilp32 "
        flags += "-D__minerva__ "
        return flags

    @property
    def linker_output_format(self):
        return "elf32-littleriscv"

    @property
    def reserved_interrupts(self):
        return {}

    def __init__(self, platform, cpu_reset_address, variant="standard"):
        assert variant is "standard", "Unsupported variant %s" % variant
        self.platform = platform
        self.variant = variant
        self.reset = Signal()
        self.ibus = wishbone.Interface()
        self.dbus = wishbone.Interface()
        self.interrupt = Signal(32)

        # # #

        self.specials += Instance("minerva_cpu",
            # clock / reset
            i_clk=ClockSignal(),
            i_rst=ResetSignal(),

            # interrupts
            i_external_interrupt=self.interrupt,

            # ibus
            o_ibus__stb=self.ibus.stb,
            o_ibus__cyc=self.ibus.cyc,
            o_ibus__cti=self.ibus.cti,
            o_ibus__bte=self.ibus.bte,
            o_ibus__we=self.ibus.we,
            o_ibus__adr=self.ibus.adr,
            o_ibus__dat_w=self.ibus.dat_w,
            o_ibus__sel=self.ibus.sel,
            i_ibus__ack=self.ibus.ack,
            i_ibus__err=self.ibus.err,
            i_ibus__dat_r=self.ibus.dat_r,

            # dbus
            o_dbus__stb=self.dbus.stb,
            o_dbus__cyc=self.dbus.cyc,
            o_dbus__cti=self.dbus.cti,
            o_dbus__bte=self.dbus.bte,
            o_dbus__we=self.dbus.we,
            o_dbus__adr=self.dbus.adr,
            o_dbus__dat_w=self.dbus.dat_w,
            o_dbus__sel=self.dbus.sel,
            i_dbus__ack=self.dbus.ack,
            i_dbus__err=self.dbus.err,
            i_dbus__dat_r=self.dbus.dat_r,
        )

        # add verilog sources
        self.add_sources(platform)

    @staticmethod
    def add_sources(platform):
        vdir = os.path.join(
            os.path.abspath(os.path.dirname(__file__)), "verilog")
        platform.add_source(os.path.join(vdir, "minerva.v"))
