Analysis & Elaboration report for RISC_V_Processor
Mon Mar 04 11:16:06 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: Clock_Gen:Clock_Gen_inst|altpll:altpll_component
  5. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath
  6. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Program_Counter
  7. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux2x1:Instr_or_Data
  8. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM
  9. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Mux2x1:MEM_OUT
 10. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Program_Memory:ROM
 11. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Data_Memory:RAM
 12. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Instruction_Register
 13. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:OldPC_Register
 14. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Data_Register
 15. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File
 16. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:zero
 17. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:ra
 18. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:sp
 19. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:gp
 20. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:tp
 21. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:t0
 22. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:t1
 23. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:t2
 24. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:s0
 25. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:s1
 26. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:a0
 27. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:a1
 28. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:a2
 29. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:a3
 30. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:a4
 31. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:a5
 32. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:a6
 33. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:a7
 34. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:s2
 35. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:s3
 36. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:s4
 37. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:s5
 38. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:s6
 39. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:s7
 40. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:s8
 41. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:s9
 42. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:s10
 43. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:s11
 44. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:t3
 45. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:t4
 46. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:t5
 47. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:t6
 48. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Mux32x1:Rrs
 49. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Mux32x1:Rrt
 50. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:A_Register
 51. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:B_Register
 52. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:A_Input
 53. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:B_Input
 54. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU
 55. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Result_Register
 56. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:Result_Source
 57. altpll Parameter Settings by Entity Instance
 58. Analysis & Elaboration Settings
 59. Port Connectivity Checks: "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:Result_Source"
 60. Port Connectivity Checks: "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Result_Register"
 61. Port Connectivity Checks: "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU"
 62. Port Connectivity Checks: "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:B_Input"
 63. Port Connectivity Checks: "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:A_Input"
 64. Port Connectivity Checks: "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Sign_Extend:Sign_Ext"
 65. Port Connectivity Checks: "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:B_Register"
 66. Port Connectivity Checks: "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:A_Register"
 67. Port Connectivity Checks: "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:zero"
 68. Port Connectivity Checks: "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Data_Register"
 69. Port Connectivity Checks: "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Data_Memory:RAM"
 70. Port Connectivity Checks: "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Program_Memory:ROM"
 71. Port Connectivity Checks: "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath"
 72. Port Connectivity Checks: "RISC_V_Multi_Cycle:RISC_V|Control_Unit:Control|Control_Signals:State_and_Signals"
 73. Port Connectivity Checks: "RISC_V_Multi_Cycle:RISC_V|Control_Unit:Control"
 74. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Mon Mar 04 11:16:06 2024       ;
; Quartus Prime Version         ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                 ; RISC_V_Processor                            ;
; Top-level Entity Name         ; RISC_V_Processor                            ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Clock_Gen:Clock_Gen_inst|altpll:altpll_component ;
+-------------------------------+-----------------------------+---------------------------------+
; Parameter Name                ; Value                       ; Type                            ;
+-------------------------------+-----------------------------+---------------------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped                         ;
; PLL_TYPE                      ; AUTO                        ; Untyped                         ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=Clock_Gen ; Untyped                         ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped                         ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped                         ;
; SCAN_CHAIN                    ; LONG                        ; Untyped                         ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped                         ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer                  ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped                         ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped                         ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped                         ;
; LOCK_HIGH                     ; 1                           ; Untyped                         ;
; LOCK_LOW                      ; 1                           ; Untyped                         ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped                         ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped                         ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped                         ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped                         ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped                         ;
; SKIP_VCO                      ; OFF                         ; Untyped                         ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped                         ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped                         ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped                         ;
; BANDWIDTH                     ; 0                           ; Untyped                         ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped                         ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped                         ;
; DOWN_SPREAD                   ; 0                           ; Untyped                         ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped                         ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped                         ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped                         ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped                         ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped                         ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped                         ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped                         ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped                         ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped                         ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped                         ;
; CLK1_MULTIPLY_BY              ; 1                           ; Untyped                         ;
; CLK0_MULTIPLY_BY              ; 1                           ; Signed Integer                  ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped                         ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped                         ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped                         ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped                         ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped                         ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped                         ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped                         ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped                         ;
; CLK1_DIVIDE_BY                ; 1                           ; Untyped                         ;
; CLK0_DIVIDE_BY                ; 5000                        ; Signed Integer                  ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped                         ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped                         ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped                         ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped                         ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped                         ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped                         ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped                         ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped                         ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped                         ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped                         ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped                         ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped                         ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped                         ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped                         ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped                         ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped                         ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped                         ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped                         ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped                         ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped                         ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped                         ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped                         ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped                         ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped                         ;
; CLK1_DUTY_CYCLE               ; 50                          ; Untyped                         ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer                  ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                         ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                         ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                         ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                         ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                         ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                         ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                         ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                         ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                         ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                         ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                         ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                         ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                         ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                         ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                         ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                         ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                         ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                         ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                         ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                         ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped                         ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped                         ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped                         ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped                         ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped                         ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped                         ;
; DPA_DIVIDER                   ; 0                           ; Untyped                         ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped                         ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped                         ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped                         ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped                         ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped                         ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped                         ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped                         ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped                         ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped                         ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped                         ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped                         ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped                         ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped                         ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped                         ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped                         ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped                         ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped                         ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped                         ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped                         ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped                         ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped                         ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped                         ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped                         ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped                         ;
; VCO_MIN                       ; 0                           ; Untyped                         ;
; VCO_MAX                       ; 0                           ; Untyped                         ;
; VCO_CENTER                    ; 0                           ; Untyped                         ;
; PFD_MIN                       ; 0                           ; Untyped                         ;
; PFD_MAX                       ; 0                           ; Untyped                         ;
; M_INITIAL                     ; 0                           ; Untyped                         ;
; M                             ; 0                           ; Untyped                         ;
; N                             ; 1                           ; Untyped                         ;
; M2                            ; 1                           ; Untyped                         ;
; N2                            ; 1                           ; Untyped                         ;
; SS                            ; 1                           ; Untyped                         ;
; C0_HIGH                       ; 0                           ; Untyped                         ;
; C1_HIGH                       ; 0                           ; Untyped                         ;
; C2_HIGH                       ; 0                           ; Untyped                         ;
; C3_HIGH                       ; 0                           ; Untyped                         ;
; C4_HIGH                       ; 0                           ; Untyped                         ;
; C5_HIGH                       ; 0                           ; Untyped                         ;
; C6_HIGH                       ; 0                           ; Untyped                         ;
; C7_HIGH                       ; 0                           ; Untyped                         ;
; C8_HIGH                       ; 0                           ; Untyped                         ;
; C9_HIGH                       ; 0                           ; Untyped                         ;
; C0_LOW                        ; 0                           ; Untyped                         ;
; C1_LOW                        ; 0                           ; Untyped                         ;
; C2_LOW                        ; 0                           ; Untyped                         ;
; C3_LOW                        ; 0                           ; Untyped                         ;
; C4_LOW                        ; 0                           ; Untyped                         ;
; C5_LOW                        ; 0                           ; Untyped                         ;
; C6_LOW                        ; 0                           ; Untyped                         ;
; C7_LOW                        ; 0                           ; Untyped                         ;
; C8_LOW                        ; 0                           ; Untyped                         ;
; C9_LOW                        ; 0                           ; Untyped                         ;
; C0_INITIAL                    ; 0                           ; Untyped                         ;
; C1_INITIAL                    ; 0                           ; Untyped                         ;
; C2_INITIAL                    ; 0                           ; Untyped                         ;
; C3_INITIAL                    ; 0                           ; Untyped                         ;
; C4_INITIAL                    ; 0                           ; Untyped                         ;
; C5_INITIAL                    ; 0                           ; Untyped                         ;
; C6_INITIAL                    ; 0                           ; Untyped                         ;
; C7_INITIAL                    ; 0                           ; Untyped                         ;
; C8_INITIAL                    ; 0                           ; Untyped                         ;
; C9_INITIAL                    ; 0                           ; Untyped                         ;
; C0_MODE                       ; BYPASS                      ; Untyped                         ;
; C1_MODE                       ; BYPASS                      ; Untyped                         ;
; C2_MODE                       ; BYPASS                      ; Untyped                         ;
; C3_MODE                       ; BYPASS                      ; Untyped                         ;
; C4_MODE                       ; BYPASS                      ; Untyped                         ;
; C5_MODE                       ; BYPASS                      ; Untyped                         ;
; C6_MODE                       ; BYPASS                      ; Untyped                         ;
; C7_MODE                       ; BYPASS                      ; Untyped                         ;
; C8_MODE                       ; BYPASS                      ; Untyped                         ;
; C9_MODE                       ; BYPASS                      ; Untyped                         ;
; C0_PH                         ; 0                           ; Untyped                         ;
; C1_PH                         ; 0                           ; Untyped                         ;
; C2_PH                         ; 0                           ; Untyped                         ;
; C3_PH                         ; 0                           ; Untyped                         ;
; C4_PH                         ; 0                           ; Untyped                         ;
; C5_PH                         ; 0                           ; Untyped                         ;
; C6_PH                         ; 0                           ; Untyped                         ;
; C7_PH                         ; 0                           ; Untyped                         ;
; C8_PH                         ; 0                           ; Untyped                         ;
; C9_PH                         ; 0                           ; Untyped                         ;
; L0_HIGH                       ; 1                           ; Untyped                         ;
; L1_HIGH                       ; 1                           ; Untyped                         ;
; G0_HIGH                       ; 1                           ; Untyped                         ;
; G1_HIGH                       ; 1                           ; Untyped                         ;
; G2_HIGH                       ; 1                           ; Untyped                         ;
; G3_HIGH                       ; 1                           ; Untyped                         ;
; E0_HIGH                       ; 1                           ; Untyped                         ;
; E1_HIGH                       ; 1                           ; Untyped                         ;
; E2_HIGH                       ; 1                           ; Untyped                         ;
; E3_HIGH                       ; 1                           ; Untyped                         ;
; L0_LOW                        ; 1                           ; Untyped                         ;
; L1_LOW                        ; 1                           ; Untyped                         ;
; G0_LOW                        ; 1                           ; Untyped                         ;
; G1_LOW                        ; 1                           ; Untyped                         ;
; G2_LOW                        ; 1                           ; Untyped                         ;
; G3_LOW                        ; 1                           ; Untyped                         ;
; E0_LOW                        ; 1                           ; Untyped                         ;
; E1_LOW                        ; 1                           ; Untyped                         ;
; E2_LOW                        ; 1                           ; Untyped                         ;
; E3_LOW                        ; 1                           ; Untyped                         ;
; L0_INITIAL                    ; 1                           ; Untyped                         ;
; L1_INITIAL                    ; 1                           ; Untyped                         ;
; G0_INITIAL                    ; 1                           ; Untyped                         ;
; G1_INITIAL                    ; 1                           ; Untyped                         ;
; G2_INITIAL                    ; 1                           ; Untyped                         ;
; G3_INITIAL                    ; 1                           ; Untyped                         ;
; E0_INITIAL                    ; 1                           ; Untyped                         ;
; E1_INITIAL                    ; 1                           ; Untyped                         ;
; E2_INITIAL                    ; 1                           ; Untyped                         ;
; E3_INITIAL                    ; 1                           ; Untyped                         ;
; L0_MODE                       ; BYPASS                      ; Untyped                         ;
; L1_MODE                       ; BYPASS                      ; Untyped                         ;
; G0_MODE                       ; BYPASS                      ; Untyped                         ;
; G1_MODE                       ; BYPASS                      ; Untyped                         ;
; G2_MODE                       ; BYPASS                      ; Untyped                         ;
; G3_MODE                       ; BYPASS                      ; Untyped                         ;
; E0_MODE                       ; BYPASS                      ; Untyped                         ;
; E1_MODE                       ; BYPASS                      ; Untyped                         ;
; E2_MODE                       ; BYPASS                      ; Untyped                         ;
; E3_MODE                       ; BYPASS                      ; Untyped                         ;
; L0_PH                         ; 0                           ; Untyped                         ;
; L1_PH                         ; 0                           ; Untyped                         ;
; G0_PH                         ; 0                           ; Untyped                         ;
; G1_PH                         ; 0                           ; Untyped                         ;
; G2_PH                         ; 0                           ; Untyped                         ;
; G3_PH                         ; 0                           ; Untyped                         ;
; E0_PH                         ; 0                           ; Untyped                         ;
; E1_PH                         ; 0                           ; Untyped                         ;
; E2_PH                         ; 0                           ; Untyped                         ;
; E3_PH                         ; 0                           ; Untyped                         ;
; M_PH                          ; 0                           ; Untyped                         ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped                         ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped                         ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped                         ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped                         ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped                         ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped                         ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped                         ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped                         ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped                         ;
; CLK0_COUNTER                  ; G0                          ; Untyped                         ;
; CLK1_COUNTER                  ; G0                          ; Untyped                         ;
; CLK2_COUNTER                  ; G0                          ; Untyped                         ;
; CLK3_COUNTER                  ; G0                          ; Untyped                         ;
; CLK4_COUNTER                  ; G0                          ; Untyped                         ;
; CLK5_COUNTER                  ; G0                          ; Untyped                         ;
; CLK6_COUNTER                  ; E0                          ; Untyped                         ;
; CLK7_COUNTER                  ; E1                          ; Untyped                         ;
; CLK8_COUNTER                  ; E2                          ; Untyped                         ;
; CLK9_COUNTER                  ; E3                          ; Untyped                         ;
; L0_TIME_DELAY                 ; 0                           ; Untyped                         ;
; L1_TIME_DELAY                 ; 0                           ; Untyped                         ;
; G0_TIME_DELAY                 ; 0                           ; Untyped                         ;
; G1_TIME_DELAY                 ; 0                           ; Untyped                         ;
; G2_TIME_DELAY                 ; 0                           ; Untyped                         ;
; G3_TIME_DELAY                 ; 0                           ; Untyped                         ;
; E0_TIME_DELAY                 ; 0                           ; Untyped                         ;
; E1_TIME_DELAY                 ; 0                           ; Untyped                         ;
; E2_TIME_DELAY                 ; 0                           ; Untyped                         ;
; E3_TIME_DELAY                 ; 0                           ; Untyped                         ;
; M_TIME_DELAY                  ; 0                           ; Untyped                         ;
; N_TIME_DELAY                  ; 0                           ; Untyped                         ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped                         ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped                         ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped                         ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped                         ;
; ENABLE0_COUNTER               ; L0                          ; Untyped                         ;
; ENABLE1_COUNTER               ; L0                          ; Untyped                         ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped                         ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped                         ;
; LOOP_FILTER_C                 ; 5                           ; Untyped                         ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped                         ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped                         ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped                         ;
; VCO_POST_SCALE                ; 0                           ; Untyped                         ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped                         ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped                         ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped                         ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                      ; Untyped                         ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped                         ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped                         ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped                         ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped                         ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped                         ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped                         ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped                         ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped                         ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped                         ;
; PORT_CLK1                     ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped                         ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped                         ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped                         ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped                         ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped                         ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped                         ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped                         ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped                         ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped                         ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped                         ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped                         ;
; PORT_ARESET                   ; PORT_UNUSED                 ; Untyped                         ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped                         ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped                         ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped                         ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped                         ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped                         ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped                         ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped                         ;
; PORT_LOCKED                   ; PORT_UNUSED                 ; Untyped                         ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped                         ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped                         ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped                         ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped                         ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped                         ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped                         ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped                         ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped                         ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped                         ;
; M_TEST_SOURCE                 ; 5                           ; Untyped                         ;
; C0_TEST_SOURCE                ; 5                           ; Untyped                         ;
; C1_TEST_SOURCE                ; 5                           ; Untyped                         ;
; C2_TEST_SOURCE                ; 5                           ; Untyped                         ;
; C3_TEST_SOURCE                ; 5                           ; Untyped                         ;
; C4_TEST_SOURCE                ; 5                           ; Untyped                         ;
; C5_TEST_SOURCE                ; 5                           ; Untyped                         ;
; C6_TEST_SOURCE                ; 5                           ; Untyped                         ;
; C7_TEST_SOURCE                ; 5                           ; Untyped                         ;
; C8_TEST_SOURCE                ; 5                           ; Untyped                         ;
; C9_TEST_SOURCE                ; 5                           ; Untyped                         ;
; CBXI_PARAMETER                ; Clock_Gen_altpll            ; Untyped                         ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped                         ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped                         ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer                  ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped                         ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped                         ;
; DEVICE_FAMILY                 ; Cyclone V                   ; Untyped                         ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped                         ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped                         ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE                  ;
+-------------------------------+-----------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Program_Counter ;
+----------------+----------------------------------+----------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                           ;
+----------------+----------------------------------+----------------------------------------------------------------+
; DATA_WIDTH     ; 32                               ; Signed Integer                                                 ;
; RESET_VALUE    ; 00000000010000000000000000000000 ; Unsigned Binary                                                ;
+----------------+----------------------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux2x1:Instr_or_Data ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; MEMORY_DEPTH   ; 64    ; Signed Integer                                                                         ;
; DATA_WIDTH     ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Mux2x1:MEM_OUT ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Program_Memory:ROM ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; MEMORY_DEPTH   ; 64    ; Signed Integer                                                                                            ;
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Data_Memory:RAM ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; MEMORY_DEPTH   ; 64    ; Signed Integer                                                                                         ;
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Instruction_Register ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                 ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:OldPC_Register ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                           ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Data_Register ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                          ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:zero ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                        ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:ra ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                      ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:sp ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                      ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:gp ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                      ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:tp ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                      ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:t0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                      ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:t1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                      ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:t2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                      ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:s0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                      ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:s1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                      ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:a0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                      ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:a1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                      ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:a2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                      ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:a3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                      ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:a4 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                      ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:a5 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                      ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:a6 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                      ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:a7 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                      ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:s2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                      ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:s3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                      ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:s4 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                      ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:s5 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                      ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:s6 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                      ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:s7 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                      ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:s8 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                      ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:s9 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                      ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:s10 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                       ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:s11 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                       ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:t3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                      ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:t4 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                      ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:t5 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                      ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:t6 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                      ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Mux32x1:Rrs ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Mux32x1:Rrt ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:A_Register ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                       ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:B_Register ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                       ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:A_Input ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:B_Input ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Result_Register ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                            ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:Result_Source ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                     ;
+-------------------------------+--------------------------------------------------+
; Name                          ; Value                                            ;
+-------------------------------+--------------------------------------------------+
; Number of entity instances    ; 1                                                ;
; Entity Instance               ; Clock_Gen:Clock_Gen_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                           ;
;     -- PLL_TYPE               ; AUTO                                             ;
;     -- PRIMARY_CLOCK          ; INCLK0                                           ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                            ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                ;
;     -- VCO_MULTIPLY_BY        ; 0                                                ;
;     -- VCO_DIVIDE_BY          ; 0                                                ;
+-------------------------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; RISC_V_Processor   ; RISC_V_Processor   ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:Result_Source"                                                                                  ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                          ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Selector ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (2 bits) it drives.  Extra input bit(s) "Selector[1..1]" will be connected to GND. ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Result_Register" ;
+--------+-------+----------+-----------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                               ;
+--------+-------+----------+-----------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                          ;
+--------+-------+----------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU"                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                         ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Control ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "Control[2..1]" will be connected to GND. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:B_Input"                                                                                          ;
+------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                          ;
+------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Selector   ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (2 bits) it drives.  Extra input bit(s) "Selector[1..1]" will be connected to GND. ;
; I_2[31..3] ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; I_2[1..0]  ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; I_2[2]     ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
+------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:A_Input"                                                                                        ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                          ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Selector ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (2 bits) it drives.  Extra input bit(s) "Selector[1..1]" will be connected to GND. ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Sign_Extend:Sign_Ext"                                                                              ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                        ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; ImmSrc ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "ImmSrc[2..1]" will be connected to GND. ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:B_Register" ;
+--------+-------+----------+------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                          ;
+--------+-------+----------+------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                     ;
+--------+-------+----------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:A_Register" ;
+--------+-------+----------+------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                          ;
+--------+-------+----------+------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                     ;
+--------+-------+----------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:zero" ;
+------+-------+----------+-------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------+
; d    ; Input ; Info     ; Stuck at GND                                                                        ;
+------+-------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Data_Register" ;
+--------+-------+----------+---------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                             ;
+--------+-------+----------+---------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                        ;
+--------+-------+----------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Data_Memory:RAM" ;
+-----------------+-------+----------+---------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                   ;
+-----------------+-------+----------+---------------------------------------------------------------------------+
; Address[31..30] ; Input ; Info     ; Stuck at GND                                                              ;
+-----------------+-------+----------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Program_Memory:ROM" ;
+-----------------+-------+----------+------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                      ;
+-----------------+-------+----------+------------------------------------------------------------------------------+
; Address[31..30] ; Input ; Info     ; Stuck at GND                                                                 ;
+-----------------+-------+----------+------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath"                                                                                                                                          ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                          ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GPIO_o     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; ResultSrc  ; Input  ; Warning  ; Input port expression (2 bits) is wider than the input port (1 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; ALUSrcB    ; Input  ; Warning  ; Input port expression (2 bits) is wider than the input port (1 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; ALUSrcA    ; Input  ; Warning  ; Input port expression (2 bits) is wider than the input port (1 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; ALUControl ; Input  ; Warning  ; Input port expression (3 bits) is wider than the input port (1 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; ADRSrc     ; Input  ; Warning  ; Input port expression (2 bits) is wider than the input port (1 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; ImmSrc     ; Input  ; Warning  ; Input port expression (3 bits) is wider than the input port (1 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Funct3     ; Output ; Warning  ; Output or bidir port (3 bits) is smaller than the port expression (4 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.            ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Multi_Cycle:RISC_V|Control_Unit:Control|Control_Signals:State_and_Signals"                                                                                       ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                               ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AdrSrc ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (2 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Multi_Cycle:RISC_V|Control_Unit:Control"                                                                                                                                              ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                          ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Funct3           ; Input  ; Warning  ; Input port expression (4 bits) is wider than the input port (3 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; ResultSrc[1]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; ALUSrcB[1]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; ALUSrcA[1]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; ALUControl[2..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; ADRSrc[1]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; ImmSrc[2..1]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon Mar 04 11:15:58 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RISC_V_Processor -c RISC_V_Processor --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file src/sign_extend.v
    Info (12023): Found entity 1: Sign_Extend File: C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Sign_Extend.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/shift_left_2.v
    Info (12023): Found entity 1: Shift_Left_2 File: C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Shift_Left_2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/risc_v_processor.v
    Info (12023): Found entity 1: RISC_V_Processor File: C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/RISC_V_Processor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/risc_v_multi_cycle.v
    Info (12023): Found entity 1: RISC_V_Multi_Cycle File: C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/RISC_V_Multi_Cycle.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/register_file.v
    Info (12023): Found entity 1: Register_File File: C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Register_File.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/register.v
    Info (12023): Found entity 1: Register File: C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/program_memory.v
    Info (12023): Found entity 1: Program_Memory File: C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Program_Memory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/mux32x1.v
    Info (12023): Found entity 1: Mux32x1 File: C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Mux32x1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/mux4x1.v
    Info (12023): Found entity 1: Mux4x1 File: C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Mux4x1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/mux2x1.v
    Info (12023): Found entity 1: Mux2x1 File: C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Mux2x1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/memory_system.v
    Info (12023): Found entity 1: Memory_System File: C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Memory_System.v Line: 1
Warning (10229): Verilog HDL Expression warning at Instr_Decoder.v(38): truncated literal to match 2 bits File: C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Instr_Decoder.v Line: 38
Warning (10229): Verilog HDL Expression warning at Instr_Decoder.v(41): truncated literal to match 2 bits File: C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Instr_Decoder.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file src/instr_decoder.v
    Info (12023): Found entity 1: Instr_Decoder File: C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Instr_Decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/decoder.v
    Info (12023): Found entity 1: Decoder File: C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/data_path.v
    Info (12023): Found entity 1: Data_Path File: C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Data_Path.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/data_memory.v
    Info (12023): Found entity 1: Data_Memory File: C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Data_Memory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/control_unit.v
    Info (12023): Found entity 1: Control_Unit File: C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Control_Unit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/control_signals.v
    Info (12023): Found entity 1: Control_Signals File: C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Control_Signals.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/cont_1s_rco.v
    Info (12023): Found entity 1: cont_1s_RCO File: C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/cont_1s_RCO.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file src/clock_gen.v
    Info (12023): Found entity 1: Clock_Gen File: C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Clock_Gen.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file src/alu_decoder.v
    Info (12023): Found entity 1: ALU_Decoder File: C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/ALU_Decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/alu.v
    Info (12023): Found entity 1: ALU File: C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/mux3x1.v
    Info (12023): Found entity 1: Mux3x1 File: C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Mux3x1.v Line: 1
Info (12127): Elaborating entity "RISC_V_Processor" for the top level hierarchy
Warning (10034): Output port "LEDR[8]" at RISC_V_Processor.v(7) has no driver File: C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/RISC_V_Processor.v Line: 7
Info (12128): Elaborating entity "Clock_Gen" for hierarchy "Clock_Gen:Clock_Gen_inst" File: C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/RISC_V_Processor.v Line: 15
Info (12128): Elaborating entity "altpll" for hierarchy "Clock_Gen:Clock_Gen_inst|altpll:altpll_component" File: C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Clock_Gen.v Line: 91
Info (12130): Elaborated megafunction instantiation "Clock_Gen:Clock_Gen_inst|altpll:altpll_component" File: C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Clock_Gen.v Line: 91
Info (12133): Instantiated megafunction "Clock_Gen:Clock_Gen_inst|altpll:altpll_component" with the following parameter: File: C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Clock_Gen.v Line: 91
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5000"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=Clock_Gen"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clock_gen_altpll.v
    Info (12023): Found entity 1: Clock_Gen_altpll File: C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/db/clock_gen_altpll.v Line: 30
Info (12128): Elaborating entity "Clock_Gen_altpll" for hierarchy "Clock_Gen:Clock_Gen_inst|altpll:altpll_component|Clock_Gen_altpll:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "cont_1s_RCO" for hierarchy "cont_1s_RCO:clock" File: C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/RISC_V_Processor.v Line: 21
Info (12128): Elaborating entity "RISC_V_Multi_Cycle" for hierarchy "RISC_V_Multi_Cycle:RISC_V" File: C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/RISC_V_Processor.v Line: 28
Warning (10034): Output port "GPIO_Out" at RISC_V_Multi_Cycle.v(8) has no driver File: C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/RISC_V_Multi_Cycle.v Line: 8
Info (12128): Elaborating entity "Control_Unit" for hierarchy "RISC_V_Multi_Cycle:RISC_V|Control_Unit:Control" File: C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/RISC_V_Multi_Cycle.v Line: 48
Info (12128): Elaborating entity "Control_Signals" for hierarchy "RISC_V_Multi_Cycle:RISC_V|Control_Unit:Control|Control_Signals:State_and_Signals" File: C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Control_Unit.v Line: 43
Info (12128): Elaborating entity "ALU_Decoder" for hierarchy "RISC_V_Multi_Cycle:RISC_V|Control_Unit:Control|ALU_Decoder:Operation" File: C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Control_Unit.v Line: 52
Warning (10272): Verilog HDL Case Statement warning at ALU_Decoder.v(24): case item expression covers a value already covered by a previous case item File: C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/ALU_Decoder.v Line: 24
Warning (10272): Verilog HDL Case Statement warning at ALU_Decoder.v(26): case item expression covers a value already covered by a previous case item File: C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/ALU_Decoder.v Line: 26
Info (12128): Elaborating entity "Instr_Decoder" for hierarchy "RISC_V_Multi_Cycle:RISC_V|Control_Unit:Control|Instr_Decoder:Instant_Dec" File: C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Control_Unit.v Line: 57
Info (12128): Elaborating entity "Data_Path" for hierarchy "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath" File: C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/RISC_V_Multi_Cycle.v Line: 81
Warning (10034): Output port "GPIO_o" at Data_Path.v(13) has no driver File: C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Data_Path.v Line: 13
Info (12128): Elaborating entity "Register" for hierarchy "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Program_Counter" File: C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Data_Path.v Line: 64
Info (12128): Elaborating entity "Mux2x1" for hierarchy "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux2x1:Instr_or_Data" File: C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Data_Path.v Line: 71
Info (12128): Elaborating entity "Memory_System" for hierarchy "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM" File: C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Data_Path.v Line: 79
Info (12128): Elaborating entity "Program_Memory" for hierarchy "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Program_Memory:ROM" File: C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Memory_System.v Line: 29
Warning (10850): Verilog HDL warning at Program_Memory.v(15): number of words (23) in memory file does not match the number of elements in the address range [0:63] File: C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Program_Memory.v Line: 15
Warning (10030): Net "rom.data_a" at Program_Memory.v(12) has no driver or initial value, using a default initial value '0' File: C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Program_Memory.v Line: 12
Warning (10030): Net "rom.waddr_a" at Program_Memory.v(12) has no driver or initial value, using a default initial value '0' File: C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Program_Memory.v Line: 12
Warning (10030): Net "rom.we_a" at Program_Memory.v(12) has no driver or initial value, using a default initial value '0' File: C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Program_Memory.v Line: 12
Info (12128): Elaborating entity "Data_Memory" for hierarchy "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Data_Memory:RAM" File: C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Memory_System.v Line: 37
Info (12128): Elaborating entity "Register" for hierarchy "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Instruction_Register" File: C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Data_Path.v Line: 87
Info (12128): Elaborating entity "Register_File" for hierarchy "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File" File: C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Data_Path.v Line: 139
Info (12128): Elaborating entity "Decoder" for hierarchy "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Decoder:DEC" File: C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Register_File.v Line: 24
Info (12128): Elaborating entity "Mux32x1" for hierarchy "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Mux32x1:Rrs" File: C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Register_File.v Line: 317
Info (12128): Elaborating entity "Sign_Extend" for hierarchy "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Sign_Extend:Sign_Ext" File: C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Data_Path.v Line: 169
Warning (10235): Verilog HDL Always Construct warning at Sign_Extend.v(10): variable "Instr" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Sign_Extend.v Line: 10
Warning (10235): Verilog HDL Always Construct warning at Sign_Extend.v(11): variable "Instr" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Sign_Extend.v Line: 11
Warning (10235): Verilog HDL Always Construct warning at Sign_Extend.v(12): variable "Instr" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Sign_Extend.v Line: 12
Warning (10235): Verilog HDL Always Construct warning at Sign_Extend.v(13): variable "Instr" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Sign_Extend.v Line: 13
Warning (10235): Verilog HDL Always Construct warning at Sign_Extend.v(14): variable "Instr" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Sign_Extend.v Line: 14
Info (12128): Elaborating entity "Mux3x1" for hierarchy "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:A_Input" File: C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Data_Path.v Line: 184
Info (12128): Elaborating entity "ALU" for hierarchy "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU" File: C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/Data_Path.v Line: 199
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "RISC_V_Multi_Cycle:RISC_V|Funct3_w[3]" is missing source, defaulting to GND File: C:/Master/disenio_de_microprocesadores/Quartus/Practicas/RISC_V_Processor/src/RISC_V_Multi_Cycle.v Line: 11
Warning (12241): 8 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 20 warnings
    Info: Peak virtual memory: 4796 megabytes
    Info: Processing ended: Mon Mar 04 11:16:06 2024
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:13


