timestamp 0
version 8.3
tech gf180mcuD
style ngspice()
scale 1000 1 0.5
resistclasses 1000000 3250000 6300 7000 6300 7000 7300 1000000 60000 185000 60000 185000 6300 7000 6300 7000 6800 7300 350000 310000 1000000 90 90 90 90 60
parameters nfet_03v3_dss l=l w=w a1=as p1=ps a2=ad p2=pd l1=s_sab l2=d_sab
parameters nfet_03v3 l=l w=w a1=as p1=ps a2=ad p2=pd
parameters pfet_03v3_dss l=l w=w a1=as p1=ps a2=ad p2=pd l1=s_sab l2=d_sab
parameters pfet_03v3 l=l w=w a1=as p1=ps a2=ad p2=pd
port "out_5" 27 92040 15780 92040 15780 m1
port "out_6" 26 62172 15748 62172 15748 m1
port "out_4" 25 60062 15770 60062 15770 m1
port "out_7" 24 30190 15754 30190 15754 m1
port "out_3" 23 28030 15752 28030 15752 m1
port "out_8" 22 -1816 15756 -1816 15756 m1
port "out_2" 21 -3986 15774 -3986 15774 m1
port "out_9" 20 -33804 15762 -33804 15762 m1
port "out_1" 19 -35956 15770 -35956 15770 m1
port "out_10" 17 -65826 15756 -65826 15756 m1
port "out_11" 18 -97830 15760 -97830 15760 m1
port "Bit_1_n" 3 77846 -39986 77846 -39986 m1
port "Bit_2_n" 2 62820 -40000 62820 -40000 m1
port "Bit_7_n" 32 -12168 -40024 -12168 -40024 m1
port "Bit_8_n" 31 -27192 -40086 -27192 -40086 m1
port "Bit_9_n" 29 -42192 -40086 -42192 -40086 m1
port "Bit_10_n" 37 -57192 -40086 -57192 -40086 m1
port "D" 14 -85714 -42970 -85714 -42970 m1
port "Valid" 15 -84870 -42924 -84870 -42924 m1
port "Bit_4" 5 22888 -40312 22888 -40312 m1
port "Bit_3" 6 37888 -40312 37888 -40312 m1
port "Bit_2" 7 52888 -40312 52888 -40312 m1
port "Bit_1" 8 67888 -40312 67888 -40312 m1
port "CK_1" 1 80074 -32734 80074 -32734 m1
port "clks" 13 -2470 -42866 -2470 -42866 m1
port "Bit_5" 4 7888 -40312 7888 -40312 m1
port "Bit_6" 35 -7112 -40312 -7112 -40312 m1
port "Bit_7" 33 -22170 -40352 -22170 -40352 m1
port "Bit_8" 34 -37170 -40352 -37170 -40352 m1
port "Bit_9" 30 -52170 -40352 -52170 -40352 m1
port "VCM" 11 120618 2926 120618 2926 m1
port "Bit_10" 36 -67170 -40352 -67170 -40352 m1
port "Reset" 10 120740 3960 120740 3960 m1
port "Set" 12 120654 1776 120654 1776 m1
port "vocp" 16 -3266 -43680 -3266 -43680 m1
port "VDDD" 9 -107206 14062 -107206 14062 m1
port "VSSD" 28 -108668 6172 -108668 6172 m1
node "out_5" 10 3609.12 92040 15780 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 62000 1020 44000 840 44000 840 4400400 44404 0 0
node "out_6" 4 2145.71 62172 15748 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 62000 1020 44000 840 44000 840 1600400 16404 0 0
node "out_4" 10 3608.95 60062 15770 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 62000 1020 44000 840 44000 840 4400400 44404 0 0
node "out_7" 4 2145.71 30190 15754 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 62000 1020 44000 840 44000 840 1600400 16404 0 0
node "out_3" 10 3608.95 28030 15752 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 62000 1020 44000 840 44000 840 4400400 44404 0 0
node "out_8" 4 2145.71 -1816 15756 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 62000 1020 44000 840 44000 840 1600400 16404 0 0
node "out_2" 10 3608.95 -3986 15774 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 62000 1020 44000 840 44000 840 4400400 44404 0 0
node "out_9" 4 2145.71 -33804 15762 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 62000 1020 44000 840 44000 840 1600400 16404 0 0
node "out_1" 10 3608.95 -35956 15770 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 62000 1020 44000 840 44000 840 4400400 44404 0 0
node "out_10" 4 2145.71 -65826 15756 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 62000 1020 44000 840 44000 840 1600400 16404 0 0
node "out_11" 4 2381.6 -97830 15760 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 62000 1020 44000 840 44000 840 1600400 16404 0 0
node "a_75662_n40380#" 156 1077.94 75662 -40380 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 308512 5496 676268 10268 467596 5768 0 0 0 0
node "a_74578_n40600#" 276 1207.29 74578 -40600 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 85552 3256 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 172601 4254 401964 7536 436376 4876 0 0 0 0
node "Bit_1_n" 163 2503.52 77846 -39986 m1 0 0 0 0 76128 1736 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 224224 5864 798648 14584 1293996 17684 0 0 0 0
node "a_72112_n40380#" 370 3633.34 72112 -40380 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 117424 4468 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 507520 10836 1191204 20528 438592 8056 0 0 0 0
node "a_71362_n40380#" 657 5990.25 71362 -40380 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 229296 8664 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 546137 11542 1021924 18204 550368 10052 0 0 0 0
node "a_60662_n40380#" 156 1077.94 60662 -40380 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 308512 5496 676268 10268 467596 5768 0 0 0 0
node "a_59578_n40600#" 276 1207.29 59578 -40600 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 85552 3256 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 172601 4254 401964 7536 436376 4876 0 0 0 0
node "Bit_2_n" 163 2503.52 62820 -40000 m1 0 0 0 0 76128 1736 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 224224 5864 798648 14584 1293996 17684 0 0 0 0
node "a_57112_n40380#" 370 3420.91 57112 -40380 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 117424 4468 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 507520 10836 1191204 20528 438592 8056 0 0 0 0
node "a_56362_n40380#" 657 5990.25 56362 -40380 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 229296 8664 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 546137 11542 1021924 18204 550368 10052 0 0 0 0
node "a_45662_n40380#" 156 1059.61 45662 -40380 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 308512 5496 676268 10268 467596 5768 0 0 0 0
node "a_44578_n40600#" 276 1207.29 44578 -40600 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 85552 3256 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 172601 4254 401964 7536 436376 4876 0 0 0 0
node "Bit_3_n" 163 2485.19 43248 -40600 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 224224 5864 798648 14584 1293996 17684 0 0 0 0
node "a_42112_n40380#" 370 3401.61 42112 -40380 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 117424 4468 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 507520 10836 1191204 20528 438592 8056 0 0 0 0
node "a_41362_n40380#" 657 5990.25 41362 -40380 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 229296 8664 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 546137 11542 1021924 18204 550368 10052 0 0 0 0
node "a_30662_n40380#" 156 1059.61 30662 -40380 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 308512 5496 676268 10268 467596 5768 0 0 0 0
node "a_29578_n40600#" 276 1207.29 29578 -40600 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 85552 3256 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 172601 4254 401964 7536 436376 4876 0 0 0 0
node "Bit_4_n" 163 2485.19 28248 -40600 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 224224 5864 798648 14584 1293996 17684 0 0 0 0
node "a_27112_n40380#" 370 3401.61 27112 -40380 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 117424 4468 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 507520 10836 1191204 20528 438592 8056 0 0 0 0
node "a_26362_n40380#" 657 5990.25 26362 -40380 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 229296 8664 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 546137 11542 1021924 18204 550368 10052 0 0 0 0
node "a_15662_n40380#" 156 1059.61 15662 -40380 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 308512 5496 676268 10268 467596 5768 0 0 0 0
node "a_14578_n40600#" 276 1207.29 14578 -40600 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 85552 3256 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 172601 4254 401964 7536 436376 4876 0 0 0 0
node "Bit_5_n" 163 2485.19 13248 -40600 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 224224 5864 798648 14584 1293996 17684 0 0 0 0
node "a_12112_n40380#" 370 3401.61 12112 -40380 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 117424 4468 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 507520 10836 1191204 20528 438592 8056 0 0 0 0
node "a_11362_n40380#" 657 5990.25 11362 -40380 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 229296 8664 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 546137 11542 1021924 18204 550368 10052 0 0 0 0
node "a_662_n40380#" 156 1059.61 662 -40380 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 308512 5496 676268 10268 467596 5768 0 0 0 0
node "a_n422_n40600#" 276 1207.29 -422 -40600 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 85552 3256 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 172601 4254 401964 7536 436376 4876 0 0 0 0
node "Bit_6_n" 163 2485.19 -1752 -40600 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 224224 5864 798648 14584 1293996 17684 0 0 0 0
node "a_n2888_n40380#" 370 3401.61 -2888 -40380 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 117424 4468 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 507520 10836 1191204 20528 438592 8056 0 0 0 0
node "a_n3638_n40380#" 657 5946.46 -3638 -40380 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 229296 8664 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 546137 11542 1021924 18204 550368 10052 0 0 0 0
node "a_n14338_n40380#" 156 1077.94 -14338 -40380 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 308512 5496 676268 10268 467596 5768 0 0 0 0
node "a_n15422_n40600#" 276 1207.29 -15422 -40600 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 85552 3256 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 172601 4254 401964 7536 436376 4876 0 0 0 0
node "Bit_7_n" 163 2503.52 -12168 -40024 m1 0 0 0 0 76128 1736 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 224224 5864 798648 14584 1293996 17684 0 0 0 0
node "a_n17888_n40380#" 370 3633.34 -17888 -40380 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 117424 4468 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 507520 10836 1191204 20528 438592 8056 0 0 0 0
node "a_n18638_n40380#" 657 5990.25 -18638 -40380 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 229296 8664 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 546137 11542 1021924 18204 550368 10052 0 0 0 0
node "a_n29338_n40380#" 156 1077.94 -29338 -40380 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 308512 5496 676268 10268 467596 5768 0 0 0 0
node "a_n30422_n40600#" 276 1207.29 -30422 -40600 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 85552 3256 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 172601 4254 401964 7536 436376 4876 0 0 0 0
node "Bit_8_n" 163 2503.52 -27192 -40086 m1 0 0 0 0 76128 1736 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 224224 5864 798648 14584 1293996 17684 0 0 0 0
node "a_n32888_n40380#" 370 3633.34 -32888 -40380 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 117424 4468 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 507520 10836 1191204 20528 438592 8056 0 0 0 0
node "a_n33638_n40380#" 657 5990.25 -33638 -40380 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 229296 8664 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 546137 11542 1021924 18204 550368 10052 0 0 0 0
node "a_n44338_n40380#" 156 1077.94 -44338 -40380 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 308512 5496 676268 10268 467596 5768 0 0 0 0
node "a_n45422_n40600#" 276 1207.29 -45422 -40600 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 85552 3256 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 172601 4254 401964 7536 436376 4876 0 0 0 0
node "Bit_9_n" 163 2503.52 -42192 -40086 m1 0 0 0 0 76128 1736 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 224224 5864 798648 14584 1293996 17684 0 0 0 0
node "a_n47888_n40380#" 370 3633.34 -47888 -40380 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 117424 4468 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 507520 10836 1191204 20528 438592 8056 0 0 0 0
node "a_n48638_n40380#" 657 5990.25 -48638 -40380 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 229296 8664 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 546137 11542 1021924 18204 550368 10052 0 0 0 0
node "a_n59338_n40380#" 156 1077.94 -59338 -40380 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 308512 5496 676268 10268 467596 5768 0 0 0 0
node "a_n60422_n40600#" 276 1207.29 -60422 -40600 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 85552 3256 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 172601 4254 401964 7536 436376 4876 0 0 0 0
node "Bit_10_n" 163 2503.52 -57192 -40086 m1 0 0 0 0 76128 1736 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 224224 5864 798648 14584 1293996 17684 0 0 0 0
node "a_n62888_n40380#" 370 3633.34 -62888 -40380 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 117424 4468 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 507520 10836 1191204 20528 438592 8056 0 0 0 0
node "a_n63638_n40380#" 657 5990.25 -63638 -40380 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 229296 8664 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 546137 11542 1021924 18204 550368 10052 0 0 0 0
node "a_79624_n28014#" 60 609.24 79624 -28014 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 218400 2984 297560 3368 0 0 0 0 0 0
node "a_76820_n28246#" 202 1971.02 76820 -28246 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481648 8296 751220 13016 435752 5136 0 0 0 0
node "a_76820_n26986#" 100 4.86715e-07 76820 -26986 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_75180_n26986#" 100 4.86715e-07 75180 -26986 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_74056_n28246#" 381 5318.61 74056 -28246 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316304 8836 1089264 20616 1275160 18272 0 0 0 0
node "a_70600_n28246#" 202 1938.68 70600 -28246 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481264 8288 762820 13180 450648 5528 0 0 0 0
node "a_70600_n26986#" 100 4.86715e-07 70600 -26986 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_68972_n28246#" 423 2428.02 68972 -28246 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 131856 4172 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 528704 9880 1081260 20796 781224 11944 0 0 0 0
node "a_68972_n26986#" 100 4.86715e-07 68972 -26986 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_67988_n28246#" 379 3550.92 67988 -28246 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 311904 8716 906508 17064 1274184 18164 0 0 0 0
node "a_66744_n28014#" 520 3353.13 66744 -28014 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 174112 6584 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 552384 12200 687920 13468 1159200 23384 0 0 0 0
node "a_64624_n28014#" 60 564.532 64624 -28014 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 218400 2984 297560 3368 0 0 0 0 0 0
node "a_65924_n28014#" 748 5253.79 65924 -28014 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 259664 9840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 675225 15026 649040 12684 1237800 24956 0 0 0 0
node "a_61820_n28246#" 202 1971.02 61820 -28246 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481648 8296 751220 13016 435752 5136 0 0 0 0
node "a_61820_n26986#" 100 4.86715e-07 61820 -26986 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_60180_n26986#" 100 4.86715e-07 60180 -26986 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_59056_n28246#" 381 4727.91 59056 -28246 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316304 8836 1089264 20616 1275160 18272 0 0 0 0
node "a_55600_n28246#" 202 1938.68 55600 -28246 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481264 8288 762820 13180 450648 5528 0 0 0 0
node "a_55600_n26986#" 100 4.86715e-07 55600 -26986 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_53972_n28246#" 423 2428.02 53972 -28246 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 131856 4172 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 528704 9880 1081260 20796 781224 11944 0 0 0 0
node "a_53972_n26986#" 100 4.86715e-07 53972 -26986 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_52988_n28246#" 379 3550.92 52988 -28246 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 311904 8716 906508 17064 1274184 18164 0 0 0 0
node "a_51744_n28014#" 520 3277.37 51744 -28014 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 174112 6584 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 552384 12200 687920 13468 1159200 23384 0 0 0 0
node "a_49624_n28014#" 60 564.532 49624 -28014 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 218400 2984 297560 3368 0 0 0 0 0 0
node "a_50924_n28014#" 748 5253.79 50924 -28014 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 259664 9840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 675225 15026 649040 12684 1237800 24956 0 0 0 0
node "a_46820_n28246#" 202 1971.02 46820 -28246 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481648 8296 751220 13016 435752 5136 0 0 0 0
node "a_46820_n26986#" 100 4.86715e-07 46820 -26986 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_45180_n26986#" 100 4.86715e-07 45180 -26986 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_44056_n28246#" 381 4727.91 44056 -28246 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316304 8836 1089264 20616 1275160 18272 0 0 0 0
node "a_40600_n28246#" 202 1938.68 40600 -28246 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481264 8288 762820 13180 450648 5528 0 0 0 0
node "a_40600_n26986#" 100 4.86715e-07 40600 -26986 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_38972_n28246#" 423 2428.02 38972 -28246 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 131856 4172 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 528704 9880 1081260 20796 781224 11944 0 0 0 0
node "a_38972_n26986#" 100 4.86715e-07 38972 -26986 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_37988_n28246#" 379 3550.92 37988 -28246 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 311904 8716 906508 17064 1274184 18164 0 0 0 0
node "a_36744_n28014#" 520 3277.37 36744 -28014 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 174112 6584 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 552384 12200 687920 13468 1159200 23384 0 0 0 0
node "a_34624_n28014#" 60 564.532 34624 -28014 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 218400 2984 297560 3368 0 0 0 0 0 0
node "a_35924_n28014#" 748 5253.79 35924 -28014 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 259664 9840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 675225 15026 649040 12684 1237800 24956 0 0 0 0
node "a_31820_n28246#" 202 1971.02 31820 -28246 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481648 8296 751220 13016 435752 5136 0 0 0 0
node "a_31820_n26986#" 100 4.86715e-07 31820 -26986 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_30180_n26986#" 100 4.86715e-07 30180 -26986 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_29056_n28246#" 381 4727.91 29056 -28246 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316304 8836 1089264 20616 1275160 18272 0 0 0 0
node "a_25600_n28246#" 202 1938.68 25600 -28246 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481264 8288 762820 13180 450648 5528 0 0 0 0
node "a_25600_n26986#" 100 4.86715e-07 25600 -26986 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_23972_n28246#" 423 2428.02 23972 -28246 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 131856 4172 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 528704 9880 1081260 20796 781224 11944 0 0 0 0
node "a_23972_n26986#" 100 4.86715e-07 23972 -26986 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_22988_n28246#" 379 3550.92 22988 -28246 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 311904 8716 906508 17064 1274184 18164 0 0 0 0
node "a_21744_n28014#" 520 3277.37 21744 -28014 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 174112 6584 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 552384 12200 687920 13468 1159200 23384 0 0 0 0
node "a_19624_n28014#" 60 564.532 19624 -28014 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 218400 2984 297560 3368 0 0 0 0 0 0
node "a_20924_n28014#" 748 5253.79 20924 -28014 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 259664 9840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 675225 15026 649040 12684 1237800 24956 0 0 0 0
node "a_16820_n28246#" 202 1971.02 16820 -28246 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481648 8296 751220 13016 435752 5136 0 0 0 0
node "a_16820_n26986#" 100 4.86715e-07 16820 -26986 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_15180_n26986#" 100 4.86715e-07 15180 -26986 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_14056_n28246#" 381 4727.91 14056 -28246 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316304 8836 1089264 20616 1275160 18272 0 0 0 0
node "a_10600_n28246#" 202 1938.68 10600 -28246 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481264 8288 762820 13180 450648 5528 0 0 0 0
node "a_10600_n26986#" 100 4.86715e-07 10600 -26986 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_8972_n28246#" 423 2428.02 8972 -28246 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 131856 4172 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 528704 9880 1081260 20796 781224 11944 0 0 0 0
node "a_8972_n26986#" 100 4.86715e-07 8972 -26986 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_7988_n28246#" 379 3550.92 7988 -28246 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 311904 8716 906508 17064 1274184 18164 0 0 0 0
node "a_6744_n28014#" 520 3277.37 6744 -28014 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 174112 6584 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 552384 12200 687920 13468 1159200 23384 0 0 0 0
node "a_4624_n28014#" 60 564.532 4624 -28014 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 218400 2984 297560 3368 0 0 0 0 0 0
node "a_5924_n28014#" 748 5253.79 5924 -28014 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 259664 9840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 675225 15026 649040 12684 1237800 24956 0 0 0 0
node "a_1820_n28246#" 202 1971.02 1820 -28246 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481648 8296 751220 13016 435752 5136 0 0 0 0
node "a_1820_n26986#" 100 4.86715e-07 1820 -26986 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_180_n26986#" 100 4.86715e-07 180 -26986 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_n944_n28246#" 381 4727.91 -944 -28246 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316304 8836 1089264 20616 1275160 18272 0 0 0 0
node "a_n4400_n28246#" 202 1938.68 -4400 -28246 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481264 8288 762820 13180 450648 5528 0 0 0 0
node "a_n4400_n26986#" 100 4.86715e-07 -4400 -26986 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_n6028_n28246#" 423 2428.02 -6028 -28246 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 131856 4172 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 528704 9880 1081260 20796 781224 11944 0 0 0 0
node "a_n6028_n26986#" 100 4.86715e-07 -6028 -26986 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_n7012_n28246#" 379 3550.92 -7012 -28246 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 311904 8716 906508 17064 1274184 18164 0 0 0 0
node "a_n8256_n28014#" 520 3277.37 -8256 -28014 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 174112 6584 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 552384 12200 687920 13468 1159200 23384 0 0 0 0
node "a_n10376_n28014#" 60 564.532 -10376 -28014 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 218400 2984 297560 3368 0 0 0 0 0 0
node "a_n9076_n28014#" 748 5253.79 -9076 -28014 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 259664 9840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 675225 15026 649040 12684 1237800 24956 0 0 0 0
node "a_n13180_n28246#" 202 1971.02 -13180 -28246 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481648 8296 751220 13016 435752 5136 0 0 0 0
node "a_n13180_n26986#" 100 4.86715e-07 -13180 -26986 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_n14820_n26986#" 100 4.86715e-07 -14820 -26986 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_n15944_n28246#" 381 4727.91 -15944 -28246 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316304 8836 1089264 20616 1275160 18272 0 0 0 0
node "a_n19400_n28246#" 202 1938.68 -19400 -28246 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481264 8288 762820 13180 450648 5528 0 0 0 0
node "a_n19400_n26986#" 100 4.86715e-07 -19400 -26986 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_n21028_n28246#" 423 2428.02 -21028 -28246 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 131856 4172 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 528704 9880 1081260 20796 781224 11944 0 0 0 0
node "a_n21028_n26986#" 100 4.86715e-07 -21028 -26986 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_n22012_n28246#" 379 3550.92 -22012 -28246 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 311904 8716 906508 17064 1274184 18164 0 0 0 0
node "a_n23256_n28014#" 520 3277.37 -23256 -28014 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 174112 6584 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 552384 12200 687920 13468 1159200 23384 0 0 0 0
node "a_n25376_n28014#" 60 564.532 -25376 -28014 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 218400 2984 297560 3368 0 0 0 0 0 0
node "a_n24076_n28014#" 748 5253.79 -24076 -28014 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 259664 9840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 675225 15026 649040 12684 1237800 24956 0 0 0 0
node "a_n28180_n28246#" 202 1971.02 -28180 -28246 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481648 8296 751220 13016 435752 5136 0 0 0 0
node "a_n28180_n26986#" 100 4.86715e-07 -28180 -26986 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_n29820_n26986#" 100 4.86715e-07 -29820 -26986 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_n30944_n28246#" 381 4727.91 -30944 -28246 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316304 8836 1089264 20616 1275160 18272 0 0 0 0
node "a_n34400_n28246#" 202 1938.68 -34400 -28246 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481264 8288 762820 13180 450648 5528 0 0 0 0
node "a_n34400_n26986#" 100 4.86715e-07 -34400 -26986 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_n36028_n28246#" 423 2428.02 -36028 -28246 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 131856 4172 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 528704 9880 1081260 20796 781224 11944 0 0 0 0
node "a_n36028_n26986#" 100 4.86715e-07 -36028 -26986 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_n37012_n28246#" 379 3550.92 -37012 -28246 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 311904 8716 906508 17064 1274184 18164 0 0 0 0
node "a_n38256_n28014#" 520 3277.37 -38256 -28014 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 174112 6584 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 552384 12200 687920 13468 1159200 23384 0 0 0 0
node "a_n40376_n28014#" 60 564.532 -40376 -28014 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 218400 2984 297560 3368 0 0 0 0 0 0
node "a_n39076_n28014#" 748 5253.79 -39076 -28014 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 259664 9840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 675225 15026 649040 12684 1237800 24956 0 0 0 0
node "a_n43180_n28246#" 202 1971.02 -43180 -28246 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481648 8296 751220 13016 435752 5136 0 0 0 0
node "a_n43180_n26986#" 100 4.86715e-07 -43180 -26986 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_n44820_n26986#" 100 4.86715e-07 -44820 -26986 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_n45944_n28246#" 381 4727.91 -45944 -28246 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316304 8836 1089264 20616 1275160 18272 0 0 0 0
node "a_n49400_n28246#" 202 1938.68 -49400 -28246 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481264 8288 762820 13180 450648 5528 0 0 0 0
node "a_n49400_n26986#" 100 4.86715e-07 -49400 -26986 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_n51028_n28246#" 423 2428.02 -51028 -28246 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 131856 4172 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 528704 9880 1081260 20796 781224 11944 0 0 0 0
node "a_n51028_n26986#" 100 4.86715e-07 -51028 -26986 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_n52012_n28246#" 379 3550.92 -52012 -28246 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 311904 8716 906508 17064 1274184 18164 0 0 0 0
node "a_n53256_n28014#" 520 3277.37 -53256 -28014 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 174112 6584 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 552384 12200 687920 13468 1159200 23384 0 0 0 0
node "a_n55376_n28014#" 60 564.532 -55376 -28014 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 218400 2984 297560 3368 0 0 0 0 0 0
node "a_n54076_n28014#" 748 5253.79 -54076 -28014 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 259664 9840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 675225 15026 649040 12684 1237800 24956 0 0 0 0
node "a_n58180_n28246#" 202 1971.02 -58180 -28246 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481648 8296 751220 13016 435752 5136 0 0 0 0
node "a_n58180_n26986#" 100 4.86715e-07 -58180 -26986 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_n59820_n26986#" 100 4.86715e-07 -59820 -26986 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_n60944_n28246#" 381 4727.91 -60944 -28246 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316304 8836 1089264 20616 1275160 18272 0 0 0 0
node "a_n64400_n28246#" 202 1938.68 -64400 -28246 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481264 8288 762820 13180 450648 5528 0 0 0 0
node "a_n64400_n26986#" 100 4.86715e-07 -64400 -26986 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_n66028_n28246#" 423 2428.02 -66028 -28246 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 131856 4172 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 528704 9880 1081260 20796 781224 11944 0 0 0 0
node "a_n66028_n26986#" 100 4.86715e-07 -66028 -26986 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_n67012_n28246#" 379 3550.92 -67012 -28246 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 311904 8716 906508 17064 1274184 18164 0 0 0 0
node "a_n68256_n28014#" 520 3277.37 -68256 -28014 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 174112 6584 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 552384 12200 687920 13468 1159200 23384 0 0 0 0
node "a_n70376_n28014#" 60 564.532 -70376 -28014 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 218400 2984 297560 3368 0 0 0 0 0 0
node "a_n69076_n28014#" 748 5253.79 -69076 -28014 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 259664 9840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 675225 15026 649040 12684 1237800 24956 0 0 0 0
node "a_n73180_n28246#" 202 1971.02 -73180 -28246 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481648 8296 751220 13016 435752 5136 0 0 0 0
node "a_n73180_n26986#" 100 4.86715e-07 -73180 -26986 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_n74820_n26986#" 100 4.86715e-07 -74820 -26986 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_n75944_n28246#" 381 4727.91 -75944 -28246 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316304 8836 1089264 20616 1275160 18272 0 0 0 0
node "a_n79400_n28246#" 202 1938.68 -79400 -28246 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481264 8288 762820 13180 450648 5528 0 0 0 0
node "a_n79400_n26986#" 100 4.86715e-07 -79400 -26986 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_n81028_n28246#" 423 2428.02 -81028 -28246 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 131856 4172 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 528704 9880 1081260 20796 781224 11944 0 0 0 0
node "a_n81028_n26986#" 100 4.86715e-07 -81028 -26986 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_n82012_n28246#" 379 3550.92 -82012 -28246 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 311904 8716 906508 17064 1274184 18164 0 0 0 0
node "D" 74 9928.78 -85714 -42970 m1 0 0 0 0 38064 868 101400 1820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 350384 7644 3569716 39636 582816 8924 0 0 0 0
node "a_n83256_n28014#" 520 3280.05 -83256 -28014 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 174112 6584 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 552384 12200 687920 13468 1159200 23384 0 0 0 0
node "a_n84076_n28014#" 748 5263 -84076 -28014 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 259664 9840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 675225 15026 649040 12684 1237800 24956 0 0 0 0
node "Valid" 2489 64738.2 -84870 -42924 m1 0 0 0 0 0 0 0 0 0 0 0 0 941072 35816 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1274515 25198 359040 8984 33433400 310100 5131640 72224 0 0
node "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.nQ" 60 727.272 85088 -7080 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 218400 2984 297560 3368 0 0 0 0 0 0
node "a_82284_n7312#" 202 1976.36 82284 -7312 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481648 8296 751220 13016 435752 5136 0 0 0 0
node "a_82284_n6052#" 100 4.86715e-07 82284 -6052 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q" 559 5070.78 80644 -7312 ndif 0 0 0 0 76128 1736 101400 1820 0 0 0 0 217408 7428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 533245 9262 808964 15848 1189168 21986 0 0 0 0
node "a_80644_n6052#" 100 4.86715e-07 80644 -6052 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_79520_n7312#" 381 5147.65 79520 -7312 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316304 8836 1089264 20616 1275160 18272 0 0 0 0
node "a_76064_n7312#" 202 1949.09 76064 -7312 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481264 8288 763489 13190 450648 5528 0 0 0 0
node "a_76064_n6052#" 100 4.86715e-07 76064 -6052 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_74436_n7312#" 423 2449.25 74436 -7312 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 131856 4172 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 528704 9880 1081260 20796 781224 11944 0 0 0 0
node "a_74436_n6052#" 100 4.86715e-07 74436 -6052 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_73452_n7312#" 379 3545.82 73452 -7312 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 311904 8716 906508 17064 1274184 18164 0 0 0 0
node "a_72208_n7080#" 520 3247.08 72208 -7080 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 174112 6584 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 552384 12200 687920 13468 1159200 23384 0 0 0 0
node "a_71388_n7080#" 748 5243.73 71388 -7080 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 259664 9840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 675225 15026 649040 12684 1237800 24956 0 0 0 0
node "a_67352_n7430#" 116 2513.78 67352 -7430 p 0 0 0 0 76128 1736 101400 1820 0 0 0 0 110880 1448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 132672 3896 426444 8416 734354 9256 0 0 0 0
node "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.nQ" 60 727.272 53088 -7080 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 218400 2984 297560 3368 0 0 0 0 0 0
node "a_50284_n7312#" 202 1976.36 50284 -7312 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481648 8296 751220 13016 435752 5136 0 0 0 0
node "a_50284_n6052#" 100 4.86715e-07 50284 -6052 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q" 559 5070.52 48644 -7312 ndif 0 0 0 0 76128 1736 101400 1820 0 0 0 0 217408 7428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 533245 9262 808964 15848 1189168 21986 0 0 0 0
node "a_48644_n6052#" 100 4.86715e-07 48644 -6052 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_47520_n7312#" 381 5147.65 47520 -7312 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316304 8836 1089264 20616 1275160 18272 0 0 0 0
node "a_44064_n7312#" 202 1949.09 44064 -7312 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481264 8288 763489 13190 450648 5528 0 0 0 0
node "a_44064_n6052#" 100 4.86715e-07 44064 -6052 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_42436_n7312#" 423 2449.25 42436 -7312 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 131856 4172 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 528704 9880 1081260 20796 781224 11944 0 0 0 0
node "a_42436_n6052#" 100 4.86715e-07 42436 -6052 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_41452_n7312#" 379 3545.82 41452 -7312 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 311904 8716 906508 17064 1274184 18164 0 0 0 0
node "a_40208_n7080#" 520 3247.08 40208 -7080 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 174112 6584 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 552384 12200 687920 13468 1159200 23384 0 0 0 0
node "a_39388_n7080#" 748 5243.73 39388 -7080 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 259664 9840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 675225 15026 649040 12684 1237800 24956 0 0 0 0
node "a_35352_n7430#" 116 2513.78 35352 -7430 p 0 0 0 0 76128 1736 101400 1820 0 0 0 0 110880 1448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 132672 3896 426444 8416 734354 9256 0 0 0 0
node "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.nQ" 60 727.272 21088 -7080 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 218400 2984 297560 3368 0 0 0 0 0 0
node "a_18284_n7312#" 202 1976.36 18284 -7312 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481648 8296 751220 13016 435752 5136 0 0 0 0
node "a_18284_n6052#" 100 4.86715e-07 18284 -6052 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q" 559 5070.52 16644 -7312 ndif 0 0 0 0 76128 1736 101400 1820 0 0 0 0 217408 7428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 533245 9262 808964 15848 1189168 21986 0 0 0 0
node "a_16644_n6052#" 100 4.86715e-07 16644 -6052 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_15520_n7312#" 381 5147.65 15520 -7312 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316304 8836 1089264 20616 1275160 18272 0 0 0 0
node "a_12064_n7312#" 202 1949.09 12064 -7312 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481264 8288 763489 13190 450648 5528 0 0 0 0
node "a_12064_n6052#" 100 4.86715e-07 12064 -6052 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_10436_n7312#" 423 2449.25 10436 -7312 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 131856 4172 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 528704 9880 1081260 20796 781224 11944 0 0 0 0
node "a_10436_n6052#" 100 4.86715e-07 10436 -6052 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_9452_n7312#" 379 3545.82 9452 -7312 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 311904 8716 906508 17064 1274184 18164 0 0 0 0
node "a_8208_n7080#" 520 3247.08 8208 -7080 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 174112 6584 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 552384 12200 687920 13468 1159200 23384 0 0 0 0
node "a_7388_n7080#" 748 5243.73 7388 -7080 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 259664 9840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 675225 15026 649040 12684 1237800 24956 0 0 0 0
node "a_3352_n7430#" 116 2513.78 3352 -7430 p 0 0 0 0 76128 1736 101400 1820 0 0 0 0 110880 1448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 132672 3896 426444 8416 734354 9256 0 0 0 0
node "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.nQ" 60 727.272 -10912 -7080 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 218400 2984 297560 3368 0 0 0 0 0 0
node "a_n13716_n7312#" 202 1976.36 -13716 -7312 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481648 8296 751220 13016 435752 5136 0 0 0 0
node "a_n13716_n6052#" 100 4.86715e-07 -13716 -6052 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q" 559 5070.52 -15356 -7312 ndif 0 0 0 0 76128 1736 101400 1820 0 0 0 0 217408 7428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 533245 9262 808964 15848 1189168 21986 0 0 0 0
node "a_n15356_n6052#" 100 4.86715e-07 -15356 -6052 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_n16480_n7312#" 381 5147.65 -16480 -7312 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316304 8836 1089264 20616 1275160 18272 0 0 0 0
node "a_n19936_n7312#" 202 1949.09 -19936 -7312 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481264 8288 763489 13190 450648 5528 0 0 0 0
node "a_n19936_n6052#" 100 4.86715e-07 -19936 -6052 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_n21564_n7312#" 423 2449.25 -21564 -7312 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 131856 4172 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 528704 9880 1081260 20796 781224 11944 0 0 0 0
node "a_n21564_n6052#" 100 4.86715e-07 -21564 -6052 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_n22548_n7312#" 379 3545.82 -22548 -7312 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 311904 8716 906508 17064 1274184 18164 0 0 0 0
node "a_n23792_n7080#" 520 3247.08 -23792 -7080 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 174112 6584 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 552384 12200 687920 13468 1159200 23384 0 0 0 0
node "a_n24612_n7080#" 748 5243.73 -24612 -7080 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 259664 9840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 675225 15026 649040 12684 1237800 24956 0 0 0 0
node "a_n28648_n7430#" 116 2513.78 -28648 -7430 p 0 0 0 0 76128 1736 101400 1820 0 0 0 0 110880 1448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 132672 3896 426444 8416 734354 9256 0 0 0 0
node "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.nQ" 60 727.272 -42912 -7080 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 218400 2984 297560 3368 0 0 0 0 0 0
node "a_n45716_n7312#" 202 1976.36 -45716 -7312 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481648 8296 751220 13016 435752 5136 0 0 0 0
node "a_n45716_n6052#" 100 4.86715e-07 -45716 -6052 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q" 559 5070.52 -47356 -7312 ndif 0 0 0 0 76128 1736 101400 1820 0 0 0 0 217408 7428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 533245 9262 808964 15848 1189168 21986 0 0 0 0
node "a_n47356_n6052#" 100 4.86715e-07 -47356 -6052 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_n48480_n7312#" 381 5147.65 -48480 -7312 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316304 8836 1089264 20616 1275160 18272 0 0 0 0
node "a_n51936_n7312#" 202 1949.09 -51936 -7312 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481264 8288 763489 13190 450648 5528 0 0 0 0
node "a_n51936_n6052#" 100 4.86715e-07 -51936 -6052 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_n53564_n7312#" 423 2449.25 -53564 -7312 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 131856 4172 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 528704 9880 1081260 20796 781224 11944 0 0 0 0
node "a_n53564_n6052#" 100 4.86715e-07 -53564 -6052 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_n54548_n7312#" 379 3545.82 -54548 -7312 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 311904 8716 906508 17064 1274184 18164 0 0 0 0
node "a_n55792_n7080#" 520 3247.08 -55792 -7080 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 174112 6584 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 552384 12200 687920 13468 1159200 23384 0 0 0 0
node "a_n56612_n7080#" 748 5243.73 -56612 -7080 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 259664 9840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 675225 15026 649040 12684 1237800 24956 0 0 0 0
node "a_n60648_n7430#" 116 2513.78 -60648 -7430 p 0 0 0 0 76128 1736 101400 1820 0 0 0 0 110880 1448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 132672 3896 426444 8416 734354 9256 0 0 0 0
node "a_15180_n28246#" 1079 70445.2 15180 -28246 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 388512 13940 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14888067 156798 16379480 191212 4742364 53436 0 0 0 0
node "a_81296_n1944#" 100 4.86715e-07 81296 -1944 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_79668_n1944#" 100 4.86715e-07 79668 -1944 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_78304_n3204#" 202 1938.12 78304 -3204 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481264 8288 763489 13190 450648 5528 0 0 0 0
node "a_78118_n1944#" 379 3538.35 78118 -1944 pdif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 311904 8716 906508 17064 1274184 18164 0 0 0 0
node "a_76828_n3204#" 423 2433.21 76828 -3204 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 131856 4172 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 528704 9880 1081260 20796 781224 11944 0 0 0 0
node "a_72208_n2836#" 748 5244.24 72208 -2836 p 0 0 0 0 38064 868 101400 1820 0 0 0 0 259664 9840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 675225 15026 649040 12684 1237800 24956 0 0 0 0
node "a_75088_n1944#" 100 4.86715e-07 75088 -1944 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_73448_n1944#" 100 4.86715e-07 73448 -1944 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_72276_n3204#" 202 1975.61 72276 -3204 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481648 8296 751220 13016 435752 5136 0 0 0 0
node "a_72090_n1944#" 381 4424.08 72090 -1944 pdif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316304 8836 1089264 20616 1275160 18272 0 0 0 0
node "a_72208_n2082#" 520 3326.81 72208 -2082 p 0 0 0 0 38064 868 101400 1820 0 0 0 0 174112 6584 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 552384 12200 687920 13468 1159200 23384 0 0 0 0
node "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.nQ" 60 498.036 71074 -2272 pdif 0 0 0 0 38064 868 101400 1820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 218400 2984 297560 3368 0 0 0 0 0 0
node "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q" 823 7888.48 68558 -6090 pdif 0 0 0 0 190320 4340 405600 7280 0 0 0 0 217408 7428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1431701 23410 2666096 54746 1953176 27682 0 0 0 0
node "a_66122_n2740#" 614 7741.74 66122 -2740 p 0 0 0 0 38064 868 101400 1820 0 0 0 0 340176 10112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 582577 12766 2469040 30024 4346320 39952 0 0 0 0
node "a_67398_n1950#" 157 1142.32 67398 -1950 p 0 0 0 0 38064 868 202800 3640 0 0 0 0 214720 2392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 173932 4852 463884 9352 1126876 9648 0 0 0 0
node "Bit_4" 349 23642.3 22888 -40312 m1 0 0 0 0 152256 3472 405600 7280 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 510048 13168 1927424 35890 12173840 123350 7615200 76952 0 0
node "a_66122_n1986#" 514 10546.4 66122 -1986 p 0 0 0 0 38064 868 101400 1820 0 0 0 0 417696 10116 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 787089 17694 2237520 27340 4091120 37632 0 0 0 0
node "SAR_Asynchronous_top_0/SAR_Logic_0.CK4" 1080 70874.4 30180 -28246 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 388512 13940 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12477747 134886 11448840 150392 11389004 113860 370000 4100 0 0
node "a_49296_n1944#" 100 4.86715e-07 49296 -1944 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_47668_n1944#" 100 4.86715e-07 47668 -1944 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_46304_n3204#" 202 1938.12 46304 -3204 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481264 8288 763489 13190 450648 5528 0 0 0 0
node "a_46118_n1944#" 379 3538.35 46118 -1944 pdif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 311904 8716 906508 17064 1274184 18164 0 0 0 0
node "a_44828_n3204#" 423 2433.21 44828 -3204 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 131856 4172 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 528704 9880 1081260 20796 781224 11944 0 0 0 0
node "a_40208_n2836#" 748 5244.24 40208 -2836 p 0 0 0 0 38064 868 101400 1820 0 0 0 0 259664 9840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 675225 15026 649040 12684 1237800 24956 0 0 0 0
node "a_43088_n1944#" 100 4.86715e-07 43088 -1944 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_41448_n1944#" 100 4.86715e-07 41448 -1944 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_40276_n3204#" 202 1975.61 40276 -3204 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481648 8296 751220 13016 435752 5136 0 0 0 0
node "a_40090_n1944#" 381 4424.08 40090 -1944 pdif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316304 8836 1089264 20616 1275160 18272 0 0 0 0
node "a_40208_n2082#" 520 3326.81 40208 -2082 p 0 0 0 0 38064 868 101400 1820 0 0 0 0 174112 6584 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 552384 12200 687920 13468 1159200 23384 0 0 0 0
node "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.nQ" 60 498.036 39074 -2272 pdif 0 0 0 0 38064 868 101400 1820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 218400 2984 297560 3368 0 0 0 0 0 0
node "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q" 823 7888.48 36558 -6090 pdif 0 0 0 0 190320 4340 405600 7280 0 0 0 0 217408 7428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1431701 23410 2666096 54746 1953176 27682 0 0 0 0
node "a_34122_n2740#" 614 7741.74 34122 -2740 p 0 0 0 0 38064 868 101400 1820 0 0 0 0 340176 10112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 582577 12766 2469040 30024 4346320 39952 0 0 0 0
node "a_35398_n1950#" 157 1142.32 35398 -1950 p 0 0 0 0 38064 868 202800 3640 0 0 0 0 214720 2392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 173932 4852 463884 9352 1126876 9648 0 0 0 0
node "Bit_3" 349 17110.3 37888 -40312 m1 0 0 0 0 152256 3472 405600 7280 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 510048 13168 1927424 35890 4889200 57126 7615200 76952 0 0
node "a_34122_n1986#" 514 10546.4 34122 -1986 p 0 0 0 0 38064 868 101400 1820 0 0 0 0 417696 10116 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 787089 17694 2237520 27340 4091120 37632 0 0 0 0
node "a_22686_n2406#" 1099 54685.8 22686 -2406 p 0 0 0 0 114192 2604 202800 3640 0 0 0 0 388512 13940 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2313747 40726 5436200 79128 26276844 248324 2069200 21092 0 0
node "a_17296_n1944#" 100 4.86715e-07 17296 -1944 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_15668_n1944#" 100 4.86715e-07 15668 -1944 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_14304_n3204#" 202 1938.12 14304 -3204 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481264 8288 763489 13190 450648 5528 0 0 0 0
node "a_14118_n1944#" 379 3538.35 14118 -1944 pdif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 311904 8716 906508 17064 1274184 18164 0 0 0 0
node "a_12828_n3204#" 423 2433.21 12828 -3204 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 131856 4172 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 528704 9880 1081260 20796 781224 11944 0 0 0 0
node "a_8208_n2836#" 748 5244.24 8208 -2836 p 0 0 0 0 38064 868 101400 1820 0 0 0 0 259664 9840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 675225 15026 649040 12684 1237800 24956 0 0 0 0
node "a_11088_n1944#" 100 4.86715e-07 11088 -1944 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_9448_n1944#" 100 4.86715e-07 9448 -1944 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_8276_n3204#" 202 1975.61 8276 -3204 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481648 8296 751220 13016 435752 5136 0 0 0 0
node "a_8090_n1944#" 381 4424.08 8090 -1944 pdif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316304 8836 1089264 20616 1275160 18272 0 0 0 0
node "a_8208_n2082#" 520 3326.81 8208 -2082 p 0 0 0 0 38064 868 101400 1820 0 0 0 0 174112 6584 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 552384 12200 687920 13468 1159200 23384 0 0 0 0
node "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.nQ" 60 498.036 7074 -2272 pdif 0 0 0 0 38064 868 101400 1820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 218400 2984 297560 3368 0 0 0 0 0 0
node "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q" 823 7888.48 4558 -6090 pdif 0 0 0 0 190320 4340 405600 7280 0 0 0 0 217408 7428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1431701 23410 2666096 54746 1953176 27682 0 0 0 0
node "a_2122_n2740#" 614 7741.74 2122 -2740 p 0 0 0 0 38064 868 101400 1820 0 0 0 0 340176 10112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 582577 12766 2469040 30024 4346320 39952 0 0 0 0
node "a_3398_n1950#" 157 1142.32 3398 -1950 p 0 0 0 0 38064 868 202800 3640 0 0 0 0 214720 2392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 173932 4852 463884 9352 1126876 9648 0 0 0 0
node "Bit_2" 354 41793.4 52888 -40312 m1 0 0 0 0 152256 3472 405600 7280 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12421728 121896 2312624 40142 3361520 43238 7274000 73540 0 0
node "a_2122_n1986#" 514 10546.4 2122 -1986 p 0 0 0 0 38064 868 101400 1820 0 0 0 0 417696 10116 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 787089 17694 2237520 27340 4091120 37632 0 0 0 0
node "a_n9314_n2406#" 1095 61234.3 -9314 -2406 p 0 0 0 0 114192 2604 202800 3640 0 0 0 0 388512 13940 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2313747 40726 7453960 101608 25730364 243356 0 0 0 0
node "a_n14704_n1944#" 100 4.86715e-07 -14704 -1944 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_n16332_n1944#" 100 4.86715e-07 -16332 -1944 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_n17696_n3204#" 202 1938.12 -17696 -3204 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481264 8288 763489 13190 450648 5528 0 0 0 0
node "a_n17882_n1944#" 379 3538.35 -17882 -1944 pdif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 311904 8716 906508 17064 1274184 18164 0 0 0 0
node "a_n19172_n3204#" 423 2433.21 -19172 -3204 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 131856 4172 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 528704 9880 1081260 20796 781224 11944 0 0 0 0
node "a_n23792_n2836#" 748 5244.24 -23792 -2836 p 0 0 0 0 38064 868 101400 1820 0 0 0 0 259664 9840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 675225 15026 649040 12684 1237800 24956 0 0 0 0
node "a_n20912_n1944#" 100 4.86715e-07 -20912 -1944 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_n22552_n1944#" 100 4.86715e-07 -22552 -1944 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_n23724_n3204#" 202 1975.61 -23724 -3204 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481648 8296 751220 13016 435752 5136 0 0 0 0
node "a_n23910_n1944#" 381 4424.08 -23910 -1944 pdif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316304 8836 1089264 20616 1275160 18272 0 0 0 0
node "a_n23792_n2082#" 520 3326.81 -23792 -2082 p 0 0 0 0 38064 868 101400 1820 0 0 0 0 174112 6584 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 552384 12200 687920 13468 1159200 23384 0 0 0 0
node "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.nQ" 60 498.036 -24926 -2272 pdif 0 0 0 0 38064 868 101400 1820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 218400 2984 297560 3368 0 0 0 0 0 0
node "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q" 823 7888.48 -27442 -6090 pdif 0 0 0 0 190320 4340 405600 7280 0 0 0 0 217408 7428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1431701 23410 2666096 54746 1953176 27682 0 0 0 0
node "a_n29878_n2740#" 614 7741.74 -29878 -2740 p 0 0 0 0 38064 868 101400 1820 0 0 0 0 340176 10112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 582577 12766 2469040 30024 4346320 39952 0 0 0 0
node "a_n28602_n1950#" 157 1142.32 -28602 -1950 p 0 0 0 0 38064 868 202800 3640 0 0 0 0 214720 2392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 173932 4852 463884 9352 1126876 9648 0 0 0 0
node "Bit_1" 355 65952.5 67888 -40312 m1 0 0 0 0 152256 3472 405600 7280 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22761728 215896 2512624 42142 3361520 43238 7074000 71540 0 0
node "a_n29878_n1986#" 514 10546.4 -29878 -1986 p 0 0 0 0 38064 868 101400 1820 0 0 0 0 417696 10116 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 787089 17694 2237520 27340 4091120 37632 0 0 0 0
node "CK_1" 773 25939.5 80074 -32734 m1 0 0 0 0 76128 1736 101400 1820 0 0 0 0 302960 10684 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1385550 23960 6120084 77436 25909388 240828 0 0 0 0
node "a_n46704_n1944#" 100 4.86715e-07 -46704 -1944 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_n48332_n1944#" 100 4.86715e-07 -48332 -1944 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_n49696_n3204#" 202 1938.12 -49696 -3204 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481264 8288 763489 13190 450648 5528 0 0 0 0
node "a_n49882_n1944#" 379 3538.35 -49882 -1944 pdif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 311904 8716 906508 17064 1274184 18164 0 0 0 0
node "a_n51172_n3204#" 423 2433.21 -51172 -3204 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 131856 4172 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 528704 9880 1081260 20796 781224 11944 0 0 0 0
node "a_n55792_n2836#" 748 5244.24 -55792 -2836 p 0 0 0 0 38064 868 101400 1820 0 0 0 0 259664 9840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 675225 15026 649040 12684 1237800 24956 0 0 0 0
node "a_n52912_n1944#" 100 4.86715e-07 -52912 -1944 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_n54552_n1944#" 100 4.86715e-07 -54552 -1944 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_n55724_n3204#" 202 1975.61 -55724 -3204 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481648 8296 751220 13016 435752 5136 0 0 0 0
node "a_n55910_n1944#" 381 4424.08 -55910 -1944 pdif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316304 8836 1089264 20616 1275160 18272 0 0 0 0
node "a_n55792_n2082#" 520 3326.81 -55792 -2082 p 0 0 0 0 38064 868 101400 1820 0 0 0 0 174112 6584 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 552384 12200 687920 13468 1159200 23384 0 0 0 0
node "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.nQ" 60 498.036 -56926 -2272 pdif 0 0 0 0 38064 868 101400 1820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 218400 2984 297560 3368 0 0 0 0 0 0
node "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q" 823 7888.48 -59442 -6090 pdif 0 0 0 0 190320 4340 405600 7280 0 0 0 0 217408 7428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1431701 23410 2666096 54746 1953176 27682 0 0 0 0
node "a_n61878_n2740#" 614 7741.74 -61878 -2740 p 0 0 0 0 38064 868 101400 1820 0 0 0 0 340176 10112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 582577 12766 2469040 30024 4346320 39952 0 0 0 0
node "a_n60602_n1950#" 157 1142.32 -60602 -1950 p 0 0 0 0 38064 868 202800 3640 0 0 0 0 214720 2392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 173932 4852 463884 9352 1126876 9648 0 0 0 0
node "a_n61810_n3108#" 165 10747.4 -61810 -3108 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 285824 7304 1082552 20250 1874192 18958 6056000 60960 0 0
node "a_n61878_n1986#" 514 10546.4 -61878 -1986 p 0 0 0 0 38064 868 101400 1820 0 0 0 0 417696 10116 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 787089 17694 2237520 27340 4091120 37632 0 0 0 0
node "a_84438_6650#" 116 2514.32 84438 6650 ndif 0 0 0 0 76128 1736 101400 1820 0 0 0 0 110880 1448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 132672 3896 426444 8416 734354 9256 0 0 0 0
node "a_79196_7948#" 100 4.86715e-07 79196 7948 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_77568_7948#" 100 4.86715e-07 77568 7948 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_76204_6688#" 202 1949.09 76204 6688 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481264 8288 763489 13190 450648 5528 0 0 0 0
node "a_76018_7948#" 379 3545.82 76018 7948 pdif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 311904 8716 906508 17064 1274184 18164 0 0 0 0
node "a_74728_6688#" 423 2449.25 74728 6688 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 131856 4172 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 528704 9880 1081260 20796 781224 11944 0 0 0 0
node "a_70108_7056#" 748 5243.73 70108 7056 p 0 0 0 0 38064 868 101400 1820 0 0 0 0 259664 9840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 675225 15026 649040 12684 1237800 24956 0 0 0 0
node "a_72988_7948#" 100 4.86715e-07 72988 7948 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_71348_7948#" 100 4.86715e-07 71348 7948 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_70176_6688#" 202 1976.36 70176 6688 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481648 8296 751220 13016 435752 5136 0 0 0 0
node "a_69990_7948#" 381 5147.65 69990 7948 pdif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316304 8836 1089264 20616 1275160 18272 0 0 0 0
node "a_70108_7810#" 520 3247.08 70108 7810 p 0 0 0 0 38064 868 101400 1820 0 0 0 0 174112 6584 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 552384 12200 687920 13468 1159200 23384 0 0 0 0
node "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.nQ" 60 727.272 68974 7620 pdif 0 0 0 0 38064 868 101400 1820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 218400 2984 297560 3368 0 0 0 0 0 0
node "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q" 559 5005.2 69094 7484 p 0 0 0 0 76128 1736 101400 1820 0 0 0 0 217408 7428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 533245 9262 808964 15848 1189168 21986 0 0 0 0
node "a_52438_6650#" 116 2514.32 52438 6650 ndif 0 0 0 0 76128 1736 101400 1820 0 0 0 0 110880 1448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 132672 3896 426444 8416 734354 9256 0 0 0 0
node "a_47196_7948#" 100 4.86715e-07 47196 7948 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_45568_7948#" 100 4.86715e-07 45568 7948 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_44204_6688#" 202 1949.09 44204 6688 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481264 8288 763489 13190 450648 5528 0 0 0 0
node "a_44018_7948#" 379 3545.82 44018 7948 pdif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 311904 8716 906508 17064 1274184 18164 0 0 0 0
node "a_42728_6688#" 423 2449.25 42728 6688 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 131856 4172 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 528704 9880 1081260 20796 781224 11944 0 0 0 0
node "a_38108_7056#" 748 5243.73 38108 7056 p 0 0 0 0 38064 868 101400 1820 0 0 0 0 259664 9840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 675225 15026 649040 12684 1237800 24956 0 0 0 0
node "a_40988_7948#" 100 4.86715e-07 40988 7948 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_39348_7948#" 100 4.86715e-07 39348 7948 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_38176_6688#" 202 1976.36 38176 6688 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481648 8296 751220 13016 435752 5136 0 0 0 0
node "a_37990_7948#" 381 5147.65 37990 7948 pdif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316304 8836 1089264 20616 1275160 18272 0 0 0 0
node "a_38108_7810#" 520 3247.08 38108 7810 p 0 0 0 0 38064 868 101400 1820 0 0 0 0 174112 6584 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 552384 12200 687920 13468 1159200 23384 0 0 0 0
node "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.nQ" 60 727.272 36974 7620 pdif 0 0 0 0 38064 868 101400 1820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 218400 2984 297560 3368 0 0 0 0 0 0
node "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q" 559 5005.17 37094 7484 p 0 0 0 0 76128 1736 101400 1820 0 0 0 0 217408 7428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 533245 9262 808964 15848 1189168 21986 0 0 0 0
node "a_20438_6650#" 116 2514.32 20438 6650 ndif 0 0 0 0 76128 1736 101400 1820 0 0 0 0 110880 1448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 132672 3896 426444 8416 734354 9256 0 0 0 0
node "a_15196_7948#" 100 4.86715e-07 15196 7948 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_13568_7948#" 100 4.86715e-07 13568 7948 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_12204_6688#" 202 1949.09 12204 6688 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481264 8288 763489 13190 450648 5528 0 0 0 0
node "a_12018_7948#" 379 3545.82 12018 7948 pdif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 311904 8716 906508 17064 1274184 18164 0 0 0 0
node "a_10728_6688#" 423 2449.25 10728 6688 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 131856 4172 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 528704 9880 1081260 20796 781224 11944 0 0 0 0
node "a_6108_7056#" 748 5243.73 6108 7056 p 0 0 0 0 38064 868 101400 1820 0 0 0 0 259664 9840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 675225 15026 649040 12684 1237800 24956 0 0 0 0
node "a_8988_7948#" 100 4.86715e-07 8988 7948 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_7348_7948#" 100 4.86715e-07 7348 7948 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_6176_6688#" 202 1976.36 6176 6688 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481648 8296 751220 13016 435752 5136 0 0 0 0
node "a_5990_7948#" 381 5147.65 5990 7948 pdif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316304 8836 1089264 20616 1275160 18272 0 0 0 0
node "a_6108_7810#" 520 3247.08 6108 7810 p 0 0 0 0 38064 868 101400 1820 0 0 0 0 174112 6584 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 552384 12200 687920 13468 1159200 23384 0 0 0 0
node "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.nQ" 60 727.272 4974 7620 pdif 0 0 0 0 38064 868 101400 1820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 218400 2984 297560 3368 0 0 0 0 0 0
node "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q" 559 5005.17 5094 7484 p 0 0 0 0 76128 1736 101400 1820 0 0 0 0 217408 7428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 533245 9262 808964 15848 1189168 21986 0 0 0 0
node "a_n11562_6650#" 116 2514.32 -11562 6650 ndif 0 0 0 0 76128 1736 101400 1820 0 0 0 0 110880 1448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 132672 3896 426444 8416 734354 9256 0 0 0 0
node "a_n16804_7948#" 100 4.86715e-07 -16804 7948 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_n18432_7948#" 100 4.86715e-07 -18432 7948 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_n19796_6688#" 202 1949.09 -19796 6688 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481264 8288 763489 13190 450648 5528 0 0 0 0
node "a_n19982_7948#" 379 3545.82 -19982 7948 pdif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 311904 8716 906508 17064 1274184 18164 0 0 0 0
node "a_n21272_6688#" 423 2449.25 -21272 6688 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 131856 4172 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 528704 9880 1081260 20796 781224 11944 0 0 0 0
node "a_n25892_7056#" 748 5243.73 -25892 7056 p 0 0 0 0 38064 868 101400 1820 0 0 0 0 259664 9840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 675225 15026 649040 12684 1237800 24956 0 0 0 0
node "a_n23012_7948#" 100 4.86715e-07 -23012 7948 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_n24652_7948#" 100 4.86715e-07 -24652 7948 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_n25824_6688#" 202 1976.36 -25824 6688 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481648 8296 751220 13016 435752 5136 0 0 0 0
node "a_n26010_7948#" 381 5147.65 -26010 7948 pdif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316304 8836 1089264 20616 1275160 18272 0 0 0 0
node "a_n25892_7810#" 520 3247.08 -25892 7810 p 0 0 0 0 38064 868 101400 1820 0 0 0 0 174112 6584 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 552384 12200 687920 13468 1159200 23384 0 0 0 0
node "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.nQ" 60 727.272 -27026 7620 pdif 0 0 0 0 38064 868 101400 1820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 218400 2984 297560 3368 0 0 0 0 0 0
node "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q" 559 5005.17 -26906 7484 p 0 0 0 0 76128 1736 101400 1820 0 0 0 0 217408 7428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 533245 9262 808964 15848 1189168 21986 0 0 0 0
node "a_n43562_6650#" 116 2514.32 -43562 6650 ndif 0 0 0 0 76128 1736 101400 1820 0 0 0 0 110880 1448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 132672 3896 426444 8416 734354 9256 0 0 0 0
node "a_n48804_7948#" 100 4.86715e-07 -48804 7948 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_n50432_7948#" 100 4.86715e-07 -50432 7948 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_n51796_6688#" 202 1949.09 -51796 6688 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481264 8288 763489 13190 450648 5528 0 0 0 0
node "a_n51982_7948#" 379 3545.82 -51982 7948 pdif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 311904 8716 906508 17064 1274184 18164 0 0 0 0
node "a_n53272_6688#" 423 2449.25 -53272 6688 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 131856 4172 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 528704 9880 1081260 20796 781224 11944 0 0 0 0
node "a_n57892_7056#" 748 5243.73 -57892 7056 p 0 0 0 0 38064 868 101400 1820 0 0 0 0 259664 9840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 675225 15026 649040 12684 1237800 24956 0 0 0 0
node "a_n55012_7948#" 100 4.86715e-07 -55012 7948 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_n56652_7948#" 100 4.86715e-07 -56652 7948 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_n57824_6688#" 202 1976.36 -57824 6688 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481648 8296 751220 13016 435752 5136 0 0 0 0
node "a_n58010_7948#" 381 5147.65 -58010 7948 pdif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316304 8836 1089264 20616 1275160 18272 0 0 0 0
node "a_n57892_7810#" 520 3247.08 -57892 7810 p 0 0 0 0 38064 868 101400 1820 0 0 0 0 174112 6584 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 552384 12200 687920 13468 1159200 23384 0 0 0 0
node "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.nQ" 60 727.272 -59026 7620 pdif 0 0 0 0 38064 868 101400 1820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 218400 2984 297560 3368 0 0 0 0 0 0
node "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q" 559 5005.17 -58906 7484 p 0 0 0 0 76128 1736 101400 1820 0 0 0 0 217408 7428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 533245 9262 808964 15848 1189168 21986 0 0 0 0
node "a_n75562_6650#" 116 2514.32 -75562 6650 ndif 0 0 0 0 76128 1736 101400 1820 0 0 0 0 110880 1448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 132672 3896 426444 8416 734354 9256 0 0 0 0
node "clks" 8 438289 -2470 -42866 m1 0 0 0 0 0 0 0 0 0 0 0 0 2856304 108240 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 122123339 490322 57793752 488456 268956768 1280752 22294752 278528 0 0
node "a_n80804_7948#" 100 4.86715e-07 -80804 7948 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_n82432_7948#" 100 4.86715e-07 -82432 7948 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_n83796_6688#" 202 1949.09 -83796 6688 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481264 8288 763489 13190 450648 5528 0 0 0 0
node "a_n83982_7948#" 379 3545.82 -83982 7948 pdif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 311904 8716 906508 17064 1274184 18164 0 0 0 0
node "a_n85272_6688#" 423 2449.25 -85272 6688 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 131856 4172 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 528704 9880 1081260 20796 781224 11944 0 0 0 0
node "a_n89892_7056#" 748 5243.73 -89892 7056 p 0 0 0 0 38064 868 101400 1820 0 0 0 0 259664 9840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 675225 15026 649040 12684 1237800 24956 0 0 0 0
node "a_n87012_7948#" 100 4.86715e-07 -87012 7948 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_n88652_7948#" 100 4.86715e-07 -88652 7948 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_n89824_6688#" 202 1976.36 -89824 6688 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481648 8296 751220 13016 435752 5136 0 0 0 0
node "a_n90010_7948#" 381 5147.65 -90010 7948 pdif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316304 8836 1089264 20616 1275160 18272 0 0 0 0
node "a_n89892_7810#" 520 3247.08 -89892 7810 p 0 0 0 0 38064 868 101400 1820 0 0 0 0 174112 6584 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 552384 12200 687920 13468 1159200 23384 0 0 0 0
node "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.nQ" 60 727.272 -91026 7620 pdif 0 0 0 0 38064 868 101400 1820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 218400 2984 297560 3368 0 0 0 0 0 0
node "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q" 559 5003.12 -90906 7484 p 0 0 0 0 76128 1736 101400 1820 0 0 0 0 217408 7428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 533245 9262 808964 15848 1189168 21986 0 0 0 0
node "Bit_5" 349 40971.3 7888 -40312 m1 0 0 0 0 152256 3472 405600 7280 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 510048 13168 1927424 35890 22297216 216286 10415200 104952 0 0
node "a_84240_12186#" 157 1142.32 84240 12186 pdif 0 0 0 0 38064 868 202800 3640 0 0 0 0 214720 2392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 173932 4852 463884 9352 1126876 9648 0 0 0 0
node "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.nQ" 60 498.036 82988 11028 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 218400 2984 297560 3368 0 0 0 0 0 0
node "a_80184_10796#" 202 1975.61 80184 10796 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481648 8296 751220 13016 435752 5136 0 0 0 0
node "a_80184_12056#" 100 4.86715e-07 80184 12056 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q" 823 7888.48 78544 10796 ndif 0 0 0 0 190320 4340 405600 7280 0 0 0 0 217408 7428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1431701 23410 2666096 54746 1953176 27682 0 0 0 0
node "a_78544_12056#" 100 4.86715e-07 78544 12056 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_77420_10796#" 381 4424.08 77420 10796 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316304 8836 1089264 20616 1275160 18272 0 0 0 0
node "a_73964_10796#" 202 1938.12 73964 10796 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481264 8288 763489 13190 450648 5528 0 0 0 0
node "a_73964_12056#" 100 4.86715e-07 73964 12056 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_72336_10796#" 423 2433.21 72336 10796 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 131856 4172 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 528704 9880 1081260 20796 781224 11944 0 0 0 0
node "a_72336_12056#" 100 4.86715e-07 72336 12056 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_71352_10796#" 379 3538.35 71352 10796 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 311904 8716 906508 17064 1274184 18164 0 0 0 0
node "a_70108_11028#" 520 3326.81 70108 11028 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 174112 6584 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 552384 12200 687920 13468 1159200 23384 0 0 0 0
node "a_69288_11028#" 748 5244.24 69288 11028 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 259664 9840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 675225 15026 649040 12684 1237800 24956 0 0 0 0
node "a_68388_11030#" 514 10546.3 68388 11030 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 417696 10116 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 787089 17694 2237520 27340 4091120 37632 0 0 0 0
node "a_67496_11030#" 614 7741.74 67496 11030 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 340176 10112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 582577 12766 2469040 30024 4346320 39952 0 0 0 0
node "a_180_n28246#" 1092 85498.5 180 -28246 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 388512 13940 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 25091367 248702 9377080 119588 3412684 40908 1075200 11152 0 0
node "Bit_6" 349 27661.4 -7112 -40312 m1 0 0 0 0 152256 3472 405600 7280 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 510048 13168 1927424 35890 18557216 182286 10415200 104952 0 0
node "a_52240_12186#" 157 1142.32 52240 12186 pdif 0 0 0 0 38064 868 202800 3640 0 0 0 0 214720 2392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 173932 4852 463884 9352 1126876 9648 0 0 0 0
node "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.nQ" 60 498.036 50988 11028 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 218400 2984 297560 3368 0 0 0 0 0 0
node "a_48184_10796#" 202 1975.61 48184 10796 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481648 8296 751220 13016 435752 5136 0 0 0 0
node "a_48184_12056#" 100 4.86715e-07 48184 12056 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q" 823 7888.48 46544 10796 ndif 0 0 0 0 190320 4340 405600 7280 0 0 0 0 217408 7428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1431701 23410 2666096 54746 1953176 27682 0 0 0 0
node "a_46544_12056#" 100 4.86715e-07 46544 12056 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_45420_10796#" 381 4424.08 45420 10796 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316304 8836 1089264 20616 1275160 18272 0 0 0 0
node "a_41964_10796#" 202 1938.12 41964 10796 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481264 8288 763489 13190 450648 5528 0 0 0 0
node "a_41964_12056#" 100 4.86715e-07 41964 12056 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_40336_10796#" 423 2433.21 40336 10796 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 131856 4172 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 528704 9880 1081260 20796 781224 11944 0 0 0 0
node "a_40336_12056#" 100 4.86715e-07 40336 12056 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_39352_10796#" 379 3538.35 39352 10796 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 311904 8716 906508 17064 1274184 18164 0 0 0 0
node "a_38108_11028#" 520 3326.81 38108 11028 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 174112 6584 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 552384 12200 687920 13468 1159200 23384 0 0 0 0
node "a_37288_11028#" 748 5244.24 37288 11028 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 259664 9840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 675225 15026 649040 12684 1237800 24956 0 0 0 0
node "a_36388_11030#" 514 10546.3 36388 11030 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 417696 10116 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 787089 17694 2237520 27340 4091120 37632 0 0 0 0
node "a_35496_11030#" 614 7741.74 35496 11030 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 340176 10112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 582577 12766 2469040 30024 4346320 39952 0 0 0 0
node "a_n14820_n28246#" 1079 80961.9 -14820 -28246 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 388512 13940 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23269327 232138 10802680 133844 5064884 55488 0 0 0 0
node "Bit_7" 349 36315.8 -22170 -40352 m1 0 0 0 0 152256 3472 405600 7280 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 510048 13168 1927424 35890 14817216 148286 10415200 104952 0 0
node "a_20240_12186#" 157 1142.32 20240 12186 pdif 0 0 0 0 38064 868 202800 3640 0 0 0 0 214720 2392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 173932 4852 463884 9352 1126876 9648 0 0 0 0
node "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.nQ" 60 498.036 18988 11028 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 218400 2984 297560 3368 0 0 0 0 0 0
node "a_16184_10796#" 202 1975.61 16184 10796 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481648 8296 751220 13016 435752 5136 0 0 0 0
node "a_16184_12056#" 100 4.86715e-07 16184 12056 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q" 823 7888.48 14544 10796 ndif 0 0 0 0 190320 4340 405600 7280 0 0 0 0 217408 7428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1431701 23410 2666096 54746 1953176 27682 0 0 0 0
node "a_14544_12056#" 100 4.86715e-07 14544 12056 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_13420_10796#" 381 4424.08 13420 10796 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316304 8836 1089264 20616 1275160 18272 0 0 0 0
node "a_9964_10796#" 202 1938.12 9964 10796 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481264 8288 763489 13190 450648 5528 0 0 0 0
node "a_9964_12056#" 100 4.86715e-07 9964 12056 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_8336_10796#" 423 2433.21 8336 10796 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 131856 4172 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 528704 9880 1081260 20796 781224 11944 0 0 0 0
node "a_8336_12056#" 100 4.86715e-07 8336 12056 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_7352_10796#" 379 3538.35 7352 10796 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 311904 8716 906508 17064 1274184 18164 0 0 0 0
node "a_6108_11028#" 520 3326.81 6108 11028 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 174112 6584 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 552384 12200 687920 13468 1159200 23384 0 0 0 0
node "a_5288_11028#" 748 5244.24 5288 11028 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 259664 9840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 675225 15026 649040 12684 1237800 24956 0 0 0 0
node "a_4388_11030#" 514 10546.3 4388 11030 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 417696 10116 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 787089 17694 2237520 27340 4091120 37632 0 0 0 0
node "a_3496_11030#" 614 7741.74 3496 11030 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 340176 10112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 582577 12766 2469040 30024 4346320 39952 0 0 0 0
node "a_n29820_n28246#" 1079 82026.9 -29820 -28246 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 388512 13940 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17344287 177834 10444680 129864 11109604 110440 0 0 0 0
node "Bit_8" 349 27258.8 -37170 -40352 m1 0 0 0 0 152256 3472 405600 7280 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 510048 13168 1927424 35890 11077216 114286 10415200 104952 0 0
node "a_n11760_12186#" 157 1142.32 -11760 12186 pdif 0 0 0 0 38064 868 202800 3640 0 0 0 0 214720 2392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 173932 4852 463884 9352 1126876 9648 0 0 0 0
node "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.nQ" 60 498.036 -13012 11028 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 218400 2984 297560 3368 0 0 0 0 0 0
node "a_n15816_10796#" 202 1975.61 -15816 10796 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481648 8296 751220 13016 435752 5136 0 0 0 0
node "a_n15816_12056#" 100 4.86715e-07 -15816 12056 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q" 823 7888.48 -17456 10796 ndif 0 0 0 0 190320 4340 405600 7280 0 0 0 0 217408 7428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1431701 23410 2666096 54746 1953176 27682 0 0 0 0
node "a_n17456_12056#" 100 4.86715e-07 -17456 12056 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_n18580_10796#" 381 4424.08 -18580 10796 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316304 8836 1089264 20616 1275160 18272 0 0 0 0
node "a_n22036_10796#" 202 1938.12 -22036 10796 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481264 8288 763489 13190 450648 5528 0 0 0 0
node "a_n22036_12056#" 100 4.86715e-07 -22036 12056 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_n23664_10796#" 423 2433.21 -23664 10796 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 131856 4172 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 528704 9880 1081260 20796 781224 11944 0 0 0 0
node "a_n23664_12056#" 100 4.86715e-07 -23664 12056 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_n24648_10796#" 379 3538.35 -24648 10796 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 311904 8716 906508 17064 1274184 18164 0 0 0 0
node "a_n25892_11028#" 520 3326.81 -25892 11028 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 174112 6584 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 552384 12200 687920 13468 1159200 23384 0 0 0 0
node "a_n26712_11028#" 748 5244.24 -26712 11028 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 259664 9840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 675225 15026 649040 12684 1237800 24956 0 0 0 0
node "a_n27612_11030#" 514 10546.3 -27612 11030 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 417696 10116 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 787089 17694 2237520 27340 4091120 37632 0 0 0 0
node "a_n28504_11030#" 614 7741.74 -28504 11030 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 340176 10112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 582577 12766 2469040 30024 4346320 39952 0 0 0 0
node "a_n44820_n28246#" 1095 69392 -44820 -28246 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 388512 13940 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2317407 40786 9961560 128460 34081644 255176 0 0 0 0
node "Bit_9" 349 25772.1 -52170 -40352 m1 0 0 0 0 152256 3472 405600 7280 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 510048 13168 1927424 35890 7337216 80286 10415200 104952 0 0
node "a_n43760_12186#" 157 1142.32 -43760 12186 pdif 0 0 0 0 38064 868 202800 3640 0 0 0 0 214720 2392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 173932 4852 463884 9352 1126876 9648 0 0 0 0
node "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.nQ" 60 498.036 -45012 11028 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 218400 2984 297560 3368 0 0 0 0 0 0
node "a_n47816_10796#" 202 1975.61 -47816 10796 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481648 8296 751220 13016 435752 5136 0 0 0 0
node "a_n47816_12056#" 100 4.86715e-07 -47816 12056 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q" 823 7888.48 -49456 10796 ndif 0 0 0 0 190320 4340 405600 7280 0 0 0 0 217408 7428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1431701 23410 2666096 54746 1953176 27682 0 0 0 0
node "a_n49456_12056#" 100 4.86715e-07 -49456 12056 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_n50580_10796#" 381 4424.08 -50580 10796 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316304 8836 1089264 20616 1275160 18272 0 0 0 0
node "a_n54036_10796#" 202 1938.12 -54036 10796 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481264 8288 763489 13190 450648 5528 0 0 0 0
node "a_n54036_12056#" 100 4.86715e-07 -54036 12056 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_n55664_10796#" 423 2433.21 -55664 10796 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 131856 4172 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 528704 9880 1081260 20796 781224 11944 0 0 0 0
node "a_n55664_12056#" 100 4.86715e-07 -55664 12056 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_n56648_10796#" 379 3538.35 -56648 10796 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 311904 8716 906508 17064 1274184 18164 0 0 0 0
node "a_n57892_11028#" 520 3326.81 -57892 11028 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 174112 6584 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 552384 12200 687920 13468 1159200 23384 0 0 0 0
node "a_n58712_11028#" 748 5244.24 -58712 11028 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 259664 9840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 675225 15026 649040 12684 1237800 24956 0 0 0 0
node "a_n59612_11030#" 514 10546.3 -59612 11030 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 417696 10116 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 787089 17694 2237520 27340 4091120 37632 0 0 0 0
node "a_n60504_11030#" 614 7741.74 -60504 11030 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 340176 10112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 582577 12766 2469040 30024 4346320 39952 0 0 0 0
node "a_n60570_11594#" 1090 42257.1 -60570 11594 p 0 0 0 0 114192 2604 202800 3640 0 0 0 0 388512 13940 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5779327 73138 10154360 129060 3821444 43744 0 0 0 0
node "VCM" 945 215514 120618 2926 m1 0 0 0 0 418704 9548 1115400 20020 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 115058832 416684 22262884 250288 9578432 113196 0 0 0 0
node "Bit_10" 361 21539.8 -67170 -40352 m1 0 0 0 0 152256 3472 405600 7280 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 510048 13168 1927424 35890 3553216 45446 10371200 104112 0 0
node "a_n75760_12186#" 157 1142.32 -75760 12186 pdif 0 0 0 0 38064 868 202800 3640 0 0 0 0 214720 2392 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 173932 4852 463884 9352 1126876 9648 0 0 0 0
node "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.nQ" 60 498.036 -77012 11028 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 218400 2984 297560 3368 0 0 0 0 0 0
node "a_n79816_10796#" 202 1975.61 -79816 10796 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481648 8296 751220 13016 435752 5136 0 0 0 0
node "a_n79816_12056#" 100 4.86715e-07 -79816 12056 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q" 823 7888.48 -81456 10796 ndif 0 0 0 0 190320 4340 405600 7280 0 0 0 0 217408 7428 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1431701 23410 2666096 54746 1953176 27682 0 0 0 0
node "a_n81456_12056#" 100 4.86715e-07 -81456 12056 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "a_n82580_10796#" 381 4424.08 -82580 10796 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316304 8836 1089264 20616 1275160 18272 0 0 0 0
node "a_n86036_10796#" 202 1938.12 -86036 10796 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 44800 880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 481264 8288 763489 13190 450648 5528 0 0 0 0
node "a_n86036_12056#" 100 4.86715e-07 -86036 12056 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "Reset" 8 220949 120740 3960 m1 0 0 0 0 0 0 0 0 0 0 0 0 3830464 144848 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14417520 152236 38042992 575174 162134642 1137970 0 0 0 0
node "a_n87664_10796#" 423 2433.21 -87664 10796 ndif 0 0 0 0 114192 2604 202800 3640 0 0 0 0 131856 4172 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 528704 9880 1081260 20796 781224 11944 0 0 0 0
node "a_n87664_12056#" 100 4.86715e-07 -87664 12056 pdif 0 0 0 0 0 0 202800 3640 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 321984 2312 0 0 0 0 0 0 0 0
node "Set" 8 444504 120654 1776 m1 0 0 0 0 0 0 0 0 0 0 0 0 5745696 217272 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24244360 344642 29404696 612798 197048940 1578618 22549600 230296 0 0
node "a_n88648_10796#" 379 3538.35 -88648 10796 ndif 0 0 0 0 76128 1736 202800 3640 0 0 0 0 87056 3292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 311904 8716 906508 17064 1274184 18164 0 0 0 0
node "vocp" 945 284177 -3266 -43680 m1 0 0 0 0 418704 9548 1115400 20020 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2416832 55352 61235884 659918 113055136 621440 52941600 534216 0 0
node "a_n89892_11028#" 520 3326.81 -89892 11028 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 174112 6584 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 552384 12200 687920 13468 1159200 23384 0 0 0 0
node "a_n90712_11028#" 748 5244.24 -90712 11028 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 259664 9840 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 675225 15026 649040 12684 1237800 24956 0 0 0 0
node "a_n91612_11030#" 514 10546.3 -91612 11030 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 417696 10116 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 787089 17694 2237520 27340 4091120 37632 0 0 0 0
node "a_n92504_11030#" 614 7741.74 -92504 11030 ndif 0 0 0 0 38064 868 101400 1820 0 0 0 0 340176 10112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 582577 12766 2469040 30024 4346320 39952 0 0 0 0
node "a_n92570_11594#" 1079 85439.1 -92570 11594 p 0 0 0 0 114192 2604 202800 3640 0 0 0 0 388512 13940 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22245327 185334 10066040 131340 12983644 104476 0 0 0 0
node "VDDD" 1014 5.63451e+06 -107206 14062 m1 940462652 1498504 0 0 141887336 3405404 30927000 555100 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2625268248 5468324 759866800 548000 97580000 198800 660896476 347012 0 0
substrate "VSSD" 0 0 -108668 6172 m1 0 0 0 0 16633968 379316 97066256 2402844 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2547818020 4463076 751078400 609764 126540000 269200 656118000 387716 0 0
cap "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.nQ" 493.779
cap "a_n60944_n28246#" "a_n60570_11594#" 1735.78
cap "a_n45944_n28246#" "Set" 1058.31
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.nQ" "a_n25824_6688#" 0.00919551
cap "VDDD" "a_n53272_6688#" 4861.33
cap "vocp" "Bit_10" 130.926
cap "VDDD" "a_n54076_n28014#" 3423.65
cap "a_8208_n2836#" "Set" 796.81
cap "Valid" "a_34624_n28014#" 27.4965
cap "a_n58180_n28246#" "a_n55376_n28014#" 0.00919551
cap "a_n50580_10796#" "a_n49456_12056#" 51.1531
cap "a_68388_11030#" "a_76018_7948#" 1.15501
cap "a_35496_11030#" "a_52240_12186#" 512.593
cap "a_n15944_n28246#" "Valid" 708.38
cap "a_74436_n7312#" "a_76064_n7312#" 465.92
cap "a_n58010_7948#" "a_n55012_7948#" 51.1531
cap "VDDD" "a_38972_n28246#" 4885.91
cap "a_41362_n40380#" "a_44578_n40600#" 216.147
cap "a_12828_n3204#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q" 0.263804
cap "VDDD" "a_80644_n6052#" 638.355
cap "a_12828_n3204#" "a_14304_n3204#" 465.92
cap "VDDD" "a_74436_n7312#" 4861.33
cap "Bit_4" "a_61820_n26986#" 28.8397
cap "a_n13180_n28246#" "a_n13180_n26986#" 327.794
cap "a_40208_n2082#" "a_47668_n1944#" 53.6047
cap "a_n87012_7948#" "a_n89892_7810#" 53.6047
cap "a_40208_n2836#" "a_40090_n1944#" 743.251
cap "clks" "a_66122_n2740#" 170.16
cap "a_n92504_11030#" "a_n75562_6650#" 665.958
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q" "a_n60570_11594#" 52.3849
cap "VDDD" "a_n4400_n28246#" 3049.2
cap "a_46304_n3204#" "Set" 6.40025
cap "SAR_Asynchronous_top_0/SAR_Logic_0.CK4" "a_38972_n28246#" 0.416031
cap "VDDD" "a_n43180_n26986#" 638.355
cap "VDDD" "a_20240_12186#" 2946.76
cap "a_1820_n26986#" "Set" 31.4896
cap "a_n46704_n1944#" "Set" 31.7563
cap "a_n14820_n28246#" "a_22686_n2406#" 812.871
cap "a_n47816_10796#" "Set" 992.735
cap "a_49624_n28014#" "clks" 5.59511
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q" "a_n57892_7056#" 222.086
cap "a_38972_n26986#" "Set" 31.7563
cap "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q" 4943.22
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q" "a_n25824_6688#" 366.967
cap "a_n29878_n1986#" "a_n16480_n7312#" 1.15501
cap "vocp" "a_n64400_n26986#" 35.0452
cap "out_6" "Reset" 103.895
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q" "a_2122_n2740#" 7.20002
cap "clks" "a_71388_n7080#" 299.027
cap "Bit_4" "Bit_5" 3466.68
cap "a_8090_n1944#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q" 1725.39
cap "a_n19982_7948#" "a_n26010_7948#" 5.71725
cap "a_n59612_11030#" "a_n58712_11028#" 222.805
cap "a_67496_11030#" "a_74728_6688#" 4.7907
cap "a_n25892_7810#" "a_n19796_6688#" 947.465
cap "a_40336_10796#" "a_37288_11028#" 953.462
cap "a_n39076_n28014#" "a_n30944_n28246#" 769.54
cap "Bit_1" "a_75662_n40380#" 0.581396
cap "a_n16332_n1944#" "a_n17696_n3204#" 323.492
cap "a_n60504_11030#" "Set" 494.436
cap "a_n79816_10796#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q" 366.967
cap "a_46304_n3204#" "a_40208_n2082#" 947.465
cap "a_n11760_12186#" "a_n27612_11030#" 365.216
cap "VDDD" "a_80184_10796#" 3000.66
cap "a_n43562_6650#" "Bit_9" 198.503
cap "a_n60422_n40600#" "a_n59338_n40380#" 293.96
cap "Bit_2_n" "a_60662_n40380#" 1543.23
cap "VDDD" "a_11088_n1944#" 638.355
cap "a_80184_10796#" "a_70108_11028#" 703.323
cap "a_n22012_n28246#" "a_n19400_n28246#" 1214.3
cap "a_n24648_10796#" "a_n23664_10796#" 1879.13
cap "a_6176_6688#" "Set" 1095.88
cap "a_n45944_n28246#" "a_n44820_n26986#" 51.1531
cap "a_n92570_11594#" "Bit_10" 870.723
cap "Bit_1" "a_n38256_n28014#" 172.781
cap "a_n21272_6688#" "Reset" 2434.04
cap "VDDD" "a_29578_n40600#" 1253.19
cap "a_76018_7948#" "a_76204_6688#" 1215.09
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.nQ" "a_n75760_12186#" 16.1294
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q" "a_n23792_n2836#" 222.153
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q" "a_n56612_n7080#" 1068.65
cap "a_66122_n1986#" "a_72208_n7080#" 0.233554
cap "VDDD" "a_n81028_n26986#" 638.355
cap "a_n86036_10796#" "Reset" 971.892
cap "VDDD" "a_59578_n40600#" 1253.19
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q" "a_80184_12056#" 97.9224
cap "out_11" "Set" 85.9241
cap "out_5" "Bit_5" 2067.76
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q" "Bit_7" 768.82
cap "a_16184_10796#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.nQ" 0.00919551
cap "a_n61878_n1986#" "a_n55792_n2082#" 3.49428
cap "a_9964_10796#" "a_5288_11028#" 942.532
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.nQ" "a_40208_n7080#" 0.451977
cap "VDDD" "a_31820_n28246#" 2999.21
cap "a_n25892_11028#" "Set" 191.867
cap "a_n56612_n7080#" "a_n61878_n2740#" 1.31959
cap "a_36744_n28014#" "a_38972_n28246#" 1302.34
cap "a_n29820_n28246#" "a_n25376_n28014#" 969.361
cap "VDDD" "a_n26010_7948#" 1952.19
cap "VDDD" "Bit_1" 10098.4
cap "a_n26010_7948#" "a_n25824_6688#" 996.805
cap "VDDD" "a_6744_n28014#" 4294.74
cap "a_66122_n2740#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.nQ" 0.648788
cap "a_n23012_7948#" "Reset" 95.2283
cap "a_n87664_10796#" "a_n86036_10796#" 465.92
cap "SAR_Asynchronous_top_0/SAR_Logic_0.CK4" "a_31820_n28246#" 366.967
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q" "a_n58712_11028#" 222.153
cap "a_35398_n1950#" "a_34122_n1986#" 365.419
cap "Bit_1" "SAR_Asynchronous_top_0/SAR_Logic_0.CK4" 170.665
cap "out_3" "Reset" 1019.42
cap "a_13420_10796#" "Reset" 984.662
cap "VDDD" "a_35398_n1950#" 2946.8
cap "Valid" "a_n944_n28246#" 708.38
cap "a_6108_11028#" "a_3496_11030#" 0.709444
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q" "a_46544_12056#" 309.485
cap "Bit_6" "a_29578_n40600#" 0.0717477
cap "Set" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q" 877.082
cap "a_61820_n26986#" "Set" 31.4896
cap "a_59578_n40600#" "Bit_6" 0.0717477
cap "a_68388_11030#" "a_70108_7056#" 6.53918
cap "a_14304_n3204#" "Set" 6.40025
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.nQ" "a_71388_n7080#" 0.411602
cap "a_n69076_n28014#" "a_n60944_n28246#" 769.54
cap "clks" "a_82284_n6052#" 24.6248
cap "a_n92504_11030#" "Set" 494.436
cap "a_n37012_n28246#" "a_n36028_n28246#" 1879.13
cap "a_22686_n2406#" "a_46820_n28246#" 366.967
cap "a_n11562_6650#" "a_n27612_11030#" 243.614
cap "a_15196_7948#" "a_12018_7948#" 55.9613
cap "VDDD" "a_44056_n28246#" 1962.54
cap "a_66122_n1986#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q" 2.23232
cap "a_34122_n2740#" "a_39388_n7080#" 1.31959
cap "a_n57892_11028#" "a_n47816_12056#" 53.6047
cap "a_21744_n28014#" "a_34624_n28014#" 0.451977
cap "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q" 9511.31
cap "Bit_8" "a_n28504_11030#" 630.797
cap "clks" "a_20924_n28014#" 297.175
cap "vocp" "a_44828_n3204#" 0.416157
cap "a_n7012_n28246#" "a_n944_n28246#" 5.71725
cap "Bit_6" "Bit_1" 142.111
cap "out_2" "a_n9314_n2406#" 257.296
cap "a_78118_n1944#" "Reset" 112.914
cap "a_n25892_11028#" "a_n17456_12056#" 53.6047
cap "VDDD" "a_67398_n1950#" 2946.8
cap "a_69288_11028#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.nQ" 0.411602
cap "a_n92570_11594#" "a_n74820_n26986#" 309.485
cap "a_39352_10796#" "Set" 2570.56
cap "Bit_10" "Reset" 528.45
cap "Bit_5" "Set" 505.241
cap "a_n9314_n2406#" "a_51744_n28014#" 422.046
cap "a_34122_n1986#" "a_40208_n7080#" 0.233554
cap "Valid" "a_n10376_n28014#" 27.4965
cap "VDDD" "a_40208_n7080#" 4287.94
cap "a_n47888_n40380#" "Bit_9_n" 1058.58
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.nQ" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q" 374.416
cap "VDDD" "a_77420_10796#" 1995.32
cap "a_n6028_n28246#" "a_n944_n28246#" 994.035
cap "Bit_8" "a_n33638_n40380#" 1497.19
cap "a_n59338_n40380#" "a_n62888_n40380#" 683.649
cap "VDDD" "a_15180_n26986#" 638.355
cap "VDDD" "a_76018_7948#" 1955.4
cap "a_73964_10796#" "Set" 6.40025
cap "a_n22548_n7312#" "a_n21564_n7312#" 1847.8
cap "a_n82432_7948#" "a_n85272_6688#" 132.638
cap "a_70108_11028#" "a_77420_10796#" 587.173
cap "Valid" "a_n60570_11594#" 541.727
cap "a_n13716_n6052#" "a_n23792_n7080#" 53.6047
cap "a_12204_6688#" "a_3496_11030#" 2.99973
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.nQ" "a_2122_n1986#" 0.0754819
cap "Set" "a_55600_n28246#" 6.36509
cap "a_68972_n26986#" "Set" 31.7563
cap "VDDD" "a_26362_n40380#" 3387.68
cap "VDDD" "a_45420_10796#" 1995.32
cap "a_73452_n7312#" "a_72208_n7080#" 777.913
cap "a_180_n28246#" "a_n944_n28246#" 1735.78
cap "a_12828_n3204#" "a_15668_n1944#" 132.638
cap "a_n51796_6688#" "a_n57892_7056#" 942.532
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q" "a_37990_7948#" 1688.55
cap "vocp" "a_40208_n2836#" 1064.13
cap "out_11" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q" 142.346
cap "VDDD" "a_n51936_n7312#" 3040.54
cap "clks" "a_n4400_n26986#" 31.4896
cap "a_n14820_n28246#" "a_n24076_n28014#" 222.236
cap "a_70108_7810#" "Set" 261.162
cap "a_n23256_n28014#" "clks" 633.544
cap "Set" "a_8972_n28246#" 284.383
cap "a_15196_7948#" "Set" 70.5132
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q" "Reset" 825.624
cap "a_29056_n28246#" "a_23972_n28246#" 994.035
cap "a_n67012_n28246#" "Bit_10" 185.944
cap "clks" "a_78118_n1944#" 29.4186
cap "a_10436_n6052#" "Set" 70.5132
cap "a_n60648_n7430#" "a_n61878_n1986#" 243.949
cap "a_79196_7948#" "a_70108_7810#" 53.6047
cap "VDDD" "a_n14820_n28246#" 20841.7
cap "a_n80804_7948#" "Reset" 35.9562
cap "clks" "Bit_10" 912.951
cap "Reset" "a_n54036_10796#" 971.892
cap "a_n61878_n1986#" "VCM" 131.255
cap "a_76204_6688#" "a_70108_7056#" 942.532
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.nQ" "a_7388_n7080#" 0.411602
cap "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.nQ" 493.779
cap "a_69990_7948#" "Set" 2367.19
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q" "a_74436_n7312#" 0.392802
cap "a_76820_n28246#" "CK_1" 366.967
cap "Bit_7" "Bit_7_n" 1689.01
cap "VDDD" "a_n11760_12186#" 2946.76
cap "a_78304_n3204#" "a_72208_n2082#" 947.465
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.nQ" "a_70108_7056#" 0.411602
cap "a_n90712_11028#" "a_n86036_10796#" 942.532
cap "a_3496_11030#" "a_12018_7948#" 2.95988
cap "a_n14820_n28246#" "SAR_Asynchronous_top_0/SAR_Logic_0.CK4" 2580.23
cap "a_42728_6688#" "a_37990_7948#" 994.035
cap "a_n54036_12056#" "Reset" 31.4896
cap "a_n25892_11028#" "a_n23664_12056#" 53.6047
cap "a_40336_10796#" "a_39352_10796#" 1879.13
cap "a_n14820_n28246#" "a_n13180_n28246#" 366.967
cap "Bit_7" "a_29056_n28246#" 124.373
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q" "a_n23724_n3204#" 366.967
cap "a_n49696_n3204#" "a_n61878_n2740#" 1.27301
cap "a_n91612_11030#" "a_n89892_7810#" 0.233554
cap "a_36744_n28014#" "a_44056_n28246#" 587.173
cap "Bit_6" "a_26362_n40380#" 0.154276
cap "a_7988_n28246#" "clks" 115.263
cap "a_84438_6650#" "clks" 17.2168
cap "VDDD" "a_79624_n28014#" 490.66
cap "out_5" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q" 145.264
cap "a_n92504_11030#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q" 7.20002
cap "a_n81456_12056#" "a_n89892_11028#" 53.6047
cap "VDDD" "a_n66028_n28246#" 4885.91
cap "a_n59612_11030#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.nQ" 29.3532
cap "a_4624_n28014#" "a_n9076_n28014#" 0.411602
cap "a_30662_n40380#" "Bit_4_n" 1543.23
cap "clks" "a_n64400_n26986#" 31.4896
cap "vocp" "a_n68256_n28014#" 132.868
cap "a_n22548_n7312#" "a_n29878_n2740#" 2.95988
cap "a_n48332_n1944#" "Reset" 31.4896
cap "VDDD" "a_52438_6650#" 821.215
cap "a_72208_n7080#" "Set" 261.162
cap "a_4388_11030#" "a_5990_7948#" 1.15501
cap "a_n47816_12056#" "Set" 31.4896
cap "Bit_1" "a_n37012_n28246#" 111.674
cap "a_41964_12056#" "Reset" 31.4896
cap "vocp" "a_n28504_11030#" 214.679
cap "a_74578_n40600#" "Bit_1_n" 386.072
cap "a_n53256_n28014#" "a_n54076_n28014#" 4248.57
cap "Bit_6" "a_n14820_n28246#" 424.519
cap "Set" "a_n23664_10796#" 284.283
cap "a_n21564_n6052#" "a_n23792_n7080#" 53.6047
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q" "clks" 187.023
cap "out_1" "VCM" 282.477
cap "a_n61878_n1986#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q" 2.23232
cap "a_22988_n28246#" "Set" 2569.89
cap "clks" "a_n30944_n28246#" 989.857
cap "a_4388_11030#" "VCM" 131.255
cap "a_3398_n1950#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q" 1338.26
cap "a_14118_n1944#" "a_2122_n1986#" 7.657
cap "a_52988_n28246#" "a_51744_n28014#" 782.043
cap "a_27112_n40380#" "a_29578_n40600#" 208.203
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.nQ" "Set" 114.786
cap "a_44204_6688#" "Set" 6.40025
cap "clks" "a_40600_n28246#" 974.868
cap "vocp" "a_n33638_n40380#" 260.396
cap "a_20240_12186#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.nQ" 16.1294
cap "a_n45716_n7312#" "a_n61878_n1986#" 1.05508
cap "a_44204_6688#" "a_38108_7810#" 947.465
cap "a_n29878_n1986#" "VCM" 131.255
cap "a_7988_n28246#" "a_10600_n28246#" 1214.3
cap "Bit_8" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q" 0.607243
cap "a_n43180_n26986#" "a_n53256_n28014#" 53.6047
cap "VDDD" "a_15520_n7312#" 1952.19
cap "a_76820_n28246#" "Set" 992.735
cap "vocp" "a_29056_n28246#" 106.584
cap "a_3496_11030#" "Set" 494.436
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.nQ" "a_34122_n2740#" 0.648788
cap "a_n60944_n28246#" "a_n55376_n28014#" 39.1038
cap "a_82284_n7312#" "a_79520_n7312#" 996.805
cap "a_80184_10796#" "a_67496_11030#" 1.27113
cap "clks" "a_n74820_n26986#" 79.0477
cap "a_n36028_n28246#" "Bit_9" 205.358
cap "a_70600_n28246#" "a_66744_n28014#" 948.463
cap "a_76828_n3204#" "a_79668_n1944#" 132.638
cap "VDDD" "a_n11562_6650#" 821.215
cap "Bit_6" "a_52438_6650#" 198.503
cap "a_n68256_n28014#" "a_n58180_n26986#" 53.6047
cap "a_n28180_n28246#" "Valid" 1.65412
cap "VDDD" "a_70108_7056#" 3431.41
cap "a_n83796_6688#" "a_n83982_7948#" 1215.09
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q" "Reset" 825.624
cap "VDDD" "a_n49400_n26986#" 638.355
cap "a_44828_n3204#" "Reset" 2434.04
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q" "Set" 1083.03
cap "a_n57892_7056#" "a_n59612_11030#" 6.53918
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q" "a_20438_6650#" 1302.66
cap "a_66122_n1986#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.nQ" 29.3532
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.nQ" "a_2122_n2740#" 0.648788
cap "a_14056_n28246#" "a_16820_n28246#" 1064.6
cap "out_1" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q" 145.264
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.nQ" 593.06
cap "a_n8256_n28014#" "a_n4400_n28246#" 948.463
cap "a_n11760_12186#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q" 1338.26
cap "a_n70376_n28014#" "a_n84076_n28014#" 0.411602
cap "Valid" "a_n69076_n28014#" 227.408
cap "VDDD" "a_46820_n28246#" 2999.21
cap "a_14056_n28246#" "Valid" 708.38
cap "Valid" "a_n44820_n28246#" 541.727
cap "VDDD" "a_66744_n28014#" 4295.21
cap "a_n45716_n6052#" "a_n55792_n7080#" 53.6047
cap "a_n48480_n7312#" "a_n53564_n7312#" 994.035
cap "a_36388_11030#" "a_38108_7056#" 6.53918
cap "a_n92570_11594#" "a_n68256_n28014#" 880.638
cap "Bit_4" "Bit_3" 807.369
cap "a_61820_n28246#" "a_51744_n28014#" 703.323
cap "a_68972_n28246#" "a_65924_n28014#" 953.462
cap "a_n61810_n3108#" "Set" 337.32
cap "a_18284_n7312#" "a_2122_n1986#" 1.05508
cap "a_n92504_11030#" "a_n75760_12186#" 512.593
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.nQ" "a_n55724_n3204#" 0.00919551
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q" "Bit_9" 0.607243
cap "a_n56648_10796#" "vocp" 993.622
cap "a_2122_n1986#" "a_8276_n3204#" 4.00449
cap "a_n19936_n7312#" "a_n21564_n7312#" 465.92
cap "VDDD" "a_n58712_11028#" 3436.58
cap "a_n29820_n28246#" "a_n28180_n26986#" 97.9224
cap "a_8988_7948#" "Reset" 95.2283
cap "a_82284_n7312#" "Reset" 7.79899
cap "a_40208_n2836#" "Reset" 301.618
cap "a_n23792_n7080#" "Set" 261.162
cap "a_34122_n1986#" "a_34122_n2740#" 6834.76
cap "a_41452_n7312#" "a_40208_n7080#" 777.913
cap "a_66122_n1986#" "Bit_4" 670.618
cap "VDDD" "a_34122_n2740#" 6722.97
cap "clks" "a_68972_n28246#" 2434.04
cap "a_22988_n28246#" "a_23972_n26986#" 72.9843
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q" "a_67398_n1950#" 1338.26
cap "a_n32888_n40380#" "Bit_8" 1431.01
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q" "clks" 187.023
cap "a_n47888_n40380#" "a_n45422_n40600#" 208.203
cap "clks" "a_44828_n3204#" 0.542475
cap "VDDD" "a_n81028_n28246#" 4885.91
cap "a_18284_n7312#" "a_7388_n7080#" 558.862
cap "a_34122_n2740#" "SAR_Asynchronous_top_0/SAR_Logic_0.CK4" 149.911
cap "a_53972_n26986#" "a_52988_n28246#" 72.9843
cap "a_n49882_n1944#" "a_n55792_n2082#" 782.183
cap "VDDD" "a_41964_10796#" 3050.68
cap "a_n50580_10796#" "a_n59612_11030#" 1651.66
cap "a_n45716_n7312#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q" 366.967
cap "a_n48804_7948#" "Reset" 35.9562
cap "clks" "a_45180_n26986#" 79.0477
cap "a_n89892_7056#" "a_n83796_6688#" 942.532
cap "CK_1" "Bit_3" 216.718
cap "a_n29820_n28246#" "a_n38256_n28014#" 422.046
cap "VDDD" "a_n55724_n3204#" 3000.66
cap "a_46118_n1944#" "a_34122_n2740#" 2.19832
cap "a_n57892_7056#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q" 1068.65
cap "a_27112_n40380#" "a_26362_n40380#" 2396.46
cap "out_2" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q" 145.264
cap "VDDD" "a_n53564_n7312#" 4861.33
cap "a_n23664_10796#" "a_n23664_12056#" 309.965
cap "a_n69076_n28014#" "a_n64400_n28246#" 942.197
cap "vocp" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q" 160.969
cap "a_2122_n1986#" "VCM" 131.255
cap "clks" "a_n19400_n28246#" 974.868
cap "a_59056_n28246#" "a_n9314_n2406#" 1735.78
cap "a_n29820_n28246#" "a_n24076_n28014#" 1073.74
cap "VDDD" "a_36388_11030#" 4122.72
cap "a_n11562_6650#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q" 1302.66
cap "a_76064_n6052#" "a_72090_n1944#" 0.150814
cap "a_67496_11030#" "a_77420_10796#" 4.70301
cap "a_n55792_n7080#" "Reset" 652.292
cap "Valid" "a_n70376_n28014#" 27.4965
cap "VDDD" "a_5288_11028#" 3436.58
cap "a_66122_n2740#" "a_72208_n7080#" 1.05502
cap "a_19624_n28014#" "a_6744_n28014#" 0.451977
cap "Valid" "a_25600_n28246#" 1.64097
cap "a_14118_n1944#" "a_2122_n2740#" 2.19832
cap "a_78304_n3204#" "Reset" 971.892
cap "VDDD" "a_n20912_n1944#" 638.355
cap "VDDD" "a_n47888_n40380#" 4422.02
cap "VDDD" "a_n29820_n28246#" 14015.7
cap "clks" "a_40208_n2836#" 131.494
cap "clks" "a_82284_n7312#" 299.526
cap "Bit_8" "a_n4400_n28246#" 316.157
cap "a_67496_11030#" "a_76018_7948#" 2.95988
cap "a_n83256_n28014#" "Set" 191.762
cap "a_n92504_11030#" "a_n86036_10796#" 1.27301
cap "a_73452_n7312#" "a_66122_n1986#" 1.15501
cap "VDDD" "a_n83982_7948#" 1955.4
cap "Reset" "a_n28504_11030#" 3093.8
cap "a_36744_n28014#" "a_46820_n28246#" 703.323
cap "Valid" "a_4624_n28014#" 27.4965
cap "a_n29878_n2740#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.nQ" 0.648788
cap "a_n48332_n1944#" "a_n51172_n3204#" 132.638
cap "a_n40376_n28014#" "a_n54076_n28014#" 0.411602
cap "a_n19936_n7312#" "a_n29878_n2740#" 2.99973
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.nQ" "a_n11760_12186#" 16.1294
cap "a_n15944_n28246#" "a_n24076_n28014#" 769.54
cap "a_n54548_n7312#" "a_n55792_n7080#" 777.913
cap "a_72208_n7080#" "a_71388_n7080#" 4248.53
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q" "a_n16480_n7312#" 1688.55
cap "a_n28180_n28246#" "a_n25376_n28014#" 0.00919551
cap "VDDD" "a_34624_n28014#" 529.98
cap "a_12828_n3204#" "a_8090_n1944#" 994.035
cap "a_41362_n40380#" "Bit_3" 1497.19
cap "a_180_n28246#" "a_180_n26986#" 309.485
cap "VDDD" "Bit_3_n" 1565.23
cap "VDDD" "a_n15944_n28246#" 1962.54
cap "Valid" "a_51744_n28014#" 4.2716
cap "Set" "out_4" 1409.03
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.nQ" "a_34122_n1986#" 29.3532
cap "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.nQ" 684.985
cap "VDDD" "a_n90010_7948#" 1952.19
cap "a_n14820_n28246#" "a_n14820_n26986#" 309.485
cap "SAR_Asynchronous_top_0/SAR_Logic_0.CK4" "a_34624_n28014#" 969.361
cap "Bit_3" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q" 768.82
cap "a_12064_n6052#" "a_8090_n1944#" 0.150814
cap "Bit_6" "a_36388_11030#" 670.618
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q" "a_n50580_10796#" 1725.39
cap "Bit_3" "Set" 337.766
cap "a_n49882_n1944#" "a_n61878_n1986#" 7.657
cap "a_n48480_n7312#" "a_n61878_n2740#" 2.95988
cap "a_n15944_n28246#" "a_n13180_n28246#" 1064.6
cap "a_55600_n26986#" "a_51744_n28014#" 53.6047
cap "Bit_4" "CK_1" 213.786
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.nQ" 593.06
cap "a_n55792_n7080#" "clks" 97.9148
cap "a_72208_n2836#" "a_76828_n3204#" 953.462
cap "VDDD" "a_50284_n6052#" 638.355
cap "a_n54036_10796#" "a_n60504_11030#" 1.27301
cap "a_n24648_10796#" "Set" 2570.56
cap "a_n55664_10796#" "a_n58712_11028#" 953.462
cap "a_72336_10796#" "a_68388_11030#" 4.79034
cap "a_66122_n2740#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q" 7.20002
cap "a_n43562_6650#" "clks" 17.2168
cap "a_n67012_n28246#" "a_n68256_n28014#" 782.043
cap "VDDD" "a_n22548_n7312#" 1955.4
cap "a_n58010_7948#" "Set" 2367.19
cap "a_n36028_n26986#" "a_n36028_n28246#" 309.965
cap "a_74728_6688#" "Reset" 2434.04
cap "Set" "a_39348_7948#" 31.4896
cap "clks" "a_n68256_n28014#" 633.544
cap "a_18284_n7312#" "a_2122_n2740#" 2.7929
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q" "a_n21564_n7312#" 0.392802
cap "a_22686_n2406#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q" 60.0277
cap "a_20240_12186#" "Bit_7" 189.019
cap "a_38108_7810#" "a_39348_7948#" 53.6047
cap "a_n14820_n28246#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q" 52.3849
cap "VDDD" "a_45568_7948#" 638.355
cap "a_n32888_n40380#" "vocp" 355.922
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.nQ" "a_n61878_n2740#" 2.4548
cap "VDDD" "a_42436_n6052#" 638.355
cap "clks" "a_n28504_11030#" 24.9964
cap "a_12204_6688#" "a_12018_7948#" 1215.09
cap "a_n36028_n28246#" "a_n39076_n28014#" 953.462
cap "a_n13716_n6052#" "Set" 31.4896
cap "a_47668_n1944#" "a_44828_n3204#" 132.638
cap "a_7352_10796#" "a_4388_11030#" 7.657
cap "a_66122_n1986#" "Set" 2479.02
cap "a_2122_n2740#" "a_8276_n3204#" 1.27113
cap "a_16820_n28246#" "a_5924_n28014#" 558.862
cap "Valid" "a_n55376_n28014#" 27.4965
cap "Bit_6" "Bit_3_n" 14.9321
cap "a_n48804_7948#" "a_n57892_7810#" 53.6047
cap "a_6108_11028#" "Set" 191.867
cap "a_n25892_7810#" "Reset" 652.292
cap "a_80184_10796#" "a_69288_11028#" 558.862
cap "a_71388_n7080#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q" 222.086
cap "Reset" "a_n22036_12056#" 31.4896
cap "vocp" "a_n36028_n28246#" 121.044
cap "VDDD" "a_n89892_7056#" 3431.41
cap "a_n92504_11030#" "Bit_10" 630.797
cap "a_42728_6688#" "a_45420_10796#" 0.47491
cap "Valid" "a_5924_n28014#" 227.408
cap "a_180_n28246#" "a_4624_n28014#" 969.361
cap "a_6108_7056#" "a_5990_7948#" 646.096
cap "a_52240_12186#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.nQ" 16.1294
cap "Bit_8" "Bit_1" 1569.38
cap "a_n84076_n28014#" "a_n75944_n28246#" 769.54
cap "a_n47356_n6052#" "a_n48480_n7312#" 51.1531
cap "VDDD" "a_n16332_n1944#" 638.355
cap "a_8336_12056#" "a_6108_11028#" 53.6047
cap "VDDD" "a_41448_n1944#" 638.355
cap "a_n29878_n1986#" "a_n23792_n2836#" 222.805
cap "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q" 9511.31
cap "VDDD" "a_n66028_n26986#" 638.355
cap "a_n56648_10796#" "Reset" 112.914
cap "clks" "a_29056_n28246#" 989.857
cap "a_82284_n7312#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.nQ" 0.00919551
cap "a_n58180_n28246#" "a_n60944_n28246#" 1064.6
cap "a_n14820_n28246#" "a_1820_n28246#" 0.848922
cap "a_n89892_7810#" "Reset" 652.292
cap "a_17296_n1944#" "Reset" 35.9562
cap "a_n14820_n28246#" "a_n8256_n28014#" 880.638
cap "a_n23792_n2082#" "Set" 191.867
cap "a_59056_n28246#" "a_52988_n28246#" 5.71725
cap "VDDD" "a_n59338_n40380#" 1512.63
cap "VDDD" "a_n61878_n2740#" 6722.97
cap "vocp" "a_n4400_n28246#" 24.9855
cap "a_46304_n3204#" "a_44828_n3204#" 465.92
cap "a_6108_7056#" "a_4388_11030#" 6.53918
cap "a_12828_n3204#" "Set" 284.283
cap "a_71362_n40380#" "a_72112_n40380#" 2396.46
cap "a_38108_7056#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.nQ" 0.411602
cap "a_n75562_6650#" "Set" 0.523944
cap "a_38108_11028#" "a_48184_12056#" 53.6047
cap "a_37988_n28246#" "a_35924_n28014#" 1260.66
cap "a_72208_n7080#" "a_82284_n6052#" 53.6047
cap "VCM" "a_2122_n2740#" 105.218
cap "Bit_4" "Set" 239.799
cap "vocp" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q" 160.969
cap "a_n28648_n7430#" "clks" 17.2168
cap "a_78544_12056#" "Reset" 61.4518
cap "a_84438_6650#" "Bit_5" 198.503
cap "a_n25892_7810#" "clks" 0.773369
cap "a_n57892_11028#" "Set" 191.867
cap "a_n91612_11030#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q" 2089.97
cap "VDDD" "a_n81456_12056#" 638.355
cap "a_12204_6688#" "Set" 6.40025
cap "a_66122_n1986#" "a_72090_n1944#" 1651.66
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q" "a_n29878_n2740#" 1008.65
cap "a_67496_11030#" "a_70108_7056#" 1.31959
cap "Bit_3_n" "a_42112_n40380#" 1058.58
cap "a_72090_n1944#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.nQ" 39.1038
cap "Bit_1" "Bit_7" 391.663
cap "a_n43760_12186#" "a_n60504_11030#" 512.593
cap "Valid" "a_n43180_n28246#" 1.65412
cap "a_34122_n2740#" "a_41452_n7312#" 2.95988
cap "a_20924_n28014#" "a_22988_n28246#" 1260.66
cap "a_21744_n28014#" "a_25600_n28246#" 948.463
cap "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.nQ" 684.985
cap "VDDD" "a_n944_n28246#" 1962.54
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q" "Bit_5" 768.82
cap "Set" "a_8090_n1944#" 1287.2
cap "a_n21564_n6052#" "Set" 70.5132
cap "a_180_n28246#" "a_5924_n28014#" 1073.74
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q" "Reset" 2185.71
cap "VDDD" "a_n47356_n6052#" 638.355
cap "clks" "a_n89892_7810#" 0.773369
cap "a_n29820_n26986#" "a_n38256_n28014#" 53.6047
cap "a_46304_n3204#" "a_40208_n2836#" 942.532
cap "clks" "a_17296_n1944#" 1.36204
cap "a_35496_11030#" "a_37990_7948#" 2.95988
cap "a_7388_n7080#" "a_2122_n1986#" 6.53918
cap "a_59056_n28246#" "a_61820_n28246#" 1064.6
cap "a_n15356_n6052#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q" 309.485
cap "a_n53256_n28014#" "a_n49400_n26986#" 53.6047
cap "a_17296_n1944#" "a_8208_n2082#" 53.6047
cap "a_7988_n28246#" "a_8972_n28246#" 1879.13
cap "out_5" "Set" 1409.03
cap "CK_1" "Set" 791.025
cap "a_59578_n40600#" "Bit_2" 995.727
cap "Valid" "a_n75944_n28246#" 708.38
cap "a_n33638_n40380#" "a_n30422_n40600#" 216.147
cap "a_31820_n26986#" "Set" 31.4896
cap "a_15520_n7312#" "a_16644_n6052#" 51.1531
cap "a_n10376_n28014#" "a_n24076_n28014#" 0.411602
cap "a_12018_7948#" "Set" 2775.55
cap "a_73452_n7312#" "Set" 2775.55
cap "a_n55724_n3204#" "a_n55910_n1944#" 1064.6
cap "vocp" "a_29578_n40600#" 23.8865
cap "a_82284_n6052#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q" 97.9224
cap "a_n23792_n2082#" "a_n14704_n1944#" 53.6047
cap "a_59578_n40600#" "vocp" 27.0863
cap "VDDD" "a_38108_11028#" 4328.16
cap "a_n23792_n2082#" "a_n19172_n3204#" 1302.34
cap "VDDD" "a_n29820_n26986#" 638.355
cap "a_69288_11028#" "a_77420_10796#" 743.251
cap "a_n53564_n7312#" "a_n55910_n1944#" 0.47491
cap "VDDD" "a_n10376_n28014#" 529.98
cap "a_n24648_10796#" "a_n23664_12056#" 72.9843
cap "Bit_1" "a_n39076_n28014#" 156.853
cap "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.nQ" 493.779
cap "Reset" "a_37990_7948#" 991.151
cap "Bit_1" "Bit_2" 2925.05
cap "VDDD" "a_72276_n3204#" 3000.66
cap "vocp" "a_31820_n28246#" 30.204
cap "a_80184_10796#" "a_80184_12056#" 327.794
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q" "a_70108_7810#" 881.485
cap "a_50924_n28014#" "a_51744_n28014#" 4248.57
cap "a_n14820_n28246#" "Bit_8" 385.934
cap "a_9964_12056#" "a_6108_11028#" 53.6047
cap "a_13420_10796#" "a_3496_11030#" 4.70301
cap "Bit_1" "vocp" 5128.39
cap "a_n91612_11030#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.nQ" 0.0754819
cap "a_n21564_n7312#" "a_n16480_n7312#" 994.035
cap "a_n87012_7948#" "a_n90010_7948#" 51.1531
cap "a_80644_n6052#" "a_79520_n7312#" 51.1531
cap "Bit_8" "a_n11760_12186#" 189.019
cap "VDDD" "a_n60570_11594#" 13218
cap "a_n10376_n28014#" "a_n13180_n28246#" 0.00919551
cap "a_79520_n7312#" "a_74436_n7312#" 994.035
cap "a_40208_n7080#" "a_47520_n7312#" 586.722
cap "a_84240_12186#" "VCM" 0.18791
cap "Bit_1" "a_15180_n28246#" 170.665
cap "a_6744_n28014#" "a_15180_n28246#" 422.046
cap "a_12064_n7312#" "Reset" 971.892
cap "VDDD" "a_n57892_7056#" 3431.41
cap "Bit_2_n" "a_56362_n40380#" 743.106
cap "a_66122_n2740#" "a_66122_n1986#" 6834.76
cap "a_n88652_7948#" "a_n89824_6688#" 327.794
cap "a_66122_n2740#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.nQ" 2.4548
cap "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.nQ" 493.779
cap "a_n83796_6688#" "a_n82432_7948#" 323.492
cap "VDDD" "a_n19936_n7312#" 3040.54
cap "VDDD" "a_72336_10796#" 4887.46
cap "a_n79400_n28246#" "a_n82012_n28246#" 1214.3
cap "Set" "a_n51028_n28246#" 284.383
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q" "Set" 877.082
cap "a_n19936_n7312#" "a_n19936_n6052#" 323.492
cap "a_12204_6688#" "a_13568_7948#" 323.492
cap "a_n86036_12056#" "a_n89892_11028#" 53.6047
cap "a_44064_n7312#" "Set" 6.40025
cap "a_70600_n26986#" "a_66744_n28014#" 53.6047
cap "a_73452_n7312#" "a_72090_n1944#" 0.107877
cap "a_72336_10796#" "a_70108_11028#" 1302.34
cap "a_n29878_n1986#" "a_n23724_n3204#" 4.00449
cap "a_66122_n1986#" "a_71388_n7080#" 6.53918
cap "Set" "a_38108_7810#" 261.162
cap "a_74056_n28246#" "a_65924_n28014#" 769.54
cap "a_n56648_10796#" "a_n55664_12056#" 72.9843
cap "a_n43562_6650#" "a_n60504_11030#" 665.958
cap "a_79196_7948#" "Set" 70.5132
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.nQ" "Reset" 6.269
cap "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q" 4943.22
cap "a_n53564_n6052#" "Set" 70.5132
cap "a_n53272_6688#" "Reset" 2434.04
cap "a_n14820_n28246#" "Bit_7" 700.704
cap "a_n15944_n28246#" "a_n14820_n26986#" 51.1531
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.nQ" "a_5288_11028#" 0.411602
cap "a_36388_11030#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q" 2.23232
cap "a_50284_n7312#" "a_40208_n7080#" 703.323
cap "VDDD" "a_75088_n1944#" 638.355
cap "out_7" "Set" 85.9241
cap "a_42436_n6052#" "a_41452_n7312#" 55.9613
cap "a_n24652_7948#" "Set" 31.4896
cap "a_8336_10796#" "a_4388_11030#" 4.79034
cap "a_2122_n1986#" "a_2122_n2740#" 6834.76
cap "a_8336_12056#" "Set" 31.7563
cap "a_n21028_n26986#" "Set" 31.7563
cap "a_80644_n6052#" "Reset" 95.2283
cap "a_59056_n28246#" "Valid" 708.38
cap "a_74436_n7312#" "Reset" 2434.04
cap "a_66122_n2740#" "Bit_4" 630.797
cap "a_37990_7948#" "a_40988_7948#" 51.1531
cap "clks" "a_74056_n28246#" 983.726
cap "a_40208_n2082#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q" 421.951
cap "a_34122_n2740#" "a_40090_n1944#" 4.70301
cap "a_64624_n28014#" "a_51744_n28014#" 0.451977
cap "a_22686_n2406#" "a_51744_n28014#" 880.638
cap "a_n28180_n28246#" "a_n28180_n26986#" 327.794
cap "a_n29878_n2740#" "a_n16480_n7312#" 2.95988
cap "Valid" "a_35924_n28014#" 227.408
cap "a_68972_n28246#" "a_68972_n26986#" 309.965
cap "VDDD" "a_n50580_10796#" 1995.32
cap "a_40208_n2082#" "Set" 191.867
cap "a_n56612_n7080#" "a_n61878_n1986#" 6.53918
cap "a_n7012_n28246#" "a_n6028_n26986#" 72.9843
cap "a_15180_n26986#" "a_15180_n28246#" 309.485
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q" "Reset" 2185.71
cap "a_12064_n7312#" "a_9452_n7312#" 1215.09
cap "Valid" "a_n58180_n28246#" 1.65412
cap "vocp" "a_26362_n40380#" 564.514
cap "Bit_8" "a_n11562_6650#" 198.503
cap "a_36388_11030#" "a_42728_6688#" 1.71603
cap "a_30662_n40380#" "Bit_4" 0.581396
cap "clks" "a_n79400_n28246#" 974.868
cap "a_7388_n7080#" "a_2122_n2740#" 1.31959
cap "Set" "out_10" 85.9241
cap "clks" "a_n36028_n28246#" 2438.69
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q" "a_n55910_n1944#" 1725.39
cap "a_n29878_n1986#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q" 2.23232
cap "a_n6028_n28246#" "a_n6028_n26986#" 309.965
cap "a_15180_n28246#" "a_26362_n40380#" 154.227
cap "a_n14820_n28246#" "Bit_2" 208.832
cap "a_n23910_n1944#" "a_n20912_n1944#" 51.1531
cap "a_n25892_11028#" "a_n28504_11030#" 0.709444
cap "a_n28180_n28246#" "a_n38256_n28014#" 703.323
cap "a_72090_n1944#" "Set" 1287.2
cap "a_n14820_n28246#" "vocp" 2957.75
cap "clks" "a_n54076_n28014#" 297.175
cap "a_n55910_n1944#" "a_n61878_n2740#" 4.70301
cap "a_n14704_n1944#" "Set" 31.7563
cap "clks" "a_38972_n28246#" 2438.69
cap "a_44018_7948#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q" 993.622
cap "a_48184_10796#" "a_45420_10796#" 1064.6
cap "a_n29820_n28246#" "Bit_9" 368.412
cap "a_40336_10796#" "Set" 284.283
cap "a_n19172_n3204#" "Set" 284.283
cap "a_n47888_n40380#" "Bit_9" 1431.01
cap "a_n29878_n1986#" "a_n17696_n3204#" 3.9278
cap "a_n14820_n28246#" "a_15180_n28246#" 444.668
cap "Bit_1" "a_72112_n40380#" 1431.01
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q" "a_n57824_6688#" 366.967
cap "a_76204_6688#" "a_77568_7948#" 323.492
cap "a_12064_n7312#" "a_8208_n7080#" 947.465
cap "Reset" "a_11088_n1944#" 61.4518
cap "a_n15422_n40600#" "Bit_7_n" 386.072
cap "a_n57892_7810#" "a_n56652_7948#" 53.6047
cap "a_n38256_n28014#" "a_n44820_n28246#" 880.638
cap "a_73452_n7312#" "a_66122_n2740#" 2.95988
cap "a_20924_n28014#" "Bit_3" 130.941
cap "clks" "a_n4400_n28246#" 1825.04
cap "VDDD" "a_n28180_n28246#" 2999.21
cap "Set" "a_23972_n26986#" 31.7563
cap "Valid" "a_n52012_n28246#" 3.58811
cap "VDDD" "a_n82432_7948#" 638.355
cap "a_n81028_n26986#" "a_n82012_n28246#" 72.9843
cap "a_n49696_n3204#" "a_n55792_n2082#" 947.465
cap "vocp" "a_n66028_n28246#" 210.928
cap "out_9" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q" 142.346
cap "a_n56648_10796#" "a_n60504_11030#" 2.19832
cap "VDDD" "a_n69076_n28014#" 3423.65
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q" "Set" 1231.93
cap "a_73452_n7312#" "a_71388_n7080#" 1260.62
cap "VDDD" "a_n15816_12056#" 638.355
cap "VDDD" "a_14056_n28246#" 1962.54
cap "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q" 9511.31
cap "VDDD" "a_n44820_n28246#" 12611.5
cap "a_71348_7948#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q" 97.9224
cap "a_n57892_7810#" "a_n53272_6688#" 1302.34
cap "Valid" "a_n34400_n28246#" 1.64097
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.nQ" "a_40090_n1944#" 39.1038
cap "a_40276_n3204#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q" 366.967
cap "a_180_n28246#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q" 52.3849
cap "VDDD" "a_79668_n1944#" 638.355
cap "a_n26010_7948#" "Reset" 991.151
cap "a_70176_6688#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q" 366.967
cap "a_n23910_n1944#" "a_n22548_n7312#" 0.107877
cap "a_n19982_7948#" "a_n16804_7948#" 55.9613
cap "a_40276_n3204#" "Set" 992.735
cap "a_45568_7948#" "a_42728_6688#" 132.638
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.nQ" 593.06
cap "a_n32888_n40380#" "a_n30422_n40600#" 208.203
cap "a_10728_6688#" "a_5990_7948#" 994.035
cap "a_n25892_11028#" "a_n22036_12056#" 53.6047
cap "a_n47888_n40380#" "a_n44338_n40380#" 683.649
cap "a_38176_6688#" "a_37990_7948#" 996.805
cap "VDDD" "Bit_2_n" 1565.52
cap "a_71352_10796#" "a_77420_10796#" 5.71725
cap "Set" "a_n23664_12056#" 31.7563
cap "a_n56612_n7080#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q" 222.086
cap "a_180_n28246#" "VCM" 894.295
cap "VDDD" "a_46544_12056#" 638.355
cap "a_n50432_7948#" "a_n53272_6688#" 132.638
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q" "a_3496_11030#" 1008.65
cap "a_13420_10796#" "a_6108_11028#" 587.173
cap "a_61820_n28246#" "a_n9314_n2406#" 366.967
cap "a_n50580_10796#" "a_n55664_10796#" 994.035
cap "VDDD" "a_180_n26986#" 638.355
cap "a_12064_n7312#" "a_10436_n7312#" 465.92
cap "a_11088_n1944#" "a_8208_n2082#" 53.6047
cap "a_66122_n2740#" "Set" 494.436
cap "a_n19172_n3204#" "a_n14704_n1944#" 309.965
cap "a_n45716_n7312#" "a_n56612_n7080#" 558.862
cap "a_82284_n7312#" "a_72208_n7080#" 703.323
cap "a_n29820_n28246#" "a_n22012_n28246#" 993.356
cap "Bit_8" "a_n29820_n28246#" 720.518
cap "VDDD" "a_7348_7948#" 638.355
cap "clks" "a_n81028_n26986#" 35.9562
cap "a_n91612_11030#" "a_n83982_7948#" 1.15501
cap "a_40276_n3204#" "a_40208_n2082#" 703.323
cap "a_72276_n3204#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q" 366.967
cap "a_4388_11030#" "a_10728_6688#" 1.71603
cap "Reset" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q" 825.624
cap "VDDD" "Bit_8_n" 1565.52
cap "a_34122_n2740#" "a_47520_n7312#" 2.95988
cap "a_49624_n28014#" "Set" 1.28898
cap "a_n60422_n40600#" "a_n63638_n40380#" 216.147
cap "a_n54076_n28014#" "a_n49400_n28246#" 942.197
cap "clks" "a_31820_n28246#" 2.7929
cap "VDDD" "a_n54552_n1944#" 638.355
cap "a_71388_n7080#" "Set" 916.043
cap "a_66122_n1986#" "a_78118_n1944#" 7.657
cap "VDDD" "a_77568_7948#" 638.355
cap "a_6176_6688#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q" 366.967
cap "a_n49696_n3204#" "a_n61878_n1986#" 3.9278
cap "Bit_1" "clks" 1346.99
cap "a_6744_n28014#" "clks" 633.544
cap "a_n92570_11594#" "a_n66028_n28246#" 0.416031
cap "a_n15944_n28246#" "a_n22012_n28246#" 5.71725
cap "Bit_6" "Bit_2_n" 0.0717477
cap "VDDD" "a_n16804_7948#" 638.355
cap "a_35496_11030#" "a_45420_10796#" 4.70301
cap "a_40208_n7080#" "Reset" 652.292
cap "a_77420_10796#" "Reset" 984.662
cap "a_34122_n2740#" "a_35352_n7430#" 665.958
cap "a_n91612_11030#" "a_n90010_7948#" 1.15501
cap "VDDD" "a_76820_n26986#" 638.355
cap "VDDD" "a_n70376_n28014#" 529.98
cap "a_76018_7948#" "Reset" 112.439
cap "VDDD" "a_25600_n28246#" 3049.2
cap "a_n87664_10796#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q" 0.263804
cap "a_n92504_11030#" "a_n89892_7810#" 1.05502
cap "a_n59612_11030#" "VCM" 131.255
cap "a_72336_10796#" "a_72336_12056#" 309.965
cap "a_9448_n1944#" "a_8276_n3204#" 327.794
cap "a_59056_n28246#" "a_50924_n28014#" 769.54
cap "a_n23792_n2836#" "a_n23724_n3204#" 558.862
cap "a_n83256_n28014#" "a_n74820_n26986#" 53.6047
cap "a_67988_n28246#" "a_n9314_n2406#" 993.356
cap "a_6108_7810#" "a_7348_7948#" 53.6047
cap "a_n45944_n28246#" "a_n54076_n28014#" 769.54
cap "a_n14820_n28246#" "a_35496_11030#" 149.911
cap "a_1820_n28246#" "a_n944_n28246#" 1064.6
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q" "a_n82580_10796#" 1725.39
cap "VDDD" "a_4624_n28014#" 529.98
cap "a_45420_10796#" "Reset" 984.662
cap "vocp" "a_n58712_11028#" 1064.13
cap "a_n8256_n28014#" "a_n944_n28246#" 587.173
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q" "a_n15816_12056#" 97.9224
cap "Bit_7" "a_n29820_n28246#" 270.051
cap "a_9964_10796#" "a_4388_11030#" 3.9278
cap "a_8336_10796#" "a_7352_10796#" 1879.13
cap "a_82284_n7312#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q" 366.967
cap "a_34122_n2740#" "a_50284_n7312#" 2.7929
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.nQ" 374.416
cap "a_n55724_n3204#" "a_n55792_n2836#" 558.862
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q" "a_n9314_n2406#" 60.0277
cap "vocp" "a_34122_n2740#" 214.679
cap "clks" "a_44056_n28246#" 989.857
cap "VDDD" "out_2" 1238.07
cap "a_n51936_n7312#" "Reset" 971.892
cap "a_74728_6688#" "a_70108_7810#" 1302.34
cap "a_66122_n2740#" "a_72090_n1944#" 4.70301
cap "clks" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q" 187.023
cap "a_6744_n28014#" "a_10600_n28246#" 948.463
cap "VDDD" "a_51744_n28014#" 4294.74
cap "a_n28504_11030#" "a_n23664_10796#" 1.42846
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q" "a_75088_n1944#" 309.485
cap "out_6" "Set" 85.9241
cap "a_72336_10796#" "a_67496_11030#" 1.42846
cap "a_n55792_n7080#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.nQ" 0.451977
cap "a_n14820_n28246#" "Reset" 1001.76
cap "a_n53256_n28014#" "a_n60570_11594#" 880.638
cap "a_n89892_7056#" "a_n91612_11030#" 6.53918
cap "a_n75562_6650#" "Bit_10" 198.503
cap "a_74728_6688#" "a_69990_7948#" 994.035
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.nQ" "Reset" 6.269
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.nQ" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q" 593.06
cap "clks" "a_40208_n7080#" 97.9148
cap "a_n54548_n7312#" "a_n51936_n7312#" 1215.09
cap "a_n29878_n1986#" "a_n21564_n7312#" 1.71603
cap "a_38972_n26986#" "a_38972_n28246#" 309.965
cap "a_35496_11030#" "a_52438_6650#" 665.958
cap "VDDD" "a_49296_n1944#" 638.355
cap "a_15180_n26986#" "clks" 79.0477
cap "a_72988_7948#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q" 309.485
cap "VDDD" "a_n16480_n7312#" 1952.19
cap "a_13420_10796#" "a_12018_7948#" 0.107877
cap "a_n51982_7948#" "a_n51796_6688#" 1215.09
cap "Valid" "a_n9314_n2406#" 537.773
cap "a_n29820_n28246#" "a_n39076_n28014#" 222.236
cap "a_21744_n28014#" "a_25600_n26986#" 53.6047
cap "a_36388_11030#" "vocp" 432.987
cap "a_n53272_6688#" "a_n60504_11030#" 4.7907
cap "a_n29820_n28246#" "Bit_2" 140.325
cap "vocp" "a_5288_11028#" 1064.13
cap "a_29056_n28246#" "a_22988_n28246#" 5.71725
cap "VDDD" "a_n55376_n28014#" 529.98
cap "a_n29820_n28246#" "vocp" 2311.26
cap "a_n37012_n28246#" "a_n44820_n28246#" 993.356
cap "Bit_6" "a_51744_n28014#" 143.163
cap "a_49296_n1944#" "a_46118_n1944#" 72.9843
cap "a_59056_n28246#" "a_64624_n28014#" 39.1038
cap "a_n63638_n40380#" "a_n62888_n40380#" 2396.46
cap "VDDD" "a_5924_n28014#" 3423.65
cap "VDDD" "a_72208_n2836#" 3436.58
cap "a_n21272_6688#" "Set" 328.275
cap "a_n23792_n2836#" "a_n17696_n3204#" 942.532
cap "a_82284_n6052#" "Set" 31.4896
cap "a_22686_n2406#" "a_46820_n26986#" 97.9224
cap "a_n86036_10796#" "Set" 6.40025
cap "a_42436_n7312#" "a_44064_n6052#" 132.638
cap "a_n60570_11594#" "Bit_9" 270.051
cap "a_22686_n2406#" "a_35924_n28014#" 222.236
cap "a_n14820_n28246#" "clks" 9748.36
cap "a_65924_n28014#" "a_79624_n28014#" 0.411602
cap "a_36388_11030#" "a_48184_10796#" 4.00449
cap "a_20924_n28014#" "Set" 764.732
cap "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.nQ" 493.779
cap "a_n29878_n2740#" "VCM" 105.218
cap "a_n23664_10796#" "a_n22036_12056#" 132.638
cap "a_n61810_n3108#" "a_n68256_n28014#" 133.002
cap "a_71362_n40380#" "Bit_1_n" 743.106
cap "a_n15816_12056#" "a_n15816_10796#" 327.794
cap "a_n57892_11028#" "a_n54036_10796#" 947.465
cap "VDDD" "a_n86036_12056#" 638.355
cap "VDDD" "out_8" 625.28
cap "a_n90712_11028#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q" 222.153
cap "a_15520_n7312#" "Reset" 991.151
cap "a_68388_11030#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q" 2.23232
cap "a_16644_n6052#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q" 309.485
cap "a_n92570_11594#" "a_n81028_n28246#" 0.263804
cap "a_n67012_n28246#" "a_n66028_n28246#" 1879.13
cap "a_n57892_11028#" "a_n54036_12056#" 53.6047
cap "a_45662_n40380#" "Bit_3_n" 1543.23
cap "out_3" "Set" 1409.03
cap "a_13420_10796#" "Set" 1287.2
cap "a_n29878_n2740#" "a_n29878_n1986#" 6834.76
cap "a_50284_n6052#" "a_50284_n7312#" 327.794
cap "clks" "a_n66028_n28246#" 2438.69
cap "a_180_n28246#" "a_n9314_n2406#" 672.12
cap "VDDD" "a_53972_n26986#" 638.355
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.nQ" "a_5990_7948#" 39.1038
cap "a_66122_n2740#" "a_71388_n7080#" 1.31959
cap "a_68388_11030#" "VCM" 131.255
cap "a_70108_7056#" "Reset" 296.463
cap "clks" "a_52438_6650#" 17.2168
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q" "a_n55792_n2836#" 222.153
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q" "a_6108_11028#" 421.951
cap "a_16184_10796#" "a_3496_11030#" 1.27113
cap "VDDD" "a_n43180_n28246#" 2999.21
cap "a_n27612_11030#" "VCM" 131.255
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.nQ" "a_n55792_n2082#" 0.451977
cap "a_n18638_n40380#" "Bit_7_n" 743.106
cap "a_n70376_n28014#" "a_n73180_n28246#" 0.00919551
cap "Valid" "a_n60944_n28246#" 708.38
cap "a_n92570_11594#" "a_n29820_n28246#" 5.18375
cap "a_n23256_n28014#" "Set" 191.762
cap "a_n61810_n3108#" "a_n60602_n1950#" 189.019
cap "a_78118_n1944#" "Set" 2570.56
cap "a_n55792_n2836#" "a_n61878_n2740#" 1.15631
cap "a_n59338_n40380#" "Bit_10_n" 1543.23
cap "Bit_10" "Set" 902.204
cap "a_n21028_n28246#" "Valid" 1.80531
cap "Valid" "a_n9076_n28014#" 227.408
cap "a_4388_11030#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.nQ" 0.0754819
cap "a_18284_n6052#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q" 97.9224
cap "a_15520_n7312#" "clks" 116.915
cap "a_n23256_n28014#" "a_n21028_n26986#" 53.6047
cap "a_35496_11030#" "a_41964_10796#" 1.27301
cap "Reset" "a_n58712_11028#" 301.618
cap "Bit_4_n" "a_29578_n40600#" 386.072
cap "a_37288_11028#" "a_45420_10796#" 743.251
cap "VDDD" "a_n75944_n28246#" 1962.54
cap "a_16820_n28246#" "a_16820_n26986#" 327.794
cap "Valid" "a_52988_n28246#" 3.58811
cap "Valid" "a_37988_n28246#" 3.58811
cap "a_n57824_6688#" "a_n59612_11030#" 1.05508
cap "a_n51982_7948#" "a_n59612_11030#" 1.15501
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q" "a_42436_n7312#" 0.263804
cap "a_65924_n28014#" "a_66744_n28014#" 4248.57
cap "clks" "a_n11562_6650#" 17.2168
cap "VDDD" "a_40600_n26986#" 638.355
cap "vocp" "a_n61878_n2740#" 214.679
cap "a_n53256_n28014#" "a_n44820_n28246#" 422.046
cap "a_34122_n2740#" "Reset" 3093.8
cap "a_15520_n7312#" "a_9452_n7312#" 5.71725
cap "a_7988_n28246#" "Set" 2569.89
cap "a_84438_6650#" "Set" 0.523944
cap "a_82284_n7312#" "a_66122_n1986#" 1.05508
cap "VDDD" "a_14118_n1944#" 2035.36
cap "VDDD" "a_n55792_n2082#" 4328.16
cap "clks" "a_70108_7056#" 206.889
cap "a_n7012_n28246#" "a_n9076_n28014#" 1260.66
cap "clks" "a_n49400_n26986#" 31.4896
cap "a_n81028_n28246#" "a_n82012_n28246#" 1879.13
cap "a_36388_11030#" "a_35496_11030#" 6834.59
cap "VDDD" "a_n89824_6688#" 2991.06
cap "a_41964_10796#" "Reset" 971.892
cap "VDDD" "a_n15356_n6052#" 638.355
cap "a_3496_11030#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q" 7.20002
cap "clks" "a_46820_n28246#" 2.7929
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.nQ" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q" 374.416
cap "a_n48480_n7312#" "a_n61878_n1986#" 1.15501
cap "a_6108_7056#" "a_10728_6688#" 953.462
cap "a_9964_10796#" "a_7352_10796#" 1215.09
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q" "Set" 877.082
cap "a_n6028_n28246#" "a_n9076_n28014#" 953.462
cap "clks" "a_66744_n28014#" 572.746
cap "a_57112_n40380#" "a_59578_n40600#" 208.203
cap "Bit_2" "a_n944_n28246#" 86.2385
cap "Bit_10" "out_10" 230.932
cap "a_n80804_7948#" "Set" 70.5132
cap "a_n54036_10796#" "Set" 6.40025
cap "a_11088_n1944#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q" 309.485
cap "a_n53564_n7312#" "Reset" 2434.04
cap "Set" "a_n30944_n28246#" 1058.31
cap "vocp" "a_n944_n28246#" 729.014
cap "a_72090_n1944#" "a_78118_n1944#" 5.71725
cap "a_n23910_n1944#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q" 1725.39
cap "a_19624_n28014#" "a_14056_n28246#" 39.1038
cap "a_n21272_6688#" "a_n18432_7948#" 132.638
cap "a_15520_n7312#" "a_8208_n7080#" 586.722
cap "a_72336_10796#" "a_69288_11028#" 953.462
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.nQ" "a_n61878_n1986#" 29.3532
cap "a_36388_11030#" "Reset" 295.977
cap "a_n9314_n2406#" "a_50924_n28014#" 222.236
cap "Set" "a_40600_n28246#" 6.36509
cap "a_48644_n6052#" "a_40208_n7080#" 53.6047
cap "a_13420_10796#" "a_13568_7948#" 0.150814
cap "a_5288_11028#" "Reset" 301.618
cap "a_180_n28246#" "a_n9076_n28014#" 222.236
cap "Valid" "a_61820_n28246#" 1.65412
cap "a_n20912_n1944#" "Reset" 61.4518
cap "a_n24648_10796#" "a_n28504_11030#" 2.19832
cap "a_n29820_n28246#" "Reset" 1001.76
cap "a_n44820_n28246#" "Bit_9" 925.258
cap "a_68972_n28246#" "CK_1" 0.263804
cap "a_72276_n3204#" "a_72208_n2082#" 703.323
cap "a_78304_n3204#" "a_66122_n1986#" 3.9278
cap "clks" "a_34122_n2740#" 170.16
cap "a_n51936_n6052#" "a_n55792_n7080#" 53.6047
cap "a_n83982_7948#" "Reset" 112.439
cap "a_n54548_n7312#" "a_n53564_n7312#" 1847.8
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q" "a_12018_7948#" 993.622
cap "Valid" "a_n84076_n28014#" 227.408
cap "a_n51982_7948#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q" 993.622
cap "VDDD" "a_18284_n7312#" 2991.06
cap "VDDD" "a_n6028_n26986#" 638.355
cap "a_n81028_n28246#" "clks" 2438.69
cap "a_38108_11028#" "vocp" 877.854
cap "Bit_3" "a_29056_n28246#" 180.385
cap "a_180_n26986#" "a_n8256_n28014#" 53.6047
cap "Bit_9_n" "a_n48638_n40380#" 743.106
cap "VDDD" "a_8276_n3204#" 3000.66
cap "a_n19400_n26986#" "a_n23256_n28014#" 53.6047
cap "a_76820_n28246#" "a_74056_n28246#" 1064.6
cap "Bit_7" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q" 1.81119
cap "a_n49882_n1944#" "a_n49696_n3204#" 1215.09
cap "a_n90010_7948#" "Reset" 991.151
cap "VDDD" "a_n61878_n1986#" 4122.56
cap "VDDD" "a_59056_n28246#" 1962.54
cap "VDDD" "a_46820_n26986#" 638.355
cap "VDDD" "a_8972_n26986#" 638.355
cap "vocp" "a_n60570_11594#" 1433.61
cap "a_n81028_n28246#" "D" 0.416031
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q" "a_n49456_12056#" 309.485
cap "Bit_1" "Bit_5" 3265.21
cap "a_36744_n28014#" "a_40600_n26986#" 53.6047
cap "a_n26712_11028#" "a_n22036_10796#" 942.532
cap "VDDD" "a_35924_n28014#" 3423.65
cap "a_n29878_n2740#" "a_n9314_n2406#" 149.911
cap "a_80644_n6052#" "a_72208_n7080#" 53.6047
cap "a_n83982_7948#" "a_n82580_10796#" 0.107877
cap "a_36388_11030#" "clks" 106.096
cap "a_72208_n7080#" "a_74436_n7312#" 1302.34
cap "Bit_4_n" "a_26362_n40380#" 743.106
cap "a_38108_11028#" "a_48184_10796#" 703.323
cap "a_15520_n7312#" "a_10436_n7312#" 994.035
cap "VDDD" "a_n58180_n28246#" 2999.21
cap "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q" 4943.22
cap "a_72208_n2836#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q" 222.153
cap "a_n29820_n28246#" "clks" 6663.98
cap "a_n22548_n7312#" "Reset" 112.439
cap "a_n49400_n28246#" "a_n49400_n26986#" 323.492
cap "VDDD" "a_5990_7948#" 1952.19
cap "SAR_Asynchronous_top_0/SAR_Logic_0.CK4" "a_35924_n28014#" 1073.74
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q" "a_n59612_11030#" 2.23232
cap "a_42436_n6052#" "Reset" 35.9562
cap "a_45568_7948#" "Reset" 31.4896
cap "a_n48480_n7312#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q" 1688.55
cap "a_n92504_11030#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q" 1008.65
cap "a_n14820_n28246#" "a_n2888_n40380#" 0.258485
cap "a_n17888_n40380#" "a_n14338_n40380#" 683.649
cap "a_72336_10796#" "vocp" 0.416157
cap "a_72208_n2082#" "a_75088_n1944#" 53.6047
cap "a_66122_n2740#" "a_78118_n1944#" 2.19832
cap "a_64624_n28014#" "a_n9314_n2406#" 969.361
cap "a_22686_n2406#" "a_n9314_n2406#" 625.868
cap "VDDD" "a_n60648_n7430#" 821.215
cap "a_68972_n28246#" "Set" 284.383
cap "a_40336_12056#" "a_38108_11028#" 53.6047
cap "Bit_1" "Bit_1_n" 1689.01
cap "a_8276_n3204#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.nQ" 0.00919551
cap "a_34122_n1986#" "VCM" 131.255
cap "a_44828_n3204#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q" 0.263804
cap "a_1820_n28246#" "a_4624_n28014#" 0.00919551
cap "VDDD" "VCM" 35314.9
cap "clks" "a_34624_n28014#" 5.59511
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q" "Set" 877.082
cap "a_n89892_7056#" "Reset" 296.463
cap "Bit_8" "a_n44820_n28246#" 266.534
cap "a_44828_n3204#" "Set" 284.283
cap "a_n45716_n7312#" "a_n48480_n7312#" 996.805
cap "a_n15944_n28246#" "clks" 989.857
cap "a_4624_n28014#" "a_n8256_n28014#" 0.451977
cap "a_n29878_n2740#" "a_n23792_n2836#" 1.15631
cap "Bit_6" "a_59056_n28246#" 219.015
cap "VDDD" "a_n73180_n26986#" 638.355
cap "VDDD" "out_1" 1238.07
cap "vocp" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q" 173.058
cap "a_n16332_n1944#" "Reset" 31.4896
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q" "a_n52912_n1944#" 309.485
cap "a_6744_n28014#" "a_8972_n28246#" 1302.34
cap "VDDD" "a_4388_11030#" 4122.72
cap "a_n75944_n28246#" "a_n73180_n28246#" 1064.6
cap "a_16820_n28246#" "Valid" 1.65412
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q" "Reset" 825.624
cap "a_n38256_n28014#" "a_n34400_n28246#" 948.463
cap "a_n58180_n26986#" "a_n60570_11594#" 97.9224
cap "a_20240_12186#" "a_3496_11030#" 512.593
cap "a_16184_10796#" "a_6108_11028#" 703.323
cap "VDDD" "a_n52012_n28246#" 2032.18
cap "VDDD" "a_n29878_n1986#" 4122.56
cap "a_40336_10796#" "a_41964_12056#" 132.638
cap "a_6108_7810#" "a_5990_7948#" 586.722
cap "Bit_6" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q" 0.607243
cap "a_60662_n40380#" "a_56362_n40380#" 787.389
cap "a_80644_n6052#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q" 309.485
cap "a_74436_n7312#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q" 0.263804
cap "clks" "a_50284_n6052#" 24.6248
cap "VDDD" "a_n17888_n40380#" 4422.02
cap "a_n61878_n2740#" "Reset" 3093.8
cap "a_50924_n28014#" "a_52988_n28246#" 1260.66
cap "a_n40376_n28014#" "a_n44820_n28246#" 969.361
cap "a_n19400_n28246#" "Set" 6.36509
cap "VDDD" "a_75180_n26986#" 638.355
cap "a_n29878_n1986#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.nQ" 29.3532
cap "VDDD" "a_25600_n26986#" 638.355
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q" "a_n54548_n7312#" 993.622
cap "a_40208_n2836#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q" 222.153
cap "a_40208_n2082#" "a_44828_n3204#" 1302.34
cap "VDDD" "a_n34400_n28246#" 3049.2
cap "a_40208_n2836#" "Set" 796.81
cap "a_82284_n7312#" "Set" 1095.88
cap "Bit_6" "VCM" 2524.91
cap "a_180_n28246#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q" 0.101589
cap "a_37288_11028#" "a_41964_10796#" 942.532
cap "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q" 4943.22
cap "Bit_8" "Bit_8_n" 1689.01
cap "Bit_10" "a_n75760_12186#" 189.019
cap "a_39352_10796#" "a_45420_10796#" 5.71725
cap "a_n81456_12056#" "Reset" 61.4518
cap "a_n54548_n7312#" "a_n61878_n2740#" 2.95988
cap "Valid" "a_n7012_n28246#" 3.58811
cap "a_76064_n6052#" "a_74436_n7312#" 132.638
cap "a_n89892_7056#" "clks" 206.889
cap "a_36744_n28014#" "a_46820_n26986#" 53.6047
cap "a_4388_11030#" "a_6108_7810#" 0.233554
cap "a_n92504_11030#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.nQ" 0.648788
cap "a_36744_n28014#" "a_35924_n28014#" 4248.57
cap "VDDD" "a_n45716_n7312#" 2991.06
cap "a_n67012_n28246#" "a_n66028_n26986#" 72.9843
cap "a_n48804_7948#" "Set" 70.5132
cap "a_n51028_n26986#" "a_n52012_n28246#" 72.9843
cap "Valid" "a_n6028_n28246#" 1.80531
cap "a_19624_n28014#" "a_5924_n28014#" 0.411602
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q" "clks" 187.023
cap "clks" "a_n66028_n26986#" 35.9562
cap "a_n24612_n7080#" "a_n22548_n7312#" 1260.62
cap "a_n47356_n6052#" "Reset" 95.2283
cap "a_36388_11030#" "a_37288_11028#" 222.805
cap "a_38108_11028#" "a_35496_11030#" 0.709444
cap "a_n55910_n1944#" "a_n55792_n2082#" 587.173
cap "a_12828_n3204#" "a_17296_n1944#" 309.965
cap "a_n28180_n28246#" "a_n39076_n28014#" 558.862
cap "a_n47816_10796#" "a_n58712_11028#" 558.862
cap "a_22686_n2406#" "a_2122_n2740#" 149.911
cap "a_40208_n2836#" "a_40208_n2082#" 4248.53
cap "a_46304_n3204#" "a_34122_n2740#" 1.27301
cap "a_35496_11030#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.nQ" 0.648788
cap "a_9964_10796#" "a_8336_10796#" 465.92
cap "a_70108_7810#" "a_76018_7948#" 777.913
cap "a_n57892_11028#" "a_n56648_10796#" 782.183
cap "a_6108_7056#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.nQ" 0.411602
cap "clks" "a_n61878_n2740#" 170.16
cap "a_61820_n28246#" "a_50924_n28014#" 558.862
cap "a_72208_n2082#" "a_79668_n1944#" 53.6047
cap "a_n60422_n40600#" "a_n62888_n40380#" 208.203
cap "a_180_n28246#" "Valid" 541.727
cap "a_n55792_n7080#" "Set" 261.162
cap "a_36388_11030#" "a_38176_6688#" 1.05508
cap "a_n81456_12056#" "a_n82580_10796#" 51.1531
cap "a_53972_n28246#" "a_51744_n28014#" 1302.34
cap "a_n53256_n28014#" "a_n43180_n28246#" 703.323
cap "a_n43562_6650#" "Set" 0.523944
cap "a_76018_7948#" "a_69990_7948#" 5.71725
cap "a_78304_n3204#" "Set" 6.40025
cap "Valid" "a_n64400_n28246#" 1.64097
cap "a_n6028_n28246#" "a_n7012_n28246#" 1879.13
cap "a_n79400_n28246#" "a_n83256_n28014#" 948.463
cap "a_72336_10796#" "a_71352_10796#" 1879.13
cap "a_n44820_n28246#" "a_n39076_n28014#" 1073.74
cap "a_n55792_n7080#" "a_n53564_n6052#" 53.6047
cap "a_n25892_7056#" "a_n27612_11030#" 6.53918
cap "Bit_8" "out_2" 2067.76
cap "a_38108_11028#" "Reset" 573.716
cap "a_n68256_n28014#" "Set" 191.762
cap "vocp" "a_n69076_n28014#" 129.519
cap "a_25600_n28246#" "a_23972_n28246#" 466.02
cap "a_n28504_11030#" "Set" 494.436
cap "a_n58712_11028#" "a_n60504_11030#" 1.15631
cap "Reset" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.nQ" 6.269
cap "a_22686_n2406#" "a_52988_n28246#" 993.356
cap "vocp" "a_n44820_n28246#" 2536.33
cap "VDDD" "a_n63638_n40380#" 3387.68
cap "a_n33638_n40380#" "a_n29338_n40380#" 787.389
cap "Bit_2_n" "Bit_2" 1689.01
cap "clks" "a_n944_n28246#" 989.857
cap "a_14056_n28246#" "a_15180_n28246#" 1735.78
cap "a_n60570_11594#" "Reset" 1001.76
cap "a_39388_n7080#" "a_42436_n7312#" 953.462
cap "a_n57892_7056#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.nQ" 0.411602
cap "vocp" "Bit_2_n" 375.282
cap "a_n21564_n7312#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q" 0.263804
cap "Bit_7" "a_25600_n28246#" 8.96174
cap "a_n57892_7056#" "Reset" 296.463
cap "a_n88648_10796#" "a_n89892_11028#" 782.183
cap "VDDD" "a_2122_n1986#" 4122.56
cap "a_180_n28246#" "a_n6028_n28246#" 0.263804
cap "a_29056_n28246#" "Set" 1058.31
cap "a_n19400_n26986#" "a_n19400_n28246#" 323.492
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.nQ" "Reset" 6.269
cap "Valid" "a_n25376_n28014#" 27.4965
cap "a_n19936_n7312#" "Reset" 971.892
cap "vocp" "a_180_n26986#" 18.7802
cap "a_72336_10796#" "Reset" 2434.04
cap "a_n48638_n40380#" "a_n45422_n40600#" 216.147
cap "a_n51796_6688#" "a_n59612_11030#" 1.10325
cap "VDDD" "a_n79400_n26986#" 638.355
cap "a_n29878_n2740#" "a_n23724_n3204#" 1.27113
cap "a_n55910_n1944#" "a_n61878_n1986#" 1651.66
cap "a_n73180_n26986#" "a_n73180_n28246#" 327.794
cap "a_74728_6688#" "Set" 328.275
cap "a_38108_7056#" "a_44018_7948#" 1260.62
cap "a_38108_7056#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q" 1068.65
cap "clks" "a_n29820_n26986#" 79.0477
cap "a_70176_6688#" "a_71348_7948#" 327.794
cap "clks" "a_n10376_n28014#" 5.59511
cap "vocp" "Bit_8_n" 15.5621
cap "a_74728_6688#" "a_79196_7948#" 309.965
cap "a_40276_n3204#" "a_40208_n2836#" 558.862
cap "a_n28648_n7430#" "Set" 0.523944
cap "a_64624_n28014#" "a_61820_n28246#" 0.00919551
cap "a_n58010_7948#" "a_n53272_6688#" 994.035
cap "a_72276_n3204#" "a_73448_n1944#" 327.794
cap "VDDD" "a_74436_n6052#" 638.355
cap "a_44578_n40600#" "Bit_3_n" 386.072
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.nQ" "a_45420_10796#" 39.1038
cap "a_48184_12056#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q" 97.9224
cap "a_n59820_n26986#" "a_n68256_n28014#" 53.6047
cap "a_n25892_7810#" "Set" 261.162
cap "Reset" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q" 1972.63
cap "VDDD" "a_7388_n7080#" 3431.41
cap "a_21744_n28014#" "Valid" 4.2716
cap "a_n23792_n2082#" "a_n22552_n1944#" 53.6047
cap "VDDD" "a_n57824_6688#" 2991.06
cap "VDDD" "a_n51982_7948#" 1955.4
cap "a_75088_n1944#" "Reset" 61.4518
cap "VDDD" "a_60662_n40380#" 1512.63
cap "VDDD" "a_n9314_n2406#" 12177.4
cap "a_n92570_11594#" "a_n69076_n28014#" 1073.74
cap "clks" "a_n60570_11594#" 1655.87
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.nQ" "a_n13716_n7312#" 0.00919551
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q" "a_n51172_n3204#" 0.263804
cap "a_68388_11030#" "a_84240_12186#" 365.216
cap "a_2122_n1986#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.nQ" 29.3532
cap "a_n92570_11594#" "a_n44820_n28246#" 3576.58
cap "a_16184_10796#" "Set" 992.735
cap "a_n25892_7810#" "a_n24652_7948#" 53.6047
cap "a_n14820_n28246#" "a_n3638_n40380#" 154.227
cap "a_n57892_7056#" "clks" 206.889
cap "Valid" "a_50924_n28014#" 227.408
cap "vocp" "a_25600_n28246#" 409.489
cap "Bit_8" "out_8" 230.932
cap "a_53972_n26986#" "a_53972_n28246#" 309.965
cap "a_82284_n7312#" "a_66122_n2740#" 2.7929
cap "SAR_Asynchronous_top_0/SAR_Logic_0.CK4" "a_n9314_n2406#" 2127.73
cap "VDDD" "a_n48638_n40380#" 3387.68
cap "a_66122_n1986#" "a_74436_n7312#" 1.71603
cap "a_n56648_10796#" "Set" 2570.56
cap "a_n61878_n2740#" "a_n51172_n3204#" 1.42846
cap "a_n37012_n28246#" "a_n34400_n28246#" 1214.3
cap "a_n50580_10796#" "Reset" 984.662
cap "a_n89892_7810#" "Set" 261.162
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q" "a_39388_n7080#" 222.086
cap "VDDD" "a_n49456_12056#" 638.355
cap "a_17296_n1944#" "Set" 31.7563
cap "VDDD" "a_7352_10796#" 2035.36
cap "a_n83256_n28014#" "a_n81028_n26986#" 53.6047
cap "a_12064_n7312#" "a_12064_n6052#" 323.492
cap "a_n19982_7948#" "a_n25892_7056#" 1260.62
cap "a_n29878_n2740#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q" 7.20002
cap "a_n79816_12056#" "a_n89892_11028#" 53.6047
cap "vocp" "out_2" 10.0971
cap "a_67496_11030#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q" 7.20002
cap "VDDD" "a_n23792_n2836#" 3436.58
cap "a_82284_n7312#" "a_71388_n7080#" 558.862
cap "a_70108_7810#" "a_70108_7056#" 4248.53
cap "a_n83796_6688#" "a_n85272_6688#" 465.92
cap "vocp" "a_51744_n28014#" 211.113
cap "a_68972_n26986#" "a_66744_n28014#" 53.6047
cap "clks" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q" 104.048
cap "Bit_6" "a_n9314_n2406#" 469.975
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.nQ" "a_n23792_n2836#" 0.411602
cap "a_n29878_n2740#" "a_n17696_n3204#" 1.27301
cap "VDDD" "a_44018_7948#" 1955.4
cap "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q" 9511.31
cap "a_76820_n28246#" "a_79624_n28014#" 0.00919551
cap "a_69990_7948#" "a_70108_7056#" 646.096
cap "a_67496_11030#" "VCM" 105.218
cap "VDDD" "a_n49882_n1944#" 2035.36
cap "a_n57892_7056#" "a_n57892_7810#" 4248.53
cap "a_39352_10796#" "a_41964_10796#" 1215.09
cap "a_n8256_n28014#" "a_n6028_n26986#" 53.6047
cap "a_n24612_n7080#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.nQ" 0.411602
cap "a_n27612_11030#" "a_n26712_11028#" 222.805
cap "a_n19936_n7312#" "a_n24612_n7080#" 942.532
cap "a_74056_n28246#" "CK_1" 1730.31
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q" "Set" 1231.93
cap "a_72208_n2836#" "a_72208_n2082#" 4248.53
cap "a_78304_n3204#" "a_66122_n2740#" 1.27301
cap "VDDD" "a_6108_7056#" 3431.41
cap "a_n82432_7948#" "Reset" 31.4896
cap "Bit_3" "a_31820_n28246#" 0.208835
cap "a_n40376_n28014#" "a_n43180_n28246#" 0.00919551
cap "a_n92504_11030#" "a_n83982_7948#" 2.95988
cap "Bit_1" "Bit_3" 74.9658
cap "a_38108_11028#" "a_37288_11028#" 4248.53
cap "VDDD" "a_n25892_7056#" 3431.41
cap "a_36388_11030#" "a_39352_10796#" 7.657
cap "a_n92570_11594#" "a_n70376_n28014#" 969.361
cap "a_n25892_7056#" "a_n25824_6688#" 558.862
cap "VDDD" "a_2122_n2740#" 6722.97
cap "Valid" "a_64624_n28014#" 27.4965
cap "VDDD" "a_n60944_n28246#" 1962.54
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q" "Reset" 825.624
cap "Valid" "a_22686_n2406#" 541.727
cap "a_n21028_n28246#" "a_n24076_n28014#" 953.462
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.nQ" "a_4388_11030#" 29.3532
cap "a_n44820_n28246#" "Reset" 1001.76
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q" "a_84438_6650#" 1302.66
cap "vocp" "a_72208_n2836#" 1064.13
cap "a_79668_n1944#" "Reset" 31.4896
cap "a_35398_n1950#" "Bit_3" 189.019
cap "a_n91612_11030#" "a_n89824_6688#" 1.05508
cap "Bit_6" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q" 768.82
cap "a_8208_n7080#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q" 421.9
cap "VDDD" "a_n9076_n28014#" 3423.65
cap "VDDD" "a_n21028_n28246#" 4885.91
cap "a_n92504_11030#" "a_n90010_7948#" 2.95988
cap "a_n66028_n28246#" "a_n61810_n3108#" 158.235
cap "a_n53256_n28014#" "a_n52012_n28246#" 782.043
cap "a_n47816_10796#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.nQ" 0.00919551
cap "a_n27612_11030#" "a_n22036_10796#" 3.9278
cap "Set" "a_37990_7948#" 2367.19
cap "a_15180_n28246#" "a_5924_n28014#" 222.236
cap "a_18284_n7312#" "a_18284_n6052#" 327.794
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.nQ" "a_38176_6688#" 0.00919551
cap "a_38108_7810#" "a_37990_7948#" 586.722
cap "a_6108_7056#" "a_6108_7810#" 4248.53
cap "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q" 4943.22
cap "a_n82432_7948#" "a_n82580_10796#" 0.150814
cap "VDDD" "a_52988_n28246#" 2032.18
cap "a_46544_12056#" "Reset" 61.4518
cap "VDDD" "a_37988_n28246#" 2032.18
cap "a_73452_n7312#" "a_74436_n7312#" 1847.8
cap "vocp" "out_8" 46.3644
cap "a_n89892_7810#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q" 421.9
cap "a_n28180_n28246#" "clks" 2.7929
cap "VDDD" "a_16820_n26986#" 638.355
cap "a_n22552_n1944#" "Set" 31.4896
cap "a_n25892_7810#" "a_n18432_7948#" 53.6047
cap "a_n32888_n40380#" "a_n29338_n40380#" 683.649
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q" "a_13420_10796#" 1725.39
cap "a_12064_n7312#" "Set" 6.40025
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.nQ" "a_n60504_11030#" 2.4548
cap "Bit_9" "VCM" 2524.91
cap "a_74056_n28246#" "Set" 1056.16
cap "SAR_Asynchronous_top_0/SAR_Logic_0.CK4" "a_37988_n28246#" 993.356
cap "a_n26712_11028#" "a_n18580_10796#" 743.251
cap "a_29578_n40600#" "Bit_4" 995.727
cap "a_2122_n2740#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.nQ" 2.4548
cap "a_n87664_12056#" "a_n88648_10796#" 72.9843
cap "a_n67012_n28246#" "a_n69076_n28014#" 1260.66
cap "a_82284_n7312#" "a_82284_n6052#" 327.794
cap "Set" "a_n56652_7948#" 31.4896
cap "a_76820_n28246#" "a_66744_n28014#" 703.323
cap "out_1" "Bit_9" 2067.76
cap "clks" "a_n69076_n28014#" 297.175
cap "a_n23910_n1944#" "a_n29878_n1986#" 1651.66
cap "VDDD" "a_44064_n6052#" 638.355
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q" "clks" 187.023
cap "a_14056_n28246#" "clks" 989.857
cap "out_9" "a_n44820_n28246#" 254.741
cap "a_71362_n40380#" "a_74578_n40600#" 216.147
cap "VDDD" "a_n85272_6688#" 4861.33
cap "a_n92504_11030#" "a_n89892_7056#" 1.31959
cap "clks" "a_n44820_n28246#" 3027.71
cap "a_11088_n1944#" "a_8090_n1944#" 51.1531
cap "a_n54036_12056#" "a_n54036_10796#" 323.492
cap "a_n50432_7948#" "a_n50580_10796#" 0.150814
cap "a_59056_n28246#" "a_53972_n28246#" 994.035
cap "a_n79400_n28246#" "Set" 6.36509
cap "a_77568_7948#" "Reset" 31.4896
cap "a_n36028_n28246#" "Set" 284.383
cap "Bit_1" "Bit_4" 1923.16
cap "a_180_n28246#" "a_22686_n2406#" 656.825
cap "a_66122_n1986#" "a_67398_n1950#" 365.419
cap "a_n16804_7948#" "Reset" 35.9562
cap "a_34122_n1986#" "a_42436_n7312#" 1.71603
cap "a_n54076_n28014#" "a_n51028_n28246#" 953.462
cap "VDDD" "a_42436_n7312#" 4861.33
cap "a_n13180_n26986#" "Set" 31.4896
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.nQ" "a_67398_n1950#" 16.1294
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q" "a_n59612_11030#" 2089.97
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q" "a_10436_n7312#" 0.263804
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.nQ" "Set" 114.786
cap "a_n53272_6688#" "Set" 328.275
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.nQ" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q" 374.416
cap "a_n54076_n28014#" "Set" 764.732
cap "a_68388_11030#" "a_70176_6688#" 1.05508
cap "a_n55792_n2836#" "a_n55792_n2082#" 4248.53
cap "VDDD" "a_61820_n28246#" 2999.21
cap "a_38972_n28246#" "Set" 284.383
cap "Bit_9" "a_n34400_n28246#" 22.2443
cap "VDDD" "a_84240_12186#" 2946.76
cap "a_n25892_7056#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q" 1068.65
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q" "Bit_9" 1.81119
cap "clks" "a_180_n26986#" 79.0477
cap "a_n34400_n26986#" "a_n36028_n28246#" 132.638
cap "a_n24612_n7080#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q" 1068.65
cap "a_74436_n7312#" "Set" 328.275
cap "VDDD" "a_n23724_n3204#" 3000.66
cap "a_n14820_n28246#" "Bit_3" 283.284
cap "a_n23256_n28014#" "a_n19400_n28246#" 948.463
cap "Set" "a_n4400_n28246#" 6.36509
cap "a_n60570_11594#" "a_n60504_11030#" 149.911
cap "VDDD" "a_n84076_n28014#" 3423.65
cap "out_2" "Reset" 1019.42
cap "a_n43180_n26986#" "Set" 31.4896
cap "vocp" "a_14118_n1944#" 993.622
cap "a_36388_11030#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.nQ" 29.3532
cap "a_n75562_6650#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q" 1302.66
cap "a_67988_n28246#" "a_70600_n28246#" 1214.3
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.nQ" "a_n23724_n3204#" 0.00919551
cap "a_n57892_7056#" "a_n60504_11030#" 1.31959
cap "vocp" "a_n55792_n2082#" 877.854
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q" "Set" 1231.93
cap "a_n21272_6688#" "a_n28504_11030#" 4.7907
cap "a_36388_11030#" "a_44204_6688#" 1.10325
cap "a_31820_n28246#" "a_31820_n26986#" 327.794
cap "a_n51936_n6052#" "a_n51936_n7312#" 323.492
cap "Bit_4" "a_67398_n1950#" 189.019
cap "a_n29878_n2740#" "a_n21564_n7312#" 4.7907
cap "Bit_1" "CK_1" 217.705
cap "a_n91612_11030#" "VCM" 131.255
cap "Bit_8" "VCM" 2524.91
cap "VDDD" "a_8336_10796#" 4887.46
cap "a_37988_n28246#" "a_36744_n28014#" 782.043
cap "a_n24652_7948#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q" 97.9224
cap "a_3496_11030#" "a_5288_11028#" 1.15631
cap "Bit_6" "a_61820_n28246#" 12.1851
cap "a_49296_n1944#" "Reset" 35.9562
cap "clks" "a_n70376_n28014#" 5.59511
cap "VDDD" "a_67988_n28246#" 2032.18
cap "a_3496_11030#" "a_n29820_n28246#" 149.911
cap "VDDD" "a_n26712_11028#" 3436.58
cap "a_n48480_n7312#" "a_n56612_n7080#" 646.096
cap "clks" "a_25600_n28246#" 974.868
cap "a_n16480_n7312#" "Reset" 991.151
cap "a_80184_10796#" "Set" 992.735
cap "a_34122_n1986#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q" 2.23232
cap "a_n79816_12056#" "a_n79816_10796#" 327.794
cap "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q" 4943.22
cap "a_n47816_10796#" "a_n50580_10796#" 1064.6
cap "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q" 4943.22
cap "a_21744_n28014#" "a_30180_n26986#" 53.6047
cap "clks" "a_4624_n28014#" 5.59511
cap "Bit_4" "a_26362_n40380#" 1497.19
cap "a_20924_n28014#" "a_29056_n28246#" 769.54
cap "VDDD" "a_76828_n3204#" 4887.46
cap "a_n29878_n1986#" "a_n17882_n1944#" 7.657
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q" "SAR_Asynchronous_top_0/SAR_Logic_0.CK4" 60.0277
cap "a_74436_n7312#" "a_72090_n1944#" 0.47491
cap "Valid" "a_n38256_n28014#" 4.2716
cap "a_n55792_n2836#" "a_n61878_n1986#" 222.805
cap "a_72208_n2836#" "Reset" 301.618
cap "VDDD" "a_n88648_10796#" 2035.36
cap "a_n49882_n1944#" "a_n55910_n1944#" 5.71725
cap "VDDD" "a_n60422_n40600#" 1253.19
cap "clks" "a_51744_n28014#" 633.544
cap "a_64624_n28014#" "a_50924_n28014#" 0.411602
cap "a_22686_n2406#" "a_50924_n28014#" 1073.74
cap "a_n81028_n26986#" "Set" 31.7563
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.nQ" "a_70176_6688#" 0.00919551
cap "a_78304_n3204#" "a_78118_n1944#" 1215.09
cap "a_n25892_7810#" "a_n21272_6688#" 1302.34
cap "VDDD" "a_n17696_n3204#" 3050.68
cap "a_n92570_11594#" "a_n75944_n28246#" 1735.78
cap "vocp" "a_n6028_n26986#" 33.0744
cap "a_n14820_n28246#" "Bit_4" 131.654
cap "Bit_7" "VCM" 2524.91
cap "a_n50580_10796#" "a_n60504_11030#" 4.70301
cap "a_n13716_n7312#" "a_n16480_n7312#" 996.805
cap "Valid" "a_n24076_n28014#" 227.408
cap "VDDD" "a_16820_n28246#" 2999.21
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.nQ" "Reset" 6.269
cap "a_n29820_n28246#" "a_n61810_n3108#" 368.721
cap "VDDD" "a_n22036_10796#" 3050.68
cap "a_31820_n28246#" "Set" 992.735
cap "a_38108_11028#" "a_39352_10796#" 782.183
cap "a_n68256_n28014#" "Bit_10" 182.308
cap "a_n26010_7948#" "Set" 2367.19
cap "Bit_1" "Set" 324.238
cap "VDDD" "Valid" 3586.55
cap "Reset" "a_n86036_12056#" 31.4896
cap "a_45568_7948#" "a_44204_6688#" 323.492
cap "vocp" "a_n61878_n1986#" 432.987
cap "a_n45944_n28246#" "a_n44820_n28246#" 1735.78
cap "a_6744_n28014#" "Set" 191.762
cap "clks" "a_49296_n1944#" 1.36204
cap "vocp" "a_59056_n28246#" 413.264
cap "a_23972_n28246#" "a_25600_n26986#" 132.638
cap "VDDD" "a_n51796_6688#" 3040.54
cap "Bit_7" "a_4388_11030#" 670.618
cap "out_8" "Reset" 103.985
cap "Bit_6" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q" 1.81119
cap "a_n30422_n40600#" "Bit_8_n" 386.072
cap "clks" "a_n16480_n7312#" 101.797
cap "a_35398_n1950#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q" 1338.26
cap "VDDD" "a_n56612_n7080#" 3431.41
cap "a_n29820_n28246#" "a_n18638_n40380#" 154.227
cap "Valid" "SAR_Asynchronous_top_0/SAR_Logic_0.CK4" 541.727
cap "a_n25892_7810#" "a_n23012_7948#" 53.6047
cap "a_n87664_12056#" "a_n89892_11028#" 53.6047
cap "Valid" "a_n13180_n28246#" 1.65412
cap "Bit_7" "a_n17888_n40380#" 1431.01
cap "VDDD" "a_55600_n26986#" 638.355
cap "vocp" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q" 160.963
cap "clks" "a_n55376_n28014#" 5.59511
cap "VDDD" "a_n88652_7948#" 638.355
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.nQ" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q" 593.06
cap "a_n87664_10796#" "a_n86036_12056#" 132.638
cap "VDDD" "a_n7012_n28246#" 2032.18
cap "Bit_1" "a_n34400_n26986#" 22.6251
cap "VDDD" "a_67352_n7430#" 821.215
cap "a_n64400_n26986#" "a_n68256_n28014#" 53.6047
cap "a_n19796_6688#" "a_n25892_7056#" 942.532
cap "clks" "a_72208_n2836#" 131.494
cap "clks" "a_5924_n28014#" 297.175
cap "a_n81028_n28246#" "a_n83256_n28014#" 1302.34
cap "Bit_2" "VCM" 2315.79
cap "Set" "a_44056_n28246#" 1058.31
cap "a_n14820_n28246#" "CK_1" 308.938
cap "a_n79816_10796#" "a_n89892_11028#" 703.323
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q" "Set" 877.082
cap "vocp" "VCM" 5593.35
cap "a_16184_10796#" "a_13420_10796#" 1064.6
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.nQ" "a_n61878_n2740#" 0.648788
cap "VDDD" "a_n6028_n28246#" 4885.91
cap "Bit_6" "Valid" 224.511
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.nQ" "clks" 0.550499
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q" "a_n26712_11028#" 222.153
cap "a_n24612_n7080#" "a_n16480_n7312#" 646.096
cap "VDDD" "a_n79816_12056#" 638.355
cap "vocp" "out_1" 10.0971
cap "a_n48638_n40380#" "Bit_9" 1497.19
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q" "a_40208_n7080#" 881.485
cap "a_34122_n2740#" "Bit_3" 630.797
cap "a_66122_n2740#" "a_74436_n7312#" 4.7907
cap "a_40208_n7080#" "Set" 261.162
cap "a_40208_n7080#" "a_44064_n7312#" 947.465
cap "a_4388_11030#" "vocp" 432.987
cap "a_72336_10796#" "a_73964_10796#" 465.92
cap "a_n23910_n1944#" "a_n23792_n2836#" 743.251
cap "a_77420_10796#" "Set" 1287.2
cap "a_n82012_n28246#" "a_n75944_n28246#" 5.71725
cap "VDDD" "a_71348_7948#" 638.355
cap "a_n84076_n28014#" "a_n73180_n28246#" 558.862
cap "VDDD" "a_180_n28246#" 16831.1
cap "a_n22548_n7312#" "a_n23792_n7080#" 777.913
cap "CK_1" "a_79624_n28014#" 959.617
cap "vocp" "a_n29878_n1986#" 432.987
cap "VDDD" "a_70176_6688#" 2991.06
cap "a_76018_7948#" "Set" 2775.55
cap "a_42728_6688#" "a_44018_7948#" 1847.8
cap "a_42728_6688#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q" 0.392802
cap "Bit_1" "a_74578_n40600#" 995.727
cap "VDDD" "a_n64400_n28246#" 3049.2
cap "a_n58180_n28246#" "a_n58180_n26986#" 327.794
cap "VDDD" "a_10728_6688#" 4861.33
cap "a_10600_n28246#" "a_5924_n28014#" 942.197
cap "a_79196_7948#" "a_76018_7948#" 55.9613
cap "clks" "a_53972_n26986#" 35.9562
cap "a_42436_n7312#" "a_41452_n7312#" 1847.8
cap "a_n55792_n2082#" "a_n52912_n1944#" 53.6047
cap "a_n39076_n28014#" "a_n34400_n28246#" 942.197
cap "a_74436_n7312#" "a_71388_n7080#" 953.462
cap "a_14118_n1944#" "Reset" 112.914
cap "a_180_n28246#" "SAR_Asynchronous_top_0/SAR_Logic_0.CK4" 1872.1
cap "vocp" "a_25600_n26986#" 22.126
cap "Reset" "a_n55792_n2082#" 573.716
cap "VDDD" "a_n62888_n40380#" 4422.02
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q" "a_n61810_n3108#" 768.82
cap "a_45420_10796#" "Set" 1287.2
cap "a_n61810_n3108#" "a_n66028_n26986#" 33.7313
cap "vocp" "a_n34400_n28246#" 627.325
cap "a_40208_n2836#" "a_44828_n3204#" 953.462
cap "a_56362_n40380#" "a_22686_n2406#" 154.227
cap "a_n89824_6688#" "Reset" 7.79899
cap "a_n51936_n7312#" "Set" 6.40025
cap "clks" "a_n43180_n28246#" 2.7929
cap "vocp" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q" 173.058
cap "Valid" "a_36744_n28014#" 4.2716
cap "a_n15356_n6052#" "Reset" 95.2283
cap "a_n38256_n28014#" "a_n25376_n28014#" 0.451977
cap "a_74728_6688#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q" 0.392802
cap "a_n9314_n2406#" "a_53972_n28246#" 0.263804
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.nQ" "a_8208_n7080#" 0.451977
cap "a_n61810_n3108#" "a_n61878_n2740#" 630.797
cap "a_n44338_n40380#" "a_n48638_n40380#" 787.389
cap "a_n25892_11028#" "a_n15816_12056#" 53.6047
cap "a_n14820_n28246#" "Set" 1821.98
cap "a_38108_11028#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.nQ" 0.451977
cap "a_n24076_n28014#" "a_n25376_n28014#" 1.09818
cap "Bit_8" "a_n9314_n2406#" 734.498
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.nQ" "Set" 114.786
cap "Bit_6" "a_180_n28246#" 707.465
cap "a_10728_6688#" "a_6108_7810#" 1302.34
cap "a_1820_n28246#" "a_n9076_n28014#" 558.862
cap "VDDD" "a_n25376_n28014#" 529.98
cap "VDDD" "a_n59612_11030#" 4122.72
cap "a_n51936_n6052#" "a_n53564_n7312#" 132.638
cap "VDDD" "a_9964_10796#" 3050.68
cap "clks" "a_n75944_n28246#" 989.857
cap "a_n9076_n28014#" "a_n8256_n28014#" 4248.57
cap "a_n14820_n28246#" "out_7" 254.741
cap "a_7348_7948#" "a_6176_6688#" 327.794
cap "a_n92570_11594#" "a_n73180_n26986#" 97.9224
cap "clks" "a_40600_n26986#" 31.4896
cap "Bit_3" "Bit_3_n" 1689.01
cap "a_6108_11028#" "a_5288_11028#" 4248.53
cap "a_n26712_11028#" "a_n15816_10796#" 558.862
cap "a_57112_n40380#" "Bit_2_n" 1058.58
cap "a_n57892_11028#" "a_n58712_11028#" 4248.53
cap "VDDD" "a_n89892_11028#" 4328.16
cap "clks" "a_14118_n1944#" 29.695
cap "VDDD" "a_43088_n1944#" 638.355
cap "a_67496_11030#" "a_84240_12186#" 512.593
cap "a_n63638_n40380#" "Bit_10_n" 743.106
cap "clks" "a_n55792_n2082#" 162.196
cap "a_n66028_n28246#" "Set" 284.383
cap "Bit_9_n" "a_n45422_n40600#" 386.072
cap "VDDD" "a_n21564_n7312#" 4861.33
cap "a_18284_n7312#" "Reset" 7.79899
cap "a_n56648_10796#" "a_n54036_10796#" 1215.09
cap "a_14118_n1944#" "a_8208_n2082#" 782.183
cap "a_n80804_7948#" "a_n89892_7810#" 53.6047
cap "VDDD" "a_21744_n28014#" 4294.74
cap "VDDD" "a_n49696_n3204#" 3050.68
cap "Valid" "a_n73180_n28246#" 1.65412
cap "a_52438_6650#" "Set" 0.523944
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.nQ" "a_39388_n7080#" 0.411602
cap "a_30662_n40380#" "a_29578_n40600#" 293.96
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.nQ" "a_n26712_11028#" 0.411602
cap "a_n19936_n6052#" "a_n21564_n7312#" 132.638
cap "a_n37012_n28246#" "Valid" 3.58811
cap "CK_1" "a_66744_n28014#" 422.042
cap "a_81296_n1944#" "a_76828_n3204#" 309.965
cap "vocp" "a_n63638_n40380#" 26.5959
cap "a_n61878_n1986#" "Reset" 295.977
cap "a_40336_10796#" "a_45420_10796#" 994.035
cap "a_78544_12056#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q" 309.485
cap "a_21744_n28014#" "SAR_Asynchronous_top_0/SAR_Logic_0.CK4" 422.046
cap "a_68388_11030#" "a_76204_6688#" 1.10325
cap "a_n17882_n1944#" "a_n23792_n2836#" 1260.62
cap "VDDD" "a_50924_n28014#" 3423.65
cap "Bit_7" "a_n9314_n2406#" 260.889
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.nQ" "a_68388_11030#" 0.0754819
cap "a_n23792_n2082#" "a_n20912_n1944#" 53.6047
cap "VDDD" "a_9448_n1944#" 638.355
cap "a_72336_10796#" "a_73964_12056#" 132.638
cap "a_n27612_11030#" "a_n18580_10796#" 1651.66
cap "a_35496_11030#" "VCM" 105.218
cap "Bit_2" "a_2122_n1986#" 670.618
cap "a_76828_n3204#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q" 0.263804
cap "a_n45716_n6052#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q" 97.9224
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q" "Reset" 2185.44
cap "vocp" "a_2122_n1986#" 432.987
cap "a_15520_n7312#" "Set" 2367.19
cap "a_n54548_n7312#" "a_n61878_n1986#" 1.15501
cap "VDDD" "Bit_9_n" 1565.52
cap "a_5990_7948#" "Reset" 991.151
cap "a_40090_n1944#" "a_44064_n6052#" 0.150814
cap "a_n61810_n3108#" "a_n60570_11594#" 547.548
cap "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q" 9511.31
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q" "a_n21272_6688#" 0.263804
cap "a_n45716_n7312#" "a_n45716_n6052#" 327.794
cap "a_n11562_6650#" "Set" 0.523944
cap "a_n51028_n28246#" "a_n49400_n26986#" 132.638
cap "VDDD" "a_72988_7948#" 638.355
cap "a_49624_n28014#" "a_44056_n28246#" 39.1038
cap "a_66122_n2740#" "a_67398_n1950#" 512.361
cap "a_18284_n7312#" "clks" 361.808
cap "clks" "a_n6028_n26986#" 35.9562
cap "Reset" "VCM" 20267.1
cap "a_70108_7056#" "Set" 916.043
cap "a_40090_n1944#" "a_42436_n7312#" 0.47491
cap "a_14056_n28246#" "a_8972_n28246#" 994.035
cap "a_n19982_7948#" "a_n27612_11030#" 1.15501
cap "a_n23910_n1944#" "a_n23724_n3204#" 1064.6
cap "out_1" "Reset" 1019.42
cap "Bit_6" "a_50924_n28014#" 140.072
cap "a_34122_n1986#" "a_39388_n7080#" 6.53918
cap "a_n21028_n28246#" "a_n22012_n28246#" 1879.13
cap "Bit_8" "a_n9076_n28014#" 168.147
cap "a_60662_n40380#" "Bit_2" 0.581396
cap "Bit_2" "a_n9314_n2406#" 260.889
cap "VDDD" "a_39388_n7080#" 3431.41
cap "clks" "a_n61878_n1986#" 253.096
cap "a_53972_n28246#" "a_52988_n28246#" 1879.13
cap "a_59056_n28246#" "clks" 989.857
cap "VDDD" "a_n29878_n2740#" 6722.97
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.nQ" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q" 374.416
cap "a_8276_n3204#" "a_8208_n2082#" 703.323
cap "Set" "a_46820_n28246#" 992.735
cap "a_4388_11030#" "Reset" 295.977
cap "a_4388_11030#" "a_20438_6650#" 243.614
cap "a_66744_n28014#" "Set" 191.762
cap "vocp" "a_60662_n40380#" 4.88344
cap "vocp" "a_n9314_n2406#" 1735.84
cap "a_n45944_n28246#" "a_n43180_n28246#" 1064.6
cap "clks" "a_8972_n26986#" 35.9562
cap "a_n23256_n28014#" "a_n13180_n26986#" 53.6047
cap "a_n23012_7948#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q" 309.485
cap "clks" "a_35924_n28014#" 297.175
cap "a_n29878_n1986#" "Reset" 295.977
cap "a_n29878_n2740#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.nQ" 2.4548
cap "a_16184_10796#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q" 366.967
cap "a_n59612_11030#" "a_n55664_10796#" 4.79034
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.nQ" "a_n23792_n7080#" 0.451977
cap "a_67352_n7430#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q" 1302.66
cap "a_n19936_n7312#" "a_n23792_n7080#" 947.465
cap "clks" "a_n58180_n28246#" 2.7929
cap "a_n29820_n28246#" "CK_1" 892.618
cap "a_n92570_11594#" "a_n63638_n40380#" 154.227
cap "a_15180_n28246#" "a_n9314_n2406#" 916.146
cap "VDDD" "a_64624_n28014#" 529.98
cap "VDDD" "a_22686_n2406#" 26123.3
cap "a_n58712_11028#" "Set" 796.81
cap "a_n75760_12186#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q" 1338.26
cap "a_61820_n26986#" "a_51744_n28014#" 53.6047
cap "a_7352_10796#" "vocp" 993.622
cap "VDDD" "a_30180_n26986#" 638.355
cap "a_34122_n2740#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q" 1008.65
cap "a_3352_n7430#" "a_2122_n1986#" 243.949
cap "a_n51172_n3204#" "a_n55792_n2082#" 1302.34
cap "a_n4400_n28246#" "a_n4400_n26986#" 323.492
cap "a_34122_n2740#" "a_44064_n7312#" 2.99973
cap "a_n60648_n7430#" "clks" 17.2168
cap "a_n49882_n1944#" "a_n55792_n2836#" 1260.62
cap "a_34122_n2740#" "Set" 494.436
cap "a_18284_n7312#" "a_8208_n7080#" 703.323
cap "VDDD" "a_68388_11030#" 4122.72
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q" "Reset" 1972.63
cap "a_30662_n40380#" "a_26362_n40380#" 787.389
cap "SAR_Asynchronous_top_0/SAR_Logic_0.CK4" "a_22686_n2406#" 1656.88
cap "a_n23792_n2082#" "a_n16332_n1944#" 53.6047
cap "clks" "VCM" 775.685
cap "a_n91612_11030#" "a_n85272_6688#" 1.71603
cap "vocp" "a_n23792_n2836#" 1064.13
cap "Valid" "a_n53256_n28014#" 4.2716
cap "SAR_Asynchronous_top_0/SAR_Logic_0.CK4" "a_30180_n26986#" 309.485
cap "a_n29878_n1986#" "a_n13716_n7312#" 1.05508
cap "a_n81028_n28246#" "Set" 284.383
cap "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.nQ" 493.779
cap "VDDD" "a_n27612_11030#" 4122.72
cap "a_70108_11028#" "a_68388_11030#" 3.49428
cap "a_n21564_n6052#" "a_n22548_n7312#" 55.9613
cap "a_n26010_7948#" "a_n21272_6688#" 994.035
cap "a_n25824_6688#" "a_n27612_11030#" 1.05508
cap "a_n45716_n7312#" "Reset" 7.79899
cap "a_8208_n2836#" "a_14118_n1944#" 1260.62
cap "a_41964_10796#" "Set" 6.40025
cap "a_70108_7810#" "a_77568_7948#" 53.6047
cap "a_4388_11030#" "clks" 106.096
cap "VDDD" "a_56362_n40380#" 3387.68
cap "a_20924_n28014#" "a_31820_n28246#" 558.862
cap "a_n19982_7948#" "a_n18580_10796#" 0.107877
cap "a_n55724_n3204#" "Set" 992.735
cap "a_n49882_n1944#" "vocp" 993.622
cap "a_47196_7948#" "a_44018_7948#" 55.9613
cap "clks" "a_n52012_n28246#" 115.263
cap "a_n29878_n1986#" "clks" 253.096
cap "a_n36028_n28246#" "a_n30944_n28246#" 994.035
cap "a_19624_n28014#" "a_16820_n28246#" 0.00919551
cap "a_n53564_n7312#" "Set" 328.275
cap "a_40208_n2082#" "a_34122_n2740#" 0.709444
cap "Bit_6" "a_22686_n2406#" 638.491
cap "a_1820_n28246#" "Valid" 1.65412
cap "clks" "a_75180_n26986#" 61.4518
cap "a_36388_11030#" "Set" 2479.02
cap "a_n53564_n7312#" "a_n53564_n6052#" 309.965
cap "a_19624_n28014#" "Valid" 27.4965
cap "Valid" "a_n8256_n28014#" 4.2716
cap "clks" "a_25600_n26986#" 31.4896
cap "a_n26010_7948#" "a_n23012_7948#" 51.1531
cap "a_5288_11028#" "Set" 796.81
cap "a_36388_11030#" "a_38108_7810#" 0.233554
cap "a_n46704_n1944#" "a_n55792_n2082#" 53.6047
cap "a_55600_n28246#" "a_51744_n28014#" 948.463
cap "a_67496_11030#" "a_180_n28246#" 149.911
cap "a_48184_10796#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q" 366.967
cap "clks" "a_n34400_n28246#" 974.868
cap "a_n29820_n28246#" "Set" 1821.98
cap "a_67496_11030#" "a_70176_6688#" 2.7929
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q" "a_n55664_10796#" 0.263804
cap "Bit_2" "a_2122_n2740#" 630.797
cap "a_41362_n40380#" "Bit_3_n" 743.106
cap "a_6108_7810#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.nQ" 0.451977
cap "VDDD" "a_14544_12056#" 638.355
cap "a_n83982_7948#" "Set" 2775.55
cap "VDDD" "a_n87664_12056#" 638.355
cap "clks" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q" 90.1819
cap "Valid" "Bit_9" 227.691
cap "vocp" "a_2122_n2740#" 214.679
cap "VDDD" "a_10600_n26986#" 638.355
cap "a_38972_n28246#" "a_40600_n28246#" 466.02
cap "a_n9076_n28014#" "Bit_2" 155.225
cap "a_n24612_n7080#" "a_n29878_n1986#" 6.53918
cap "a_n25892_7810#" "a_n28504_11030#" 1.05502
cap "VDDD" "a_n83796_6688#" 3040.54
cap "a_34624_n28014#" "Set" 1.28898
cap "Bit_1" "a_n28602_n1950#" 189.019
cap "a_72276_n3204#" "a_66122_n1986#" 4.00449
cap "a_n45716_n7312#" "clks" 299.526
cap "vocp" "a_n9076_n28014#" 268.424
cap "a_n61878_n1986#" "a_n51172_n3204#" 4.79034
cap "a_n7012_n28246#" "a_n8256_n28014#" 782.043
cap "a_n15944_n28246#" "Set" 1058.31
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.nQ" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q" 593.06
cap "a_72276_n3204#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.nQ" 0.00919551
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q" "a_8988_7948#" 309.485
cap "a_n69076_n28014#" "a_n61810_n3108#" 128.787
cap "a_n57892_7056#" "a_n58010_7948#" 646.096
cap "a_n90010_7948#" "Set" 2367.19
cap "a_42436_n7312#" "a_47520_n7312#" 994.035
cap "VDDD" "a_n79816_10796#" 3000.66
cap "a_n57892_11028#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.nQ" 0.451977
cap "vocp" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q" 160.969
cap "VDDD" "a_n18580_10796#" 1995.32
cap "VDDD" "a_76204_6688#" 3040.54
cap "a_n61810_n3108#" "a_n44820_n28246#" 564.458
cap "a_22686_n2406#" "a_36744_n28014#" 422.046
cap "vocp" "a_52988_n28246#" 20.58
cap "a_2122_n1986#" "Reset" 295.977
cap "a_8208_n2836#" "a_8276_n3204#" 558.862
cap "a_n6028_n28246#" "a_n8256_n28014#" 1302.34
cap "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.nQ" 493.779
cap "CK_1" "a_n61878_n2740#" 149.911
cap "a_72112_n40380#" "a_n9314_n2406#" 0.258485
cap "a_40336_10796#" "a_41964_10796#" 465.92
cap "a_n28180_n26986#" "a_n38256_n28014#" 53.6047
cap "a_74056_n28246#" "a_68972_n28246#" 994.035
cap "a_80184_10796#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q" 366.967
cap "a_25600_n28246#" "a_22988_n28246#" 1214.3
cap "Bit_8" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q" 1.81119
cap "a_50284_n6052#" "Set" 31.4896
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q" "a_n23792_n7080#" 881.485
cap "VDDD" "a_38108_7056#" 3431.41
cap "a_n22548_n7312#" "Set" 2775.55
cap "a_34122_n1986#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.nQ" 0.0754819
cap "a_1820_n28246#" "a_180_n28246#" 366.967
cap "a_15180_n28246#" "a_16820_n26986#" 97.9224
cap "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.nQ" 493.779
cap "a_n91612_11030#" "a_n88648_10796#" 7.657
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q" "a_n27612_11030#" 2089.97
cap "VDDD" "a_n48480_n7312#" 1952.19
cap "a_180_n28246#" "a_n8256_n28014#" 422.046
cap "VDDD" "a_48184_12056#" 638.355
cap "a_42436_n6052#" "Set" 70.5132
cap "a_76820_n28246#" "a_76820_n26986#" 327.794
cap "a_74436_n6052#" "Reset" 35.9562
cap "a_45568_7948#" "a_38108_7810#" 53.6047
cap "VDDD" "a_n19982_7948#" 1955.4
cap "a_36388_11030#" "a_40336_10796#" 4.79034
cap "a_8972_n28246#" "a_5924_n28014#" 953.462
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.nQ" "a_40208_n2082#" 0.451977
cap "a_40276_n3204#" "a_34122_n2740#" 1.27113
cap "a_n57824_6688#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.nQ" 0.00919551
cap "VDDD" "a_75662_n40380#" 1512.63
cap "VDDD" "a_n28180_n26986#" 638.355
cap "a_7988_n28246#" "a_6744_n28014#" 782.043
cap "a_7388_n7080#" "Reset" 296.463
cap "Valid" "a_53972_n28246#" 1.80531
cap "a_3352_n7430#" "a_2122_n2740#" 665.958
cap "a_n57824_6688#" "Reset" 7.79899
cap "a_n89892_7056#" "Set" 916.043
cap "a_n51982_7948#" "Reset" 112.439
cap "a_49624_n28014#" "a_46820_n28246#" 0.00919551
cap "a_n52012_n28246#" "a_n49400_n28246#" 1214.3
cap "a_n9314_n2406#" "Reset" 479.771
cap "VDDD" "a_n45422_n40600#" 1253.19
cap "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.nQ" 684.985
cap "Bit_8" "Valid" 213.504
cap "VDDD" "a_n14338_n40380#" 1512.63
cap "a_41448_n1944#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q" 97.9224
cap "a_n17882_n1944#" "a_n17696_n3204#" 1215.09
cap "a_n22012_n28246#" "Valid" 3.58811
cap "Bit_10" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q" 768.82
cap "a_41448_n1944#" "Set" 31.4896
cap "a_55600_n26986#" "a_53972_n28246#" 132.638
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q" "Set" 877.082
cap "vocp" "a_61820_n28246#" 719.377
cap "clks" "a_2122_n1986#" 273.081
cap "a_n66028_n26986#" "Set" 31.7563
cap "VDDD" "a_70600_n28246#" 3049.2
cap "VDDD" "a_n38256_n28014#" 4294.74
cap "Reset" "a_n49456_12056#" 61.4518
cap "a_14118_n1944#" "a_14304_n3204#" 1215.09
cap "a_35496_11030#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q" 1008.65
cap "a_7352_10796#" "Reset" 112.914
cap "a_35496_11030#" "a_44018_7948#" 2.95988
cap "a_2122_n1986#" "a_8208_n2082#" 3.49428
cap "a_39388_n7080#" "a_41452_n7312#" 1260.62
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q" "a_47520_n7312#" 1688.55
cap "a_n61878_n2740#" "Set" 494.436
cap "a_65924_n28014#" "a_n9314_n2406#" 1073.74
cap "a_n45944_n28246#" "a_n52012_n28246#" 5.71725
cap "clks" "a_n79400_n26986#" 31.4896
cap "a_9452_n7312#" "a_2122_n1986#" 1.15501
cap "Valid" "a_23972_n28246#" 1.80531
cap "Bit_8" "a_n7012_n28246#" 114.293
cap "a_n92504_11030#" "a_n89824_6688#" 2.7929
cap "a_n14820_n28246#" "out_3" 7.35962
cap "a_20240_12186#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q" 1338.26
cap "VDDD" "a_n24076_n28014#" 3423.65
cap "a_n23792_n2836#" "Reset" 301.618
cap "Valid" "a_n40376_n28014#" 27.4965
cap "VDDD" "a_76064_n7312#" 3040.54
cap "VDDD" "a_34122_n1986#" 4122.56
cap "clks" "a_7388_n7080#" 317.185
cap "VDDD" "a_n25824_6688#" 2991.06
cap "a_40208_n2082#" "a_41448_n1944#" 53.6047
cap "Bit_8" "a_n6028_n28246#" 129.619
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q" "Reset" 825.624
cap "a_8336_10796#" "vocp" 0.416157
cap "a_n59612_11030#" "Bit_9" 670.618
cap "a_44018_7948#" "Reset" 112.439
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q" "a_n18580_10796#" 1725.39
cap "VDDD" "a_n19936_n6052#" 638.355
cap "a_n49882_n1944#" "Reset" 112.914
cap "clks" "a_n9314_n2406#" 7402.35
cap "a_n90010_7948#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q" 1688.55
cap "a_n13180_n28246#" "a_n24076_n28014#" 558.862
cap "a_n23910_n1944#" "a_n21564_n7312#" 0.47491
cap "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.nQ" 684.985
cap "VDDD" "a_70108_11028#" 4328.16
cap "Bit_7" "Valid" 227.691
cap "VDDD" "SAR_Asynchronous_top_0/SAR_Logic_0.CK4" 11460.6
cap "a_72208_n2082#" "a_76828_n3204#" 1302.34
cap "a_9452_n7312#" "a_7388_n7080#" 1260.62
cap "a_n14820_n28246#" "a_n23256_n28014#" 422.046
cap "a_n60504_11030#" "VCM" 105.218
cap "Set" "a_n944_n28246#" 1058.31
cap "vocp" "a_n26712_11028#" 1064.13
cap "a_6176_6688#" "a_5990_7948#" 996.805
cap "a_8208_n7080#" "a_2122_n1986#" 0.233554
cap "VDDD" "a_n13180_n28246#" 2999.21
cap "a_n27612_11030#" "a_n15816_10796#" 4.00449
cap "a_6108_7056#" "Reset" 296.463
cap "a_40276_n3204#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.nQ" 0.00919551
cap "a_46118_n1944#" "a_34122_n1986#" 7.657
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q" "a_50284_n7312#" 366.967
cap "VDDD" "a_46118_n1944#" 2035.36
cap "a_n60422_n40600#" "Bit_10_n" 386.072
cap "vocp" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q" 173.058
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q" "a_77420_10796#" 1725.39
cap "a_43088_n1944#" "a_40090_n1944#" 51.1531
cap "a_n48804_7948#" "a_n53272_6688#" 309.965
cap "vocp" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q" 173.058
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q" "a_76018_7948#" 993.622
cap "a_n57892_11028#" "a_n50580_10796#" 587.173
cap "a_n16332_n1944#" "a_n19172_n3204#" 132.638
cap "a_n19982_7948#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q" 993.622
cap "a_n25892_7056#" "Reset" 296.463
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.nQ" "a_n27612_11030#" 29.3532
cap "VDDD" "a_6108_7810#" 4287.94
cap "Reset" "a_2122_n2740#" 3093.8
cap "vocp" "a_76828_n3204#" 0.416157
cap "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.nQ" 684.985
cap "clks" "a_n23792_n2836#" 131.494
cap "a_8276_n3204#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q" 366.967
cap "vocp" "a_n88648_10796#" 993.622
cap "VDDD" "Bit_6" 24786.2
cap "VDDD" "a_n51028_n26986#" 638.355
cap "a_n14820_n28246#" "a_7988_n28246#" 0.045705
cap "a_n57892_7810#" "a_n57824_6688#" 703.323
cap "a_n51982_7948#" "a_n57892_7810#" 777.913
cap "a_4388_11030#" "a_6176_6688#" 1.05508
cap "a_38108_11028#" "Set" 191.867
cap "a_8208_n7080#" "a_7388_n7080#" 4248.53
cap "a_n89892_7056#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q" 222.086
cap "a_n10376_n28014#" "Set" 1.28898
cap "Valid" "a_n39076_n28014#" 227.408
cap "a_n66028_n28246#" "Bit_10" 8.27035
cap "clks" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q" 187.023
cap "a_n19796_6688#" "a_n27612_11030#" 1.10325
cap "a_67496_11030#" "a_68388_11030#" 6834.59
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.nQ" 374.416
cap "Valid" "Bit_2" 205.385
cap "Set" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.nQ" 114.786
cap "a_n92570_11594#" "a_n84076_n28014#" 222.236
cap "Bit_6" "SAR_Asynchronous_top_0/SAR_Logic_0.CK4" 1053.44
cap "a_38108_7810#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.nQ" 0.451977
cap "a_72276_n3204#" "Set" 992.735
cap "a_n49882_n1944#" "clks" 29.4186
cap "a_n16480_n7312#" "a_n23792_n7080#" 586.722
cap "a_n70376_n28014#" "a_n83256_n28014#" 0.451977
cap "a_n32888_n40380#" "a_n33638_n40380#" 2396.46
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.nQ" "a_n28504_11030#" 0.648788
cap "Bit_9_n" "Bit_9" 1689.01
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q" "Reset" 2185.71
cap "a_n60570_11594#" "a_n51028_n28246#" 0.416031
cap "VDDD" "a_16184_12056#" 638.355
cap "vocp" "Valid" 2000.35
cap "a_15180_n28246#" "a_16820_n28246#" 366.967
cap "a_n60570_11594#" "Set" 1821.98
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q" "Bit_9" 768.82
cap "a_6108_7056#" "clks" 206.889
cap "a_180_n28246#" "Bit_7" 249.251
cap "a_15180_n28246#" "Valid" 541.727
cap "a_36388_11030#" "a_52240_12186#" 365.216
cap "a_40276_n3204#" "a_41448_n1944#" 327.794
cap "a_n57892_7056#" "Set" 916.043
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q" "a_n23792_n2082#" 421.951
cap "a_n23910_n1944#" "a_n29878_n2740#" 4.70301
cap "a_2122_n1986#" "a_10436_n7312#" 1.71603
cap "a_n7012_n28246#" "Bit_2" 13.5529
cap "a_n67012_n28246#" "a_n60944_n28246#" 5.71725
cap "a_n64400_n26986#" "a_n66028_n28246#" 132.638
cap "a_n15816_10796#" "a_n18580_10796#" 1064.6
cap "a_n91612_11030#" "a_n89892_11028#" 3.49428
cap "clks" "a_n25892_7056#" 206.889
cap "a_44064_n6052#" "Reset" 31.4896
cap "VDDD" "a_36744_n28014#" 4294.74
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.nQ" "Set" 114.786
cap "clks" "a_2122_n2740#" 190.103
cap "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q" 9511.31
cap "a_n19936_n7312#" "Set" 6.40025
cap "vocp" "a_n7012_n28246#" 158.149
cap "clks" "a_n60944_n28246#" 989.857
cap "a_n17888_n40380#" "a_n15422_n40600#" 208.203
cap "a_n92504_11030#" "VCM" 105.218
cap "a_72336_10796#" "Set" 284.283
cap "a_n85272_6688#" "Reset" 2434.04
cap "a_8208_n2836#" "a_2122_n1986#" 222.805
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q" "a_n28504_11030#" 7.20002
cap "a_80184_10796#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.nQ" 0.00919551
cap "a_2122_n2740#" "a_8208_n2082#" 0.709444
cap "a_n6028_n28246#" "Bit_2" 621.839
cap "a_60180_n26986#" "a_51744_n28014#" 53.6047
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.nQ" "a_n18580_10796#" 39.1038
cap "VDDD" "a_n55664_10796#" 4887.46
cap "a_n21028_n28246#" "clks" 2438.69
cap "a_50924_n28014#" "a_53972_n28246#" 953.462
cap "clks" "a_n9076_n28014#" 670.722
cap "SAR_Asynchronous_top_0/SAR_Logic_0.CK4" "a_36744_n28014#" 880.638
cap "VDDD" "a_42112_n40380#" 4383.97
cap "a_9452_n7312#" "a_2122_n2740#" 2.95988
cap "a_42436_n7312#" "Reset" 2434.04
cap "vocp" "a_n6028_n28246#" 195.603
cap "a_7388_n7080#" "a_10436_n7312#" 953.462
cap "a_n44338_n40380#" "Bit_9_n" 1543.23
cap "a_45180_n26986#" "a_44056_n28246#" 51.1531
cap "Set" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q" 1083.03
cap "Bit_5" "VCM" 2512.05
cap "a_n37012_n28246#" "a_n38256_n28014#" 782.043
cap "clks" "a_52988_n28246#" 115.263
cap "SAR_Asynchronous_top_0/SAR_Logic_0.CK4" "a_42112_n40380#" 0.258485
cap "a_n25892_7810#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.nQ" 0.451977
cap "clks" "a_37988_n28246#" 115.263
cap "a_n60570_11594#" "out_10" 254.741
cap "a_38108_11028#" "a_40336_10796#" 1302.34
cap "a_72276_n3204#" "a_72090_n1944#" 1064.6
cap "a_180_n28246#" "Bit_2" 176.683
cap "a_n62888_n40380#" "Bit_10_n" 1058.58
cap "a_21744_n28014#" "a_23972_n28246#" 1302.34
cap "a_8972_n26986#" "a_8972_n28246#" 309.965
cap "a_180_n28246#" "vocp" 1926.43
cap "a_n84076_n28014#" "a_n82012_n28246#" 1260.66
cap "a_n59820_n26986#" "a_n60570_11594#" 309.485
cap "a_n85272_6688#" "a_n82580_10796#" 0.47491
cap "vocp" "a_n64400_n28246#" 45.1122
cap "a_67496_11030#" "a_76204_6688#" 2.99973
cap "a_n92570_11594#" "Valid" 541.727
cap "a_70108_7810#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q" 421.9
cap "a_n50580_10796#" "Set" 1287.2
cap "a_67496_11030#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.nQ" 0.648788
cap "VDDD" "a_n73180_n28246#" 2999.21
cap "a_180_n28246#" "a_15180_n28246#" 1151.59
cap "a_8208_n7080#" "a_2122_n2740#" 1.05502
cap "CK_1" "a_n44820_n28246#" 681.928
cap "VDDD" "a_n37012_n28246#" 2032.18
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.nQ" "a_n55910_n1944#" 39.1038
cap "Bit_6" "a_42112_n40380#" 235.199
cap "a_69990_7948#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q" 1688.55
cap "a_21744_n28014#" "Bit_7" 159.939
cap "a_n25892_7810#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q" 421.9
cap "a_n19982_7948#" "a_n19796_6688#" 1215.09
cap "a_37288_11028#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q" 222.153
cap "a_8336_10796#" "Reset" 2434.04
cap "VDDD" "a_n87012_7948#" 638.355
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q" "a_n57892_7810#" 421.9
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q" "a_70108_7056#" 1068.65
cap "a_n26010_7948#" "a_n28504_11030#" 2.95988
cap "a_n49882_n1944#" "a_n51172_n3204#" 1879.13
cap "Reset" "a_n26712_11028#" 301.618
cap "a_20924_n28014#" "a_34624_n28014#" 0.411602
cap "a_13420_10796#" "a_5288_11028#" 743.251
cap "clks" "a_61820_n28246#" 2.7929
cap "a_n39076_n28014#" "a_n25376_n28014#" 0.411602
cap "VDDD" "a_n15816_10796#" 3000.66
cap "VDDD" "a_81296_n1944#" 638.355
cap "a_38108_7056#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q" 222.086
cap "a_34122_n1986#" "a_41452_n7312#" 1.15501
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q" "Reset" 1972.63
cap "a_22686_n2406#" "a_53972_n28246#" 0.416031
cap "a_n49696_n3204#" "a_n55792_n2836#" 942.532
cap "VDDD" "a_41452_n7312#" 1955.4
cap "a_n29878_n2740#" "a_n17882_n1944#" 2.19832
cap "a_72090_n1944#" "a_75088_n1944#" 51.1531
cap "vocp" "a_n59612_11030#" 432.987
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q" "Reset" 1972.63
cap "a_n57824_6688#" "a_n60504_11030#" 2.7929
cap "VDDD" "a_27112_n40380#" 4383.97
cap "a_n51982_7948#" "a_n60504_11030#" 2.95988
cap "VDDD" "a_n55910_n1944#" 1995.32
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.nQ" "a_n61878_n1986#" 0.0754819
cap "VDDD" "a_72336_12056#" 638.355
cap "clks" "a_n84076_n28014#" 297.175
cap "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.nQ" 684.985
cap "a_76828_n3204#" "Reset" 2434.04
cap "a_n28180_n28246#" "Set" 992.735
cap "a_31820_n28246#" "a_29056_n28246#" 1064.6
cap "vocp" "a_n89892_11028#" 877.854
cap "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q" 9511.31
cap "Reset" "a_n88648_10796#" 112.914
cap "a_67988_n28246#" "a_65924_n28014#" 1260.66
cap "a_n15356_n6052#" "a_n23792_n7080#" 53.6047
cap "Bit_4" "a_51744_n28014#" 150.366
cap "a_n29820_n28246#" "a_n23256_n28014#" 880.638
cap "a_72208_n2836#" "a_66122_n1986#" 222.805
cap "a_72276_n3204#" "a_66122_n2740#" 1.27113
cap "a_n44820_n28246#" "a_n51028_n28246#" 0.263804
cap "a_72336_12056#" "a_70108_11028#" 53.6047
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.nQ" "a_77420_10796#" 39.1038
cap "a_n17696_n3204#" "Reset" 971.892
cap "a_10436_n7312#" "a_2122_n2740#" 4.7907
cap "a_n69076_n28014#" "Set" 764.732
cap "a_21744_n28014#" "vocp" 328.116
cap "a_72208_n2836#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.nQ" 0.411602
cap "a_n15816_12056#" "Set" 31.4896
cap "a_n54036_10796#" "a_n58712_11028#" 942.532
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q" "Set" 877.082
cap "a_14056_n28246#" "Set" 1058.31
cap "a_n44820_n28246#" "Set" 2386.44
cap "a_n29820_n28246#" "Bit_10" 373.072
cap "Reset" "a_n22036_10796#" 971.892
cap "a_38108_7056#" "a_42728_6688#" 953.462
cap "VDDD" "a_n19796_6688#" 3040.54
cap "D" "a_n84076_n28014#" 1065.75
cap "Valid" "a_n82012_n28246#" 3.58811
cap "a_n49882_n1944#" "a_n46704_n1944#" 72.9843
cap "VDDD" "a_n14820_n26986#" 638.355
cap "Bit_8" "a_n27612_11030#" 670.618
cap "a_n13716_n7312#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q" 366.967
cap "CK_1" "a_76820_n26986#" 97.9224
cap "a_8208_n2836#" "a_2122_n2740#" 1.15631
cap "a_21744_n28014#" "a_15180_n28246#" 880.638
cap "a_n92570_11594#" "a_n62888_n40380#" 0.258485
cap "a_n51796_6688#" "Reset" 971.892
cap "a_2122_n1986#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q" 2089.97
cap "Bit_1" "a_n28648_n7430#" 198.503
cap "clks" "a_67988_n28246#" 112.439
cap "a_n87664_10796#" "a_n88648_10796#" 1879.13
cap "VDDD" "a_67496_11030#" 6722.92
cap "vocp" "a_50924_n28014#" 221.552
cap "a_n25892_7810#" "a_n26010_7948#" 586.722
cap "a_n15944_n28246#" "a_n23256_n28014#" 587.173
cap "a_3496_11030#" "a_5990_7948#" 2.95988
cap "a_14304_n3204#" "a_2122_n1986#" 3.9278
cap "a_39388_n7080#" "a_47520_n7312#" 646.096
cap "a_n83256_n28014#" "a_n75944_n28246#" 587.173
cap "VDDD" "a_14578_n40600#" 1253.19
cap "a_27112_n40380#" "Bit_6" 235.199
cap "a_n56612_n7080#" "Reset" 296.463
cap "clks" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q" 90.1819
cap "a_n88648_10796#" "a_n82580_10796#" 5.71725
cap "a_69288_11028#" "a_68388_11030#" 222.805
cap "a_67496_11030#" "a_70108_11028#" 0.709444
cap "clks" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q" 90.1819
cap "a_57112_n40380#" "a_60662_n40380#" 683.649
cap "a_3496_11030#" "VCM" 105.218
cap "a_n61810_n3108#" "a_n61878_n1986#" 670.618
cap "a_n55792_n7080#" "a_n51936_n7312#" 947.465
cap "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.nQ" 684.985
cap "clks" "a_76828_n3204#" 0.542475
cap "Valid" "a_65924_n28014#" 224.886
cap "Bit_7" "a_22686_n2406#" 827.501
cap "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q" 4943.22
cap "a_n29338_n40380#" "Bit_8_n" 1543.23
cap "VDDD" "a_n53256_n28014#" 4294.74
cap "Bit_7" "a_30180_n26986#" 7.92951
cap "a_n54548_n7312#" "a_n56612_n7080#" 1260.62
cap "a_7348_7948#" "Set" 31.4896
cap "a_7388_n7080#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q" 1068.65
cap "Bit_9" "a_n45422_n40600#" 995.727
cap "a_3496_11030#" "a_4388_11030#" 6834.59
cap "a_16820_n28246#" "clks" 2.7929
cap "a_61820_n26986#" "a_n9314_n2406#" 97.9224
cap "Valid" "a_n67012_n28246#" 3.58811
cap "a_n54552_n1944#" "Set" 31.4896
cap "a_n29820_n28246#" "a_n30944_n28246#" 1735.78
cap "a_n91612_11030#" "a_n83796_6688#" 1.10325
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q" "a_n15816_10796#" 366.967
cap "a_50284_n7312#" "a_39388_n7080#" 558.862
cap "a_n80804_7948#" "a_n83982_7948#" 55.9613
cap "clks" "Valid" 564.983
cap "a_68972_n28246#" "a_66744_n28014#" 1302.34
cap "a_n38256_n28014#" "Bit_9" 142.104
cap "a_6108_7056#" "a_6176_6688#" 558.862
cap "vocp" "a_n29878_n2740#" 214.679
cap "a_n24612_n7080#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q" 222.086
cap "a_n16804_7948#" "Set" 70.5132
cap "a_41964_10796#" "a_41964_12056#" 323.492
cap "a_74728_6688#" "a_77420_10796#" 0.47491
cap "Bit_6" "a_14578_n40600#" 0.0717477
cap "a_37988_n28246#" "a_38972_n26986#" 72.9843
cap "a_70600_n26986#" "a_70600_n28246#" 323.492
cap "VDDD" "a_16644_n6052#" 638.355
cap "a_n60648_n7430#" "a_n61810_n3108#" 198.503
cap "a_n11760_12186#" "a_n28504_11030#" 512.593
cap "VDDD" "a_1820_n28246#" 2999.21
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.nQ" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q" 374.416
cap "a_n91612_11030#" "a_n79816_10796#" 4.00449
cap "VDDD" "a_42728_6688#" 4861.33
cap "a_74728_6688#" "a_76018_7948#" 1847.8
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q" "a_n19172_n3204#" 0.263804
cap "a_180_n28246#" "Reset" 1001.11
cap "a_76820_n26986#" "Set" 31.4896
cap "a_n61810_n3108#" "VCM" 2315.79
cap "VDDD" "a_n23910_n1944#" 1995.32
cap "a_70176_6688#" "Reset" 7.79899
cap "a_n70376_n28014#" "Set" 1.28898
cap "VDDD" "a_19624_n28014#" 529.98
cap "VDDD" "a_n8256_n28014#" 4294.74
cap "clks" "a_n56612_n7080#" 299.027
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.nQ" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q" 593.06
cap "a_25600_n28246#" "Set" 6.36509
cap "a_n9314_n2406#" "Bit_5" 168.983
cap "a_n44820_n26986#" "a_n44820_n28246#" 309.485
cap "a_10728_6688#" "Reset" 2434.04
cap "a_n23910_n1944#" "a_n19936_n6052#" 0.150814
cap "clks" "a_55600_n26986#" 31.4896
cap "a_22686_n2406#" "Bit_2" 446.658
cap "Valid" "D" 664.336
cap "a_n53256_n28014#" "a_n51028_n26986#" 53.6047
cap "a_n45716_n7312#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.nQ" 0.00919551
cap "a_n89892_7810#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q" 881.485
cap "a_n23910_n1944#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.nQ" 39.1038
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q" "a_n60504_11030#" 7.20002
cap "a_n66028_n28246#" "a_n68256_n28014#" 1302.34
cap "vocp" "a_64624_n28014#" 8.97505
cap "VDDD" "Bit_9" 7069.97
cap "clks" "a_n7012_n28246#" 1059.6
cap "clks" "a_67352_n7430#" 17.2168
cap "vocp" "a_22686_n2406#" 2127.97
cap "a_4624_n28014#" "Set" 1.28898
cap "a_34122_n1986#" "a_40090_n1944#" 1651.66
cap "a_n66028_n26986#" "Bit_10" 14.3658
cap "VDDD" "a_70600_n26986#" 638.355
cap "VDDD" "a_40090_n1944#" 1995.32
cap "a_n44338_n40380#" "a_n45422_n40600#" 293.96
cap "Bit_1" "a_71362_n40380#" 1497.19
cap "out_2" "Set" 1409.03
cap "a_34122_n2740#" "a_44828_n3204#" 1.42846
cap "a_68388_11030#" "vocp" 432.987
cap "a_10600_n28246#" "Valid" 1.64097
cap "a_15180_n28246#" "a_22686_n2406#" 2074.18
cap "VDDD" "Bit_5_n" 1565.23
cap "a_n59338_n40380#" "Bit_10" 0.581396
cap "clks" "a_n6028_n28246#" 2706.23
cap "Set" "a_51744_n28014#" 191.762
cap "a_n51796_6688#" "a_n57892_7810#" 947.465
cap "vocp" "a_n27612_11030#" 432.987
cap "a_56362_n40380#" "Bit_2" 1497.19
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.nQ" 374.416
cap "a_n29878_n1986#" "a_n23792_n7080#" 0.233554
cap "a_n59612_11030#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.nQ" 0.0754819
cap "a_59056_n28246#" "a_60180_n26986#" 51.1531
cap "VDDD" "a_18284_n6052#" 638.355
cap "vocp" "a_56362_n40380#" 275.282
cap "a_n90712_11028#" "a_n88648_10796#" 1260.62
cap "a_46118_n1944#" "a_40090_n1944#" 5.71725
cap "a_n18638_n40380#" "a_n17888_n40380#" 2396.46
cap "a_49296_n1944#" "Set" 31.7563
cap "a_78544_12056#" "a_77420_10796#" 51.1531
cap "a_9964_10796#" "Reset" 971.892
cap "a_n59612_11030#" "Reset" 295.977
cap "a_180_n28246#" "clks" 6020.89
cap "a_n67012_n28246#" "a_n64400_n28246#" 1214.3
cap "a_n16480_n7312#" "Set" 2367.19
cap "clks" "a_n64400_n28246#" 974.868
cap "a_12828_n3204#" "a_14118_n1944#" 1879.13
cap "VDDD" "a_n44338_n40380#" 1512.63
cap "Reset" "a_n89892_11028#" 573.716
cap "a_2122_n2740#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q" 1008.65
cap "a_40208_n2836#" "a_34122_n2740#" 1.15631
cap "a_14304_n3204#" "a_2122_n2740#" 1.27301
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q" "a_5288_11028#" 222.153
cap "a_n51796_6688#" "a_n50432_7948#" 323.492
cap "a_43088_n1944#" "Reset" 61.4518
cap "a_n21564_n7312#" "Reset" 2434.04
cap "a_n55376_n28014#" "Set" 1.28898
cap "VDDD" "a_53972_n28246#" 4885.91
cap "a_n11562_6650#" "a_n28504_11030#" 665.958
cap "Bit_6" "Bit_5_n" 14.9321
cap "a_n49696_n3204#" "Reset" 971.892
cap "a_n22012_n28246#" "a_n24076_n28014#" 1260.66
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.nQ" "a_n89892_7810#" 0.451977
cap "a_72208_n2836#" "Set" 796.81
cap "Set" "a_5924_n28014#" 764.732
cap "a_n73180_n26986#" "a_n83256_n28014#" 53.6047
cap "Valid" "a_n49400_n28246#" 1.64097
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.nQ" "a_47520_n7312#" 39.1038
cap "a_74436_n6052#" "a_72208_n7080#" 53.6047
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.nQ" "a_n15816_10796#" 0.00919551
cap "VDDD" "a_n91612_11030#" 4122.72
cap "a_49296_n1944#" "a_40208_n2082#" 53.6047
cap "VDDD" "Bit_8" 8072.14
cap "VDDD" "a_n22012_n28246#" 2032.18
cap "a_n87664_10796#" "a_n89892_11028#" 1302.34
cap "a_14118_n1944#" "a_8090_n1944#" 5.71725
cap "a_n23256_n28014#" "a_n10376_n28014#" 0.451977
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.nQ" "Set" 114.786
cap "VCM" "out_4" 282.477
cap "Bit_7" "a_n14338_n40380#" 0.581396
cap "Bit_1" "a_n36028_n28246#" 126.233
cap "VDDD" "a_n17882_n1944#" 2035.36
cap "a_n82580_10796#" "a_n89892_11028#" 587.173
cap "clks" "a_n25376_n28014#" 5.59511
cap "clks" "a_n59612_11030#" 106.096
cap "out_8" "Set" 85.9241
cap "a_n26010_7948#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.nQ" 39.1038
cap "Bit_3" "VCM" 2315.79
cap "a_n45944_n28246#" "Valid" 708.38
cap "VDDD" "a_23972_n28246#" 4885.91
cap "VDDD" "a_n40376_n28014#" 529.98
cap "VDDD" "a_69288_11028#" 3436.58
cap "a_n60570_11594#" "Bit_10" 911.816
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q" "Reset" 825.624
cap "Set" "a_53972_n26986#" 31.7563
cap "a_n92504_11030#" "a_n85272_6688#" 4.7907
cap "a_48644_n6052#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q" 309.485
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.nQ" "a_n55792_n2836#" 0.411602
cap "a_72988_7948#" "Reset" 95.2283
cap "a_74728_6688#" "a_70108_7056#" 953.462
cap "out_3" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q" 145.264
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.nQ" "a_50284_n7312#" 0.00919551
cap "a_21744_n28014#" "clks" 633.544
cap "SAR_Asynchronous_top_0/SAR_Logic_0.CK4" "a_23972_n28246#" 0.263804
cap "a_69288_11028#" "a_70108_11028#" 4248.53
cap "a_71352_10796#" "a_68388_11030#" 7.657
cap "Bit_6" "Bit_8" 340.12
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.nQ" "a_n89892_11028#" 0.451977
cap "a_66122_n1986#" "VCM" 131.255
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q" "a_n55012_7948#" 309.485
cap "VDDD" "Bit_7" 7047.8
cap "a_39388_n7080#" "Reset" 296.463
cap "a_n43180_n28246#" "Set" 992.735
cap "a_59056_n28246#" "Bit_4" 131.629
cap "a_n26010_7948#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q" 1688.55
cap "a_72208_n2836#" "a_72090_n1944#" 743.251
cap "a_55600_n28246#" "a_52988_n28246#" 1214.3
cap "a_n29878_n2740#" "Reset" 3093.8
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.nQ" "a_40208_n2836#" 0.411602
cap "a_34122_n1986#" "a_47520_n7312#" 1.15501
cap "a_n53564_n7312#" "a_n55792_n7080#" 1302.34
cap "a_61820_n26986#" "a_61820_n28246#" 327.794
cap "VDDD" "a_47520_n7312#" 1952.19
cap "clks" "a_50924_n28014#" 297.175
cap "a_n57892_7810#" "a_n59612_11030#" 0.233554
cap "a_n36028_n26986#" "a_n38256_n28014#" 53.6047
cap "a_6108_11028#" "a_4388_11030#" 3.49428
cap "a_3496_11030#" "a_7352_10796#" 2.19832
cap "Bit_7" "SAR_Asynchronous_top_0/SAR_Logic_0.CK4" 4.47196
cap "a_n29820_n26986#" "a_n30944_n28246#" 51.1531
cap "a_38972_n28246#" "a_44056_n28246#" 994.035
cap "a_n38256_n28014#" "a_n39076_n28014#" 4248.57
cap "a_34122_n1986#" "a_35352_n7430#" 243.949
cap "a_9448_n1944#" "a_8208_n2082#" 53.6047
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.nQ" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q" 593.06
cap "a_48184_10796#" "a_48184_12056#" 327.794
cap "a_8276_n3204#" "a_8090_n1944#" 1064.6
cap "a_n37012_n28246#" "Bit_9" 162.189
cap "a_n24612_n7080#" "a_n21564_n7312#" 953.462
cap "a_n25892_11028#" "a_n26712_11028#" 4248.53
cap "VDDD" "a_35352_n7430#" 821.215
cap "VDDD" "a_n55792_n2836#" 3436.58
cap "VDDD" "a_72208_n2082#" 4328.16
cap "a_44018_7948#" "a_44204_6688#" 1215.09
cap "a_22686_n2406#" "Reset" 479.771
cap "vocp" "a_n38256_n28014#" 342.358
cap "a_n75944_n28246#" "Set" 1058.31
cap "a_n51796_6688#" "a_n60504_11030#" 2.99973
cap "VDDD" "Bit_10_n" 1565.52
cap "VDDD" "a_n36028_n26986#" 638.355
cap "clks" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q" 187.023
cap "a_84240_12186#" "Bit_5" 189.019
cap "a_n29878_n2740#" "a_n13716_n7312#" 2.7929
cap "a_68388_11030#" "Reset" 295.977
cap "a_14118_n1944#" "Set" 2570.56
cap "Bit_8" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q" 768.82
cap "Bit_4" "VCM" 2315.79
cap "VDDD" "a_n39076_n28014#" 3423.65
cap "Set" "a_n55792_n2082#" 191.867
cap "VDDD" "Bit_2" 6348.43
cap "a_34122_n1986#" "a_50284_n7312#" 1.05508
cap "a_72336_10796#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q" 0.263804
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.nQ" "Reset" 6.269
cap "vocp" "a_34122_n1986#" 432.987
cap "VDDD" "a_50284_n7312#" 2991.06
cap "a_n27612_11030#" "Reset" 295.977
cap "a_n89824_6688#" "Set" 1095.88
cap "VDDD" "vocp" 54044.7
cap "a_n23792_n2082#" "a_n29878_n1986#" 3.49428
cap "clks" "a_39388_n7080#" 299.027
cap "a_65924_n28014#" "a_64624_n28014#" 1.09818
cap "a_38108_11028#" "a_41964_12056#" 53.6047
cap "a_n29878_n2740#" "clks" 170.16
cap "a_n90712_11028#" "a_n89892_11028#" 4248.53
cap "a_3496_11030#" "a_6108_7056#" 1.31959
cap "VDDD" "a_47196_7948#" 638.355
cap "SAR_Asynchronous_top_0/SAR_Logic_0.CK4" "Bit_2" 176.608
cap "a_n56648_10796#" "a_n58712_11028#" 1260.62
cap "a_n43760_12186#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.nQ" 16.1294
cap "a_40090_n1944#" "a_41452_n7312#" 0.107877
cap "a_n25892_11028#" "a_n22036_10796#" 947.465
cap "a_70108_11028#" "vocp" 877.854
cap "VDDD" "a_15180_n28246#" 24137.1
cap "a_180_n28246#" "a_1820_n26986#" 97.9224
cap "vocp" "SAR_Asynchronous_top_0/SAR_Logic_0.CK4" 3277.8
cap "a_74056_n28246#" "a_79624_n28014#" 39.1038
cap "a_12204_6688#" "a_4388_11030#" 1.10325
cap "a_n14820_n28246#" "a_n13180_n26986#" 97.9224
cap "VDDD" "a_45662_n40380#" 1512.34
cap "vocp" "a_46118_n1944#" 993.622
cap "a_n57892_7810#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q" 881.485
cap "clks" "a_64624_n28014#" 5.59511
cap "a_15180_n28246#" "SAR_Asynchronous_top_0/SAR_Logic_0.CK4" 3033.98
cap "a_12018_7948#" "a_5990_7948#" 5.71725
cap "a_n83256_n28014#" "a_n79400_n26986#" 53.6047
cap "VDDD" "a_48184_10796#" 3000.66
cap "clks" "a_22686_n2406#" 2622.65
cap "a_72208_n2836#" "a_66122_n2740#" 1.15631
cap "clks" "a_30180_n26986#" 79.0477
cap "a_34624_n28014#" "a_29056_n28246#" 39.1038
cap "a_n92504_11030#" "a_n88648_10796#" 2.19832
cap "VDDD" "a_15662_n40380#" 1512.34
cap "Bit_6" "Bit_2" 235.108
cap "out_5" "VCM" 282.477
cap "a_14544_12056#" "Reset" 61.4518
cap "a_80184_10796#" "a_77420_10796#" 1064.6
cap "a_68388_11030#" "clks" 106.096
cap "a_n87664_12056#" "Reset" 35.9562
cap "VDDD" "a_80184_12056#" 638.355
cap "a_n24612_n7080#" "a_n29878_n2740#" 1.31959
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q" "a_n28602_n1950#" 1338.26
cap "a_n49696_n3204#" "a_n51172_n3204#" 465.92
cap "a_n14820_n28246#" "a_n4400_n28246#" 0.88182
cap "Bit_6" "vocp" 2054.77
cap "out_1" "CK_1" 257.296
cap "VDDD" "a_40336_12056#" 638.355
cap "a_18284_n7312#" "Set" 1095.88
cap "VDDD" "a_n58180_n26986#" 638.355
cap "Set" "a_n6028_n26986#" 31.7563
cap "a_n83796_6688#" "Reset" 971.892
cap "clks" "a_n27612_11030#" 106.096
cap "a_70108_11028#" "a_80184_12056#" 53.6047
cap "a_42728_6688#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q" 0.263804
cap "a_16184_10796#" "a_5288_11028#" 558.862
cap "a_67988_n28246#" "a_68972_n26986#" 72.9843
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q" "a_n55792_n7080#" 881.485
cap "a_180_n28246#" "a_11362_n40380#" 154.227
cap "a_38108_7056#" "a_35496_11030#" 1.31959
cap "a_n21272_6688#" "a_n16804_7948#" 309.965
cap "Set" "a_8276_n3204#" 992.735
cap "Bit_6" "a_15180_n28246#" 245.144
cap "a_4388_11030#" "a_12018_7948#" 1.15501
cap "a_n69076_n28014#" "Bit_10" 172.117
cap "VDDD" "a_3352_n7430#" 821.215
cap "a_72112_n40380#" "a_75662_n40380#" 683.649
cap "a_n61878_n1986#" "Set" 2479.02
cap "a_59056_n28246#" "Set" 1058.31
cap "Reset" "a_n18580_10796#" 984.662
cap "a_76204_6688#" "Reset" 971.892
cap "a_n9314_n2406#" "a_60180_n26986#" 309.485
cap "a_n87664_12056#" "a_n87664_10796#" 309.965
cap "a_n44820_n28246#" "Bit_10" 564.458
cap "Set" "a_46820_n26986#" 31.4896
cap "a_n47816_10796#" "a_n59612_11030#" 4.00449
cap "a_n68256_n28014#" "a_n66028_n26986#" 53.6047
cap "a_14578_n40600#" "Bit_5_n" 386.072
cap "Bit_6" "a_45662_n40380#" 14.858
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.nQ" "Reset" 6.269
cap "a_n55792_n7080#" "a_n61878_n2740#" 1.05502
cap "a_8972_n26986#" "Set" 31.7563
cap "VDDD" "a_n92570_11594#" 13995.1
cap "a_75180_n26986#" "CK_1" 309.485
cap "a_n83982_7948#" "a_n89892_7810#" 777.913
cap "a_35924_n28014#" "Set" 764.732
cap "Bit_6" "a_15662_n40380#" 14.858
cap "a_20924_n28014#" "a_25600_n28246#" 942.197
cap "VDDD" "a_n45716_n6052#" 638.355
cap "a_n58180_n28246#" "Set" 992.735
cap "a_38108_7056#" "Reset" 296.463
cap "a_29578_n40600#" "a_26362_n40380#" 216.147
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q" "Set" 1231.93
cap "a_5990_7948#" "Set" 2367.19
cap "a_7988_n28246#" "a_14056_n28246#" 5.71725
cap "a_15180_n26986#" "a_6744_n28014#" 53.6047
cap "a_1820_n28246#" "a_n8256_n28014#" 703.323
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.nQ" "Reset" 6.269
cap "CK_1" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q" 60.0277
cap "Bit_3" "a_n9314_n2406#" 260.889
cap "a_n48480_n7312#" "Reset" 991.151
cap "a_n59612_11030#" "a_n60504_11030#" 6834.59
cap "VDDD" "a_79520_n7312#" 1952.19
cap "clks" "a_10600_n26986#" 31.4896
cap "a_n19982_7948#" "Reset" 112.439
cap "a_n89824_6688#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q" 366.967
cap "a_n90010_7948#" "a_n89892_7810#" 586.722
cap "a_n60648_n7430#" "Set" 0.523944
cap "a_74056_n28246#" "a_66744_n28014#" 587.173
cap "a_n58010_7948#" "a_n57824_6688#" 996.805
cap "Valid" "a_55600_n28246#" 1.64097
cap "a_n51982_7948#" "a_n58010_7948#" 5.71725
cap "a_n28180_n28246#" "a_n30944_n28246#" 1064.6
cap "VCM" "Set" 15272.8
cap "a_n79816_10796#" "a_n82580_10796#" 1064.6
cap "vocp" "a_n55664_10796#" 0.416157
cap "VDDD" "a_71352_10796#" 2035.36
cap "a_n73180_n26986#" "Set" 31.4896
cap "a_n54548_n7312#" "a_n48480_n7312#" 5.71725
cap "out_1" "Set" 1409.03
cap "a_n47356_n6052#" "a_n55792_n7080#" 53.6047
cap "a_n29820_n28246#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q" 52.3849
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q" "a_n60602_n1950#" 1338.26
cap "VDDD" "a_72112_n40380#" 4422.02
cap "Valid" "a_8972_n28246#" 1.80531
cap "a_71352_10796#" "a_70108_11028#" 782.183
cap "a_n52012_n28246#" "a_n51028_n28246#" 1879.13
cap "a_4388_11030#" "Set" 2479.02
cap "a_12828_n3204#" "a_2122_n1986#" 4.79034
cap "a_n26712_11028#" "a_n23664_10796#" 953.462
cap "a_55600_n26986#" "a_55600_n28246#" 323.492
cap "a_n14820_n28246#" "Bit_1" 171.992
cap "VDDD" "a_35496_11030#" 6722.92
cap "a_n14820_n28246#" "a_6744_n28014#" 0.399685
cap "a_n29878_n1986#" "Set" 2479.02
cap "a_n52012_n28246#" "Set" 2569.89
cap "a_n36028_n26986#" "a_n37012_n28246#" 72.9843
cap "a_n60602_n1950#" "a_n61878_n2740#" 512.361
cap "a_45662_n40380#" "a_42112_n40380#" 683.649
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.nQ" "a_n79816_10796#" 0.00919551
cap "a_41452_n7312#" "a_47520_n7312#" 5.71725
cap "a_n47816_10796#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q" 366.967
cap "a_10600_n28246#" "a_10600_n26986#" 323.492
cap "a_38108_7056#" "clks" 206.889
cap "a_n37012_n28246#" "a_n39076_n28014#" 1260.66
cap "a_180_n28246#" "Bit_5" 270.051
cap "a_3496_11030#" "a_8336_10796#" 1.42846
cap "a_6108_11028#" "a_7352_10796#" 782.183
cap "a_n89892_7056#" "a_n89892_7810#" 4248.53
cap "a_76064_n7312#" "Reset" 971.892
cap "a_n48480_n7312#" "clks" 101.797
cap "a_36388_11030#" "a_37990_7948#" 1.15501
cap "vocp" "a_n37012_n28246#" 485.536
cap "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.nQ" 493.779
cap "Set" "a_n34400_n28246#" 6.36509
cap "VDDD" "a_n52912_n1944#" 638.355
cap "VDDD" "a_n82012_n28246#" 2032.18
cap "a_34122_n1986#" "Reset" 295.977
cap "a_2122_n1986#" "a_8090_n1944#" 1651.66
cap "a_76018_7948#" "a_77420_10796#" 0.107877
cap "a_69288_11028#" "a_67496_11030#" 1.15631
cap "VDDD" "Reset" 166112
cap "a_n25824_6688#" "Reset" 7.79899
cap "a_81296_n1944#" "a_72208_n2082#" 53.6047
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q" "Set" 1083.03
cap "a_65924_n28014#" "a_70600_n28246#" 942.197
cap "VDDD" "a_20438_6650#" 821.215
cap "a_n19936_n6052#" "Reset" 31.4896
cap "a_n81028_n28246#" "a_n79400_n28246#" 466.02
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q" "a_n60504_11030#" 1008.65
cap "Bit_4" "a_n9314_n2406#" 404.173
cap "a_n55910_n1944#" "a_n55792_n2836#" 743.251
cap "a_n22036_10796#" "a_n23664_10796#" 465.92
cap "a_70108_11028#" "Reset" 573.716
cap "SAR_Asynchronous_top_0/SAR_Logic_0.CK4" "Reset" 479.771
cap "a_n45716_n7312#" "Set" 1095.88
cap "a_n44338_n40380#" "Bit_9" 0.581396
cap "a_n68256_n28014#" "a_n60570_11594#" 422.046
cap "Bit_6" "a_35496_11030#" 630.797
cap "a_72208_n2082#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q" 421.951
cap "VDDD" "a_n54548_n7312#" 1955.4
cap "a_n40376_n28014#" "a_n53256_n28014#" 0.451977
cap "a_n86036_10796#" "a_n86036_12056#" 323.492
cap "a_n34400_n26986#" "a_n34400_n28246#" 323.492
cap "a_46118_n1944#" "Reset" 112.914
cap "Valid" "a_22988_n28246#" 3.58811
cap "a_70108_7810#" "a_71348_7948#" 53.6047
cap "VDDD" "a_65924_n28014#" 3423.65
cap "VDDD" "a_n87664_10796#" 4887.46
cap "clks" "a_70600_n28246#" 971.875
cap "Bit_8" "a_n8256_n28014#" 160.932
cap "clks" "a_n38256_n28014#" 633.544
cap "a_n92504_11030#" "a_n89892_11028#" 0.709444
cap "a_180_n28246#" "a_8972_n28246#" 0.416031
cap "a_70108_7810#" "a_70176_6688#" 703.323
cap "a_n23792_n2082#" "a_n23792_n2836#" 4248.53
cap "a_27112_n40380#" "vocp" 348.053
cap "VDDD" "a_n13716_n7312#" 2991.06
cap "a_10728_6688#" "a_15196_7948#" 309.965
cap "a_n57892_11028#" "a_n49456_12056#" 53.6047
cap "a_n23910_n1944#" "a_n17882_n1944#" 5.71725
cap "VDDD" "a_n82580_10796#" 1995.32
cap "a_6108_7810#" "Reset" 652.292
cap "Bit_7" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q" 0.607243
cap "clks" "a_n24076_n28014#" 297.175
cap "a_n90712_11028#" "a_n79816_10796#" 558.862
cap "Bit_6" "Reset" 542.608
cap "a_69990_7948#" "a_70176_6688#" 996.805
cap "a_n29820_n28246#" "a_n36028_n28246#" 0.263804
cap "a_27112_n40380#" "a_15180_n28246#" 0.258485
cap "VDDD" "a_n67012_n28246#" 2032.18
cap "a_n29878_n1986#" "a_n19172_n3204#" 4.79034
cap "VDDD" "a_73448_n1944#" 638.355
cap "clks" "a_34122_n1986#" 253.096
cap "a_73452_n7312#" "a_74436_n6052#" 55.9613
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.nQ" "a_n56612_n7080#" 0.411602
cap "VDDD" "clks" 123483
cap "VDDD" "out_9" 625.28
cap "CK_1" "a_n9314_n2406#" 929.545
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q" "a_n58010_7948#" 1688.55
cap "a_9448_n1944#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q" 97.9224
cap "VDDD" "a_8208_n2082#" 4328.16
cap "a_72208_n2836#" "a_78118_n1944#" 1260.62
cap "a_n92570_11594#" "a_n73180_n28246#" 366.967
cap "clks" "SAR_Asynchronous_top_0/SAR_Logic_0.CK4" 5217.16
cap "VDDD" "a_9452_n7312#" 1955.4
cap "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.nQ" 684.985
cap "a_67496_11030#" "vocp" 214.679
cap "clks" "a_n13180_n28246#" 2.7929
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q" "a_n23792_n7080#" 421.9
cap "VDDD" "D" 2121.09
cap "VDDD" "a_40988_7948#" 638.355
cap "clks" "a_46118_n1944#" 29.4186
cap "a_49624_n28014#" "a_35924_n28014#" 0.411602
cap "a_2122_n1986#" "Set" 2479.02
cap "a_n83256_n28014#" "a_n84076_n28014#" 4248.57
cap "VCM" "a_3398_n1950#" 0.18791
cap "a_12204_6688#" "a_6108_7056#" 942.532
cap "Valid" "a_n61810_n3108#" 207.669
cap "VDDD" "a_n24612_n7080#" 3431.41
cap "a_12828_n3204#" "a_2122_n2740#" 1.42846
cap "a_7988_n28246#" "a_5924_n28014#" 1260.66
cap "a_6108_7810#" "clks" 0.773369
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q" "Reset" 825.624
cap "a_66122_n2740#" "VCM" 105.218
cap "vocp" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q" 160.969
cap "VDDD" "a_10600_n28246#" 3049.2
cap "a_6176_6688#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.nQ" 0.00919551
cap "VDDD" "a_n57892_7810#" 4287.94
cap "clks" "a_n51028_n26986#" 35.9562
cap "Bit_6" "clks" 2888.91
cap "VDDD" "a_662_n40380#" 1512.34
cap "a_38108_7056#" "a_38176_6688#" 558.862
cap "VDDD" "a_8208_n7080#" 4287.94
cap "Reset" "a_n55664_10796#" 2434.04
cap "a_8208_n2082#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.nQ" 0.451977
cap "a_55600_n28246#" "a_50924_n28014#" 942.197
cap "a_57112_n40380#" "a_22686_n2406#" 0.258485
cap "a_n81028_n28246#" "a_n81028_n26986#" 309.965
cap "a_74436_n6052#" "Set" 70.5132
cap "a_14578_n40600#" "a_15662_n40380#" 293.96
cap "a_46820_n28246#" "a_44056_n28246#" 1064.6
cap "a_7388_n7080#" "Set" 916.043
cap "a_n57824_6688#" "Set" 1095.88
cap "a_n51982_7948#" "Set" 2775.55
cap "a_3496_11030#" "a_10728_6688#" 4.7907
cap "a_2122_n2740#" "a_8090_n1944#" 4.70301
cap "a_n25892_11028#" "a_n27612_11030#" 3.49428
cap "a_n9314_n2406#" "Set" 1369.76
cap "Bit_2" "a_n8256_n28014#" 153.467
cap "a_n36028_n26986#" "Bit_9" 35.5686
cap "VDDD" "a_n50432_7948#" 638.355
cap "a_35398_n1950#" "a_34122_n2740#" 512.361
cap "a_6108_7056#" "a_12018_7948#" 1260.62
cap "a_76018_7948#" "a_70108_7056#" 1260.62
cap "VDDD" "a_n90712_11028#" 3436.58
cap "vocp" "a_n8256_n28014#" 265.12
cap "VDDD" "a_n30422_n40600#" 1253.19
cap "a_47196_7948#" "a_42728_6688#" 309.965
cap "Bit_9" "a_n39076_n28014#" 137.888
cap "VDDD" "a_n55664_12056#" 638.355
cap "a_57112_n40380#" "a_56362_n40380#" 2396.46
cap "clks" "a_36744_n28014#" 633.544
cap "a_71352_10796#" "a_72336_12056#" 72.9843
cap "VCM" "a_n75760_12186#" 0.18791
cap "a_19624_n28014#" "a_15180_n28246#" 969.361
cap "out_6" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q" 142.346
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q" "out_4" 145.264
cap "vocp" "Bit_9" 327.674
cap "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.nQ" 493.779
cap "a_7352_10796#" "Set" 2570.56
cap "clks" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q" 187.023
cap "Bit_6" "a_662_n40380#" 15.4394
cap "VDDD" "a_n49400_n28246#" 3049.2
cap "a_n69076_n28014#" "a_n68256_n28014#" 4248.57
cap "VDDD" "a_37288_11028#" 3436.58
cap "a_22686_n2406#" "Bit_5" 640.381
cap "a_70108_7810#" "a_72988_7948#" 53.6047
cap "a_78304_n3204#" "a_79668_n1944#" 323.492
cap "VDDD" "a_47668_n1944#" 638.355
cap "VDDD" "a_n51172_n3204#" 4887.46
cap "a_n23792_n2836#" "Set" 796.81
cap "a_n87012_7948#" "Reset" 95.2283
cap "Bit_1" "a_n29820_n28246#" 540.712
cap "a_52240_12186#" "VCM" 0.18791
cap "a_n61810_n3108#" "a_n64400_n28246#" 2.80396
cap "a_n24648_10796#" "a_n26712_11028#" 1260.62
cap "a_n44820_n28246#" "a_n28504_11030#" 149.911
cap "Valid" "a_n83256_n28014#" 4.2716
cap "a_68388_11030#" "Bit_5" 670.618
cap "VDDD" "a_10436_n7312#" 4861.33
cap "a_21744_n28014#" "a_22988_n28246#" 782.043
cap "VDDD" "Bit_6_n" 1565.23
cap "Bit_8" "Bit_7" 474.458
cap "a_8336_12056#" "a_7352_10796#" 72.9843
cap "a_3496_11030#" "a_9964_10796#" 1.27301
cap "a_6108_11028#" "a_8336_10796#" 1302.34
cap "a_34122_n2740#" "a_40208_n7080#" 1.05502
cap "a_69990_7948#" "a_72988_7948#" 51.1531
cap "VDDD" "a_38176_6688#" 2991.06
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q" "Set" 877.082
cap "a_44018_7948#" "Set" 2775.55
cap "a_n23792_n2082#" "a_n23724_n3204#" 703.323
cap "Bit_4" "a_61820_n28246#" 322.584
cap "a_34624_n28014#" "a_31820_n28246#" 0.00919551
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q" "a_38108_7810#" 881.485
cap "a_n56648_10796#" "a_n50580_10796#" 5.71725
cap "a_44018_7948#" "a_38108_7810#" 777.913
cap "VDDD" "a_n45944_n28246#" 1962.54
cap "a_81296_n1944#" "Reset" 35.9562
cap "a_n49882_n1944#" "Set" 2570.56
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.nQ" "a_37990_7948#" 39.1038
cap "a_71352_10796#" "a_67496_11030#" 2.19832
cap "VDDD" "a_8208_n2836#" 3436.58
cap "a_68388_11030#" "a_73964_10796#" 3.9278
cap "a_n33638_n40380#" "a_n44820_n28246#" 154.227
cap "a_180_n28246#" "a_12112_n40380#" 0.258485
cap "a_41452_n7312#" "Reset" 112.439
cap "a_n55910_n1944#" "a_n52912_n1944#" 51.1531
cap "a_49296_n1944#" "a_44828_n3204#" 309.965
cap "a_n13716_n6052#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q" 97.9224
cap "a_n25892_11028#" "a_n18580_10796#" 587.173
cap "a_n55910_n1944#" "Reset" 984.662
cap "a_6108_7056#" "Set" 916.043
cap "a_72336_12056#" "Reset" 35.9562
cap "Bit_7" "a_23972_n28246#" 653.942
cap "clks" "a_n73180_n28246#" 2.7929
cap "a_15662_n40380#" "Bit_5_n" 1543.23
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q" "Reset" 825.624
cap "a_34122_n1986#" "a_46304_n3204#" 3.9278
cap "a_66122_n1986#" "a_76828_n3204#" 4.79034
cap "a_n37012_n28246#" "clks" 115.263
cap "Valid" "Bit_3" 204.488
cap "VDDD" "a_46304_n3204#" 3050.68
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q" "a_n47816_12056#" 97.9224
cap "a_n24648_10796#" "a_n22036_10796#" 1215.09
cap "a_n25892_7056#" "Set" 916.043
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.nQ" "a_35398_n1950#" 16.1294
cap "vocp" "a_53972_n28246#" 607.185
cap "VDDD" "a_1820_n26986#" 638.355
cap "VDDD" "a_n46704_n1944#" 638.355
cap "a_n83982_7948#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q" 993.622
cap "VDDD" "a_n47816_10796#" 3000.66
cap "Set" "a_2122_n2740#" 494.436
cap "VDDD" "a_38972_n26986#" 638.355
cap "a_68388_11030#" "a_70108_7810#" 0.233554
cap "a_n60944_n28246#" "Set" 1058.31
cap "a_n92504_11030#" "a_n83796_6688#" 2.99973
cap "VDDD" "a_44578_n40600#" 1253.19
cap "a_n54548_n7312#" "a_n55910_n1944#" 0.107877
cap "Bit_6" "Bit_6_n" 1703.94
cap "a_n19796_6688#" "Reset" 971.892
cap "a_79624_n28014#" "a_66744_n28014#" 0.451977
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q" "a_n28648_n7430#" 1302.66
cap "a_n91612_11030#" "vocp" 432.987
cap "a_2122_n1986#" "a_3398_n1950#" 365.419
cap "Bit_8" "vocp" 1055.57
cap "a_35496_11030#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q" 7.20002
cap "a_n9076_n28014#" "Set" 764.732
cap "a_n21028_n28246#" "Set" 284.383
cap "a_68388_11030#" "a_69990_7948#" 1.15501
cap "a_n92504_11030#" "a_n79816_10796#" 1.27113
cap "a_8208_n2836#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.nQ" 0.411602
cap "a_67496_11030#" "Reset" 3093.8
cap "a_46118_n1944#" "a_46304_n3204#" 1215.09
cap "a_40600_n26986#" "a_40600_n28246#" 323.492
cap "VDDD" "a_48644_n6052#" 638.355
cap "clks" "a_81296_n1944#" 1.36204
cap "a_n82432_7948#" "a_n89892_7810#" 53.6047
cap "a_n19172_n3204#" "a_n23792_n2836#" 953.462
cap "a_n33638_n40380#" "Bit_8_n" 743.106
cap "vocp" "a_n17882_n1944#" 993.622
cap "VDDD" "a_n60504_11030#" 6722.92
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q" "Set" 1231.93
cap "a_n74820_n26986#" "a_n75944_n28246#" 51.1531
cap "a_36388_11030#" "a_45420_10796#" 1651.66
cap "a_n53564_n7312#" "a_n51936_n7312#" 465.92
cap "Set" "a_52988_n28246#" 2569.89
cap "a_37988_n28246#" "Set" 2569.89
cap "a_n14338_n40380#" "a_n15422_n40600#" 293.96
cap "a_n40376_n28014#" "a_n39076_n28014#" 1.09818
cap "a_n55664_12056#" "a_n55664_10796#" 309.965
cap "a_n21028_n28246#" "a_n21028_n26986#" 309.965
cap "a_n21564_n7312#" "a_n23792_n7080#" 1302.34
cap "Set" "a_16820_n26986#" 31.4896
cap "a_40336_10796#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q" 0.263804
cap "vocp" "a_23972_n28246#" 140.381
cap "a_73448_n1944#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q" 97.9224
cap "a_n23792_n2082#" "a_n17696_n3204#" 947.465
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q" "Reset" 2185.71
cap "out_3" "VCM" 282.477
cap "VDDD" "a_11362_n40380#" 3387.68
cap "clks" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q" 187.023
cap "VDDD" "a_n2888_n40380#" 4383.97
cap "a_180_n28246#" "out_4" 7.35962
cap "a_69288_11028#" "vocp" 1064.13
cap "VDDD" "a_6176_6688#" 2991.06
cap "a_n54076_n28014#" "a_n60570_11594#" 1073.74
cap "a_67352_n7430#" "a_66122_n1986#" 243.949
cap "VDDD" "Bit_4_n" 1565.23
cap "Bit_6" "a_44578_n40600#" 0.0717477
cap "a_35496_11030#" "a_42728_6688#" 4.7907
cap "a_n57892_7056#" "a_n53272_6688#" 953.462
cap "a_15180_n28246#" "a_23972_n28246#" 0.416031
cap "a_n28602_n1950#" "VCM" 0.18791
cap "a_44064_n7312#" "a_44064_n6052#" 323.492
cap "a_n48332_n1944#" "a_n55792_n2082#" 53.6047
cap "a_13420_10796#" "a_4388_11030#" 1651.66
cap "Bit_7" "Bit_2" 1619.05
cap "a_180_n28246#" "Bit_3" 74.3821
cap "a_n85272_6688#" "Set" 328.275
cap "a_10600_n26986#" "a_8972_n28246#" 132.638
cap "a_50284_n6052#" "a_40208_n7080#" 53.6047
cap "VDDD" "out_11" 675.109
cap "a_74728_6688#" "a_77568_7948#" 132.638
cap "clks" "a_n14820_n26986#" 79.0477
cap "Valid" "Bit_4" 204.488
cap "Bit_7" "vocp" 749.394
cap "a_n59820_n26986#" "a_n60944_n28246#" 51.1531
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q" "a_42436_n7312#" 0.392802
cap "a_n27612_11030#" "a_n23664_10796#" 4.79034
cap "a_n89892_7056#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q" 1068.65
cap "a_50284_n7312#" "a_47520_n7312#" 996.805
cap "a_7988_n28246#" "a_8972_n26986#" 72.9843
cap "VDDD" "a_n25892_11028#" 4328.16
cap "a_42436_n6052#" "a_40208_n7080#" 53.6047
cap "a_67496_11030#" "clks" 24.9964
cap "a_42436_n7312#" "a_44064_n7312#" 465.92
cap "VDDD" "a_n15422_n40600#" 1253.19
cap "a_42436_n7312#" "Set" 328.275
cap "a_16644_n6052#" "Reset" 95.2283
cap "a_42728_6688#" "Reset" 2434.04
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q" "out_10" 142.346
cap "Bit_7" "a_15180_n28246#" 247.951
cap "Bit_10" "VCM" 2854.73
cap "a_n29878_n1986#" "a_n28602_n1950#" 365.419
cap "a_n25892_7810#" "a_n16804_7948#" 53.6047
cap "a_n23910_n1944#" "Reset" 984.662
cap "VDDD" "a_57112_n40380#" 4387.14
cap "a_n14820_n28246#" "a_n15944_n28246#" 1735.78
cap "a_70108_7810#" "a_76204_6688#" 947.465
cap "a_61820_n28246#" "Set" 992.735
cap "a_6108_7810#" "a_6176_6688#" 703.323
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.nQ" "a_70108_7810#" 0.451977
cap "Bit_6" "a_11362_n40380#" 0.154276
cap "a_36388_11030#" "a_52438_6650#" 243.614
cap "Bit_6" "a_n2888_n40380#" 1666.21
cap "Reset" "Bit_9" 542.69
cap "vocp" "a_n55792_n2836#" 1064.13
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.nQ" "a_n90010_7948#" 39.1038
cap "Bit_6" "Bit_4_n" 14.9321
cap "vocp" "a_72208_n2082#" 877.854
cap "a_67352_n7430#" "Bit_4" 198.503
cap "a_36744_n28014#" "a_38972_n26986#" 53.6047
cap "a_n23724_n3204#" "Set" 992.735
cap "a_n55376_n28014#" "a_n68256_n28014#" 0.451977
cap "clks" "a_n53256_n28014#" 633.544
cap "a_45568_7948#" "a_45420_10796#" 0.150814
cap "a_3496_11030#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.nQ" 0.648788
cap "a_75662_n40380#" "Bit_1_n" 1543.23
cap "a_40090_n1944#" "Reset" 984.662
cap "a_78304_n3204#" "a_72208_n2836#" 942.532
cap "a_n36028_n26986#" "vocp" 15.6015
cap "a_n84076_n28014#" "Set" 764.732
cap "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q" 9511.31
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.nQ" "a_69990_7948#" 39.1038
cap "VDDD" "a_61820_n26986#" 638.355
cap "VDDD" "a_14304_n3204#" 3050.68
cap "VDDD" "a_n92504_11030#" 6722.92
cap "vocp" "a_n39076_n28014#" 328.054
cap "a_n29878_n2740#" "a_n23792_n7080#" 1.05502
cap "vocp" "Bit_2" 5070.89
cap "a_35924_n28014#" "a_40600_n28246#" 942.197
cap "a_44578_n40600#" "a_42112_n40380#" 208.203
cap "a_n53272_6688#" "a_n50580_10796#" 0.47491
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q" "a_40988_7948#" 309.485
cap "a_n81456_12056#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q" 309.485
cap "a_8336_10796#" "Set" 284.283
cap "a_n19400_n26986#" "a_n21028_n28246#" 132.638
cap "a_15180_n28246#" "Bit_2" 176.608
cap "a_57112_n40380#" "Bit_6" 215.646
cap "VDDD" "a_39352_10796#" 2035.36
cap "a_n58010_7948#" "a_n59612_11030#" 1.15501
cap "VDDD" "Bit_5" 8796.37
cap "a_1820_n28246#" "clks" 2.7929
cap "a_180_n28246#" "Bit_4" 290.538
cap "a_7348_7948#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q" 97.9224
cap "a_19624_n28014#" "clks" 5.59511
cap "vocp" "a_15180_n28246#" 1704.03
cap "clks" "a_n8256_n28014#" 993.974
cap "a_67988_n28246#" "Set" 2569.58
cap "a_n55664_10796#" "a_n60504_11030#" 1.42846
cap "a_n26712_11028#" "Set" 796.81
cap "a_21744_n28014#" "Bit_3" 134.032
cap "a_n18580_10796#" "a_n23664_10796#" 994.035
cap "a_n89892_7056#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.nQ" 0.411602
cap "a_2122_n2740#" "a_3398_n1950#" 512.361
cap "a_6108_11028#" "a_9964_10796#" 947.465
cap "a_8336_12056#" "a_8336_10796#" 309.965
cap "SAR_Asynchronous_top_0/SAR_Logic_0.CK4" "Bit_5" 208.424
cap "a_n55910_n1944#" "a_n51172_n3204#" 994.035
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q" "Set" 1083.03
cap "VDDD" "a_73964_10796#" 3050.68
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q" "a_n22552_n1944#" 97.9224
cap "clks" "Bit_9" 1341.19
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.nQ" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q" 593.06
cap "out_9" "Bit_9" 230.932
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q" "Set" 1083.03
cap "a_n51936_n7312#" "a_n61878_n2740#" 2.99973
cap "Bit_6" "a_61820_n26986#" 16.919
cap "a_12204_6688#" "a_10728_6688#" 465.92
cap "clks" "a_70600_n26986#" 31.4896
cap "a_71352_10796#" "a_69288_11028#" 1260.62
cap "VDDD" "Bit_1_n" 1565.52
cap "VDDD" "a_55600_n28246#" 3049.2
cap "VDDD" "a_n55012_7948#" 638.355
cap "a_76828_n3204#" "Set" 284.283
cap "a_70108_11028#" "a_73964_10796#" 947.465
cap "VDDD" "a_68972_n26986#" 638.355
cap "a_n85272_6688#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q" 0.263804
cap "a_n88648_10796#" "Set" 2570.56
cap "a_n32888_n40380#" "a_n44820_n28246#" 0.258485
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q" "a_n25892_11028#" 421.951
cap "a_n91612_11030#" "Reset" 295.977
cap "Bit_8" "Reset" 542.69
cap "a_n17696_n3204#" "Set" 6.40025
cap "VDDD" "a_8972_n28246#" 4885.91
cap "VDDD" "a_70108_7810#" 4287.94
cap "VDDD" "a_15196_7948#" 638.355
cap "a_16820_n28246#" "Set" 992.735
cap "Valid" "a_n51028_n28246#" 1.80531
cap "a_n36028_n28246#" "a_n44820_n28246#" 0.416031
cap "Bit_6" "Bit_5" 4739.95
cap "a_38108_7056#" "a_44204_6688#" 942.532
cap "a_3352_n7430#" "Bit_2" 198.503
cap "VDDD" "a_10436_n6052#" 638.355
cap "Set" "a_n22036_10796#" 6.40025
cap "a_52240_12186#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q" 1338.26
cap "a_8208_n7080#" "a_16644_n6052#" 53.6047
cap "a_18284_n6052#" "clks" 24.6248
cap "a_n17882_n1944#" "Reset" 112.914
cap "a_n66028_n28246#" "a_n66028_n26986#" 309.965
cap "a_180_n28246#" "CK_1" 1017.92
cap "a_n48480_n7312#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.nQ" 39.1038
cap "Valid" "Set" 29355.9
cap "VDDD" "a_69990_7948#" 1952.19
cap "a_n51796_6688#" "Set" 6.40025
cap "a_n54076_n28014#" "a_n44820_n28246#" 222.236
cap "a_n53256_n28014#" "a_n49400_n28246#" 948.463
cap "a_n63638_n40380#" "Bit_10" 1497.19
cap "a_n57892_11028#" "a_n59612_11030#" 3.49428
cap "a_n91612_11030#" "a_n87664_10796#" 4.79034
cap "a_n92570_11594#" "vocp" 2323.25
cap "a_10728_6688#" "a_12018_7948#" 1847.8
cap "a_n56612_n7080#" "Set" 916.043
cap "a_n14820_n28246#" "a_n944_n28246#" 0.868546
cap "a_69288_11028#" "Reset" 301.618
cap "a_n88652_7948#" "Set" 31.4896
cap "a_n91612_11030#" "a_n82580_10796#" 1651.66
cap "a_36388_11030#" "a_41964_10796#" 3.9278
cap "clks" "a_53972_n28246#" 2438.69
cap "a_38108_11028#" "a_45420_10796#" 587.173
cap "a_n7012_n28246#" "Set" 2569.89
cap "a_67352_n7430#" "Set" 0.523944
cap "a_72208_n7080#" "a_76064_n7312#" 947.465
cap "a_n32888_n40380#" "Bit_8_n" 1058.58
cap "a_n43180_n26986#" "a_n44820_n28246#" 97.9224
cap "a_6108_7810#" "a_15196_7948#" 53.6047
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q" "a_38176_6688#" 366.967
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q" "a_n44820_n28246#" 52.3849
cap "a_76828_n3204#" "a_72090_n1944#" 994.035
cap "a_n43760_12186#" "VCM" 0.18791
cap "Bit_7" "Reset" 542.69
cap "VDDD" "a_72208_n7080#" 4287.94
cap "a_n91612_11030#" "clks" 106.096
cap "a_n22012_n28246#" "clks" 115.263
cap "Bit_8" "clks" 6971.91
cap "a_n45944_n28246#" "a_n53256_n28014#" 587.173
cap "VDDD" "a_n47816_12056#" 638.355
cap "Bit_7" "a_20438_6650#" 198.503
cap "VDDD" "a_n23664_10796#" 4887.46
cap "a_47520_n7312#" "Reset" 991.151
cap "a_71352_10796#" "vocp" 993.622
cap "a_n6028_n28246#" "Set" 284.383
cap "Bit_4" "a_50924_n28014#" 144.748
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.nQ" "a_34122_n2740#" 2.4548
cap "Bit_3" "a_22686_n2406#" 237.728
cap "a_18284_n6052#" "a_8208_n7080#" 53.6047
cap "a_n79816_12056#" "Set" 31.4896
cap "VDDD" "a_22988_n28246#" 2032.18
cap "Bit_3" "a_30180_n26986#" 42.2053
cap "a_72336_10796#" "a_77420_10796#" 994.035
cap "clks" "a_n17882_n1944#" 29.4186
cap "a_n21564_n6052#" "a_n21564_n7312#" 309.965
cap "a_n14820_n28246#" "a_n10376_n28014#" 969.361
cap "a_n91612_11030#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.nQ" 29.3532
cap "a_27112_n40380#" "Bit_4_n" 1058.58
cap "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.nQ" 684.985
cap "VDDD" "a_n3638_n40380#" 3387.68
cap "a_13420_10796#" "a_7352_10796#" 5.71725
cap "a_9964_12056#" "a_8336_10796#" 132.638
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q" "a_4388_11030#" 2089.97
cap "a_n19172_n3204#" "a_n17696_n3204#" 465.92
cap "VDDD" "a_n422_n40600#" 1253.19
cap "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.nQ" 493.779
cap "VDDD" "a_44204_6688#" 3040.54
cap "a_71348_7948#" "Set" 31.4896
cap "a_35496_11030#" "vocp" 214.679
cap "a_n55792_n2836#" "Reset" 301.618
cap "a_180_n28246#" "Set" 1821.98
cap "clks" "a_23972_n28246#" 2438.69
cap "a_8988_7948#" "a_5990_7948#" 51.1531
cap "a_n25892_11028#" "a_n15816_10796#" 703.323
cap "a_70176_6688#" "Set" 1095.88
cap "a_72208_n2082#" "Reset" 573.716
cap "clks" "a_n40376_n28014#" 5.59511
cap "VDDD" "a_76820_n28246#" 2999.21
cap "a_n64400_n28246#" "Set" 6.36509
cap "VDDD" "a_73964_12056#" 638.355
cap "VDDD" "a_3496_11030#" 6722.92
cap "a_10728_6688#" "Set" 328.275
cap "a_n21272_6688#" "a_n25892_7056#" 953.462
cap "a_21744_n28014#" "a_31820_n26986#" 53.6047
cap "a_n27612_11030#" "a_n24648_10796#" 7.657
cap "a_n57892_11028#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q" 421.951
cap "a_n23792_n2082#" "a_n29878_n2740#" 0.709444
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.nQ" "a_n25892_11028#" 0.451977
cap "a_73964_12056#" "a_70108_11028#" 53.6047
cap "a_50284_n7312#" "Reset" 7.79899
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q" "out_8" 142.346
cap "Bit_7" "clks" 2508.48
cap "vocp" "Reset" 15392.3
cap "a_n55792_n7080#" "a_n61878_n1986#" 0.233554
cap "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q" 4943.22
cap "a_35496_11030#" "a_48184_10796#" 1.27113
cap "a_n18638_n40380#" "a_n14338_n40380#" 787.389
cap "a_11362_n40380#" "a_14578_n40600#" 216.147
cap "a_47196_7948#" "Reset" 35.9562
cap "clks" "a_47520_n7312#" 101.797
cap "VDDD" "a_15668_n1944#" 638.355
cap "Bit_6" "a_n3638_n40380#" 1497.35
cap "a_n83982_7948#" "a_n90010_7948#" 5.71725
cap "a_n66028_n28246#" "a_n60570_11594#" 0.263804
cap "a_1820_n28246#" "a_1820_n26986#" 327.794
cap "a_15180_n28246#" "Reset" 479.771
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q" "Bit_1" 768.82
cap "a_1820_n26986#" "a_n8256_n28014#" 53.6047
cap "Bit_1" "a_n44820_n28246#" 178.017
cap "a_14056_n28246#" "a_6744_n28014#" 587.173
cap "Bit_6" "a_n422_n40600#" 995.799
cap "a_59578_n40600#" "Bit_2_n" 386.072
cap "a_76064_n6052#" "a_76064_n7312#" 323.492
cap "a_n14820_n28246#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q" 0.101589
cap "a_3496_11030#" "a_6108_7810#" 1.05502
cap "clks" "a_35352_n7430#" 17.2168
cap "VDDD" "a_n61810_n3108#" 4407.06
cap "a_72208_n2082#" "a_73448_n1944#" 53.6047
cap "a_66122_n2740#" "a_76828_n3204#" 1.42846
cap "VDDD" "a_76064_n6052#" 638.355
cap "Set" "a_n25376_n28014#" 1.28898
cap "a_n87664_10796#" "vocp" 0.416157
cap "a_n59612_11030#" "Set" 2479.02
cap "a_n90712_11028#" "a_n91612_11030#" 222.805
cap "clks" "a_n55792_n2836#" 131.494
cap "a_17296_n1944#" "a_14118_n1944#" 72.9843
cap "a_9964_10796#" "Set" 6.40025
cap "a_n58180_n28246#" "a_n68256_n28014#" 703.323
cap "Bit_8" "a_n30422_n40600#" 995.727
cap "Bit_4" "a_22686_n2406#" 618.468
cap "clks" "a_72208_n2082#" 162.196
cap "a_n88652_7948#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q" 97.9224
cap "a_n89824_6688#" "a_n89892_7810#" 703.323
cap "a_n36028_n26986#" "clks" 35.9562
cap "a_43088_n1944#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q" 309.485
cap "Set" "a_n89892_11028#" 191.867
cap "VDDD" "a_n23792_n7080#" 4287.94
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q" "a_n55724_n3204#" 366.967
cap "VDDD" "a_n18638_n40380#" 3387.68
cap "clks" "a_n39076_n28014#" 297.175
cap "clks" "Bit_2" 4479.51
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q" "a_n23664_10796#" 0.263804
cap "a_6108_11028#" "a_14544_12056#" 53.6047
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q" "a_n53564_n7312#" 0.392802
cap "a_n21564_n7312#" "Set" 328.275
cap "vocp" "a_n67012_n28246#" 113.768
cap "a_n19936_n6052#" "a_n23792_n7080#" 53.6047
cap "a_40336_12056#" "Reset" 35.9562
cap "clks" "a_50284_n7312#" 299.526
cap "a_21744_n28014#" "Set" 191.762
cap "a_n49696_n3204#" "Set" 6.40025
cap "VDDD" "a_12112_n40380#" 4383.97
cap "a_n89892_7056#" "a_n83982_7948#" 1260.62
cap "vocp" "clks" 23417.5
cap "out_9" "vocp" 46.3644
cap "a_n55724_n3204#" "a_n61878_n2740#" 1.27113
cap "a_n28504_11030#" "VCM" 105.218
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.nQ" "a_n58712_11028#" 0.411602
cap "Bit_9" "a_n60504_11030#" 630.797
cap "a_n24648_10796#" "a_n18580_10796#" 5.71725
cap "a_n61878_n1986#" "a_n60602_n1950#" 365.419
cap "a_n55376_n28014#" "a_n54076_n28014#" 1.09818
cap "vocp" "a_8208_n2082#" 877.854
cap "a_n53564_n7312#" "a_n61878_n2740#" 4.7907
cap "a_n21028_n28246#" "a_n23256_n28014#" 1302.34
cap "a_15180_n28246#" "clks" 4585.08
cap "a_49624_n28014#" "Valid" 27.4965
cap "Set" "a_50924_n28014#" 764.732
cap "a_n92570_11594#" "Reset" 549.075
cap "Set" "a_9448_n1944#" 31.4896
cap "vocp" "D" 25.5577
cap "a_n89892_7056#" "a_n90010_7948#" 646.096
cap "CK_1" "a_22686_n2406#" 3043.46
cap "a_15180_n26986#" "a_14056_n28246#" 51.1531
cap "a_43088_n1944#" "a_40208_n2082#" 53.6047
cap "a_67496_11030#" "Bit_5" 630.797
cap "a_67352_n7430#" "a_66122_n2740#" 665.958
cap "a_74728_6688#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q" 0.263804
cap "a_13568_7948#" "a_10728_6688#" 132.638
cap "a_11362_n40380#" "Bit_5_n" 743.106
cap "a_14578_n40600#" "Bit_5" 995.727
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q" "Bit_10" 0.607243
cap "a_n55792_n7080#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q" 421.9
cap "a_15520_n7312#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q" 1688.55
cap "a_79520_n7312#" "Reset" 991.151
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q" "Set" 877.082
cap "a_67496_11030#" "a_73964_10796#" 1.27301
cap "VDDD" "a_n83256_n28014#" 4294.88
cap "a_n60602_n1950#" "VCM" 0.18791
cap "Bit_6" "a_12112_n40380#" 235.199
cap "a_n45944_n28246#" "a_n40376_n28014#" 39.1038
cap "vocp" "a_662_n40380#" 8.58486
cap "a_n45716_n7312#" "a_n55792_n7080#" 703.323
cap "a_n17888_n40380#" "Bit_7_n" 1058.58
cap "a_71352_10796#" "Reset" 112.914
cap "VDDD" "a_60180_n26986#" 638.355
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q" "a_39388_n7080#" 1068.65
cap "a_38108_11028#" "a_41964_10796#" 947.465
cap "clks" "a_3352_n7430#" 17.2168
cap "a_39388_n7080#" "a_44064_n7312#" 942.532
cap "a_39388_n7080#" "Set" 916.043
cap "a_68972_n28246#" "a_n9314_n2406#" 0.416031
cap "a_n29878_n2740#" "Set" 494.436
cap "a_n92570_11594#" "a_n67012_n28246#" 993.356
cap "VDDD" "out_4" 1238.07
cap "a_46544_12056#" "a_45420_10796#" 51.1531
cap "a_67496_11030#" "a_70108_7810#" 1.05502
cap "a_35496_11030#" "Reset" 3093.8
cap "a_n92570_11594#" "clks" 1203.64
cap "a_n43180_n28246#" "a_n54076_n28014#" 558.862
cap "a_34122_n1986#" "Bit_3" 670.618
cap "a_n55792_n2836#" "a_n51172_n3204#" 953.462
cap "a_n28648_n7430#" "a_n29878_n1986#" 243.949
cap "a_n90712_11028#" "vocp" 1064.13
cap "SAR_Asynchronous_top_0/SAR_Logic_0.CK4" "out_4" 257.296
cap "VDDD" "Bit_3" 6511.37
cap "a_n45716_n6052#" "clks" 24.6248
cap "a_77420_10796#" "a_77568_7948#" 0.150814
cap "a_67496_11030#" "a_69990_7948#" 2.95988
cap "a_21744_n28014#" "a_23972_n26986#" 53.6047
cap "a_38108_11028#" "a_36388_11030#" 3.49428
cap "a_64624_n28014#" "Set" 1.28898
cap "VDDD" "a_n24648_10796#" 2035.36
cap "a_72208_n7080#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q" 881.485
cap "a_n69076_n28014#" "a_n66028_n28246#" 953.462
cap "a_22686_n2406#" "Set" 1369.76
cap "a_36388_11030#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.nQ" 0.0754819
cap "a_13420_10796#" "a_8336_10796#" 994.035
cap "a_9964_12056#" "a_9964_10796#" 323.492
cap "a_16184_10796#" "a_4388_11030#" 4.00449
cap "Reset" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.nQ" 6.269
cap "a_n29820_n28246#" "a_n29820_n26986#" 309.485
cap "clks" "a_79520_n7312#" 101.797
cap "Reset" "a_n52912_n1944#" 61.4518
cap "VDDD" "a_n58010_7948#" 1952.19
cap "SAR_Asynchronous_top_0/SAR_Logic_0.CK4" "Bit_3" 628.875
cap "a_66122_n1986#" "a_76064_n7312#" 1.10325
cap "VDDD" "a_39348_7948#" 638.355
cap "a_n86036_10796#" "a_n88648_10796#" 1215.09
cap "a_n43180_n26986#" "a_n43180_n28246#" 327.794
cap "a_68388_11030#" "Set" 2479.02
cap "a_37288_11028#" "vocp" 1064.13
cap "Bit_6" "a_60180_n26986#" 46.6654
cap "a_37988_n28246#" "a_40600_n28246#" 1214.3
cap "VDDD" "a_n13716_n6052#" 638.355
cap "VDDD" "a_66122_n1986#" 4122.56
cap "vocp" "a_n51172_n3204#" 0.416157
cap "VDDD" "a_6108_11028#" 4328.16
cap "VDDD" "a_n51936_n6052#" 638.355
cap "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.nQ" 684.985
cap "Bit_6" "out_4" 2067.76
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.nQ" "Set" 114.786
cap "a_n27612_11030#" "Set" 2479.02
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q" "a_n61878_n2740#" 1008.65
cap "vocp" "Bit_6_n" 154.219
cap "a_n29820_n28246#" "a_n60570_11594#" 484.456
cap "a_n47888_n40380#" "a_n60570_11594#" 0.258485
cap "a_38972_n28246#" "a_40600_n26986#" 132.638
cap "a_6744_n28014#" "a_5924_n28014#" 4248.57
cap "Bit_5" "Bit_5_n" 1689.01
cap "a_n15944_n28246#" "a_n10376_n28014#" 39.1038
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q" "a_5990_7948#" 1688.55
cap "a_n80804_7948#" "a_n85272_6688#" 309.965
cap "a_n54548_n7312#" "Reset" 112.439
cap "Bit_6" "Bit_3" 235.108
cap "a_n87664_10796#" "Reset" 2434.04
cap "a_35496_11030#" "clks" 24.9964
cap "a_n50580_10796#" "a_n58712_11028#" 743.251
cap "vocp" "a_8208_n2836#" 1064.13
cap "a_48644_n6052#" "a_47520_n7312#" 51.1531
cap "a_37288_11028#" "a_48184_10796#" 558.862
cap "Valid" "a_20924_n28014#" 227.408
cap "a_n13716_n7312#" "Reset" 7.79899
cap "a_n51982_7948#" "a_n48804_7948#" 55.9613
cap "a_180_n28246#" "out_6" 254.741
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q" "a_6108_7056#" 1068.65
cap "a_n29878_n2740#" "a_n19172_n3204#" 1.42846
cap "Reset" "a_n82580_10796#" 984.662
cap "VDDD" "a_n23792_n2082#" 4328.16
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q" "a_84240_12186#" 1338.26
cap "a_4388_11030#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q" 2.23232
cap "clks" "a_n82012_n28246#" 115.263
cap "VDDD" "a_12828_n3204#" 4887.46
cap "out_9" "Reset" 103.985
cap "VDDD" "Bit_4" 6505.85
cap "VDDD" "a_n75562_6650#" 821.215
cap "clks" "Reset" 3243.5
cap "a_n23792_n2082#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.nQ" 0.451977
cap "a_n92504_11030#" "a_n91612_11030#" 6834.59
cap "a_n87664_12056#" "Set" 31.7563
cap "a_20438_6650#" "clks" 17.2168
cap "a_76828_n3204#" "a_78118_n1944#" 1879.13
cap "VDDD" "a_n57892_11028#" 4328.16
cap "Reset" "a_8208_n2082#" 573.716
cap "VDDD" "a_12204_6688#" 3040.54
cap "VDDD" "a_12064_n6052#" 638.355
cap "a_n83796_6688#" "Set" 6.40025
cap "a_n87664_10796#" "a_n82580_10796#" 994.035
cap "Bit_4" "SAR_Asynchronous_top_0/SAR_Logic_0.CK4" 479.498
cap "a_9452_n7312#" "Reset" 112.439
cap "a_n60422_n40600#" "Bit_10" 995.727
cap "a_49624_n28014#" "a_50924_n28014#" 1.09818
cap "D" "a_n82012_n28246#" 993.356
cap "Bit_7" "a_n15422_n40600#" 995.727
cap "a_3496_11030#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.nQ" 2.4548
cap "a_6108_11028#" "a_16184_12056#" 53.6047
cap "Reset" "a_40988_7948#" 95.2283
cap "a_n79816_10796#" "Set" 992.735
cap "a_n23256_n28014#" "Valid" 4.2716
cap "Set" "a_n18580_10796#" 1287.2
cap "vocp" "a_n60504_11030#" 214.679
cap "VDDD" "a_8090_n1944#" 1995.32
cap "clks" "a_65924_n28014#" 296.463
cap "VDDD" "a_n21564_n6052#" 638.355
cap "a_45662_n40380#" "a_44578_n40600#" 293.96
cap "a_76204_6688#" "Set" 6.40025
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.nQ" "Set" 114.786
cap "a_55600_n28246#" "a_53972_n28246#" 466.02
cap "a_79520_n7312#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.nQ" 39.1038
cap "clks" "a_n13716_n7312#" 299.526
cap "a_n83256_n28014#" "a_n73180_n28246#" 703.323
cap "Valid" "Bit_10" 227.691
cap "Bit_3" "a_42112_n40380#" 1431.01
cap "a_n19936_n7312#" "a_n22548_n7312#" 1215.09
cap "a_n24612_n7080#" "Reset" 296.463
cap "a_n57892_7810#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.nQ" 0.451977
cap "a_n57892_7810#" "Reset" 652.292
cap "a_n21028_n28246#" "a_n19400_n28246#" 466.02
cap "vocp" "a_n2888_n40380#" 206.733
cap "Bit_6" "Bit_4" 470.078
cap "a_38108_7056#" "Set" 916.043
cap "a_73452_n7312#" "a_76064_n7312#" 1215.09
cap "clks" "a_n67012_n28246#" 115.263
cap "a_42728_6688#" "a_44204_6688#" 465.92
cap "vocp" "Bit_4_n" 161.408
cap "VDDD" "out_5" 1238.07
cap "a_38108_7056#" "a_38108_7810#" 4248.53
cap "a_8208_n7080#" "Reset" 652.292
cap "VDDD" "CK_1" 49970.8
cap "a_12204_6688#" "a_6108_7810#" 947.465
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.nQ" "Set" 114.786
cap "VDDD" "a_31820_n26986#" 638.355
cap "VDDD" "a_73452_n7312#" 1955.4
cap "VDDD" "a_12018_7948#" 1955.4
cap "a_n48480_n7312#" "Set" 2367.19
cap "a_48184_12056#" "Set" 31.4896
cap "a_35924_n28014#" "a_38972_n28246#" 953.462
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.nQ" "a_n82580_10796#" 39.1038
cap "a_n19982_7948#" "Set" 2775.55
cap "a_7988_n28246#" "Valid" 3.58811
cap "vocp" "out_11" 46.3644
cap "a_n28180_n26986#" "Set" 31.4896
cap "clks" "a_8208_n2082#" 190.167
cap "CK_1" "SAR_Asynchronous_top_0/SAR_Logic_0.CK4" 608.913
cap "SAR_Asynchronous_top_0/SAR_Logic_0.CK4" "a_31820_n26986#" 97.9224
cap "a_n6028_n28246#" "a_n4400_n26986#" 132.638
cap "a_69288_11028#" "a_73964_10796#" 942.532
cap "a_8090_n1944#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.nQ" 39.1038
cap "vocp" "a_n25892_11028#" 877.854
cap "a_n24612_n7080#" "a_n13716_n7312#" 558.862
cap "a_57112_n40380#" "Bit_2" 1431.01
cap "a_37288_11028#" "a_35496_11030#" 1.15631
cap "a_13420_10796#" "a_10728_6688#" 0.47491
cap "clks" "D" 196.553
cap "a_n50432_7948#" "Reset" 31.4896
cap "a_74056_n28246#" "a_75180_n26986#" 51.1531
cap "a_11362_n40380#" "a_15662_n40380#" 787.389
cap "a_14578_n40600#" "a_12112_n40380#" 208.203
cap "a_n18580_10796#" "a_n17456_12056#" 51.1531
cap "a_n90712_11028#" "Reset" 301.618
cap "a_57112_n40380#" "vocp" 318.327
cap "a_n28180_n28246#" "a_n29820_n28246#" 366.967
cap "a_n55664_12056#" "Reset" 35.9562
cap "a_70600_n28246#" "Set" 6.36509
cap "a_35496_11030#" "a_38176_6688#" 2.7929
cap "a_n24612_n7080#" "clks" 299.027
cap "a_n38256_n28014#" "Set" 191.762
cap "Valid" "a_n30944_n28246#" 708.38
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.nQ" "Reset" 6.269
cap "a_10600_n28246#" "clks" 974.868
cap "a_49624_n28014#" "a_22686_n2406#" 969.361
cap "Bit_2" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q" 768.82
cap "a_6108_7810#" "a_12018_7948#" 777.913
cap "Bit_6" "CK_1" 233.809
cap "a_76820_n26986#" "a_66744_n28014#" 53.6047
cap "VDDD" "a_41362_n40380#" 3387.68
cap "clks" "a_n57892_7810#" 0.773369
cap "a_n86036_10796#" "a_n89892_11028#" 947.465
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q" "a_n20912_n1944#" 309.485
cap "a_n29820_n28246#" "a_n44820_n28246#" 520.622
cap "a_37288_11028#" "Reset" 301.618
cap "Valid" "a_40600_n28246#" 1.64097
cap "a_n60944_n28246#" "a_n68256_n28014#" 587.173
cap "a_n54076_n28014#" "a_n52012_n28246#" 1260.66
cap "VDDD" "a_n29338_n40380#" 1512.63
cap "a_n25892_7056#" "a_n28504_11030#" 1.31959
cap "clks" "a_8208_n7080#" 117.919
cap "a_20240_12186#" "VCM" 0.18791
cap "a_n51172_n3204#" "Reset" 2434.04
cap "a_47668_n1944#" "Reset" 31.4896
cap "VDDD" "a_n51028_n28246#" 4885.91
cap "a_n24076_n28014#" "Set" 764.732
cap "a_n90712_11028#" "a_n87664_10796#" 953.462
cap "a_n92504_11030#" "vocp" 214.679
cap "a_34122_n1986#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q" 2089.97
cap "a_76064_n7312#" "Set" 6.40025
cap "a_n36028_n28246#" "a_n34400_n28246#" 466.02
cap "a_41362_n40380#" "SAR_Asynchronous_top_0/SAR_Logic_0.CK4" 154.227
cap "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q" 9511.31
cap "a_34122_n1986#" "a_44064_n7312#" 1.10325
cap "a_34122_n1986#" "Set" 2479.02
cap "Reset" "a_10436_n7312#" 2434.04
cap "a_n57892_11028#" "a_n55664_10796#" 1302.34
cap "VDDD" "Set" 92529
cap "VDDD" "a_44064_n7312#" 3040.54
cap "a_21744_n28014#" "a_20924_n28014#" 4248.57
cap "Reset" "a_38176_6688#" 7.79899
cap "a_n25824_6688#" "Set" 1095.88
cap "a_n34400_n26986#" "a_n38256_n28014#" 53.6047
cap "VDDD" "a_38108_7810#" 4287.94
cap "a_9452_n7312#" "a_8208_n7080#" 777.913
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q" "a_8336_10796#" 0.263804
cap "a_20240_12186#" "a_4388_11030#" 365.216
cap "a_n62888_n40380#" "Bit_10" 1431.01
cap "Bit_2" "Bit_5" 323.654
cap "a_n90712_11028#" "a_n82580_10796#" 743.251
cap "VDDD" "a_79196_7948#" 638.355
cap "VDDD" "a_n53564_n6052#" 638.355
cap "a_7988_n28246#" "a_180_n28246#" 993.356
cap "a_39352_10796#" "vocp" 993.622
cap "a_68972_n28246#" "a_67988_n28246#" 1879.13
cap "vocp" "Bit_5" 1172.1
cap "a_70108_11028#" "Set" 191.867
cap "a_8208_n2836#" "Reset" 301.618
cap "SAR_Asynchronous_top_0/SAR_Logic_0.CK4" "Set" 1369.76
cap "VDDD" "out_7" 625.28
cap "a_74578_n40600#" "a_75662_n40380#" 293.96
cap "a_n55724_n3204#" "a_n54552_n1944#" 327.794
cap "VDDD" "a_n24652_7948#" 638.355
cap "a_n92570_11594#" "out_11" 254.741
cap "a_n13180_n28246#" "Set" 992.735
cap "VDDD" "a_8336_12056#" 638.355
cap "a_n24652_7948#" "a_n25824_6688#" 327.794
cap "VDDD" "a_n21028_n26986#" 638.355
cap "a_15180_n28246#" "Bit_5" 1379.09
cap "Bit_6" "a_41362_n40380#" 0.154276
cap "a_46118_n1944#" "Set" 2570.56
cap "a_n64400_n26986#" "a_n64400_n28246#" 323.492
cap "VDDD" "a_n34400_n26986#" 638.355
cap "a_46304_n3204#" "Reset" 971.892
cap "clks" "a_n49400_n28246#" 974.868
cap "a_n51936_n6052#" "a_n55910_n1944#" 0.150814
cap "a_34122_n1986#" "a_40208_n2082#" 3.49428
cap "a_6744_n28014#" "a_8972_n26986#" 53.6047
cap "a_n90712_11028#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.nQ" 0.411602
cap "a_66122_n1986#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q" 2089.97
cap "VDDD" "a_40208_n2082#" 4328.16
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q" "a_n22548_n7312#" 993.622
cap "a_n51028_n26986#" "a_n51028_n28246#" 309.965
cap "vocp" "a_55600_n28246#" 6.31012
cap "a_n46704_n1944#" "Reset" 35.9562
cap "a_15520_n7312#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.nQ" 39.1038
cap "a_22988_n28246#" "a_23972_n28246#" 1879.13
cap "a_6108_7810#" "Set" 261.162
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.nQ" 593.06
cap "clks" "a_n51172_n3204#" 0.542475
cap "a_n18432_7948#" "a_n18580_10796#" 0.150814
cap "a_71362_n40380#" "a_n9314_n2406#" 154.227
cap "a_n51028_n26986#" "Set" 31.7563
cap "Bit_6" "Set" 886.351
cap "a_n25892_7810#" "a_n25892_7056#" 4248.53
cap "a_15662_n40380#" "Bit_5" 0.581396
cap "a_12112_n40380#" "Bit_5_n" 1058.58
cap "a_3352_n7430#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q" 1302.66
cap "VDDD" "out_10" 625.28
cap "Bit_6_n" "clks" 38.0443
cap "VDDD" "a_n17456_12056#" 638.355
cap "a_n50580_10796#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.nQ" 39.1038
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.nQ" "a_84240_12186#" 16.1294
cap "a_n50432_7948#" "a_n57892_7810#" 53.6047
cap "a_12064_n7312#" "a_2122_n1986#" 1.10325
cap "a_n60504_11030#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.nQ" 0.648788
cap "a_48644_n6052#" "Reset" 95.2283
cap "a_40336_12056#" "a_39352_10796#" 72.9843
cap "VDDD" "a_72090_n1944#" 1995.32
cap "a_46118_n1944#" "a_40208_n2082#" 782.183
cap "a_n45944_n28246#" "clks" 989.857
cap "Bit_7" "a_22988_n28246#" 23.7644
cap "VDDD" "a_n59820_n26986#" 638.355
cap "Bit_1" "VCM" 2315.79
cap "a_n92504_11030#" "a_n92570_11594#" 149.911
cap "a_16184_12056#" "Set" 31.4896
cap "Reset" "a_n60504_11030#" 3093.8
cap "clks" "a_8208_n2836#" 152.98
cap "a_9452_n7312#" "a_10436_n7312#" 1847.8
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.nQ" "a_n89824_6688#" 0.00919551
cap "VDDD" "a_n14704_n1944#" 638.355
cap "a_15180_n28246#" "a_8972_n28246#" 0.263804
cap "VDDD" "a_74578_n40600#" 1253.19
cap "a_35924_n28014#" "a_44056_n28246#" 769.54
cap "a_27112_n40380#" "Bit_4" 1431.01
cap "VDDD" "a_n19172_n3204#" 4887.46
cap "VDDD" "a_40336_10796#" 4887.46
cap "a_8208_n2836#" "a_8208_n2082#" 4248.53
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q" "a_39348_7948#" 97.9224
cap "VDDD" "a_n44820_n26986#" 638.355
cap "a_35398_n1950#" "VCM" 0.18791
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q" "Bit_4" 768.82
cap "a_n29820_n28246#" "out_2" 7.35962
cap "a_6176_6688#" "Reset" 7.79899
cap "a_3496_11030#" "Bit_7" 630.797
cap "a_6108_11028#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.nQ" 0.451977
cap "VDDD" "a_23972_n26986#" 638.355
cap "a_41362_n40380#" "a_42112_n40380#" 2396.46
cap "Bit_1" "a_n29878_n1986#" 670.618
cap "a_n46704_n1944#" "clks" 1.36204
cap "a_12064_n7312#" "a_7388_n7080#" 942.532
cap "a_36744_n28014#" "Set" 191.762
cap "clks" "a_38972_n26986#" 35.9562
cap "a_n59612_11030#" "a_n54036_10796#" 3.9278
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q" "Set" 877.082
cap "a_n25376_n28014#" "a_n30944_n28246#" 39.1038
cap "a_n79400_n28246#" "a_n79400_n26986#" 323.492
cap "Valid" "a_n19400_n28246#" 1.64097
cap "out_11" "Reset" 103.71
cap "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q" 4944.09
cap "Bit_6_n" "a_662_n40380#" 1543.23
cap "a_8208_n7080#" "a_10436_n7312#" 1302.34
cap "VDDD" "a_13568_7948#" 638.355
cap "a_n57824_6688#" "a_n56652_7948#" 327.794
cap "a_n21272_6688#" "a_n27612_11030#" 1.71603
cap "a_6108_7056#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q" 222.086
cap "a_n55664_10796#" "Set" 284.283
cap "a_n29878_n2740#" "a_n28602_n1950#" 512.361
cap "VDDD" "a_n19400_n26986#" 638.355
cap "Bit_1" "a_n34400_n28246#" 316.921
cap "vocp" "a_n23664_10796#" 0.416157
cap "a_n25892_11028#" "Reset" 573.716
cap "a_40276_n3204#" "a_34122_n1986#" 4.00449
cap "VDDD" "a_40276_n3204#" 3000.66
cap "a_n51936_n7312#" "a_n61878_n1986#" 1.10325
cap "a_67398_n1950#" "VCM" 0.18791
cap "vocp" "a_22988_n28246#" 144.39
cap "VDDD" "a_9964_12056#" 638.355
cap "clks" "a_n60504_11030#" 24.9964
cap "out_3" "a_22686_n2406#" 257.296
cap "vocp" "a_n3638_n40380#" 225.809
cap "a_n26712_11028#" "a_n28504_11030#" 1.15631
cap "a_44018_7948#" "a_37990_7948#" 5.71725
cap "vocp" "a_n422_n40600#" 84.4584
cap "VDDD" "a_n23664_12056#" 638.355
cap "a_15180_n28246#" "a_22988_n28246#" 993.356
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q" "a_n54552_n1944#" 97.9224
cap "a_n51982_7948#" "a_n53272_6688#" 1847.8
cap "VDDD" "a_n18432_7948#" 638.355
cap "a_n85272_6688#" "a_n89892_7810#" 1302.34
cap "a_78304_n3204#" "a_76828_n3204#" 465.92
cap "a_66122_n2740#" "a_76064_n7312#" 2.99973
cap "a_71352_10796#" "a_73964_10796#" 1215.09
cap "VDDD" "a_3398_n1950#" 2946.8
cap "a_73452_n7312#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q" 993.622
cap "clks" "a_n2888_n40380#" 739.774
cap "a_39352_10796#" "a_35496_11030#" 2.19832
cap "a_74436_n6052#" "a_74436_n7312#" 309.965
cap "a_3496_11030#" "vocp" 214.679
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q" "a_10728_6688#" 0.392802
cap "Reset" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q" 825.624
cap "a_13568_7948#" "a_6108_7810#" 53.6047
cap "VDDD" "a_66122_n2740#" 6722.97
cap "a_14304_n3204#" "Reset" 971.892
cap "a_n73180_n28246#" "Set" 992.735
cap "a_n92504_11030#" "Reset" 3093.8
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q" "a_n17456_12056#" 309.485
cap "a_n37012_n28246#" "Set" 2569.89
cap "Bit_7" "a_n18638_n40380#" 1497.19
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.nQ" "a_48184_10796#" 0.00919551
cap "a_72112_n40380#" "Bit_1_n" 1058.58
cap "a_n49696_n3204#" "a_n48332_n1944#" 323.492
cap "a_71388_n7080#" "a_76064_n7312#" 942.532
cap "VDDD" "a_49624_n28014#" 529.98
cap "a_n23910_n1944#" "a_n23792_n2082#" 587.173
cap "vocp" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q" 173.058
cap "a_180_n26986#" "a_n944_n28246#" 51.1531
cap "a_n57892_7810#" "a_n60504_11030#" 1.05502
cap "a_n28504_11030#" "a_n22036_10796#" 1.27301
cap "VDDD" "a_71388_n7080#" 3431.41
cap "Bit_5" "Reset" 533.611
cap "VDDD" "a_30662_n40380#" 1512.34
cap "a_39352_10796#" "Reset" 112.914
cap "Valid" "a_n68256_n28014#" 4.2716
cap "a_n29820_n28246#" "out_8" 254.741
cap "a_n55792_n7080#" "a_n56612_n7080#" 4248.53
cap "a_n14820_n28246#" "VCM" 894.295
cap "a_n22548_n7312#" "a_n16480_n7312#" 5.71725
cap "a_15180_n28246#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q" 60.0277
cap "a_n92504_11030#" "a_n87664_10796#" 1.42846
cap "a_n21272_6688#" "a_n18580_10796#" 0.47491
cap "a_n69076_n28014#" "a_n60570_11594#" 222.236
cap "a_n11760_12186#" "VCM" 0.18791
cap "Set" "a_n15816_10796#" 992.735
cap "a_n44820_n28246#" "a_n60570_11594#" 1340.92
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q" "a_41452_n7312#" 993.622
cap "a_n43760_12186#" "a_n59612_11030#" 365.216
cap "a_3398_n1950#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.nQ" 16.1294
cap "a_81296_n1944#" "Set" 31.7563
cap "vocp" "a_n61810_n3108#" 4433.11
cap "a_73964_10796#" "Reset" 971.892
cap "a_38108_11028#" "a_46544_12056#" 53.6047
cap "a_41452_n7312#" "Set" 2775.55
cap "a_41452_n7312#" "a_44064_n7312#" 1215.09
cap "a_12064_n7312#" "a_2122_n2740#" 2.99973
cap "a_13420_10796#" "a_14544_12056#" 51.1531
cap "a_n92504_11030#" "a_n82580_10796#" 4.70301
cap "a_15520_n7312#" "a_18284_n7312#" 996.805
cap "a_n2888_n40380#" "a_662_n40380#" 683.649
cap "a_n55910_n1944#" "Set" 1287.2
cap "a_n55012_7948#" "Reset" 95.2283
cap "a_68388_11030#" "a_84438_6650#" 243.614
cap "a_46304_n3204#" "a_47668_n1944#" 323.492
cap "a_n81028_n28246#" "a_n75944_n28246#" 994.035
cap "a_72336_12056#" "Set" 31.7563
cap "clks" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q" 187.023
cap "VDDD" "a_n75760_12186#" 2946.76
cap "a_n92504_11030#" "clks" 24.9964
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q" "Set" 877.082
cap "a_n46704_n1944#" "a_n51172_n3204#" 309.965
cap "a_72208_n7080#" "a_79520_n7312#" 586.722
cap "Valid" "a_29056_n28246#" 708.38
cap "a_8208_n2082#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q" 421.951
cap "a_n19982_7948#" "a_n21272_6688#" 1847.8
cap "a_14304_n3204#" "a_8208_n2082#" 947.465
cap "a_9452_n7312#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q" 993.622
cap "a_15196_7948#" "Reset" 35.9562
cap "VDDD" "a_52240_12186#" 2946.76
cap "a_70108_7810#" "Reset" 652.292
cap "a_30662_n40380#" "Bit_6" 14.858
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q" "a_68388_11030#" 2089.97
cap "a_10436_n6052#" "Reset" 35.9562
cap "a_4624_n28014#" "a_n944_n28246#" 39.1038
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.nQ" "a_n25892_7056#" 0.411602
cap "a_n92504_11030#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.nQ" 2.4548
cap "a_n19796_6688#" "Set" 6.40025
cap "VDDD" "out_6" 625.28
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q" "a_n56652_7948#" 97.9224
cap "a_n55724_n3204#" "a_n55792_n2082#" 703.323
cap "a_59578_n40600#" "a_60662_n40380#" 293.96
cap "a_69990_7948#" "Reset" 991.151
cap "a_67496_11030#" "Set" 494.436
cap "a_n22036_10796#" "a_n22036_12056#" 323.492
cap "CK_1" "Bit_9" 1288.63
cap "a_n68256_n28014#" "a_n64400_n28246#" 948.463
cap "Bit_1" "a_n9314_n2406#" 442.042
cap "a_46820_n28246#" "a_46820_n26986#" 327.794
cap "a_70108_7056#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q" 222.086
cap "a_n53256_n28014#" "a_n51028_n28246#" 1302.34
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q" "a_n53272_6688#" 0.263804
cap "a_12112_n40380#" "a_15662_n40380#" 683.649
cap "a_8208_n7080#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q" 881.485
cap "clks" "a_55600_n28246#" 974.868
cap "a_35924_n28014#" "a_46820_n28246#" 558.862
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q" "a_n25892_7056#" 222.086
cap "a_35496_11030#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.nQ" 2.4548
cap "a_n43760_12186#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q" 1338.26
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q" "Set" 1231.93
cap "clks" "a_68972_n26986#" 35.9562
cap "a_49624_n28014#" "a_36744_n28014#" 0.451977
cap "a_n53256_n28014#" "Set" 191.762
cap "Bit_6_n" "a_n2888_n40380#" 1058.58
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q" "a_38108_7810#" 421.9
cap "a_79520_n7312#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q" 1688.55
cap "a_35496_11030#" "a_44204_6688#" 2.99973
cap "a_n9076_n28014#" "a_n4400_n28246#" 942.197
cap "Bit_6" "a_52240_12186#" 189.019
cap "a_n75562_6650#" "a_n91612_11030#" 243.614
cap "a_37988_n28246#" "a_38972_n28246#" 1879.13
cap "a_72208_n7080#" "Reset" 652.292
cap "a_n23792_n2082#" "a_n17882_n1944#" 782.183
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q" "a_72090_n1944#" 1725.39
cap "VDDD" "a_n21272_6688#" 4861.33
cap "Bit_6" "out_6" 230.932
cap "VDDD" "a_82284_n6052#" 638.355
cap "a_n87012_7948#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q" 309.485
cap "a_70108_7810#" "clks" 0.773369
cap "Reset" "a_n23664_10796#" 2434.04
cap "Bit_3" "a_35352_n7430#" 198.503
cap "clks" "a_8972_n28246#" 2438.69
cap "VDDD" "a_n86036_10796#" 3050.68
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q" "out_7" 142.346
cap "vocp" "a_60180_n26986#" 9.97236
cap "VDDD" "a_20924_n28014#" 3423.65
cap "a_n47816_10796#" "a_n60504_11030#" 1.27113
cap "a_n22552_n1944#" "a_n23724_n3204#" 327.794
cap "vocp" "out_4" 10.0971
cap "a_n43562_6650#" "a_n59612_11030#" 243.614
cap "a_n92504_11030#" "a_n90712_11028#" 1.15631
cap "a_n88652_7948#" "a_n89892_7810#" 53.6047
cap "a_n89824_6688#" "a_n90010_7948#" 996.805
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.nQ" "Reset" 6.269
cap "a_44204_6688#" "Reset" 971.892
cap "a_10436_n6052#" "a_9452_n7312#" 55.9613
cap "a_1820_n28246#" "Set" 992.735
cap "a_42728_6688#" "Set" 328.275
cap "Bit_3" "Bit_2" 407.945
cap "a_n23910_n1944#" "Set" 1287.2
cap "a_19624_n28014#" "Set" 1.28898
cap "a_42728_6688#" "a_38108_7810#" 1302.34
cap "a_n8256_n28014#" "Set" 191.762
cap "a_20924_n28014#" "SAR_Asynchronous_top_0/SAR_Logic_0.CK4" 222.236
cap "a_n57892_7810#" "a_n55012_7948#" 53.6047
cap "VDDD" "a_n23012_7948#" 638.355
cap "vocp" "Bit_3" 4933.14
cap "a_73964_12056#" "Reset" 31.4896
cap "a_3496_11030#" "Reset" 3093.8
cap "a_n55724_n3204#" "a_n61878_n1986#" 4.00449
cap "a_72208_n2082#" "a_66122_n1986#" 3.49428
cap "a_3496_11030#" "a_20438_6650#" 665.958
cap "VDDD" "out_3" 1238.07
cap "VDDD" "a_13420_10796#" 1995.32
cap "a_72208_n2082#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.nQ" 0.451977
cap "Bit_9" "Set" 872.73
cap "a_n53564_n7312#" "a_n61878_n1986#" 1.71603
cap "vocp" "a_n24648_10796#" 993.622
cap "a_40090_n1944#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q" 1725.39
cap "a_10600_n28246#" "a_8972_n28246#" 466.02
cap "a_15180_n28246#" "Bit_3" 73.0826
cap "a_n79400_n28246#" "a_n84076_n28014#" 942.197
cap "a_10436_n7312#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q" 0.392802
cap "a_40090_n1944#" "Set" 1287.2
cap "Bit_8" "CK_1" 236.741
cap "a_34122_n2740#" "VCM" 105.218
cap "Bit_7" "Bit_4" 500.745
cap "VDDD" "a_n28602_n1950#" 2946.8
cap "clks" "a_72208_n7080#" 97.9148
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q" "Reset" 1972.63
cap "a_75180_n26986#" "a_66744_n28014#" 53.6047
cap "a_22686_n2406#" "a_45180_n26986#" 309.485
cap "a_n23256_n28014#" "a_n24076_n28014#" 4248.57
cap "a_45662_n40380#" "Bit_3" 0.581396
cap "a_74056_n28246#" "a_67988_n28246#" 5.71725
cap "a_76820_n28246#" "a_65924_n28014#" 558.862
cap "a_15668_n1944#" "Reset" 31.4896
cap "a_n26010_7948#" "a_n25892_7056#" 646.096
cap "a_10436_n6052#" "a_8208_n7080#" 53.6047
cap "vocp" "a_66122_n1986#" 432.987
cap "a_39352_10796#" "a_37288_11028#" 1260.62
cap "a_6108_11028#" "vocp" 877.854
cap "VDDD" "a_n4400_n26986#" 638.355
cap "a_8208_n2836#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q" 222.153
cap "a_72208_n2836#" "a_72276_n3204#" 558.862
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.nQ" "a_n28602_n1950#" 16.1294
cap "a_n89892_7056#" "a_n89824_6688#" 558.862
cap "a_8208_n2836#" "a_14304_n3204#" 942.532
cap "clks" "a_22988_n28246#" 115.263
cap "VDDD" "a_n23256_n28014#" 4294.74
cap "a_n55376_n28014#" "a_n60570_11594#" 969.361
cap "clks" "a_n3638_n40380#" 621.24
cap "a_n44820_n26986#" "a_n53256_n28014#" 53.6047
cap "VDDD" "a_78118_n1944#" 2035.36
cap "a_n34400_n26986#" "Bit_9" 21.5422
cap "a_n92570_11594#" "a_n83256_n28014#" 422.046
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.nQ" "a_n16480_n7312#" 39.1038
cap "a_18284_n6052#" "Set" 31.4896
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q" "a_n55792_n2082#" 421.951
cap "VDDD" "Bit_10" 7231.54
cap "a_76064_n6052#" "Reset" 31.4896
cap "a_66122_n2740#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q" 1008.65
cap "a_n14820_n28246#" "a_n9314_n2406#" 245.002
cap "a_21744_n28014#" "a_29056_n28246#" 587.173
cap "a_40208_n2082#" "a_40090_n1944#" 587.173
cap "a_n23256_n28014#" "a_n13180_n28246#" 703.323
cap "a_3496_11030#" "clks" 24.9964
cap "a_n61878_n2740#" "a_n55792_n2082#" 0.709444
cap "a_34624_n28014#" "a_35924_n28014#" 1.09818
cap "a_n19796_6688#" "a_n18432_7948#" 323.492
cap "a_n43562_6650#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q" 1302.66
cap "a_36388_11030#" "VCM" 131.255
cap "a_27112_n40380#" "a_30662_n40380#" 683.649
cap "vocp" "a_n23792_n2082#" 877.854
cap "a_n23792_n7080#" "Reset" 652.292
cap "a_n21272_6688#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q" 0.392802
cap "a_n29820_n28246#" "VCM" 894.295
cap "Bit_4" "Bit_2" 1769.27
cap "VDDD" "a_7988_n28246#" 2032.18
cap "a_n23910_n1944#" "a_n19172_n3204#" 994.035
cap "VDDD" "a_84438_6650#" 821.215
cap "Set" "a_53972_n28246#" 284.383
cap "a_6744_n28014#" "a_16820_n26986#" 53.6047
cap "Bit_7" "CK_1" 236.741
cap "Bit_8" "a_n29338_n40380#" 0.581396
cap "vocp" "a_12828_n3204#" 0.416157
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q" "a_71388_n7080#" 1068.65
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q" "a_14544_12056#" 309.485
cap "vocp" "Bit_4" 5803.69
cap "clks" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q" 90.1819
cap "a_n38256_n28014#" "a_n30944_n28246#" 587.173
cap "a_4388_11030#" "a_5288_11028#" 222.805
cap "VDDD" "a_n64400_n26986#" 638.355
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q" "a_45420_10796#" 1725.39
cap "a_44018_7948#" "a_45420_10796#" 0.107877
cap "a_n56648_10796#" "a_n59612_11030#" 7.657
cap "a_n91612_11030#" "Set" 2479.02
cap "a_n57892_11028#" "vocp" 877.854
cap "Bit_8" "Set" 837.967
cap "a_15520_n7312#" "a_2122_n1986#" 1.15501
cap "a_n22012_n28246#" "Set" 2569.89
cap "a_10728_6688#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q" 0.263804
cap "a_n3638_n40380#" "a_662_n40380#" 787.389
cap "a_15180_n28246#" "Bit_4" 343.41
cap "a_15668_n1944#" "a_8208_n2082#" 53.6047
cap "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q" 9511.31
cap "a_10436_n6052#" "a_10436_n7312#" 309.965
cap "a_n67012_n28246#" "a_n61810_n3108#" 149.796
cap "a_n422_n40600#" "a_662_n40380#" 293.96
cap "Valid" "a_n79400_n28246#" 1.64097
cap "a_n70376_n28014#" "a_n69076_n28014#" 1.09818
cap "a_n13716_n7312#" "a_n23792_n7080#" 703.323
cap "Valid" "a_n36028_n28246#" 1.80531
cap "a_37988_n28246#" "a_44056_n28246#" 5.71725
cap "clks" "a_n61810_n3108#" 974.346
cap "VDDD" "a_n80804_7948#" 638.355
cap "a_n17882_n1944#" "Set" 2570.56
cap "a_n29820_n28246#" "a_n17888_n40380#" 0.258485
cap "VDDD" "a_n54036_10796#" 3050.68
cap "VDDD" "a_n30944_n28246#" 1962.54
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.nQ" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q" 374.416
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.nQ" "a_68388_11030#" 29.3532
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q" "a_70108_11028#" 421.951
cap "a_n53564_n7312#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q" 0.263804
cap "a_n22012_n28246#" "a_n21028_n26986#" 72.9843
cap "VDDD" "a_40600_n28246#" 3049.2
cap "Valid" "a_n54076_n28014#" 227.408
cap "Set" "a_23972_n28246#" 284.383
cap "a_n51796_6688#" "a_n53272_6688#" 465.92
cap "a_n40376_n28014#" "Set" 1.28898
cap "VDDD" "a_n54036_12056#" 638.355
cap "clks" "a_n23792_n7080#" 97.9148
cap "a_15520_n7312#" "a_7388_n7080#" 646.096
cap "a_72208_n7080#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.nQ" 0.451977
cap "a_n83256_n28014#" "a_n82012_n28246#" 782.043
cap "a_69288_11028#" "Set" 796.81
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q" "a_n61878_n1986#" 2089.97
cap "Valid" "a_38972_n28246#" 1.80531
cap "CK_1" "Bit_2" 216.718
cap "a_66122_n1986#" "a_79520_n7312#" 1.15501
cap "VDDD" "a_n74820_n26986#" 638.355
cap "vocp" "out_5" 10.0971
cap "vocp" "CK_1" 2356.31
cap "a_11362_n40380#" "Bit_5" 1497.19
cap "vocp" "a_31820_n26986#" 27.9803
cap "a_n85272_6688#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q" 0.392802
cap "a_n61878_n1986#" "a_n61878_n2740#" 6834.76
cap "Valid" "a_n4400_n28246#" 1.64097
cap "a_40276_n3204#" "a_40090_n1944#" 1064.6
cap "VDDD" "a_n48332_n1944#" 638.355
cap "Bit_7" "Set" 869.914
cap "a_15180_n28246#" "out_5" 257.296
cap "a_15180_n28246#" "CK_1" 757.136
cap "a_n27612_11030#" "a_n28504_11030#" 6834.59
cap "a_37288_11028#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.nQ" 0.411602
cap "VDDD" "a_41964_12056#" 638.355
cap "a_52438_6650#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q" 1302.66
cap "Reset" "out_4" 1019.42
cap "a_40208_n7080#" "a_44064_n6052#" 53.6047
cap "a_47520_n7312#" "Set" 2367.19
cap "a_n28648_n7430#" "a_n29878_n2740#" 665.958
cap "a_n22548_n7312#" "a_n29878_n1986#" 1.15501
cap "a_30180_n26986#" "a_29056_n28246#" 51.1531
cap "a_n14820_n28246#" "a_n21028_n28246#" 0.263804
cap "a_n14820_n28246#" "a_n9076_n28014#" 1073.74
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q" "a_n60648_n7430#" 1302.66
cap "Bit_6_n" "a_n3638_n40380#" 743.106
cap "Bit_7" "out_7" 230.932
cap "a_n24612_n7080#" "a_n23792_n7080#" 4248.53
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q" "a_35352_n7430#" 1302.66
cap "a_68972_n28246#" "a_70600_n28246#" 466.02
cap "a_n7012_n28246#" "a_n4400_n28246#" 1214.3
cap "Bit_6_n" "a_n422_n40600#" 386.072
cap "a_42436_n7312#" "a_40208_n7080#" 1302.34
cap "a_35352_n7430#" "Set" 0.523944
cap "a_66744_n28014#" "a_n9314_n2406#" 880.638
cap "a_n58010_7948#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.nQ" 39.1038
cap "a_n55792_n2836#" "Set" 796.81
cap "Reset" "a_n24648_10796#" 112.914
cap "a_72208_n2082#" "Set" 191.867
cap "a_n60648_n7430#" "a_n61878_n2740#" 665.958
cap "a_n17882_n1944#" "a_n14704_n1944#" 72.9843
cap "a_n66028_n28246#" "a_n60944_n28246#" 994.035
cap "a_n58010_7948#" "Reset" 991.151
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.nQ" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q" 374.416
cap "a_n69076_n28014#" "a_n55376_n28014#" 0.411602
cap "a_n19172_n3204#" "a_n17882_n1944#" 1879.13
cap "a_n61878_n2740#" "VCM" 105.218
cap "a_n36028_n26986#" "Set" 31.7563
cap "a_74728_6688#" "a_68388_11030#" 1.71603
cap "clks" "a_n83256_n28014#" 633.544
cap "a_n6028_n28246#" "a_n4400_n28246#" 466.02
cap "a_n47816_10796#" "a_n47816_12056#" 327.794
cap "a_n81028_n28246#" "a_n79400_n26986#" 132.638
cap "Set" "a_n39076_n28014#" 764.732
cap "a_66122_n1986#" "Reset" 295.977
cap "a_14056_n28246#" "a_5924_n28014#" 769.54
cap "Bit_2" "Set" 333.436
cap "a_6108_11028#" "Reset" 573.716
cap "VDDD" "a_68972_n28246#" 4885.91
cap "VDDD" "a_n43760_12186#" 2946.76
cap "a_n91612_11030#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q" 2.23232
cap "clks" "a_60180_n26986#" 79.0477
cap "a_n19796_6688#" "a_n21272_6688#" 465.92
cap "a_n51936_n6052#" "Reset" 31.4896
cap "a_34122_n1986#" "a_44828_n3204#" 4.79034
cap "a_50284_n7312#" "Set" 1095.88
cap "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q" 9511.31
cap "VDDD" "a_44828_n3204#" 4887.46
cap "vocp" "Set" 13048
cap "a_41362_n40380#" "a_45662_n40380#" 787.389
cap "a_47196_7948#" "Set" 70.5132
cap "D" "a_n83256_n28014#" 878.249
cap "a_n25892_7810#" "a_n27612_11030#" 0.233554
cap "a_47196_7948#" "a_38108_7810#" 53.6047
cap "a_23972_n28246#" "a_23972_n26986#" 309.965
cap "a_36744_n28014#" "a_40600_n28246#" 948.463
cap "VDDD" "a_45180_n26986#" 638.355
cap "a_15180_n28246#" "Set" 1369.76
cap "a_6744_n28014#" "a_16820_n28246#" 703.323
cap "a_n54036_10796#" "a_n55664_10796#" 465.92
cap "vocp" "out_7" 46.3644
cap "a_n28504_11030#" "a_n18580_10796#" 4.70301
cap "Valid" "a_31820_n28246#" 1.65412
cap "clks" "Bit_3" 1779.23
cap "a_15520_n7312#" "a_2122_n2740#" 2.95988
cap "a_n19400_n28246#" "a_n24076_n28014#" 942.197
cap "Bit_1" "Valid" 207.669
cap "a_6744_n28014#" "Valid" 4.2716
cap "a_n13716_n7312#" "a_n13716_n6052#" 327.794
cap "a_n23792_n2082#" "Reset" 573.716
cap "a_46118_n1944#" "a_44828_n3204#" 1879.13
cap "a_n48480_n7312#" "a_n55792_n7080#" 586.722
cap "a_81296_n1944#" "a_78118_n1944#" 72.9843
cap "a_48184_10796#" "Set" 992.735
cap "a_n54036_12056#" "a_n55664_10796#" 132.638
cap "VDDD" "a_n19400_n28246#" 3049.2
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q" "a_n61878_n2740#" 7.20002
cap "a_73452_n7312#" "a_79520_n7312#" 5.71725
cap "a_12828_n3204#" "Reset" 2434.04
cap "vocp" "a_40208_n2082#" 877.854
cap "a_n53272_6688#" "a_n59612_11030#" 1.71603
cap "a_72208_n2082#" "a_72090_n1944#" 587.173
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q" "a_6108_7810#" 881.485
cap "a_34122_n1986#" "a_40208_n2836#" 222.805
cap "a_80184_12056#" "Set" 31.4896
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q" "a_40208_n7080#" 421.9
cap "VDDD" "a_8988_7948#" 638.355
cap "VDDD" "a_82284_n7312#" 2991.06
cap "clks" "a_n13716_n6052#" 24.6248
cap "VDDD" "a_40208_n2836#" 3436.58
cap "clks" "a_66122_n1986#" 253.096
cap "a_n45716_n7312#" "a_n61878_n2740#" 2.7929
cap "a_n57892_11028#" "Reset" 573.716
cap "a_n3638_n40380#" "a_n2888_n40380#" 2396.46
cap "a_n19982_7948#" "a_n28504_11030#" 2.95988
cap "a_40336_12056#" "Set" 31.7563
cap "a_12204_6688#" "Reset" 971.892
cap "a_n58180_n26986#" "Set" 31.4896
cap "a_n29820_n28246#" "a_n9314_n2406#" 853.072
cap "a_n58180_n28246#" "a_n60570_11594#" 366.967
cap "vocp" "out_10" 46.3644
cap "a_12064_n6052#" "Reset" 31.4896
cap "a_n422_n40600#" "a_n2888_n40380#" 208.203
cap "a_n43180_n28246#" "a_n44820_n28246#" 366.967
cap "a_n37012_n28246#" "a_n30944_n28246#" 5.71725
cap "a_18284_n7312#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q" 366.967
cap "Valid" "a_44056_n28246#" 708.38
cap "a_n25892_11028#" "a_n23664_10796#" 1302.34
cap "a_3352_n7430#" "Set" 0.523944
cap "a_n23256_n28014#" "a_n14820_n26986#" 53.6047
cap "a_74728_6688#" "a_76204_6688#" 465.92
cap "a_13420_10796#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.nQ" 39.1038
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q" "a_16184_12056#" 97.9224
cap "VDDD" "a_n48804_7948#" 638.355
cap "Reset" "a_8090_n1944#" 984.662
cap "a_n47888_n40380#" "a_n48638_n40380#" 2396.46
cap "a_n21564_n6052#" "Reset" 35.9562
cap "a_3496_11030#" "a_6176_6688#" 2.7929
cap "a_7352_10796#" "a_5288_11028#" 1260.62
cap "a_46118_n1944#" "a_40208_n2836#" 1260.62
cap "a_n60570_11594#" "VCM" 894.295
cap "a_40336_10796#" "vocp" 0.416157
cap "vocp" "a_n19172_n3204#" 0.416157
cap "a_n47356_n6052#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q" 309.485
cap "a_n92570_11594#" "Set" 2262.45
cap "a_n58010_7948#" "a_n57892_7810#" 586.722
cap "a_n23792_n2082#" "clks" 162.196
cap "a_19624_n28014#" "a_20924_n28014#" 1.09818
cap "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.nQ" 684.985
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.nQ" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q" 374.416
cap "a_n14338_n40380#" "Bit_7_n" 1543.23
cap "a_6108_7810#" "a_8988_7948#" 53.6047
cap "a_n45716_n6052#" "Set" 31.4896
cap "a_4624_n28014#" "a_5924_n28014#" 1.09818
cap "out_5" "Reset" 1019.42
cap "a_n83796_6688#" "a_n89892_7810#" 947.465
cap "a_12828_n3204#" "clks" 0.542475
cap "Bit_1" "a_180_n28246#" 170.665
cap "a_n91612_11030#" "a_n75760_12186#" 365.216
cap "VDDD" "a_n55792_n7080#" 4287.94
cap "CK_1" "Reset" 479.771
cap "a_180_n28246#" "a_6744_n28014#" 880.638
cap "a_n75562_6650#" "clks" 17.2168
cap "clks" "Bit_4" 1284.65
cap "a_36388_11030#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q" 2089.97
cap "VDDD" "a_n43562_6650#" 821.215
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.nQ" "a_70108_11028#" 0.451977
cap "a_12018_7948#" "Reset" 112.439
cap "a_36388_11030#" "a_44018_7948#" 1.15501
cap "a_73452_n7312#" "Reset" 112.439
cap "a_n63638_n40380#" "a_n59338_n40380#" 787.389
cap "VDDD" "a_78304_n3204#" 3050.68
cap "a_n52012_n28246#" "a_n60570_11594#" 993.356
cap "a_79520_n7312#" "Set" 2367.19
cap "a_12828_n3204#" "a_8208_n2082#" 1302.34
cap "VDDD" "a_n68256_n28014#" 4294.74
cap "vocp" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q" 160.963
cap "a_36744_n28014#" "a_45180_n26986#" 53.6047
cap "VDDD" "a_n28504_11030#" 6722.92
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.nQ" "a_n60602_n1950#" 16.1294
cap "a_n25824_6688#" "a_n28504_11030#" 2.7929
cap "a_n25892_7810#" "a_n19982_7948#" 777.913
cap "a_67496_11030#" "a_84438_6650#" 665.958
cap "a_71352_10796#" "Set" 2570.56
cap "a_n53272_6688#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q" 0.392802
cap "a_n79816_12056#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q" 97.9224
cap "a_n29878_n1986#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.nQ" 0.0754819
cap "a_n19936_n7312#" "a_n29878_n1986#" 1.10325
cap "a_65924_n28014#" "CK_1" 222.236
cap "a_72208_n2082#" "a_66122_n2740#" 0.709444
cap "VDDD" "Bit_7_n" 1565.52
cap "a_70108_7810#" "a_69990_7948#" 586.722
cap "a_40336_12056#" "a_40336_10796#" 309.965
cap "VDDD" "a_n33638_n40380#" 3387.68
cap "a_67496_11030#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q" 1008.65
cap "a_n51936_n7312#" "a_n56612_n7080#" 942.532
cap "a_n14820_n28246#" "Valid" 541.727
cap "a_35496_11030#" "Set" 494.436
cap "a_8090_n1944#" "a_8208_n2082#" 587.173
cap "a_n8256_n28014#" "a_n4400_n26986#" 53.6047
cap "Bit_2" "a_3398_n1950#" 189.019
cap "a_35496_11030#" "a_38108_7810#" 1.05502
cap "a_9452_n7312#" "a_8090_n1944#" 0.107877
cap "VDDD" "a_29056_n28246#" 1962.54
cap "a_11362_n40380#" "a_12112_n40380#" 2396.46
cap "a_66122_n1986#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.nQ" 0.0754819
cap "a_53972_n26986#" "a_51744_n28014#" 53.6047
cap "clks" "CK_1" 5411.12
cap "vocp" "a_66122_n2740#" 214.679
cap "VDDD" "a_n60602_n1950#" 2946.8
cap "a_n29820_n28246#" "a_n21028_n28246#" 0.416031
cap "Set" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.nQ" 114.786
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q" "Reset" 825.624
cap "a_15668_n1944#" "a_14304_n3204#" 323.492
cap "a_n82012_n28246#" "Set" 2569.89
cap "SAR_Asynchronous_top_0/SAR_Logic_0.CK4" "a_29056_n28246#" 1735.78
cap "VDDD" "a_74728_6688#" 4861.33
cap "a_n54552_n1944#" "a_n55792_n2082#" 53.6047
cap "Reset" "Set" 22478.9
cap "a_44064_n7312#" "Reset" 971.892
cap "a_38176_6688#" "a_39348_7948#" 327.794
cap "a_12064_n6052#" "a_8208_n7080#" 53.6047
cap "a_n14820_n28246#" "a_n7012_n28246#" 994.225
cap "a_n70376_n28014#" "a_n75944_n28246#" 39.1038
cap "Reset" "a_38108_7810#" 652.292
cap "a_15180_n28246#" "a_66122_n2740#" 149.911
cap "a_n18638_n40380#" "a_n15422_n40600#" 216.147
cap "a_20438_6650#" "Set" 0.523944
cap "a_34122_n2740#" "a_42436_n7312#" 4.7907
cap "Valid" "a_n66028_n28246#" 1.80531
cap "VDDD" "a_n28648_n7430#" 821.215
cap "a_n91612_11030#" "a_n86036_10796#" 3.9278
cap "a_79196_7948#" "Reset" 35.9562
cap "a_21744_n28014#" "a_31820_n28246#" 703.323
cap "VDDD" "a_n25892_7810#" 4287.94
cap "a_73964_12056#" "a_73964_10796#" 323.492
cap "a_22686_n2406#" "a_38972_n28246#" 0.263804
cap "a_n53564_n6052#" "Reset" 35.9562
cap "a_n25892_7810#" "a_n25824_6688#" 703.323
cap "a_30662_n40380#" "vocp" 438.647
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q" "Bit_5" 1.81119
cap "VDDD" "a_n22036_12056#" 638.355
cap "out_7" "Reset" 103.985
cap "a_n21028_n28246#" "a_n15944_n28246#" 994.035
cap "a_n14820_n28246#" "a_n6028_n28246#" 1.72039
cap "a_8336_12056#" "Reset" 35.9562
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.nQ" "a_n27612_11030#" 0.0754819
cap "a_n92570_11594#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q" 52.3849
cap "a_n54548_n7312#" "Set" 2775.55
cap "Bit_3" "a_44578_n40600#" 995.727
cap "VDDD" "a_16184_10796#" 3000.66
cap "a_n87664_10796#" "Set" 284.283
cap "a_65924_n28014#" "Set" 764.732
cap "a_n58180_n28246#" "a_n69076_n28014#" 558.862
cap "a_n54548_n7312#" "a_n53564_n6052#" 55.9613
cap "a_n57892_11028#" "a_n55664_12056#" 53.6047
cap "VDDD" "a_n56648_10796#" 2035.36
cap "a_74578_n40600#" "a_72112_n40380#" 208.203
cap "a_71362_n40380#" "a_75662_n40380#" 787.389
cap "a_n13716_n7312#" "Set" 1095.88
cap "a_67988_n28246#" "a_66744_n28014#" 782.043
cap "VDDD" "a_n89892_7810#" 4287.94
cap "a_40208_n2082#" "Reset" 573.716
cap "a_n14820_n28246#" "a_180_n28246#" 2372.68
cap "VDDD" "a_17296_n1944#" 638.355
cap "a_n82580_10796#" "Set" 1287.2
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q" "a_n89892_11028#" 421.951
cap "a_20924_n28014#" "a_23972_n28246#" 953.462
cap "a_n85272_6688#" "a_n83982_7948#" 1847.8
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q" "a_n28504_11030#" 1008.65
cap "clks" "a_n51028_n28246#" 2438.69
cap "a_n81028_n28246#" "a_n84076_n28014#" 953.462
cap "a_40336_10796#" "a_35496_11030#" 1.42846
cap "clks" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q" 187.023
cap "a_n67012_n28246#" "Set" 2569.89
cap "a_73448_n1944#" "Set" 31.4896
cap "Reset" "out_10" 103.985
cap "Reset" "a_n17456_12056#" 61.4518
cap "a_38108_7056#" "a_37990_7948#" 646.096
cap "clks" "Set" 7544.25
cap "out_9" "Set" 85.9241
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q" "a_n27612_11030#" 2.23232
cap "a_n49882_n1944#" "a_n61878_n2740#" 2.19832
cap "clks" "a_38108_7810#" 0.773369
cap "a_n44820_n28246#" "VCM" 894.295
cap "VDDD" "a_78544_12056#" 638.355
cap "a_n58010_7948#" "a_n60504_11030#" 2.95988
cap "Bit_8" "a_n4400_n26986#" 24.0828
cap "vocp" "out_6" 46.3644
cap "Set" "a_8208_n2082#" 191.867
cap "a_72090_n1944#" "Reset" 984.662
cap "a_12828_n3204#" "a_8208_n2836#" 953.462
cap "a_12064_n6052#" "a_10436_n7312#" 132.638
cap "out_1" "a_n44820_n28246#" 7.35962
cap "a_12112_n40380#" "Bit_5" 1431.01
cap "a_n22012_n28246#" "a_n23256_n28014#" 782.043
cap "Bit_7" "a_20924_n28014#" 162.618
cap "a_n85272_6688#" "a_n90010_7948#" 994.035
cap "a_9452_n7312#" "Set" 2775.55
cap "a_n14704_n1944#" "Reset" 35.9562
cap "a_78544_12056#" "a_70108_11028#" 53.6047
cap "a_80184_10796#" "a_68388_11030#" 4.00449
cap "a_40336_10796#" "Reset" 2434.04
cap "a_n19172_n3204#" "Reset" 2434.04
cap "a_34122_n2740#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q" 7.20002
cap "a_n91612_11030#" "Bit_10" 670.618
cap "a_n66028_n28246#" "a_n64400_n28246#" 466.02
cap "clks" "a_n21028_n26986#" 35.9562
cap "D" "Set" 529.379
cap "a_10436_n7312#" "a_8090_n1944#" 0.47491
cap "Valid" "a_46820_n28246#" 1.65412
cap "Bit_1" "a_n29878_n2740#" 630.797
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q" "a_n29878_n1986#" 2089.97
cap "a_38108_7810#" "a_40988_7948#" 53.6047
cap "a_n34400_n26986#" "clks" 31.4896
cap "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q" 4943.22
cap "Valid" "a_66744_n28014#" 2.91437
cap "a_66122_n2740#" "a_79520_n7312#" 2.95988
cap "a_n15356_n6052#" "a_n16480_n7312#" 51.1531
cap "VDDD" "a_71362_n40380#" 3387.68
cap "clks" "a_40208_n2082#" 162.196
cap "a_n24612_n7080#" "Set" 916.043
cap "a_n422_n40600#" "a_n3638_n40380#" 216.147
cap "Bit_7" "out_3" 2067.76
cap "a_16184_10796#" "a_16184_12056#" 327.794
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.nQ" 593.06
cap "a_8208_n2836#" "a_8090_n1944#" 743.251
cap "a_2122_n1986#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q" 2.23232
cap "a_8336_10796#" "a_5288_11028#" 953.462
cap "a_10600_n28246#" "Set" 6.36509
cap "a_n57892_7056#" "a_n57824_6688#" 558.862
cap "a_n51982_7948#" "a_n57892_7056#" 1260.62
cap "a_n57892_7810#" "Set" 261.162
cap "a_n25892_11028#" "a_n24648_10796#" 782.183
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q" "Reset" 2185.38
cap "a_13568_7948#" "Reset" 31.4896
cap "a_n57892_11028#" "a_n47816_10796#" 703.323
cap "a_n25892_7810#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q" 881.485
cap "a_8208_n7080#" "Set" 261.162
cap "Bit_1" "a_22686_n2406#" 170.665
cap "a_79520_n7312#" "a_71388_n7080#" 646.096
cap "a_72208_n7080#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q" 421.9
cap "a_n48638_n40380#" "a_n60570_11594#" 154.227
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q" "a_n44820_n28246#" 0.101589
cap "a_n89892_7056#" "a_n85272_6688#" 953.462
cap "a_42436_n7312#" "a_42436_n6052#" 309.965
cap "clks" "a_n59820_n26986#" 79.0477
cap "a_59578_n40600#" "a_56362_n40380#" 216.147
cap "a_9964_12056#" "Reset" 31.4896
cap "a_38108_11028#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q" 421.951
cap "vocp" "a_20924_n28014#" 302.09
cap "VDDD" "a_37990_7948#" 1952.19
cap "a_59056_n28246#" "a_51744_n28014#" 587.173
cap "clks" "a_n14704_n1944#" 1.36204
cap "a_n30422_n40600#" "a_n29338_n40380#" 293.96
cap "a_6108_7810#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q" 421.9
cap "a_n26010_7948#" "a_n27612_11030#" 1.15501
cap "a_7388_n7080#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q" 222.086
cap "a_n81028_n28246#" "Valid" 1.80531
cap "a_n19172_n3204#" "clks" 0.542475
cap "a_n29820_n28246#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q" 0.101589
cap "a_n28504_11030#" "a_n15816_10796#" 1.27113
cap "a_n57892_11028#" "a_n60504_11030#" 0.709444
cap "Reset" "a_n23664_12056#" 35.9562
cap "a_n44820_n26986#" "clks" 79.0477
cap "a_76064_n6052#" "a_72208_n7080#" 53.6047
cap "a_70176_6688#" "a_70108_7056#" 558.862
cap "a_n18432_7948#" "Reset" 31.4896
cap "a_15180_n28246#" "a_20924_n28014#" 1073.74
cap "a_n90712_11028#" "Set" 796.81
cap "a_39388_n7080#" "a_40208_n7080#" 4248.53
cap "a_n9076_n28014#" "a_n944_n28246#" 769.54
cap "a_n55664_12056#" "Set" 31.7563
cap "a_n49400_n28246#" "a_n51028_n28246#" 466.02
cap "a_n56648_10796#" "a_n55664_10796#" 1879.13
cap "Bit_4_n" "Bit_4" 1689.01
cap "VDDD" "a_n22552_n1944#" 638.355
cap "a_n43760_12186#" "Bit_9" 189.019
cap "a_22686_n2406#" "a_44056_n28246#" 1735.78
cap "clks" "a_23972_n26986#" 35.9562
cap "a_n38256_n28014#" "a_n36028_n28246#" 1302.34
cap "a_66122_n2740#" "Reset" 3093.8
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.nQ" "a_n28504_11030#" 2.4548
cap "VDDD" "a_12064_n7312#" 3040.54
cap "vocp" "out_3" 10.0971
cap "VDDD" "a_74056_n28246#" 1961.35
cap "a_68972_n28246#" "a_70600_n26986#" 132.638
cap "Bit_3" "Bit_5" 232.213
cap "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.nQ" "Set" 114.786
cap "a_n49400_n28246#" "Set" 6.36509
cap "a_72208_n2082#" "a_78118_n1944#" 782.183
cap "VDDD" "a_n56652_7948#" 638.355
cap "a_67496_11030#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.nQ" 2.4548
cap "a_69288_11028#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q" 222.153
cap "a_44828_n3204#" "a_40090_n1944#" 994.035
cap "a_37288_11028#" "Set" 796.81
cap "out_2" "VCM" 282.477
cap "VDDD" "a_n32888_n40380#" 4422.02
cap "a_n51982_7948#" "a_n50580_10796#" 0.107877
cap "a_n51172_n3204#" "Set" 284.283
cap "a_n53564_n7312#" "a_n56612_n7080#" 953.462
cap "Bit_10_n" "Bit_10" 1689.01
cap "a_n29820_n28246#" "Valid" 541.727
cap "a_n19400_n26986#" "clks" 31.4896
cap "a_n19796_6688#" "a_n28504_11030#" 2.99973
cap "a_71388_n7080#" "Reset" 296.463
cap "VDDD" "a_n79400_n28246#" 3049.2
cap "VDDD" "a_n36028_n28246#" 4885.91
cap "Set" "a_10436_n7312#" 328.275
cap "vocp" "a_n4400_n26986#" 23.4471
cap "a_n45944_n28246#" "a_n51028_n28246#" 994.035
cap "a_n10376_n28014#" "a_n9076_n28014#" 1.09818
cap "a_50284_n6052#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q" 97.9224
cap "a_18284_n7312#" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.nQ" 0.00919551
cap "a_25600_n28246#" "a_25600_n26986#" 323.492
cap "a_6744_n28014#" "a_10600_n26986#" 53.6047
cap "Set" "a_38176_6688#" 1095.88
cap "a_38108_7810#" "a_38176_6688#" 703.323
cap "vocp" "a_78118_n1944#" 993.622
cap "VDDD" "a_n13180_n26986#" 638.355
cap "a_68388_11030#" "a_77420_10796#" 1651.66
device msubckt nfet_03v3 76862 -40600 76863 -40599 l=56 w=312 "VSSD" "a_72112_n40380#" 112 0 "a_75662_n40380#" 312 38064,868 "Bit_1_n" 312 38064,868
device msubckt nfet_03v3 75606 -40380 75607 -40379 l=56 w=312 "VSSD" "a_74578_n40600#" 112 0 "VSSD" 312 38064,868 "a_75662_n40380#" 312 38064,868
device msubckt nfet_03v3 74522 -40600 74523 -40599 l=56 w=312 "VSSD" "a_72112_n40380#" 112 0 "Bit_1" 312 38064,868 "a_74578_n40600#" 312 38064,868
device msubckt nfet_03v3 73192 -40600 73193 -40599 l=56 w=312 "VSSD" "a_71362_n40380#" 112 0 "Bit_1" 312 38064,868 "Bit_1_n" 312 38064,868
device msubckt nfet_03v3 72056 -40380 72057 -40379 l=56 w=312 "VSSD" "a_71362_n40380#" 112 0 "VSSD" 312 38064,868 "a_72112_n40380#" 312 38064,868
device msubckt nfet_03v3 71306 -40380 71307 -40379 l=56 w=312 "VSSD" "a_n9314_n2406#" 112 0 "VSSD" 312 38064,868 "a_71362_n40380#" 312 38064,868
device msubckt nfet_03v3 61862 -40600 61863 -40599 l=56 w=312 "VSSD" "a_57112_n40380#" 112 0 "a_60662_n40380#" 312 38064,868 "Bit_2_n" 312 38064,868
device msubckt nfet_03v3 60606 -40380 60607 -40379 l=56 w=312 "VSSD" "a_59578_n40600#" 112 0 "VSSD" 312 38064,868 "a_60662_n40380#" 312 38064,868
device msubckt nfet_03v3 59522 -40600 59523 -40599 l=56 w=312 "VSSD" "a_57112_n40380#" 112 0 "Bit_2" 312 38064,868 "a_59578_n40600#" 312 38064,868
device msubckt nfet_03v3 58192 -40600 58193 -40599 l=56 w=312 "VSSD" "a_56362_n40380#" 112 0 "Bit_2" 312 38064,868 "Bit_2_n" 312 38064,868
device msubckt nfet_03v3 57056 -40380 57057 -40379 l=56 w=312 "VSSD" "a_56362_n40380#" 112 0 "VSSD" 312 38064,868 "a_57112_n40380#" 312 38064,868
device msubckt nfet_03v3 56306 -40380 56307 -40379 l=56 w=312 "VSSD" "a_22686_n2406#" 112 0 "VSSD" 312 38064,868 "a_56362_n40380#" 312 38064,868
device msubckt nfet_03v3 46862 -40600 46863 -40599 l=56 w=312 "VSSD" "a_42112_n40380#" 112 0 "a_45662_n40380#" 312 38064,868 "Bit_3_n" 312 38064,868
device msubckt nfet_03v3 45606 -40380 45607 -40379 l=56 w=312 "VSSD" "a_44578_n40600#" 112 0 "VSSD" 312 38064,868 "a_45662_n40380#" 312 38064,868
device msubckt nfet_03v3 44522 -40600 44523 -40599 l=56 w=312 "VSSD" "a_42112_n40380#" 112 0 "Bit_3" 312 38064,868 "a_44578_n40600#" 312 38064,868
device msubckt nfet_03v3 43192 -40600 43193 -40599 l=56 w=312 "VSSD" "a_41362_n40380#" 112 0 "Bit_3" 312 38064,868 "Bit_3_n" 312 38064,868
device msubckt nfet_03v3 42056 -40380 42057 -40379 l=56 w=312 "VSSD" "a_41362_n40380#" 112 0 "VSSD" 312 38064,868 "a_42112_n40380#" 312 38064,868
device msubckt nfet_03v3 41306 -40380 41307 -40379 l=56 w=312 "VSSD" "SAR_Asynchronous_top_0/SAR_Logic_0.CK4" 112 0 "VSSD" 312 38064,868 "a_41362_n40380#" 312 38064,868
device msubckt nfet_03v3 31862 -40600 31863 -40599 l=56 w=312 "VSSD" "a_27112_n40380#" 112 0 "a_30662_n40380#" 312 38064,868 "Bit_4_n" 312 38064,868
device msubckt nfet_03v3 30606 -40380 30607 -40379 l=56 w=312 "VSSD" "a_29578_n40600#" 112 0 "VSSD" 312 38064,868 "a_30662_n40380#" 312 38064,868
device msubckt nfet_03v3 29522 -40600 29523 -40599 l=56 w=312 "VSSD" "a_27112_n40380#" 112 0 "Bit_4" 312 38064,868 "a_29578_n40600#" 312 38064,868
device msubckt nfet_03v3 28192 -40600 28193 -40599 l=56 w=312 "VSSD" "a_26362_n40380#" 112 0 "Bit_4" 312 38064,868 "Bit_4_n" 312 38064,868
device msubckt nfet_03v3 27056 -40380 27057 -40379 l=56 w=312 "VSSD" "a_26362_n40380#" 112 0 "VSSD" 312 38064,868 "a_27112_n40380#" 312 38064,868
device msubckt nfet_03v3 26306 -40380 26307 -40379 l=56 w=312 "VSSD" "a_15180_n28246#" 112 0 "VSSD" 312 38064,868 "a_26362_n40380#" 312 38064,868
device msubckt nfet_03v3 16862 -40600 16863 -40599 l=56 w=312 "VSSD" "a_12112_n40380#" 112 0 "a_15662_n40380#" 312 38064,868 "Bit_5_n" 312 38064,868
device msubckt nfet_03v3 15606 -40380 15607 -40379 l=56 w=312 "VSSD" "a_14578_n40600#" 112 0 "VSSD" 312 38064,868 "a_15662_n40380#" 312 38064,868
device msubckt nfet_03v3 14522 -40600 14523 -40599 l=56 w=312 "VSSD" "a_12112_n40380#" 112 0 "Bit_5" 312 38064,868 "a_14578_n40600#" 312 38064,868
device msubckt nfet_03v3 13192 -40600 13193 -40599 l=56 w=312 "VSSD" "a_11362_n40380#" 112 0 "Bit_5" 312 38064,868 "Bit_5_n" 312 38064,868
device msubckt nfet_03v3 12056 -40380 12057 -40379 l=56 w=312 "VSSD" "a_11362_n40380#" 112 0 "VSSD" 312 38064,868 "a_12112_n40380#" 312 38064,868
device msubckt nfet_03v3 11306 -40380 11307 -40379 l=56 w=312 "VSSD" "a_180_n28246#" 112 0 "VSSD" 312 38064,868 "a_11362_n40380#" 312 38064,868
device msubckt nfet_03v3 1862 -40600 1863 -40599 l=56 w=312 "VSSD" "a_n2888_n40380#" 112 0 "a_662_n40380#" 312 38064,868 "Bit_6_n" 312 38064,868
device msubckt nfet_03v3 606 -40380 607 -40379 l=56 w=312 "VSSD" "a_n422_n40600#" 112 0 "VSSD" 312 38064,868 "a_662_n40380#" 312 38064,868
device msubckt nfet_03v3 -478 -40600 -477 -40599 l=56 w=312 "VSSD" "a_n2888_n40380#" 112 0 "Bit_6" 312 38064,868 "a_n422_n40600#" 312 38064,868
device msubckt nfet_03v3 -1808 -40600 -1807 -40599 l=56 w=312 "VSSD" "a_n3638_n40380#" 112 0 "Bit_6" 312 38064,868 "Bit_6_n" 312 38064,868
device msubckt nfet_03v3 -2944 -40380 -2943 -40379 l=56 w=312 "VSSD" "a_n3638_n40380#" 112 0 "VSSD" 312 38064,868 "a_n2888_n40380#" 312 38064,868
device msubckt nfet_03v3 -3694 -40380 -3693 -40379 l=56 w=312 "VSSD" "a_n14820_n28246#" 112 0 "VSSD" 312 38064,868 "a_n3638_n40380#" 312 38064,868
device msubckt nfet_03v3 -13138 -40600 -13137 -40599 l=56 w=312 "VSSD" "a_n17888_n40380#" 112 0 "a_n14338_n40380#" 312 38064,868 "Bit_7_n" 312 38064,868
device msubckt nfet_03v3 -14394 -40380 -14393 -40379 l=56 w=312 "VSSD" "a_n15422_n40600#" 112 0 "VSSD" 312 38064,868 "a_n14338_n40380#" 312 38064,868
device msubckt nfet_03v3 -15478 -40600 -15477 -40599 l=56 w=312 "VSSD" "a_n17888_n40380#" 112 0 "Bit_7" 312 38064,868 "a_n15422_n40600#" 312 38064,868
device msubckt nfet_03v3 -16808 -40600 -16807 -40599 l=56 w=312 "VSSD" "a_n18638_n40380#" 112 0 "Bit_7" 312 38064,868 "Bit_7_n" 312 38064,868
device msubckt nfet_03v3 -17944 -40380 -17943 -40379 l=56 w=312 "VSSD" "a_n18638_n40380#" 112 0 "VSSD" 312 38064,868 "a_n17888_n40380#" 312 38064,868
device msubckt nfet_03v3 -18694 -40380 -18693 -40379 l=56 w=312 "VSSD" "a_n29820_n28246#" 112 0 "VSSD" 312 38064,868 "a_n18638_n40380#" 312 38064,868
device msubckt nfet_03v3 -28138 -40600 -28137 -40599 l=56 w=312 "VSSD" "a_n32888_n40380#" 112 0 "a_n29338_n40380#" 312 38064,868 "Bit_8_n" 312 38064,868
device msubckt nfet_03v3 -29394 -40380 -29393 -40379 l=56 w=312 "VSSD" "a_n30422_n40600#" 112 0 "VSSD" 312 38064,868 "a_n29338_n40380#" 312 38064,868
device msubckt nfet_03v3 -30478 -40600 -30477 -40599 l=56 w=312 "VSSD" "a_n32888_n40380#" 112 0 "Bit_8" 312 38064,868 "a_n30422_n40600#" 312 38064,868
device msubckt nfet_03v3 -31808 -40600 -31807 -40599 l=56 w=312 "VSSD" "a_n33638_n40380#" 112 0 "Bit_8" 312 38064,868 "Bit_8_n" 312 38064,868
device msubckt nfet_03v3 -32944 -40380 -32943 -40379 l=56 w=312 "VSSD" "a_n33638_n40380#" 112 0 "VSSD" 312 38064,868 "a_n32888_n40380#" 312 38064,868
device msubckt nfet_03v3 -33694 -40380 -33693 -40379 l=56 w=312 "VSSD" "a_n44820_n28246#" 112 0 "VSSD" 312 38064,868 "a_n33638_n40380#" 312 38064,868
device msubckt nfet_03v3 -43138 -40600 -43137 -40599 l=56 w=312 "VSSD" "a_n47888_n40380#" 112 0 "a_n44338_n40380#" 312 38064,868 "Bit_9_n" 312 38064,868
device msubckt nfet_03v3 -44394 -40380 -44393 -40379 l=56 w=312 "VSSD" "a_n45422_n40600#" 112 0 "VSSD" 312 38064,868 "a_n44338_n40380#" 312 38064,868
device msubckt nfet_03v3 -45478 -40600 -45477 -40599 l=56 w=312 "VSSD" "a_n47888_n40380#" 112 0 "Bit_9" 312 38064,868 "a_n45422_n40600#" 312 38064,868
device msubckt nfet_03v3 -46808 -40600 -46807 -40599 l=56 w=312 "VSSD" "a_n48638_n40380#" 112 0 "Bit_9" 312 38064,868 "Bit_9_n" 312 38064,868
device msubckt nfet_03v3 -47944 -40380 -47943 -40379 l=56 w=312 "VSSD" "a_n48638_n40380#" 112 0 "VSSD" 312 38064,868 "a_n47888_n40380#" 312 38064,868
device msubckt nfet_03v3 -48694 -40380 -48693 -40379 l=56 w=312 "VSSD" "a_n60570_11594#" 112 0 "VSSD" 312 38064,868 "a_n48638_n40380#" 312 38064,868
device msubckt nfet_03v3 -58138 -40600 -58137 -40599 l=56 w=312 "VSSD" "a_n62888_n40380#" 112 0 "a_n59338_n40380#" 312 38064,868 "Bit_10_n" 312 38064,868
device msubckt nfet_03v3 -59394 -40380 -59393 -40379 l=56 w=312 "VSSD" "a_n60422_n40600#" 112 0 "VSSD" 312 38064,868 "a_n59338_n40380#" 312 38064,868
device msubckt nfet_03v3 -60478 -40600 -60477 -40599 l=56 w=312 "VSSD" "a_n62888_n40380#" 112 0 "Bit_10" 312 38064,868 "a_n60422_n40600#" 312 38064,868
device msubckt nfet_03v3 -61808 -40600 -61807 -40599 l=56 w=312 "VSSD" "a_n63638_n40380#" 112 0 "Bit_10" 312 38064,868 "Bit_10_n" 312 38064,868
device msubckt nfet_03v3 -62944 -40380 -62943 -40379 l=56 w=312 "VSSD" "a_n63638_n40380#" 112 0 "VSSD" 312 38064,868 "a_n62888_n40380#" 312 38064,868
device msubckt nfet_03v3 -63694 -40380 -63693 -40379 l=56 w=312 "VSSD" "a_n92570_11594#" 112 0 "VSSD" 312 38064,868 "a_n63638_n40380#" 312 38064,868
device msubckt pfet_03v3 76862 -39340 76863 -39339 l=56 w=780 "VDDD" "a_71362_n40380#" 112 0 "a_75662_n40380#" 780 101400,1820 "Bit_1_n" 780 101400,1820
device msubckt pfet_03v3 75606 -39680 75607 -39679 l=56 w=780 "VDDD" "a_74578_n40600#" 112 0 "VDDD" 780 101400,1820 "a_75662_n40380#" 780 101400,1820
device msubckt pfet_03v3 74522 -39340 74523 -39339 l=56 w=780 "VDDD" "a_71362_n40380#" 112 0 "Bit_1" 780 101400,1820 "a_74578_n40600#" 780 101400,1820
device msubckt pfet_03v3 73192 -39340 73193 -39339 l=56 w=780 "VDDD" "a_72112_n40380#" 112 0 "Bit_1" 780 101400,1820 "Bit_1_n" 780 101400,1820
device msubckt pfet_03v3 72056 -39680 72057 -39679 l=56 w=780 "VDDD" "a_71362_n40380#" 112 0 "VDDD" 780 101400,1820 "a_72112_n40380#" 780 101400,1820
device msubckt pfet_03v3 71306 -39680 71307 -39679 l=56 w=780 "VDDD" "a_n9314_n2406#" 112 0 "VDDD" 780 101400,1820 "a_71362_n40380#" 780 101400,1820
device msubckt pfet_03v3 61862 -39340 61863 -39339 l=56 w=780 "VDDD" "a_56362_n40380#" 112 0 "a_60662_n40380#" 780 101400,1820 "Bit_2_n" 780 101400,1820
device msubckt pfet_03v3 60606 -39680 60607 -39679 l=56 w=780 "VDDD" "a_59578_n40600#" 112 0 "VDDD" 780 101400,1820 "a_60662_n40380#" 780 101400,1820
device msubckt pfet_03v3 59522 -39340 59523 -39339 l=56 w=780 "VDDD" "a_56362_n40380#" 112 0 "Bit_2" 780 101400,1820 "a_59578_n40600#" 780 101400,1820
device msubckt pfet_03v3 58192 -39340 58193 -39339 l=56 w=780 "VDDD" "a_57112_n40380#" 112 0 "Bit_2" 780 101400,1820 "Bit_2_n" 780 101400,1820
device msubckt pfet_03v3 57056 -39680 57057 -39679 l=56 w=780 "VDDD" "a_56362_n40380#" 112 0 "VDDD" 780 101400,1820 "a_57112_n40380#" 780 101400,1820
device msubckt pfet_03v3 56306 -39680 56307 -39679 l=56 w=780 "VDDD" "a_22686_n2406#" 112 0 "VDDD" 780 101400,1820 "a_56362_n40380#" 780 101400,1820
device msubckt pfet_03v3 46862 -39340 46863 -39339 l=56 w=780 "VDDD" "a_41362_n40380#" 112 0 "a_45662_n40380#" 780 101400,1820 "Bit_3_n" 780 101400,1820
device msubckt pfet_03v3 45606 -39680 45607 -39679 l=56 w=780 "VDDD" "a_44578_n40600#" 112 0 "VDDD" 780 101400,1820 "a_45662_n40380#" 780 101400,1820
device msubckt pfet_03v3 44522 -39340 44523 -39339 l=56 w=780 "VDDD" "a_41362_n40380#" 112 0 "Bit_3" 780 101400,1820 "a_44578_n40600#" 780 101400,1820
device msubckt pfet_03v3 43192 -39340 43193 -39339 l=56 w=780 "VDDD" "a_42112_n40380#" 112 0 "Bit_3" 780 101400,1820 "Bit_3_n" 780 101400,1820
device msubckt pfet_03v3 42056 -39680 42057 -39679 l=56 w=780 "VDDD" "a_41362_n40380#" 112 0 "VDDD" 780 101400,1820 "a_42112_n40380#" 780 101400,1820
device msubckt pfet_03v3 41306 -39680 41307 -39679 l=56 w=780 "VDDD" "SAR_Asynchronous_top_0/SAR_Logic_0.CK4" 112 0 "VDDD" 780 101400,1820 "a_41362_n40380#" 780 101400,1820
device msubckt pfet_03v3 31862 -39340 31863 -39339 l=56 w=780 "VDDD" "a_26362_n40380#" 112 0 "a_30662_n40380#" 780 101400,1820 "Bit_4_n" 780 101400,1820
device msubckt pfet_03v3 30606 -39680 30607 -39679 l=56 w=780 "VDDD" "a_29578_n40600#" 112 0 "VDDD" 780 101400,1820 "a_30662_n40380#" 780 101400,1820
device msubckt pfet_03v3 29522 -39340 29523 -39339 l=56 w=780 "VDDD" "a_26362_n40380#" 112 0 "Bit_4" 780 101400,1820 "a_29578_n40600#" 780 101400,1820
device msubckt pfet_03v3 28192 -39340 28193 -39339 l=56 w=780 "VDDD" "a_27112_n40380#" 112 0 "Bit_4" 780 101400,1820 "Bit_4_n" 780 101400,1820
device msubckt pfet_03v3 27056 -39680 27057 -39679 l=56 w=780 "VDDD" "a_26362_n40380#" 112 0 "VDDD" 780 101400,1820 "a_27112_n40380#" 780 101400,1820
device msubckt pfet_03v3 26306 -39680 26307 -39679 l=56 w=780 "VDDD" "a_15180_n28246#" 112 0 "VDDD" 780 101400,1820 "a_26362_n40380#" 780 101400,1820
device msubckt pfet_03v3 16862 -39340 16863 -39339 l=56 w=780 "VDDD" "a_11362_n40380#" 112 0 "a_15662_n40380#" 780 101400,1820 "Bit_5_n" 780 101400,1820
device msubckt pfet_03v3 15606 -39680 15607 -39679 l=56 w=780 "VDDD" "a_14578_n40600#" 112 0 "VDDD" 780 101400,1820 "a_15662_n40380#" 780 101400,1820
device msubckt pfet_03v3 14522 -39340 14523 -39339 l=56 w=780 "VDDD" "a_11362_n40380#" 112 0 "Bit_5" 780 101400,1820 "a_14578_n40600#" 780 101400,1820
device msubckt pfet_03v3 13192 -39340 13193 -39339 l=56 w=780 "VDDD" "a_12112_n40380#" 112 0 "Bit_5" 780 101400,1820 "Bit_5_n" 780 101400,1820
device msubckt pfet_03v3 12056 -39680 12057 -39679 l=56 w=780 "VDDD" "a_11362_n40380#" 112 0 "VDDD" 780 101400,1820 "a_12112_n40380#" 780 101400,1820
device msubckt pfet_03v3 11306 -39680 11307 -39679 l=56 w=780 "VDDD" "a_180_n28246#" 112 0 "VDDD" 780 101400,1820 "a_11362_n40380#" 780 101400,1820
device msubckt pfet_03v3 1862 -39340 1863 -39339 l=56 w=780 "VDDD" "a_n3638_n40380#" 112 0 "a_662_n40380#" 780 101400,1820 "Bit_6_n" 780 101400,1820
device msubckt pfet_03v3 606 -39680 607 -39679 l=56 w=780 "VDDD" "a_n422_n40600#" 112 0 "VDDD" 780 101400,1820 "a_662_n40380#" 780 101400,1820
device msubckt pfet_03v3 -478 -39340 -477 -39339 l=56 w=780 "VDDD" "a_n3638_n40380#" 112 0 "Bit_6" 780 101400,1820 "a_n422_n40600#" 780 101400,1820
device msubckt pfet_03v3 -1808 -39340 -1807 -39339 l=56 w=780 "VDDD" "a_n2888_n40380#" 112 0 "Bit_6" 780 101400,1820 "Bit_6_n" 780 101400,1820
device msubckt pfet_03v3 -2944 -39680 -2943 -39679 l=56 w=780 "VDDD" "a_n3638_n40380#" 112 0 "VDDD" 780 101400,1820 "a_n2888_n40380#" 780 101400,1820
device msubckt pfet_03v3 -3694 -39680 -3693 -39679 l=56 w=780 "VDDD" "a_n14820_n28246#" 112 0 "VDDD" 780 101400,1820 "a_n3638_n40380#" 780 101400,1820
device msubckt pfet_03v3 -13138 -39340 -13137 -39339 l=56 w=780 "VDDD" "a_n18638_n40380#" 112 0 "a_n14338_n40380#" 780 101400,1820 "Bit_7_n" 780 101400,1820
device msubckt pfet_03v3 -14394 -39680 -14393 -39679 l=56 w=780 "VDDD" "a_n15422_n40600#" 112 0 "VDDD" 780 101400,1820 "a_n14338_n40380#" 780 101400,1820
device msubckt pfet_03v3 -15478 -39340 -15477 -39339 l=56 w=780 "VDDD" "a_n18638_n40380#" 112 0 "Bit_7" 780 101400,1820 "a_n15422_n40600#" 780 101400,1820
device msubckt pfet_03v3 -16808 -39340 -16807 -39339 l=56 w=780 "VDDD" "a_n17888_n40380#" 112 0 "Bit_7" 780 101400,1820 "Bit_7_n" 780 101400,1820
device msubckt pfet_03v3 -17944 -39680 -17943 -39679 l=56 w=780 "VDDD" "a_n18638_n40380#" 112 0 "VDDD" 780 101400,1820 "a_n17888_n40380#" 780 101400,1820
device msubckt pfet_03v3 -18694 -39680 -18693 -39679 l=56 w=780 "VDDD" "a_n29820_n28246#" 112 0 "VDDD" 780 101400,1820 "a_n18638_n40380#" 780 101400,1820
device msubckt pfet_03v3 -28138 -39340 -28137 -39339 l=56 w=780 "VDDD" "a_n33638_n40380#" 112 0 "a_n29338_n40380#" 780 101400,1820 "Bit_8_n" 780 101400,1820
device msubckt pfet_03v3 -29394 -39680 -29393 -39679 l=56 w=780 "VDDD" "a_n30422_n40600#" 112 0 "VDDD" 780 101400,1820 "a_n29338_n40380#" 780 101400,1820
device msubckt pfet_03v3 -30478 -39340 -30477 -39339 l=56 w=780 "VDDD" "a_n33638_n40380#" 112 0 "Bit_8" 780 101400,1820 "a_n30422_n40600#" 780 101400,1820
device msubckt pfet_03v3 -31808 -39340 -31807 -39339 l=56 w=780 "VDDD" "a_n32888_n40380#" 112 0 "Bit_8" 780 101400,1820 "Bit_8_n" 780 101400,1820
device msubckt pfet_03v3 -32944 -39680 -32943 -39679 l=56 w=780 "VDDD" "a_n33638_n40380#" 112 0 "VDDD" 780 101400,1820 "a_n32888_n40380#" 780 101400,1820
device msubckt pfet_03v3 -33694 -39680 -33693 -39679 l=56 w=780 "VDDD" "a_n44820_n28246#" 112 0 "VDDD" 780 101400,1820 "a_n33638_n40380#" 780 101400,1820
device msubckt pfet_03v3 -43138 -39340 -43137 -39339 l=56 w=780 "VDDD" "a_n48638_n40380#" 112 0 "a_n44338_n40380#" 780 101400,1820 "Bit_9_n" 780 101400,1820
device msubckt pfet_03v3 -44394 -39680 -44393 -39679 l=56 w=780 "VDDD" "a_n45422_n40600#" 112 0 "VDDD" 780 101400,1820 "a_n44338_n40380#" 780 101400,1820
device msubckt pfet_03v3 -45478 -39340 -45477 -39339 l=56 w=780 "VDDD" "a_n48638_n40380#" 112 0 "Bit_9" 780 101400,1820 "a_n45422_n40600#" 780 101400,1820
device msubckt pfet_03v3 -46808 -39340 -46807 -39339 l=56 w=780 "VDDD" "a_n47888_n40380#" 112 0 "Bit_9" 780 101400,1820 "Bit_9_n" 780 101400,1820
device msubckt pfet_03v3 -47944 -39680 -47943 -39679 l=56 w=780 "VDDD" "a_n48638_n40380#" 112 0 "VDDD" 780 101400,1820 "a_n47888_n40380#" 780 101400,1820
device msubckt pfet_03v3 -48694 -39680 -48693 -39679 l=56 w=780 "VDDD" "a_n60570_11594#" 112 0 "VDDD" 780 101400,1820 "a_n48638_n40380#" 780 101400,1820
device msubckt pfet_03v3 -58138 -39340 -58137 -39339 l=56 w=780 "VDDD" "a_n63638_n40380#" 112 0 "a_n59338_n40380#" 780 101400,1820 "Bit_10_n" 780 101400,1820
device msubckt pfet_03v3 -59394 -39680 -59393 -39679 l=56 w=780 "VDDD" "a_n60422_n40600#" 112 0 "VDDD" 780 101400,1820 "a_n59338_n40380#" 780 101400,1820
device msubckt pfet_03v3 -60478 -39340 -60477 -39339 l=56 w=780 "VDDD" "a_n63638_n40380#" 112 0 "Bit_10" 780 101400,1820 "a_n60422_n40600#" 780 101400,1820
device msubckt pfet_03v3 -61808 -39340 -61807 -39339 l=56 w=780 "VDDD" "a_n62888_n40380#" 112 0 "Bit_10" 780 101400,1820 "Bit_10_n" 780 101400,1820
device msubckt pfet_03v3 -62944 -39680 -62943 -39679 l=56 w=780 "VDDD" "a_n63638_n40380#" 112 0 "VDDD" 780 101400,1820 "a_n62888_n40380#" 780 101400,1820
device msubckt pfet_03v3 -63694 -39680 -63693 -39679 l=56 w=780 "VDDD" "a_n92570_11594#" 112 0 "VDDD" 780 101400,1820 "a_n63638_n40380#" 780 101400,1820
device msubckt nfet_03v3 79568 -28014 79569 -28013 l=56 w=312 "VSSD" "CK_1" 112 0 "VSSD" 312 38064,868 "a_79624_n28014#" 312 38064,868
device msubckt nfet_03v3 78552 -28246 78553 -28245 l=56 w=312 "VSSD" "a_65924_n28014#" 112 0 "a_76820_n28246#" 312 38064,868 "a_74056_n28246#" 312 38064,868
device msubckt nfet_03v3 77380 -28246 77381 -28245 l=56 w=312 "VSSD" "Set" 112 0 "a_76820_n28246#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 76764 -28246 76765 -28245 l=56 w=312 "VSSD" "CK_1" 112 0 "VSSD" 312 38064,868 "a_76820_n28246#" 312 38064,868
device msubckt nfet_03v3 75740 -28246 75741 -28245 l=56 w=312 "VSSD" "a_74056_n28246#" 112 0 "CK_1" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 75124 -28246 75125 -28245 l=56 w=312 "VSSD" "clks" 112 0 "VSSD" 312 38064,868 "CK_1" 312 38064,868
device msubckt nfet_03v3 74000 -28246 74001 -28245 l=56 w=312 "VSSD" "a_66744_n28014#" 112 0 "a_68972_n28246#" 312 38064,868 "a_74056_n28246#" 312 38064,868
device msubckt nfet_03v3 72524 -28246 72525 -28245 l=56 w=312 "VSSD" "a_66744_n28014#" 112 0 "a_70600_n28246#" 312 38064,868 "a_67988_n28246#" 312 38064,868
device msubckt nfet_03v3 71160 -28246 71161 -28245 l=56 w=312 "VSSD" "clks" 112 0 "a_70600_n28246#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 70544 -28246 70545 -28245 l=56 w=312 "VSSD" "a_68972_n28246#" 112 0 "VSSD" 312 38064,868 "a_70600_n28246#" 312 38064,868
device msubckt nfet_03v3 69532 -28246 69533 -28245 l=56 w=312 "VSSD" "a_67988_n28246#" 112 0 "a_68972_n28246#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 68916 -28246 68917 -28245 l=56 w=312 "VSSD" "Set" 112 0 "VSSD" 312 38064,868 "a_68972_n28246#" 312 38064,868
device msubckt nfet_03v3 67932 -28246 67933 -28245 l=56 w=312 "VSSD" "a_65924_n28014#" 112 0 "a_n9314_n2406#" 312 38064,868 "a_67988_n28246#" 312 38064,868
device msubckt nfet_03v3 66688 -28014 66689 -28013 l=56 w=312 "VSSD" "a_65924_n28014#" 112 0 "VSSD" 312 38064,868 "a_66744_n28014#" 312 38064,868
device msubckt nfet_03v3 65868 -28014 65869 -28013 l=56 w=312 "VSSD" "Valid" 112 0 "VSSD" 312 38064,868 "a_65924_n28014#" 312 38064,868
device msubckt nfet_03v3 64568 -28014 64569 -28013 l=56 w=312 "VSSD" "a_n9314_n2406#" 112 0 "VSSD" 312 38064,868 "a_64624_n28014#" 312 38064,868
device msubckt nfet_03v3 63552 -28246 63553 -28245 l=56 w=312 "VSSD" "a_50924_n28014#" 112 0 "a_61820_n28246#" 312 38064,868 "a_59056_n28246#" 312 38064,868
device msubckt nfet_03v3 62380 -28246 62381 -28245 l=56 w=312 "VSSD" "Set" 112 0 "a_61820_n28246#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 61764 -28246 61765 -28245 l=56 w=312 "VSSD" "a_n9314_n2406#" 112 0 "VSSD" 312 38064,868 "a_61820_n28246#" 312 38064,868
device msubckt nfet_03v3 60740 -28246 60741 -28245 l=56 w=312 "VSSD" "a_59056_n28246#" 112 0 "a_n9314_n2406#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 60124 -28246 60125 -28245 l=56 w=312 "VSSD" "clks" 112 0 "VSSD" 312 38064,868 "a_n9314_n2406#" 312 38064,868
device msubckt nfet_03v3 59000 -28246 59001 -28245 l=56 w=312 "VSSD" "a_51744_n28014#" 112 0 "a_53972_n28246#" 312 38064,868 "a_59056_n28246#" 312 38064,868
device msubckt nfet_03v3 57524 -28246 57525 -28245 l=56 w=312 "VSSD" "a_51744_n28014#" 112 0 "a_55600_n28246#" 312 38064,868 "a_52988_n28246#" 312 38064,868
device msubckt nfet_03v3 56160 -28246 56161 -28245 l=56 w=312 "VSSD" "clks" 112 0 "a_55600_n28246#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 55544 -28246 55545 -28245 l=56 w=312 "VSSD" "a_53972_n28246#" 112 0 "VSSD" 312 38064,868 "a_55600_n28246#" 312 38064,868
device msubckt nfet_03v3 54532 -28246 54533 -28245 l=56 w=312 "VSSD" "a_52988_n28246#" 112 0 "a_53972_n28246#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 53916 -28246 53917 -28245 l=56 w=312 "VSSD" "Set" 112 0 "VSSD" 312 38064,868 "a_53972_n28246#" 312 38064,868
device msubckt nfet_03v3 52932 -28246 52933 -28245 l=56 w=312 "VSSD" "a_50924_n28014#" 112 0 "a_22686_n2406#" 312 38064,868 "a_52988_n28246#" 312 38064,868
device msubckt nfet_03v3 51688 -28014 51689 -28013 l=56 w=312 "VSSD" "a_50924_n28014#" 112 0 "VSSD" 312 38064,868 "a_51744_n28014#" 312 38064,868
device msubckt nfet_03v3 50868 -28014 50869 -28013 l=56 w=312 "VSSD" "Valid" 112 0 "VSSD" 312 38064,868 "a_50924_n28014#" 312 38064,868
device msubckt nfet_03v3 49568 -28014 49569 -28013 l=56 w=312 "VSSD" "a_22686_n2406#" 112 0 "VSSD" 312 38064,868 "a_49624_n28014#" 312 38064,868
device msubckt nfet_03v3 48552 -28246 48553 -28245 l=56 w=312 "VSSD" "a_35924_n28014#" 112 0 "a_46820_n28246#" 312 38064,868 "a_44056_n28246#" 312 38064,868
device msubckt nfet_03v3 47380 -28246 47381 -28245 l=56 w=312 "VSSD" "Set" 112 0 "a_46820_n28246#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 46764 -28246 46765 -28245 l=56 w=312 "VSSD" "a_22686_n2406#" 112 0 "VSSD" 312 38064,868 "a_46820_n28246#" 312 38064,868
device msubckt nfet_03v3 45740 -28246 45741 -28245 l=56 w=312 "VSSD" "a_44056_n28246#" 112 0 "a_22686_n2406#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 45124 -28246 45125 -28245 l=56 w=312 "VSSD" "clks" 112 0 "VSSD" 312 38064,868 "a_22686_n2406#" 312 38064,868
device msubckt nfet_03v3 44000 -28246 44001 -28245 l=56 w=312 "VSSD" "a_36744_n28014#" 112 0 "a_38972_n28246#" 312 38064,868 "a_44056_n28246#" 312 38064,868
device msubckt nfet_03v3 42524 -28246 42525 -28245 l=56 w=312 "VSSD" "a_36744_n28014#" 112 0 "a_40600_n28246#" 312 38064,868 "a_37988_n28246#" 312 38064,868
device msubckt nfet_03v3 41160 -28246 41161 -28245 l=56 w=312 "VSSD" "clks" 112 0 "a_40600_n28246#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 40544 -28246 40545 -28245 l=56 w=312 "VSSD" "a_38972_n28246#" 112 0 "VSSD" 312 38064,868 "a_40600_n28246#" 312 38064,868
device msubckt nfet_03v3 39532 -28246 39533 -28245 l=56 w=312 "VSSD" "a_37988_n28246#" 112 0 "a_38972_n28246#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 38916 -28246 38917 -28245 l=56 w=312 "VSSD" "Set" 112 0 "VSSD" 312 38064,868 "a_38972_n28246#" 312 38064,868
device msubckt nfet_03v3 37932 -28246 37933 -28245 l=56 w=312 "VSSD" "a_35924_n28014#" 112 0 "SAR_Asynchronous_top_0/SAR_Logic_0.CK4" 312 38064,868 "a_37988_n28246#" 312 38064,868
device msubckt nfet_03v3 36688 -28014 36689 -28013 l=56 w=312 "VSSD" "a_35924_n28014#" 112 0 "VSSD" 312 38064,868 "a_36744_n28014#" 312 38064,868
device msubckt nfet_03v3 35868 -28014 35869 -28013 l=56 w=312 "VSSD" "Valid" 112 0 "VSSD" 312 38064,868 "a_35924_n28014#" 312 38064,868
device msubckt nfet_03v3 34568 -28014 34569 -28013 l=56 w=312 "VSSD" "SAR_Asynchronous_top_0/SAR_Logic_0.CK4" 112 0 "VSSD" 312 38064,868 "a_34624_n28014#" 312 38064,868
device msubckt nfet_03v3 33552 -28246 33553 -28245 l=56 w=312 "VSSD" "a_20924_n28014#" 112 0 "a_31820_n28246#" 312 38064,868 "a_29056_n28246#" 312 38064,868
device msubckt nfet_03v3 32380 -28246 32381 -28245 l=56 w=312 "VSSD" "Set" 112 0 "a_31820_n28246#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 31764 -28246 31765 -28245 l=56 w=312 "VSSD" "SAR_Asynchronous_top_0/SAR_Logic_0.CK4" 112 0 "VSSD" 312 38064,868 "a_31820_n28246#" 312 38064,868
device msubckt nfet_03v3 30740 -28246 30741 -28245 l=56 w=312 "VSSD" "a_29056_n28246#" 112 0 "SAR_Asynchronous_top_0/SAR_Logic_0.CK4" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 30124 -28246 30125 -28245 l=56 w=312 "VSSD" "clks" 112 0 "VSSD" 312 38064,868 "SAR_Asynchronous_top_0/SAR_Logic_0.CK4" 312 38064,868
device msubckt nfet_03v3 29000 -28246 29001 -28245 l=56 w=312 "VSSD" "a_21744_n28014#" 112 0 "a_23972_n28246#" 312 38064,868 "a_29056_n28246#" 312 38064,868
device msubckt nfet_03v3 27524 -28246 27525 -28245 l=56 w=312 "VSSD" "a_21744_n28014#" 112 0 "a_25600_n28246#" 312 38064,868 "a_22988_n28246#" 312 38064,868
device msubckt nfet_03v3 26160 -28246 26161 -28245 l=56 w=312 "VSSD" "clks" 112 0 "a_25600_n28246#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 25544 -28246 25545 -28245 l=56 w=312 "VSSD" "a_23972_n28246#" 112 0 "VSSD" 312 38064,868 "a_25600_n28246#" 312 38064,868
device msubckt nfet_03v3 24532 -28246 24533 -28245 l=56 w=312 "VSSD" "a_22988_n28246#" 112 0 "a_23972_n28246#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 23916 -28246 23917 -28245 l=56 w=312 "VSSD" "Set" 112 0 "VSSD" 312 38064,868 "a_23972_n28246#" 312 38064,868
device msubckt nfet_03v3 22932 -28246 22933 -28245 l=56 w=312 "VSSD" "a_20924_n28014#" 112 0 "a_15180_n28246#" 312 38064,868 "a_22988_n28246#" 312 38064,868
device msubckt nfet_03v3 21688 -28014 21689 -28013 l=56 w=312 "VSSD" "a_20924_n28014#" 112 0 "VSSD" 312 38064,868 "a_21744_n28014#" 312 38064,868
device msubckt nfet_03v3 20868 -28014 20869 -28013 l=56 w=312 "VSSD" "Valid" 112 0 "VSSD" 312 38064,868 "a_20924_n28014#" 312 38064,868
device msubckt nfet_03v3 19568 -28014 19569 -28013 l=56 w=312 "VSSD" "a_15180_n28246#" 112 0 "VSSD" 312 38064,868 "a_19624_n28014#" 312 38064,868
device msubckt nfet_03v3 18552 -28246 18553 -28245 l=56 w=312 "VSSD" "a_5924_n28014#" 112 0 "a_16820_n28246#" 312 38064,868 "a_14056_n28246#" 312 38064,868
device msubckt nfet_03v3 17380 -28246 17381 -28245 l=56 w=312 "VSSD" "Set" 112 0 "a_16820_n28246#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 16764 -28246 16765 -28245 l=56 w=312 "VSSD" "a_15180_n28246#" 112 0 "VSSD" 312 38064,868 "a_16820_n28246#" 312 38064,868
device msubckt nfet_03v3 15740 -28246 15741 -28245 l=56 w=312 "VSSD" "a_14056_n28246#" 112 0 "a_15180_n28246#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 15124 -28246 15125 -28245 l=56 w=312 "VSSD" "clks" 112 0 "VSSD" 312 38064,868 "a_15180_n28246#" 312 38064,868
device msubckt nfet_03v3 14000 -28246 14001 -28245 l=56 w=312 "VSSD" "a_6744_n28014#" 112 0 "a_8972_n28246#" 312 38064,868 "a_14056_n28246#" 312 38064,868
device msubckt nfet_03v3 12524 -28246 12525 -28245 l=56 w=312 "VSSD" "a_6744_n28014#" 112 0 "a_10600_n28246#" 312 38064,868 "a_7988_n28246#" 312 38064,868
device msubckt nfet_03v3 11160 -28246 11161 -28245 l=56 w=312 "VSSD" "clks" 112 0 "a_10600_n28246#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 10544 -28246 10545 -28245 l=56 w=312 "VSSD" "a_8972_n28246#" 112 0 "VSSD" 312 38064,868 "a_10600_n28246#" 312 38064,868
device msubckt nfet_03v3 9532 -28246 9533 -28245 l=56 w=312 "VSSD" "a_7988_n28246#" 112 0 "a_8972_n28246#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 8916 -28246 8917 -28245 l=56 w=312 "VSSD" "Set" 112 0 "VSSD" 312 38064,868 "a_8972_n28246#" 312 38064,868
device msubckt nfet_03v3 7932 -28246 7933 -28245 l=56 w=312 "VSSD" "a_5924_n28014#" 112 0 "a_180_n28246#" 312 38064,868 "a_7988_n28246#" 312 38064,868
device msubckt nfet_03v3 6688 -28014 6689 -28013 l=56 w=312 "VSSD" "a_5924_n28014#" 112 0 "VSSD" 312 38064,868 "a_6744_n28014#" 312 38064,868
device msubckt nfet_03v3 5868 -28014 5869 -28013 l=56 w=312 "VSSD" "Valid" 112 0 "VSSD" 312 38064,868 "a_5924_n28014#" 312 38064,868
device msubckt nfet_03v3 4568 -28014 4569 -28013 l=56 w=312 "VSSD" "a_180_n28246#" 112 0 "VSSD" 312 38064,868 "a_4624_n28014#" 312 38064,868
device msubckt nfet_03v3 3552 -28246 3553 -28245 l=56 w=312 "VSSD" "a_n9076_n28014#" 112 0 "a_1820_n28246#" 312 38064,868 "a_n944_n28246#" 312 38064,868
device msubckt nfet_03v3 2380 -28246 2381 -28245 l=56 w=312 "VSSD" "Set" 112 0 "a_1820_n28246#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 1764 -28246 1765 -28245 l=56 w=312 "VSSD" "a_180_n28246#" 112 0 "VSSD" 312 38064,868 "a_1820_n28246#" 312 38064,868
device msubckt nfet_03v3 740 -28246 741 -28245 l=56 w=312 "VSSD" "a_n944_n28246#" 112 0 "a_180_n28246#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 124 -28246 125 -28245 l=56 w=312 "VSSD" "clks" 112 0 "VSSD" 312 38064,868 "a_180_n28246#" 312 38064,868
device msubckt nfet_03v3 -1000 -28246 -999 -28245 l=56 w=312 "VSSD" "a_n8256_n28014#" 112 0 "a_n6028_n28246#" 312 38064,868 "a_n944_n28246#" 312 38064,868
device msubckt nfet_03v3 -2476 -28246 -2475 -28245 l=56 w=312 "VSSD" "a_n8256_n28014#" 112 0 "a_n4400_n28246#" 312 38064,868 "a_n7012_n28246#" 312 38064,868
device msubckt nfet_03v3 -3840 -28246 -3839 -28245 l=56 w=312 "VSSD" "clks" 112 0 "a_n4400_n28246#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -4456 -28246 -4455 -28245 l=56 w=312 "VSSD" "a_n6028_n28246#" 112 0 "VSSD" 312 38064,868 "a_n4400_n28246#" 312 38064,868
device msubckt nfet_03v3 -5468 -28246 -5467 -28245 l=56 w=312 "VSSD" "a_n7012_n28246#" 112 0 "a_n6028_n28246#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -6084 -28246 -6083 -28245 l=56 w=312 "VSSD" "Set" 112 0 "VSSD" 312 38064,868 "a_n6028_n28246#" 312 38064,868
device msubckt nfet_03v3 -7068 -28246 -7067 -28245 l=56 w=312 "VSSD" "a_n9076_n28014#" 112 0 "a_n14820_n28246#" 312 38064,868 "a_n7012_n28246#" 312 38064,868
device msubckt nfet_03v3 -8312 -28014 -8311 -28013 l=56 w=312 "VSSD" "a_n9076_n28014#" 112 0 "VSSD" 312 38064,868 "a_n8256_n28014#" 312 38064,868
device msubckt nfet_03v3 -9132 -28014 -9131 -28013 l=56 w=312 "VSSD" "Valid" 112 0 "VSSD" 312 38064,868 "a_n9076_n28014#" 312 38064,868
device msubckt nfet_03v3 -10432 -28014 -10431 -28013 l=56 w=312 "VSSD" "a_n14820_n28246#" 112 0 "VSSD" 312 38064,868 "a_n10376_n28014#" 312 38064,868
device msubckt nfet_03v3 -11448 -28246 -11447 -28245 l=56 w=312 "VSSD" "a_n24076_n28014#" 112 0 "a_n13180_n28246#" 312 38064,868 "a_n15944_n28246#" 312 38064,868
device msubckt nfet_03v3 -12620 -28246 -12619 -28245 l=56 w=312 "VSSD" "Set" 112 0 "a_n13180_n28246#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -13236 -28246 -13235 -28245 l=56 w=312 "VSSD" "a_n14820_n28246#" 112 0 "VSSD" 312 38064,868 "a_n13180_n28246#" 312 38064,868
device msubckt nfet_03v3 -14260 -28246 -14259 -28245 l=56 w=312 "VSSD" "a_n15944_n28246#" 112 0 "a_n14820_n28246#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -14876 -28246 -14875 -28245 l=56 w=312 "VSSD" "clks" 112 0 "VSSD" 312 38064,868 "a_n14820_n28246#" 312 38064,868
device msubckt nfet_03v3 -16000 -28246 -15999 -28245 l=56 w=312 "VSSD" "a_n23256_n28014#" 112 0 "a_n21028_n28246#" 312 38064,868 "a_n15944_n28246#" 312 38064,868
device msubckt nfet_03v3 -17476 -28246 -17475 -28245 l=56 w=312 "VSSD" "a_n23256_n28014#" 112 0 "a_n19400_n28246#" 312 38064,868 "a_n22012_n28246#" 312 38064,868
device msubckt nfet_03v3 -18840 -28246 -18839 -28245 l=56 w=312 "VSSD" "clks" 112 0 "a_n19400_n28246#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -19456 -28246 -19455 -28245 l=56 w=312 "VSSD" "a_n21028_n28246#" 112 0 "VSSD" 312 38064,868 "a_n19400_n28246#" 312 38064,868
device msubckt nfet_03v3 -20468 -28246 -20467 -28245 l=56 w=312 "VSSD" "a_n22012_n28246#" 112 0 "a_n21028_n28246#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -21084 -28246 -21083 -28245 l=56 w=312 "VSSD" "Set" 112 0 "VSSD" 312 38064,868 "a_n21028_n28246#" 312 38064,868
device msubckt nfet_03v3 -22068 -28246 -22067 -28245 l=56 w=312 "VSSD" "a_n24076_n28014#" 112 0 "a_n29820_n28246#" 312 38064,868 "a_n22012_n28246#" 312 38064,868
device msubckt nfet_03v3 -23312 -28014 -23311 -28013 l=56 w=312 "VSSD" "a_n24076_n28014#" 112 0 "VSSD" 312 38064,868 "a_n23256_n28014#" 312 38064,868
device msubckt nfet_03v3 -24132 -28014 -24131 -28013 l=56 w=312 "VSSD" "Valid" 112 0 "VSSD" 312 38064,868 "a_n24076_n28014#" 312 38064,868
device msubckt nfet_03v3 -25432 -28014 -25431 -28013 l=56 w=312 "VSSD" "a_n29820_n28246#" 112 0 "VSSD" 312 38064,868 "a_n25376_n28014#" 312 38064,868
device msubckt nfet_03v3 -26448 -28246 -26447 -28245 l=56 w=312 "VSSD" "a_n39076_n28014#" 112 0 "a_n28180_n28246#" 312 38064,868 "a_n30944_n28246#" 312 38064,868
device msubckt nfet_03v3 -27620 -28246 -27619 -28245 l=56 w=312 "VSSD" "Set" 112 0 "a_n28180_n28246#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -28236 -28246 -28235 -28245 l=56 w=312 "VSSD" "a_n29820_n28246#" 112 0 "VSSD" 312 38064,868 "a_n28180_n28246#" 312 38064,868
device msubckt nfet_03v3 -29260 -28246 -29259 -28245 l=56 w=312 "VSSD" "a_n30944_n28246#" 112 0 "a_n29820_n28246#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -29876 -28246 -29875 -28245 l=56 w=312 "VSSD" "clks" 112 0 "VSSD" 312 38064,868 "a_n29820_n28246#" 312 38064,868
device msubckt nfet_03v3 -31000 -28246 -30999 -28245 l=56 w=312 "VSSD" "a_n38256_n28014#" 112 0 "a_n36028_n28246#" 312 38064,868 "a_n30944_n28246#" 312 38064,868
device msubckt nfet_03v3 -32476 -28246 -32475 -28245 l=56 w=312 "VSSD" "a_n38256_n28014#" 112 0 "a_n34400_n28246#" 312 38064,868 "a_n37012_n28246#" 312 38064,868
device msubckt nfet_03v3 -33840 -28246 -33839 -28245 l=56 w=312 "VSSD" "clks" 112 0 "a_n34400_n28246#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -34456 -28246 -34455 -28245 l=56 w=312 "VSSD" "a_n36028_n28246#" 112 0 "VSSD" 312 38064,868 "a_n34400_n28246#" 312 38064,868
device msubckt nfet_03v3 -35468 -28246 -35467 -28245 l=56 w=312 "VSSD" "a_n37012_n28246#" 112 0 "a_n36028_n28246#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -36084 -28246 -36083 -28245 l=56 w=312 "VSSD" "Set" 112 0 "VSSD" 312 38064,868 "a_n36028_n28246#" 312 38064,868
device msubckt nfet_03v3 -37068 -28246 -37067 -28245 l=56 w=312 "VSSD" "a_n39076_n28014#" 112 0 "a_n44820_n28246#" 312 38064,868 "a_n37012_n28246#" 312 38064,868
device msubckt nfet_03v3 -38312 -28014 -38311 -28013 l=56 w=312 "VSSD" "a_n39076_n28014#" 112 0 "VSSD" 312 38064,868 "a_n38256_n28014#" 312 38064,868
device msubckt nfet_03v3 -39132 -28014 -39131 -28013 l=56 w=312 "VSSD" "Valid" 112 0 "VSSD" 312 38064,868 "a_n39076_n28014#" 312 38064,868
device msubckt nfet_03v3 -40432 -28014 -40431 -28013 l=56 w=312 "VSSD" "a_n44820_n28246#" 112 0 "VSSD" 312 38064,868 "a_n40376_n28014#" 312 38064,868
device msubckt nfet_03v3 -41448 -28246 -41447 -28245 l=56 w=312 "VSSD" "a_n54076_n28014#" 112 0 "a_n43180_n28246#" 312 38064,868 "a_n45944_n28246#" 312 38064,868
device msubckt nfet_03v3 -42620 -28246 -42619 -28245 l=56 w=312 "VSSD" "Set" 112 0 "a_n43180_n28246#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -43236 -28246 -43235 -28245 l=56 w=312 "VSSD" "a_n44820_n28246#" 112 0 "VSSD" 312 38064,868 "a_n43180_n28246#" 312 38064,868
device msubckt nfet_03v3 -44260 -28246 -44259 -28245 l=56 w=312 "VSSD" "a_n45944_n28246#" 112 0 "a_n44820_n28246#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -44876 -28246 -44875 -28245 l=56 w=312 "VSSD" "clks" 112 0 "VSSD" 312 38064,868 "a_n44820_n28246#" 312 38064,868
device msubckt nfet_03v3 -46000 -28246 -45999 -28245 l=56 w=312 "VSSD" "a_n53256_n28014#" 112 0 "a_n51028_n28246#" 312 38064,868 "a_n45944_n28246#" 312 38064,868
device msubckt nfet_03v3 -47476 -28246 -47475 -28245 l=56 w=312 "VSSD" "a_n53256_n28014#" 112 0 "a_n49400_n28246#" 312 38064,868 "a_n52012_n28246#" 312 38064,868
device msubckt nfet_03v3 -48840 -28246 -48839 -28245 l=56 w=312 "VSSD" "clks" 112 0 "a_n49400_n28246#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -49456 -28246 -49455 -28245 l=56 w=312 "VSSD" "a_n51028_n28246#" 112 0 "VSSD" 312 38064,868 "a_n49400_n28246#" 312 38064,868
device msubckt nfet_03v3 -50468 -28246 -50467 -28245 l=56 w=312 "VSSD" "a_n52012_n28246#" 112 0 "a_n51028_n28246#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -51084 -28246 -51083 -28245 l=56 w=312 "VSSD" "Set" 112 0 "VSSD" 312 38064,868 "a_n51028_n28246#" 312 38064,868
device msubckt nfet_03v3 -52068 -28246 -52067 -28245 l=56 w=312 "VSSD" "a_n54076_n28014#" 112 0 "a_n60570_11594#" 312 38064,868 "a_n52012_n28246#" 312 38064,868
device msubckt nfet_03v3 -53312 -28014 -53311 -28013 l=56 w=312 "VSSD" "a_n54076_n28014#" 112 0 "VSSD" 312 38064,868 "a_n53256_n28014#" 312 38064,868
device msubckt nfet_03v3 -54132 -28014 -54131 -28013 l=56 w=312 "VSSD" "Valid" 112 0 "VSSD" 312 38064,868 "a_n54076_n28014#" 312 38064,868
device msubckt nfet_03v3 -55432 -28014 -55431 -28013 l=56 w=312 "VSSD" "a_n60570_11594#" 112 0 "VSSD" 312 38064,868 "a_n55376_n28014#" 312 38064,868
device msubckt nfet_03v3 -56448 -28246 -56447 -28245 l=56 w=312 "VSSD" "a_n69076_n28014#" 112 0 "a_n58180_n28246#" 312 38064,868 "a_n60944_n28246#" 312 38064,868
device msubckt nfet_03v3 -57620 -28246 -57619 -28245 l=56 w=312 "VSSD" "Set" 112 0 "a_n58180_n28246#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -58236 -28246 -58235 -28245 l=56 w=312 "VSSD" "a_n60570_11594#" 112 0 "VSSD" 312 38064,868 "a_n58180_n28246#" 312 38064,868
device msubckt nfet_03v3 -59260 -28246 -59259 -28245 l=56 w=312 "VSSD" "a_n60944_n28246#" 112 0 "a_n60570_11594#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -59876 -28246 -59875 -28245 l=56 w=312 "VSSD" "clks" 112 0 "VSSD" 312 38064,868 "a_n60570_11594#" 312 38064,868
device msubckt nfet_03v3 -61000 -28246 -60999 -28245 l=56 w=312 "VSSD" "a_n68256_n28014#" 112 0 "a_n66028_n28246#" 312 38064,868 "a_n60944_n28246#" 312 38064,868
device msubckt nfet_03v3 -62476 -28246 -62475 -28245 l=56 w=312 "VSSD" "a_n68256_n28014#" 112 0 "a_n64400_n28246#" 312 38064,868 "a_n67012_n28246#" 312 38064,868
device msubckt nfet_03v3 -63840 -28246 -63839 -28245 l=56 w=312 "VSSD" "clks" 112 0 "a_n64400_n28246#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -64456 -28246 -64455 -28245 l=56 w=312 "VSSD" "a_n66028_n28246#" 112 0 "VSSD" 312 38064,868 "a_n64400_n28246#" 312 38064,868
device msubckt nfet_03v3 -65468 -28246 -65467 -28245 l=56 w=312 "VSSD" "a_n67012_n28246#" 112 0 "a_n66028_n28246#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -66084 -28246 -66083 -28245 l=56 w=312 "VSSD" "Set" 112 0 "VSSD" 312 38064,868 "a_n66028_n28246#" 312 38064,868
device msubckt nfet_03v3 -67068 -28246 -67067 -28245 l=56 w=312 "VSSD" "a_n69076_n28014#" 112 0 "a_n92570_11594#" 312 38064,868 "a_n67012_n28246#" 312 38064,868
device msubckt nfet_03v3 -68312 -28014 -68311 -28013 l=56 w=312 "VSSD" "a_n69076_n28014#" 112 0 "VSSD" 312 38064,868 "a_n68256_n28014#" 312 38064,868
device msubckt nfet_03v3 -69132 -28014 -69131 -28013 l=56 w=312 "VSSD" "Valid" 112 0 "VSSD" 312 38064,868 "a_n69076_n28014#" 312 38064,868
device msubckt nfet_03v3 -70432 -28014 -70431 -28013 l=56 w=312 "VSSD" "a_n92570_11594#" 112 0 "VSSD" 312 38064,868 "a_n70376_n28014#" 312 38064,868
device msubckt nfet_03v3 -71448 -28246 -71447 -28245 l=56 w=312 "VSSD" "a_n84076_n28014#" 112 0 "a_n73180_n28246#" 312 38064,868 "a_n75944_n28246#" 312 38064,868
device msubckt nfet_03v3 -72620 -28246 -72619 -28245 l=56 w=312 "VSSD" "Set" 112 0 "a_n73180_n28246#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -73236 -28246 -73235 -28245 l=56 w=312 "VSSD" "a_n92570_11594#" 112 0 "VSSD" 312 38064,868 "a_n73180_n28246#" 312 38064,868
device msubckt nfet_03v3 -74260 -28246 -74259 -28245 l=56 w=312 "VSSD" "a_n75944_n28246#" 112 0 "a_n92570_11594#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -74876 -28246 -74875 -28245 l=56 w=312 "VSSD" "clks" 112 0 "VSSD" 312 38064,868 "a_n92570_11594#" 312 38064,868
device msubckt nfet_03v3 -76000 -28246 -75999 -28245 l=56 w=312 "VSSD" "a_n83256_n28014#" 112 0 "a_n81028_n28246#" 312 38064,868 "a_n75944_n28246#" 312 38064,868
device msubckt nfet_03v3 -77476 -28246 -77475 -28245 l=56 w=312 "VSSD" "a_n83256_n28014#" 112 0 "a_n79400_n28246#" 312 38064,868 "a_n82012_n28246#" 312 38064,868
device msubckt nfet_03v3 -78840 -28246 -78839 -28245 l=56 w=312 "VSSD" "clks" 112 0 "a_n79400_n28246#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -79456 -28246 -79455 -28245 l=56 w=312 "VSSD" "a_n81028_n28246#" 112 0 "VSSD" 312 38064,868 "a_n79400_n28246#" 312 38064,868
device msubckt nfet_03v3 -80468 -28246 -80467 -28245 l=56 w=312 "VSSD" "a_n82012_n28246#" 112 0 "a_n81028_n28246#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -81084 -28246 -81083 -28245 l=56 w=312 "VSSD" "Set" 112 0 "VSSD" 312 38064,868 "a_n81028_n28246#" 312 38064,868
device msubckt nfet_03v3 -82068 -28246 -82067 -28245 l=56 w=312 "VSSD" "a_n84076_n28014#" 112 0 "D" 312 38064,868 "a_n82012_n28246#" 312 38064,868
device msubckt nfet_03v3 -83312 -28014 -83311 -28013 l=56 w=312 "VSSD" "a_n84076_n28014#" 112 0 "VSSD" 312 38064,868 "a_n83256_n28014#" 312 38064,868
device msubckt nfet_03v3 -84132 -28014 -84131 -28013 l=56 w=312 "VSSD" "Valid" 112 0 "VSSD" 312 38064,868 "a_n84076_n28014#" 312 38064,868
device msubckt pfet_03v3 79568 -27314 79569 -27313 l=56 w=780 "VDDD" "CK_1" 112 0 "VDDD" 780 101400,1820 "a_79624_n28014#" 780 101400,1820
device msubckt pfet_03v3 78552 -26986 78553 -26985 l=56 w=780 "VDDD" "a_66744_n28014#" 112 0 "a_76820_n28246#" 780 101400,1820 "a_74056_n28246#" 780 101400,1820
device msubckt pfet_03v3 77380 -26986 77381 -26985 l=56 w=780 "VDDD" "Set" 112 0 "a_76820_n26986#" 780 101400,1820 "a_76820_n28246#" 780 101400,1820
device msubckt pfet_03v3 76764 -26986 76765 -26985 l=56 w=780 "VDDD" "CK_1" 112 0 "VDDD" 780 101400,1820 "a_76820_n26986#" 780 101400,1820
device msubckt pfet_03v3 75740 -26986 75741 -26985 l=56 w=780 "VDDD" "a_74056_n28246#" 112 0 "a_75180_n26986#" 780 101400,1820 "CK_1" 780 101400,1820
device msubckt pfet_03v3 75124 -26986 75125 -26985 l=56 w=780 "VDDD" "clks" 112 0 "VDDD" 780 101400,1820 "a_75180_n26986#" 780 101400,1820
device msubckt pfet_03v3 74000 -26986 74001 -26985 l=56 w=780 "VDDD" "a_65924_n28014#" 112 0 "a_68972_n28246#" 780 101400,1820 "a_74056_n28246#" 780 101400,1820
device msubckt pfet_03v3 72524 -26986 72525 -26985 l=56 w=780 "VDDD" "a_65924_n28014#" 112 0 "a_70600_n28246#" 780 101400,1820 "a_67988_n28246#" 780 101400,1820
device msubckt pfet_03v3 71160 -26986 71161 -26985 l=56 w=780 "VDDD" "clks" 112 0 "a_70600_n26986#" 780 101400,1820 "a_70600_n28246#" 780 101400,1820
device msubckt pfet_03v3 70544 -26986 70545 -26985 l=56 w=780 "VDDD" "a_68972_n28246#" 112 0 "VDDD" 780 101400,1820 "a_70600_n26986#" 780 101400,1820
device msubckt pfet_03v3 69532 -26986 69533 -26985 l=56 w=780 "VDDD" "a_67988_n28246#" 112 0 "a_68972_n26986#" 780 101400,1820 "a_68972_n28246#" 780 101400,1820
device msubckt pfet_03v3 68916 -26986 68917 -26985 l=56 w=780 "VDDD" "Set" 112 0 "VDDD" 780 101400,1820 "a_68972_n26986#" 780 101400,1820
device msubckt pfet_03v3 67932 -26986 67933 -26985 l=56 w=780 "VDDD" "a_66744_n28014#" 112 0 "a_n9314_n2406#" 780 101400,1820 "a_67988_n28246#" 780 101400,1820
device msubckt pfet_03v3 66688 -27314 66689 -27313 l=56 w=780 "VDDD" "a_65924_n28014#" 112 0 "VDDD" 780 101400,1820 "a_66744_n28014#" 780 101400,1820
device msubckt pfet_03v3 65868 -27314 65869 -27313 l=56 w=780 "VDDD" "Valid" 112 0 "VDDD" 780 101400,1820 "a_65924_n28014#" 780 101400,1820
device msubckt pfet_03v3 64568 -27314 64569 -27313 l=56 w=780 "VDDD" "a_n9314_n2406#" 112 0 "VDDD" 780 101400,1820 "a_64624_n28014#" 780 101400,1820
device msubckt pfet_03v3 63552 -26986 63553 -26985 l=56 w=780 "VDDD" "a_51744_n28014#" 112 0 "a_61820_n28246#" 780 101400,1820 "a_59056_n28246#" 780 101400,1820
device msubckt pfet_03v3 62380 -26986 62381 -26985 l=56 w=780 "VDDD" "Set" 112 0 "a_61820_n26986#" 780 101400,1820 "a_61820_n28246#" 780 101400,1820
device msubckt pfet_03v3 61764 -26986 61765 -26985 l=56 w=780 "VDDD" "a_n9314_n2406#" 112 0 "VDDD" 780 101400,1820 "a_61820_n26986#" 780 101400,1820
device msubckt pfet_03v3 60740 -26986 60741 -26985 l=56 w=780 "VDDD" "a_59056_n28246#" 112 0 "a_60180_n26986#" 780 101400,1820 "a_n9314_n2406#" 780 101400,1820
device msubckt pfet_03v3 60124 -26986 60125 -26985 l=56 w=780 "VDDD" "clks" 112 0 "VDDD" 780 101400,1820 "a_60180_n26986#" 780 101400,1820
device msubckt pfet_03v3 59000 -26986 59001 -26985 l=56 w=780 "VDDD" "a_50924_n28014#" 112 0 "a_53972_n28246#" 780 101400,1820 "a_59056_n28246#" 780 101400,1820
device msubckt pfet_03v3 57524 -26986 57525 -26985 l=56 w=780 "VDDD" "a_50924_n28014#" 112 0 "a_55600_n28246#" 780 101400,1820 "a_52988_n28246#" 780 101400,1820
device msubckt pfet_03v3 56160 -26986 56161 -26985 l=56 w=780 "VDDD" "clks" 112 0 "a_55600_n26986#" 780 101400,1820 "a_55600_n28246#" 780 101400,1820
device msubckt pfet_03v3 55544 -26986 55545 -26985 l=56 w=780 "VDDD" "a_53972_n28246#" 112 0 "VDDD" 780 101400,1820 "a_55600_n26986#" 780 101400,1820
device msubckt pfet_03v3 54532 -26986 54533 -26985 l=56 w=780 "VDDD" "a_52988_n28246#" 112 0 "a_53972_n26986#" 780 101400,1820 "a_53972_n28246#" 780 101400,1820
device msubckt pfet_03v3 53916 -26986 53917 -26985 l=56 w=780 "VDDD" "Set" 112 0 "VDDD" 780 101400,1820 "a_53972_n26986#" 780 101400,1820
device msubckt pfet_03v3 52932 -26986 52933 -26985 l=56 w=780 "VDDD" "a_51744_n28014#" 112 0 "a_22686_n2406#" 780 101400,1820 "a_52988_n28246#" 780 101400,1820
device msubckt pfet_03v3 51688 -27314 51689 -27313 l=56 w=780 "VDDD" "a_50924_n28014#" 112 0 "VDDD" 780 101400,1820 "a_51744_n28014#" 780 101400,1820
device msubckt pfet_03v3 50868 -27314 50869 -27313 l=56 w=780 "VDDD" "Valid" 112 0 "VDDD" 780 101400,1820 "a_50924_n28014#" 780 101400,1820
device msubckt pfet_03v3 49568 -27314 49569 -27313 l=56 w=780 "VDDD" "a_22686_n2406#" 112 0 "VDDD" 780 101400,1820 "a_49624_n28014#" 780 101400,1820
device msubckt pfet_03v3 48552 -26986 48553 -26985 l=56 w=780 "VDDD" "a_36744_n28014#" 112 0 "a_46820_n28246#" 780 101400,1820 "a_44056_n28246#" 780 101400,1820
device msubckt pfet_03v3 47380 -26986 47381 -26985 l=56 w=780 "VDDD" "Set" 112 0 "a_46820_n26986#" 780 101400,1820 "a_46820_n28246#" 780 101400,1820
device msubckt pfet_03v3 46764 -26986 46765 -26985 l=56 w=780 "VDDD" "a_22686_n2406#" 112 0 "VDDD" 780 101400,1820 "a_46820_n26986#" 780 101400,1820
device msubckt pfet_03v3 45740 -26986 45741 -26985 l=56 w=780 "VDDD" "a_44056_n28246#" 112 0 "a_45180_n26986#" 780 101400,1820 "a_22686_n2406#" 780 101400,1820
device msubckt pfet_03v3 45124 -26986 45125 -26985 l=56 w=780 "VDDD" "clks" 112 0 "VDDD" 780 101400,1820 "a_45180_n26986#" 780 101400,1820
device msubckt pfet_03v3 44000 -26986 44001 -26985 l=56 w=780 "VDDD" "a_35924_n28014#" 112 0 "a_38972_n28246#" 780 101400,1820 "a_44056_n28246#" 780 101400,1820
device msubckt pfet_03v3 42524 -26986 42525 -26985 l=56 w=780 "VDDD" "a_35924_n28014#" 112 0 "a_40600_n28246#" 780 101400,1820 "a_37988_n28246#" 780 101400,1820
device msubckt pfet_03v3 41160 -26986 41161 -26985 l=56 w=780 "VDDD" "clks" 112 0 "a_40600_n26986#" 780 101400,1820 "a_40600_n28246#" 780 101400,1820
device msubckt pfet_03v3 40544 -26986 40545 -26985 l=56 w=780 "VDDD" "a_38972_n28246#" 112 0 "VDDD" 780 101400,1820 "a_40600_n26986#" 780 101400,1820
device msubckt pfet_03v3 39532 -26986 39533 -26985 l=56 w=780 "VDDD" "a_37988_n28246#" 112 0 "a_38972_n26986#" 780 101400,1820 "a_38972_n28246#" 780 101400,1820
device msubckt pfet_03v3 38916 -26986 38917 -26985 l=56 w=780 "VDDD" "Set" 112 0 "VDDD" 780 101400,1820 "a_38972_n26986#" 780 101400,1820
device msubckt pfet_03v3 37932 -26986 37933 -26985 l=56 w=780 "VDDD" "a_36744_n28014#" 112 0 "SAR_Asynchronous_top_0/SAR_Logic_0.CK4" 780 101400,1820 "a_37988_n28246#" 780 101400,1820
device msubckt pfet_03v3 36688 -27314 36689 -27313 l=56 w=780 "VDDD" "a_35924_n28014#" 112 0 "VDDD" 780 101400,1820 "a_36744_n28014#" 780 101400,1820
device msubckt pfet_03v3 35868 -27314 35869 -27313 l=56 w=780 "VDDD" "Valid" 112 0 "VDDD" 780 101400,1820 "a_35924_n28014#" 780 101400,1820
device msubckt pfet_03v3 34568 -27314 34569 -27313 l=56 w=780 "VDDD" "SAR_Asynchronous_top_0/SAR_Logic_0.CK4" 112 0 "VDDD" 780 101400,1820 "a_34624_n28014#" 780 101400,1820
device msubckt pfet_03v3 33552 -26986 33553 -26985 l=56 w=780 "VDDD" "a_21744_n28014#" 112 0 "a_31820_n28246#" 780 101400,1820 "a_29056_n28246#" 780 101400,1820
device msubckt pfet_03v3 32380 -26986 32381 -26985 l=56 w=780 "VDDD" "Set" 112 0 "a_31820_n26986#" 780 101400,1820 "a_31820_n28246#" 780 101400,1820
device msubckt pfet_03v3 31764 -26986 31765 -26985 l=56 w=780 "VDDD" "SAR_Asynchronous_top_0/SAR_Logic_0.CK4" 112 0 "VDDD" 780 101400,1820 "a_31820_n26986#" 780 101400,1820
device msubckt pfet_03v3 30740 -26986 30741 -26985 l=56 w=780 "VDDD" "a_29056_n28246#" 112 0 "a_30180_n26986#" 780 101400,1820 "SAR_Asynchronous_top_0/SAR_Logic_0.CK4" 780 101400,1820
device msubckt pfet_03v3 30124 -26986 30125 -26985 l=56 w=780 "VDDD" "clks" 112 0 "VDDD" 780 101400,1820 "a_30180_n26986#" 780 101400,1820
device msubckt pfet_03v3 29000 -26986 29001 -26985 l=56 w=780 "VDDD" "a_20924_n28014#" 112 0 "a_23972_n28246#" 780 101400,1820 "a_29056_n28246#" 780 101400,1820
device msubckt pfet_03v3 27524 -26986 27525 -26985 l=56 w=780 "VDDD" "a_20924_n28014#" 112 0 "a_25600_n28246#" 780 101400,1820 "a_22988_n28246#" 780 101400,1820
device msubckt pfet_03v3 26160 -26986 26161 -26985 l=56 w=780 "VDDD" "clks" 112 0 "a_25600_n26986#" 780 101400,1820 "a_25600_n28246#" 780 101400,1820
device msubckt pfet_03v3 25544 -26986 25545 -26985 l=56 w=780 "VDDD" "a_23972_n28246#" 112 0 "VDDD" 780 101400,1820 "a_25600_n26986#" 780 101400,1820
device msubckt pfet_03v3 24532 -26986 24533 -26985 l=56 w=780 "VDDD" "a_22988_n28246#" 112 0 "a_23972_n26986#" 780 101400,1820 "a_23972_n28246#" 780 101400,1820
device msubckt pfet_03v3 23916 -26986 23917 -26985 l=56 w=780 "VDDD" "Set" 112 0 "VDDD" 780 101400,1820 "a_23972_n26986#" 780 101400,1820
device msubckt pfet_03v3 22932 -26986 22933 -26985 l=56 w=780 "VDDD" "a_21744_n28014#" 112 0 "a_15180_n28246#" 780 101400,1820 "a_22988_n28246#" 780 101400,1820
device msubckt pfet_03v3 21688 -27314 21689 -27313 l=56 w=780 "VDDD" "a_20924_n28014#" 112 0 "VDDD" 780 101400,1820 "a_21744_n28014#" 780 101400,1820
device msubckt pfet_03v3 20868 -27314 20869 -27313 l=56 w=780 "VDDD" "Valid" 112 0 "VDDD" 780 101400,1820 "a_20924_n28014#" 780 101400,1820
device msubckt pfet_03v3 19568 -27314 19569 -27313 l=56 w=780 "VDDD" "a_15180_n28246#" 112 0 "VDDD" 780 101400,1820 "a_19624_n28014#" 780 101400,1820
device msubckt pfet_03v3 18552 -26986 18553 -26985 l=56 w=780 "VDDD" "a_6744_n28014#" 112 0 "a_16820_n28246#" 780 101400,1820 "a_14056_n28246#" 780 101400,1820
device msubckt pfet_03v3 17380 -26986 17381 -26985 l=56 w=780 "VDDD" "Set" 112 0 "a_16820_n26986#" 780 101400,1820 "a_16820_n28246#" 780 101400,1820
device msubckt pfet_03v3 16764 -26986 16765 -26985 l=56 w=780 "VDDD" "a_15180_n28246#" 112 0 "VDDD" 780 101400,1820 "a_16820_n26986#" 780 101400,1820
device msubckt pfet_03v3 15740 -26986 15741 -26985 l=56 w=780 "VDDD" "a_14056_n28246#" 112 0 "a_15180_n26986#" 780 101400,1820 "a_15180_n28246#" 780 101400,1820
device msubckt pfet_03v3 15124 -26986 15125 -26985 l=56 w=780 "VDDD" "clks" 112 0 "VDDD" 780 101400,1820 "a_15180_n26986#" 780 101400,1820
device msubckt pfet_03v3 14000 -26986 14001 -26985 l=56 w=780 "VDDD" "a_5924_n28014#" 112 0 "a_8972_n28246#" 780 101400,1820 "a_14056_n28246#" 780 101400,1820
device msubckt pfet_03v3 12524 -26986 12525 -26985 l=56 w=780 "VDDD" "a_5924_n28014#" 112 0 "a_10600_n28246#" 780 101400,1820 "a_7988_n28246#" 780 101400,1820
device msubckt pfet_03v3 11160 -26986 11161 -26985 l=56 w=780 "VDDD" "clks" 112 0 "a_10600_n26986#" 780 101400,1820 "a_10600_n28246#" 780 101400,1820
device msubckt pfet_03v3 10544 -26986 10545 -26985 l=56 w=780 "VDDD" "a_8972_n28246#" 112 0 "VDDD" 780 101400,1820 "a_10600_n26986#" 780 101400,1820
device msubckt pfet_03v3 9532 -26986 9533 -26985 l=56 w=780 "VDDD" "a_7988_n28246#" 112 0 "a_8972_n26986#" 780 101400,1820 "a_8972_n28246#" 780 101400,1820
device msubckt pfet_03v3 8916 -26986 8917 -26985 l=56 w=780 "VDDD" "Set" 112 0 "VDDD" 780 101400,1820 "a_8972_n26986#" 780 101400,1820
device msubckt pfet_03v3 7932 -26986 7933 -26985 l=56 w=780 "VDDD" "a_6744_n28014#" 112 0 "a_180_n28246#" 780 101400,1820 "a_7988_n28246#" 780 101400,1820
device msubckt pfet_03v3 6688 -27314 6689 -27313 l=56 w=780 "VDDD" "a_5924_n28014#" 112 0 "VDDD" 780 101400,1820 "a_6744_n28014#" 780 101400,1820
device msubckt pfet_03v3 5868 -27314 5869 -27313 l=56 w=780 "VDDD" "Valid" 112 0 "VDDD" 780 101400,1820 "a_5924_n28014#" 780 101400,1820
device msubckt pfet_03v3 4568 -27314 4569 -27313 l=56 w=780 "VDDD" "a_180_n28246#" 112 0 "VDDD" 780 101400,1820 "a_4624_n28014#" 780 101400,1820
device msubckt pfet_03v3 3552 -26986 3553 -26985 l=56 w=780 "VDDD" "a_n8256_n28014#" 112 0 "a_1820_n28246#" 780 101400,1820 "a_n944_n28246#" 780 101400,1820
device msubckt pfet_03v3 2380 -26986 2381 -26985 l=56 w=780 "VDDD" "Set" 112 0 "a_1820_n26986#" 780 101400,1820 "a_1820_n28246#" 780 101400,1820
device msubckt pfet_03v3 1764 -26986 1765 -26985 l=56 w=780 "VDDD" "a_180_n28246#" 112 0 "VDDD" 780 101400,1820 "a_1820_n26986#" 780 101400,1820
device msubckt pfet_03v3 740 -26986 741 -26985 l=56 w=780 "VDDD" "a_n944_n28246#" 112 0 "a_180_n26986#" 780 101400,1820 "a_180_n28246#" 780 101400,1820
device msubckt pfet_03v3 124 -26986 125 -26985 l=56 w=780 "VDDD" "clks" 112 0 "VDDD" 780 101400,1820 "a_180_n26986#" 780 101400,1820
device msubckt pfet_03v3 -1000 -26986 -999 -26985 l=56 w=780 "VDDD" "a_n9076_n28014#" 112 0 "a_n6028_n28246#" 780 101400,1820 "a_n944_n28246#" 780 101400,1820
device msubckt pfet_03v3 -2476 -26986 -2475 -26985 l=56 w=780 "VDDD" "a_n9076_n28014#" 112 0 "a_n4400_n28246#" 780 101400,1820 "a_n7012_n28246#" 780 101400,1820
device msubckt pfet_03v3 -3840 -26986 -3839 -26985 l=56 w=780 "VDDD" "clks" 112 0 "a_n4400_n26986#" 780 101400,1820 "a_n4400_n28246#" 780 101400,1820
device msubckt pfet_03v3 -4456 -26986 -4455 -26985 l=56 w=780 "VDDD" "a_n6028_n28246#" 112 0 "VDDD" 780 101400,1820 "a_n4400_n26986#" 780 101400,1820
device msubckt pfet_03v3 -5468 -26986 -5467 -26985 l=56 w=780 "VDDD" "a_n7012_n28246#" 112 0 "a_n6028_n26986#" 780 101400,1820 "a_n6028_n28246#" 780 101400,1820
device msubckt pfet_03v3 -6084 -26986 -6083 -26985 l=56 w=780 "VDDD" "Set" 112 0 "VDDD" 780 101400,1820 "a_n6028_n26986#" 780 101400,1820
device msubckt pfet_03v3 -7068 -26986 -7067 -26985 l=56 w=780 "VDDD" "a_n8256_n28014#" 112 0 "a_n14820_n28246#" 780 101400,1820 "a_n7012_n28246#" 780 101400,1820
device msubckt pfet_03v3 -8312 -27314 -8311 -27313 l=56 w=780 "VDDD" "a_n9076_n28014#" 112 0 "VDDD" 780 101400,1820 "a_n8256_n28014#" 780 101400,1820
device msubckt pfet_03v3 -9132 -27314 -9131 -27313 l=56 w=780 "VDDD" "Valid" 112 0 "VDDD" 780 101400,1820 "a_n9076_n28014#" 780 101400,1820
device msubckt pfet_03v3 -10432 -27314 -10431 -27313 l=56 w=780 "VDDD" "a_n14820_n28246#" 112 0 "VDDD" 780 101400,1820 "a_n10376_n28014#" 780 101400,1820
device msubckt pfet_03v3 -11448 -26986 -11447 -26985 l=56 w=780 "VDDD" "a_n23256_n28014#" 112 0 "a_n13180_n28246#" 780 101400,1820 "a_n15944_n28246#" 780 101400,1820
device msubckt pfet_03v3 -12620 -26986 -12619 -26985 l=56 w=780 "VDDD" "Set" 112 0 "a_n13180_n26986#" 780 101400,1820 "a_n13180_n28246#" 780 101400,1820
device msubckt pfet_03v3 -13236 -26986 -13235 -26985 l=56 w=780 "VDDD" "a_n14820_n28246#" 112 0 "VDDD" 780 101400,1820 "a_n13180_n26986#" 780 101400,1820
device msubckt pfet_03v3 -14260 -26986 -14259 -26985 l=56 w=780 "VDDD" "a_n15944_n28246#" 112 0 "a_n14820_n26986#" 780 101400,1820 "a_n14820_n28246#" 780 101400,1820
device msubckt pfet_03v3 -14876 -26986 -14875 -26985 l=56 w=780 "VDDD" "clks" 112 0 "VDDD" 780 101400,1820 "a_n14820_n26986#" 780 101400,1820
device msubckt pfet_03v3 -16000 -26986 -15999 -26985 l=56 w=780 "VDDD" "a_n24076_n28014#" 112 0 "a_n21028_n28246#" 780 101400,1820 "a_n15944_n28246#" 780 101400,1820
device msubckt pfet_03v3 -17476 -26986 -17475 -26985 l=56 w=780 "VDDD" "a_n24076_n28014#" 112 0 "a_n19400_n28246#" 780 101400,1820 "a_n22012_n28246#" 780 101400,1820
device msubckt pfet_03v3 -18840 -26986 -18839 -26985 l=56 w=780 "VDDD" "clks" 112 0 "a_n19400_n26986#" 780 101400,1820 "a_n19400_n28246#" 780 101400,1820
device msubckt pfet_03v3 -19456 -26986 -19455 -26985 l=56 w=780 "VDDD" "a_n21028_n28246#" 112 0 "VDDD" 780 101400,1820 "a_n19400_n26986#" 780 101400,1820
device msubckt pfet_03v3 -20468 -26986 -20467 -26985 l=56 w=780 "VDDD" "a_n22012_n28246#" 112 0 "a_n21028_n26986#" 780 101400,1820 "a_n21028_n28246#" 780 101400,1820
device msubckt pfet_03v3 -21084 -26986 -21083 -26985 l=56 w=780 "VDDD" "Set" 112 0 "VDDD" 780 101400,1820 "a_n21028_n26986#" 780 101400,1820
device msubckt pfet_03v3 -22068 -26986 -22067 -26985 l=56 w=780 "VDDD" "a_n23256_n28014#" 112 0 "a_n29820_n28246#" 780 101400,1820 "a_n22012_n28246#" 780 101400,1820
device msubckt pfet_03v3 -23312 -27314 -23311 -27313 l=56 w=780 "VDDD" "a_n24076_n28014#" 112 0 "VDDD" 780 101400,1820 "a_n23256_n28014#" 780 101400,1820
device msubckt pfet_03v3 -24132 -27314 -24131 -27313 l=56 w=780 "VDDD" "Valid" 112 0 "VDDD" 780 101400,1820 "a_n24076_n28014#" 780 101400,1820
device msubckt pfet_03v3 -25432 -27314 -25431 -27313 l=56 w=780 "VDDD" "a_n29820_n28246#" 112 0 "VDDD" 780 101400,1820 "a_n25376_n28014#" 780 101400,1820
device msubckt pfet_03v3 -26448 -26986 -26447 -26985 l=56 w=780 "VDDD" "a_n38256_n28014#" 112 0 "a_n28180_n28246#" 780 101400,1820 "a_n30944_n28246#" 780 101400,1820
device msubckt pfet_03v3 -27620 -26986 -27619 -26985 l=56 w=780 "VDDD" "Set" 112 0 "a_n28180_n26986#" 780 101400,1820 "a_n28180_n28246#" 780 101400,1820
device msubckt pfet_03v3 -28236 -26986 -28235 -26985 l=56 w=780 "VDDD" "a_n29820_n28246#" 112 0 "VDDD" 780 101400,1820 "a_n28180_n26986#" 780 101400,1820
device msubckt pfet_03v3 -29260 -26986 -29259 -26985 l=56 w=780 "VDDD" "a_n30944_n28246#" 112 0 "a_n29820_n26986#" 780 101400,1820 "a_n29820_n28246#" 780 101400,1820
device msubckt pfet_03v3 -29876 -26986 -29875 -26985 l=56 w=780 "VDDD" "clks" 112 0 "VDDD" 780 101400,1820 "a_n29820_n26986#" 780 101400,1820
device msubckt pfet_03v3 -31000 -26986 -30999 -26985 l=56 w=780 "VDDD" "a_n39076_n28014#" 112 0 "a_n36028_n28246#" 780 101400,1820 "a_n30944_n28246#" 780 101400,1820
device msubckt pfet_03v3 -32476 -26986 -32475 -26985 l=56 w=780 "VDDD" "a_n39076_n28014#" 112 0 "a_n34400_n28246#" 780 101400,1820 "a_n37012_n28246#" 780 101400,1820
device msubckt pfet_03v3 -33840 -26986 -33839 -26985 l=56 w=780 "VDDD" "clks" 112 0 "a_n34400_n26986#" 780 101400,1820 "a_n34400_n28246#" 780 101400,1820
device msubckt pfet_03v3 -34456 -26986 -34455 -26985 l=56 w=780 "VDDD" "a_n36028_n28246#" 112 0 "VDDD" 780 101400,1820 "a_n34400_n26986#" 780 101400,1820
device msubckt pfet_03v3 -35468 -26986 -35467 -26985 l=56 w=780 "VDDD" "a_n37012_n28246#" 112 0 "a_n36028_n26986#" 780 101400,1820 "a_n36028_n28246#" 780 101400,1820
device msubckt pfet_03v3 -36084 -26986 -36083 -26985 l=56 w=780 "VDDD" "Set" 112 0 "VDDD" 780 101400,1820 "a_n36028_n26986#" 780 101400,1820
device msubckt pfet_03v3 -37068 -26986 -37067 -26985 l=56 w=780 "VDDD" "a_n38256_n28014#" 112 0 "a_n44820_n28246#" 780 101400,1820 "a_n37012_n28246#" 780 101400,1820
device msubckt pfet_03v3 -38312 -27314 -38311 -27313 l=56 w=780 "VDDD" "a_n39076_n28014#" 112 0 "VDDD" 780 101400,1820 "a_n38256_n28014#" 780 101400,1820
device msubckt pfet_03v3 -39132 -27314 -39131 -27313 l=56 w=780 "VDDD" "Valid" 112 0 "VDDD" 780 101400,1820 "a_n39076_n28014#" 780 101400,1820
device msubckt pfet_03v3 -40432 -27314 -40431 -27313 l=56 w=780 "VDDD" "a_n44820_n28246#" 112 0 "VDDD" 780 101400,1820 "a_n40376_n28014#" 780 101400,1820
device msubckt pfet_03v3 -41448 -26986 -41447 -26985 l=56 w=780 "VDDD" "a_n53256_n28014#" 112 0 "a_n43180_n28246#" 780 101400,1820 "a_n45944_n28246#" 780 101400,1820
device msubckt pfet_03v3 -42620 -26986 -42619 -26985 l=56 w=780 "VDDD" "Set" 112 0 "a_n43180_n26986#" 780 101400,1820 "a_n43180_n28246#" 780 101400,1820
device msubckt pfet_03v3 -43236 -26986 -43235 -26985 l=56 w=780 "VDDD" "a_n44820_n28246#" 112 0 "VDDD" 780 101400,1820 "a_n43180_n26986#" 780 101400,1820
device msubckt pfet_03v3 -44260 -26986 -44259 -26985 l=56 w=780 "VDDD" "a_n45944_n28246#" 112 0 "a_n44820_n26986#" 780 101400,1820 "a_n44820_n28246#" 780 101400,1820
device msubckt pfet_03v3 -44876 -26986 -44875 -26985 l=56 w=780 "VDDD" "clks" 112 0 "VDDD" 780 101400,1820 "a_n44820_n26986#" 780 101400,1820
device msubckt pfet_03v3 -46000 -26986 -45999 -26985 l=56 w=780 "VDDD" "a_n54076_n28014#" 112 0 "a_n51028_n28246#" 780 101400,1820 "a_n45944_n28246#" 780 101400,1820
device msubckt pfet_03v3 -47476 -26986 -47475 -26985 l=56 w=780 "VDDD" "a_n54076_n28014#" 112 0 "a_n49400_n28246#" 780 101400,1820 "a_n52012_n28246#" 780 101400,1820
device msubckt pfet_03v3 -48840 -26986 -48839 -26985 l=56 w=780 "VDDD" "clks" 112 0 "a_n49400_n26986#" 780 101400,1820 "a_n49400_n28246#" 780 101400,1820
device msubckt pfet_03v3 -49456 -26986 -49455 -26985 l=56 w=780 "VDDD" "a_n51028_n28246#" 112 0 "VDDD" 780 101400,1820 "a_n49400_n26986#" 780 101400,1820
device msubckt pfet_03v3 -50468 -26986 -50467 -26985 l=56 w=780 "VDDD" "a_n52012_n28246#" 112 0 "a_n51028_n26986#" 780 101400,1820 "a_n51028_n28246#" 780 101400,1820
device msubckt pfet_03v3 -51084 -26986 -51083 -26985 l=56 w=780 "VDDD" "Set" 112 0 "VDDD" 780 101400,1820 "a_n51028_n26986#" 780 101400,1820
device msubckt pfet_03v3 -52068 -26986 -52067 -26985 l=56 w=780 "VDDD" "a_n53256_n28014#" 112 0 "a_n60570_11594#" 780 101400,1820 "a_n52012_n28246#" 780 101400,1820
device msubckt pfet_03v3 -53312 -27314 -53311 -27313 l=56 w=780 "VDDD" "a_n54076_n28014#" 112 0 "VDDD" 780 101400,1820 "a_n53256_n28014#" 780 101400,1820
device msubckt pfet_03v3 -54132 -27314 -54131 -27313 l=56 w=780 "VDDD" "Valid" 112 0 "VDDD" 780 101400,1820 "a_n54076_n28014#" 780 101400,1820
device msubckt pfet_03v3 -55432 -27314 -55431 -27313 l=56 w=780 "VDDD" "a_n60570_11594#" 112 0 "VDDD" 780 101400,1820 "a_n55376_n28014#" 780 101400,1820
device msubckt pfet_03v3 -56448 -26986 -56447 -26985 l=56 w=780 "VDDD" "a_n68256_n28014#" 112 0 "a_n58180_n28246#" 780 101400,1820 "a_n60944_n28246#" 780 101400,1820
device msubckt pfet_03v3 -57620 -26986 -57619 -26985 l=56 w=780 "VDDD" "Set" 112 0 "a_n58180_n26986#" 780 101400,1820 "a_n58180_n28246#" 780 101400,1820
device msubckt pfet_03v3 -58236 -26986 -58235 -26985 l=56 w=780 "VDDD" "a_n60570_11594#" 112 0 "VDDD" 780 101400,1820 "a_n58180_n26986#" 780 101400,1820
device msubckt pfet_03v3 -59260 -26986 -59259 -26985 l=56 w=780 "VDDD" "a_n60944_n28246#" 112 0 "a_n59820_n26986#" 780 101400,1820 "a_n60570_11594#" 780 101400,1820
device msubckt pfet_03v3 -59876 -26986 -59875 -26985 l=56 w=780 "VDDD" "clks" 112 0 "VDDD" 780 101400,1820 "a_n59820_n26986#" 780 101400,1820
device msubckt pfet_03v3 -61000 -26986 -60999 -26985 l=56 w=780 "VDDD" "a_n69076_n28014#" 112 0 "a_n66028_n28246#" 780 101400,1820 "a_n60944_n28246#" 780 101400,1820
device msubckt pfet_03v3 -62476 -26986 -62475 -26985 l=56 w=780 "VDDD" "a_n69076_n28014#" 112 0 "a_n64400_n28246#" 780 101400,1820 "a_n67012_n28246#" 780 101400,1820
device msubckt pfet_03v3 -63840 -26986 -63839 -26985 l=56 w=780 "VDDD" "clks" 112 0 "a_n64400_n26986#" 780 101400,1820 "a_n64400_n28246#" 780 101400,1820
device msubckt pfet_03v3 -64456 -26986 -64455 -26985 l=56 w=780 "VDDD" "a_n66028_n28246#" 112 0 "VDDD" 780 101400,1820 "a_n64400_n26986#" 780 101400,1820
device msubckt pfet_03v3 -65468 -26986 -65467 -26985 l=56 w=780 "VDDD" "a_n67012_n28246#" 112 0 "a_n66028_n26986#" 780 101400,1820 "a_n66028_n28246#" 780 101400,1820
device msubckt pfet_03v3 -66084 -26986 -66083 -26985 l=56 w=780 "VDDD" "Set" 112 0 "VDDD" 780 101400,1820 "a_n66028_n26986#" 780 101400,1820
device msubckt pfet_03v3 -67068 -26986 -67067 -26985 l=56 w=780 "VDDD" "a_n68256_n28014#" 112 0 "a_n92570_11594#" 780 101400,1820 "a_n67012_n28246#" 780 101400,1820
device msubckt pfet_03v3 -68312 -27314 -68311 -27313 l=56 w=780 "VDDD" "a_n69076_n28014#" 112 0 "VDDD" 780 101400,1820 "a_n68256_n28014#" 780 101400,1820
device msubckt pfet_03v3 -69132 -27314 -69131 -27313 l=56 w=780 "VDDD" "Valid" 112 0 "VDDD" 780 101400,1820 "a_n69076_n28014#" 780 101400,1820
device msubckt pfet_03v3 -70432 -27314 -70431 -27313 l=56 w=780 "VDDD" "a_n92570_11594#" 112 0 "VDDD" 780 101400,1820 "a_n70376_n28014#" 780 101400,1820
device msubckt pfet_03v3 -71448 -26986 -71447 -26985 l=56 w=780 "VDDD" "a_n83256_n28014#" 112 0 "a_n73180_n28246#" 780 101400,1820 "a_n75944_n28246#" 780 101400,1820
device msubckt pfet_03v3 -72620 -26986 -72619 -26985 l=56 w=780 "VDDD" "Set" 112 0 "a_n73180_n26986#" 780 101400,1820 "a_n73180_n28246#" 780 101400,1820
device msubckt pfet_03v3 -73236 -26986 -73235 -26985 l=56 w=780 "VDDD" "a_n92570_11594#" 112 0 "VDDD" 780 101400,1820 "a_n73180_n26986#" 780 101400,1820
device msubckt pfet_03v3 -74260 -26986 -74259 -26985 l=56 w=780 "VDDD" "a_n75944_n28246#" 112 0 "a_n74820_n26986#" 780 101400,1820 "a_n92570_11594#" 780 101400,1820
device msubckt pfet_03v3 -74876 -26986 -74875 -26985 l=56 w=780 "VDDD" "clks" 112 0 "VDDD" 780 101400,1820 "a_n74820_n26986#" 780 101400,1820
device msubckt pfet_03v3 -76000 -26986 -75999 -26985 l=56 w=780 "VDDD" "a_n84076_n28014#" 112 0 "a_n81028_n28246#" 780 101400,1820 "a_n75944_n28246#" 780 101400,1820
device msubckt pfet_03v3 -77476 -26986 -77475 -26985 l=56 w=780 "VDDD" "a_n84076_n28014#" 112 0 "a_n79400_n28246#" 780 101400,1820 "a_n82012_n28246#" 780 101400,1820
device msubckt pfet_03v3 -78840 -26986 -78839 -26985 l=56 w=780 "VDDD" "clks" 112 0 "a_n79400_n26986#" 780 101400,1820 "a_n79400_n28246#" 780 101400,1820
device msubckt pfet_03v3 -79456 -26986 -79455 -26985 l=56 w=780 "VDDD" "a_n81028_n28246#" 112 0 "VDDD" 780 101400,1820 "a_n79400_n26986#" 780 101400,1820
device msubckt pfet_03v3 -80468 -26986 -80467 -26985 l=56 w=780 "VDDD" "a_n82012_n28246#" 112 0 "a_n81028_n26986#" 780 101400,1820 "a_n81028_n28246#" 780 101400,1820
device msubckt pfet_03v3 -81084 -26986 -81083 -26985 l=56 w=780 "VDDD" "Set" 112 0 "VDDD" 780 101400,1820 "a_n81028_n26986#" 780 101400,1820
device msubckt pfet_03v3 -82068 -26986 -82067 -26985 l=56 w=780 "VDDD" "a_n83256_n28014#" 112 0 "D" 780 101400,1820 "a_n82012_n28246#" 780 101400,1820
device msubckt pfet_03v3 -83312 -27314 -83311 -27313 l=56 w=780 "VDDD" "a_n84076_n28014#" 112 0 "VDDD" 780 101400,1820 "a_n83256_n28014#" 780 101400,1820
device msubckt pfet_03v3 -84132 -27314 -84131 -27313 l=56 w=780 "VDDD" "Valid" 112 0 "VDDD" 780 101400,1820 "a_n84076_n28014#" 780 101400,1820
device msubckt nfet_03v3 85032 -7080 85033 -7079 l=56 w=312 "VSSD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q" 112 0 "VSSD" 312 38064,868 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.nQ" 312 38064,868
device msubckt nfet_03v3 84016 -7312 84017 -7311 l=56 w=312 "VSSD" "a_71388_n7080#" 112 0 "a_82284_n7312#" 312 38064,868 "a_79520_n7312#" 312 38064,868
device msubckt nfet_03v3 82844 -7312 82845 -7311 l=56 w=312 "VSSD" "Set" 112 0 "a_82284_n7312#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 82228 -7312 82229 -7311 l=56 w=312 "VSSD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q" 112 0 "VSSD" 312 38064,868 "a_82284_n7312#" 312 38064,868
device msubckt nfet_03v3 81204 -7312 81205 -7311 l=56 w=312 "VSSD" "a_79520_n7312#" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 80588 -7312 80589 -7311 l=56 w=312 "VSSD" "Reset" 112 0 "VSSD" 312 38064,868 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q" 312 38064,868
device msubckt nfet_03v3 79464 -7312 79465 -7311 l=56 w=312 "VSSD" "a_72208_n7080#" 112 0 "a_74436_n7312#" 312 38064,868 "a_79520_n7312#" 312 38064,868
device msubckt nfet_03v3 77988 -7312 77989 -7311 l=56 w=312 "VSSD" "a_72208_n7080#" 112 0 "a_76064_n7312#" 312 38064,868 "a_73452_n7312#" 312 38064,868
device msubckt nfet_03v3 76624 -7312 76625 -7311 l=56 w=312 "VSSD" "Reset" 112 0 "a_76064_n7312#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 76008 -7312 76009 -7311 l=56 w=312 "VSSD" "a_74436_n7312#" 112 0 "VSSD" 312 38064,868 "a_76064_n7312#" 312 38064,868
device msubckt nfet_03v3 74996 -7312 74997 -7311 l=56 w=312 "VSSD" "a_73452_n7312#" 112 0 "a_74436_n7312#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 74380 -7312 74381 -7311 l=56 w=312 "VSSD" "Set" 112 0 "VSSD" 312 38064,868 "a_74436_n7312#" 312 38064,868
device msubckt nfet_03v3 73396 -7312 73397 -7311 l=56 w=312 "VSSD" "a_71388_n7080#" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q" 312 38064,868 "a_73452_n7312#" 312 38064,868
device msubckt nfet_03v3 72152 -7080 72153 -7079 l=56 w=312 "VSSD" "a_71388_n7080#" 112 0 "VSSD" 312 38064,868 "a_72208_n7080#" 312 38064,868
device msubckt nfet_03v3 71332 -7080 71333 -7079 l=56 w=312 "VSSD" "clks" 112 0 "VSSD" 312 38064,868 "a_71388_n7080#" 312 38064,868
device msubckt nfet_03v3 69754 -7350 69755 -7349 l=220 w=312 "VSSD" "a_66122_n2740#" 440 0 "a_67352_n7430#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 68688 -7350 68689 -7349 l=56 w=312 "VSSD" "a_66122_n1986#" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q" 312 38064,868 "a_67352_n7430#" 312 38064,868
device msubckt nfet_03v3 67352 -7370 67353 -7369 l=220 w=312 "VSSD" "a_67352_n7430#" 440 0 "VSSD" 312 38064,868 "Bit_4" 312 38064,868
device msubckt nfet_03v3 53032 -7080 53033 -7079 l=56 w=312 "VSSD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q" 112 0 "VSSD" 312 38064,868 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.nQ" 312 38064,868
device msubckt nfet_03v3 52016 -7312 52017 -7311 l=56 w=312 "VSSD" "a_39388_n7080#" 112 0 "a_50284_n7312#" 312 38064,868 "a_47520_n7312#" 312 38064,868
device msubckt nfet_03v3 50844 -7312 50845 -7311 l=56 w=312 "VSSD" "Set" 112 0 "a_50284_n7312#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 50228 -7312 50229 -7311 l=56 w=312 "VSSD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q" 112 0 "VSSD" 312 38064,868 "a_50284_n7312#" 312 38064,868
device msubckt nfet_03v3 49204 -7312 49205 -7311 l=56 w=312 "VSSD" "a_47520_n7312#" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 48588 -7312 48589 -7311 l=56 w=312 "VSSD" "Reset" 112 0 "VSSD" 312 38064,868 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q" 312 38064,868
device msubckt nfet_03v3 47464 -7312 47465 -7311 l=56 w=312 "VSSD" "a_40208_n7080#" 112 0 "a_42436_n7312#" 312 38064,868 "a_47520_n7312#" 312 38064,868
device msubckt nfet_03v3 45988 -7312 45989 -7311 l=56 w=312 "VSSD" "a_40208_n7080#" 112 0 "a_44064_n7312#" 312 38064,868 "a_41452_n7312#" 312 38064,868
device msubckt nfet_03v3 44624 -7312 44625 -7311 l=56 w=312 "VSSD" "Reset" 112 0 "a_44064_n7312#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 44008 -7312 44009 -7311 l=56 w=312 "VSSD" "a_42436_n7312#" 112 0 "VSSD" 312 38064,868 "a_44064_n7312#" 312 38064,868
device msubckt nfet_03v3 42996 -7312 42997 -7311 l=56 w=312 "VSSD" "a_41452_n7312#" 112 0 "a_42436_n7312#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 42380 -7312 42381 -7311 l=56 w=312 "VSSD" "Set" 112 0 "VSSD" 312 38064,868 "a_42436_n7312#" 312 38064,868
device msubckt nfet_03v3 41396 -7312 41397 -7311 l=56 w=312 "VSSD" "a_39388_n7080#" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q" 312 38064,868 "a_41452_n7312#" 312 38064,868
device msubckt nfet_03v3 40152 -7080 40153 -7079 l=56 w=312 "VSSD" "a_39388_n7080#" 112 0 "VSSD" 312 38064,868 "a_40208_n7080#" 312 38064,868
device msubckt nfet_03v3 39332 -7080 39333 -7079 l=56 w=312 "VSSD" "clks" 112 0 "VSSD" 312 38064,868 "a_39388_n7080#" 312 38064,868
device msubckt nfet_03v3 37754 -7350 37755 -7349 l=220 w=312 "VSSD" "a_34122_n2740#" 440 0 "a_35352_n7430#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 36688 -7350 36689 -7349 l=56 w=312 "VSSD" "a_34122_n1986#" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q" 312 38064,868 "a_35352_n7430#" 312 38064,868
device msubckt nfet_03v3 35352 -7370 35353 -7369 l=220 w=312 "VSSD" "a_35352_n7430#" 440 0 "VSSD" 312 38064,868 "Bit_3" 312 38064,868
device msubckt nfet_03v3 21032 -7080 21033 -7079 l=56 w=312 "VSSD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q" 112 0 "VSSD" 312 38064,868 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.nQ" 312 38064,868
device msubckt nfet_03v3 20016 -7312 20017 -7311 l=56 w=312 "VSSD" "a_7388_n7080#" 112 0 "a_18284_n7312#" 312 38064,868 "a_15520_n7312#" 312 38064,868
device msubckt nfet_03v3 18844 -7312 18845 -7311 l=56 w=312 "VSSD" "Set" 112 0 "a_18284_n7312#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 18228 -7312 18229 -7311 l=56 w=312 "VSSD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q" 112 0 "VSSD" 312 38064,868 "a_18284_n7312#" 312 38064,868
device msubckt nfet_03v3 17204 -7312 17205 -7311 l=56 w=312 "VSSD" "a_15520_n7312#" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 16588 -7312 16589 -7311 l=56 w=312 "VSSD" "Reset" 112 0 "VSSD" 312 38064,868 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q" 312 38064,868
device msubckt nfet_03v3 15464 -7312 15465 -7311 l=56 w=312 "VSSD" "a_8208_n7080#" 112 0 "a_10436_n7312#" 312 38064,868 "a_15520_n7312#" 312 38064,868
device msubckt nfet_03v3 13988 -7312 13989 -7311 l=56 w=312 "VSSD" "a_8208_n7080#" 112 0 "a_12064_n7312#" 312 38064,868 "a_9452_n7312#" 312 38064,868
device msubckt nfet_03v3 12624 -7312 12625 -7311 l=56 w=312 "VSSD" "Reset" 112 0 "a_12064_n7312#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 12008 -7312 12009 -7311 l=56 w=312 "VSSD" "a_10436_n7312#" 112 0 "VSSD" 312 38064,868 "a_12064_n7312#" 312 38064,868
device msubckt nfet_03v3 10996 -7312 10997 -7311 l=56 w=312 "VSSD" "a_9452_n7312#" 112 0 "a_10436_n7312#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 10380 -7312 10381 -7311 l=56 w=312 "VSSD" "Set" 112 0 "VSSD" 312 38064,868 "a_10436_n7312#" 312 38064,868
device msubckt nfet_03v3 9396 -7312 9397 -7311 l=56 w=312 "VSSD" "a_7388_n7080#" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q" 312 38064,868 "a_9452_n7312#" 312 38064,868
device msubckt nfet_03v3 8152 -7080 8153 -7079 l=56 w=312 "VSSD" "a_7388_n7080#" 112 0 "VSSD" 312 38064,868 "a_8208_n7080#" 312 38064,868
device msubckt nfet_03v3 7332 -7080 7333 -7079 l=56 w=312 "VSSD" "clks" 112 0 "VSSD" 312 38064,868 "a_7388_n7080#" 312 38064,868
device msubckt nfet_03v3 5754 -7350 5755 -7349 l=220 w=312 "VSSD" "a_2122_n2740#" 440 0 "a_3352_n7430#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 4688 -7350 4689 -7349 l=56 w=312 "VSSD" "a_2122_n1986#" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q" 312 38064,868 "a_3352_n7430#" 312 38064,868
device msubckt nfet_03v3 3352 -7370 3353 -7369 l=220 w=312 "VSSD" "a_3352_n7430#" 440 0 "VSSD" 312 38064,868 "Bit_2" 312 38064,868
device msubckt nfet_03v3 -10968 -7080 -10967 -7079 l=56 w=312 "VSSD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q" 112 0 "VSSD" 312 38064,868 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.nQ" 312 38064,868
device msubckt nfet_03v3 -11984 -7312 -11983 -7311 l=56 w=312 "VSSD" "a_n24612_n7080#" 112 0 "a_n13716_n7312#" 312 38064,868 "a_n16480_n7312#" 312 38064,868
device msubckt nfet_03v3 -13156 -7312 -13155 -7311 l=56 w=312 "VSSD" "Set" 112 0 "a_n13716_n7312#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -13772 -7312 -13771 -7311 l=56 w=312 "VSSD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q" 112 0 "VSSD" 312 38064,868 "a_n13716_n7312#" 312 38064,868
device msubckt nfet_03v3 -14796 -7312 -14795 -7311 l=56 w=312 "VSSD" "a_n16480_n7312#" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -15412 -7312 -15411 -7311 l=56 w=312 "VSSD" "Reset" 112 0 "VSSD" 312 38064,868 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q" 312 38064,868
device msubckt nfet_03v3 -16536 -7312 -16535 -7311 l=56 w=312 "VSSD" "a_n23792_n7080#" 112 0 "a_n21564_n7312#" 312 38064,868 "a_n16480_n7312#" 312 38064,868
device msubckt nfet_03v3 -18012 -7312 -18011 -7311 l=56 w=312 "VSSD" "a_n23792_n7080#" 112 0 "a_n19936_n7312#" 312 38064,868 "a_n22548_n7312#" 312 38064,868
device msubckt nfet_03v3 -19376 -7312 -19375 -7311 l=56 w=312 "VSSD" "Reset" 112 0 "a_n19936_n7312#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -19992 -7312 -19991 -7311 l=56 w=312 "VSSD" "a_n21564_n7312#" 112 0 "VSSD" 312 38064,868 "a_n19936_n7312#" 312 38064,868
device msubckt nfet_03v3 -21004 -7312 -21003 -7311 l=56 w=312 "VSSD" "a_n22548_n7312#" 112 0 "a_n21564_n7312#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -21620 -7312 -21619 -7311 l=56 w=312 "VSSD" "Set" 112 0 "VSSD" 312 38064,868 "a_n21564_n7312#" 312 38064,868
device msubckt nfet_03v3 -22604 -7312 -22603 -7311 l=56 w=312 "VSSD" "a_n24612_n7080#" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q" 312 38064,868 "a_n22548_n7312#" 312 38064,868
device msubckt nfet_03v3 -23848 -7080 -23847 -7079 l=56 w=312 "VSSD" "a_n24612_n7080#" 112 0 "VSSD" 312 38064,868 "a_n23792_n7080#" 312 38064,868
device msubckt nfet_03v3 -24668 -7080 -24667 -7079 l=56 w=312 "VSSD" "clks" 112 0 "VSSD" 312 38064,868 "a_n24612_n7080#" 312 38064,868
device msubckt nfet_03v3 -26246 -7350 -26245 -7349 l=220 w=312 "VSSD" "a_n29878_n2740#" 440 0 "a_n28648_n7430#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -27312 -7350 -27311 -7349 l=56 w=312 "VSSD" "a_n29878_n1986#" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q" 312 38064,868 "a_n28648_n7430#" 312 38064,868
device msubckt nfet_03v3 -28648 -7370 -28647 -7369 l=220 w=312 "VSSD" "a_n28648_n7430#" 440 0 "VSSD" 312 38064,868 "Bit_1" 312 38064,868
device msubckt nfet_03v3 -42968 -7080 -42967 -7079 l=56 w=312 "VSSD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q" 112 0 "VSSD" 312 38064,868 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.nQ" 312 38064,868
device msubckt nfet_03v3 -43984 -7312 -43983 -7311 l=56 w=312 "VSSD" "a_n56612_n7080#" 112 0 "a_n45716_n7312#" 312 38064,868 "a_n48480_n7312#" 312 38064,868
device msubckt nfet_03v3 -45156 -7312 -45155 -7311 l=56 w=312 "VSSD" "Set" 112 0 "a_n45716_n7312#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -45772 -7312 -45771 -7311 l=56 w=312 "VSSD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q" 112 0 "VSSD" 312 38064,868 "a_n45716_n7312#" 312 38064,868
device msubckt nfet_03v3 -46796 -7312 -46795 -7311 l=56 w=312 "VSSD" "a_n48480_n7312#" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -47412 -7312 -47411 -7311 l=56 w=312 "VSSD" "Reset" 112 0 "VSSD" 312 38064,868 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q" 312 38064,868
device msubckt nfet_03v3 -48536 -7312 -48535 -7311 l=56 w=312 "VSSD" "a_n55792_n7080#" 112 0 "a_n53564_n7312#" 312 38064,868 "a_n48480_n7312#" 312 38064,868
device msubckt nfet_03v3 -50012 -7312 -50011 -7311 l=56 w=312 "VSSD" "a_n55792_n7080#" 112 0 "a_n51936_n7312#" 312 38064,868 "a_n54548_n7312#" 312 38064,868
device msubckt nfet_03v3 -51376 -7312 -51375 -7311 l=56 w=312 "VSSD" "Reset" 112 0 "a_n51936_n7312#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -51992 -7312 -51991 -7311 l=56 w=312 "VSSD" "a_n53564_n7312#" 112 0 "VSSD" 312 38064,868 "a_n51936_n7312#" 312 38064,868
device msubckt nfet_03v3 -53004 -7312 -53003 -7311 l=56 w=312 "VSSD" "a_n54548_n7312#" 112 0 "a_n53564_n7312#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -53620 -7312 -53619 -7311 l=56 w=312 "VSSD" "Set" 112 0 "VSSD" 312 38064,868 "a_n53564_n7312#" 312 38064,868
device msubckt nfet_03v3 -54604 -7312 -54603 -7311 l=56 w=312 "VSSD" "a_n56612_n7080#" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q" 312 38064,868 "a_n54548_n7312#" 312 38064,868
device msubckt nfet_03v3 -55848 -7080 -55847 -7079 l=56 w=312 "VSSD" "a_n56612_n7080#" 112 0 "VSSD" 312 38064,868 "a_n55792_n7080#" 312 38064,868
device msubckt nfet_03v3 -56668 -7080 -56667 -7079 l=56 w=312 "VSSD" "clks" 112 0 "VSSD" 312 38064,868 "a_n56612_n7080#" 312 38064,868
device msubckt nfet_03v3 -58246 -7350 -58245 -7349 l=220 w=312 "VSSD" "a_n61878_n2740#" 440 0 "a_n60648_n7430#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -59312 -7350 -59311 -7349 l=56 w=312 "VSSD" "a_n61878_n1986#" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q" 312 38064,868 "a_n60648_n7430#" 312 38064,868
device msubckt nfet_03v3 -60648 -7370 -60647 -7369 l=220 w=312 "VSSD" "a_n60648_n7430#" 440 0 "VSSD" 312 38064,868 "a_n61810_n3108#" 312 38064,868
device msubckt pfet_03v3 85032 -6380 85033 -6379 l=56 w=780 "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q" 112 0 "VDDD" 780 101400,1820 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.nQ" 780 101400,1820
device msubckt pfet_03v3 84016 -6052 84017 -6051 l=56 w=780 "VDDD" "a_72208_n7080#" 112 0 "a_82284_n7312#" 780 101400,1820 "a_79520_n7312#" 780 101400,1820
device msubckt pfet_03v3 82844 -6052 82845 -6051 l=56 w=780 "VDDD" "Set" 112 0 "a_82284_n6052#" 780 101400,1820 "a_82284_n7312#" 780 101400,1820
device msubckt pfet_03v3 82228 -6052 82229 -6051 l=56 w=780 "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q" 112 0 "VDDD" 780 101400,1820 "a_82284_n6052#" 780 101400,1820
device msubckt pfet_03v3 81204 -6052 81205 -6051 l=56 w=780 "VDDD" "a_79520_n7312#" 112 0 "a_80644_n6052#" 780 101400,1820 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q" 780 101400,1820
device msubckt pfet_03v3 80588 -6052 80589 -6051 l=56 w=780 "VDDD" "Reset" 112 0 "VDDD" 780 101400,1820 "a_80644_n6052#" 780 101400,1820
device msubckt pfet_03v3 79464 -6052 79465 -6051 l=56 w=780 "VDDD" "a_71388_n7080#" 112 0 "a_74436_n7312#" 780 101400,1820 "a_79520_n7312#" 780 101400,1820
device msubckt pfet_03v3 77988 -6052 77989 -6051 l=56 w=780 "VDDD" "a_71388_n7080#" 112 0 "a_76064_n7312#" 780 101400,1820 "a_73452_n7312#" 780 101400,1820
device msubckt pfet_03v3 76624 -6052 76625 -6051 l=56 w=780 "VDDD" "Reset" 112 0 "a_76064_n6052#" 780 101400,1820 "a_76064_n7312#" 780 101400,1820
device msubckt pfet_03v3 76008 -6052 76009 -6051 l=56 w=780 "VDDD" "a_74436_n7312#" 112 0 "VDDD" 780 101400,1820 "a_76064_n6052#" 780 101400,1820
device msubckt pfet_03v3 74996 -6052 74997 -6051 l=56 w=780 "VDDD" "a_73452_n7312#" 112 0 "a_74436_n6052#" 780 101400,1820 "a_74436_n7312#" 780 101400,1820
device msubckt pfet_03v3 74380 -6052 74381 -6051 l=56 w=780 "VDDD" "Set" 112 0 "VDDD" 780 101400,1820 "a_74436_n6052#" 780 101400,1820
device msubckt pfet_03v3 73396 -6052 73397 -6051 l=56 w=780 "VDDD" "a_72208_n7080#" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q" 780 101400,1820 "a_73452_n7312#" 780 101400,1820
device msubckt pfet_03v3 72152 -6380 72153 -6379 l=56 w=780 "VDDD" "a_71388_n7080#" 112 0 "VDDD" 780 101400,1820 "a_72208_n7080#" 780 101400,1820
device msubckt pfet_03v3 71332 -6380 71333 -6379 l=56 w=780 "VDDD" "clks" 112 0 "VDDD" 780 101400,1820 "a_71388_n7080#" 780 101400,1820
device msubckt pfet_03v3 68688 -6090 68689 -6089 l=56 w=780 "VDDD" "a_66122_n2740#" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q" 780 101400,1820 "a_67352_n7430#" 780 101400,1820
device msubckt pfet_03v3 53032 -6380 53033 -6379 l=56 w=780 "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q" 112 0 "VDDD" 780 101400,1820 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.nQ" 780 101400,1820
device msubckt pfet_03v3 52016 -6052 52017 -6051 l=56 w=780 "VDDD" "a_40208_n7080#" 112 0 "a_50284_n7312#" 780 101400,1820 "a_47520_n7312#" 780 101400,1820
device msubckt pfet_03v3 50844 -6052 50845 -6051 l=56 w=780 "VDDD" "Set" 112 0 "a_50284_n6052#" 780 101400,1820 "a_50284_n7312#" 780 101400,1820
device msubckt pfet_03v3 50228 -6052 50229 -6051 l=56 w=780 "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q" 112 0 "VDDD" 780 101400,1820 "a_50284_n6052#" 780 101400,1820
device msubckt pfet_03v3 49204 -6052 49205 -6051 l=56 w=780 "VDDD" "a_47520_n7312#" 112 0 "a_48644_n6052#" 780 101400,1820 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q" 780 101400,1820
device msubckt pfet_03v3 48588 -6052 48589 -6051 l=56 w=780 "VDDD" "Reset" 112 0 "VDDD" 780 101400,1820 "a_48644_n6052#" 780 101400,1820
device msubckt pfet_03v3 47464 -6052 47465 -6051 l=56 w=780 "VDDD" "a_39388_n7080#" 112 0 "a_42436_n7312#" 780 101400,1820 "a_47520_n7312#" 780 101400,1820
device msubckt pfet_03v3 45988 -6052 45989 -6051 l=56 w=780 "VDDD" "a_39388_n7080#" 112 0 "a_44064_n7312#" 780 101400,1820 "a_41452_n7312#" 780 101400,1820
device msubckt pfet_03v3 44624 -6052 44625 -6051 l=56 w=780 "VDDD" "Reset" 112 0 "a_44064_n6052#" 780 101400,1820 "a_44064_n7312#" 780 101400,1820
device msubckt pfet_03v3 44008 -6052 44009 -6051 l=56 w=780 "VDDD" "a_42436_n7312#" 112 0 "VDDD" 780 101400,1820 "a_44064_n6052#" 780 101400,1820
device msubckt pfet_03v3 42996 -6052 42997 -6051 l=56 w=780 "VDDD" "a_41452_n7312#" 112 0 "a_42436_n6052#" 780 101400,1820 "a_42436_n7312#" 780 101400,1820
device msubckt pfet_03v3 42380 -6052 42381 -6051 l=56 w=780 "VDDD" "Set" 112 0 "VDDD" 780 101400,1820 "a_42436_n6052#" 780 101400,1820
device msubckt pfet_03v3 41396 -6052 41397 -6051 l=56 w=780 "VDDD" "a_40208_n7080#" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q" 780 101400,1820 "a_41452_n7312#" 780 101400,1820
device msubckt pfet_03v3 40152 -6380 40153 -6379 l=56 w=780 "VDDD" "a_39388_n7080#" 112 0 "VDDD" 780 101400,1820 "a_40208_n7080#" 780 101400,1820
device msubckt pfet_03v3 39332 -6380 39333 -6379 l=56 w=780 "VDDD" "clks" 112 0 "VDDD" 780 101400,1820 "a_39388_n7080#" 780 101400,1820
device msubckt pfet_03v3 36688 -6090 36689 -6089 l=56 w=780 "VDDD" "a_34122_n2740#" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q" 780 101400,1820 "a_35352_n7430#" 780 101400,1820
device msubckt pfet_03v3 21032 -6380 21033 -6379 l=56 w=780 "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q" 112 0 "VDDD" 780 101400,1820 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.nQ" 780 101400,1820
device msubckt pfet_03v3 20016 -6052 20017 -6051 l=56 w=780 "VDDD" "a_8208_n7080#" 112 0 "a_18284_n7312#" 780 101400,1820 "a_15520_n7312#" 780 101400,1820
device msubckt pfet_03v3 18844 -6052 18845 -6051 l=56 w=780 "VDDD" "Set" 112 0 "a_18284_n6052#" 780 101400,1820 "a_18284_n7312#" 780 101400,1820
device msubckt pfet_03v3 18228 -6052 18229 -6051 l=56 w=780 "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q" 112 0 "VDDD" 780 101400,1820 "a_18284_n6052#" 780 101400,1820
device msubckt pfet_03v3 17204 -6052 17205 -6051 l=56 w=780 "VDDD" "a_15520_n7312#" 112 0 "a_16644_n6052#" 780 101400,1820 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q" 780 101400,1820
device msubckt pfet_03v3 16588 -6052 16589 -6051 l=56 w=780 "VDDD" "Reset" 112 0 "VDDD" 780 101400,1820 "a_16644_n6052#" 780 101400,1820
device msubckt pfet_03v3 15464 -6052 15465 -6051 l=56 w=780 "VDDD" "a_7388_n7080#" 112 0 "a_10436_n7312#" 780 101400,1820 "a_15520_n7312#" 780 101400,1820
device msubckt pfet_03v3 13988 -6052 13989 -6051 l=56 w=780 "VDDD" "a_7388_n7080#" 112 0 "a_12064_n7312#" 780 101400,1820 "a_9452_n7312#" 780 101400,1820
device msubckt pfet_03v3 12624 -6052 12625 -6051 l=56 w=780 "VDDD" "Reset" 112 0 "a_12064_n6052#" 780 101400,1820 "a_12064_n7312#" 780 101400,1820
device msubckt pfet_03v3 12008 -6052 12009 -6051 l=56 w=780 "VDDD" "a_10436_n7312#" 112 0 "VDDD" 780 101400,1820 "a_12064_n6052#" 780 101400,1820
device msubckt pfet_03v3 10996 -6052 10997 -6051 l=56 w=780 "VDDD" "a_9452_n7312#" 112 0 "a_10436_n6052#" 780 101400,1820 "a_10436_n7312#" 780 101400,1820
device msubckt pfet_03v3 10380 -6052 10381 -6051 l=56 w=780 "VDDD" "Set" 112 0 "VDDD" 780 101400,1820 "a_10436_n6052#" 780 101400,1820
device msubckt pfet_03v3 9396 -6052 9397 -6051 l=56 w=780 "VDDD" "a_8208_n7080#" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q" 780 101400,1820 "a_9452_n7312#" 780 101400,1820
device msubckt pfet_03v3 8152 -6380 8153 -6379 l=56 w=780 "VDDD" "a_7388_n7080#" 112 0 "VDDD" 780 101400,1820 "a_8208_n7080#" 780 101400,1820
device msubckt pfet_03v3 7332 -6380 7333 -6379 l=56 w=780 "VDDD" "clks" 112 0 "VDDD" 780 101400,1820 "a_7388_n7080#" 780 101400,1820
device msubckt pfet_03v3 4688 -6090 4689 -6089 l=56 w=780 "VDDD" "a_2122_n2740#" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q" 780 101400,1820 "a_3352_n7430#" 780 101400,1820
device msubckt pfet_03v3 -10968 -6380 -10967 -6379 l=56 w=780 "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q" 112 0 "VDDD" 780 101400,1820 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.nQ" 780 101400,1820
device msubckt pfet_03v3 -11984 -6052 -11983 -6051 l=56 w=780 "VDDD" "a_n23792_n7080#" 112 0 "a_n13716_n7312#" 780 101400,1820 "a_n16480_n7312#" 780 101400,1820
device msubckt pfet_03v3 -13156 -6052 -13155 -6051 l=56 w=780 "VDDD" "Set" 112 0 "a_n13716_n6052#" 780 101400,1820 "a_n13716_n7312#" 780 101400,1820
device msubckt pfet_03v3 -13772 -6052 -13771 -6051 l=56 w=780 "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q" 112 0 "VDDD" 780 101400,1820 "a_n13716_n6052#" 780 101400,1820
device msubckt pfet_03v3 -14796 -6052 -14795 -6051 l=56 w=780 "VDDD" "a_n16480_n7312#" 112 0 "a_n15356_n6052#" 780 101400,1820 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q" 780 101400,1820
device msubckt pfet_03v3 -15412 -6052 -15411 -6051 l=56 w=780 "VDDD" "Reset" 112 0 "VDDD" 780 101400,1820 "a_n15356_n6052#" 780 101400,1820
device msubckt pfet_03v3 -16536 -6052 -16535 -6051 l=56 w=780 "VDDD" "a_n24612_n7080#" 112 0 "a_n21564_n7312#" 780 101400,1820 "a_n16480_n7312#" 780 101400,1820
device msubckt pfet_03v3 -18012 -6052 -18011 -6051 l=56 w=780 "VDDD" "a_n24612_n7080#" 112 0 "a_n19936_n7312#" 780 101400,1820 "a_n22548_n7312#" 780 101400,1820
device msubckt pfet_03v3 -19376 -6052 -19375 -6051 l=56 w=780 "VDDD" "Reset" 112 0 "a_n19936_n6052#" 780 101400,1820 "a_n19936_n7312#" 780 101400,1820
device msubckt pfet_03v3 -19992 -6052 -19991 -6051 l=56 w=780 "VDDD" "a_n21564_n7312#" 112 0 "VDDD" 780 101400,1820 "a_n19936_n6052#" 780 101400,1820
device msubckt pfet_03v3 -21004 -6052 -21003 -6051 l=56 w=780 "VDDD" "a_n22548_n7312#" 112 0 "a_n21564_n6052#" 780 101400,1820 "a_n21564_n7312#" 780 101400,1820
device msubckt pfet_03v3 -21620 -6052 -21619 -6051 l=56 w=780 "VDDD" "Set" 112 0 "VDDD" 780 101400,1820 "a_n21564_n6052#" 780 101400,1820
device msubckt pfet_03v3 -22604 -6052 -22603 -6051 l=56 w=780 "VDDD" "a_n23792_n7080#" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q" 780 101400,1820 "a_n22548_n7312#" 780 101400,1820
device msubckt pfet_03v3 -23848 -6380 -23847 -6379 l=56 w=780 "VDDD" "a_n24612_n7080#" 112 0 "VDDD" 780 101400,1820 "a_n23792_n7080#" 780 101400,1820
device msubckt pfet_03v3 -24668 -6380 -24667 -6379 l=56 w=780 "VDDD" "clks" 112 0 "VDDD" 780 101400,1820 "a_n24612_n7080#" 780 101400,1820
device msubckt pfet_03v3 -27312 -6090 -27311 -6089 l=56 w=780 "VDDD" "a_n29878_n2740#" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q" 780 101400,1820 "a_n28648_n7430#" 780 101400,1820
device msubckt pfet_03v3 -42968 -6380 -42967 -6379 l=56 w=780 "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q" 112 0 "VDDD" 780 101400,1820 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.nQ" 780 101400,1820
device msubckt pfet_03v3 -43984 -6052 -43983 -6051 l=56 w=780 "VDDD" "a_n55792_n7080#" 112 0 "a_n45716_n7312#" 780 101400,1820 "a_n48480_n7312#" 780 101400,1820
device msubckt pfet_03v3 -45156 -6052 -45155 -6051 l=56 w=780 "VDDD" "Set" 112 0 "a_n45716_n6052#" 780 101400,1820 "a_n45716_n7312#" 780 101400,1820
device msubckt pfet_03v3 -45772 -6052 -45771 -6051 l=56 w=780 "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q" 112 0 "VDDD" 780 101400,1820 "a_n45716_n6052#" 780 101400,1820
device msubckt pfet_03v3 -46796 -6052 -46795 -6051 l=56 w=780 "VDDD" "a_n48480_n7312#" 112 0 "a_n47356_n6052#" 780 101400,1820 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q" 780 101400,1820
device msubckt pfet_03v3 -47412 -6052 -47411 -6051 l=56 w=780 "VDDD" "Reset" 112 0 "VDDD" 780 101400,1820 "a_n47356_n6052#" 780 101400,1820
device msubckt pfet_03v3 -48536 -6052 -48535 -6051 l=56 w=780 "VDDD" "a_n56612_n7080#" 112 0 "a_n53564_n7312#" 780 101400,1820 "a_n48480_n7312#" 780 101400,1820
device msubckt pfet_03v3 -50012 -6052 -50011 -6051 l=56 w=780 "VDDD" "a_n56612_n7080#" 112 0 "a_n51936_n7312#" 780 101400,1820 "a_n54548_n7312#" 780 101400,1820
device msubckt pfet_03v3 -51376 -6052 -51375 -6051 l=56 w=780 "VDDD" "Reset" 112 0 "a_n51936_n6052#" 780 101400,1820 "a_n51936_n7312#" 780 101400,1820
device msubckt pfet_03v3 -51992 -6052 -51991 -6051 l=56 w=780 "VDDD" "a_n53564_n7312#" 112 0 "VDDD" 780 101400,1820 "a_n51936_n6052#" 780 101400,1820
device msubckt pfet_03v3 -53004 -6052 -53003 -6051 l=56 w=780 "VDDD" "a_n54548_n7312#" 112 0 "a_n53564_n6052#" 780 101400,1820 "a_n53564_n7312#" 780 101400,1820
device msubckt pfet_03v3 -53620 -6052 -53619 -6051 l=56 w=780 "VDDD" "Set" 112 0 "VDDD" 780 101400,1820 "a_n53564_n6052#" 780 101400,1820
device msubckt pfet_03v3 -54604 -6052 -54603 -6051 l=56 w=780 "VDDD" "a_n55792_n7080#" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q" 780 101400,1820 "a_n54548_n7312#" 780 101400,1820
device msubckt pfet_03v3 -55848 -6380 -55847 -6379 l=56 w=780 "VDDD" "a_n56612_n7080#" 112 0 "VDDD" 780 101400,1820 "a_n55792_n7080#" 780 101400,1820
device msubckt pfet_03v3 -56668 -6380 -56667 -6379 l=56 w=780 "VDDD" "clks" 112 0 "VDDD" 780 101400,1820 "a_n56612_n7080#" 780 101400,1820
device msubckt pfet_03v3 -59312 -6090 -59311 -6089 l=56 w=780 "VDDD" "a_n61878_n2740#" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q" 780 101400,1820 "a_n60648_n7430#" 780 101400,1820
device msubckt nfet_03v3 86696 -2970 86697 -2969 l=56 w=312 "VSSD" "a_15180_n28246#" 112 0 "a_66122_n2740#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 85804 -2970 85805 -2969 l=56 w=312 "VSSD" "a_66122_n2740#" 112 0 "a_66122_n1986#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 84904 -2972 84905 -2971 l=56 w=312 "VSSD" "a_66122_n1986#" 112 0 "a_72208_n2836#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 84084 -2972 84085 -2971 l=56 w=312 "VSSD" "a_72208_n2836#" 112 0 "a_72208_n2082#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 82840 -3204 82841 -3203 l=56 w=312 "VSSD" "a_72208_n2836#" 112 0 "a_78118_n1944#" 312 38064,868 "vocp" 312 38064,868
device msubckt nfet_03v3 81856 -3204 81857 -3203 l=56 w=312 "VSSD" "Set" 112 0 "a_76828_n3204#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 81240 -3204 81241 -3203 l=56 w=312 "VSSD" "a_78118_n1944#" 112 0 "VSSD" 312 38064,868 "a_76828_n3204#" 312 38064,868
device msubckt nfet_03v3 80228 -3204 80229 -3203 l=56 w=312 "VSSD" "a_76828_n3204#" 112 0 "a_78304_n3204#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 79612 -3204 79613 -3203 l=56 w=312 "VSSD" "Reset" 112 0 "VSSD" 312 38064,868 "a_78304_n3204#" 312 38064,868
device msubckt nfet_03v3 78248 -3204 78249 -3203 l=56 w=312 "VSSD" "a_72208_n2082#" 112 0 "a_78118_n1944#" 312 38064,868 "a_78304_n3204#" 312 38064,868
device msubckt nfet_03v3 76772 -3204 76773 -3203 l=56 w=312 "VSSD" "a_72208_n2082#" 112 0 "a_72090_n1944#" 312 38064,868 "a_76828_n3204#" 312 38064,868
device msubckt nfet_03v3 75648 -3204 75649 -3203 l=56 w=312 "VSSD" "Reset" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 75032 -3204 75033 -3203 l=56 w=312 "VSSD" "a_72090_n1944#" 112 0 "VSSD" 312 38064,868 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q" 312 38064,868
device msubckt nfet_03v3 74008 -3204 74009 -3203 l=56 w=312 "VSSD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q" 112 0 "a_72276_n3204#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 73392 -3204 73393 -3203 l=56 w=312 "VSSD" "Set" 112 0 "VSSD" 312 38064,868 "a_72276_n3204#" 312 38064,868
device msubckt nfet_03v3 72220 -3204 72221 -3203 l=56 w=312 "VSSD" "a_72208_n2836#" 112 0 "a_72090_n1944#" 312 38064,868 "a_72276_n3204#" 312 38064,868
device msubckt nfet_03v3 71204 -2972 71205 -2971 l=56 w=312 "VSSD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.nQ" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 68688 -3108 68689 -3107 l=56 w=312 "VSSD" "a_66122_n1986#" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q" 312 38064,868 "a_67398_n1950#" 312 38064,868
device msubckt nfet_03v3 66134 -3108 66135 -3107 l=56 w=312 "VSSD" "a_66122_n2740#" 112 0 "VCM" 312 38064,868 "Bit_4" 312 38064,868
device msubckt nfet_03v3 54696 -2970 54697 -2969 l=56 w=312 "VSSD" "SAR_Asynchronous_top_0/SAR_Logic_0.CK4" 112 0 "a_34122_n2740#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 53804 -2970 53805 -2969 l=56 w=312 "VSSD" "a_34122_n2740#" 112 0 "a_34122_n1986#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 52904 -2972 52905 -2971 l=56 w=312 "VSSD" "a_34122_n1986#" 112 0 "a_40208_n2836#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 52084 -2972 52085 -2971 l=56 w=312 "VSSD" "a_40208_n2836#" 112 0 "a_40208_n2082#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 50840 -3204 50841 -3203 l=56 w=312 "VSSD" "a_40208_n2836#" 112 0 "a_46118_n1944#" 312 38064,868 "vocp" 312 38064,868
device msubckt nfet_03v3 49856 -3204 49857 -3203 l=56 w=312 "VSSD" "Set" 112 0 "a_44828_n3204#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 49240 -3204 49241 -3203 l=56 w=312 "VSSD" "a_46118_n1944#" 112 0 "VSSD" 312 38064,868 "a_44828_n3204#" 312 38064,868
device msubckt nfet_03v3 48228 -3204 48229 -3203 l=56 w=312 "VSSD" "a_44828_n3204#" 112 0 "a_46304_n3204#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 47612 -3204 47613 -3203 l=56 w=312 "VSSD" "Reset" 112 0 "VSSD" 312 38064,868 "a_46304_n3204#" 312 38064,868
device msubckt nfet_03v3 46248 -3204 46249 -3203 l=56 w=312 "VSSD" "a_40208_n2082#" 112 0 "a_46118_n1944#" 312 38064,868 "a_46304_n3204#" 312 38064,868
device msubckt nfet_03v3 44772 -3204 44773 -3203 l=56 w=312 "VSSD" "a_40208_n2082#" 112 0 "a_40090_n1944#" 312 38064,868 "a_44828_n3204#" 312 38064,868
device msubckt nfet_03v3 43648 -3204 43649 -3203 l=56 w=312 "VSSD" "Reset" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 43032 -3204 43033 -3203 l=56 w=312 "VSSD" "a_40090_n1944#" 112 0 "VSSD" 312 38064,868 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q" 312 38064,868
device msubckt nfet_03v3 42008 -3204 42009 -3203 l=56 w=312 "VSSD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q" 112 0 "a_40276_n3204#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 41392 -3204 41393 -3203 l=56 w=312 "VSSD" "Set" 112 0 "VSSD" 312 38064,868 "a_40276_n3204#" 312 38064,868
device msubckt nfet_03v3 40220 -3204 40221 -3203 l=56 w=312 "VSSD" "a_40208_n2836#" 112 0 "a_40090_n1944#" 312 38064,868 "a_40276_n3204#" 312 38064,868
device msubckt nfet_03v3 39204 -2972 39205 -2971 l=56 w=312 "VSSD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.nQ" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 36688 -3108 36689 -3107 l=56 w=312 "VSSD" "a_34122_n1986#" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q" 312 38064,868 "a_35398_n1950#" 312 38064,868
device msubckt nfet_03v3 34134 -3108 34135 -3107 l=56 w=312 "VSSD" "a_34122_n2740#" 112 0 "VCM" 312 38064,868 "Bit_3" 312 38064,868
device msubckt nfet_03v3 22696 -2970 22697 -2969 l=56 w=312 "VSSD" "a_22686_n2406#" 112 0 "a_2122_n2740#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 21804 -2970 21805 -2969 l=56 w=312 "VSSD" "a_2122_n2740#" 112 0 "a_2122_n1986#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 20904 -2972 20905 -2971 l=56 w=312 "VSSD" "a_2122_n1986#" 112 0 "a_8208_n2836#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 20084 -2972 20085 -2971 l=56 w=312 "VSSD" "a_8208_n2836#" 112 0 "a_8208_n2082#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 18840 -3204 18841 -3203 l=56 w=312 "VSSD" "a_8208_n2836#" 112 0 "a_14118_n1944#" 312 38064,868 "vocp" 312 38064,868
device msubckt nfet_03v3 17856 -3204 17857 -3203 l=56 w=312 "VSSD" "Set" 112 0 "a_12828_n3204#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 17240 -3204 17241 -3203 l=56 w=312 "VSSD" "a_14118_n1944#" 112 0 "VSSD" 312 38064,868 "a_12828_n3204#" 312 38064,868
device msubckt nfet_03v3 16228 -3204 16229 -3203 l=56 w=312 "VSSD" "a_12828_n3204#" 112 0 "a_14304_n3204#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 15612 -3204 15613 -3203 l=56 w=312 "VSSD" "Reset" 112 0 "VSSD" 312 38064,868 "a_14304_n3204#" 312 38064,868
device msubckt nfet_03v3 14248 -3204 14249 -3203 l=56 w=312 "VSSD" "a_8208_n2082#" 112 0 "a_14118_n1944#" 312 38064,868 "a_14304_n3204#" 312 38064,868
device msubckt nfet_03v3 12772 -3204 12773 -3203 l=56 w=312 "VSSD" "a_8208_n2082#" 112 0 "a_8090_n1944#" 312 38064,868 "a_12828_n3204#" 312 38064,868
device msubckt nfet_03v3 11648 -3204 11649 -3203 l=56 w=312 "VSSD" "Reset" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 11032 -3204 11033 -3203 l=56 w=312 "VSSD" "a_8090_n1944#" 112 0 "VSSD" 312 38064,868 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q" 312 38064,868
device msubckt nfet_03v3 10008 -3204 10009 -3203 l=56 w=312 "VSSD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q" 112 0 "a_8276_n3204#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 9392 -3204 9393 -3203 l=56 w=312 "VSSD" "Set" 112 0 "VSSD" 312 38064,868 "a_8276_n3204#" 312 38064,868
device msubckt nfet_03v3 8220 -3204 8221 -3203 l=56 w=312 "VSSD" "a_8208_n2836#" 112 0 "a_8090_n1944#" 312 38064,868 "a_8276_n3204#" 312 38064,868
device msubckt nfet_03v3 7204 -2972 7205 -2971 l=56 w=312 "VSSD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.nQ" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 4688 -3108 4689 -3107 l=56 w=312 "VSSD" "a_2122_n1986#" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q" 312 38064,868 "a_3398_n1950#" 312 38064,868
device msubckt nfet_03v3 2134 -3108 2135 -3107 l=56 w=312 "VSSD" "a_2122_n2740#" 112 0 "VCM" 312 38064,868 "Bit_2" 312 38064,868
device msubckt nfet_03v3 -9304 -2970 -9303 -2969 l=56 w=312 "VSSD" "a_n9314_n2406#" 112 0 "a_n29878_n2740#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -10196 -2970 -10195 -2969 l=56 w=312 "VSSD" "a_n29878_n2740#" 112 0 "a_n29878_n1986#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -11096 -2972 -11095 -2971 l=56 w=312 "VSSD" "a_n29878_n1986#" 112 0 "a_n23792_n2836#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -11916 -2972 -11915 -2971 l=56 w=312 "VSSD" "a_n23792_n2836#" 112 0 "a_n23792_n2082#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -13160 -3204 -13159 -3203 l=56 w=312 "VSSD" "a_n23792_n2836#" 112 0 "a_n17882_n1944#" 312 38064,868 "vocp" 312 38064,868
device msubckt nfet_03v3 -14144 -3204 -14143 -3203 l=56 w=312 "VSSD" "Set" 112 0 "a_n19172_n3204#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -14760 -3204 -14759 -3203 l=56 w=312 "VSSD" "a_n17882_n1944#" 112 0 "VSSD" 312 38064,868 "a_n19172_n3204#" 312 38064,868
device msubckt nfet_03v3 -15772 -3204 -15771 -3203 l=56 w=312 "VSSD" "a_n19172_n3204#" 112 0 "a_n17696_n3204#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -16388 -3204 -16387 -3203 l=56 w=312 "VSSD" "Reset" 112 0 "VSSD" 312 38064,868 "a_n17696_n3204#" 312 38064,868
device msubckt nfet_03v3 -17752 -3204 -17751 -3203 l=56 w=312 "VSSD" "a_n23792_n2082#" 112 0 "a_n17882_n1944#" 312 38064,868 "a_n17696_n3204#" 312 38064,868
device msubckt nfet_03v3 -19228 -3204 -19227 -3203 l=56 w=312 "VSSD" "a_n23792_n2082#" 112 0 "a_n23910_n1944#" 312 38064,868 "a_n19172_n3204#" 312 38064,868
device msubckt nfet_03v3 -20352 -3204 -20351 -3203 l=56 w=312 "VSSD" "Reset" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -20968 -3204 -20967 -3203 l=56 w=312 "VSSD" "a_n23910_n1944#" 112 0 "VSSD" 312 38064,868 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q" 312 38064,868
device msubckt nfet_03v3 -21992 -3204 -21991 -3203 l=56 w=312 "VSSD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q" 112 0 "a_n23724_n3204#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -22608 -3204 -22607 -3203 l=56 w=312 "VSSD" "Set" 112 0 "VSSD" 312 38064,868 "a_n23724_n3204#" 312 38064,868
device msubckt nfet_03v3 -23780 -3204 -23779 -3203 l=56 w=312 "VSSD" "a_n23792_n2836#" 112 0 "a_n23910_n1944#" 312 38064,868 "a_n23724_n3204#" 312 38064,868
device msubckt nfet_03v3 -24796 -2972 -24795 -2971 l=56 w=312 "VSSD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.nQ" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -27312 -3108 -27311 -3107 l=56 w=312 "VSSD" "a_n29878_n1986#" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q" 312 38064,868 "a_n28602_n1950#" 312 38064,868
device msubckt nfet_03v3 -29866 -3108 -29865 -3107 l=56 w=312 "VSSD" "a_n29878_n2740#" 112 0 "VCM" 312 38064,868 "Bit_1" 312 38064,868
device msubckt nfet_03v3 -41304 -2970 -41303 -2969 l=56 w=312 "VSSD" "CK_1" 112 0 "a_n61878_n2740#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -42196 -2970 -42195 -2969 l=56 w=312 "VSSD" "a_n61878_n2740#" 112 0 "a_n61878_n1986#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -43096 -2972 -43095 -2971 l=56 w=312 "VSSD" "a_n61878_n1986#" 112 0 "a_n55792_n2836#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -43916 -2972 -43915 -2971 l=56 w=312 "VSSD" "a_n55792_n2836#" 112 0 "a_n55792_n2082#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -45160 -3204 -45159 -3203 l=56 w=312 "VSSD" "a_n55792_n2836#" 112 0 "a_n49882_n1944#" 312 38064,868 "vocp" 312 38064,868
device msubckt nfet_03v3 -46144 -3204 -46143 -3203 l=56 w=312 "VSSD" "Set" 112 0 "a_n51172_n3204#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -46760 -3204 -46759 -3203 l=56 w=312 "VSSD" "a_n49882_n1944#" 112 0 "VSSD" 312 38064,868 "a_n51172_n3204#" 312 38064,868
device msubckt nfet_03v3 -47772 -3204 -47771 -3203 l=56 w=312 "VSSD" "a_n51172_n3204#" 112 0 "a_n49696_n3204#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -48388 -3204 -48387 -3203 l=56 w=312 "VSSD" "Reset" 112 0 "VSSD" 312 38064,868 "a_n49696_n3204#" 312 38064,868
device msubckt nfet_03v3 -49752 -3204 -49751 -3203 l=56 w=312 "VSSD" "a_n55792_n2082#" 112 0 "a_n49882_n1944#" 312 38064,868 "a_n49696_n3204#" 312 38064,868
device msubckt nfet_03v3 -51228 -3204 -51227 -3203 l=56 w=312 "VSSD" "a_n55792_n2082#" 112 0 "a_n55910_n1944#" 312 38064,868 "a_n51172_n3204#" 312 38064,868
device msubckt nfet_03v3 -52352 -3204 -52351 -3203 l=56 w=312 "VSSD" "Reset" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -52968 -3204 -52967 -3203 l=56 w=312 "VSSD" "a_n55910_n1944#" 112 0 "VSSD" 312 38064,868 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q" 312 38064,868
device msubckt nfet_03v3 -53992 -3204 -53991 -3203 l=56 w=312 "VSSD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q" 112 0 "a_n55724_n3204#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -54608 -3204 -54607 -3203 l=56 w=312 "VSSD" "Set" 112 0 "VSSD" 312 38064,868 "a_n55724_n3204#" 312 38064,868
device msubckt nfet_03v3 -55780 -3204 -55779 -3203 l=56 w=312 "VSSD" "a_n55792_n2836#" 112 0 "a_n55910_n1944#" 312 38064,868 "a_n55724_n3204#" 312 38064,868
device msubckt nfet_03v3 -56796 -2972 -56795 -2971 l=56 w=312 "VSSD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.nQ" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -59312 -3108 -59311 -3107 l=56 w=312 "VSSD" "a_n61878_n1986#" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q" 312 38064,868 "a_n60602_n1950#" 312 38064,868
device msubckt nfet_03v3 -61866 -3108 -61865 -3107 l=56 w=312 "VSSD" "a_n61878_n2740#" 112 0 "VCM" 312 38064,868 "a_n61810_n3108#" 312 38064,868
device msubckt pfet_03v3 86696 -2270 86697 -2269 l=56 w=780 "VDDD" "a_15180_n28246#" 112 0 "a_66122_n2740#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 85804 -2270 85805 -2269 l=56 w=780 "VDDD" "a_66122_n2740#" 112 0 "a_66122_n1986#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 84904 -2272 84905 -2271 l=56 w=780 "VDDD" "a_66122_n1986#" 112 0 "a_72208_n2836#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 84084 -2272 84085 -2271 l=56 w=780 "VDDD" "a_72208_n2836#" 112 0 "a_72208_n2082#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 82840 -1944 82841 -1943 l=56 w=780 "VDDD" "a_72208_n2082#" 112 0 "a_78118_n1944#" 780 101400,1820 "vocp" 780 101400,1820
device msubckt pfet_03v3 81856 -1944 81857 -1943 l=56 w=780 "VDDD" "Set" 112 0 "a_81296_n1944#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 81240 -1944 81241 -1943 l=56 w=780 "VDDD" "a_78118_n1944#" 112 0 "a_76828_n3204#" 780 101400,1820 "a_81296_n1944#" 780 101400,1820
device msubckt pfet_03v3 80228 -1944 80229 -1943 l=56 w=780 "VDDD" "a_76828_n3204#" 112 0 "a_79668_n1944#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 79612 -1944 79613 -1943 l=56 w=780 "VDDD" "Reset" 112 0 "a_78304_n3204#" 780 101400,1820 "a_79668_n1944#" 780 101400,1820
device msubckt pfet_03v3 78248 -1944 78249 -1943 l=56 w=780 "VDDD" "a_72208_n2836#" 112 0 "a_78118_n1944#" 780 101400,1820 "a_78304_n3204#" 780 101400,1820
device msubckt pfet_03v3 76772 -1944 76773 -1943 l=56 w=780 "VDDD" "a_72208_n2836#" 112 0 "a_72090_n1944#" 780 101400,1820 "a_76828_n3204#" 780 101400,1820
device msubckt pfet_03v3 75648 -1944 75649 -1943 l=56 w=780 "VDDD" "Reset" 112 0 "a_75088_n1944#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 75032 -1944 75033 -1943 l=56 w=780 "VDDD" "a_72090_n1944#" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q" 780 101400,1820 "a_75088_n1944#" 780 101400,1820
device msubckt pfet_03v3 74008 -1944 74009 -1943 l=56 w=780 "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q" 112 0 "a_73448_n1944#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 73392 -1944 73393 -1943 l=56 w=780 "VDDD" "Set" 112 0 "a_72276_n3204#" 780 101400,1820 "a_73448_n1944#" 780 101400,1820
device msubckt pfet_03v3 72220 -1944 72221 -1943 l=56 w=780 "VDDD" "a_72208_n2082#" 112 0 "a_72090_n1944#" 780 101400,1820 "a_72276_n3204#" 780 101400,1820
device msubckt pfet_03v3 71204 -2272 71205 -2271 l=56 w=780 "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.nQ" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 69952 -1814 69953 -1813 l=220 w=780 "VDDD" "a_66122_n1986#" 440 0 "a_67398_n1950#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 68688 -1848 68689 -1847 l=56 w=780 "VDDD" "a_66122_n2740#" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q" 780 101400,1820 "a_67398_n1950#" 780 101400,1820
device msubckt pfet_03v3 67398 -1814 67399 -1813 l=220 w=780 "VDDD" "a_67398_n1950#" 440 0 "Bit_4" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 66134 -1848 66135 -1847 l=56 w=780 "VDDD" "a_66122_n1986#" 112 0 "VCM" 780 101400,1820 "Bit_4" 780 101400,1820
device msubckt pfet_03v3 54696 -2270 54697 -2269 l=56 w=780 "VDDD" "SAR_Asynchronous_top_0/SAR_Logic_0.CK4" 112 0 "a_34122_n2740#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 53804 -2270 53805 -2269 l=56 w=780 "VDDD" "a_34122_n2740#" 112 0 "a_34122_n1986#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 52904 -2272 52905 -2271 l=56 w=780 "VDDD" "a_34122_n1986#" 112 0 "a_40208_n2836#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 52084 -2272 52085 -2271 l=56 w=780 "VDDD" "a_40208_n2836#" 112 0 "a_40208_n2082#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 50840 -1944 50841 -1943 l=56 w=780 "VDDD" "a_40208_n2082#" 112 0 "a_46118_n1944#" 780 101400,1820 "vocp" 780 101400,1820
device msubckt pfet_03v3 49856 -1944 49857 -1943 l=56 w=780 "VDDD" "Set" 112 0 "a_49296_n1944#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 49240 -1944 49241 -1943 l=56 w=780 "VDDD" "a_46118_n1944#" 112 0 "a_44828_n3204#" 780 101400,1820 "a_49296_n1944#" 780 101400,1820
device msubckt pfet_03v3 48228 -1944 48229 -1943 l=56 w=780 "VDDD" "a_44828_n3204#" 112 0 "a_47668_n1944#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 47612 -1944 47613 -1943 l=56 w=780 "VDDD" "Reset" 112 0 "a_46304_n3204#" 780 101400,1820 "a_47668_n1944#" 780 101400,1820
device msubckt pfet_03v3 46248 -1944 46249 -1943 l=56 w=780 "VDDD" "a_40208_n2836#" 112 0 "a_46118_n1944#" 780 101400,1820 "a_46304_n3204#" 780 101400,1820
device msubckt pfet_03v3 44772 -1944 44773 -1943 l=56 w=780 "VDDD" "a_40208_n2836#" 112 0 "a_40090_n1944#" 780 101400,1820 "a_44828_n3204#" 780 101400,1820
device msubckt pfet_03v3 43648 -1944 43649 -1943 l=56 w=780 "VDDD" "Reset" 112 0 "a_43088_n1944#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 43032 -1944 43033 -1943 l=56 w=780 "VDDD" "a_40090_n1944#" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q" 780 101400,1820 "a_43088_n1944#" 780 101400,1820
device msubckt pfet_03v3 42008 -1944 42009 -1943 l=56 w=780 "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q" 112 0 "a_41448_n1944#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 41392 -1944 41393 -1943 l=56 w=780 "VDDD" "Set" 112 0 "a_40276_n3204#" 780 101400,1820 "a_41448_n1944#" 780 101400,1820
device msubckt pfet_03v3 40220 -1944 40221 -1943 l=56 w=780 "VDDD" "a_40208_n2082#" 112 0 "a_40090_n1944#" 780 101400,1820 "a_40276_n3204#" 780 101400,1820
device msubckt pfet_03v3 39204 -2272 39205 -2271 l=56 w=780 "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.nQ" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 37952 -1814 37953 -1813 l=220 w=780 "VDDD" "a_34122_n1986#" 440 0 "a_35398_n1950#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 36688 -1848 36689 -1847 l=56 w=780 "VDDD" "a_34122_n2740#" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q" 780 101400,1820 "a_35398_n1950#" 780 101400,1820
device msubckt pfet_03v3 35398 -1814 35399 -1813 l=220 w=780 "VDDD" "a_35398_n1950#" 440 0 "Bit_3" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 34134 -1848 34135 -1847 l=56 w=780 "VDDD" "a_34122_n1986#" 112 0 "VCM" 780 101400,1820 "Bit_3" 780 101400,1820
device msubckt pfet_03v3 22696 -2270 22697 -2269 l=56 w=780 "VDDD" "a_22686_n2406#" 112 0 "a_2122_n2740#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 21804 -2270 21805 -2269 l=56 w=780 "VDDD" "a_2122_n2740#" 112 0 "a_2122_n1986#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 20904 -2272 20905 -2271 l=56 w=780 "VDDD" "a_2122_n1986#" 112 0 "a_8208_n2836#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 20084 -2272 20085 -2271 l=56 w=780 "VDDD" "a_8208_n2836#" 112 0 "a_8208_n2082#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 18840 -1944 18841 -1943 l=56 w=780 "VDDD" "a_8208_n2082#" 112 0 "a_14118_n1944#" 780 101400,1820 "vocp" 780 101400,1820
device msubckt pfet_03v3 17856 -1944 17857 -1943 l=56 w=780 "VDDD" "Set" 112 0 "a_17296_n1944#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 17240 -1944 17241 -1943 l=56 w=780 "VDDD" "a_14118_n1944#" 112 0 "a_12828_n3204#" 780 101400,1820 "a_17296_n1944#" 780 101400,1820
device msubckt pfet_03v3 16228 -1944 16229 -1943 l=56 w=780 "VDDD" "a_12828_n3204#" 112 0 "a_15668_n1944#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 15612 -1944 15613 -1943 l=56 w=780 "VDDD" "Reset" 112 0 "a_14304_n3204#" 780 101400,1820 "a_15668_n1944#" 780 101400,1820
device msubckt pfet_03v3 14248 -1944 14249 -1943 l=56 w=780 "VDDD" "a_8208_n2836#" 112 0 "a_14118_n1944#" 780 101400,1820 "a_14304_n3204#" 780 101400,1820
device msubckt pfet_03v3 12772 -1944 12773 -1943 l=56 w=780 "VDDD" "a_8208_n2836#" 112 0 "a_8090_n1944#" 780 101400,1820 "a_12828_n3204#" 780 101400,1820
device msubckt pfet_03v3 11648 -1944 11649 -1943 l=56 w=780 "VDDD" "Reset" 112 0 "a_11088_n1944#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 11032 -1944 11033 -1943 l=56 w=780 "VDDD" "a_8090_n1944#" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q" 780 101400,1820 "a_11088_n1944#" 780 101400,1820
device msubckt pfet_03v3 10008 -1944 10009 -1943 l=56 w=780 "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q" 112 0 "a_9448_n1944#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 9392 -1944 9393 -1943 l=56 w=780 "VDDD" "Set" 112 0 "a_8276_n3204#" 780 101400,1820 "a_9448_n1944#" 780 101400,1820
device msubckt pfet_03v3 8220 -1944 8221 -1943 l=56 w=780 "VDDD" "a_8208_n2082#" 112 0 "a_8090_n1944#" 780 101400,1820 "a_8276_n3204#" 780 101400,1820
device msubckt pfet_03v3 7204 -2272 7205 -2271 l=56 w=780 "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.nQ" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 5952 -1814 5953 -1813 l=220 w=780 "VDDD" "a_2122_n1986#" 440 0 "a_3398_n1950#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 4688 -1848 4689 -1847 l=56 w=780 "VDDD" "a_2122_n2740#" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q" 780 101400,1820 "a_3398_n1950#" 780 101400,1820
device msubckt pfet_03v3 3398 -1814 3399 -1813 l=220 w=780 "VDDD" "a_3398_n1950#" 440 0 "Bit_2" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 2134 -1848 2135 -1847 l=56 w=780 "VDDD" "a_2122_n1986#" 112 0 "VCM" 780 101400,1820 "Bit_2" 780 101400,1820
device msubckt pfet_03v3 -9304 -2270 -9303 -2269 l=56 w=780 "VDDD" "a_n9314_n2406#" 112 0 "a_n29878_n2740#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 -10196 -2270 -10195 -2269 l=56 w=780 "VDDD" "a_n29878_n2740#" 112 0 "a_n29878_n1986#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 -11096 -2272 -11095 -2271 l=56 w=780 "VDDD" "a_n29878_n1986#" 112 0 "a_n23792_n2836#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 -11916 -2272 -11915 -2271 l=56 w=780 "VDDD" "a_n23792_n2836#" 112 0 "a_n23792_n2082#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 -13160 -1944 -13159 -1943 l=56 w=780 "VDDD" "a_n23792_n2082#" 112 0 "a_n17882_n1944#" 780 101400,1820 "vocp" 780 101400,1820
device msubckt pfet_03v3 -14144 -1944 -14143 -1943 l=56 w=780 "VDDD" "Set" 112 0 "a_n14704_n1944#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 -14760 -1944 -14759 -1943 l=56 w=780 "VDDD" "a_n17882_n1944#" 112 0 "a_n19172_n3204#" 780 101400,1820 "a_n14704_n1944#" 780 101400,1820
device msubckt pfet_03v3 -15772 -1944 -15771 -1943 l=56 w=780 "VDDD" "a_n19172_n3204#" 112 0 "a_n16332_n1944#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 -16388 -1944 -16387 -1943 l=56 w=780 "VDDD" "Reset" 112 0 "a_n17696_n3204#" 780 101400,1820 "a_n16332_n1944#" 780 101400,1820
device msubckt pfet_03v3 -17752 -1944 -17751 -1943 l=56 w=780 "VDDD" "a_n23792_n2836#" 112 0 "a_n17882_n1944#" 780 101400,1820 "a_n17696_n3204#" 780 101400,1820
device msubckt pfet_03v3 -19228 -1944 -19227 -1943 l=56 w=780 "VDDD" "a_n23792_n2836#" 112 0 "a_n23910_n1944#" 780 101400,1820 "a_n19172_n3204#" 780 101400,1820
device msubckt pfet_03v3 -20352 -1944 -20351 -1943 l=56 w=780 "VDDD" "Reset" 112 0 "a_n20912_n1944#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 -20968 -1944 -20967 -1943 l=56 w=780 "VDDD" "a_n23910_n1944#" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q" 780 101400,1820 "a_n20912_n1944#" 780 101400,1820
device msubckt pfet_03v3 -21992 -1944 -21991 -1943 l=56 w=780 "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q" 112 0 "a_n22552_n1944#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 -22608 -1944 -22607 -1943 l=56 w=780 "VDDD" "Set" 112 0 "a_n23724_n3204#" 780 101400,1820 "a_n22552_n1944#" 780 101400,1820
device msubckt pfet_03v3 -23780 -1944 -23779 -1943 l=56 w=780 "VDDD" "a_n23792_n2082#" 112 0 "a_n23910_n1944#" 780 101400,1820 "a_n23724_n3204#" 780 101400,1820
device msubckt pfet_03v3 -24796 -2272 -24795 -2271 l=56 w=780 "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.nQ" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 -26048 -1814 -26047 -1813 l=220 w=780 "VDDD" "a_n29878_n1986#" 440 0 "a_n28602_n1950#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 -27312 -1848 -27311 -1847 l=56 w=780 "VDDD" "a_n29878_n2740#" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q" 780 101400,1820 "a_n28602_n1950#" 780 101400,1820
device msubckt pfet_03v3 -28602 -1814 -28601 -1813 l=220 w=780 "VDDD" "a_n28602_n1950#" 440 0 "Bit_1" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 -29866 -1848 -29865 -1847 l=56 w=780 "VDDD" "a_n29878_n1986#" 112 0 "VCM" 780 101400,1820 "Bit_1" 780 101400,1820
device msubckt pfet_03v3 -41304 -2270 -41303 -2269 l=56 w=780 "VDDD" "CK_1" 112 0 "a_n61878_n2740#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 -42196 -2270 -42195 -2269 l=56 w=780 "VDDD" "a_n61878_n2740#" 112 0 "a_n61878_n1986#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 -43096 -2272 -43095 -2271 l=56 w=780 "VDDD" "a_n61878_n1986#" 112 0 "a_n55792_n2836#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 -43916 -2272 -43915 -2271 l=56 w=780 "VDDD" "a_n55792_n2836#" 112 0 "a_n55792_n2082#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 -45160 -1944 -45159 -1943 l=56 w=780 "VDDD" "a_n55792_n2082#" 112 0 "a_n49882_n1944#" 780 101400,1820 "vocp" 780 101400,1820
device msubckt pfet_03v3 -46144 -1944 -46143 -1943 l=56 w=780 "VDDD" "Set" 112 0 "a_n46704_n1944#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 -46760 -1944 -46759 -1943 l=56 w=780 "VDDD" "a_n49882_n1944#" 112 0 "a_n51172_n3204#" 780 101400,1820 "a_n46704_n1944#" 780 101400,1820
device msubckt pfet_03v3 -47772 -1944 -47771 -1943 l=56 w=780 "VDDD" "a_n51172_n3204#" 112 0 "a_n48332_n1944#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 -48388 -1944 -48387 -1943 l=56 w=780 "VDDD" "Reset" 112 0 "a_n49696_n3204#" 780 101400,1820 "a_n48332_n1944#" 780 101400,1820
device msubckt pfet_03v3 -49752 -1944 -49751 -1943 l=56 w=780 "VDDD" "a_n55792_n2836#" 112 0 "a_n49882_n1944#" 780 101400,1820 "a_n49696_n3204#" 780 101400,1820
device msubckt pfet_03v3 -51228 -1944 -51227 -1943 l=56 w=780 "VDDD" "a_n55792_n2836#" 112 0 "a_n55910_n1944#" 780 101400,1820 "a_n51172_n3204#" 780 101400,1820
device msubckt pfet_03v3 -52352 -1944 -52351 -1943 l=56 w=780 "VDDD" "Reset" 112 0 "a_n52912_n1944#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 -52968 -1944 -52967 -1943 l=56 w=780 "VDDD" "a_n55910_n1944#" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q" 780 101400,1820 "a_n52912_n1944#" 780 101400,1820
device msubckt pfet_03v3 -53992 -1944 -53991 -1943 l=56 w=780 "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q" 112 0 "a_n54552_n1944#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 -54608 -1944 -54607 -1943 l=56 w=780 "VDDD" "Set" 112 0 "a_n55724_n3204#" 780 101400,1820 "a_n54552_n1944#" 780 101400,1820
device msubckt pfet_03v3 -55780 -1944 -55779 -1943 l=56 w=780 "VDDD" "a_n55792_n2082#" 112 0 "a_n55910_n1944#" 780 101400,1820 "a_n55724_n3204#" 780 101400,1820
device msubckt pfet_03v3 -56796 -2272 -56795 -2271 l=56 w=780 "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.nQ" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 -58048 -1814 -58047 -1813 l=220 w=780 "VDDD" "a_n61878_n1986#" 440 0 "a_n60602_n1950#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 -59312 -1848 -59311 -1847 l=56 w=780 "VDDD" "a_n61878_n2740#" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q" 780 101400,1820 "a_n60602_n1950#" 780 101400,1820
device msubckt pfet_03v3 -60602 -1814 -60601 -1813 l=220 w=780 "VDDD" "a_n60602_n1950#" 440 0 "a_n61810_n3108#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 -61866 -1848 -61865 -1847 l=56 w=780 "VDDD" "a_n61878_n1986#" 112 0 "VCM" 780 101400,1820 "a_n61810_n3108#" 780 101400,1820
device msubckt nfet_03v3 86620 6630 86621 6631 l=220 w=312 "VSSD" "a_84438_6650#" 440 0 "Bit_5" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 85448 6650 85449 6651 l=56 w=312 "VSSD" "a_68388_11030#" 112 0 "a_84438_6650#" 312 38064,868 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q" 312 38064,868
device msubckt nfet_03v3 84218 6650 84219 6651 l=220 w=312 "VSSD" "a_67496_11030#" 440 0 "VSSD" 312 38064,868 "a_84438_6650#" 312 38064,868
device msubckt nfet_03v3 82804 6920 82805 6921 l=56 w=312 "VSSD" "clks" 112 0 "a_70108_7056#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 81984 6920 81985 6921 l=56 w=312 "VSSD" "a_70108_7056#" 112 0 "a_70108_7810#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 80740 6688 80741 6689 l=56 w=312 "VSSD" "a_70108_7056#" 112 0 "a_76018_7948#" 312 38064,868 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q" 312 38064,868
device msubckt nfet_03v3 79756 6688 79757 6689 l=56 w=312 "VSSD" "Set" 112 0 "a_74728_6688#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 79140 6688 79141 6689 l=56 w=312 "VSSD" "a_76018_7948#" 112 0 "VSSD" 312 38064,868 "a_74728_6688#" 312 38064,868
device msubckt nfet_03v3 78128 6688 78129 6689 l=56 w=312 "VSSD" "a_74728_6688#" 112 0 "a_76204_6688#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 77512 6688 77513 6689 l=56 w=312 "VSSD" "Reset" 112 0 "VSSD" 312 38064,868 "a_76204_6688#" 312 38064,868
device msubckt nfet_03v3 76148 6688 76149 6689 l=56 w=312 "VSSD" "a_70108_7810#" 112 0 "a_76018_7948#" 312 38064,868 "a_76204_6688#" 312 38064,868
device msubckt nfet_03v3 74672 6688 74673 6689 l=56 w=312 "VSSD" "a_70108_7810#" 112 0 "a_69990_7948#" 312 38064,868 "a_74728_6688#" 312 38064,868
device msubckt nfet_03v3 73548 6688 73549 6689 l=56 w=312 "VSSD" "Reset" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 72932 6688 72933 6689 l=56 w=312 "VSSD" "a_69990_7948#" 112 0 "VSSD" 312 38064,868 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q" 312 38064,868
device msubckt nfet_03v3 71908 6688 71909 6689 l=56 w=312 "VSSD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q" 112 0 "a_70176_6688#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 71292 6688 71293 6689 l=56 w=312 "VSSD" "Set" 112 0 "VSSD" 312 38064,868 "a_70176_6688#" 312 38064,868
device msubckt nfet_03v3 70120 6688 70121 6689 l=56 w=312 "VSSD" "a_70108_7056#" 112 0 "a_69990_7948#" 312 38064,868 "a_70176_6688#" 312 38064,868
device msubckt nfet_03v3 69104 6920 69105 6921 l=56 w=312 "VSSD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.nQ" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 54620 6630 54621 6631 l=220 w=312 "VSSD" "a_52438_6650#" 440 0 "Bit_6" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 53448 6650 53449 6651 l=56 w=312 "VSSD" "a_36388_11030#" 112 0 "a_52438_6650#" 312 38064,868 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q" 312 38064,868
device msubckt nfet_03v3 52218 6650 52219 6651 l=220 w=312 "VSSD" "a_35496_11030#" 440 0 "VSSD" 312 38064,868 "a_52438_6650#" 312 38064,868
device msubckt nfet_03v3 50804 6920 50805 6921 l=56 w=312 "VSSD" "clks" 112 0 "a_38108_7056#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 49984 6920 49985 6921 l=56 w=312 "VSSD" "a_38108_7056#" 112 0 "a_38108_7810#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 48740 6688 48741 6689 l=56 w=312 "VSSD" "a_38108_7056#" 112 0 "a_44018_7948#" 312 38064,868 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q" 312 38064,868
device msubckt nfet_03v3 47756 6688 47757 6689 l=56 w=312 "VSSD" "Set" 112 0 "a_42728_6688#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 47140 6688 47141 6689 l=56 w=312 "VSSD" "a_44018_7948#" 112 0 "VSSD" 312 38064,868 "a_42728_6688#" 312 38064,868
device msubckt nfet_03v3 46128 6688 46129 6689 l=56 w=312 "VSSD" "a_42728_6688#" 112 0 "a_44204_6688#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 45512 6688 45513 6689 l=56 w=312 "VSSD" "Reset" 112 0 "VSSD" 312 38064,868 "a_44204_6688#" 312 38064,868
device msubckt nfet_03v3 44148 6688 44149 6689 l=56 w=312 "VSSD" "a_38108_7810#" 112 0 "a_44018_7948#" 312 38064,868 "a_44204_6688#" 312 38064,868
device msubckt nfet_03v3 42672 6688 42673 6689 l=56 w=312 "VSSD" "a_38108_7810#" 112 0 "a_37990_7948#" 312 38064,868 "a_42728_6688#" 312 38064,868
device msubckt nfet_03v3 41548 6688 41549 6689 l=56 w=312 "VSSD" "Reset" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 40932 6688 40933 6689 l=56 w=312 "VSSD" "a_37990_7948#" 112 0 "VSSD" 312 38064,868 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q" 312 38064,868
device msubckt nfet_03v3 39908 6688 39909 6689 l=56 w=312 "VSSD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q" 112 0 "a_38176_6688#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 39292 6688 39293 6689 l=56 w=312 "VSSD" "Set" 112 0 "VSSD" 312 38064,868 "a_38176_6688#" 312 38064,868
device msubckt nfet_03v3 38120 6688 38121 6689 l=56 w=312 "VSSD" "a_38108_7056#" 112 0 "a_37990_7948#" 312 38064,868 "a_38176_6688#" 312 38064,868
device msubckt nfet_03v3 37104 6920 37105 6921 l=56 w=312 "VSSD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.nQ" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 22620 6630 22621 6631 l=220 w=312 "VSSD" "a_20438_6650#" 440 0 "Bit_7" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 21448 6650 21449 6651 l=56 w=312 "VSSD" "a_4388_11030#" 112 0 "a_20438_6650#" 312 38064,868 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q" 312 38064,868
device msubckt nfet_03v3 20218 6650 20219 6651 l=220 w=312 "VSSD" "a_3496_11030#" 440 0 "VSSD" 312 38064,868 "a_20438_6650#" 312 38064,868
device msubckt nfet_03v3 18804 6920 18805 6921 l=56 w=312 "VSSD" "clks" 112 0 "a_6108_7056#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 17984 6920 17985 6921 l=56 w=312 "VSSD" "a_6108_7056#" 112 0 "a_6108_7810#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 16740 6688 16741 6689 l=56 w=312 "VSSD" "a_6108_7056#" 112 0 "a_12018_7948#" 312 38064,868 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q" 312 38064,868
device msubckt nfet_03v3 15756 6688 15757 6689 l=56 w=312 "VSSD" "Set" 112 0 "a_10728_6688#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 15140 6688 15141 6689 l=56 w=312 "VSSD" "a_12018_7948#" 112 0 "VSSD" 312 38064,868 "a_10728_6688#" 312 38064,868
device msubckt nfet_03v3 14128 6688 14129 6689 l=56 w=312 "VSSD" "a_10728_6688#" 112 0 "a_12204_6688#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 13512 6688 13513 6689 l=56 w=312 "VSSD" "Reset" 112 0 "VSSD" 312 38064,868 "a_12204_6688#" 312 38064,868
device msubckt nfet_03v3 12148 6688 12149 6689 l=56 w=312 "VSSD" "a_6108_7810#" 112 0 "a_12018_7948#" 312 38064,868 "a_12204_6688#" 312 38064,868
device msubckt nfet_03v3 10672 6688 10673 6689 l=56 w=312 "VSSD" "a_6108_7810#" 112 0 "a_5990_7948#" 312 38064,868 "a_10728_6688#" 312 38064,868
device msubckt nfet_03v3 9548 6688 9549 6689 l=56 w=312 "VSSD" "Reset" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 8932 6688 8933 6689 l=56 w=312 "VSSD" "a_5990_7948#" 112 0 "VSSD" 312 38064,868 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q" 312 38064,868
device msubckt nfet_03v3 7908 6688 7909 6689 l=56 w=312 "VSSD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q" 112 0 "a_6176_6688#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 7292 6688 7293 6689 l=56 w=312 "VSSD" "Set" 112 0 "VSSD" 312 38064,868 "a_6176_6688#" 312 38064,868
device msubckt nfet_03v3 6120 6688 6121 6689 l=56 w=312 "VSSD" "a_6108_7056#" 112 0 "a_5990_7948#" 312 38064,868 "a_6176_6688#" 312 38064,868
device msubckt nfet_03v3 5104 6920 5105 6921 l=56 w=312 "VSSD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.nQ" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -9380 6630 -9379 6631 l=220 w=312 "VSSD" "a_n11562_6650#" 440 0 "Bit_8" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -10552 6650 -10551 6651 l=56 w=312 "VSSD" "a_n27612_11030#" 112 0 "a_n11562_6650#" 312 38064,868 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q" 312 38064,868
device msubckt nfet_03v3 -11782 6650 -11781 6651 l=220 w=312 "VSSD" "a_n28504_11030#" 440 0 "VSSD" 312 38064,868 "a_n11562_6650#" 312 38064,868
device msubckt nfet_03v3 -13196 6920 -13195 6921 l=56 w=312 "VSSD" "clks" 112 0 "a_n25892_7056#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -14016 6920 -14015 6921 l=56 w=312 "VSSD" "a_n25892_7056#" 112 0 "a_n25892_7810#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -15260 6688 -15259 6689 l=56 w=312 "VSSD" "a_n25892_7056#" 112 0 "a_n19982_7948#" 312 38064,868 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q" 312 38064,868
device msubckt nfet_03v3 -16244 6688 -16243 6689 l=56 w=312 "VSSD" "Set" 112 0 "a_n21272_6688#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -16860 6688 -16859 6689 l=56 w=312 "VSSD" "a_n19982_7948#" 112 0 "VSSD" 312 38064,868 "a_n21272_6688#" 312 38064,868
device msubckt nfet_03v3 -17872 6688 -17871 6689 l=56 w=312 "VSSD" "a_n21272_6688#" 112 0 "a_n19796_6688#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -18488 6688 -18487 6689 l=56 w=312 "VSSD" "Reset" 112 0 "VSSD" 312 38064,868 "a_n19796_6688#" 312 38064,868
device msubckt nfet_03v3 -19852 6688 -19851 6689 l=56 w=312 "VSSD" "a_n25892_7810#" 112 0 "a_n19982_7948#" 312 38064,868 "a_n19796_6688#" 312 38064,868
device msubckt nfet_03v3 -21328 6688 -21327 6689 l=56 w=312 "VSSD" "a_n25892_7810#" 112 0 "a_n26010_7948#" 312 38064,868 "a_n21272_6688#" 312 38064,868
device msubckt nfet_03v3 -22452 6688 -22451 6689 l=56 w=312 "VSSD" "Reset" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -23068 6688 -23067 6689 l=56 w=312 "VSSD" "a_n26010_7948#" 112 0 "VSSD" 312 38064,868 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q" 312 38064,868
device msubckt nfet_03v3 -24092 6688 -24091 6689 l=56 w=312 "VSSD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q" 112 0 "a_n25824_6688#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -24708 6688 -24707 6689 l=56 w=312 "VSSD" "Set" 112 0 "VSSD" 312 38064,868 "a_n25824_6688#" 312 38064,868
device msubckt nfet_03v3 -25880 6688 -25879 6689 l=56 w=312 "VSSD" "a_n25892_7056#" 112 0 "a_n26010_7948#" 312 38064,868 "a_n25824_6688#" 312 38064,868
device msubckt nfet_03v3 -26896 6920 -26895 6921 l=56 w=312 "VSSD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.nQ" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -41380 6630 -41379 6631 l=220 w=312 "VSSD" "a_n43562_6650#" 440 0 "Bit_9" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -42552 6650 -42551 6651 l=56 w=312 "VSSD" "a_n59612_11030#" 112 0 "a_n43562_6650#" 312 38064,868 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q" 312 38064,868
device msubckt nfet_03v3 -43782 6650 -43781 6651 l=220 w=312 "VSSD" "a_n60504_11030#" 440 0 "VSSD" 312 38064,868 "a_n43562_6650#" 312 38064,868
device msubckt nfet_03v3 -45196 6920 -45195 6921 l=56 w=312 "VSSD" "clks" 112 0 "a_n57892_7056#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -46016 6920 -46015 6921 l=56 w=312 "VSSD" "a_n57892_7056#" 112 0 "a_n57892_7810#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -47260 6688 -47259 6689 l=56 w=312 "VSSD" "a_n57892_7056#" 112 0 "a_n51982_7948#" 312 38064,868 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q" 312 38064,868
device msubckt nfet_03v3 -48244 6688 -48243 6689 l=56 w=312 "VSSD" "Set" 112 0 "a_n53272_6688#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -48860 6688 -48859 6689 l=56 w=312 "VSSD" "a_n51982_7948#" 112 0 "VSSD" 312 38064,868 "a_n53272_6688#" 312 38064,868
device msubckt nfet_03v3 -49872 6688 -49871 6689 l=56 w=312 "VSSD" "a_n53272_6688#" 112 0 "a_n51796_6688#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -50488 6688 -50487 6689 l=56 w=312 "VSSD" "Reset" 112 0 "VSSD" 312 38064,868 "a_n51796_6688#" 312 38064,868
device msubckt nfet_03v3 -51852 6688 -51851 6689 l=56 w=312 "VSSD" "a_n57892_7810#" 112 0 "a_n51982_7948#" 312 38064,868 "a_n51796_6688#" 312 38064,868
device msubckt nfet_03v3 -53328 6688 -53327 6689 l=56 w=312 "VSSD" "a_n57892_7810#" 112 0 "a_n58010_7948#" 312 38064,868 "a_n53272_6688#" 312 38064,868
device msubckt nfet_03v3 -54452 6688 -54451 6689 l=56 w=312 "VSSD" "Reset" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -55068 6688 -55067 6689 l=56 w=312 "VSSD" "a_n58010_7948#" 112 0 "VSSD" 312 38064,868 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q" 312 38064,868
device msubckt nfet_03v3 -56092 6688 -56091 6689 l=56 w=312 "VSSD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q" 112 0 "a_n57824_6688#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -56708 6688 -56707 6689 l=56 w=312 "VSSD" "Set" 112 0 "VSSD" 312 38064,868 "a_n57824_6688#" 312 38064,868
device msubckt nfet_03v3 -57880 6688 -57879 6689 l=56 w=312 "VSSD" "a_n57892_7056#" 112 0 "a_n58010_7948#" 312 38064,868 "a_n57824_6688#" 312 38064,868
device msubckt nfet_03v3 -58896 6920 -58895 6921 l=56 w=312 "VSSD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.nQ" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -73380 6630 -73379 6631 l=220 w=312 "VSSD" "a_n75562_6650#" 440 0 "Bit_10" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -74552 6650 -74551 6651 l=56 w=312 "VSSD" "a_n91612_11030#" 112 0 "a_n75562_6650#" 312 38064,868 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q" 312 38064,868
device msubckt nfet_03v3 -75782 6650 -75781 6651 l=220 w=312 "VSSD" "a_n92504_11030#" 440 0 "VSSD" 312 38064,868 "a_n75562_6650#" 312 38064,868
device msubckt nfet_03v3 -77196 6920 -77195 6921 l=56 w=312 "VSSD" "clks" 112 0 "a_n89892_7056#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -78016 6920 -78015 6921 l=56 w=312 "VSSD" "a_n89892_7056#" 112 0 "a_n89892_7810#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -79260 6688 -79259 6689 l=56 w=312 "VSSD" "a_n89892_7056#" 112 0 "a_n83982_7948#" 312 38064,868 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q" 312 38064,868
device msubckt nfet_03v3 -80244 6688 -80243 6689 l=56 w=312 "VSSD" "Set" 112 0 "a_n85272_6688#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -80860 6688 -80859 6689 l=56 w=312 "VSSD" "a_n83982_7948#" 112 0 "VSSD" 312 38064,868 "a_n85272_6688#" 312 38064,868
device msubckt nfet_03v3 -81872 6688 -81871 6689 l=56 w=312 "VSSD" "a_n85272_6688#" 112 0 "a_n83796_6688#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -82488 6688 -82487 6689 l=56 w=312 "VSSD" "Reset" 112 0 "VSSD" 312 38064,868 "a_n83796_6688#" 312 38064,868
device msubckt nfet_03v3 -83852 6688 -83851 6689 l=56 w=312 "VSSD" "a_n89892_7810#" 112 0 "a_n83982_7948#" 312 38064,868 "a_n83796_6688#" 312 38064,868
device msubckt nfet_03v3 -85328 6688 -85327 6689 l=56 w=312 "VSSD" "a_n89892_7810#" 112 0 "a_n90010_7948#" 312 38064,868 "a_n85272_6688#" 312 38064,868
device msubckt nfet_03v3 -86452 6688 -86451 6689 l=56 w=312 "VSSD" "Reset" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -87068 6688 -87067 6689 l=56 w=312 "VSSD" "a_n90010_7948#" 112 0 "VSSD" 312 38064,868 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q" 312 38064,868
device msubckt nfet_03v3 -88092 6688 -88091 6689 l=56 w=312 "VSSD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q" 112 0 "a_n89824_6688#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -88708 6688 -88707 6689 l=56 w=312 "VSSD" "Set" 112 0 "VSSD" 312 38064,868 "a_n89824_6688#" 312 38064,868
device msubckt nfet_03v3 -89880 6688 -89879 6689 l=56 w=312 "VSSD" "a_n89892_7056#" 112 0 "a_n90010_7948#" 312 38064,868 "a_n89824_6688#" 312 38064,868
device msubckt nfet_03v3 -90896 6920 -90895 6921 l=56 w=312 "VSSD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.nQ" 312 38064,868 "VSSD" 312 38064,868
device msubckt pfet_03v3 85448 7910 85449 7911 l=56 w=780 "VDDD" "a_67496_11030#" 112 0 "a_84438_6650#" 780 101400,1820 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q" 780 101400,1820
device msubckt pfet_03v3 82804 7620 82805 7621 l=56 w=780 "VDDD" "clks" 112 0 "a_70108_7056#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 81984 7620 81985 7621 l=56 w=780 "VDDD" "a_70108_7056#" 112 0 "a_70108_7810#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 80740 7948 80741 7949 l=56 w=780 "VDDD" "a_70108_7810#" 112 0 "a_76018_7948#" 780 101400,1820 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q" 780 101400,1820
device msubckt pfet_03v3 79756 7948 79757 7949 l=56 w=780 "VDDD" "Set" 112 0 "a_79196_7948#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 79140 7948 79141 7949 l=56 w=780 "VDDD" "a_76018_7948#" 112 0 "a_74728_6688#" 780 101400,1820 "a_79196_7948#" 780 101400,1820
device msubckt pfet_03v3 78128 7948 78129 7949 l=56 w=780 "VDDD" "a_74728_6688#" 112 0 "a_77568_7948#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 77512 7948 77513 7949 l=56 w=780 "VDDD" "Reset" 112 0 "a_76204_6688#" 780 101400,1820 "a_77568_7948#" 780 101400,1820
device msubckt pfet_03v3 76148 7948 76149 7949 l=56 w=780 "VDDD" "a_70108_7056#" 112 0 "a_76018_7948#" 780 101400,1820 "a_76204_6688#" 780 101400,1820
device msubckt pfet_03v3 74672 7948 74673 7949 l=56 w=780 "VDDD" "a_70108_7056#" 112 0 "a_69990_7948#" 780 101400,1820 "a_74728_6688#" 780 101400,1820
device msubckt pfet_03v3 73548 7948 73549 7949 l=56 w=780 "VDDD" "Reset" 112 0 "a_72988_7948#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 72932 7948 72933 7949 l=56 w=780 "VDDD" "a_69990_7948#" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q" 780 101400,1820 "a_72988_7948#" 780 101400,1820
device msubckt pfet_03v3 71908 7948 71909 7949 l=56 w=780 "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q" 112 0 "a_71348_7948#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 71292 7948 71293 7949 l=56 w=780 "VDDD" "Set" 112 0 "a_70176_6688#" 780 101400,1820 "a_71348_7948#" 780 101400,1820
device msubckt pfet_03v3 70120 7948 70121 7949 l=56 w=780 "VDDD" "a_70108_7810#" 112 0 "a_69990_7948#" 780 101400,1820 "a_70176_6688#" 780 101400,1820
device msubckt pfet_03v3 69104 7620 69105 7621 l=56 w=780 "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.nQ" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 53448 7910 53449 7911 l=56 w=780 "VDDD" "a_35496_11030#" 112 0 "a_52438_6650#" 780 101400,1820 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q" 780 101400,1820
device msubckt pfet_03v3 50804 7620 50805 7621 l=56 w=780 "VDDD" "clks" 112 0 "a_38108_7056#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 49984 7620 49985 7621 l=56 w=780 "VDDD" "a_38108_7056#" 112 0 "a_38108_7810#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 48740 7948 48741 7949 l=56 w=780 "VDDD" "a_38108_7810#" 112 0 "a_44018_7948#" 780 101400,1820 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q" 780 101400,1820
device msubckt pfet_03v3 47756 7948 47757 7949 l=56 w=780 "VDDD" "Set" 112 0 "a_47196_7948#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 47140 7948 47141 7949 l=56 w=780 "VDDD" "a_44018_7948#" 112 0 "a_42728_6688#" 780 101400,1820 "a_47196_7948#" 780 101400,1820
device msubckt pfet_03v3 46128 7948 46129 7949 l=56 w=780 "VDDD" "a_42728_6688#" 112 0 "a_45568_7948#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 45512 7948 45513 7949 l=56 w=780 "VDDD" "Reset" 112 0 "a_44204_6688#" 780 101400,1820 "a_45568_7948#" 780 101400,1820
device msubckt pfet_03v3 44148 7948 44149 7949 l=56 w=780 "VDDD" "a_38108_7056#" 112 0 "a_44018_7948#" 780 101400,1820 "a_44204_6688#" 780 101400,1820
device msubckt pfet_03v3 42672 7948 42673 7949 l=56 w=780 "VDDD" "a_38108_7056#" 112 0 "a_37990_7948#" 780 101400,1820 "a_42728_6688#" 780 101400,1820
device msubckt pfet_03v3 41548 7948 41549 7949 l=56 w=780 "VDDD" "Reset" 112 0 "a_40988_7948#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 40932 7948 40933 7949 l=56 w=780 "VDDD" "a_37990_7948#" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q" 780 101400,1820 "a_40988_7948#" 780 101400,1820
device msubckt pfet_03v3 39908 7948 39909 7949 l=56 w=780 "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q" 112 0 "a_39348_7948#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 39292 7948 39293 7949 l=56 w=780 "VDDD" "Set" 112 0 "a_38176_6688#" 780 101400,1820 "a_39348_7948#" 780 101400,1820
device msubckt pfet_03v3 38120 7948 38121 7949 l=56 w=780 "VDDD" "a_38108_7810#" 112 0 "a_37990_7948#" 780 101400,1820 "a_38176_6688#" 780 101400,1820
device msubckt pfet_03v3 37104 7620 37105 7621 l=56 w=780 "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.nQ" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 21448 7910 21449 7911 l=56 w=780 "VDDD" "a_3496_11030#" 112 0 "a_20438_6650#" 780 101400,1820 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q" 780 101400,1820
device msubckt pfet_03v3 18804 7620 18805 7621 l=56 w=780 "VDDD" "clks" 112 0 "a_6108_7056#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 17984 7620 17985 7621 l=56 w=780 "VDDD" "a_6108_7056#" 112 0 "a_6108_7810#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 16740 7948 16741 7949 l=56 w=780 "VDDD" "a_6108_7810#" 112 0 "a_12018_7948#" 780 101400,1820 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q" 780 101400,1820
device msubckt pfet_03v3 15756 7948 15757 7949 l=56 w=780 "VDDD" "Set" 112 0 "a_15196_7948#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 15140 7948 15141 7949 l=56 w=780 "VDDD" "a_12018_7948#" 112 0 "a_10728_6688#" 780 101400,1820 "a_15196_7948#" 780 101400,1820
device msubckt pfet_03v3 14128 7948 14129 7949 l=56 w=780 "VDDD" "a_10728_6688#" 112 0 "a_13568_7948#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 13512 7948 13513 7949 l=56 w=780 "VDDD" "Reset" 112 0 "a_12204_6688#" 780 101400,1820 "a_13568_7948#" 780 101400,1820
device msubckt pfet_03v3 12148 7948 12149 7949 l=56 w=780 "VDDD" "a_6108_7056#" 112 0 "a_12018_7948#" 780 101400,1820 "a_12204_6688#" 780 101400,1820
device msubckt pfet_03v3 10672 7948 10673 7949 l=56 w=780 "VDDD" "a_6108_7056#" 112 0 "a_5990_7948#" 780 101400,1820 "a_10728_6688#" 780 101400,1820
device msubckt pfet_03v3 9548 7948 9549 7949 l=56 w=780 "VDDD" "Reset" 112 0 "a_8988_7948#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 8932 7948 8933 7949 l=56 w=780 "VDDD" "a_5990_7948#" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q" 780 101400,1820 "a_8988_7948#" 780 101400,1820
device msubckt pfet_03v3 7908 7948 7909 7949 l=56 w=780 "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q" 112 0 "a_7348_7948#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 7292 7948 7293 7949 l=56 w=780 "VDDD" "Set" 112 0 "a_6176_6688#" 780 101400,1820 "a_7348_7948#" 780 101400,1820
device msubckt pfet_03v3 6120 7948 6121 7949 l=56 w=780 "VDDD" "a_6108_7810#" 112 0 "a_5990_7948#" 780 101400,1820 "a_6176_6688#" 780 101400,1820
device msubckt pfet_03v3 5104 7620 5105 7621 l=56 w=780 "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.nQ" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 -10552 7910 -10551 7911 l=56 w=780 "VDDD" "a_n28504_11030#" 112 0 "a_n11562_6650#" 780 101400,1820 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q" 780 101400,1820
device msubckt pfet_03v3 -13196 7620 -13195 7621 l=56 w=780 "VDDD" "clks" 112 0 "a_n25892_7056#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 -14016 7620 -14015 7621 l=56 w=780 "VDDD" "a_n25892_7056#" 112 0 "a_n25892_7810#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 -15260 7948 -15259 7949 l=56 w=780 "VDDD" "a_n25892_7810#" 112 0 "a_n19982_7948#" 780 101400,1820 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q" 780 101400,1820
device msubckt pfet_03v3 -16244 7948 -16243 7949 l=56 w=780 "VDDD" "Set" 112 0 "a_n16804_7948#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 -16860 7948 -16859 7949 l=56 w=780 "VDDD" "a_n19982_7948#" 112 0 "a_n21272_6688#" 780 101400,1820 "a_n16804_7948#" 780 101400,1820
device msubckt pfet_03v3 -17872 7948 -17871 7949 l=56 w=780 "VDDD" "a_n21272_6688#" 112 0 "a_n18432_7948#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 -18488 7948 -18487 7949 l=56 w=780 "VDDD" "Reset" 112 0 "a_n19796_6688#" 780 101400,1820 "a_n18432_7948#" 780 101400,1820
device msubckt pfet_03v3 -19852 7948 -19851 7949 l=56 w=780 "VDDD" "a_n25892_7056#" 112 0 "a_n19982_7948#" 780 101400,1820 "a_n19796_6688#" 780 101400,1820
device msubckt pfet_03v3 -21328 7948 -21327 7949 l=56 w=780 "VDDD" "a_n25892_7056#" 112 0 "a_n26010_7948#" 780 101400,1820 "a_n21272_6688#" 780 101400,1820
device msubckt pfet_03v3 -22452 7948 -22451 7949 l=56 w=780 "VDDD" "Reset" 112 0 "a_n23012_7948#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 -23068 7948 -23067 7949 l=56 w=780 "VDDD" "a_n26010_7948#" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q" 780 101400,1820 "a_n23012_7948#" 780 101400,1820
device msubckt pfet_03v3 -24092 7948 -24091 7949 l=56 w=780 "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q" 112 0 "a_n24652_7948#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 -24708 7948 -24707 7949 l=56 w=780 "VDDD" "Set" 112 0 "a_n25824_6688#" 780 101400,1820 "a_n24652_7948#" 780 101400,1820
device msubckt pfet_03v3 -25880 7948 -25879 7949 l=56 w=780 "VDDD" "a_n25892_7810#" 112 0 "a_n26010_7948#" 780 101400,1820 "a_n25824_6688#" 780 101400,1820
device msubckt pfet_03v3 -26896 7620 -26895 7621 l=56 w=780 "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.nQ" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 -42552 7910 -42551 7911 l=56 w=780 "VDDD" "a_n60504_11030#" 112 0 "a_n43562_6650#" 780 101400,1820 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q" 780 101400,1820
device msubckt pfet_03v3 -45196 7620 -45195 7621 l=56 w=780 "VDDD" "clks" 112 0 "a_n57892_7056#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 -46016 7620 -46015 7621 l=56 w=780 "VDDD" "a_n57892_7056#" 112 0 "a_n57892_7810#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 -47260 7948 -47259 7949 l=56 w=780 "VDDD" "a_n57892_7810#" 112 0 "a_n51982_7948#" 780 101400,1820 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q" 780 101400,1820
device msubckt pfet_03v3 -48244 7948 -48243 7949 l=56 w=780 "VDDD" "Set" 112 0 "a_n48804_7948#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 -48860 7948 -48859 7949 l=56 w=780 "VDDD" "a_n51982_7948#" 112 0 "a_n53272_6688#" 780 101400,1820 "a_n48804_7948#" 780 101400,1820
device msubckt pfet_03v3 -49872 7948 -49871 7949 l=56 w=780 "VDDD" "a_n53272_6688#" 112 0 "a_n50432_7948#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 -50488 7948 -50487 7949 l=56 w=780 "VDDD" "Reset" 112 0 "a_n51796_6688#" 780 101400,1820 "a_n50432_7948#" 780 101400,1820
device msubckt pfet_03v3 -51852 7948 -51851 7949 l=56 w=780 "VDDD" "a_n57892_7056#" 112 0 "a_n51982_7948#" 780 101400,1820 "a_n51796_6688#" 780 101400,1820
device msubckt pfet_03v3 -53328 7948 -53327 7949 l=56 w=780 "VDDD" "a_n57892_7056#" 112 0 "a_n58010_7948#" 780 101400,1820 "a_n53272_6688#" 780 101400,1820
device msubckt pfet_03v3 -54452 7948 -54451 7949 l=56 w=780 "VDDD" "Reset" 112 0 "a_n55012_7948#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 -55068 7948 -55067 7949 l=56 w=780 "VDDD" "a_n58010_7948#" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q" 780 101400,1820 "a_n55012_7948#" 780 101400,1820
device msubckt pfet_03v3 -56092 7948 -56091 7949 l=56 w=780 "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q" 112 0 "a_n56652_7948#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 -56708 7948 -56707 7949 l=56 w=780 "VDDD" "Set" 112 0 "a_n57824_6688#" 780 101400,1820 "a_n56652_7948#" 780 101400,1820
device msubckt pfet_03v3 -57880 7948 -57879 7949 l=56 w=780 "VDDD" "a_n57892_7810#" 112 0 "a_n58010_7948#" 780 101400,1820 "a_n57824_6688#" 780 101400,1820
device msubckt pfet_03v3 -58896 7620 -58895 7621 l=56 w=780 "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.nQ" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 -74552 7910 -74551 7911 l=56 w=780 "VDDD" "a_n92504_11030#" 112 0 "a_n75562_6650#" 780 101400,1820 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q" 780 101400,1820
device msubckt pfet_03v3 -77196 7620 -77195 7621 l=56 w=780 "VDDD" "clks" 112 0 "a_n89892_7056#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 -78016 7620 -78015 7621 l=56 w=780 "VDDD" "a_n89892_7056#" 112 0 "a_n89892_7810#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 -79260 7948 -79259 7949 l=56 w=780 "VDDD" "a_n89892_7810#" 112 0 "a_n83982_7948#" 780 101400,1820 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q" 780 101400,1820
device msubckt pfet_03v3 -80244 7948 -80243 7949 l=56 w=780 "VDDD" "Set" 112 0 "a_n80804_7948#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 -80860 7948 -80859 7949 l=56 w=780 "VDDD" "a_n83982_7948#" 112 0 "a_n85272_6688#" 780 101400,1820 "a_n80804_7948#" 780 101400,1820
device msubckt pfet_03v3 -81872 7948 -81871 7949 l=56 w=780 "VDDD" "a_n85272_6688#" 112 0 "a_n82432_7948#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 -82488 7948 -82487 7949 l=56 w=780 "VDDD" "Reset" 112 0 "a_n83796_6688#" 780 101400,1820 "a_n82432_7948#" 780 101400,1820
device msubckt pfet_03v3 -83852 7948 -83851 7949 l=56 w=780 "VDDD" "a_n89892_7056#" 112 0 "a_n83982_7948#" 780 101400,1820 "a_n83796_6688#" 780 101400,1820
device msubckt pfet_03v3 -85328 7948 -85327 7949 l=56 w=780 "VDDD" "a_n89892_7056#" 112 0 "a_n90010_7948#" 780 101400,1820 "a_n85272_6688#" 780 101400,1820
device msubckt pfet_03v3 -86452 7948 -86451 7949 l=56 w=780 "VDDD" "Reset" 112 0 "a_n87012_7948#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 -87068 7948 -87067 7949 l=56 w=780 "VDDD" "a_n90010_7948#" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q" 780 101400,1820 "a_n87012_7948#" 780 101400,1820
device msubckt pfet_03v3 -88092 7948 -88091 7949 l=56 w=780 "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q" 112 0 "a_n88652_7948#" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt pfet_03v3 -88708 7948 -88707 7949 l=56 w=780 "VDDD" "Set" 112 0 "a_n89824_6688#" 780 101400,1820 "a_n88652_7948#" 780 101400,1820
device msubckt pfet_03v3 -89880 7948 -89879 7949 l=56 w=780 "VDDD" "a_n89892_7810#" 112 0 "a_n90010_7948#" 780 101400,1820 "a_n89824_6688#" 780 101400,1820
device msubckt pfet_03v3 -90896 7620 -90895 7621 l=56 w=780 "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.nQ" 780 101400,1820 "VDDD" 780 101400,1820
device msubckt nfet_03v3 88002 10892 88003 10893 l=56 w=312 "VSSD" "a_67496_11030#" 112 0 "Bit_5" 312 38064,868 "VCM" 312 38064,868
device msubckt nfet_03v3 85448 10892 85449 10893 l=56 w=312 "VSSD" "a_68388_11030#" 112 0 "a_84240_12186#" 312 38064,868 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q" 312 38064,868
device msubckt nfet_03v3 82932 11028 82933 11029 l=56 w=312 "VSSD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q" 112 0 "VSSD" 312 38064,868 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.nQ" 312 38064,868
device msubckt nfet_03v3 81916 10796 81917 10797 l=56 w=312 "VSSD" "a_69288_11028#" 112 0 "a_80184_10796#" 312 38064,868 "a_77420_10796#" 312 38064,868
device msubckt nfet_03v3 80744 10796 80745 10797 l=56 w=312 "VSSD" "Set" 112 0 "a_80184_10796#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 80128 10796 80129 10797 l=56 w=312 "VSSD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q" 112 0 "VSSD" 312 38064,868 "a_80184_10796#" 312 38064,868
device msubckt nfet_03v3 79104 10796 79105 10797 l=56 w=312 "VSSD" "a_77420_10796#" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 78488 10796 78489 10797 l=56 w=312 "VSSD" "Reset" 112 0 "VSSD" 312 38064,868 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q" 312 38064,868
device msubckt nfet_03v3 77364 10796 77365 10797 l=56 w=312 "VSSD" "a_70108_11028#" 112 0 "a_72336_10796#" 312 38064,868 "a_77420_10796#" 312 38064,868
device msubckt nfet_03v3 75888 10796 75889 10797 l=56 w=312 "VSSD" "a_70108_11028#" 112 0 "a_73964_10796#" 312 38064,868 "a_71352_10796#" 312 38064,868
device msubckt nfet_03v3 74524 10796 74525 10797 l=56 w=312 "VSSD" "Reset" 112 0 "a_73964_10796#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 73908 10796 73909 10797 l=56 w=312 "VSSD" "a_72336_10796#" 112 0 "VSSD" 312 38064,868 "a_73964_10796#" 312 38064,868
device msubckt nfet_03v3 72896 10796 72897 10797 l=56 w=312 "VSSD" "a_71352_10796#" 112 0 "a_72336_10796#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 72280 10796 72281 10797 l=56 w=312 "VSSD" "Set" 112 0 "VSSD" 312 38064,868 "a_72336_10796#" 312 38064,868
device msubckt nfet_03v3 71296 10796 71297 10797 l=56 w=312 "VSSD" "a_69288_11028#" 112 0 "vocp" 312 38064,868 "a_71352_10796#" 312 38064,868
device msubckt nfet_03v3 70052 11028 70053 11029 l=56 w=312 "VSSD" "a_69288_11028#" 112 0 "VSSD" 312 38064,868 "a_70108_11028#" 312 38064,868
device msubckt nfet_03v3 69232 11028 69233 11029 l=56 w=312 "VSSD" "a_68388_11030#" 112 0 "VSSD" 312 38064,868 "a_69288_11028#" 312 38064,868
device msubckt nfet_03v3 68332 11030 68333 11031 l=56 w=312 "VSSD" "a_67496_11030#" 112 0 "VSSD" 312 38064,868 "a_68388_11030#" 312 38064,868
device msubckt nfet_03v3 67440 11030 67441 11031 l=56 w=312 "VSSD" "a_180_n28246#" 112 0 "VSSD" 312 38064,868 "a_67496_11030#" 312 38064,868
device msubckt nfet_03v3 56002 10892 56003 10893 l=56 w=312 "VSSD" "a_35496_11030#" 112 0 "Bit_6" 312 38064,868 "VCM" 312 38064,868
device msubckt nfet_03v3 53448 10892 53449 10893 l=56 w=312 "VSSD" "a_36388_11030#" 112 0 "a_52240_12186#" 312 38064,868 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q" 312 38064,868
device msubckt nfet_03v3 50932 11028 50933 11029 l=56 w=312 "VSSD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q" 112 0 "VSSD" 312 38064,868 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.nQ" 312 38064,868
device msubckt nfet_03v3 49916 10796 49917 10797 l=56 w=312 "VSSD" "a_37288_11028#" 112 0 "a_48184_10796#" 312 38064,868 "a_45420_10796#" 312 38064,868
device msubckt nfet_03v3 48744 10796 48745 10797 l=56 w=312 "VSSD" "Set" 112 0 "a_48184_10796#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 48128 10796 48129 10797 l=56 w=312 "VSSD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q" 112 0 "VSSD" 312 38064,868 "a_48184_10796#" 312 38064,868
device msubckt nfet_03v3 47104 10796 47105 10797 l=56 w=312 "VSSD" "a_45420_10796#" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 46488 10796 46489 10797 l=56 w=312 "VSSD" "Reset" 112 0 "VSSD" 312 38064,868 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q" 312 38064,868
device msubckt nfet_03v3 45364 10796 45365 10797 l=56 w=312 "VSSD" "a_38108_11028#" 112 0 "a_40336_10796#" 312 38064,868 "a_45420_10796#" 312 38064,868
device msubckt nfet_03v3 43888 10796 43889 10797 l=56 w=312 "VSSD" "a_38108_11028#" 112 0 "a_41964_10796#" 312 38064,868 "a_39352_10796#" 312 38064,868
device msubckt nfet_03v3 42524 10796 42525 10797 l=56 w=312 "VSSD" "Reset" 112 0 "a_41964_10796#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 41908 10796 41909 10797 l=56 w=312 "VSSD" "a_40336_10796#" 112 0 "VSSD" 312 38064,868 "a_41964_10796#" 312 38064,868
device msubckt nfet_03v3 40896 10796 40897 10797 l=56 w=312 "VSSD" "a_39352_10796#" 112 0 "a_40336_10796#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 40280 10796 40281 10797 l=56 w=312 "VSSD" "Set" 112 0 "VSSD" 312 38064,868 "a_40336_10796#" 312 38064,868
device msubckt nfet_03v3 39296 10796 39297 10797 l=56 w=312 "VSSD" "a_37288_11028#" 112 0 "vocp" 312 38064,868 "a_39352_10796#" 312 38064,868
device msubckt nfet_03v3 38052 11028 38053 11029 l=56 w=312 "VSSD" "a_37288_11028#" 112 0 "VSSD" 312 38064,868 "a_38108_11028#" 312 38064,868
device msubckt nfet_03v3 37232 11028 37233 11029 l=56 w=312 "VSSD" "a_36388_11030#" 112 0 "VSSD" 312 38064,868 "a_37288_11028#" 312 38064,868
device msubckt nfet_03v3 36332 11030 36333 11031 l=56 w=312 "VSSD" "a_35496_11030#" 112 0 "VSSD" 312 38064,868 "a_36388_11030#" 312 38064,868
device msubckt nfet_03v3 35440 11030 35441 11031 l=56 w=312 "VSSD" "a_n14820_n28246#" 112 0 "VSSD" 312 38064,868 "a_35496_11030#" 312 38064,868
device msubckt nfet_03v3 24002 10892 24003 10893 l=56 w=312 "VSSD" "a_3496_11030#" 112 0 "Bit_7" 312 38064,868 "VCM" 312 38064,868
device msubckt nfet_03v3 21448 10892 21449 10893 l=56 w=312 "VSSD" "a_4388_11030#" 112 0 "a_20240_12186#" 312 38064,868 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q" 312 38064,868
device msubckt nfet_03v3 18932 11028 18933 11029 l=56 w=312 "VSSD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q" 112 0 "VSSD" 312 38064,868 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.nQ" 312 38064,868
device msubckt nfet_03v3 17916 10796 17917 10797 l=56 w=312 "VSSD" "a_5288_11028#" 112 0 "a_16184_10796#" 312 38064,868 "a_13420_10796#" 312 38064,868
device msubckt nfet_03v3 16744 10796 16745 10797 l=56 w=312 "VSSD" "Set" 112 0 "a_16184_10796#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 16128 10796 16129 10797 l=56 w=312 "VSSD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q" 112 0 "VSSD" 312 38064,868 "a_16184_10796#" 312 38064,868
device msubckt nfet_03v3 15104 10796 15105 10797 l=56 w=312 "VSSD" "a_13420_10796#" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 14488 10796 14489 10797 l=56 w=312 "VSSD" "Reset" 112 0 "VSSD" 312 38064,868 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q" 312 38064,868
device msubckt nfet_03v3 13364 10796 13365 10797 l=56 w=312 "VSSD" "a_6108_11028#" 112 0 "a_8336_10796#" 312 38064,868 "a_13420_10796#" 312 38064,868
device msubckt nfet_03v3 11888 10796 11889 10797 l=56 w=312 "VSSD" "a_6108_11028#" 112 0 "a_9964_10796#" 312 38064,868 "a_7352_10796#" 312 38064,868
device msubckt nfet_03v3 10524 10796 10525 10797 l=56 w=312 "VSSD" "Reset" 112 0 "a_9964_10796#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 9908 10796 9909 10797 l=56 w=312 "VSSD" "a_8336_10796#" 112 0 "VSSD" 312 38064,868 "a_9964_10796#" 312 38064,868
device msubckt nfet_03v3 8896 10796 8897 10797 l=56 w=312 "VSSD" "a_7352_10796#" 112 0 "a_8336_10796#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 8280 10796 8281 10797 l=56 w=312 "VSSD" "Set" 112 0 "VSSD" 312 38064,868 "a_8336_10796#" 312 38064,868
device msubckt nfet_03v3 7296 10796 7297 10797 l=56 w=312 "VSSD" "a_5288_11028#" 112 0 "vocp" 312 38064,868 "a_7352_10796#" 312 38064,868
device msubckt nfet_03v3 6052 11028 6053 11029 l=56 w=312 "VSSD" "a_5288_11028#" 112 0 "VSSD" 312 38064,868 "a_6108_11028#" 312 38064,868
device msubckt nfet_03v3 5232 11028 5233 11029 l=56 w=312 "VSSD" "a_4388_11030#" 112 0 "VSSD" 312 38064,868 "a_5288_11028#" 312 38064,868
device msubckt nfet_03v3 4332 11030 4333 11031 l=56 w=312 "VSSD" "a_3496_11030#" 112 0 "VSSD" 312 38064,868 "a_4388_11030#" 312 38064,868
device msubckt nfet_03v3 3440 11030 3441 11031 l=56 w=312 "VSSD" "a_n29820_n28246#" 112 0 "VSSD" 312 38064,868 "a_3496_11030#" 312 38064,868
device msubckt nfet_03v3 -7998 10892 -7997 10893 l=56 w=312 "VSSD" "a_n28504_11030#" 112 0 "Bit_8" 312 38064,868 "VCM" 312 38064,868
device msubckt nfet_03v3 -10552 10892 -10551 10893 l=56 w=312 "VSSD" "a_n27612_11030#" 112 0 "a_n11760_12186#" 312 38064,868 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q" 312 38064,868
device msubckt nfet_03v3 -13068 11028 -13067 11029 l=56 w=312 "VSSD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q" 112 0 "VSSD" 312 38064,868 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.nQ" 312 38064,868
device msubckt nfet_03v3 -14084 10796 -14083 10797 l=56 w=312 "VSSD" "a_n26712_11028#" 112 0 "a_n15816_10796#" 312 38064,868 "a_n18580_10796#" 312 38064,868
device msubckt nfet_03v3 -15256 10796 -15255 10797 l=56 w=312 "VSSD" "Set" 112 0 "a_n15816_10796#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -15872 10796 -15871 10797 l=56 w=312 "VSSD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q" 112 0 "VSSD" 312 38064,868 "a_n15816_10796#" 312 38064,868
device msubckt nfet_03v3 -16896 10796 -16895 10797 l=56 w=312 "VSSD" "a_n18580_10796#" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -17512 10796 -17511 10797 l=56 w=312 "VSSD" "Reset" 112 0 "VSSD" 312 38064,868 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q" 312 38064,868
device msubckt nfet_03v3 -18636 10796 -18635 10797 l=56 w=312 "VSSD" "a_n25892_11028#" 112 0 "a_n23664_10796#" 312 38064,868 "a_n18580_10796#" 312 38064,868
device msubckt nfet_03v3 -20112 10796 -20111 10797 l=56 w=312 "VSSD" "a_n25892_11028#" 112 0 "a_n22036_10796#" 312 38064,868 "a_n24648_10796#" 312 38064,868
device msubckt nfet_03v3 -21476 10796 -21475 10797 l=56 w=312 "VSSD" "Reset" 112 0 "a_n22036_10796#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -22092 10796 -22091 10797 l=56 w=312 "VSSD" "a_n23664_10796#" 112 0 "VSSD" 312 38064,868 "a_n22036_10796#" 312 38064,868
device msubckt nfet_03v3 -23104 10796 -23103 10797 l=56 w=312 "VSSD" "a_n24648_10796#" 112 0 "a_n23664_10796#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -23720 10796 -23719 10797 l=56 w=312 "VSSD" "Set" 112 0 "VSSD" 312 38064,868 "a_n23664_10796#" 312 38064,868
device msubckt nfet_03v3 -24704 10796 -24703 10797 l=56 w=312 "VSSD" "a_n26712_11028#" 112 0 "vocp" 312 38064,868 "a_n24648_10796#" 312 38064,868
device msubckt nfet_03v3 -25948 11028 -25947 11029 l=56 w=312 "VSSD" "a_n26712_11028#" 112 0 "VSSD" 312 38064,868 "a_n25892_11028#" 312 38064,868
device msubckt nfet_03v3 -26768 11028 -26767 11029 l=56 w=312 "VSSD" "a_n27612_11030#" 112 0 "VSSD" 312 38064,868 "a_n26712_11028#" 312 38064,868
device msubckt nfet_03v3 -27668 11030 -27667 11031 l=56 w=312 "VSSD" "a_n28504_11030#" 112 0 "VSSD" 312 38064,868 "a_n27612_11030#" 312 38064,868
device msubckt nfet_03v3 -28560 11030 -28559 11031 l=56 w=312 "VSSD" "a_n44820_n28246#" 112 0 "VSSD" 312 38064,868 "a_n28504_11030#" 312 38064,868
device msubckt nfet_03v3 -39998 10892 -39997 10893 l=56 w=312 "VSSD" "a_n60504_11030#" 112 0 "Bit_9" 312 38064,868 "VCM" 312 38064,868
device msubckt nfet_03v3 -42552 10892 -42551 10893 l=56 w=312 "VSSD" "a_n59612_11030#" 112 0 "a_n43760_12186#" 312 38064,868 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q" 312 38064,868
device msubckt nfet_03v3 -45068 11028 -45067 11029 l=56 w=312 "VSSD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q" 112 0 "VSSD" 312 38064,868 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.nQ" 312 38064,868
device msubckt nfet_03v3 -46084 10796 -46083 10797 l=56 w=312 "VSSD" "a_n58712_11028#" 112 0 "a_n47816_10796#" 312 38064,868 "a_n50580_10796#" 312 38064,868
device msubckt nfet_03v3 -47256 10796 -47255 10797 l=56 w=312 "VSSD" "Set" 112 0 "a_n47816_10796#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -47872 10796 -47871 10797 l=56 w=312 "VSSD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q" 112 0 "VSSD" 312 38064,868 "a_n47816_10796#" 312 38064,868
device msubckt nfet_03v3 -48896 10796 -48895 10797 l=56 w=312 "VSSD" "a_n50580_10796#" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -49512 10796 -49511 10797 l=56 w=312 "VSSD" "Reset" 112 0 "VSSD" 312 38064,868 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q" 312 38064,868
device msubckt nfet_03v3 -50636 10796 -50635 10797 l=56 w=312 "VSSD" "a_n57892_11028#" 112 0 "a_n55664_10796#" 312 38064,868 "a_n50580_10796#" 312 38064,868
device msubckt nfet_03v3 -52112 10796 -52111 10797 l=56 w=312 "VSSD" "a_n57892_11028#" 112 0 "a_n54036_10796#" 312 38064,868 "a_n56648_10796#" 312 38064,868
device msubckt nfet_03v3 -53476 10796 -53475 10797 l=56 w=312 "VSSD" "Reset" 112 0 "a_n54036_10796#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -54092 10796 -54091 10797 l=56 w=312 "VSSD" "a_n55664_10796#" 112 0 "VSSD" 312 38064,868 "a_n54036_10796#" 312 38064,868
device msubckt nfet_03v3 -55104 10796 -55103 10797 l=56 w=312 "VSSD" "a_n56648_10796#" 112 0 "a_n55664_10796#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -55720 10796 -55719 10797 l=56 w=312 "VSSD" "Set" 112 0 "VSSD" 312 38064,868 "a_n55664_10796#" 312 38064,868
device msubckt nfet_03v3 -56704 10796 -56703 10797 l=56 w=312 "VSSD" "a_n58712_11028#" 112 0 "vocp" 312 38064,868 "a_n56648_10796#" 312 38064,868
device msubckt nfet_03v3 -57948 11028 -57947 11029 l=56 w=312 "VSSD" "a_n58712_11028#" 112 0 "VSSD" 312 38064,868 "a_n57892_11028#" 312 38064,868
device msubckt nfet_03v3 -58768 11028 -58767 11029 l=56 w=312 "VSSD" "a_n59612_11030#" 112 0 "VSSD" 312 38064,868 "a_n58712_11028#" 312 38064,868
device msubckt nfet_03v3 -59668 11030 -59667 11031 l=56 w=312 "VSSD" "a_n60504_11030#" 112 0 "VSSD" 312 38064,868 "a_n59612_11030#" 312 38064,868
device msubckt nfet_03v3 -60560 11030 -60559 11031 l=56 w=312 "VSSD" "a_n60570_11594#" 112 0 "VSSD" 312 38064,868 "a_n60504_11030#" 312 38064,868
device msubckt nfet_03v3 -71998 10892 -71997 10893 l=56 w=312 "VSSD" "a_n92504_11030#" 112 0 "Bit_10" 312 38064,868 "VCM" 312 38064,868
device msubckt nfet_03v3 -74552 10892 -74551 10893 l=56 w=312 "VSSD" "a_n91612_11030#" 112 0 "a_n75760_12186#" 312 38064,868 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q" 312 38064,868
device msubckt nfet_03v3 -77068 11028 -77067 11029 l=56 w=312 "VSSD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q" 112 0 "VSSD" 312 38064,868 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.nQ" 312 38064,868
device msubckt nfet_03v3 -78084 10796 -78083 10797 l=56 w=312 "VSSD" "a_n90712_11028#" 112 0 "a_n79816_10796#" 312 38064,868 "a_n82580_10796#" 312 38064,868
device msubckt nfet_03v3 -79256 10796 -79255 10797 l=56 w=312 "VSSD" "Set" 112 0 "a_n79816_10796#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -79872 10796 -79871 10797 l=56 w=312 "VSSD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q" 112 0 "VSSD" 312 38064,868 "a_n79816_10796#" 312 38064,868
device msubckt nfet_03v3 -80896 10796 -80895 10797 l=56 w=312 "VSSD" "a_n82580_10796#" 112 0 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -81512 10796 -81511 10797 l=56 w=312 "VSSD" "Reset" 112 0 "VSSD" 312 38064,868 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q" 312 38064,868
device msubckt nfet_03v3 -82636 10796 -82635 10797 l=56 w=312 "VSSD" "a_n89892_11028#" 112 0 "a_n87664_10796#" 312 38064,868 "a_n82580_10796#" 312 38064,868
device msubckt nfet_03v3 -84112 10796 -84111 10797 l=56 w=312 "VSSD" "a_n89892_11028#" 112 0 "a_n86036_10796#" 312 38064,868 "a_n88648_10796#" 312 38064,868
device msubckt nfet_03v3 -85476 10796 -85475 10797 l=56 w=312 "VSSD" "Reset" 112 0 "a_n86036_10796#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -86092 10796 -86091 10797 l=56 w=312 "VSSD" "a_n87664_10796#" 112 0 "VSSD" 312 38064,868 "a_n86036_10796#" 312 38064,868
device msubckt nfet_03v3 -87104 10796 -87103 10797 l=56 w=312 "VSSD" "a_n88648_10796#" 112 0 "a_n87664_10796#" 312 38064,868 "VSSD" 312 38064,868
device msubckt nfet_03v3 -87720 10796 -87719 10797 l=56 w=312 "VSSD" "Set" 112 0 "VSSD" 312 38064,868 "a_n87664_10796#" 312 38064,868
device msubckt nfet_03v3 -88704 10796 -88703 10797 l=56 w=312 "VSSD" "a_n90712_11028#" 112 0 "vocp" 312 38064,868 "a_n88648_10796#" 312 38064,868
device msubckt nfet_03v3 -89948 11028 -89947 11029 l=56 w=312 "VSSD" "a_n90712_11028#" 112 0 "VSSD" 312 38064,868 "a_n89892_11028#" 312 38064,868
device msubckt nfet_03v3 -90768 11028 -90767 11029 l=56 w=312 "VSSD" "a_n91612_11030#" 112 0 "VSSD" 312 38064,868 "a_n90712_11028#" 312 38064,868
device msubckt nfet_03v3 -91668 11030 -91667 11031 l=56 w=312 "VSSD" "a_n92504_11030#" 112 0 "VSSD" 312 38064,868 "a_n91612_11030#" 312 38064,868
device msubckt nfet_03v3 -92560 11030 -92559 11031 l=56 w=312 "VSSD" "a_n92570_11594#" 112 0 "VSSD" 312 38064,868 "a_n92504_11030#" 312 38064,868
device msubckt pfet_03v3 88002 12152 88003 12153 l=56 w=780 "VDDD" "a_68388_11030#" 112 0 "Bit_5" 780 101400,1820 "VCM" 780 101400,1820
device msubckt pfet_03v3 86574 12186 86575 12187 l=220 w=780 "VDDD" "a_84240_12186#" 440 0 "VDDD" 780 101400,1820 "Bit_5" 780 101400,1820
device msubckt pfet_03v3 85448 12152 85449 12153 l=56 w=780 "VDDD" "a_67496_11030#" 112 0 "a_84240_12186#" 780 101400,1820 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q" 780 101400,1820
device msubckt pfet_03v3 84020 12186 84021 12187 l=220 w=780 "VDDD" "a_68388_11030#" 440 0 "VDDD" 780 101400,1820 "a_84240_12186#" 780 101400,1820
device msubckt pfet_03v3 82932 11728 82933 11729 l=56 w=780 "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q" 112 0 "VDDD" 780 101400,1820 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.nQ" 780 101400,1820
device msubckt pfet_03v3 81916 12056 81917 12057 l=56 w=780 "VDDD" "a_70108_11028#" 112 0 "a_80184_10796#" 780 101400,1820 "a_77420_10796#" 780 101400,1820
device msubckt pfet_03v3 80744 12056 80745 12057 l=56 w=780 "VDDD" "Set" 112 0 "a_80184_12056#" 780 101400,1820 "a_80184_10796#" 780 101400,1820
device msubckt pfet_03v3 80128 12056 80129 12057 l=56 w=780 "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q" 112 0 "VDDD" 780 101400,1820 "a_80184_12056#" 780 101400,1820
device msubckt pfet_03v3 79104 12056 79105 12057 l=56 w=780 "VDDD" "a_77420_10796#" 112 0 "a_78544_12056#" 780 101400,1820 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q" 780 101400,1820
device msubckt pfet_03v3 78488 12056 78489 12057 l=56 w=780 "VDDD" "Reset" 112 0 "VDDD" 780 101400,1820 "a_78544_12056#" 780 101400,1820
device msubckt pfet_03v3 77364 12056 77365 12057 l=56 w=780 "VDDD" "a_69288_11028#" 112 0 "a_72336_10796#" 780 101400,1820 "a_77420_10796#" 780 101400,1820
device msubckt pfet_03v3 75888 12056 75889 12057 l=56 w=780 "VDDD" "a_69288_11028#" 112 0 "a_73964_10796#" 780 101400,1820 "a_71352_10796#" 780 101400,1820
device msubckt pfet_03v3 74524 12056 74525 12057 l=56 w=780 "VDDD" "Reset" 112 0 "a_73964_12056#" 780 101400,1820 "a_73964_10796#" 780 101400,1820
device msubckt pfet_03v3 73908 12056 73909 12057 l=56 w=780 "VDDD" "a_72336_10796#" 112 0 "VDDD" 780 101400,1820 "a_73964_12056#" 780 101400,1820
device msubckt pfet_03v3 72896 12056 72897 12057 l=56 w=780 "VDDD" "a_71352_10796#" 112 0 "a_72336_12056#" 780 101400,1820 "a_72336_10796#" 780 101400,1820
device msubckt pfet_03v3 72280 12056 72281 12057 l=56 w=780 "VDDD" "Set" 112 0 "VDDD" 780 101400,1820 "a_72336_12056#" 780 101400,1820
device msubckt pfet_03v3 71296 12056 71297 12057 l=56 w=780 "VDDD" "a_70108_11028#" 112 0 "vocp" 780 101400,1820 "a_71352_10796#" 780 101400,1820
device msubckt pfet_03v3 70052 11728 70053 11729 l=56 w=780 "VDDD" "a_69288_11028#" 112 0 "VDDD" 780 101400,1820 "a_70108_11028#" 780 101400,1820
device msubckt pfet_03v3 69232 11728 69233 11729 l=56 w=780 "VDDD" "a_68388_11030#" 112 0 "VDDD" 780 101400,1820 "a_69288_11028#" 780 101400,1820
device msubckt pfet_03v3 68332 11730 68333 11731 l=56 w=780 "VDDD" "a_67496_11030#" 112 0 "VDDD" 780 101400,1820 "a_68388_11030#" 780 101400,1820
device msubckt pfet_03v3 67440 11730 67441 11731 l=56 w=780 "VDDD" "a_180_n28246#" 112 0 "VDDD" 780 101400,1820 "a_67496_11030#" 780 101400,1820
device msubckt pfet_03v3 56002 12152 56003 12153 l=56 w=780 "VDDD" "a_36388_11030#" 112 0 "Bit_6" 780 101400,1820 "VCM" 780 101400,1820
device msubckt pfet_03v3 54574 12186 54575 12187 l=220 w=780 "VDDD" "a_52240_12186#" 440 0 "VDDD" 780 101400,1820 "Bit_6" 780 101400,1820
device msubckt pfet_03v3 53448 12152 53449 12153 l=56 w=780 "VDDD" "a_35496_11030#" 112 0 "a_52240_12186#" 780 101400,1820 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q" 780 101400,1820
device msubckt pfet_03v3 52020 12186 52021 12187 l=220 w=780 "VDDD" "a_36388_11030#" 440 0 "VDDD" 780 101400,1820 "a_52240_12186#" 780 101400,1820
device msubckt pfet_03v3 50932 11728 50933 11729 l=56 w=780 "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q" 112 0 "VDDD" 780 101400,1820 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.nQ" 780 101400,1820
device msubckt pfet_03v3 49916 12056 49917 12057 l=56 w=780 "VDDD" "a_38108_11028#" 112 0 "a_48184_10796#" 780 101400,1820 "a_45420_10796#" 780 101400,1820
device msubckt pfet_03v3 48744 12056 48745 12057 l=56 w=780 "VDDD" "Set" 112 0 "a_48184_12056#" 780 101400,1820 "a_48184_10796#" 780 101400,1820
device msubckt pfet_03v3 48128 12056 48129 12057 l=56 w=780 "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q" 112 0 "VDDD" 780 101400,1820 "a_48184_12056#" 780 101400,1820
device msubckt pfet_03v3 47104 12056 47105 12057 l=56 w=780 "VDDD" "a_45420_10796#" 112 0 "a_46544_12056#" 780 101400,1820 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q" 780 101400,1820
device msubckt pfet_03v3 46488 12056 46489 12057 l=56 w=780 "VDDD" "Reset" 112 0 "VDDD" 780 101400,1820 "a_46544_12056#" 780 101400,1820
device msubckt pfet_03v3 45364 12056 45365 12057 l=56 w=780 "VDDD" "a_37288_11028#" 112 0 "a_40336_10796#" 780 101400,1820 "a_45420_10796#" 780 101400,1820
device msubckt pfet_03v3 43888 12056 43889 12057 l=56 w=780 "VDDD" "a_37288_11028#" 112 0 "a_41964_10796#" 780 101400,1820 "a_39352_10796#" 780 101400,1820
device msubckt pfet_03v3 42524 12056 42525 12057 l=56 w=780 "VDDD" "Reset" 112 0 "a_41964_12056#" 780 101400,1820 "a_41964_10796#" 780 101400,1820
device msubckt pfet_03v3 41908 12056 41909 12057 l=56 w=780 "VDDD" "a_40336_10796#" 112 0 "VDDD" 780 101400,1820 "a_41964_12056#" 780 101400,1820
device msubckt pfet_03v3 40896 12056 40897 12057 l=56 w=780 "VDDD" "a_39352_10796#" 112 0 "a_40336_12056#" 780 101400,1820 "a_40336_10796#" 780 101400,1820
device msubckt pfet_03v3 40280 12056 40281 12057 l=56 w=780 "VDDD" "Set" 112 0 "VDDD" 780 101400,1820 "a_40336_12056#" 780 101400,1820
device msubckt pfet_03v3 39296 12056 39297 12057 l=56 w=780 "VDDD" "a_38108_11028#" 112 0 "vocp" 780 101400,1820 "a_39352_10796#" 780 101400,1820
device msubckt pfet_03v3 38052 11728 38053 11729 l=56 w=780 "VDDD" "a_37288_11028#" 112 0 "VDDD" 780 101400,1820 "a_38108_11028#" 780 101400,1820
device msubckt pfet_03v3 37232 11728 37233 11729 l=56 w=780 "VDDD" "a_36388_11030#" 112 0 "VDDD" 780 101400,1820 "a_37288_11028#" 780 101400,1820
device msubckt pfet_03v3 36332 11730 36333 11731 l=56 w=780 "VDDD" "a_35496_11030#" 112 0 "VDDD" 780 101400,1820 "a_36388_11030#" 780 101400,1820
device msubckt pfet_03v3 35440 11730 35441 11731 l=56 w=780 "VDDD" "a_n14820_n28246#" 112 0 "VDDD" 780 101400,1820 "a_35496_11030#" 780 101400,1820
device msubckt pfet_03v3 24002 12152 24003 12153 l=56 w=780 "VDDD" "a_4388_11030#" 112 0 "Bit_7" 780 101400,1820 "VCM" 780 101400,1820
device msubckt pfet_03v3 22574 12186 22575 12187 l=220 w=780 "VDDD" "a_20240_12186#" 440 0 "VDDD" 780 101400,1820 "Bit_7" 780 101400,1820
device msubckt pfet_03v3 21448 12152 21449 12153 l=56 w=780 "VDDD" "a_3496_11030#" 112 0 "a_20240_12186#" 780 101400,1820 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q" 780 101400,1820
device msubckt pfet_03v3 20020 12186 20021 12187 l=220 w=780 "VDDD" "a_4388_11030#" 440 0 "VDDD" 780 101400,1820 "a_20240_12186#" 780 101400,1820
device msubckt pfet_03v3 18932 11728 18933 11729 l=56 w=780 "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q" 112 0 "VDDD" 780 101400,1820 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.nQ" 780 101400,1820
device msubckt pfet_03v3 17916 12056 17917 12057 l=56 w=780 "VDDD" "a_6108_11028#" 112 0 "a_16184_10796#" 780 101400,1820 "a_13420_10796#" 780 101400,1820
device msubckt pfet_03v3 16744 12056 16745 12057 l=56 w=780 "VDDD" "Set" 112 0 "a_16184_12056#" 780 101400,1820 "a_16184_10796#" 780 101400,1820
device msubckt pfet_03v3 16128 12056 16129 12057 l=56 w=780 "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q" 112 0 "VDDD" 780 101400,1820 "a_16184_12056#" 780 101400,1820
device msubckt pfet_03v3 15104 12056 15105 12057 l=56 w=780 "VDDD" "a_13420_10796#" 112 0 "a_14544_12056#" 780 101400,1820 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q" 780 101400,1820
device msubckt pfet_03v3 14488 12056 14489 12057 l=56 w=780 "VDDD" "Reset" 112 0 "VDDD" 780 101400,1820 "a_14544_12056#" 780 101400,1820
device msubckt pfet_03v3 13364 12056 13365 12057 l=56 w=780 "VDDD" "a_5288_11028#" 112 0 "a_8336_10796#" 780 101400,1820 "a_13420_10796#" 780 101400,1820
device msubckt pfet_03v3 11888 12056 11889 12057 l=56 w=780 "VDDD" "a_5288_11028#" 112 0 "a_9964_10796#" 780 101400,1820 "a_7352_10796#" 780 101400,1820
device msubckt pfet_03v3 10524 12056 10525 12057 l=56 w=780 "VDDD" "Reset" 112 0 "a_9964_12056#" 780 101400,1820 "a_9964_10796#" 780 101400,1820
device msubckt pfet_03v3 9908 12056 9909 12057 l=56 w=780 "VDDD" "a_8336_10796#" 112 0 "VDDD" 780 101400,1820 "a_9964_12056#" 780 101400,1820
device msubckt pfet_03v3 8896 12056 8897 12057 l=56 w=780 "VDDD" "a_7352_10796#" 112 0 "a_8336_12056#" 780 101400,1820 "a_8336_10796#" 780 101400,1820
device msubckt pfet_03v3 8280 12056 8281 12057 l=56 w=780 "VDDD" "Set" 112 0 "VDDD" 780 101400,1820 "a_8336_12056#" 780 101400,1820
device msubckt pfet_03v3 7296 12056 7297 12057 l=56 w=780 "VDDD" "a_6108_11028#" 112 0 "vocp" 780 101400,1820 "a_7352_10796#" 780 101400,1820
device msubckt pfet_03v3 6052 11728 6053 11729 l=56 w=780 "VDDD" "a_5288_11028#" 112 0 "VDDD" 780 101400,1820 "a_6108_11028#" 780 101400,1820
device msubckt pfet_03v3 5232 11728 5233 11729 l=56 w=780 "VDDD" "a_4388_11030#" 112 0 "VDDD" 780 101400,1820 "a_5288_11028#" 780 101400,1820
device msubckt pfet_03v3 4332 11730 4333 11731 l=56 w=780 "VDDD" "a_3496_11030#" 112 0 "VDDD" 780 101400,1820 "a_4388_11030#" 780 101400,1820
device msubckt pfet_03v3 3440 11730 3441 11731 l=56 w=780 "VDDD" "a_n29820_n28246#" 112 0 "VDDD" 780 101400,1820 "a_3496_11030#" 780 101400,1820
device msubckt pfet_03v3 -7998 12152 -7997 12153 l=56 w=780 "VDDD" "a_n27612_11030#" 112 0 "Bit_8" 780 101400,1820 "VCM" 780 101400,1820
device msubckt pfet_03v3 -9426 12186 -9425 12187 l=220 w=780 "VDDD" "a_n11760_12186#" 440 0 "VDDD" 780 101400,1820 "Bit_8" 780 101400,1820
device msubckt pfet_03v3 -10552 12152 -10551 12153 l=56 w=780 "VDDD" "a_n28504_11030#" 112 0 "a_n11760_12186#" 780 101400,1820 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q" 780 101400,1820
device msubckt pfet_03v3 -11980 12186 -11979 12187 l=220 w=780 "VDDD" "a_n27612_11030#" 440 0 "VDDD" 780 101400,1820 "a_n11760_12186#" 780 101400,1820
device msubckt pfet_03v3 -13068 11728 -13067 11729 l=56 w=780 "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q" 112 0 "VDDD" 780 101400,1820 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.nQ" 780 101400,1820
device msubckt pfet_03v3 -14084 12056 -14083 12057 l=56 w=780 "VDDD" "a_n25892_11028#" 112 0 "a_n15816_10796#" 780 101400,1820 "a_n18580_10796#" 780 101400,1820
device msubckt pfet_03v3 -15256 12056 -15255 12057 l=56 w=780 "VDDD" "Set" 112 0 "a_n15816_12056#" 780 101400,1820 "a_n15816_10796#" 780 101400,1820
device msubckt pfet_03v3 -15872 12056 -15871 12057 l=56 w=780 "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q" 112 0 "VDDD" 780 101400,1820 "a_n15816_12056#" 780 101400,1820
device msubckt pfet_03v3 -16896 12056 -16895 12057 l=56 w=780 "VDDD" "a_n18580_10796#" 112 0 "a_n17456_12056#" 780 101400,1820 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q" 780 101400,1820
device msubckt pfet_03v3 -17512 12056 -17511 12057 l=56 w=780 "VDDD" "Reset" 112 0 "VDDD" 780 101400,1820 "a_n17456_12056#" 780 101400,1820
device msubckt pfet_03v3 -18636 12056 -18635 12057 l=56 w=780 "VDDD" "a_n26712_11028#" 112 0 "a_n23664_10796#" 780 101400,1820 "a_n18580_10796#" 780 101400,1820
device msubckt pfet_03v3 -20112 12056 -20111 12057 l=56 w=780 "VDDD" "a_n26712_11028#" 112 0 "a_n22036_10796#" 780 101400,1820 "a_n24648_10796#" 780 101400,1820
device msubckt pfet_03v3 -21476 12056 -21475 12057 l=56 w=780 "VDDD" "Reset" 112 0 "a_n22036_12056#" 780 101400,1820 "a_n22036_10796#" 780 101400,1820
device msubckt pfet_03v3 -22092 12056 -22091 12057 l=56 w=780 "VDDD" "a_n23664_10796#" 112 0 "VDDD" 780 101400,1820 "a_n22036_12056#" 780 101400,1820
device msubckt pfet_03v3 -23104 12056 -23103 12057 l=56 w=780 "VDDD" "a_n24648_10796#" 112 0 "a_n23664_12056#" 780 101400,1820 "a_n23664_10796#" 780 101400,1820
device msubckt pfet_03v3 -23720 12056 -23719 12057 l=56 w=780 "VDDD" "Set" 112 0 "VDDD" 780 101400,1820 "a_n23664_12056#" 780 101400,1820
device msubckt pfet_03v3 -24704 12056 -24703 12057 l=56 w=780 "VDDD" "a_n25892_11028#" 112 0 "vocp" 780 101400,1820 "a_n24648_10796#" 780 101400,1820
device msubckt pfet_03v3 -25948 11728 -25947 11729 l=56 w=780 "VDDD" "a_n26712_11028#" 112 0 "VDDD" 780 101400,1820 "a_n25892_11028#" 780 101400,1820
device msubckt pfet_03v3 -26768 11728 -26767 11729 l=56 w=780 "VDDD" "a_n27612_11030#" 112 0 "VDDD" 780 101400,1820 "a_n26712_11028#" 780 101400,1820
device msubckt pfet_03v3 -27668 11730 -27667 11731 l=56 w=780 "VDDD" "a_n28504_11030#" 112 0 "VDDD" 780 101400,1820 "a_n27612_11030#" 780 101400,1820
device msubckt pfet_03v3 -28560 11730 -28559 11731 l=56 w=780 "VDDD" "a_n44820_n28246#" 112 0 "VDDD" 780 101400,1820 "a_n28504_11030#" 780 101400,1820
device msubckt pfet_03v3 -39998 12152 -39997 12153 l=56 w=780 "VDDD" "a_n59612_11030#" 112 0 "Bit_9" 780 101400,1820 "VCM" 780 101400,1820
device msubckt pfet_03v3 -41426 12186 -41425 12187 l=220 w=780 "VDDD" "a_n43760_12186#" 440 0 "VDDD" 780 101400,1820 "Bit_9" 780 101400,1820
device msubckt pfet_03v3 -42552 12152 -42551 12153 l=56 w=780 "VDDD" "a_n60504_11030#" 112 0 "a_n43760_12186#" 780 101400,1820 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q" 780 101400,1820
device msubckt pfet_03v3 -43980 12186 -43979 12187 l=220 w=780 "VDDD" "a_n59612_11030#" 440 0 "VDDD" 780 101400,1820 "a_n43760_12186#" 780 101400,1820
device msubckt pfet_03v3 -45068 11728 -45067 11729 l=56 w=780 "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q" 112 0 "VDDD" 780 101400,1820 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.nQ" 780 101400,1820
device msubckt pfet_03v3 -46084 12056 -46083 12057 l=56 w=780 "VDDD" "a_n57892_11028#" 112 0 "a_n47816_10796#" 780 101400,1820 "a_n50580_10796#" 780 101400,1820
device msubckt pfet_03v3 -47256 12056 -47255 12057 l=56 w=780 "VDDD" "Set" 112 0 "a_n47816_12056#" 780 101400,1820 "a_n47816_10796#" 780 101400,1820
device msubckt pfet_03v3 -47872 12056 -47871 12057 l=56 w=780 "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q" 112 0 "VDDD" 780 101400,1820 "a_n47816_12056#" 780 101400,1820
device msubckt pfet_03v3 -48896 12056 -48895 12057 l=56 w=780 "VDDD" "a_n50580_10796#" 112 0 "a_n49456_12056#" 780 101400,1820 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q" 780 101400,1820
device msubckt pfet_03v3 -49512 12056 -49511 12057 l=56 w=780 "VDDD" "Reset" 112 0 "VDDD" 780 101400,1820 "a_n49456_12056#" 780 101400,1820
device msubckt pfet_03v3 -50636 12056 -50635 12057 l=56 w=780 "VDDD" "a_n58712_11028#" 112 0 "a_n55664_10796#" 780 101400,1820 "a_n50580_10796#" 780 101400,1820
device msubckt pfet_03v3 -52112 12056 -52111 12057 l=56 w=780 "VDDD" "a_n58712_11028#" 112 0 "a_n54036_10796#" 780 101400,1820 "a_n56648_10796#" 780 101400,1820
device msubckt pfet_03v3 -53476 12056 -53475 12057 l=56 w=780 "VDDD" "Reset" 112 0 "a_n54036_12056#" 780 101400,1820 "a_n54036_10796#" 780 101400,1820
device msubckt pfet_03v3 -54092 12056 -54091 12057 l=56 w=780 "VDDD" "a_n55664_10796#" 112 0 "VDDD" 780 101400,1820 "a_n54036_12056#" 780 101400,1820
device msubckt pfet_03v3 -55104 12056 -55103 12057 l=56 w=780 "VDDD" "a_n56648_10796#" 112 0 "a_n55664_12056#" 780 101400,1820 "a_n55664_10796#" 780 101400,1820
device msubckt pfet_03v3 -55720 12056 -55719 12057 l=56 w=780 "VDDD" "Set" 112 0 "VDDD" 780 101400,1820 "a_n55664_12056#" 780 101400,1820
device msubckt pfet_03v3 -56704 12056 -56703 12057 l=56 w=780 "VDDD" "a_n57892_11028#" 112 0 "vocp" 780 101400,1820 "a_n56648_10796#" 780 101400,1820
device msubckt pfet_03v3 -57948 11728 -57947 11729 l=56 w=780 "VDDD" "a_n58712_11028#" 112 0 "VDDD" 780 101400,1820 "a_n57892_11028#" 780 101400,1820
device msubckt pfet_03v3 -58768 11728 -58767 11729 l=56 w=780 "VDDD" "a_n59612_11030#" 112 0 "VDDD" 780 101400,1820 "a_n58712_11028#" 780 101400,1820
device msubckt pfet_03v3 -59668 11730 -59667 11731 l=56 w=780 "VDDD" "a_n60504_11030#" 112 0 "VDDD" 780 101400,1820 "a_n59612_11030#" 780 101400,1820
device msubckt pfet_03v3 -60560 11730 -60559 11731 l=56 w=780 "VDDD" "a_n60570_11594#" 112 0 "VDDD" 780 101400,1820 "a_n60504_11030#" 780 101400,1820
device msubckt pfet_03v3 -71998 12152 -71997 12153 l=56 w=780 "VDDD" "a_n91612_11030#" 112 0 "Bit_10" 780 101400,1820 "VCM" 780 101400,1820
device msubckt pfet_03v3 -73426 12186 -73425 12187 l=220 w=780 "VDDD" "a_n75760_12186#" 440 0 "VDDD" 780 101400,1820 "Bit_10" 780 101400,1820
device msubckt pfet_03v3 -74552 12152 -74551 12153 l=56 w=780 "VDDD" "a_n92504_11030#" 112 0 "a_n75760_12186#" 780 101400,1820 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q" 780 101400,1820
device msubckt pfet_03v3 -75980 12186 -75979 12187 l=220 w=780 "VDDD" "a_n91612_11030#" 440 0 "VDDD" 780 101400,1820 "a_n75760_12186#" 780 101400,1820
device msubckt pfet_03v3 -77068 11728 -77067 11729 l=56 w=780 "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q" 112 0 "VDDD" 780 101400,1820 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.nQ" 780 101400,1820
device msubckt pfet_03v3 -78084 12056 -78083 12057 l=56 w=780 "VDDD" "a_n89892_11028#" 112 0 "a_n79816_10796#" 780 101400,1820 "a_n82580_10796#" 780 101400,1820
device msubckt pfet_03v3 -79256 12056 -79255 12057 l=56 w=780 "VDDD" "Set" 112 0 "a_n79816_12056#" 780 101400,1820 "a_n79816_10796#" 780 101400,1820
device msubckt pfet_03v3 -79872 12056 -79871 12057 l=56 w=780 "VDDD" "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q" 112 0 "VDDD" 780 101400,1820 "a_n79816_12056#" 780 101400,1820
device msubckt pfet_03v3 -80896 12056 -80895 12057 l=56 w=780 "VDDD" "a_n82580_10796#" 112 0 "a_n81456_12056#" 780 101400,1820 "SAR_Asynchronous_top_0/SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q" 780 101400,1820
device msubckt pfet_03v3 -81512 12056 -81511 12057 l=56 w=780 "VDDD" "Reset" 112 0 "VDDD" 780 101400,1820 "a_n81456_12056#" 780 101400,1820
device msubckt pfet_03v3 -82636 12056 -82635 12057 l=56 w=780 "VDDD" "a_n90712_11028#" 112 0 "a_n87664_10796#" 780 101400,1820 "a_n82580_10796#" 780 101400,1820
device msubckt pfet_03v3 -84112 12056 -84111 12057 l=56 w=780 "VDDD" "a_n90712_11028#" 112 0 "a_n86036_10796#" 780 101400,1820 "a_n88648_10796#" 780 101400,1820
device msubckt pfet_03v3 -85476 12056 -85475 12057 l=56 w=780 "VDDD" "Reset" 112 0 "a_n86036_12056#" 780 101400,1820 "a_n86036_10796#" 780 101400,1820
device msubckt pfet_03v3 -86092 12056 -86091 12057 l=56 w=780 "VDDD" "a_n87664_10796#" 112 0 "VDDD" 780 101400,1820 "a_n86036_12056#" 780 101400,1820
device msubckt pfet_03v3 -87104 12056 -87103 12057 l=56 w=780 "VDDD" "a_n88648_10796#" 112 0 "a_n87664_12056#" 780 101400,1820 "a_n87664_10796#" 780 101400,1820
device msubckt pfet_03v3 -87720 12056 -87719 12057 l=56 w=780 "VDDD" "Set" 112 0 "VDDD" 780 101400,1820 "a_n87664_12056#" 780 101400,1820
device msubckt pfet_03v3 -88704 12056 -88703 12057 l=56 w=780 "VDDD" "a_n89892_11028#" 112 0 "vocp" 780 101400,1820 "a_n88648_10796#" 780 101400,1820
device msubckt pfet_03v3 -89948 11728 -89947 11729 l=56 w=780 "VDDD" "a_n90712_11028#" 112 0 "VDDD" 780 101400,1820 "a_n89892_11028#" 780 101400,1820
device msubckt pfet_03v3 -90768 11728 -90767 11729 l=56 w=780 "VDDD" "a_n91612_11030#" 112 0 "VDDD" 780 101400,1820 "a_n90712_11028#" 780 101400,1820
device msubckt pfet_03v3 -91668 11730 -91667 11731 l=56 w=780 "VDDD" "a_n92504_11030#" 112 0 "VDDD" 780 101400,1820 "a_n91612_11030#" 780 101400,1820
device msubckt pfet_03v3 -92560 11730 -92559 11731 l=56 w=780 "VDDD" "a_n92570_11594#" 112 0 "VDDD" 780 101400,1820 "a_n92504_11030#" 780 101400,1820
