#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Nov 10 16:44:27 2021
# Process ID: 24788
# Current directory: E:/XILINX/Projects/ML_linear_regression/linear_regression_new/linear_regression/linear_regression.runs/linear_regression_top_iteration_ctrl_0_0_synth_1
# Command line: vivado.exe -log linear_regression_top_iteration_ctrl_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source linear_regression_top_iteration_ctrl_0_0.tcl
# Log file: E:/XILINX/Projects/ML_linear_regression/linear_regression_new/linear_regression/linear_regression.runs/linear_regression_top_iteration_ctrl_0_0_synth_1/linear_regression_top_iteration_ctrl_0_0.vds
# Journal file: E:/XILINX/Projects/ML_linear_regression/linear_regression_new/linear_regression/linear_regression.runs/linear_regression_top_iteration_ctrl_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source linear_regression_top_iteration_ctrl_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/XILINX/Projects/ML_linear_regression/linear_regression_new/linear_regression/linear_regression.ip_user_files/IP_data_proc'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/XILINX/Projects/ML_linear_regression/linear_regression_new/linear_regression/linear_regression.ip_user_files/IP_datapath'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/XILINX/Projects/ML_linear_regression/linear_regression_new/linear_regression/linear_regression.ip_user_files/IP_iteration_ctrl'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/vivado/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is e:/XILINX/Projects/ML_linear_regression/linear_regression_new/linear_regression/linear_regression.cache/ip 
Command: synth_design -top linear_regression_top_iteration_ctrl_0_0 -part xc7vx415tffg1157-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx415t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx415t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12488 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 467.098 ; gain = 103.102
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'linear_regression_top_iteration_ctrl_0_0' [e:/XILINX/Projects/ML_linear_regression/linear_regression_new/linear_regression/src/linear_regression_top/ip/linear_regression_top_iteration_ctrl_0_0/synth/linear_regression_top_iteration_ctrl_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'iteration_ctrl' [E:/XILINX/Projects/ML_linear_regression/linear_regression_new/linear_regression/linear_regression.srcs/sources_1/imports/src/iteration_ctrl.v:23]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter WAIT bound to: 1 - type: integer 
	Parameter INITIAL bound to: 2 - type: integer 
	Parameter CAL bound to: 3 - type: integer 
	Parameter UPDATE bound to: 4 - type: integer 
	Parameter DONE bound to: 5 - type: integer 
	Parameter sel_init bound to: 0 - type: integer 
	Parameter sel_theta_cal bound to: 1 - type: integer 
	Parameter sel_X bound to: 2 - type: integer 
	Parameter CAL_CYCLE bound to: 10 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [E:/XILINX/Projects/ML_linear_regression/linear_regression_new/linear_regression/linear_regression.srcs/sources_1/imports/src/iteration_ctrl.v:79]
INFO: [Synth 8-6155] done synthesizing module 'iteration_ctrl' (1#1) [E:/XILINX/Projects/ML_linear_regression/linear_regression_new/linear_regression/linear_regression.srcs/sources_1/imports/src/iteration_ctrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'linear_regression_top_iteration_ctrl_0_0' (2#1) [e:/XILINX/Projects/ML_linear_regression/linear_regression_new/linear_regression/src/linear_regression_top/ip/linear_regression_top_iteration_ctrl_0_0/synth/linear_regression_top_iteration_ctrl_0_0.v:58]
WARNING: [Synth 8-3331] design iteration_ctrl has unconnected port conv_flag_in
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 522.512 ; gain = 158.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 522.512 ; gain = 158.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx415tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 522.512 ; gain = 158.516
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx415tffg1157-1
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'iteration_ctrl'
INFO: [Synth 8-5544] ROM "en_theta" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_theta" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                             0000
                    WAIT |                              001 |                             0001
                 INITIAL |                              010 |                             0010
                     CAL |                              011 |                             0011
                  UPDATE |                              100 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'iteration_ctrl'
WARNING: [Synth 8-327] inferring latch for variable 'output_valid_reg' [E:/XILINX/Projects/ML_linear_regression/linear_regression_new/linear_regression/linear_regression.srcs/sources_1/imports/src/iteration_ctrl.v:132]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 522.512 ; gain = 158.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module iteration_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2160 (col length:120)
BRAMs: 1760 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design linear_regression_top_iteration_ctrl_0_0 has unconnected port conv_flag_in
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/output_valid_reg )
INFO: [Synth 8-3332] Sequential element (inst/output_valid_reg) is unused and will be removed from module linear_regression_top_iteration_ctrl_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 815.316 ; gain = 451.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 815.316 ; gain = 451.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 815.316 ; gain = 451.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 815.316 ; gain = 451.320
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 815.316 ; gain = 451.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 815.316 ; gain = 451.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 815.316 ; gain = 451.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 815.316 ; gain = 451.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 815.316 ; gain = 451.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     3|
|4     |LUT4 |     2|
|5     |LUT5 |     2|
|6     |LUT6 |     4|
|7     |FDCE |     7|
+------+-----+------+

Report Instance Areas: 
+------+---------+---------------+------+
|      |Instance |Module         |Cells |
+------+---------+---------------+------+
|1     |top      |               |    20|
|2     |  inst   |iteration_ctrl |    20|
+------+---------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 815.316 ; gain = 451.320
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 815.316 ; gain = 451.320
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 815.316 ; gain = 451.320
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 927.746 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 927.746 ; gain = 577.059
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 927.746 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'E:/XILINX/Projects/ML_linear_regression/linear_regression_new/linear_regression/linear_regression.runs/linear_regression_top_iteration_ctrl_0_0_synth_1/linear_regression_top_iteration_ctrl_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1492.625 ; gain = 564.879
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1492.625 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/XILINX/Projects/ML_linear_regression/linear_regression_new/linear_regression/linear_regression.runs/linear_regression_top_iteration_ctrl_0_0_synth_1/linear_regression_top_iteration_ctrl_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file linear_regression_top_iteration_ctrl_0_0_utilization_synth.rpt -pb linear_regression_top_iteration_ctrl_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 10 16:45:10 2021...
