TimeQuest Timing Analyzer report for kurs
Mon May 20 21:29:05 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLK'
 12. Slow Model Hold: 'CLK'
 13. Slow Model Minimum Pulse Width: 'Write'
 14. Slow Model Minimum Pulse Width: 'CLK'
 15. Setup Times
 16. Hold Times
 17. Propagation Delay
 18. Minimum Propagation Delay
 19. Fast Model Setup Summary
 20. Fast Model Hold Summary
 21. Fast Model Recovery Summary
 22. Fast Model Removal Summary
 23. Fast Model Minimum Pulse Width Summary
 24. Fast Model Setup: 'CLK'
 25. Fast Model Hold: 'CLK'
 26. Fast Model Minimum Pulse Width: 'Write'
 27. Fast Model Minimum Pulse Width: 'CLK'
 28. Setup Times
 29. Hold Times
 30. Propagation Delay
 31. Minimum Propagation Delay
 32. Multicorner Timing Analysis Summary
 33. Setup Times
 34. Hold Times
 35. Progagation Delay
 36. Minimum Progagation Delay
 37. Setup Transfers
 38. Hold Transfers
 39. Report TCCS
 40. Report RSKM
 41. Unconstrained Paths
 42. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; kurs                                                              ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5Q208C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; CLK        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK }   ;
; Write      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Write } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 256.87 MHz ; 256.87 MHz      ; CLK        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CLK   ; -2.893 ; -42.679       ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK   ; 0.754 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; Write ; -1.941 ; -31.621               ;
; CLK   ; -1.777 ; -37.393               ;
+-------+--------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK'                                                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.893 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[0]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[20] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.930      ;
; -2.807 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[0]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[19] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.844      ;
; -2.763 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[1]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[20] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.800      ;
; -2.721 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[0]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[18] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.758      ;
; -2.677 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[1]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[19] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.714      ;
; -2.629 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[2]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[20] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.666      ;
; -2.591 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[1]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[18] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.628      ;
; -2.543 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[2]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[19] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.580      ;
; -2.531 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[0]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[17] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.568      ;
; -2.493 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[3]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[20] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.530      ;
; -2.457 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[4]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[20] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.494      ;
; -2.457 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[2]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[18] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.494      ;
; -2.445 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[0]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[16] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.482      ;
; -2.407 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[3]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[19] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.444      ;
; -2.401 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[1]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[17] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.438      ;
; -2.371 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[4]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[19] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.408      ;
; -2.359 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[0]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[15] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.396      ;
; -2.322 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[5]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[20] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.359      ;
; -2.321 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[3]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[18] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.358      ;
; -2.315 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[1]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[16] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.352      ;
; -2.286 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[6]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[20] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.323      ;
; -2.285 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[4]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[18] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.322      ;
; -2.273 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[0]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[14] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.310      ;
; -2.267 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[2]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[17] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.304      ;
; -2.236 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[5]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[19] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.273      ;
; -2.229 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[1]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[15] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.266      ;
; -2.200 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[6]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[19] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.237      ;
; -2.187 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[0]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[13] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.224      ;
; -2.181 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[2]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[16] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.218      ;
; -2.150 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[7]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[20] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.187      ;
; -2.150 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[5]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[18] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.187      ;
; -2.143 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[1]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[14] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.180      ;
; -2.131 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[3]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[17] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.168      ;
; -2.114 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[6]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[18] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.151      ;
; -2.101 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[0]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[12] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.138      ;
; -2.095 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[4]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[17] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.132      ;
; -2.095 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[2]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[15] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.132      ;
; -2.064 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[8]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[20] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.101      ;
; -2.064 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[7]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[19] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.101      ;
; -2.057 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[1]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[13] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.094      ;
; -2.045 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[3]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[16] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.082      ;
; -2.015 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[0]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[11] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.052      ;
; -2.009 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[4]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[16] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.046      ;
; -2.009 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[2]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[14] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.046      ;
; -1.998 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[9]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[20] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.035      ;
; -1.978 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[8]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[19] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.015      ;
; -1.978 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[7]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[18] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.015      ;
; -1.971 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[1]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[12] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 3.008      ;
; -1.960 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[5]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[17] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 2.997      ;
; -1.959 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[3]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[15] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 2.996      ;
; -1.929 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[0]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[10] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 2.966      ;
; -1.924 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[6]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[17] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 2.961      ;
; -1.923 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[4]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[15] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 2.960      ;
; -1.923 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[2]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[13] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 2.960      ;
; -1.912 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[9]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[19] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 2.949      ;
; -1.892 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[8]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[18] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 2.929      ;
; -1.885 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[1]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[11] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 2.922      ;
; -1.874 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[5]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[16] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 2.911      ;
; -1.873 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[3]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[14] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 2.910      ;
; -1.838 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[6]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[16] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 2.875      ;
; -1.837 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[4]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[14] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 2.874      ;
; -1.837 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[2]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[12] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 2.874      ;
; -1.826 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[9]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[18] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 2.863      ;
; -1.799 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[1]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[10] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 2.836      ;
; -1.789 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[10] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[20] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.829      ;
; -1.788 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[7]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[17] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 2.825      ;
; -1.788 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[5]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[15] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 2.825      ;
; -1.787 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[3]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[13] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 2.824      ;
; -1.752 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[6]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[15] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 2.789      ;
; -1.751 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[0]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[9]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.791      ;
; -1.751 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[4]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[13] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 2.788      ;
; -1.751 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[2]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[11] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 2.788      ;
; -1.708 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[11] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[20] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.748      ;
; -1.703 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[10] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[19] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.743      ;
; -1.702 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[8]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[17] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 2.739      ;
; -1.702 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[7]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[16] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 2.739      ;
; -1.702 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[5]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[14] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 2.739      ;
; -1.701 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[3]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[12] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 2.738      ;
; -1.666 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[6]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[14] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 2.703      ;
; -1.665 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[0]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[8]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.705      ;
; -1.665 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[4]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[12] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 2.702      ;
; -1.665 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[2]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[10] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 2.702      ;
; -1.636 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[9]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[17] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 2.673      ;
; -1.627 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[12] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[20] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.667      ;
; -1.622 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[11] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[19] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.662      ;
; -1.621 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[1]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[9]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.661      ;
; -1.617 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[10] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[18] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.657      ;
; -1.616 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[8]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[16] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 2.653      ;
; -1.616 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[7]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[15] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 2.653      ;
; -1.616 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[5]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[13] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 2.653      ;
; -1.615 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[3]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[11] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 2.652      ;
; -1.591 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[13] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[20] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.631      ;
; -1.580 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[6]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[13] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 2.617      ;
; -1.579 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[0]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[7]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.619      ;
; -1.579 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[4]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[11] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 2.616      ;
; -1.550 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[9]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[16] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 2.587      ;
; -1.541 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[12] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[19] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.581      ;
; -1.536 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[11] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[18] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.576      ;
; -1.535 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[1]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[8]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 2.575      ;
; -1.530 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[8]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[15] ; CLK          ; CLK         ; 1.000        ; -0.003     ; 2.567      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK'                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.754 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_nkh:auto_generated|safe_q[2]                      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_nkh:auto_generated|safe_q[2]                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.060      ;
; 1.164 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[1]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[1]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.470      ;
; 1.166 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[10] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[10] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.472      ;
; 1.171 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[11] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[11] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.477      ;
; 1.171 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[19] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[19] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.477      ;
; 1.176 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[3]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[3]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[12] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[12] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.482      ;
; 1.177 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[5]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[5]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[7]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[7]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[8]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[8]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[9]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[9]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[14] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[14] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[17] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[17] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.178 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_nkh:auto_generated|safe_q[1]                      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_nkh:auto_generated|safe_q[1]                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.484      ;
; 1.209 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_nkh:auto_generated|safe_q[0]                      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_nkh:auto_generated|safe_q[0]                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.515      ;
; 1.217 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[0]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[0]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.523      ;
; 1.225 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[2]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[2]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[4]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[4]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[13] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[13] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[18] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[18] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.531      ;
; 1.226 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[6]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[6]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[20] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[10] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[20] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[11] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[20] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[12] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[20] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[13] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[20] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[14] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[15] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[15] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[20] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[15] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[16] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[16] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[20] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[16] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[20] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[17] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[20] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[18] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[20] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[19] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[20] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[20] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.532      ;
; 1.645 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[10] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[11] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.951      ;
; 1.650 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[11] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[12] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.956      ;
; 1.650 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[19] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[20] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.956      ;
; 1.655 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[3]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[4]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.961      ;
; 1.655 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[12] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[13] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.961      ;
; 1.656 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[7]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[8]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.962      ;
; 1.656 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[8]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[9]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.962      ;
; 1.656 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[5]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[6]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.962      ;
; 1.656 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[14] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[15] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.962      ;
; 1.657 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_nkh:auto_generated|safe_q[1]                      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_nkh:auto_generated|safe_q[2]                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.963      ;
; 1.685 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_nkh:auto_generated|safe_q[0]                      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_nkh:auto_generated|safe_q[1]                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.991      ;
; 1.693 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[0]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[1]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.999      ;
; 1.705 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[18] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[19] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.011      ;
; 1.705 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[2]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[3]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.011      ;
; 1.705 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[4]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[5]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.011      ;
; 1.705 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[13] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[14] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.011      ;
; 1.706 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[6]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[7]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.012      ;
; 1.706 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[16] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[17] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.012      ;
; 1.706 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[15] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[16] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.012      ;
; 1.731 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[10] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[12] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.037      ;
; 1.736 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[11] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[13] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.042      ;
; 1.741 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[3]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[5]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.047      ;
; 1.741 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[12] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[14] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.047      ;
; 1.742 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[7]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[9]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.048      ;
; 1.742 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[5]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[7]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.048      ;
; 1.742 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[14] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[16] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.048      ;
; 1.753 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[1]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[2]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.059      ;
; 1.766 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[17] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[18] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.072      ;
; 1.768 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[9]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[10] ; CLK          ; CLK         ; 0.000        ; -0.003     ; 2.071      ;
; 1.771 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_nkh:auto_generated|safe_q[0]                      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_nkh:auto_generated|safe_q[2]                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.077      ;
; 1.791 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[18] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[20] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.097      ;
; 1.791 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[2]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[4]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.097      ;
; 1.791 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[4]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[6]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.097      ;
; 1.791 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[13] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[15] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.097      ;
; 1.792 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[6]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[8]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.098      ;
; 1.792 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[15] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[17] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.098      ;
; 1.817 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[10] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[13] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.123      ;
; 1.822 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[11] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[14] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.128      ;
; 1.827 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[3]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[6]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.133      ;
; 1.827 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[12] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[15] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.133      ;
; 1.828 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[5]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[8]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.134      ;
; 1.828 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[14] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[17] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.134      ;
; 1.834 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[8]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[10] ; CLK          ; CLK         ; 0.000        ; -0.003     ; 2.137      ;
; 1.839 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[1]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[3]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.145      ;
; 1.852 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[17] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[19] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.158      ;
; 1.854 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[9]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[11] ; CLK          ; CLK         ; 0.000        ; -0.003     ; 2.157      ;
; 1.877 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[2]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[5]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.183      ;
; 1.877 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[4]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[7]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.183      ;
; 1.877 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[13] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[16] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.183      ;
; 1.878 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[6]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[9]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.184      ;
; 1.883 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[0]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[2]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.189      ;
; 1.896 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[16] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[18] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.202      ;
; 1.902 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[20] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[0]  ; CLK          ; CLK         ; 0.000        ; 0.003      ; 2.211      ;
; 1.902 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[20] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[1]  ; CLK          ; CLK         ; 0.000        ; 0.003      ; 2.211      ;
; 1.902 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[20] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[2]  ; CLK          ; CLK         ; 0.000        ; 0.003      ; 2.211      ;
; 1.902 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[20] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[3]  ; CLK          ; CLK         ; 0.000        ; 0.003      ; 2.211      ;
; 1.902 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[20] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[4]  ; CLK          ; CLK         ; 0.000        ; 0.003      ; 2.211      ;
; 1.902 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[20] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[5]  ; CLK          ; CLK         ; 0.000        ; 0.003      ; 2.211      ;
; 1.902 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[20] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[6]  ; CLK          ; CLK         ; 0.000        ; 0.003      ; 2.211      ;
; 1.902 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[20] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[7]  ; CLK          ; CLK         ; 0.000        ; 0.003      ; 2.211      ;
; 1.902 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[20] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[8]  ; CLK          ; CLK         ; 0.000        ; 0.003      ; 2.211      ;
; 1.902 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[20] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[9]  ; CLK          ; CLK         ; 0.000        ; 0.003      ; 2.211      ;
; 1.903 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[10] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[14] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.209      ;
; 1.908 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[11] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[15] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.214      ;
; 1.913 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[3]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[7]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.219      ;
; 1.913 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[12] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[16] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.219      ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Write'                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------+
; -1.941 ; 1.000        ; 2.941          ; Port Rate        ; Write ; Rise       ; Write                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Write ; Rise       ; 20-Bit-Register:inst8|inst0  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Write ; Rise       ; 20-Bit-Register:inst8|inst0  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Write ; Rise       ; 20-Bit-Register:inst8|inst1  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Write ; Rise       ; 20-Bit-Register:inst8|inst1  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Write ; Rise       ; 20-Bit-Register:inst8|inst10 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Write ; Rise       ; 20-Bit-Register:inst8|inst10 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Write ; Rise       ; 20-Bit-Register:inst8|inst11 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Write ; Rise       ; 20-Bit-Register:inst8|inst11 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Write ; Rise       ; 20-Bit-Register:inst8|inst12 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Write ; Rise       ; 20-Bit-Register:inst8|inst12 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Write ; Rise       ; 20-Bit-Register:inst8|inst13 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Write ; Rise       ; 20-Bit-Register:inst8|inst13 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Write ; Rise       ; 20-Bit-Register:inst8|inst14 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Write ; Rise       ; 20-Bit-Register:inst8|inst14 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Write ; Rise       ; 20-Bit-Register:inst8|inst15 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Write ; Rise       ; 20-Bit-Register:inst8|inst15 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Write ; Rise       ; 20-Bit-Register:inst8|inst16 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Write ; Rise       ; 20-Bit-Register:inst8|inst16 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Write ; Rise       ; 20-Bit-Register:inst8|inst17 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Write ; Rise       ; 20-Bit-Register:inst8|inst17 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Write ; Rise       ; 20-Bit-Register:inst8|inst18 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Write ; Rise       ; 20-Bit-Register:inst8|inst18 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Write ; Rise       ; 20-Bit-Register:inst8|inst19 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Write ; Rise       ; 20-Bit-Register:inst8|inst19 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Write ; Rise       ; 20-Bit-Register:inst8|inst2  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Write ; Rise       ; 20-Bit-Register:inst8|inst2  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Write ; Rise       ; 20-Bit-Register:inst8|inst3  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Write ; Rise       ; 20-Bit-Register:inst8|inst3  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Write ; Rise       ; 20-Bit-Register:inst8|inst4  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Write ; Rise       ; 20-Bit-Register:inst8|inst4  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Write ; Rise       ; 20-Bit-Register:inst8|inst5  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Write ; Rise       ; 20-Bit-Register:inst8|inst5  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Write ; Rise       ; 20-Bit-Register:inst8|inst6  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Write ; Rise       ; 20-Bit-Register:inst8|inst6  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Write ; Rise       ; 20-Bit-Register:inst8|inst7  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Write ; Rise       ; 20-Bit-Register:inst8|inst7  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Write ; Rise       ; 20-Bit-Register:inst8|inst8  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Write ; Rise       ; 20-Bit-Register:inst8|inst8  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Write ; Rise       ; 20-Bit-Register:inst8|inst9  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Write ; Rise       ; 20-Bit-Register:inst8|inst9  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Write ; Rise       ; Write|combout                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Write ; Rise       ; Write|combout                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Write ; Rise       ; Write~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Write ; Rise       ; Write~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Write ; Rise       ; Write~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Write ; Rise       ; Write~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Write ; Rise       ; inst8|inst0|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Write ; Rise       ; inst8|inst0|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Write ; Rise       ; inst8|inst10|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Write ; Rise       ; inst8|inst10|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Write ; Rise       ; inst8|inst11|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Write ; Rise       ; inst8|inst11|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Write ; Rise       ; inst8|inst12|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Write ; Rise       ; inst8|inst12|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Write ; Rise       ; inst8|inst13|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Write ; Rise       ; inst8|inst13|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Write ; Rise       ; inst8|inst14|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Write ; Rise       ; inst8|inst14|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Write ; Rise       ; inst8|inst15|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Write ; Rise       ; inst8|inst15|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Write ; Rise       ; inst8|inst16|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Write ; Rise       ; inst8|inst16|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Write ; Rise       ; inst8|inst17|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Write ; Rise       ; inst8|inst17|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Write ; Rise       ; inst8|inst18|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Write ; Rise       ; inst8|inst18|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Write ; Rise       ; inst8|inst19|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Write ; Rise       ; inst8|inst19|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Write ; Rise       ; inst8|inst1|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Write ; Rise       ; inst8|inst1|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Write ; Rise       ; inst8|inst2|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Write ; Rise       ; inst8|inst2|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Write ; Rise       ; inst8|inst3|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Write ; Rise       ; inst8|inst3|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Write ; Rise       ; inst8|inst4|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Write ; Rise       ; inst8|inst4|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Write ; Rise       ; inst8|inst5|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Write ; Rise       ; inst8|inst5|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Write ; Rise       ; inst8|inst6|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Write ; Rise       ; inst8|inst6|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Write ; Rise       ; inst8|inst7|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Write ; Rise       ; inst8|inst7|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Write ; Rise       ; inst8|inst8|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Write ; Rise       ; inst8|inst8|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Write ; Rise       ; inst8|inst9|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Write ; Rise       ; inst8|inst9|clk              ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK'                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; -1.777 ; 1.000        ; 2.777          ; Port Rate        ; CLK   ; Rise       ; CLK                                                                                                         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[0]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[0]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[10] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[10] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[11] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[11] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[12] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[12] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[13] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[13] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[14] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[14] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[15] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[15] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[16] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[16] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[17] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[17] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[18] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[18] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[19] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[19] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[1]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[1]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[20] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[20] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[2]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[2]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[3]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[3]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[4]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[4]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[5]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[5]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[6]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[6]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[7]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[7]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[8]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[8]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[9]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[9]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_nkh:auto_generated|safe_q[0]                      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_nkh:auto_generated|safe_q[0]                      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_nkh:auto_generated|safe_q[1]                      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_nkh:auto_generated|safe_q[1]                      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_nkh:auto_generated|safe_q[2]                      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_nkh:auto_generated|safe_q[2]                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK|combout                                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK|combout                                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Fall       ; inst3|LPM_MUX_component|auto_generated|_~0|combout                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Fall       ; inst3|LPM_MUX_component|auto_generated|_~0|combout                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst3|LPM_MUX_component|auto_generated|_~0|datac                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst3|LPM_MUX_component|auto_generated|_~0|datac                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst3|LPM_MUX_component|auto_generated|result_node[0]|combout                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst3|LPM_MUX_component|auto_generated|result_node[0]|combout                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Fall       ; inst3|LPM_MUX_component|auto_generated|result_node[0]|datac                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Fall       ; inst3|LPM_MUX_component|auto_generated|result_node[0]|datac                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst3|LPM_MUX_component|auto_generated|result_node[0]~clkctrl|inclk[0]                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst3|LPM_MUX_component|auto_generated|result_node[0]~clkctrl|inclk[0]                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst3|LPM_MUX_component|auto_generated|result_node[0]~clkctrl|outclk                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst3|LPM_MUX_component|auto_generated|result_node[0]~clkctrl|outclk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[10]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[10]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[11]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[11]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[12]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[12]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[13]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[13]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[14]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[14]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[15]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[15]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[16]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[16]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[17]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[17]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[18]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[18]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[19]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[19]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[20]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[20]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                                    ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Data[*]   ; Write      ; 4.560 ; 4.560 ; Rise       ; Write           ;
;  Data[0]  ; Write      ; 4.340 ; 4.340 ; Rise       ; Write           ;
;  Data[1]  ; Write      ; 3.726 ; 3.726 ; Rise       ; Write           ;
;  Data[2]  ; Write      ; 3.900 ; 3.900 ; Rise       ; Write           ;
;  Data[3]  ; Write      ; 3.910 ; 3.910 ; Rise       ; Write           ;
;  Data[4]  ; Write      ; 3.886 ; 3.886 ; Rise       ; Write           ;
;  Data[5]  ; Write      ; 4.368 ; 4.368 ; Rise       ; Write           ;
;  Data[6]  ; Write      ; 4.165 ; 4.165 ; Rise       ; Write           ;
;  Data[7]  ; Write      ; 4.379 ; 4.379 ; Rise       ; Write           ;
;  Data[8]  ; Write      ; 0.439 ; 0.439 ; Rise       ; Write           ;
;  Data[9]  ; Write      ; 4.560 ; 4.560 ; Rise       ; Write           ;
;  Data[10] ; Write      ; 0.471 ; 0.471 ; Rise       ; Write           ;
;  Data[11] ; Write      ; 0.099 ; 0.099 ; Rise       ; Write           ;
;  Data[12] ; Write      ; 3.897 ; 3.897 ; Rise       ; Write           ;
;  Data[13] ; Write      ; 4.207 ; 4.207 ; Rise       ; Write           ;
;  Data[14] ; Write      ; 4.200 ; 4.200 ; Rise       ; Write           ;
;  Data[15] ; Write      ; 4.354 ; 4.354 ; Rise       ; Write           ;
;  Data[16] ; Write      ; 3.727 ; 3.727 ; Rise       ; Write           ;
;  Data[17] ; Write      ; 4.402 ; 4.402 ; Rise       ; Write           ;
;  Data[18] ; Write      ; 3.893 ; 3.893 ; Rise       ; Write           ;
;  Data[19] ; Write      ; 3.728 ; 3.728 ; Rise       ; Write           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Data[*]   ; Write      ; 0.167  ; 0.167  ; Rise       ; Write           ;
;  Data[0]  ; Write      ; -4.074 ; -4.074 ; Rise       ; Write           ;
;  Data[1]  ; Write      ; -3.460 ; -3.460 ; Rise       ; Write           ;
;  Data[2]  ; Write      ; -3.634 ; -3.634 ; Rise       ; Write           ;
;  Data[3]  ; Write      ; -3.644 ; -3.644 ; Rise       ; Write           ;
;  Data[4]  ; Write      ; -3.620 ; -3.620 ; Rise       ; Write           ;
;  Data[5]  ; Write      ; -4.102 ; -4.102 ; Rise       ; Write           ;
;  Data[6]  ; Write      ; -3.899 ; -3.899 ; Rise       ; Write           ;
;  Data[7]  ; Write      ; -4.113 ; -4.113 ; Rise       ; Write           ;
;  Data[8]  ; Write      ; -0.173 ; -0.173 ; Rise       ; Write           ;
;  Data[9]  ; Write      ; -4.294 ; -4.294 ; Rise       ; Write           ;
;  Data[10] ; Write      ; -0.205 ; -0.205 ; Rise       ; Write           ;
;  Data[11] ; Write      ; 0.167  ; 0.167  ; Rise       ; Write           ;
;  Data[12] ; Write      ; -3.631 ; -3.631 ; Rise       ; Write           ;
;  Data[13] ; Write      ; -3.941 ; -3.941 ; Rise       ; Write           ;
;  Data[14] ; Write      ; -3.934 ; -3.934 ; Rise       ; Write           ;
;  Data[15] ; Write      ; -4.088 ; -4.088 ; Rise       ; Write           ;
;  Data[16] ; Write      ; -3.461 ; -3.461 ; Rise       ; Write           ;
;  Data[17] ; Write      ; -4.136 ; -4.136 ; Rise       ; Write           ;
;  Data[18] ; Write      ; -3.627 ; -3.627 ; Rise       ; Write           ;
;  Data[19] ; Write      ; -3.462 ; -3.462 ; Rise       ; Write           ;
+-----------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; Start      ; PWM         ; 10.336 ;    ;    ; 10.336 ;
+------------+-------------+--------+----+----+--------+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; Start      ; PWM         ; 10.336 ;    ;    ; 10.336 ;
+------------+-------------+--------+----+----+--------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CLK   ; -0.464 ; -2.707        ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK   ; 0.245 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; Write ; -1.380 ; -21.380               ;
; CLK   ; -1.222 ; -25.222               ;
+-------+--------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK'                                                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.464 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[0]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[20] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 1.494      ;
; -0.429 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[0]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[19] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 1.459      ;
; -0.412 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[1]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[20] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 1.442      ;
; -0.394 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[0]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[18] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 1.424      ;
; -0.377 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[1]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[19] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 1.407      ;
; -0.342 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[1]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[18] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 1.372      ;
; -0.339 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[2]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[20] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 1.369      ;
; -0.304 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[2]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[19] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 1.334      ;
; -0.300 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[0]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[17] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 1.330      ;
; -0.291 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[3]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[20] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 1.321      ;
; -0.269 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[4]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[20] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 1.299      ;
; -0.269 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[2]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[18] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 1.299      ;
; -0.265 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[0]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[16] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 1.295      ;
; -0.256 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[3]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[19] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 1.286      ;
; -0.248 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[1]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[17] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 1.278      ;
; -0.234 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[4]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[19] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 1.264      ;
; -0.230 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[0]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[15] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 1.260      ;
; -0.221 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[5]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[20] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 1.251      ;
; -0.221 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[3]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[18] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 1.251      ;
; -0.213 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[1]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[16] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 1.243      ;
; -0.200 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[6]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[20] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 1.230      ;
; -0.199 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[4]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[18] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 1.229      ;
; -0.195 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[0]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[14] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 1.225      ;
; -0.186 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[5]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[19] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 1.216      ;
; -0.178 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[1]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[15] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 1.208      ;
; -0.175 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[2]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[17] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 1.205      ;
; -0.165 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[6]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[19] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 1.195      ;
; -0.160 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[0]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[13] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 1.190      ;
; -0.152 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[7]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[20] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 1.182      ;
; -0.151 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[5]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[18] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 1.181      ;
; -0.143 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[1]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[14] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 1.173      ;
; -0.140 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[2]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[16] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 1.170      ;
; -0.130 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[6]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[18] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 1.160      ;
; -0.127 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[3]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[17] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 1.157      ;
; -0.125 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[0]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[12] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 1.155      ;
; -0.117 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[8]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[20] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 1.147      ;
; -0.117 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[7]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[19] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 1.147      ;
; -0.108 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[1]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[13] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 1.138      ;
; -0.105 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[4]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[17] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 1.135      ;
; -0.105 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[2]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[15] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 1.135      ;
; -0.092 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[3]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[16] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 1.122      ;
; -0.090 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[0]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[11] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 1.120      ;
; -0.082 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[8]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[19] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 1.112      ;
; -0.082 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[7]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[18] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 1.112      ;
; -0.077 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[9]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[20] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 1.107      ;
; -0.073 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[1]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[12] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 1.103      ;
; -0.070 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[4]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[16] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 1.100      ;
; -0.070 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[2]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[14] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 1.100      ;
; -0.057 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[5]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[17] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 1.087      ;
; -0.057 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[3]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[15] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 1.087      ;
; -0.055 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[0]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[10] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 1.085      ;
; -0.047 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[8]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[18] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 1.077      ;
; -0.042 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[9]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[19] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 1.072      ;
; -0.038 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[1]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[11] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 1.068      ;
; -0.036 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[6]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[17] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 1.066      ;
; -0.035 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[4]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[15] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 1.065      ;
; -0.035 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[2]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[13] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 1.065      ;
; -0.022 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[5]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[16] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 1.052      ;
; -0.022 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[3]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[14] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 1.052      ;
; -0.007 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[9]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[18] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 1.037      ;
; -0.003 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[1]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[10] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 1.033      ;
; -0.001 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[6]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[16] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 1.031      ;
; 0.000  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[4]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[14] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 1.030      ;
; 0.000  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[2]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[12] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 1.030      ;
; 0.012  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[7]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[17] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 1.018      ;
; 0.013  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[10] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[20] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 1.019      ;
; 0.013  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[5]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[15] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 1.017      ;
; 0.013  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[3]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[13] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 1.017      ;
; 0.034  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[0]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[9]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 0.998      ;
; 0.034  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[6]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[15] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 0.996      ;
; 0.035  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[4]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[13] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 0.995      ;
; 0.035  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[2]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[11] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 0.995      ;
; 0.046  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[11] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[20] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 0.986      ;
; 0.047  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[8]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[17] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 0.983      ;
; 0.047  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[7]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[16] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 0.983      ;
; 0.048  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[10] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[19] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 0.984      ;
; 0.048  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[5]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[14] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 0.982      ;
; 0.048  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[3]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[12] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 0.982      ;
; 0.069  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[0]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[8]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 0.963      ;
; 0.069  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[6]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[14] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 0.961      ;
; 0.070  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[4]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[12] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 0.960      ;
; 0.070  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[2]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[10] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 0.960      ;
; 0.078  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[12] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[20] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 0.954      ;
; 0.081  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[11] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[19] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 0.951      ;
; 0.082  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[8]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[16] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 0.948      ;
; 0.082  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[7]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[15] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 0.948      ;
; 0.083  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[10] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[18] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 0.949      ;
; 0.083  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[5]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[13] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 0.947      ;
; 0.083  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[3]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[11] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 0.947      ;
; 0.086  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[1]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[9]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 0.946      ;
; 0.087  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[9]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[17] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 0.943      ;
; 0.100  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[13] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[20] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 0.932      ;
; 0.104  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[0]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[7]  ; CLK          ; CLK         ; 1.000        ; 0.000      ; 0.928      ;
; 0.104  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[6]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[13] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 0.926      ;
; 0.105  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[4]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[11] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 0.925      ;
; 0.113  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[12] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[19] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 0.919      ;
; 0.116  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[11] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[18] ; CLK          ; CLK         ; 1.000        ; 0.000      ; 0.916      ;
; 0.117  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[8]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[15] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 0.913      ;
; 0.117  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[7]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[14] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 0.913      ;
; 0.118  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[5]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[12] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 0.912      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK'                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.245 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_nkh:auto_generated|safe_q[2]                      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_nkh:auto_generated|safe_q[2]                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.397      ;
; 0.355 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[10] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[10] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.507      ;
; 0.356 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[1]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[1]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.508      ;
; 0.357 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[11] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[11] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[19] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[19] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.509      ;
; 0.360 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[3]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[3]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[5]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[5]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[12] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[12] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[7]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[7]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[8]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[8]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[9]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[9]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[14] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[14] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[17] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[17] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_nkh:auto_generated|safe_q[1]                      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_nkh:auto_generated|safe_q[1]                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.514      ;
; 0.365 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_nkh:auto_generated|safe_q[0]                      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_nkh:auto_generated|safe_q[0]                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.517      ;
; 0.367 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[0]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[0]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.519      ;
; 0.371 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[2]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[2]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[4]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[4]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[13] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[13] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[18] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[18] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[6]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[6]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[15] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[15] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[16] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[16] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.524      ;
; 0.374 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[20] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[20] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.526      ;
; 0.483 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[20] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[10] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.635      ;
; 0.483 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[20] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[11] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.635      ;
; 0.483 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[20] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[12] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.635      ;
; 0.483 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[20] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[13] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.635      ;
; 0.483 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[20] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[14] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.635      ;
; 0.483 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[20] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[15] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.635      ;
; 0.483 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[20] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[16] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.635      ;
; 0.483 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[20] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[17] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.635      ;
; 0.483 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[20] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[18] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.635      ;
; 0.483 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[20] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[19] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.635      ;
; 0.493 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[10] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[11] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.645      ;
; 0.495 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[11] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[12] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.647      ;
; 0.495 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[19] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[20] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.647      ;
; 0.498 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[3]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[4]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[12] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[13] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[5]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[6]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.650      ;
; 0.499 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[7]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[8]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[8]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[9]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[14] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[15] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.651      ;
; 0.500 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_nkh:auto_generated|safe_q[1]                      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_nkh:auto_generated|safe_q[2]                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.652      ;
; 0.505 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_nkh:auto_generated|safe_q[0]                      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_nkh:auto_generated|safe_q[1]                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.657      ;
; 0.507 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[0]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[1]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.659      ;
; 0.511 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[18] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[19] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[2]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[3]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[4]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[5]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[13] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[14] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.663      ;
; 0.512 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[6]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[7]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[16] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[17] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[15] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[16] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.664      ;
; 0.528 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[10] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[12] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.680      ;
; 0.530 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[11] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[13] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.682      ;
; 0.533 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[3]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[5]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.685      ;
; 0.533 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[12] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[14] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.685      ;
; 0.533 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[5]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[7]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.685      ;
; 0.534 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[7]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[9]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.686      ;
; 0.534 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[14] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[16] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.686      ;
; 0.540 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_nkh:auto_generated|safe_q[0]                      ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_nkh:auto_generated|safe_q[2]                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.692      ;
; 0.546 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[18] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[20] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.698      ;
; 0.546 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[2]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[4]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.698      ;
; 0.546 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[4]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[6]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.698      ;
; 0.546 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[13] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[15] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.698      ;
; 0.547 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[6]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[8]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.699      ;
; 0.547 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[15] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[17] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.699      ;
; 0.548 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[9]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[10] ; CLK          ; CLK         ; 0.000        ; -0.002     ; 0.698      ;
; 0.549 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[1]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[2]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.701      ;
; 0.554 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[17] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[18] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.706      ;
; 0.563 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[10] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[13] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.715      ;
; 0.565 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[11] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[14] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.717      ;
; 0.568 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[3]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[6]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.720      ;
; 0.568 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[12] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[15] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.720      ;
; 0.568 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[5]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[8]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.720      ;
; 0.569 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[14] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[17] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.721      ;
; 0.581 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[2]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[5]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.733      ;
; 0.581 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[4]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[7]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.733      ;
; 0.581 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[13] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[16] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.733      ;
; 0.582 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[6]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[9]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.734      ;
; 0.583 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[9]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[11] ; CLK          ; CLK         ; 0.000        ; -0.002     ; 0.733      ;
; 0.584 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[1]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[3]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.736      ;
; 0.588 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[8]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[10] ; CLK          ; CLK         ; 0.000        ; -0.002     ; 0.738      ;
; 0.589 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[17] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[19] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.741      ;
; 0.598 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[10] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[14] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.750      ;
; 0.600 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[11] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[15] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.752      ;
; 0.601 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[0]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[2]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.753      ;
; 0.603 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[3]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[7]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.755      ;
; 0.603 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[12] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[16] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.755      ;
; 0.603 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[5]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[9]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.755      ;
; 0.606 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[16] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[18] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.758      ;
; 0.616 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[2]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[6]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.768      ;
; 0.616 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[4]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[8]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.768      ;
; 0.616 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[13] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[17] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.768      ;
; 0.618 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[9]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[12] ; CLK          ; CLK         ; 0.000        ; -0.002     ; 0.768      ;
; 0.619 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[1]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[4]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.771      ;
; 0.623 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[8]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[11] ; CLK          ; CLK         ; 0.000        ; -0.002     ; 0.773      ;
; 0.623 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[7]  ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[10] ; CLK          ; CLK         ; 0.000        ; -0.002     ; 0.773      ;
; 0.624 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[17] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[20] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.776      ;
; 0.633 ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[10] ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[15] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.785      ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Write'                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; Write ; Rise       ; Write                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Write ; Rise       ; 20-Bit-Register:inst8|inst0  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Write ; Rise       ; 20-Bit-Register:inst8|inst0  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Write ; Rise       ; 20-Bit-Register:inst8|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Write ; Rise       ; 20-Bit-Register:inst8|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Write ; Rise       ; 20-Bit-Register:inst8|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Write ; Rise       ; 20-Bit-Register:inst8|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Write ; Rise       ; 20-Bit-Register:inst8|inst11 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Write ; Rise       ; 20-Bit-Register:inst8|inst11 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Write ; Rise       ; 20-Bit-Register:inst8|inst12 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Write ; Rise       ; 20-Bit-Register:inst8|inst12 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Write ; Rise       ; 20-Bit-Register:inst8|inst13 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Write ; Rise       ; 20-Bit-Register:inst8|inst13 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Write ; Rise       ; 20-Bit-Register:inst8|inst14 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Write ; Rise       ; 20-Bit-Register:inst8|inst14 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Write ; Rise       ; 20-Bit-Register:inst8|inst15 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Write ; Rise       ; 20-Bit-Register:inst8|inst15 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Write ; Rise       ; 20-Bit-Register:inst8|inst16 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Write ; Rise       ; 20-Bit-Register:inst8|inst16 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Write ; Rise       ; 20-Bit-Register:inst8|inst17 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Write ; Rise       ; 20-Bit-Register:inst8|inst17 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Write ; Rise       ; 20-Bit-Register:inst8|inst18 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Write ; Rise       ; 20-Bit-Register:inst8|inst18 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Write ; Rise       ; 20-Bit-Register:inst8|inst19 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Write ; Rise       ; 20-Bit-Register:inst8|inst19 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Write ; Rise       ; 20-Bit-Register:inst8|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Write ; Rise       ; 20-Bit-Register:inst8|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Write ; Rise       ; 20-Bit-Register:inst8|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Write ; Rise       ; 20-Bit-Register:inst8|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Write ; Rise       ; 20-Bit-Register:inst8|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Write ; Rise       ; 20-Bit-Register:inst8|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Write ; Rise       ; 20-Bit-Register:inst8|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Write ; Rise       ; 20-Bit-Register:inst8|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Write ; Rise       ; 20-Bit-Register:inst8|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Write ; Rise       ; 20-Bit-Register:inst8|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Write ; Rise       ; 20-Bit-Register:inst8|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Write ; Rise       ; 20-Bit-Register:inst8|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Write ; Rise       ; 20-Bit-Register:inst8|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Write ; Rise       ; 20-Bit-Register:inst8|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Write ; Rise       ; 20-Bit-Register:inst8|inst9  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Write ; Rise       ; 20-Bit-Register:inst8|inst9  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Write ; Rise       ; Write|combout                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Write ; Rise       ; Write|combout                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Write ; Rise       ; Write~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Write ; Rise       ; Write~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Write ; Rise       ; Write~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Write ; Rise       ; Write~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Write ; Rise       ; inst8|inst0|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Write ; Rise       ; inst8|inst0|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Write ; Rise       ; inst8|inst10|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Write ; Rise       ; inst8|inst10|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Write ; Rise       ; inst8|inst11|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Write ; Rise       ; inst8|inst11|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Write ; Rise       ; inst8|inst12|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Write ; Rise       ; inst8|inst12|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Write ; Rise       ; inst8|inst13|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Write ; Rise       ; inst8|inst13|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Write ; Rise       ; inst8|inst14|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Write ; Rise       ; inst8|inst14|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Write ; Rise       ; inst8|inst15|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Write ; Rise       ; inst8|inst15|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Write ; Rise       ; inst8|inst16|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Write ; Rise       ; inst8|inst16|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Write ; Rise       ; inst8|inst17|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Write ; Rise       ; inst8|inst17|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Write ; Rise       ; inst8|inst18|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Write ; Rise       ; inst8|inst18|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Write ; Rise       ; inst8|inst19|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Write ; Rise       ; inst8|inst19|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Write ; Rise       ; inst8|inst1|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Write ; Rise       ; inst8|inst1|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Write ; Rise       ; inst8|inst2|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Write ; Rise       ; inst8|inst2|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Write ; Rise       ; inst8|inst3|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Write ; Rise       ; inst8|inst3|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Write ; Rise       ; inst8|inst4|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Write ; Rise       ; inst8|inst4|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Write ; Rise       ; inst8|inst5|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Write ; Rise       ; inst8|inst5|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Write ; Rise       ; inst8|inst6|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Write ; Rise       ; inst8|inst6|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Write ; Rise       ; inst8|inst7|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Write ; Rise       ; inst8|inst7|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Write ; Rise       ; inst8|inst8|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Write ; Rise       ; inst8|inst8|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Write ; Rise       ; inst8|inst9|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Write ; Rise       ; inst8|inst9|clk              ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK'                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; CLK   ; Rise       ; CLK                                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[20] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[20] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; 20-Bit-Counter:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_r4i:auto_generated|safe_q[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_nkh:auto_generated|safe_q[0]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_nkh:auto_generated|safe_q[0]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_nkh:auto_generated|safe_q[1]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_nkh:auto_generated|safe_q[1]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_nkh:auto_generated|safe_q[2]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_nkh:auto_generated|safe_q[2]                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK|combout                                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK|combout                                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Fall       ; inst3|LPM_MUX_component|auto_generated|_~0|combout                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Fall       ; inst3|LPM_MUX_component|auto_generated|_~0|combout                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst3|LPM_MUX_component|auto_generated|_~0|datac                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst3|LPM_MUX_component|auto_generated|_~0|datac                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst3|LPM_MUX_component|auto_generated|result_node[0]|combout                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst3|LPM_MUX_component|auto_generated|result_node[0]|combout                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Fall       ; inst3|LPM_MUX_component|auto_generated|result_node[0]|datac                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Fall       ; inst3|LPM_MUX_component|auto_generated|result_node[0]|datac                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst3|LPM_MUX_component|auto_generated|result_node[0]~clkctrl|inclk[0]                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst3|LPM_MUX_component|auto_generated|result_node[0]~clkctrl|inclk[0]                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst3|LPM_MUX_component|auto_generated|result_node[0]~clkctrl|outclk                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst3|LPM_MUX_component|auto_generated|result_node[0]~clkctrl|outclk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[10]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[10]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[11]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[11]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[12]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[12]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[13]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[13]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[14]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[14]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[15]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[15]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[16]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[16]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[17]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[17]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[18]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[18]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[19]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[19]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[20]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[20]|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                                    ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Data[*]   ; Write      ; 2.178  ; 2.178  ; Rise       ; Write           ;
;  Data[0]  ; Write      ; 2.028  ; 2.028  ; Rise       ; Write           ;
;  Data[1]  ; Write      ; 1.813  ; 1.813  ; Rise       ; Write           ;
;  Data[2]  ; Write      ; 1.912  ; 1.912  ; Rise       ; Write           ;
;  Data[3]  ; Write      ; 1.925  ; 1.925  ; Rise       ; Write           ;
;  Data[4]  ; Write      ; 1.899  ; 1.899  ; Rise       ; Write           ;
;  Data[5]  ; Write      ; 2.054  ; 2.054  ; Rise       ; Write           ;
;  Data[6]  ; Write      ; 1.980  ; 1.980  ; Rise       ; Write           ;
;  Data[7]  ; Write      ; 2.058  ; 2.058  ; Rise       ; Write           ;
;  Data[8]  ; Write      ; -0.112 ; -0.112 ; Rise       ; Write           ;
;  Data[9]  ; Write      ; 2.178  ; 2.178  ; Rise       ; Write           ;
;  Data[10] ; Write      ; -0.240 ; -0.240 ; Rise       ; Write           ;
;  Data[11] ; Write      ; -0.239 ; -0.239 ; Rise       ; Write           ;
;  Data[12] ; Write      ; 1.916  ; 1.916  ; Rise       ; Write           ;
;  Data[13] ; Write      ; 1.969  ; 1.969  ; Rise       ; Write           ;
;  Data[14] ; Write      ; 1.962  ; 1.962  ; Rise       ; Write           ;
;  Data[15] ; Write      ; 2.047  ; 2.047  ; Rise       ; Write           ;
;  Data[16] ; Write      ; 1.821  ; 1.821  ; Rise       ; Write           ;
;  Data[17] ; Write      ; 2.083  ; 2.083  ; Rise       ; Write           ;
;  Data[18] ; Write      ; 1.912  ; 1.912  ; Rise       ; Write           ;
;  Data[19] ; Write      ; 1.820  ; 1.820  ; Rise       ; Write           ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Data[*]   ; Write      ; 0.360  ; 0.360  ; Rise       ; Write           ;
;  Data[0]  ; Write      ; -1.908 ; -1.908 ; Rise       ; Write           ;
;  Data[1]  ; Write      ; -1.693 ; -1.693 ; Rise       ; Write           ;
;  Data[2]  ; Write      ; -1.792 ; -1.792 ; Rise       ; Write           ;
;  Data[3]  ; Write      ; -1.805 ; -1.805 ; Rise       ; Write           ;
;  Data[4]  ; Write      ; -1.779 ; -1.779 ; Rise       ; Write           ;
;  Data[5]  ; Write      ; -1.934 ; -1.934 ; Rise       ; Write           ;
;  Data[6]  ; Write      ; -1.860 ; -1.860 ; Rise       ; Write           ;
;  Data[7]  ; Write      ; -1.938 ; -1.938 ; Rise       ; Write           ;
;  Data[8]  ; Write      ; 0.232  ; 0.232  ; Rise       ; Write           ;
;  Data[9]  ; Write      ; -2.058 ; -2.058 ; Rise       ; Write           ;
;  Data[10] ; Write      ; 0.360  ; 0.360  ; Rise       ; Write           ;
;  Data[11] ; Write      ; 0.359  ; 0.359  ; Rise       ; Write           ;
;  Data[12] ; Write      ; -1.796 ; -1.796 ; Rise       ; Write           ;
;  Data[13] ; Write      ; -1.849 ; -1.849 ; Rise       ; Write           ;
;  Data[14] ; Write      ; -1.842 ; -1.842 ; Rise       ; Write           ;
;  Data[15] ; Write      ; -1.927 ; -1.927 ; Rise       ; Write           ;
;  Data[16] ; Write      ; -1.701 ; -1.701 ; Rise       ; Write           ;
;  Data[17] ; Write      ; -1.963 ; -1.963 ; Rise       ; Write           ;
;  Data[18] ; Write      ; -1.792 ; -1.792 ; Rise       ; Write           ;
;  Data[19] ; Write      ; -1.700 ; -1.700 ; Rise       ; Write           ;
+-----------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; Start      ; PWM         ; 5.090 ;    ;    ; 5.090 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; Start      ; PWM         ; 5.090 ;    ;    ; 5.090 ;
+------------+-------------+-------+----+----+-------+


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.893  ; 0.245 ; N/A      ; N/A     ; -1.941              ;
;  CLK             ; -2.893  ; 0.245 ; N/A      ; N/A     ; -1.777              ;
;  Write           ; N/A     ; N/A   ; N/A      ; N/A     ; -1.941              ;
; Design-wide TNS  ; -42.679 ; 0.0   ; 0.0      ; 0.0     ; -69.014             ;
;  CLK             ; -42.679 ; 0.000 ; N/A      ; N/A     ; -37.393             ;
;  Write           ; N/A     ; N/A   ; N/A      ; N/A     ; -31.621             ;
+------------------+---------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Data[*]   ; Write      ; 4.560 ; 4.560 ; Rise       ; Write           ;
;  Data[0]  ; Write      ; 4.340 ; 4.340 ; Rise       ; Write           ;
;  Data[1]  ; Write      ; 3.726 ; 3.726 ; Rise       ; Write           ;
;  Data[2]  ; Write      ; 3.900 ; 3.900 ; Rise       ; Write           ;
;  Data[3]  ; Write      ; 3.910 ; 3.910 ; Rise       ; Write           ;
;  Data[4]  ; Write      ; 3.886 ; 3.886 ; Rise       ; Write           ;
;  Data[5]  ; Write      ; 4.368 ; 4.368 ; Rise       ; Write           ;
;  Data[6]  ; Write      ; 4.165 ; 4.165 ; Rise       ; Write           ;
;  Data[7]  ; Write      ; 4.379 ; 4.379 ; Rise       ; Write           ;
;  Data[8]  ; Write      ; 0.439 ; 0.439 ; Rise       ; Write           ;
;  Data[9]  ; Write      ; 4.560 ; 4.560 ; Rise       ; Write           ;
;  Data[10] ; Write      ; 0.471 ; 0.471 ; Rise       ; Write           ;
;  Data[11] ; Write      ; 0.099 ; 0.099 ; Rise       ; Write           ;
;  Data[12] ; Write      ; 3.897 ; 3.897 ; Rise       ; Write           ;
;  Data[13] ; Write      ; 4.207 ; 4.207 ; Rise       ; Write           ;
;  Data[14] ; Write      ; 4.200 ; 4.200 ; Rise       ; Write           ;
;  Data[15] ; Write      ; 4.354 ; 4.354 ; Rise       ; Write           ;
;  Data[16] ; Write      ; 3.727 ; 3.727 ; Rise       ; Write           ;
;  Data[17] ; Write      ; 4.402 ; 4.402 ; Rise       ; Write           ;
;  Data[18] ; Write      ; 3.893 ; 3.893 ; Rise       ; Write           ;
;  Data[19] ; Write      ; 3.728 ; 3.728 ; Rise       ; Write           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Data[*]   ; Write      ; 0.360  ; 0.360  ; Rise       ; Write           ;
;  Data[0]  ; Write      ; -1.908 ; -1.908 ; Rise       ; Write           ;
;  Data[1]  ; Write      ; -1.693 ; -1.693 ; Rise       ; Write           ;
;  Data[2]  ; Write      ; -1.792 ; -1.792 ; Rise       ; Write           ;
;  Data[3]  ; Write      ; -1.805 ; -1.805 ; Rise       ; Write           ;
;  Data[4]  ; Write      ; -1.779 ; -1.779 ; Rise       ; Write           ;
;  Data[5]  ; Write      ; -1.934 ; -1.934 ; Rise       ; Write           ;
;  Data[6]  ; Write      ; -1.860 ; -1.860 ; Rise       ; Write           ;
;  Data[7]  ; Write      ; -1.938 ; -1.938 ; Rise       ; Write           ;
;  Data[8]  ; Write      ; 0.232  ; 0.232  ; Rise       ; Write           ;
;  Data[9]  ; Write      ; -2.058 ; -2.058 ; Rise       ; Write           ;
;  Data[10] ; Write      ; 0.360  ; 0.360  ; Rise       ; Write           ;
;  Data[11] ; Write      ; 0.359  ; 0.359  ; Rise       ; Write           ;
;  Data[12] ; Write      ; -1.796 ; -1.796 ; Rise       ; Write           ;
;  Data[13] ; Write      ; -1.849 ; -1.849 ; Rise       ; Write           ;
;  Data[14] ; Write      ; -1.842 ; -1.842 ; Rise       ; Write           ;
;  Data[15] ; Write      ; -1.927 ; -1.927 ; Rise       ; Write           ;
;  Data[16] ; Write      ; -1.701 ; -1.701 ; Rise       ; Write           ;
;  Data[17] ; Write      ; -1.963 ; -1.963 ; Rise       ; Write           ;
;  Data[18] ; Write      ; -1.792 ; -1.792 ; Rise       ; Write           ;
;  Data[19] ; Write      ; -1.700 ; -1.700 ; Rise       ; Write           ;
+-----------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------+
; Progagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; Start      ; PWM         ; 10.336 ;    ;    ; 10.336 ;
+------------+-------------+--------+----+----+--------+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; Start      ; PWM         ; 5.090 ;    ;    ; 5.090 ;
+------------+-------------+-------+----+----+-------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 258      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 258      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 21    ; 21   ;
; Unconstrained Input Port Paths  ; 21    ; 21   ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 2     ; 2    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon May 20 21:29:04 2024
Info: Command: quartus_sta kurs -c kurs
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'kurs.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK CLK
    Info (332105): create_clock -period 1.000 -name Write Write
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.893
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.893       -42.679 CLK 
Info (332146): Worst-case hold slack is 0.754
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.754         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.941
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.941       -31.621 Write 
    Info (332119):    -1.777       -37.393 CLK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.464
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.464        -2.707 CLK 
Info (332146): Worst-case hold slack is 0.245
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.245         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -21.380 Write 
    Info (332119):    -1.222       -25.222 CLK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4531 megabytes
    Info: Processing ended: Mon May 20 21:29:05 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


