
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.430472                       # Number of seconds simulated
sim_ticks                                430472260500                       # Number of ticks simulated
final_tick                               548809861500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  51524                       # Simulator instruction rate (inst/s)
host_op_rate                                    94113                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              221796940                       # Simulator tick rate (ticks/s)
host_mem_usage                                2210184                       # Number of bytes of host memory used
host_seconds                                  1940.84                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     182657300                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             27712                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data           4723776                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4751488                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        27712                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           27712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1027520                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1027520                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                433                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data              73809                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 74242                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           16055                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                16055                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst                64376                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             10973474                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                11037849                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst           64376                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              64376                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           2386960                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                2386960                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           2386960                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst               64376                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            10973474                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               13424809                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                          73228                       # number of replacements
system.l2.tagsinuse                        962.350832                       # Cycle average of tags in use
system.l2.total_refs                          1248207                       # Total number of references to valid blocks.
system.l2.sampled_refs                          74238                       # Sample count of references to valid blocks.
system.l2.avg_refs                          16.813586                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           306.176038                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst              40.495902                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             615.678893                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.299000                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.039547                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.601249                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.939796                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst               540781                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data               623345                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1164126                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           100238                       # number of Writeback hits
system.l2.Writeback_hits::total                100238                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data              82877                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 82877                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                540781                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                706222                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1247003                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               540781                       # number of overall hits
system.l2.overall_hits::cpu.data               706222                       # number of overall hits
system.l2.overall_hits::total                 1247003                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                433                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data              57664                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 58097                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data            16145                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16145                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 433                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               73809                       # number of demand (read+write) misses
system.l2.demand_misses::total                  74242                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                433                       # number of overall misses
system.l2.overall_misses::cpu.data              73809                       # number of overall misses
system.l2.overall_misses::total                 74242                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     22749000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data   3014063000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      3036812000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data    852227500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     852227500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      22749000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    3866290500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3889039500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     22749000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   3866290500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3889039500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst           541214                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data           681009                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             1222223                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       100238                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            100238                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          99022                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             99022                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            541214                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            780031                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1321245                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           541214                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           780031                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1321245                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.000800                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.084674                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.047534                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.163045                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.163045                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.000800                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.094623                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.056191                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.000800                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.094623                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.056191                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 52538.106236                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 52269.405522                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52271.408162                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52785.847011                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52785.847011                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 52538.106236                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52382.372068                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52383.280353                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 52538.106236                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52382.372068                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52383.280353                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                16055                       # number of writebacks
system.l2.writebacks::total                     16055                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst           433                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data         57664                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            58097                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        16145                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16145                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            433                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          73809                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             74242                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           433                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         73809                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            74242                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     17447500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data   2314803500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2332251000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    655544500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    655544500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     17447500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   2970348000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2987795500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     17447500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   2970348000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2987795500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.000800                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.084674                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.047534                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.163045                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.163045                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.000800                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.094623                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.056191                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.000800                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.094623                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.056191                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 40294.457275                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 40142.957478                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40144.086614                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40603.561474                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40603.561474                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 40294.457275                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40243.710117                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40244.006088                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 40294.457275                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40243.710117                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40244.006088                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                13613969                       # Number of BP lookups
system.cpu.branchPred.condPredicted          13613969                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            766375                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              7064214                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 6641789                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             94.020212                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                   38                       # Number of system calls
system.cpu.numCycles                        860944521                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           24105614                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      100722137                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    13613969                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            6641789                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     189751461                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1532750                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles              630056892                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                  13356181                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                    77                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          844680342                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.217808                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.412756                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                660702544     78.22%     78.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                183977798     21.78%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                1                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            844680342                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.015813                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.116990                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                153467636                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             506576990                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 134576961                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              49292377                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 766375                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              183869341                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 766375                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                209629971                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               450936850                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles             29                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  54389252                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles             128957864                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              183347111                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents               38218098                       # Number of times rename has blocked due to IQ full
system.cpu.rename.RenamedOperands           201142378                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             434097871                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        259815874                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         174281997                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             200376902                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   765475                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 38                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              6                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 129066321                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             22210682                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             8014154                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  182657263                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  38                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 182657301                       # Number of instructions issued
system.cpu.iq.issued_per_cycle::samples     844680342                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.216244                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.411683                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           662023041     78.38%     78.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           182657301     21.62%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            1                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       844680342                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            407444      0.22%      0.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              93159226     51.00%     51.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     51.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     51.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            58865795     32.23%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             22210682     12.16%     95.61% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             8014154      4.39%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              182657301                       # Type of FU issued
system.cpu.iq.rate                           0.212159                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         1061824532                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         108572095                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    108572095                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           148170412                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           74085206                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     74085206                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              108164651                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                74085206                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           366444                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 766375                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                82128290                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles              13624268                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           182657301                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 1                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              22210682                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              8014154                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 38                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         607025                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       159350                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               766375                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             182657301                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              22210682                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                 0                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     30224836                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 13608786                       # Number of branches executed
system.cpu.iew.exec_stores                    8014154                       # Number of stores executed
system.cpu.iew.exec_rate                     0.212159                       # Inst execution rate
system.cpu.iew.wb_sent                      182657301                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     182657301                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                         0                       # num instructions producing a value
system.cpu.iew.wb_consumers                         0                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.212159                       # insts written-back per cycle
system.cpu.iew.wb_fanout                          nan                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitNonSpecStalls              38                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            766375                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    843913967                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.216441                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.411818                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    661256667     78.36%     78.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    182657300     21.64%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            1                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    843913967                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              182657300                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       30224835                       # Number of memory references committed
system.cpu.commit.loads                      22210682                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                   13608786                       # Number of branches committed
system.cpu.commit.fp_insts                   74085205                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 125498793                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events             182657300                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    843913967                       # The number of ROB reads
system.cpu.rob.rob_writes                   366080976                       # The number of ROB writes
system.cpu.timesIdled                         1212660                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                        16264179                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     182657300                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               8.609445                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         8.609445                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.116152                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.116152                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                244767696                       # number of integer regfile reads
system.cpu.int_regfile_writes               131312514                       # number of integer regfile writes
system.cpu.fp_regfile_reads                 124965665                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 69064427                       # number of floating regfile writes
system.cpu.misc_regfile_reads                63865578                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                 540975                       # number of replacements
system.cpu.icache.tagsinuse                213.250590                       # Cycle average of tags in use
system.cpu.icache.total_refs                 12814959                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                 541214                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                  23.678174                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     213.250590                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.833010                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.833010                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     12814959                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        12814959                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      12814959                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         12814959                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     12814959                       # number of overall hits
system.cpu.icache.overall_hits::total        12814959                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       541222                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        541222                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       541222                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         541222                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       541222                       # number of overall misses
system.cpu.icache.overall_misses::total        541222                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   7054605000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   7054605000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   7054605000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   7054605000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   7054605000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   7054605000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     13356181                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     13356181                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     13356181                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     13356181                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     13356181                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     13356181                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.040522                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.040522                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.040522                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.040522                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.040522                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.040522                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13034.586547                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13034.586547                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13034.586547                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13034.586547                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13034.586547                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13034.586547                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst            8                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       541214                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       541214                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       541214                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       541214                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       541214                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       541214                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   5971773500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5971773500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   5971773500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5971773500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   5971773500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5971773500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.040522                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.040522                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.040522                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.040522                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.040522                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.040522                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11034.033672                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11034.033672                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11034.033672                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11034.033672                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11034.033672                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11034.033672                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 779775                       # number of replacements
system.cpu.dcache.tagsinuse                254.667034                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 29078360                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 780031                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  37.278467                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           126691311000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     254.667034                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.994793                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.994793                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     21163229                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21163229                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      7915131                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7915131                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      29078360                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         29078360                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     29078360                       # number of overall hits
system.cpu.dcache.overall_hits::total        29078360                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       681009                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        681009                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        99022                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        99022                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       780031                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         780031                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       780031                       # number of overall misses
system.cpu.dcache.overall_misses::total        780031                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  11290790500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  11290790500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1978063500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1978063500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  13268854000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  13268854000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  13268854000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  13268854000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     21844238                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21844238                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      8014153                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8014153                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     29858391                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     29858391                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     29858391                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     29858391                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.031176                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.031176                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.012356                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012356                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.026124                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.026124                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.026124                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.026124                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 16579.502620                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16579.502620                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 19976.000283                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 19976.000283                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 17010.675217                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 17010.675217                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 17010.675217                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 17010.675217                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       100238                       # number of writebacks
system.cpu.dcache.writebacks::total            100238                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       681009                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       681009                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        99022                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        99022                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       780031                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       780031                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       780031                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       780031                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   9928772500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9928772500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1780019500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1780019500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  11708792000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  11708792000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  11708792000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  11708792000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.031176                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.031176                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.012356                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012356                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.026124                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026124                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.026124                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026124                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 14579.502620                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14579.502620                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 17976.000283                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 17976.000283                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 15010.675217                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15010.675217                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 15010.675217                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15010.675217                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
