m255
K4
z2
Z0 !s12c _opt
Z1 !s99 nomlopt
R0
R1
R0
R1
!s11f vlog 2024.1 2024.02, Feb  1 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z2 dF:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO
T_opt
!s110 1747409351
V4O`Wh79h_dlgM:bCQ7X]21
04 12 4 work data_fifo_tb fast 0
=8-9061ae8393f7-682759c6-338-2810
R1
!s12f OEM100
!s12b OEM100
!s124 OEM100
o-quiet -auto_acc_if_foreign -work work +acc
Z3 tCvgOpt 0
n@_opt
OL;O;2024.1;79
vAXIS_DATA_FIFO
Z4 2F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO/axis_data_fifo.sv|F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO/bit_sync.sv|F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO/data_fifo_tb.sv|F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO/fifi_mem.sv|F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO/fifo_rl.sv|F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO/fifo_tb.sv|F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO/fifo_top.sv|F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO/fifo_wl.sv|F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO/G2B.sv
Z5 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
Z6 !s110 1747408790
!i10b 1
!s100 254@inCV8g:LK?CU6ahi13
I67MgEkIOC><IhR6FS5IDn1
S1
R2
w1747408600
8F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO/axis_data_fifo.sv
FF:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO/axis_data_fifo.sv
!i122 3
L0 1 42
Z7 VDg1SIo80bB@j0V0VzS_@n1
Z8 OL;L;2024.1;79
r1
!s85 0
31
Z9 !s108 1747408790.000000
Z10 !s107 F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO/G2B.sv|F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO/fifo_wl.sv|F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO/fifo_top.sv|F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO/fifo_tb.sv|F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO/fifo_rl.sv|F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO/fifi_mem.sv|F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO/data_fifo_tb.sv|F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO/bit_sync.sv|F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO/axis_data_fifo.sv|
Z11 !s90 -reportprogress|300|-f|src_file.txt|
!i113 0
Z12 o-L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
n@a@x@i@s_@d@a@t@a_@f@i@f@o
vbit_sync
R4
R5
R6
!i10b 1
!s100 ;E@oa3]T_D:R_TFP]i<RE2
IXnD_IHC;KkRTg4;`6IS4J3
S1
R2
w1747250615
8F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO/bit_sync.sv
FF:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO/bit_sync.sv
!i122 3
L0 1 29
R7
R8
r1
!s85 0
31
R9
R10
R11
!i113 0
R12
R3
vdata_fifo_tb
2data_fifo_tb.sv
R5
!s110 1747408903
!i10b 1
!s100 4jmmAjBJKH8a[AkUN2G7P0
I90kXf5FT2aWajlh26EX>o0
S1
R2
w1747408880
8data_fifo_tb.sv
Fdata_fifo_tb.sv
!i122 4
L0 2 77
R7
R8
r1
!s85 0
31
!s108 1747408902.000000
!s107 data_fifo_tb.sv|
!s90 -reportprogress|300|data_fifo_tb.sv|
!i113 0
R12
R3
vfifo_mem
R4
R5
R6
!i10b 1
!s100 `<@eeIW[;kz^;c@DJJHQn2
IVfOaSn:M]nMP_eSY<mH[i2
S1
R2
w1747262443
8F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO/fifi_mem.sv
FF:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO/fifi_mem.sv
!i122 3
L0 1 35
R7
R8
r1
!s85 0
31
R9
R10
R11
!i113 0
R12
R3
vfifo_rl
R4
R5
R6
!i10b 1
!s100 3NVM^lY0zA7D?lV@g5YcF1
I2WRFeTfQnV4ac_78:RfaQ2
S1
R2
w1747262938
8F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO/fifo_rl.sv
FF:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO/fifo_rl.sv
!i122 3
L0 1 34
R7
R8
r1
!s85 0
31
R9
R10
R11
!i113 0
R12
R3
vfifo_tb
R4
R5
R6
!i10b 1
!s100 Co2Si4i]EGWFi@_a6bXzo2
I3kGKPI];J=4RVMV5man>@0
S1
R2
w1747249373
8F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO/fifo_tb.sv
FF:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO/fifo_tb.sv
!i122 3
L0 1 56
R7
R8
r1
!s85 0
31
R9
R10
R11
!i113 0
R12
R3
vfifo_top
R4
R5
R6
!i10b 1
!s100 fD9`gCWWmJ[8VPUg4CUbe2
Ion55Ve:FmUFLGMz3;]R=f3
S1
R2
w1747393410
8F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO/fifo_top.sv
FF:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO/fifo_top.sv
!i122 3
L0 1 97
R7
R8
r1
!s85 0
31
R9
R10
R11
!i113 0
R12
R3
vfifo_wl
2fifo_wl.sv
R5
!s110 1747409333
!i10b 1
!s100 cMDJ@BkAEQAQiIJJc5DIg0
IGh<gUQ;O_1a<[ABH5fYBi2
S1
R2
w1747409319
8fifo_wl.sv
Ffifo_wl.sv
!i122 5
L0 1 36
R7
R8
r1
!s85 0
31
!s108 1747409333.000000
!s107 fifo_wl.sv|
!s90 -reportprogress|300|fifo_wl.sv|
!i113 0
R12
R3
vG2B
R4
R5
R6
!i10b 1
!s100 BT@a89C]mYd@:nnRc]7@32
IU3[Y?3HWQ_OdeW_BF`iIn1
S1
R2
w1747262320
8F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO/G2B.sv
FF:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO/G2B.sv
!i122 3
L0 1 16
R7
R8
r1
!s85 0
31
R9
R10
R11
!i113 0
R12
R3
n@g2@b
