#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fbed5d040c0 .scope module, "encoder8_3_tb" "encoder8_3_tb" 2 2;
 .timescale -9 -9;
v0x7fbed5d261d0_0 .var "enable", 0 0;
v0x7fbed5d26270_0 .net "g", 0 0, v0x7fbed5d25f60_0;  1 drivers
v0x7fbed5d26320_0 .var "input1", 7 0;
v0x7fbed5d263f0_0 .net "output1", 2 0, v0x7fbed5d260c0_0;  1 drivers
S_0x7fbed5d16240 .scope module, "encoder" "encoder8_3" 2 7, 3 1 0, S_0x7fbed5d040c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "input1"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /OUTPUT 3 "output1"
    .port_info 3 /OUTPUT 1 "g"
v0x7fbed5d08240_0 .net "enable", 0 0, v0x7fbed5d261d0_0;  1 drivers
v0x7fbed5d25f60_0 .var "g", 0 0;
v0x7fbed5d26000_0 .net "input1", 7 0, v0x7fbed5d26320_0;  1 drivers
v0x7fbed5d260c0_0 .var "output1", 2 0;
E_0x7fbed5d10440 .event edge, v0x7fbed5d26000_0;
    .scope S_0x7fbed5d16240;
T_0 ;
    %wait E_0x7fbed5d10440;
    %load/vec4 v0x7fbed5d26000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/x;
    %jmp/1 T_0.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/x;
    %jmp/1 T_0.1, 4;
    %dup/vec4;
    %pushi/vec4 3, 1, 8;
    %cmp/x;
    %jmp/1 T_0.2, 4;
    %dup/vec4;
    %pushi/vec4 7, 3, 8;
    %cmp/x;
    %jmp/1 T_0.3, 4;
    %dup/vec4;
    %pushi/vec4 15, 7, 8;
    %cmp/x;
    %jmp/1 T_0.4, 4;
    %dup/vec4;
    %pushi/vec4 31, 15, 8;
    %cmp/x;
    %jmp/1 T_0.5, 4;
    %dup/vec4;
    %pushi/vec4 63, 31, 8;
    %cmp/x;
    %jmp/1 T_0.6, 4;
    %dup/vec4;
    %pushi/vec4 127, 63, 8;
    %cmp/x;
    %jmp/1 T_0.7, 4;
    %dup/vec4;
    %pushi/vec4 255, 127, 8;
    %cmp/x;
    %jmp/1 T_0.8, 4;
    %jmp T_0.9;
T_0.0 ;
    %load/vec4 v0x7fbed5d08240_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.10, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_0.11, 8;
T_0.10 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_0.11, 8;
 ; End of false expr.
    %blend;
T_0.11;
    %store/vec4 v0x7fbed5d260c0_0, 0, 3;
    %jmp T_0.9;
T_0.1 ;
    %load/vec4 v0x7fbed5d08240_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.12, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_0.13, 8;
T_0.12 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_0.13, 8;
 ; End of false expr.
    %blend;
T_0.13;
    %store/vec4 v0x7fbed5d260c0_0, 0, 3;
    %jmp T_0.9;
T_0.2 ;
    %load/vec4 v0x7fbed5d08240_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.14, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_0.15, 8;
T_0.14 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_0.15, 8;
 ; End of false expr.
    %blend;
T_0.15;
    %store/vec4 v0x7fbed5d260c0_0, 0, 3;
    %jmp T_0.9;
T_0.3 ;
    %load/vec4 v0x7fbed5d08240_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.16, 8;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_0.17, 8;
T_0.16 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_0.17, 8;
 ; End of false expr.
    %blend;
T_0.17;
    %store/vec4 v0x7fbed5d260c0_0, 0, 3;
    %jmp T_0.9;
T_0.4 ;
    %load/vec4 v0x7fbed5d08240_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.18, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_0.19, 8;
T_0.18 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_0.19, 8;
 ; End of false expr.
    %blend;
T_0.19;
    %store/vec4 v0x7fbed5d260c0_0, 0, 3;
    %jmp T_0.9;
T_0.5 ;
    %load/vec4 v0x7fbed5d08240_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.20, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_0.21, 8;
T_0.20 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_0.21, 8;
 ; End of false expr.
    %blend;
T_0.21;
    %store/vec4 v0x7fbed5d260c0_0, 0, 3;
    %jmp T_0.9;
T_0.6 ;
    %load/vec4 v0x7fbed5d08240_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.22, 8;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_0.23, 8;
T_0.22 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_0.23, 8;
 ; End of false expr.
    %blend;
T_0.23;
    %store/vec4 v0x7fbed5d260c0_0, 0, 3;
    %jmp T_0.9;
T_0.7 ;
    %load/vec4 v0x7fbed5d08240_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.24, 8;
    %pushi/vec4 6, 0, 3;
    %jmp/1 T_0.25, 8;
T_0.24 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_0.25, 8;
 ; End of false expr.
    %blend;
T_0.25;
    %store/vec4 v0x7fbed5d260c0_0, 0, 3;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x7fbed5d08240_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.26, 8;
    %pushi/vec4 7, 0, 3;
    %jmp/1 T_0.27, 8;
T_0.26 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_0.27, 8;
 ; End of false expr.
    %blend;
T_0.27;
    %store/vec4 v0x7fbed5d260c0_0, 0, 3;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fbed5d16240;
T_1 ;
    %wait E_0x7fbed5d10440;
    %load/vec4 v0x7fbed5d260c0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbed5d26000_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbed5d25f60_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fbed5d08240_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbed5d25f60_0, 0, 1;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbed5d25f60_0, 0, 1;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fbed5d040c0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbed5d26320_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbed5d26320_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbed5d26320_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbed5d26320_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbed5d26320_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbed5d26320_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbed5d26320_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbed5d26320_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbed5d261d0_0, 0, 1;
    %vpi_call 2 18 "$monitor", "%d ns:   enable=%b    in[0]=%b in[1]=%b in[2]=%b in[3]=%h in[4]=%h in[5]=%h in[6]=%h in[7]=%h     out[0]=%h out[1]=%h out[2]=%h   g=%b", $time, v0x7fbed5d261d0_0, &PV<v0x7fbed5d26320_0, 0, 1>, &PV<v0x7fbed5d26320_0, 1, 1>, &PV<v0x7fbed5d26320_0, 2, 1>, &PV<v0x7fbed5d26320_0, 3, 1>, &PV<v0x7fbed5d26320_0, 4, 1>, &PV<v0x7fbed5d26320_0, 5, 1>, &PV<v0x7fbed5d26320_0, 6, 1>, &PV<v0x7fbed5d26320_0, 7, 1>, &PV<v0x7fbed5d263f0_0, 0, 1>, &PV<v0x7fbed5d263f0_0, 1, 1>, &PV<v0x7fbed5d263f0_0, 2, 1>, v0x7fbed5d26270_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 20 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7fbed5d040c0;
T_3 ;
    %delay 1, 0;
    %load/vec4 v0x7fbed5d26320_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbed5d26320_0, 4, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fbed5d040c0;
T_4 ;
    %delay 2, 0;
    %load/vec4 v0x7fbed5d26320_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbed5d26320_0, 4, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fbed5d040c0;
T_5 ;
    %delay 3, 0;
    %load/vec4 v0x7fbed5d26320_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbed5d26320_0, 4, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fbed5d040c0;
T_6 ;
    %delay 4, 0;
    %load/vec4 v0x7fbed5d26320_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbed5d26320_0, 4, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fbed5d040c0;
T_7 ;
    %delay 5, 0;
    %load/vec4 v0x7fbed5d26320_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbed5d26320_0, 4, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fbed5d040c0;
T_8 ;
    %delay 6, 0;
    %load/vec4 v0x7fbed5d26320_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbed5d26320_0, 4, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fbed5d040c0;
T_9 ;
    %delay 7, 0;
    %load/vec4 v0x7fbed5d26320_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbed5d26320_0, 4, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fbed5d040c0;
T_10 ;
    %delay 8, 0;
    %load/vec4 v0x7fbed5d26320_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fbed5d26320_0, 4, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fbed5d040c0;
T_11 ;
    %delay 9, 0;
    %load/vec4 v0x7fbed5d261d0_0;
    %nor/r;
    %store/vec4 v0x7fbed5d261d0_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fbed5d040c0;
T_12 ;
    %vpi_call 2 32 "$dumpfile", "encoder_8_3.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "encoder_8_3_tb.v";
    "encoder_8_3.v";
