Analysis & Synthesis report for MIPS_PROCESSOR
Sat Apr 28 16:29:32 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: Top-level Entity: |MIPS_Processor
 15. Parameter Settings for User Entity Instance: PC_Register:PROGRAM_COUNTER
 16. Parameter Settings for User Entity Instance: ProgramMemory:Instruction_Memory
 17. Parameter Settings for User Entity Instance: Adder32bits:PC_4_adder
 18. Parameter Settings for User Entity Instance: Adder32bits:PC_offset_adder
 19. Parameter Settings for User Entity Instance: Multiplexer2to1:MUX_JUMPADDRESS
 20. Parameter Settings for User Entity Instance: RegisterFile:Register_File
 21. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_Zero
 22. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_at
 23. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_v0
 24. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_v1
 25. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_a0
 26. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_a1
 27. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_a2
 28. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_a3
 29. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_t0
 30. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_t1
 31. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_t2
 32. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_t3
 33. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_t4
 34. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_t5
 35. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_t6
 36. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_t7
 37. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_s0
 38. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_s1
 39. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_s2
 40. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_s3
 41. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_s4
 42. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_s5
 43. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_s6
 44. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_s7
 45. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_t8
 46. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_t9
 47. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_k0
 48. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_k1
 49. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_gp
 50. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_sp
 51. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_fp
 52. Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_ra
 53. Parameter Settings for User Entity Instance: RegisterFile:Register_File|MUXRegisterFile:MUXRegister1
 54. Parameter Settings for User Entity Instance: RegisterFile:Register_File|MUXRegisterFile:MUXRegister2
 55. Parameter Settings for User Entity Instance: Multiplexer3to1:MUX_RegisterDestinationSelect
 56. Parameter Settings for User Entity Instance: Multiplexer2to1:MUX_Offset
 57. Parameter Settings for User Entity Instance: Multiplexer3to1:MUX_ALUSRC
 58. Parameter Settings for User Entity Instance: DataMemory:RAMDataMemory
 59. Parameter Settings for User Entity Instance: Multiplexer4to1:MUX_MemtoReg
 60. Port Connectivity Checks: "LUIOp:LUIOPERATION"
 61. Port Connectivity Checks: "ZeroImm:ZeroImmExtender"
 62. Port Connectivity Checks: "Multiplexer3to1:MUX_RegisterDestinationSelect"
 63. Port Connectivity Checks: "RegisterFile:Register_File|Register:Register_Zero"
 64. Port Connectivity Checks: "JumpAddrOP:JALMODULE"
 65. Port Connectivity Checks: "ShiftLeft2:ShiftLeftADDR"
 66. Port Connectivity Checks: "Adder32bits:PC_4_adder"
 67. Post-Synthesis Netlist Statistics for Top Partition
 68. Elapsed Time Per Partition
 69. Analysis & Synthesis Messages
 70. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Apr 28 16:29:31 2018       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; MIPS_PROCESSOR                              ;
; Top-level Entity Name              ; MIPS_Processor                              ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 30,707                                      ;
;     Total combinational functions  ; 13,395                                      ;
;     Dedicated logic registers      ; 17,406                                      ;
; Total registers                    ; 17406                                       ;
; Total pins                         ; 74                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; MIPS_Processor     ; MIPS_PROCESSOR     ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.7%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                ;
+---------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------+---------+
; File Name with User-Entered Path                        ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                     ; Library ;
+---------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------+---------+
; ../Multiplexer4to1.v                                    ; yes             ; User Verilog HDL File        ; /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer4to1.v     ;         ;
; ../JumpAddrOp.v                                         ; yes             ; User Verilog HDL File        ; /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/JumpAddrOp.v          ;         ;
; ../LUIOp.v                                              ; yes             ; User Verilog HDL File        ; /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/LUIOp.v               ;         ;
; ../ZeroImm.v                                            ; yes             ; User Verilog HDL File        ; /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ZeroImm.v             ;         ;
; ../MIPS_Processor.v                                     ; yes             ; User Verilog HDL File        ; /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v      ;         ;
; ../DecoderRegisterFile.v                                ; yes             ; User Verilog HDL File        ; /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/DecoderRegisterFile.v ;         ;
; ../DataMemory.v                                         ; yes             ; User Verilog HDL File        ; /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/DataMemory.v          ;         ;
; ../Control.v                                            ; yes             ; User Verilog HDL File        ; /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Control.v             ;         ;
; ../ANDGate.v                                            ; yes             ; User Verilog HDL File        ; /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ANDGate.v             ;         ;
; ../ALUControl.v                                         ; yes             ; User Verilog HDL File        ; /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ALUControl.v          ;         ;
; ../ALU.v                                                ; yes             ; User Verilog HDL File        ; /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ALU.v                 ;         ;
; ../Adder32bits.v                                        ; yes             ; User Verilog HDL File        ; /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Adder32bits.v         ;         ;
; ../SignExtend.v                                         ; yes             ; User Verilog HDL File        ; /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/SignExtend.v          ;         ;
; ../ShiftLeft2.v                                         ; yes             ; User Verilog HDL File        ; /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ShiftLeft2.v          ;         ;
; ../RegisterFile.v                                       ; yes             ; User Verilog HDL File        ; /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/RegisterFile.v        ;         ;
; ../Register.v                                           ; yes             ; User Verilog HDL File        ; /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Register.v            ;         ;
; ../ProgramMemory.v                                      ; yes             ; User Verilog HDL File        ; /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ProgramMemory.v       ;         ;
; ../PC_Register.v                                        ; yes             ; User Verilog HDL File        ; /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v         ;         ;
; ../MUXRegisterFile.v                                    ; yes             ; User Verilog HDL File        ; /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MUXRegisterFile.v     ;         ;
; ../Multiplexer2to1.v                                    ; yes             ; User Verilog HDL File        ; /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer2to1.v     ;         ;
; ../ORGate.v                                             ; yes             ; User Verilog HDL File        ; /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ORGate.v              ;         ;
; ../Multiplexer3to1.v                                    ; yes             ; User Verilog HDL File        ; /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v     ;         ;
; /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/BNE_TEST.dat ; yes             ; Auto-Found Unspecified File  ; /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/BNE_TEST.dat          ;         ;
+---------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 30,707    ;
;                                             ;           ;
; Total combinational functions               ; 13395     ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 12629     ;
;     -- 3 input functions                    ; 692       ;
;     -- <=2 input functions                  ; 74        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 13305     ;
;     -- arithmetic mode                      ; 90        ;
;                                             ;           ;
; Total registers                             ; 17406     ;
;     -- Dedicated logic registers            ; 17406     ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 74        ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 17406     ;
; Total fan-out                               ; 106105    ;
; Average fan-out                             ; 3.43      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                          ;
+----------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                         ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                     ; Entity Name         ; Library Name ;
+----------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------+---------------------+--------------+
; |MIPS_Processor                                    ; 13395 (0)           ; 17406 (0)                 ; 0           ; 0            ; 0       ; 0         ; 74   ; 0            ; |MIPS_Processor                                                         ; MIPS_Processor      ; work         ;
;    |ALU:ArithmeticLogicUnit|                       ; 179 (179)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:ArithmeticLogicUnit                                 ; ALU                 ; work         ;
;    |ALUControl:ArithmeticLogicUnitControl|         ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALUControl:ArithmeticLogicUnitControl                   ; ALUControl          ; work         ;
;    |Adder32bits:PC_4_adder|                        ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Adder32bits:PC_4_adder                                  ; Adder32bits         ; work         ;
;    |Adder32bits:PC_offset_adder|                   ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Adder32bits:PC_offset_adder                             ; Adder32bits         ; work         ;
;    |Control:ControlUnit|                           ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Control:ControlUnit                                     ; Control             ; work         ;
;    |DataMemory:RAMDataMemory|                      ; 11437 (11437)       ; 16384 (16384)             ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|DataMemory:RAMDataMemory                                ; DataMemory          ; work         ;
;    |Multiplexer2to1:MUX_JUMPADDRESS|               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Multiplexer2to1:MUX_JUMPADDRESS                         ; Multiplexer2to1     ; work         ;
;    |Multiplexer3to1:MUX_ALUSRC|                    ; 67 (67)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Multiplexer3to1:MUX_ALUSRC                              ; Multiplexer3to1     ; work         ;
;    |Multiplexer3to1:MUX_RegisterDestinationSelect| ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Multiplexer3to1:MUX_RegisterDestinationSelect           ; Multiplexer3to1     ; work         ;
;    |Multiplexer4to1:MUX_MemtoReg|                  ; 85 (85)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Multiplexer4to1:MUX_MemtoReg                            ; Multiplexer4to1     ; work         ;
;    |ORGate:BranchEqOrBranchNE|                     ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ORGate:BranchEqOrBranchNE                               ; ORGate              ; work         ;
;    |PC_Register:PROGRAM_COUNTER|                   ; 25 (25)             ; 30 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|PC_Register:PROGRAM_COUNTER                             ; PC_Register         ; work         ;
;    |ProgramMemory:Instruction_Memory|              ; 145 (145)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ProgramMemory:Instruction_Memory                        ; ProgramMemory       ; work         ;
;    |RegisterFile:Register_File|                    ; 1337 (0)            ; 992 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File                              ; RegisterFile        ; work         ;
;       |DecoderRegisterFile:Decoder|                ; 39 (39)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|DecoderRegisterFile:Decoder  ; DecoderRegisterFile ; work         ;
;       |MUXRegisterFile:MUXRegister1|               ; 645 (645)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|MUXRegisterFile:MUXRegister1 ; MUXRegisterFile     ; work         ;
;       |MUXRegisterFile:MUXRegister2|               ; 653 (653)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|MUXRegisterFile:MUXRegister2 ; MUXRegisterFile     ; work         ;
;       |Register:Register_a0|                       ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|Register:Register_a0         ; Register            ; work         ;
;       |Register:Register_a1|                       ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|Register:Register_a1         ; Register            ; work         ;
;       |Register:Register_a2|                       ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|Register:Register_a2         ; Register            ; work         ;
;       |Register:Register_a3|                       ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|Register:Register_a3         ; Register            ; work         ;
;       |Register:Register_at|                       ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|Register:Register_at         ; Register            ; work         ;
;       |Register:Register_fp|                       ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|Register:Register_fp         ; Register            ; work         ;
;       |Register:Register_gp|                       ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|Register:Register_gp         ; Register            ; work         ;
;       |Register:Register_k0|                       ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|Register:Register_k0         ; Register            ; work         ;
;       |Register:Register_k1|                       ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|Register:Register_k1         ; Register            ; work         ;
;       |Register:Register_ra|                       ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|Register:Register_ra         ; Register            ; work         ;
;       |Register:Register_s0|                       ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|Register:Register_s0         ; Register            ; work         ;
;       |Register:Register_s1|                       ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|Register:Register_s1         ; Register            ; work         ;
;       |Register:Register_s2|                       ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|Register:Register_s2         ; Register            ; work         ;
;       |Register:Register_s3|                       ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|Register:Register_s3         ; Register            ; work         ;
;       |Register:Register_s4|                       ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|Register:Register_s4         ; Register            ; work         ;
;       |Register:Register_s5|                       ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|Register:Register_s5         ; Register            ; work         ;
;       |Register:Register_s6|                       ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|Register:Register_s6         ; Register            ; work         ;
;       |Register:Register_s7|                       ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|Register:Register_s7         ; Register            ; work         ;
;       |Register:Register_sp|                       ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|Register:Register_sp         ; Register            ; work         ;
;       |Register:Register_t0|                       ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|Register:Register_t0         ; Register            ; work         ;
;       |Register:Register_t1|                       ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|Register:Register_t1         ; Register            ; work         ;
;       |Register:Register_t2|                       ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|Register:Register_t2         ; Register            ; work         ;
;       |Register:Register_t3|                       ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|Register:Register_t3         ; Register            ; work         ;
;       |Register:Register_t4|                       ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|Register:Register_t4         ; Register            ; work         ;
;       |Register:Register_t5|                       ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|Register:Register_t5         ; Register            ; work         ;
;       |Register:Register_t6|                       ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|Register:Register_t6         ; Register            ; work         ;
;       |Register:Register_t7|                       ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|Register:Register_t7         ; Register            ; work         ;
;       |Register:Register_t8|                       ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|Register:Register_t8         ; Register            ; work         ;
;       |Register:Register_t9|                       ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|Register:Register_t9         ; Register            ; work         ;
;       |Register:Register_v0|                       ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|Register:Register_v0         ; Register            ; work         ;
;       |Register:Register_v1|                       ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|RegisterFile:Register_File|Register:Register_v1         ; Register            ; work         ;
+----------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                       ;
+-------------------------------------------------------------+----------------------------------------------------+------------------------+
; Latch Name                                                  ; Latch Enable Signal                                ; Free of Timing Hazards ;
+-------------------------------------------------------------+----------------------------------------------------+------------------------+
; Multiplexer3to1:MUX_ALUSRC|MUX_Output[0]                    ; Multiplexer3to1:MUX_ALUSRC|Mux32                   ; yes                    ;
; Multiplexer3to1:MUX_ALUSRC|MUX_Output[1]                    ; Multiplexer3to1:MUX_ALUSRC|Mux32                   ; yes                    ;
; Multiplexer3to1:MUX_ALUSRC|MUX_Output[2]                    ; Multiplexer3to1:MUX_ALUSRC|Mux32                   ; yes                    ;
; Multiplexer3to1:MUX_ALUSRC|MUX_Output[3]                    ; Multiplexer3to1:MUX_ALUSRC|Mux32                   ; yes                    ;
; Multiplexer3to1:MUX_ALUSRC|MUX_Output[4]                    ; Multiplexer3to1:MUX_ALUSRC|Mux32                   ; yes                    ;
; Multiplexer3to1:MUX_ALUSRC|MUX_Output[5]                    ; Multiplexer3to1:MUX_ALUSRC|Mux32                   ; yes                    ;
; Multiplexer3to1:MUX_ALUSRC|MUX_Output[6]                    ; Multiplexer3to1:MUX_ALUSRC|Mux32                   ; yes                    ;
; Multiplexer3to1:MUX_ALUSRC|MUX_Output[7]                    ; Multiplexer3to1:MUX_ALUSRC|Mux32                   ; yes                    ;
; Multiplexer3to1:MUX_ALUSRC|MUX_Output[8]                    ; Multiplexer3to1:MUX_ALUSRC|Mux32                   ; yes                    ;
; Multiplexer3to1:MUX_ALUSRC|MUX_Output[9]                    ; Multiplexer3to1:MUX_ALUSRC|Mux32                   ; yes                    ;
; Multiplexer3to1:MUX_ALUSRC|MUX_Output[10]                   ; Multiplexer3to1:MUX_ALUSRC|Mux32                   ; yes                    ;
; Multiplexer3to1:MUX_ALUSRC|MUX_Output[11]                   ; Multiplexer3to1:MUX_ALUSRC|Mux32                   ; yes                    ;
; Multiplexer3to1:MUX_ALUSRC|MUX_Output[12]                   ; Multiplexer3to1:MUX_ALUSRC|Mux32                   ; yes                    ;
; Multiplexer3to1:MUX_ALUSRC|MUX_Output[13]                   ; Multiplexer3to1:MUX_ALUSRC|Mux32                   ; yes                    ;
; Multiplexer3to1:MUX_ALUSRC|MUX_Output[14]                   ; Multiplexer3to1:MUX_ALUSRC|Mux32                   ; yes                    ;
; Multiplexer3to1:MUX_ALUSRC|MUX_Output[15]                   ; Multiplexer3to1:MUX_ALUSRC|Mux32                   ; yes                    ;
; Multiplexer3to1:MUX_ALUSRC|MUX_Output[16]                   ; Multiplexer3to1:MUX_ALUSRC|Mux32                   ; yes                    ;
; Multiplexer3to1:MUX_ALUSRC|MUX_Output[17]                   ; Multiplexer3to1:MUX_ALUSRC|Mux32                   ; yes                    ;
; Multiplexer3to1:MUX_ALUSRC|MUX_Output[18]                   ; Multiplexer3to1:MUX_ALUSRC|Mux32                   ; yes                    ;
; Multiplexer3to1:MUX_ALUSRC|MUX_Output[19]                   ; Multiplexer3to1:MUX_ALUSRC|Mux32                   ; yes                    ;
; Multiplexer3to1:MUX_ALUSRC|MUX_Output[20]                   ; Multiplexer3to1:MUX_ALUSRC|Mux32                   ; yes                    ;
; Multiplexer3to1:MUX_ALUSRC|MUX_Output[21]                   ; Multiplexer3to1:MUX_ALUSRC|Mux32                   ; yes                    ;
; Multiplexer3to1:MUX_ALUSRC|MUX_Output[22]                   ; Multiplexer3to1:MUX_ALUSRC|Mux32                   ; yes                    ;
; Multiplexer3to1:MUX_ALUSRC|MUX_Output[23]                   ; Multiplexer3to1:MUX_ALUSRC|Mux32                   ; yes                    ;
; Multiplexer3to1:MUX_ALUSRC|MUX_Output[24]                   ; Multiplexer3to1:MUX_ALUSRC|Mux32                   ; yes                    ;
; Multiplexer3to1:MUX_ALUSRC|MUX_Output[25]                   ; Multiplexer3to1:MUX_ALUSRC|Mux32                   ; yes                    ;
; Multiplexer3to1:MUX_ALUSRC|MUX_Output[26]                   ; Multiplexer3to1:MUX_ALUSRC|Mux32                   ; yes                    ;
; Multiplexer3to1:MUX_ALUSRC|MUX_Output[27]                   ; Multiplexer3to1:MUX_ALUSRC|Mux32                   ; yes                    ;
; Multiplexer3to1:MUX_ALUSRC|MUX_Output[28]                   ; Multiplexer3to1:MUX_ALUSRC|Mux32                   ; yes                    ;
; Multiplexer3to1:MUX_ALUSRC|MUX_Output[29]                   ; Multiplexer3to1:MUX_ALUSRC|Mux32                   ; yes                    ;
; Multiplexer3to1:MUX_ALUSRC|MUX_Output[30]                   ; Multiplexer3to1:MUX_ALUSRC|Mux32                   ; yes                    ;
; Multiplexer3to1:MUX_ALUSRC|MUX_Output[31]                   ; Multiplexer3to1:MUX_ALUSRC|Mux32                   ; yes                    ;
; Multiplexer3to1:MUX_RegisterDestinationSelect|MUX_Output[0] ; Multiplexer3to1:MUX_RegisterDestinationSelect|Mux5 ; yes                    ;
; Multiplexer3to1:MUX_RegisterDestinationSelect|MUX_Output[1] ; Multiplexer3to1:MUX_RegisterDestinationSelect|Mux5 ; yes                    ;
; Multiplexer3to1:MUX_RegisterDestinationSelect|MUX_Output[2] ; Multiplexer3to1:MUX_RegisterDestinationSelect|Mux5 ; yes                    ;
; Multiplexer3to1:MUX_RegisterDestinationSelect|MUX_Output[3] ; Multiplexer3to1:MUX_RegisterDestinationSelect|Mux5 ; yes                    ;
; Multiplexer3to1:MUX_RegisterDestinationSelect|MUX_Output[4] ; Multiplexer3to1:MUX_RegisterDestinationSelect|Mux5 ; yes                    ;
; Number of user-specified and inferred latches = 37          ;                                                    ;                        ;
+-------------------------------------------------------------+----------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                       ;
+---------------------------------------------------------------------+----------------------------------------------------+
; Register name                                                       ; Reason for Removal                                 ;
+---------------------------------------------------------------------+----------------------------------------------------+
; RegisterFile:Register_File|Register:Register_Zero|DataOutput[0..31] ; Stuck at GND due to stuck port data_in             ;
; PC_Register:PROGRAM_COUNTER|PCValue[1]                              ; Merged with PC_Register:PROGRAM_COUNTER|PCValue[0] ;
; PC_Register:PROGRAM_COUNTER|PCValue[0]                              ; Stuck at GND due to stuck port data_in             ;
; Total Number of Removed Registers = 34                              ;                                                    ;
+---------------------------------------------------------------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                          ;
+-----------------------------------------------------------------+---------------------------+----------------------------------------+
; Register name                                                   ; Reason for Removal        ; Registers Removed due to This Register ;
+-----------------------------------------------------------------+---------------------------+----------------------------------------+
; RegisterFile:Register_File|Register:Register_Zero|DataOutput[0] ; Stuck at GND              ; PC_Register:PROGRAM_COUNTER|PCValue[0] ;
;                                                                 ; due to stuck port data_in ;                                        ;
+-----------------------------------------------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 17406 ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 25    ;
; Number of registers using Asynchronous Clear ; 1022  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 17376 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; PC_Register:PROGRAM_COUNTER|PCValue[22] ; 1       ;
; Total number of inverted registers = 1  ;         ;
+-----------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+
; 3:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |MIPS_Processor|PC_Register:PROGRAM_COUNTER|PCValue[19]                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MIPS_Processor|Multiplexer4to1:MUX_MemtoReg|Mux31                            ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |MIPS_Processor|Multiplexer4to1:MUX_MemtoReg|Mux26                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |MIPS_Processor|Multiplexer4to1:MUX_MemtoReg|Mux11                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |MIPS_Processor|Multiplexer3to1:MUX_ALUSRC|Mux29                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |MIPS_Processor|Multiplexer3to1:MUX_ALUSRC|Mux3                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |MIPS_Processor|Multiplexer3to1:MUX_RegisterDestinationSelect|Mux0            ;
; 8:1                ; 32 bits   ; 160 LEs       ; 64 LEs               ; 96 LEs                 ; No         ; |MIPS_Processor|ALU:ArithmeticLogicUnit|Mux16                                 ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |MIPS_Processor|RegisterFile:Register_File|MUXRegisterFile:MUXRegister2|Mux7  ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |MIPS_Processor|RegisterFile:Register_File|MUXRegisterFile:MUXRegister1|Mux24 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |MIPS_Processor ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; MEMORY_DEPTH   ; 512   ; Signed Integer                                        ;
; DATA_WIDTH     ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PC_Register:PROGRAM_COUNTER ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; N              ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProgramMemory:Instruction_Memory ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; MEMORY_DEPTH   ; 512   ; Signed Integer                                       ;
; DATA_WIDTH     ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Adder32bits:PC_4_adder ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; NBits          ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Adder32bits:PC_offset_adder ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; NBits          ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplexer2to1:MUX_JUMPADDRESS ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; NBits          ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; N              ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_Zero ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_at ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_v0 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_v1 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_a0 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_a1 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_a2 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_a3 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_t0 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_t1 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_t2 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_t3 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_t4 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_t5 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_t6 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_t7 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_s0 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_s1 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_s2 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_s3 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_s4 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_s5 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_s6 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_s7 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_t8 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_t9 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_k0 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_k1 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_gp ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_sp ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_fp ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|Register:Register_ra ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|MUXRegisterFile:MUXRegister1 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:Register_File|MUXRegisterFile:MUXRegister2 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplexer3to1:MUX_RegisterDestinationSelect ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; NBits          ; 5     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplexer2to1:MUX_Offset ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; NBits          ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplexer3to1:MUX_ALUSRC ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; NBits          ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataMemory:RAMDataMemory ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                               ;
; MEMORY_DEPTH   ; 512   ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplexer4to1:MUX_MemtoReg ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; NBits          ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LUIOp:LUIOPERATION"                                                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; ImmLUI ; Output ; Warning  ; Output or bidir port (33 bits) is wider than the port expression (32 bits) it drives; bit(s) "ImmLUI[32..32]" have no fanouts ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ZeroImm:ZeroImmExtender"                                                                                                                ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                           ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; ZeroExtImm ; Output ; Warning  ; Output or bidir port (33 bits) is wider than the port expression (32 bits) it drives; bit(s) "ZeroExtImm[32..32]" have no fanouts ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiplexer3to1:MUX_RegisterDestinationSelect" ;
+-----------+-------+----------+--------------------------------------------+
; Port      ; Type  ; Severity ; Details                                    ;
+-----------+-------+----------+--------------------------------------------+
; MUX_Data2 ; Input ; Info     ; Stuck at VCC                               ;
+-----------+-------+----------+--------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterFile:Register_File|Register:Register_Zero" ;
+-----------+-------+----------+------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                        ;
+-----------+-------+----------+------------------------------------------------+
; DataInput ; Input ; Info     ; Stuck at GND                                   ;
+-----------+-------+----------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "JumpAddrOP:JALMODULE"                                                                                                               ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                         ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; JumpAddr ; Output ; Warning  ; Output or bidir port (33 bits) is wider than the port expression (32 bits) it drives; bit(s) "JumpAddr[32..32]" have no fanouts ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ShiftLeft2:ShiftLeftADDR"                                                                                                                                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                               ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; DataInput  ; Input  ; Warning  ; Input port expression (26 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "DataInput[31..26]" will be connected to GND. ;
; DataOutput ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (28 bits) it drives; bit(s) "DataOutput[31..28]" have no fanouts                     ;
; DataOutput ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "Adder32bits:PC_4_adder" ;
+--------------+-------+----------+------------------+
; Port         ; Type  ; Severity ; Details          ;
+--------------+-------+----------+------------------+
; Data1[31..3] ; Input ; Info     ; Stuck at GND     ;
; Data1[1..0]  ; Input ; Info     ; Stuck at GND     ;
; Data1[2]     ; Input ; Info     ; Stuck at VCC     ;
+--------------+-------+----------+------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 74                          ;
; cycloneiii_ff         ; 17406                       ;
;     CLR               ; 5                           ;
;     CLR SLD           ; 25                          ;
;     ENA               ; 16384                       ;
;     ENA CLR           ; 992                         ;
; cycloneiii_lcell_comb ; 13396                       ;
;     arith             ; 90                          ;
;         2 data inputs ; 30                          ;
;         3 data inputs ; 60                          ;
;     normal            ; 13306                       ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 43                          ;
;         3 data inputs ; 632                         ;
;         4 data inputs ; 12629                       ;
;                       ;                             ;
; Max LUT depth         ; 24.50                       ;
; Average LUT depth     ; 13.92                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:02:25     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Sat Apr 28 16:26:38 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_PROCESSOR -c MIPS_PROCESSOR
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer4to1.v
    Info (12023): Found entity 1: Multiplexer4to1 File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer4to1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/JumpAddrOp.v
    Info (12023): Found entity 1: JumpAddrOP File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/JumpAddrOp.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/LUIOp.v
    Info (12023): Found entity 1: LUIOp File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/LUIOp.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ZeroImm.v
    Info (12023): Found entity 1: ZeroImm File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ZeroImm.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v
    Info (12023): Found entity 1: MIPS_Processor File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v Line: 7
Info (12021): Found 0 design units, including 0 entities, in source file /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Definitions.v
Info (12021): Found 1 design units, including 1 entities, in source file /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/DecoderRegisterFile.v
    Info (12023): Found entity 1: DecoderRegisterFile File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/DecoderRegisterFile.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/DataMemory.v
    Info (12023): Found entity 1: DataMemory File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/DataMemory.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Control.v
    Info (12023): Found entity 1: Control File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Control.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ANDGate.v
    Info (12023): Found entity 1: ANDGate File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ANDGate.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ALUControl.v
    Info (12023): Found entity 1: ALUControl File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ALUControl.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ALU.v
    Info (12023): Found entity 1: ALU File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ALU.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Adder32bits.v
    Info (12023): Found entity 1: Adder32bits File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Adder32bits.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/SignExtend.v
    Info (12023): Found entity 1: SignExtend File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/SignExtend.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ShiftLeft2.v
    Info (12023): Found entity 1: ShiftLeft2 File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ShiftLeft2.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/RegisterFile.v
    Info (12023): Found entity 1: RegisterFile File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/RegisterFile.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Register.v
    Info (12023): Found entity 1: Register File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Register.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ProgramMemory.v
    Info (12023): Found entity 1: ProgramMemory File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ProgramMemory.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v
    Info (12023): Found entity 1: PC_Register File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MUXRegisterFile.v
    Info (12023): Found entity 1: MUXRegisterFile File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MUXRegisterFile.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer2to1.v
    Info (12023): Found entity 1: Multiplexer2to1 File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer2to1.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor_TB.v
    Info (12023): Found entity 1: MIPS_Processor_TB File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor_TB.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ORGate.v
    Info (12023): Found entity 1: ORGate File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ORGate.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v
    Info (12023): Found entity 1: Multiplexer3to1 File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 1
Info (12127): Elaborating entity "MIPS_Processor" for the top level hierarchy
Info (12128): Elaborating entity "Control" for hierarchy "Control:ControlUnit" File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v Line: 101
Info (12128): Elaborating entity "PC_Register" for hierarchy "PC_Register:PROGRAM_COUNTER" File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v Line: 112
Info (12128): Elaborating entity "ProgramMemory" for hierarchy "ProgramMemory:Instruction_Memory" File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v Line: 124
Warning (10230): Verilog HDL assignment warning at ProgramMemory.v(27): truncated value with size 34 to match size of target (32) File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ProgramMemory.v Line: 27
Warning (10850): Verilog HDL warning at ProgramMemory.v(34): number of words (60) in memory file does not match the number of elements in the address range [0:511] File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ProgramMemory.v Line: 34
Warning (10030): Net "rom.data_a" at ProgramMemory.v(30) has no driver or initial value, using a default initial value '0' File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ProgramMemory.v Line: 30
Warning (10030): Net "rom.waddr_a" at ProgramMemory.v(30) has no driver or initial value, using a default initial value '0' File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ProgramMemory.v Line: 30
Warning (10030): Net "rom.we_a" at ProgramMemory.v(30) has no driver or initial value, using a default initial value '0' File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ProgramMemory.v Line: 30
Info (12128): Elaborating entity "Adder32bits" for hierarchy "Adder32bits:PC_4_adder" File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v Line: 134
Info (12128): Elaborating entity "ShiftLeft2" for hierarchy "ShiftLeft2:ShiftLeftADDR" File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v Line: 151
Info (12128): Elaborating entity "Multiplexer2to1" for hierarchy "Multiplexer2to1:MUX_JUMPADDRESS" File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v Line: 163
Info (12128): Elaborating entity "JumpAddrOP" for hierarchy "JumpAddrOP:JALMODULE" File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v Line: 172
Info (12128): Elaborating entity "RegisterFile" for hierarchy "RegisterFile:Register_File" File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v Line: 189
Info (12128): Elaborating entity "DecoderRegisterFile" for hierarchy "RegisterFile:Register_File|DecoderRegisterFile:Decoder" File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/RegisterFile.v Line: 42
Info (12128): Elaborating entity "Register" for hierarchy "RegisterFile:Register_File|Register:Register_Zero" File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/RegisterFile.v Line: 58
Info (12128): Elaborating entity "MUXRegisterFile" for hierarchy "RegisterFile:Register_File|MUXRegisterFile:MUXRegister1" File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/RegisterFile.v Line: 480
Info (12128): Elaborating entity "Multiplexer3to1" for hierarchy "Multiplexer3to1:MUX_RegisterDestinationSelect" File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v Line: 204
Warning (10270): Verilog HDL Case Statement warning at Multiplexer3to1.v(16): incomplete case statement has no default case item File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 16
Warning (10240): Verilog HDL Always Construct warning at Multiplexer3to1.v(14): inferring latch(es) for variable "MUX_Output", which holds its previous value in one or more paths through the always construct File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
Info (10041): Inferred latch for "MUX_Output[0]" at Multiplexer3to1.v(14) File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
Info (10041): Inferred latch for "MUX_Output[1]" at Multiplexer3to1.v(14) File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
Info (10041): Inferred latch for "MUX_Output[2]" at Multiplexer3to1.v(14) File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
Info (10041): Inferred latch for "MUX_Output[3]" at Multiplexer3to1.v(14) File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
Info (10041): Inferred latch for "MUX_Output[4]" at Multiplexer3to1.v(14) File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
Info (12128): Elaborating entity "ANDGate" for hierarchy "ANDGate:BRANCHEQ_AND_ZERO" File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v Line: 228
Info (12128): Elaborating entity "ORGate" for hierarchy "ORGate:BranchEqOrBranchNE" File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v Line: 246
Info (12128): Elaborating entity "SignExtend" for hierarchy "SignExtend:SignExtender" File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v Line: 255
Info (12128): Elaborating entity "Multiplexer3to1" for hierarchy "Multiplexer3to1:MUX_ALUSRC" File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v Line: 270
Warning (10270): Verilog HDL Case Statement warning at Multiplexer3to1.v(16): incomplete case statement has no default case item File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 16
Warning (10240): Verilog HDL Always Construct warning at Multiplexer3to1.v(14): inferring latch(es) for variable "MUX_Output", which holds its previous value in one or more paths through the always construct File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
Info (10041): Inferred latch for "MUX_Output[0]" at Multiplexer3to1.v(14) File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
Info (10041): Inferred latch for "MUX_Output[1]" at Multiplexer3to1.v(14) File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
Info (10041): Inferred latch for "MUX_Output[2]" at Multiplexer3to1.v(14) File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
Info (10041): Inferred latch for "MUX_Output[3]" at Multiplexer3to1.v(14) File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
Info (10041): Inferred latch for "MUX_Output[4]" at Multiplexer3to1.v(14) File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
Info (10041): Inferred latch for "MUX_Output[5]" at Multiplexer3to1.v(14) File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
Info (10041): Inferred latch for "MUX_Output[6]" at Multiplexer3to1.v(14) File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
Info (10041): Inferred latch for "MUX_Output[7]" at Multiplexer3to1.v(14) File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
Info (10041): Inferred latch for "MUX_Output[8]" at Multiplexer3to1.v(14) File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
Info (10041): Inferred latch for "MUX_Output[9]" at Multiplexer3to1.v(14) File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
Info (10041): Inferred latch for "MUX_Output[10]" at Multiplexer3to1.v(14) File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
Info (10041): Inferred latch for "MUX_Output[11]" at Multiplexer3to1.v(14) File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
Info (10041): Inferred latch for "MUX_Output[12]" at Multiplexer3to1.v(14) File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
Info (10041): Inferred latch for "MUX_Output[13]" at Multiplexer3to1.v(14) File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
Info (10041): Inferred latch for "MUX_Output[14]" at Multiplexer3to1.v(14) File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
Info (10041): Inferred latch for "MUX_Output[15]" at Multiplexer3to1.v(14) File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
Info (10041): Inferred latch for "MUX_Output[16]" at Multiplexer3to1.v(14) File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
Info (10041): Inferred latch for "MUX_Output[17]" at Multiplexer3to1.v(14) File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
Info (10041): Inferred latch for "MUX_Output[18]" at Multiplexer3to1.v(14) File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
Info (10041): Inferred latch for "MUX_Output[19]" at Multiplexer3to1.v(14) File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
Info (10041): Inferred latch for "MUX_Output[20]" at Multiplexer3to1.v(14) File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
Info (10041): Inferred latch for "MUX_Output[21]" at Multiplexer3to1.v(14) File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
Info (10041): Inferred latch for "MUX_Output[22]" at Multiplexer3to1.v(14) File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
Info (10041): Inferred latch for "MUX_Output[23]" at Multiplexer3to1.v(14) File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
Info (10041): Inferred latch for "MUX_Output[24]" at Multiplexer3to1.v(14) File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
Info (10041): Inferred latch for "MUX_Output[25]" at Multiplexer3to1.v(14) File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
Info (10041): Inferred latch for "MUX_Output[26]" at Multiplexer3to1.v(14) File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
Info (10041): Inferred latch for "MUX_Output[27]" at Multiplexer3to1.v(14) File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
Info (10041): Inferred latch for "MUX_Output[28]" at Multiplexer3to1.v(14) File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
Info (10041): Inferred latch for "MUX_Output[29]" at Multiplexer3to1.v(14) File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
Info (10041): Inferred latch for "MUX_Output[30]" at Multiplexer3to1.v(14) File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
Info (10041): Inferred latch for "MUX_Output[31]" at Multiplexer3to1.v(14) File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
Info (12128): Elaborating entity "ZeroImm" for hierarchy "ZeroImm:ZeroImmExtender" File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v Line: 278
Info (12128): Elaborating entity "LUIOp" for hierarchy "LUIOp:LUIOPERATION" File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v Line: 286
Info (12128): Elaborating entity "ALUControl" for hierarchy "ALUControl:ArithmeticLogicUnitControl" File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v Line: 305
Warning (10935): Verilog HDL Casex/Casez warning at ALUControl.v(64): casex/casez item expression overlaps with a previous casex/casez item expression File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ALUControl.v Line: 64
Warning (10935): Verilog HDL Casex/Casez warning at ALUControl.v(65): casex/casez item expression overlaps with a previous casex/casez item expression File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ALUControl.v Line: 65
Warning (10935): Verilog HDL Casex/Casez warning at ALUControl.v(70): casex/casez item expression overlaps with a previous casex/casez item expression File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ALUControl.v Line: 70
Warning (10935): Verilog HDL Casex/Casez warning at ALUControl.v(71): casex/casez item expression overlaps with a previous casex/casez item expression File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ALUControl.v Line: 71
Warning (10935): Verilog HDL Casex/Casez warning at ALUControl.v(72): casex/casez item expression overlaps with a previous casex/casez item expression File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ALUControl.v Line: 72
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:ArithmeticLogicUnit" File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v Line: 316
Info (12128): Elaborating entity "DataMemory" for hierarchy "DataMemory:RAMDataMemory" File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v Line: 334
Info (12128): Elaborating entity "Multiplexer4to1" for hierarchy "Multiplexer4to1:MUX_MemtoReg" File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v Line: 350
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "DataMemory:RAMDataMemory|ram" is uninferred due to asynchronous read logic File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/DataMemory.v Line: 26
    Info (276007): RAM logic "RegisterFile:Register_File|DecoderRegisterFile:Decoder|Ram0" is uninferred due to asynchronous read logic File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/DecoderRegisterFile.v Line: 20
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Quartus/db/MIPS_PROCESSOR.ram0_ProgramMemory_2090400d.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch Multiplexer3to1:MUX_ALUSRC|MUX_Output[0] has unsafe behavior File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER|PCValue[10] File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v Line: 30
Warning (13012): Latch Multiplexer3to1:MUX_ALUSRC|MUX_Output[1] has unsafe behavior File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER|PCValue[10] File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v Line: 30
Warning (13012): Latch Multiplexer3to1:MUX_ALUSRC|MUX_Output[2] has unsafe behavior File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER|PCValue[10] File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v Line: 30
Warning (13012): Latch Multiplexer3to1:MUX_ALUSRC|MUX_Output[3] has unsafe behavior File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER|PCValue[10] File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v Line: 30
Warning (13012): Latch Multiplexer3to1:MUX_ALUSRC|MUX_Output[4] has unsafe behavior File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER|PCValue[10] File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v Line: 30
Warning (13012): Latch Multiplexer3to1:MUX_ALUSRC|MUX_Output[5] has unsafe behavior File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER|PCValue[10] File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v Line: 30
Warning (13012): Latch Multiplexer3to1:MUX_ALUSRC|MUX_Output[6] has unsafe behavior File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER|PCValue[10] File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v Line: 30
Warning (13012): Latch Multiplexer3to1:MUX_ALUSRC|MUX_Output[7] has unsafe behavior File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER|PCValue[10] File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v Line: 30
Warning (13012): Latch Multiplexer3to1:MUX_ALUSRC|MUX_Output[8] has unsafe behavior File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER|PCValue[10] File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v Line: 30
Warning (13012): Latch Multiplexer3to1:MUX_ALUSRC|MUX_Output[9] has unsafe behavior File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER|PCValue[10] File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v Line: 30
Warning (13012): Latch Multiplexer3to1:MUX_ALUSRC|MUX_Output[10] has unsafe behavior File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER|PCValue[10] File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v Line: 30
Warning (13012): Latch Multiplexer3to1:MUX_ALUSRC|MUX_Output[11] has unsafe behavior File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER|PCValue[10] File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v Line: 30
Warning (13012): Latch Multiplexer3to1:MUX_ALUSRC|MUX_Output[12] has unsafe behavior File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER|PCValue[10] File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v Line: 30
Warning (13012): Latch Multiplexer3to1:MUX_ALUSRC|MUX_Output[13] has unsafe behavior File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER|PCValue[10] File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v Line: 30
Warning (13012): Latch Multiplexer3to1:MUX_ALUSRC|MUX_Output[14] has unsafe behavior File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER|PCValue[10] File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v Line: 30
Warning (13012): Latch Multiplexer3to1:MUX_ALUSRC|MUX_Output[15] has unsafe behavior File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER|PCValue[10] File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v Line: 30
Warning (13012): Latch Multiplexer3to1:MUX_ALUSRC|MUX_Output[16] has unsafe behavior File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER|PCValue[10] File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v Line: 30
Warning (13012): Latch Multiplexer3to1:MUX_ALUSRC|MUX_Output[17] has unsafe behavior File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER|PCValue[10] File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v Line: 30
Warning (13012): Latch Multiplexer3to1:MUX_ALUSRC|MUX_Output[18] has unsafe behavior File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER|PCValue[10] File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v Line: 30
Warning (13012): Latch Multiplexer3to1:MUX_ALUSRC|MUX_Output[19] has unsafe behavior File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER|PCValue[10] File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v Line: 30
Warning (13012): Latch Multiplexer3to1:MUX_ALUSRC|MUX_Output[20] has unsafe behavior File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER|PCValue[10] File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v Line: 30
Warning (13012): Latch Multiplexer3to1:MUX_ALUSRC|MUX_Output[21] has unsafe behavior File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER|PCValue[10] File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v Line: 30
Warning (13012): Latch Multiplexer3to1:MUX_ALUSRC|MUX_Output[22] has unsafe behavior File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER|PCValue[10] File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v Line: 30
Warning (13012): Latch Multiplexer3to1:MUX_ALUSRC|MUX_Output[23] has unsafe behavior File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER|PCValue[10] File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v Line: 30
Warning (13012): Latch Multiplexer3to1:MUX_ALUSRC|MUX_Output[24] has unsafe behavior File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER|PCValue[10] File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v Line: 30
Warning (13012): Latch Multiplexer3to1:MUX_ALUSRC|MUX_Output[25] has unsafe behavior File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER|PCValue[10] File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v Line: 30
Warning (13012): Latch Multiplexer3to1:MUX_ALUSRC|MUX_Output[26] has unsafe behavior File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER|PCValue[10] File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v Line: 30
Warning (13012): Latch Multiplexer3to1:MUX_ALUSRC|MUX_Output[27] has unsafe behavior File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER|PCValue[10] File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v Line: 30
Warning (13012): Latch Multiplexer3to1:MUX_ALUSRC|MUX_Output[28] has unsafe behavior File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER|PCValue[10] File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v Line: 30
Warning (13012): Latch Multiplexer3to1:MUX_ALUSRC|MUX_Output[29] has unsafe behavior File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER|PCValue[10] File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v Line: 30
Warning (13012): Latch Multiplexer3to1:MUX_ALUSRC|MUX_Output[30] has unsafe behavior File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER|PCValue[10] File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v Line: 30
Warning (13012): Latch Multiplexer3to1:MUX_ALUSRC|MUX_Output[31] has unsafe behavior File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER|PCValue[10] File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v Line: 30
Warning (13012): Latch Multiplexer3to1:MUX_RegisterDestinationSelect|MUX_Output[0] has unsafe behavior File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER|PCValue[10] File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v Line: 30
Warning (13012): Latch Multiplexer3to1:MUX_RegisterDestinationSelect|MUX_Output[1] has unsafe behavior File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER|PCValue[10] File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v Line: 30
Warning (13012): Latch Multiplexer3to1:MUX_RegisterDestinationSelect|MUX_Output[2] has unsafe behavior File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER|PCValue[10] File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v Line: 30
Warning (13012): Latch Multiplexer3to1:MUX_RegisterDestinationSelect|MUX_Output[3] has unsafe behavior File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER|PCValue[10] File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v Line: 30
Warning (13012): Latch Multiplexer3to1:MUX_RegisterDestinationSelect|MUX_Output[4] has unsafe behavior File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer3to1.v Line: 14
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC_Register:PROGRAM_COUNTER|PCValue[10] File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v Line: 30
Info (13000): Registers with preset signals will power-up high File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v Line: 30
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "PortOut[0]" is stuck at GND File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v Line: 20
    Warning (13410): Pin "PortOut[1]" is stuck at GND File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v Line: 20
    Warning (13410): Pin "PortOut[2]" is stuck at GND File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v Line: 20
    Warning (13410): Pin "PortOut[3]" is stuck at GND File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v Line: 20
    Warning (13410): Pin "PortOut[4]" is stuck at GND File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v Line: 20
    Warning (13410): Pin "PortOut[5]" is stuck at GND File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v Line: 20
    Warning (13410): Pin "PortOut[6]" is stuck at GND File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v Line: 20
    Warning (13410): Pin "PortOut[7]" is stuck at GND File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v Line: 20
    Warning (13410): Pin "PortOut[8]" is stuck at GND File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v Line: 20
    Warning (13410): Pin "PortOut[9]" is stuck at GND File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v Line: 20
    Warning (13410): Pin "PortOut[10]" is stuck at GND File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v Line: 20
    Warning (13410): Pin "PortOut[11]" is stuck at GND File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v Line: 20
    Warning (13410): Pin "PortOut[12]" is stuck at GND File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v Line: 20
    Warning (13410): Pin "PortOut[13]" is stuck at GND File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v Line: 20
    Warning (13410): Pin "PortOut[14]" is stuck at GND File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v Line: 20
    Warning (13410): Pin "PortOut[15]" is stuck at GND File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v Line: 20
    Warning (13410): Pin "PortOut[16]" is stuck at GND File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v Line: 20
    Warning (13410): Pin "PortOut[17]" is stuck at GND File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v Line: 20
    Warning (13410): Pin "PortOut[18]" is stuck at GND File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v Line: 20
    Warning (13410): Pin "PortOut[19]" is stuck at GND File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v Line: 20
    Warning (13410): Pin "PortOut[20]" is stuck at GND File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v Line: 20
    Warning (13410): Pin "PortOut[21]" is stuck at GND File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v Line: 20
    Warning (13410): Pin "PortOut[22]" is stuck at GND File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v Line: 20
    Warning (13410): Pin "PortOut[23]" is stuck at GND File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v Line: 20
    Warning (13410): Pin "PortOut[24]" is stuck at GND File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v Line: 20
    Warning (13410): Pin "PortOut[25]" is stuck at GND File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v Line: 20
    Warning (13410): Pin "PortOut[26]" is stuck at GND File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v Line: 20
    Warning (13410): Pin "PortOut[27]" is stuck at GND File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v Line: 20
    Warning (13410): Pin "PortOut[28]" is stuck at GND File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v Line: 20
    Warning (13410): Pin "PortOut[29]" is stuck at GND File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v Line: 20
    Warning (13410): Pin "PortOut[30]" is stuck at GND File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v Line: 20
    Warning (13410): Pin "PortOut[31]" is stuck at GND File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v Line: 20
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Quartus/output_files/MIPS_PROCESSOR.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "PortIn[0]" File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v Line: 16
    Warning (15610): No output dependent on input pin "PortIn[1]" File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v Line: 16
    Warning (15610): No output dependent on input pin "PortIn[2]" File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v Line: 16
    Warning (15610): No output dependent on input pin "PortIn[3]" File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v Line: 16
    Warning (15610): No output dependent on input pin "PortIn[4]" File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v Line: 16
    Warning (15610): No output dependent on input pin "PortIn[5]" File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v Line: 16
    Warning (15610): No output dependent on input pin "PortIn[6]" File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v Line: 16
    Warning (15610): No output dependent on input pin "PortIn[7]" File: /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v Line: 16
Info (21057): Implemented 30845 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 64 output pins
    Info (21061): Implemented 30771 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 133 warnings
    Info: Peak virtual memory: 1065 megabytes
    Info: Processing ended: Sat Apr 28 16:29:32 2018
    Info: Elapsed time: 00:02:54
    Info: Total CPU time (on all processors): 00:03:26


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Quartus/output_files/MIPS_PROCESSOR.map.smsg.


