read -sv run_verilog_mid/adder_32b_9_82_4f7506a065a2765a1e47777e312b3434.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_82_4f7506a065a2765a1e47777e312b3434_yosys.v
