[14:10:45.281] <TB3>     INFO: *** Welcome to pxar ***
[14:10:45.281] <TB3>     INFO: *** Today: 2016/08/12
[14:10:45.289] <TB3>     INFO: *** Version: b2a7-dirty
[14:10:45.289] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters_C15.dat
[14:10:45.290] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:10:45.290] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//defaultMaskFile.dat
[14:10:45.290] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//trimParameters_C15.dat
[14:10:45.367] <TB3>     INFO:         clk: 4
[14:10:45.367] <TB3>     INFO:         ctr: 4
[14:10:45.367] <TB3>     INFO:         sda: 19
[14:10:45.367] <TB3>     INFO:         tin: 9
[14:10:45.367] <TB3>     INFO:         level: 15
[14:10:45.367] <TB3>     INFO:         triggerdelay: 0
[14:10:45.367] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[14:10:45.367] <TB3>     INFO: Log level: DEBUG
[14:10:45.378] <TB3>     INFO: Found DTB DTB_WRE7QJ
[14:10:45.393] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[14:10:45.397] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[14:10:45.399] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[14:10:46.955] <TB3>     INFO: DUT info: 
[14:10:46.955] <TB3>     INFO: The DUT currently contains the following objects:
[14:10:46.955] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[14:10:46.955] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[14:10:46.955] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[14:10:46.955] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[14:10:46.955] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:46.955] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:46.955] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:46.955] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:46.955] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:46.955] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:46.955] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:46.956] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:46.956] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:46.956] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:46.956] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:46.956] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:46.956] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:46.956] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:46.956] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:46.956] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:46.956] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[14:10:46.956] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:10:46.956] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:10:46.956] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:10:46.956] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:10:46.956] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[14:10:46.956] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:10:46.956] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[14:10:46.956] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[14:10:46.956] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:10:46.957] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:10:46.957] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[14:10:46.957] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:10:46.957] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:10:46.957] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:10:46.957] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:10:46.957] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[14:10:46.957] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[14:10:46.957] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[14:10:46.957] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[14:10:46.957] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[14:10:46.957] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[14:10:46.957] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[14:10:46.957] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[14:10:46.957] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[14:10:46.957] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[14:10:46.957] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[14:10:46.957] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[14:10:46.957] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[14:10:46.957] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[14:10:46.957] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[14:10:46.957] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[14:10:46.957] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:10:46.957] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[14:10:46.957] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[14:10:46.957] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[14:10:46.957] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[14:10:46.957] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[14:10:46.957] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[14:10:46.957] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:10:46.957] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[14:10:46.957] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[14:10:46.957] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[14:10:46.957] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[14:10:46.957] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:10:46.957] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[14:10:46.957] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:10:46.957] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[14:10:46.957] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:10:46.957] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[14:10:46.957] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[14:10:46.957] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[14:10:46.958] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[14:10:46.958] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:10:46.958] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[14:10:46.958] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[14:10:46.958] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[14:10:46.958] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[14:10:46.958] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[14:10:46.958] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:10:46.958] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[14:10:46.958] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[14:10:46.958] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[14:10:46.958] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[14:10:46.958] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[14:10:46.958] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:10:46.958] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:10:46.958] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:10:46.958] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[14:10:46.958] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[14:10:46.958] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:10:46.958] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:10:46.958] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[14:10:46.958] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:10:46.958] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[14:10:46.958] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[14:10:46.958] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[14:10:46.958] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[14:10:46.958] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[14:10:46.958] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[14:10:46.958] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:10:46.958] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:10:46.958] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[14:10:46.958] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[14:10:46.958] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[14:10:46.958] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[14:10:46.958] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[14:10:46.958] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[14:10:46.958] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[14:10:46.958] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[14:10:46.958] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:10:46.958] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[14:10:46.958] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[14:10:46.958] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[14:10:46.958] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[14:10:46.958] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:10:46.959] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:10:46.959] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[14:10:46.959] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[14:10:46.959] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[14:10:46.959] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[14:10:46.959] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[14:10:46.959] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:10:46.959] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:10:46.959] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[14:10:46.959] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[14:10:46.959] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[14:10:46.959] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[14:10:46.959] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[14:10:46.959] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:10:46.959] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[14:10:46.959] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[14:10:46.959] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[14:10:46.959] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:10:46.959] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[14:10:46.959] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[14:10:46.959] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[14:10:46.959] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[14:10:46.959] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[14:10:46.959] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[14:10:46.959] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[14:10:46.959] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[14:10:46.959] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[14:10:46.959] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:10:46.959] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[14:10:46.959] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[14:10:46.959] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:10:46.959] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:10:46.959] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[14:10:46.959] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:10:46.959] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[14:10:46.959] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:10:46.959] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[14:10:46.959] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[14:10:46.959] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[14:10:46.959] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[14:10:46.959] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[14:10:46.959] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[14:10:46.959] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:10:46.959] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[14:10:46.960] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[14:10:46.960] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[14:10:46.960] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[14:10:46.960] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[14:10:46.960] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[14:10:46.960] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[14:10:46.960] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[14:10:46.960] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[14:10:46.960] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[14:10:46.960] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[14:10:46.960] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[14:10:46.960] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[14:10:46.960] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[14:10:46.960] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:10:46.960] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:10:46.960] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:10:46.960] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[14:10:46.960] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[14:10:46.960] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[14:10:46.960] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[14:10:46.960] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[14:10:46.960] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[14:10:46.960] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[14:10:46.960] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[14:10:46.960] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:10:46.960] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:10:46.962] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30896128
[14:10:46.962] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x23c3f20
[14:10:46.962] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x233a770
[14:10:46.962] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fe611d94010
[14:10:46.962] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fe617fff510
[14:10:46.962] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30961664 fPxarMemory = 0x7fe611d94010
[14:10:46.963] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 373.8mA
[14:10:46.964] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 462.3mA
[14:10:46.964] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.0 C
[14:10:46.964] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[14:10:47.365] <TB3>     INFO: enter 'restricted' command line mode
[14:10:47.365] <TB3>     INFO: enter test to run
[14:10:47.365] <TB3>     INFO:   test: FPIXTest no parameter change
[14:10:47.365] <TB3>     INFO:   running: fpixtest
[14:10:47.365] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[14:10:47.370] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[14:10:47.370] <TB3>     INFO: ######################################################################
[14:10:47.370] <TB3>     INFO: PixTestFPIXTest::doTest()
[14:10:47.370] <TB3>     INFO: ######################################################################
[14:10:47.373] <TB3>     INFO: ######################################################################
[14:10:47.373] <TB3>     INFO: PixTestPretest::doTest()
[14:10:47.373] <TB3>     INFO: ######################################################################
[14:10:47.376] <TB3>     INFO:    ----------------------------------------------------------------------
[14:10:47.376] <TB3>     INFO:    PixTestPretest::programROC() 
[14:10:47.376] <TB3>     INFO:    ----------------------------------------------------------------------
[14:11:05.394] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[14:11:05.394] <TB3>     INFO: IA differences per ROC:  17.7 20.1 20.1 20.9 19.3 18.5 19.3 19.3 20.1 20.9 18.5 17.7 19.3 19.3 19.3 18.5
[14:11:05.461] <TB3>     INFO:    ----------------------------------------------------------------------
[14:11:05.461] <TB3>     INFO:    PixTestPretest::checkIdig() 
[14:11:05.461] <TB3>     INFO:    ----------------------------------------------------------------------
[14:11:06.714] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[14:11:07.216] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[14:11:07.717] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 1.6 mA
[14:11:08.219] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[14:11:08.723] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[14:11:09.225] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[14:11:09.726] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[14:11:10.228] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 1.6 mA
[14:11:10.729] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 1.6 mA
[14:11:11.231] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 1.6 mA
[14:11:11.733] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[14:11:12.234] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[14:11:12.736] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[14:11:13.238] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[14:11:13.740] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 1.6 mA
[14:11:14.241] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 1.6 mA
[14:11:14.495] <TB3>     INFO: Idig [mA/ROC]: 1.6 2.4 1.6 2.4 2.4 2.4 2.4 1.6 1.6 1.6 2.4 2.4 2.4 2.4 1.6 1.6 
[14:11:14.495] <TB3>     INFO: Test took 9037 ms.
[14:11:14.495] <TB3>     INFO: PixTestPretest::checkIdig() done.
[14:11:14.522] <TB3>     INFO:    ----------------------------------------------------------------------
[14:11:14.522] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[14:11:14.522] <TB3>     INFO:    ----------------------------------------------------------------------
[14:11:14.625] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 68.5312 mA
[14:11:14.727] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 22.2688 mA
[14:11:14.827] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  88 Ia 24.6688 mA
[14:11:14.928] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  85 Ia 23.8687 mA
[14:11:15.029] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 23.8687 mA
[14:11:15.131] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 23.8687 mA
[14:11:15.232] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 24.6688 mA
[14:11:15.333] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  75 Ia 24.6688 mA
[14:11:15.434] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  72 Ia 23.0687 mA
[14:11:15.534] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  78 Ia 25.4688 mA
[14:11:15.635] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  4 Vana  70 Ia 23.8687 mA
[14:11:15.737] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 23.8687 mA
[14:11:15.838] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 23.0687 mA
[14:11:15.939] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  84 Ia 24.6688 mA
[14:11:16.039] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  81 Ia 23.8687 mA
[14:11:16.141] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 23.0687 mA
[14:11:16.241] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  84 Ia 24.6688 mA
[14:11:16.342] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  81 Ia 23.8687 mA
[14:11:16.444] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 23.0687 mA
[14:11:16.546] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  84 Ia 25.4688 mA
[14:11:16.647] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  76 Ia 23.0687 mA
[14:11:16.748] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  82 Ia 24.6688 mA
[14:11:16.848] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  79 Ia 23.8687 mA
[14:11:16.949] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 23.8687 mA
[14:11:17.053] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 24.6688 mA
[14:11:17.153] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  75 Ia 23.0687 mA
[14:11:17.254] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  81 Ia 25.4688 mA
[14:11:17.355] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  73 Ia 23.0687 mA
[14:11:17.455] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  4 Vana  79 Ia 24.6688 mA
[14:11:17.556] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  5 Vana  76 Ia 23.8687 mA
[14:11:17.657] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 23.0687 mA
[14:11:17.758] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  84 Ia 24.6688 mA
[14:11:17.859] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  81 Ia 23.8687 mA
[14:11:17.961] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 21.4688 mA
[14:11:18.061] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  93 Ia 24.6688 mA
[14:11:18.162] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  90 Ia 24.6688 mA
[14:11:18.262] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  87 Ia 23.8687 mA
[14:11:18.364] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 23.0687 mA
[14:11:18.464] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  84 Ia 24.6688 mA
[14:11:18.565] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  81 Ia 23.0687 mA
[14:11:18.666] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  87 Ia 24.6688 mA
[14:11:18.767] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  84 Ia 23.8687 mA
[14:11:18.868] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 23.8687 mA
[14:11:18.970] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 23.0687 mA
[14:11:19.071] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  84 Ia 24.6688 mA
[14:11:19.172] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  81 Ia 24.6688 mA
[14:11:19.273] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  78 Ia 23.0687 mA
[14:11:19.374] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  4 Vana  84 Ia 24.6688 mA
[14:11:19.475] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  5 Vana  81 Ia 24.6688 mA
[14:11:19.575] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  6 Vana  78 Ia 23.0687 mA
[14:11:19.676] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  7 Vana  84 Ia 24.6688 mA
[14:11:19.777] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  8 Vana  81 Ia 23.8687 mA
[14:11:19.879] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 22.2688 mA
[14:11:19.979] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  88 Ia 23.8687 mA
[14:11:20.007] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  85
[14:11:20.007] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  78
[14:11:20.007] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  78
[14:11:20.007] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  70
[14:11:20.007] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  78
[14:11:20.007] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  81
[14:11:20.007] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  81
[14:11:20.007] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  79
[14:11:20.008] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  78
[14:11:20.008] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  76
[14:11:20.008] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  81
[14:11:20.008] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  87
[14:11:20.008] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  84
[14:11:20.009] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  78
[14:11:20.009] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  81
[14:11:20.009] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  88
[14:11:21.835] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 388.3 mA = 24.2687 mA/ROC
[14:11:21.835] <TB3>     INFO: i(loss) [mA/ROC]:     20.1  20.1  20.1  19.3  19.3  20.1  20.1  19.3  20.1  20.1  19.3  20.1  20.1  19.3  20.1  20.1
[14:11:21.867] <TB3>     INFO:    ----------------------------------------------------------------------
[14:11:21.867] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[14:11:21.867] <TB3>     INFO:    ----------------------------------------------------------------------
[14:11:21.003] <TB3>     INFO: Expecting 231680 events.
[14:11:30.267] <TB3>     INFO: 231680 events read in total (7547ms).
[14:11:30.423] <TB3>     INFO: Test took 8553ms.
[14:11:30.623] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 60 and Delta(CalDel) = 63
[14:11:30.627] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 89 and Delta(CalDel) = 60
[14:11:30.630] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 82 and Delta(CalDel) = 62
[14:11:30.634] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 92 and Delta(CalDel) = 63
[14:11:30.637] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 93 and Delta(CalDel) = 61
[14:11:30.647] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 94 and Delta(CalDel) = 61
[14:11:30.650] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 102 and Delta(CalDel) = 60
[14:11:30.654] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 94 and Delta(CalDel) = 62
[14:11:30.657] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 83 and Delta(CalDel) = 63
[14:11:30.662] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 93 and Delta(CalDel) = 58
[14:11:30.666] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 105 and Delta(CalDel) = 59
[14:11:30.669] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 92 and Delta(CalDel) = 59
[14:11:30.673] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 84 and Delta(CalDel) = 62
[14:11:30.677] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 102 and Delta(CalDel) = 65
[14:11:30.681] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 105 and Delta(CalDel) = 58
[14:11:30.684] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 90 and Delta(CalDel) = 62
[14:11:30.733] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[14:11:30.765] <TB3>     INFO:    ----------------------------------------------------------------------
[14:11:30.765] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[14:11:30.765] <TB3>     INFO:    ----------------------------------------------------------------------
[14:11:30.903] <TB3>     INFO: Expecting 231680 events.
[14:11:39.185] <TB3>     INFO: 231680 events read in total (7567ms).
[14:11:39.190] <TB3>     INFO: Test took 8420ms.
[14:11:39.211] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31
[14:11:39.528] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 31
[14:11:39.532] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 142 +/- 31.5
[14:11:39.536] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 137 +/- 31.5
[14:11:39.539] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31.5
[14:11:39.543] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 30.5
[14:11:39.546] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 30
[14:11:39.550] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 137 +/- 30.5
[14:11:39.553] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 140 +/- 31
[14:11:39.557] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 30
[14:11:39.561] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 123 +/- 29.5
[14:11:39.565] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 125 +/- 29.5
[14:11:39.572] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 30.5
[14:11:39.576] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 32
[14:11:39.579] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 115 +/- 29
[14:11:39.583] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 141 +/- 31.5
[14:11:39.619] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[14:11:39.619] <TB3>     INFO: CalDel:      143   144   142   137   143   131   131   137   140   128   123   125   131   144   115   141
[14:11:39.619] <TB3>     INFO: VthrComp:     51    51    51    51    51    51    51    52    51    51    51    51    51    51    51    51
[14:11:39.624] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters_C0.dat
[14:11:39.625] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters_C1.dat
[14:11:39.625] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters_C2.dat
[14:11:39.625] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters_C3.dat
[14:11:39.625] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters_C4.dat
[14:11:39.625] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters_C5.dat
[14:11:39.625] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters_C6.dat
[14:11:39.626] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters_C7.dat
[14:11:39.626] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters_C8.dat
[14:11:39.626] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters_C9.dat
[14:11:39.626] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters_C10.dat
[14:11:39.626] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters_C11.dat
[14:11:39.626] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters_C12.dat
[14:11:39.627] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters_C13.dat
[14:11:39.627] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters_C14.dat
[14:11:39.627] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters_C15.dat
[14:11:39.627] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:11:39.627] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:11:39.627] <TB3>     INFO: PixTestPretest::doTest() done, duration: 52 seconds
[14:11:39.627] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[14:11:39.715] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[14:11:39.715] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[14:11:39.715] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[14:11:39.715] <TB3>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[14:11:39.718] <TB3>     INFO: ######################################################################
[14:11:39.718] <TB3>     INFO: PixTestTiming::doTest()
[14:11:39.718] <TB3>     INFO: ######################################################################
[14:11:39.718] <TB3>     INFO:    ----------------------------------------------------------------------
[14:11:39.718] <TB3>     INFO:    PixTestTiming::TBMPhaseScan()
[14:11:39.718] <TB3>     INFO:    ----------------------------------------------------------------------
[14:11:39.719] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:11:45.750] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:11:48.023] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:11:50.297] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:11:52.569] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:11:54.844] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:11:57.117] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:11:59.391] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:12:01.666] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:12:09.013] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:12:11.286] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:12:13.564] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:12:15.837] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:12:28.424] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:12:30.697] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:12:32.971] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:12:35.250] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:12:37.524] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:12:39.044] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:12:40.564] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:12:42.083] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:12:43.603] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:12:45.126] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:12:46.642] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:12:48.161] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:12:50.059] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:12:54.129] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:12:58.207] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:13:02.271] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:13:06.330] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:13:10.314] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:13:14.390] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:13:18.456] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:13:22.421] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:13:34.971] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:13:47.510] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:14:00.016] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:14:11.715] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:14:24.241] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:14:36.761] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:14:49.205] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:14:50.727] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:14:52.003] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:14:55.277] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:14:57.550] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:14:59.823] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:15:02.097] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:15:04.370] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:15:06.644] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:15:09.579] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:15:11.852] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:15:14.125] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:15:16.398] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:15:18.671] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:15:20.944] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:15:23.217] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:15:25.491] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:15:29.834] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:15:32.108] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:15:34.381] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:15:36.655] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:15:38.935] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:15:41.208] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:15:43.482] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:15:45.756] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:15:53.379] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:15:55.652] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:15:57.927] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:16:00.200] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:16:02.473] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:16:04.749] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:16:07.023] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:16:09.295] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:16:16.834] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:16:19.107] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:16:21.382] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:16:23.655] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:16:25.928] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:16:28.201] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:16:30.474] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:16:32.749] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:16:39.720] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:16:41.993] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:16:44.267] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:16:46.540] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:16:48.815] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:16:51.088] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:16:53.363] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:16:55.636] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:17:12.680] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:17:14.202] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:17:15.726] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:17:17.249] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:17:18.771] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:17:20.294] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:17:21.819] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:17:23.343] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:17:44.088] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:17:45.610] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:17:47.131] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:17:48.651] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:17:50.173] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:17:51.694] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:17:53.215] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:17:54.736] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:18:05.562] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:18:07.835] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:18:10.108] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:18:12.382] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:18:14.655] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:18:16.928] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:18:19.207] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:18:21.480] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:18:29.770] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:18:32.047] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:18:34.323] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:18:36.597] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:18:38.871] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:18:41.144] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:18:43.418] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:18:45.691] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:19:04.217] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:19:06.490] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:19:08.764] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:19:11.037] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:19:13.311] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:19:15.584] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:19:17.858] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:19:20.521] <TB3>     INFO: TBM Phase Settings: 208
[14:19:20.521] <TB3>     INFO: 400MHz Phase: 4
[14:19:20.521] <TB3>     INFO: 160MHz Phase: 6
[14:19:20.521] <TB3>     INFO: Functional Phase Area: 4
[14:19:20.525] <TB3>     INFO: Test took 460807 ms.
[14:19:20.525] <TB3>     INFO: PixTestTiming::TBMPhaseScan() done.
[14:19:20.525] <TB3>     INFO:    ----------------------------------------------------------------------
[14:19:20.525] <TB3>     INFO:    PixTestTiming::ROCDelayScan()
[14:19:20.525] <TB3>     INFO:    ----------------------------------------------------------------------
[14:19:20.525] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[14:19:21.668] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[14:19:23.188] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[14:19:24.708] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[14:19:26.228] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[14:19:27.749] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[14:19:29.269] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[14:19:30.789] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[14:19:32.309] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[14:19:33.829] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[14:19:36.102] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[14:19:38.375] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[14:19:40.648] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[14:19:42.922] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[14:19:45.195] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[14:19:46.715] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[14:19:48.234] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[14:19:49.754] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[14:19:52.027] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[14:19:54.300] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[14:19:56.574] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:19:58.847] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:20:01.121] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:20:02.640] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:20:04.162] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:20:05.682] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:20:07.955] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:20:10.229] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:20:12.502] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:20:14.776] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:20:17.049] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:20:18.568] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:20:20.088] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:20:21.607] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:20:23.883] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:20:26.157] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:20:28.430] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:20:30.706] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:20:32.978] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:20:34.503] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:20:36.024] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:20:37.545] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:20:39.818] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:20:42.091] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:20:44.365] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:20:46.637] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:20:48.915] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:20:50.435] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:20:51.955] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:20:53.478] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:20:54.001] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:20:56.521] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:20:58.040] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:20:59.560] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:21:01.080] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:21:02.600] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:21:04.125] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:21:05.646] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:21:07.165] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:21:08.688] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:21:10.216] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:21:11.732] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:21:13.251] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:21:14.771] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:21:16.677] <TB3>     INFO: ROC Delay Settings: 219
[14:21:16.677] <TB3>     INFO: ROC Header-Trailer/Token Delay: 11
[14:21:16.677] <TB3>     INFO: ROC Port 0 Delay: 3
[14:21:16.677] <TB3>     INFO: ROC Port 1 Delay: 3
[14:21:16.677] <TB3>     INFO: Functional ROC Area: 5
[14:21:16.680] <TB3>     INFO: Test took 116155 ms.
[14:21:16.680] <TB3>     INFO: PixTestTiming::ROCDelayScan() done.
[14:21:16.680] <TB3>     INFO:    ----------------------------------------------------------------------
[14:21:16.680] <TB3>     INFO:    PixTestTiming::TimingTest()
[14:21:16.680] <TB3>     INFO:    ----------------------------------------------------------------------
[14:21:17.818] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80b1 4308 4308 4309 4308 4308 4308 4308 4308 e062 c000 a101 80b1 4308 4308 4308 4308 4308 4309 430b 4309 e062 c000 
[14:21:17.818] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80c0 4308 4308 4308 4308 4309 4309 4309 4308 e022 c000 a102 80c0 4308 4308 4308 4308 4308 4308 4309 430b e022 c000 
[14:21:17.819] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8000 4308 4308 4308 4309 4308 4308 4309 4308 e022 c000 a103 8000 4309 4309 4309 4309 4309 4308 4309 4309 e022 c000 
[14:21:17.819] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:21:32.220] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:32.220] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:21:46.690] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:46.690] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:22:01.368] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:22:01.368] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:22:15.846] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:22:15.846] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:22:29.998] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:22:29.998] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:22:44.138] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:22:44.138] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:22:58.383] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:22:58.383] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:23:12.668] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:23:12.669] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:23:26.874] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:23:26.874] <TB3>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:23:40.881] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:23:41.264] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:23:41.277] <TB3>     INFO: Decoding statistics:
[14:23:41.278] <TB3>     INFO:   General information:
[14:23:41.278] <TB3>     INFO: 	 16bit words read:         240000000
[14:23:41.278] <TB3>     INFO: 	 valid events total:       20000000
[14:23:41.278] <TB3>     INFO: 	 empty events:             20000000
[14:23:41.278] <TB3>     INFO: 	 valid events with pixels: 0
[14:23:41.278] <TB3>     INFO: 	 valid pixel hits:         0
[14:23:41.278] <TB3>     INFO:   Event errors: 	           0
[14:23:41.278] <TB3>     INFO: 	 start marker:             0
[14:23:41.278] <TB3>     INFO: 	 stop marker:              0
[14:23:41.278] <TB3>     INFO: 	 overflow:                 0
[14:23:41.278] <TB3>     INFO: 	 invalid 5bit words:       0
[14:23:41.278] <TB3>     INFO: 	 invalid XOR eye diagram:  0
[14:23:41.278] <TB3>     INFO:   TBM errors: 		           0
[14:23:41.278] <TB3>     INFO: 	 flawed TBM headers:       0
[14:23:41.278] <TB3>     INFO: 	 flawed TBM trailers:      0
[14:23:41.278] <TB3>     INFO: 	 event ID mismatches:      0
[14:23:41.278] <TB3>     INFO:   ROC errors: 		           0
[14:23:41.278] <TB3>     INFO: 	 missing ROC header(s):    0
[14:23:41.278] <TB3>     INFO: 	 misplaced readback start: 0
[14:23:41.278] <TB3>     INFO:   Pixel decoding errors:	   0
[14:23:41.278] <TB3>     INFO: 	 pixel data incomplete:    0
[14:23:41.278] <TB3>     INFO: 	 pixel address:            0
[14:23:41.278] <TB3>     INFO: 	 pulse height fill bit:    0
[14:23:41.278] <TB3>     INFO: 	 buffer corruption:        0
[14:23:41.278] <TB3>     INFO:    ----------------------------------------------------------------------
[14:23:41.278] <TB3>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:23:41.278] <TB3>     INFO:    ----------------------------------------------------------------------
[14:23:41.278] <TB3>     INFO:    ----------------------------------------------------------------------
[14:23:41.278] <TB3>     INFO:    Read back bit status: 1
[14:23:41.278] <TB3>     INFO:    ----------------------------------------------------------------------
[14:23:41.278] <TB3>     INFO:    ----------------------------------------------------------------------
[14:23:41.278] <TB3>     INFO:    Timings are good!
[14:23:41.278] <TB3>     INFO:    ----------------------------------------------------------------------
[14:23:41.278] <TB3>     INFO: Test took 144598 ms.
[14:23:41.278] <TB3>     INFO: PixTestTiming::TimingTest() done.
[14:23:41.278] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:23:41.292] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:23:41.292] <TB3>     INFO: PixTestTiming::doTest took 721577 ms.
[14:23:41.292] <TB3>     INFO: PixTestTiming::doTest() done
[14:23:41.292] <TB3>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:23:41.292] <TB3>     INFO: Write out TBMPhaseScan_0_V0
[14:23:41.292] <TB3>     INFO: Write out TBMPhaseScan_1_V0
[14:23:41.292] <TB3>     INFO: Write out CombinedTBMPhaseScan_V0
[14:23:41.292] <TB3>     INFO: Write out ROCDelayScan3_V0
[14:23:41.293] <TB3>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[14:23:41.293] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:23:41.631] <TB3>     INFO: ######################################################################
[14:23:41.631] <TB3>     INFO: PixTestAlive::doTest()
[14:23:41.631] <TB3>     INFO: ######################################################################
[14:23:41.635] <TB3>     INFO:    ----------------------------------------------------------------------
[14:23:41.636] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:23:41.636] <TB3>     INFO:    ----------------------------------------------------------------------
[14:23:41.637] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:23:41.987] <TB3>     INFO: Expecting 41600 events.
[14:23:46.128] <TB3>     INFO: 41600 events read in total (3426ms).
[14:23:46.129] <TB3>     INFO: Test took 4492ms.
[14:23:46.137] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:23:46.137] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66373
[14:23:46.137] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:23:46.511] <TB3>     INFO: PixTestAlive::aliveTest() done
[14:23:46.511] <TB3>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0   31  141   15    0    0    0    0    0    0    0
[14:23:46.511] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0   33  159   34    0    0    0    0    0    0    0
[14:23:46.513] <TB3>     INFO:    ----------------------------------------------------------------------
[14:23:46.513] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:23:46.513] <TB3>     INFO:    ----------------------------------------------------------------------
[14:23:46.515] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:23:46.862] <TB3>     INFO: Expecting 41600 events.
[14:23:49.823] <TB3>     INFO: 41600 events read in total (2246ms).
[14:23:49.823] <TB3>     INFO: Test took 3308ms.
[14:23:49.823] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:23:49.823] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:23:49.823] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:23:49.824] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:23:50.231] <TB3>     INFO: PixTestAlive::maskTest() done
[14:23:50.231] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:23:50.236] <TB3>     INFO:    ----------------------------------------------------------------------
[14:23:50.236] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:23:50.236] <TB3>     INFO:    ----------------------------------------------------------------------
[14:23:50.237] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:23:50.580] <TB3>     INFO: Expecting 41600 events.
[14:23:54.692] <TB3>     INFO: 41600 events read in total (3397ms).
[14:23:54.693] <TB3>     INFO: Test took 4456ms.
[14:23:54.701] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:23:54.701] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66374
[14:23:54.702] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:23:55.073] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[14:23:55.073] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:23:55.073] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:23:55.073] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[14:23:55.082] <TB3>     INFO: ######################################################################
[14:23:55.083] <TB3>     INFO: PixTestTrim::doTest()
[14:23:55.083] <TB3>     INFO: ######################################################################
[14:23:55.085] <TB3>     INFO:    ----------------------------------------------------------------------
[14:23:55.085] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:23:55.085] <TB3>     INFO:    ----------------------------------------------------------------------
[14:23:55.164] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:23:55.164] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:23:55.177] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:23:55.177] <TB3>     INFO:     run 1 of 1
[14:23:55.177] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:23:55.521] <TB3>     INFO: Expecting 5025280 events.
[14:24:41.281] <TB3>     INFO: 1451704 events read in total (45045ms).
[14:25:27.148] <TB3>     INFO: 2887968 events read in total (90912ms).
[14:26:13.618] <TB3>     INFO: 4338704 events read in total (137383ms).
[14:26:35.318] <TB3>     INFO: 5025280 events read in total (159082ms).
[14:26:35.355] <TB3>     INFO: Test took 160178ms.
[14:26:35.409] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:26:35.508] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:26:36.783] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:26:38.114] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:26:39.396] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:26:40.720] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:26:42.052] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:26:43.338] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:26:44.637] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:26:45.635] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:26:46.916] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:26:48.246] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:26:49.603] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:26:50.924] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:26:52.272] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:26:53.597] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:26:54.952] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:26:56.275] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 220123136
[14:26:56.280] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.7391 minThrLimit = 85.6429 minThrNLimit = 102.428 -> result = 85.7391 -> 85
[14:26:56.280] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.4747 minThrLimit = 95.4477 minThrNLimit = 113.983 -> result = 95.4747 -> 95
[14:26:56.281] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.1826 minThrLimit = 87.1749 minThrNLimit = 106.854 -> result = 87.1826 -> 87
[14:26:56.281] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.0915 minThrLimit = 96.0741 minThrNLimit = 116.404 -> result = 96.0915 -> 96
[14:26:56.282] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.2957 minThrLimit = 84.2915 minThrNLimit = 107.247 -> result = 84.2957 -> 84
[14:26:56.282] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.4113 minThrLimit = 91.4105 minThrNLimit = 108.699 -> result = 91.4113 -> 91
[14:26:56.282] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.5 minThrLimit = 94.4502 minThrNLimit = 114.279 -> result = 94.5 -> 94
[14:26:56.283] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.1716 minThrLimit = 98.1477 minThrNLimit = 116.648 -> result = 98.1716 -> 98
[14:26:56.283] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.929 minThrLimit = 99.9019 minThrNLimit = 117.764 -> result = 99.929 -> 99
[14:26:56.284] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.2008 minThrLimit = 97.1385 minThrNLimit = 115.611 -> result = 97.2008 -> 97
[14:26:56.284] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.621 minThrLimit = 100.614 minThrNLimit = 122.468 -> result = 100.621 -> 100
[14:26:56.284] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.2363 minThrLimit = 91.1909 minThrNLimit = 111.133 -> result = 91.2363 -> 91
[14:26:56.285] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.9435 minThrLimit = 98.9239 minThrNLimit = 118.498 -> result = 98.9435 -> 98
[14:26:56.285] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.6279 minThrLimit = 99.5973 minThrNLimit = 116.619 -> result = 99.6279 -> 99
[14:26:56.286] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.49 minThrLimit = 100.436 minThrNLimit = 120.351 -> result = 100.49 -> 100
[14:26:56.286] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.7975 minThrLimit = 96.7552 minThrNLimit = 114.273 -> result = 96.7975 -> 96
[14:26:56.286] <TB3>     INFO: ROC 0 VthrComp = 85
[14:26:56.286] <TB3>     INFO: ROC 1 VthrComp = 95
[14:26:56.286] <TB3>     INFO: ROC 2 VthrComp = 87
[14:26:56.286] <TB3>     INFO: ROC 3 VthrComp = 96
[14:26:56.286] <TB3>     INFO: ROC 4 VthrComp = 84
[14:26:56.287] <TB3>     INFO: ROC 5 VthrComp = 91
[14:26:56.287] <TB3>     INFO: ROC 6 VthrComp = 94
[14:26:56.287] <TB3>     INFO: ROC 7 VthrComp = 98
[14:26:56.287] <TB3>     INFO: ROC 8 VthrComp = 99
[14:26:56.287] <TB3>     INFO: ROC 9 VthrComp = 97
[14:26:56.287] <TB3>     INFO: ROC 10 VthrComp = 100
[14:26:56.287] <TB3>     INFO: ROC 11 VthrComp = 91
[14:26:56.287] <TB3>     INFO: ROC 12 VthrComp = 98
[14:26:56.287] <TB3>     INFO: ROC 13 VthrComp = 99
[14:26:56.288] <TB3>     INFO: ROC 14 VthrComp = 100
[14:26:56.288] <TB3>     INFO: ROC 15 VthrComp = 96
[14:26:56.288] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:26:56.290] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:26:56.303] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:26:56.303] <TB3>     INFO:     run 1 of 1
[14:26:56.304] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:26:56.653] <TB3>     INFO: Expecting 5025280 events.
[14:27:32.771] <TB3>     INFO: 888864 events read in total (35403ms).
[14:28:09.216] <TB3>     INFO: 1778056 events read in total (71848ms).
[14:28:46.024] <TB3>     INFO: 2667552 events read in total (108656ms).
[14:29:22.050] <TB3>     INFO: 3546080 events read in total (144682ms).
[14:29:57.739] <TB3>     INFO: 4418680 events read in total (180371ms).
[14:30:22.475] <TB3>     INFO: 5025280 events read in total (205107ms).
[14:30:22.544] <TB3>     INFO: Test took 206240ms.
[14:30:22.713] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:30:23.062] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:30:24.649] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:30:26.238] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:30:27.809] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:30:29.383] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:30:30.967] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:30:32.580] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:30:34.291] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:30:35.992] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:30:37.721] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:30:39.377] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:30:40.975] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:30:42.559] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:30:44.173] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:30:45.784] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:30:47.390] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:30:48.993] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 242081792
[14:30:48.997] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 58.3937 for pixel 19/40 mean/min/max = 45.8102/33.0485/58.5719
[14:30:48.998] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 59.1827 for pixel 20/1 mean/min/max = 46.1714/33.1083/59.2344
[14:30:48.998] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 56.6592 for pixel 3/73 mean/min/max = 44.2956/31.8423/56.7489
[14:30:48.998] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 56.9837 for pixel 27/79 mean/min/max = 44.5899/32.1261/57.0537
[14:30:48.999] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 56.8161 for pixel 23/17 mean/min/max = 44.8682/32.675/57.0613
[14:30:48.999] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 59.0088 for pixel 10/7 mean/min/max = 46.1076/32.9166/59.2987
[14:30:48.999] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 69.5384 for pixel 45/1 mean/min/max = 47.744/25.3678/70.1202
[14:30:48.000] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 76.7786 for pixel 35/2 mean/min/max = 49.516/21.735/77.297
[14:30:48.000] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 69.4775 for pixel 0/26 mean/min/max = 48.4083/26.9739/69.8427
[14:30:48.000] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 60.6847 for pixel 4/5 mean/min/max = 46.0375/31.2142/60.8609
[14:30:48.001] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 59.5485 for pixel 14/12 mean/min/max = 45.9999/32.2851/59.7147
[14:30:48.001] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 58.7079 for pixel 19/49 mean/min/max = 46.0796/33.3501/58.809
[14:30:48.001] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 61.4878 for pixel 0/74 mean/min/max = 46.67/31.8464/61.4936
[14:30:48.002] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 58.1735 for pixel 8/13 mean/min/max = 45.2404/32.1456/58.3352
[14:30:48.002] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 60.2755 for pixel 14/0 mean/min/max = 46.0564/31.832/60.2809
[14:30:48.002] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 60.6038 for pixel 8/1 mean/min/max = 46.6054/32.5513/60.6594
[14:30:48.003] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:30:49.135] <TB3>     INFO: Expecting 411648 events.
[14:30:56.850] <TB3>     INFO: 411648 events read in total (7000ms).
[14:30:56.856] <TB3>     INFO: Expecting 411648 events.
[14:31:04.556] <TB3>     INFO: 411648 events read in total (7032ms).
[14:31:04.567] <TB3>     INFO: Expecting 411648 events.
[14:31:12.244] <TB3>     INFO: 411648 events read in total (7032ms).
[14:31:12.255] <TB3>     INFO: Expecting 411648 events.
[14:31:19.892] <TB3>     INFO: 411648 events read in total (6976ms).
[14:31:19.905] <TB3>     INFO: Expecting 411648 events.
[14:31:27.509] <TB3>     INFO: 411648 events read in total (6942ms).
[14:31:27.526] <TB3>     INFO: Expecting 411648 events.
[14:31:35.038] <TB3>     INFO: 411648 events read in total (6863ms).
[14:31:35.056] <TB3>     INFO: Expecting 411648 events.
[14:31:42.589] <TB3>     INFO: 411648 events read in total (6875ms).
[14:31:42.607] <TB3>     INFO: Expecting 411648 events.
[14:31:50.195] <TB3>     INFO: 411648 events read in total (6923ms).
[14:31:50.216] <TB3>     INFO: Expecting 411648 events.
[14:31:57.914] <TB3>     INFO: 411648 events read in total (7043ms).
[14:31:57.936] <TB3>     INFO: Expecting 411648 events.
[14:32:05.702] <TB3>     INFO: 411648 events read in total (7100ms).
[14:32:05.727] <TB3>     INFO: Expecting 411648 events.
[14:32:13.487] <TB3>     INFO: 411648 events read in total (7107ms).
[14:32:13.519] <TB3>     INFO: Expecting 411648 events.
[14:32:21.289] <TB3>     INFO: 411648 events read in total (7129ms).
[14:32:21.319] <TB3>     INFO: Expecting 411648 events.
[14:32:28.955] <TB3>     INFO: 411648 events read in total (6992ms).
[14:32:28.988] <TB3>     INFO: Expecting 411648 events.
[14:32:36.530] <TB3>     INFO: 411648 events read in total (6900ms).
[14:32:36.564] <TB3>     INFO: Expecting 411648 events.
[14:32:44.191] <TB3>     INFO: 411648 events read in total (6983ms).
[14:32:44.227] <TB3>     INFO: Expecting 411648 events.
[14:32:51.897] <TB3>     INFO: 411648 events read in total (7033ms).
[14:32:51.936] <TB3>     INFO: Test took 122933ms.
[14:32:52.412] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1386 < 35 for itrim = 91; old thr = 34.3791 ... break
[14:32:52.448] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1178 < 35 for itrim = 103; old thr = 34.0847 ... break
[14:32:52.479] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4413 < 35 for itrim+1 = 97; old thr = 34.7727 ... break
[14:32:52.508] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3141 < 35 for itrim = 88; old thr = 34.2702 ... break
[14:32:52.549] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0357 < 35 for itrim = 108; old thr = 34.5055 ... break
[14:32:52.573] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1567 < 35 for itrim = 95; old thr = 34.6235 ... break
[14:32:52.584] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.0269 < 35 for itrim+1 = 95; old thr = 34.7217 ... break
[14:32:52.603] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7284 < 35 for itrim+1 = 124; old thr = 34.6111 ... break
[14:32:52.605] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.4043 < 35 for itrim+1 = 95; old thr = 34.3949 ... break
[14:32:52.634] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3275 < 35 for itrim = 96; old thr = 34.0743 ... break
[14:32:52.670] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0911 < 35 for itrim = 107; old thr = 34.5881 ... break
[14:32:52.704] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.306 < 35 for itrim+1 = 102; old thr = 34.8754 ... break
[14:32:52.726] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1972 < 35 for itrim = 102; old thr = 34.5699 ... break
[14:32:52.748] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.858 < 35 for itrim+1 = 91; old thr = 34.3774 ... break
[14:32:52.783] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1203 < 35 for itrim = 108; old thr = 34.4476 ... break
[14:32:52.808] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.319 < 35 for itrim = 96; old thr = 33.0465 ... break
[14:32:52.885] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:32:52.896] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:32:52.896] <TB3>     INFO:     run 1 of 1
[14:32:52.896] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:32:53.240] <TB3>     INFO: Expecting 5025280 events.
[14:33:29.362] <TB3>     INFO: 870160 events read in total (35408ms).
[14:34:04.819] <TB3>     INFO: 1740616 events read in total (70865ms).
[14:34:41.963] <TB3>     INFO: 2611672 events read in total (108009ms).
[14:35:16.764] <TB3>     INFO: 3472032 events read in total (142810ms).
[14:35:51.737] <TB3>     INFO: 4326864 events read in total (177783ms).
[14:36:20.776] <TB3>     INFO: 5025280 events read in total (206822ms).
[14:36:20.854] <TB3>     INFO: Test took 207958ms.
[14:36:21.031] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:36:21.429] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:36:23.132] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:36:24.688] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:36:26.229] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:36:27.789] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:36:29.342] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:36:30.934] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:36:32.598] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:36:34.235] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:36:35.906] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:36:37.515] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:36:39.059] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:36:40.620] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:36:42.175] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:36:43.737] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:36:45.296] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:36:46.874] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 492376064
[14:36:46.876] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 9.439035 .. 255.000000
[14:36:46.952] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 9 .. 255 (-1/-1) hits flags = 528 (plus default)
[14:36:46.963] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:36:46.963] <TB3>     INFO:     run 1 of 1
[14:36:46.963] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:36:47.310] <TB3>     INFO: Expecting 8220160 events.
[14:37:22.275] <TB3>     INFO: 812536 events read in total (34236ms).
[14:37:58.148] <TB3>     INFO: 1624224 events read in total (70109ms).
[14:38:32.423] <TB3>     INFO: 2436120 events read in total (104384ms).
[14:39:06.291] <TB3>     INFO: 3248240 events read in total (138252ms).
[14:39:40.354] <TB3>     INFO: 4060208 events read in total (172315ms).
[14:40:14.806] <TB3>     INFO: 4871824 events read in total (206767ms).
[14:40:48.010] <TB3>     INFO: 5682192 events read in total (239971ms).
[14:41:22.092] <TB3>     INFO: 6491800 events read in total (274053ms).
[14:41:56.176] <TB3>     INFO: 7300024 events read in total (308138ms).
[14:42:30.344] <TB3>     INFO: 8108072 events read in total (342305ms).
[14:42:35.375] <TB3>     INFO: 8220160 events read in total (347336ms).
[14:42:35.481] <TB3>     INFO: Test took 348519ms.
[14:42:35.806] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:42:36.464] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:42:38.326] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:42:40.176] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:42:42.029] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:42:43.878] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:42:45.739] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:42:47.651] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:42:49.795] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:42:52.098] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:42:54.275] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:42:56.239] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:42:58.114] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:42:59.975] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:43:01.855] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:43:03.743] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:43:05.607] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:43:07.487] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 312537088
[14:43:07.568] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 14.811253 .. 107.464806
[14:43:07.643] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 4 .. 117 (-1/-1) hits flags = 528 (plus default)
[14:43:07.653] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:43:07.653] <TB3>     INFO:     run 1 of 1
[14:43:07.653] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:43:08.014] <TB3>     INFO: Expecting 3793920 events.
[14:43:44.784] <TB3>     INFO: 905920 events read in total (36055ms).
[14:44:19.860] <TB3>     INFO: 1811312 events read in total (71131ms).
[14:44:55.998] <TB3>     INFO: 2716344 events read in total (107269ms).
[14:45:32.044] <TB3>     INFO: 3620136 events read in total (143315ms).
[14:45:39.449] <TB3>     INFO: 3793920 events read in total (150720ms).
[14:45:39.498] <TB3>     INFO: Test took 151846ms.
[14:45:39.625] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:45:39.901] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:45:41.322] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:45:42.734] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:45:44.149] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:45:45.569] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:45:46.984] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:45:48.414] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:45:49.857] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:45:51.287] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:45:52.728] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:45:54.155] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:45:55.582] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:45:57.020] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:45:58.438] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:45:59.857] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:46:01.271] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:46:02.689] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 339247104
[14:46:02.769] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 19.597636 .. 94.981936
[14:46:02.844] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 9 .. 104 (-1/-1) hits flags = 528 (plus default)
[14:46:02.856] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:46:02.856] <TB3>     INFO:     run 1 of 1
[14:46:02.856] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:46:03.199] <TB3>     INFO: Expecting 3194880 events.
[14:46:40.223] <TB3>     INFO: 906112 events read in total (36310ms).
[14:47:15.874] <TB3>     INFO: 1812048 events read in total (71961ms).
[14:47:52.128] <TB3>     INFO: 2717128 events read in total (108215ms).
[14:48:11.566] <TB3>     INFO: 3194880 events read in total (127653ms).
[14:48:11.614] <TB3>     INFO: Test took 128758ms.
[14:48:11.729] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:48:12.007] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:48:13.358] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:48:14.697] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:48:16.047] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:48:17.387] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:48:18.732] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:48:20.076] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:48:21.418] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:48:22.732] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:48:24.085] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:48:25.436] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:48:26.797] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:48:28.151] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:48:29.506] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:48:30.862] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:48:32.208] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:48:33.575] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 351584256
[14:48:33.667] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 23.530863 .. 94.708041
[14:48:33.749] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 13 .. 104 (-1/-1) hits flags = 528 (plus default)
[14:48:33.760] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:48:33.760] <TB3>     INFO:     run 1 of 1
[14:48:33.760] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:48:34.103] <TB3>     INFO: Expecting 3061760 events.
[14:49:10.977] <TB3>     INFO: 887960 events read in total (36159ms).
[14:49:53.578] <TB3>     INFO: 1775488 events read in total (78760ms).
[14:50:29.460] <TB3>     INFO: 2662680 events read in total (114642ms).
[14:50:45.830] <TB3>     INFO: 3061760 events read in total (131012ms).
[14:50:45.881] <TB3>     INFO: Test took 132121ms.
[14:50:45.991] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:50:46.211] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:50:47.554] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:50:48.897] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:50:50.245] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:50:51.583] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:50:52.920] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:50:54.258] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:50:55.594] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:50:56.909] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:50:58.250] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:50:59.591] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:51:00.932] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:51:02.267] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:51:03.603] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:51:04.944] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:51:06.283] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:51:07.622] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 339759104
[14:51:07.704] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:51:07.705] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:51:07.716] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:51:07.716] <TB3>     INFO:     run 1 of 1
[14:51:07.716] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:51:08.059] <TB3>     INFO: Expecting 1364480 events.
[14:51:48.670] <TB3>     INFO: 1076672 events read in total (39896ms).
[14:51:59.920] <TB3>     INFO: 1364480 events read in total (51146ms).
[14:51:59.935] <TB3>     INFO: Test took 52219ms.
[14:51:59.972] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:52:00.052] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:52:01.022] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:52:01.991] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:52:02.960] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:52:03.924] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:52:04.894] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:52:05.854] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:52:06.799] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:52:07.706] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:52:08.640] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:52:09.594] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:52:10.567] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:52:11.530] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:52:12.496] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:52:13.471] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:52:14.434] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:52:15.402] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 358199296
[14:52:15.445] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C0.dat
[14:52:15.445] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C1.dat
[14:52:15.445] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C2.dat
[14:52:15.445] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C3.dat
[14:52:15.445] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C4.dat
[14:52:15.445] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C5.dat
[14:52:15.445] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C6.dat
[14:52:15.445] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C7.dat
[14:52:15.446] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C8.dat
[14:52:15.446] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C9.dat
[14:52:15.446] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C10.dat
[14:52:15.446] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C11.dat
[14:52:15.446] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C12.dat
[14:52:15.446] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C13.dat
[14:52:15.446] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C14.dat
[14:52:15.446] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C15.dat
[14:52:15.446] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//trimParameters35_C0.dat
[14:52:15.454] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//trimParameters35_C1.dat
[14:52:15.461] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//trimParameters35_C2.dat
[14:52:15.468] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//trimParameters35_C3.dat
[14:52:15.475] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//trimParameters35_C4.dat
[14:52:15.482] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//trimParameters35_C5.dat
[14:52:15.489] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//trimParameters35_C6.dat
[14:52:15.496] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//trimParameters35_C7.dat
[14:52:15.503] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//trimParameters35_C8.dat
[14:52:15.510] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//trimParameters35_C9.dat
[14:52:15.517] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//trimParameters35_C10.dat
[14:52:15.523] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//trimParameters35_C11.dat
[14:52:15.530] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//trimParameters35_C12.dat
[14:52:15.537] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//trimParameters35_C13.dat
[14:52:15.544] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//trimParameters35_C14.dat
[14:52:15.551] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//trimParameters35_C15.dat
[14:52:15.558] <TB3>     INFO: PixTestTrim::trimTest() done
[14:52:15.558] <TB3>     INFO: vtrim:      91 103  97  88 108  95  95 124  95  96 107 102 102  91 108  96 
[14:52:15.558] <TB3>     INFO: vthrcomp:   85  95  87  96  84  91  94  98  99  97 100  91  98  99 100  96 
[14:52:15.558] <TB3>     INFO: vcal mean:  34.98  34.96  34.93  34.94  34.92  34.94  34.94  34.22  35.10  34.93  34.92  34.95  34.92  34.92  34.91  34.97 
[14:52:15.558] <TB3>     INFO: vcal RMS:    0.84   0.84   0.86   0.83   0.85   0.89   1.98   5.26   1.50   1.12   0.87   0.84   0.90   0.88   1.05   0.89 
[14:52:15.558] <TB3>     INFO: bits mean:   9.33   9.46  10.09   9.69   9.83   9.44   8.69   9.55   7.79   9.62   9.38   9.24   9.20   9.89   9.34   9.10 
[14:52:15.558] <TB3>     INFO: bits RMS:    2.68   2.60   2.56   2.69   2.60   2.53   2.79   2.62   3.08   2.64   2.73   2.64   2.79   2.60   2.80   2.73 
[14:52:15.574] <TB3>     INFO:    ----------------------------------------------------------------------
[14:52:15.574] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:52:15.574] <TB3>     INFO:    ----------------------------------------------------------------------
[14:52:15.576] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:52:15.576] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:52:15.589] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:52:15.589] <TB3>     INFO:     run 1 of 1
[14:52:15.589] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:52:15.937] <TB3>     INFO: Expecting 4160000 events.
[14:53:02.675] <TB3>     INFO: 1171570 events read in total (46023ms).
[14:53:49.061] <TB3>     INFO: 2333595 events read in total (92409ms).
[14:54:35.610] <TB3>     INFO: 3483865 events read in total (138959ms).
[14:55:03.057] <TB3>     INFO: 4160000 events read in total (166405ms).
[14:55:03.122] <TB3>     INFO: Test took 167533ms.
[14:55:03.243] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:55:03.484] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:55:05.362] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:55:07.253] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:55:09.104] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:55:10.978] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:55:12.870] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:55:14.777] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:55:16.700] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:55:18.557] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:55:20.411] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:55:22.320] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:55:24.187] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:55:26.074] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:55:27.966] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:55:29.850] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:55:31.737] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:55:33.625] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 312549376
[14:55:33.626] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:55:33.700] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:55:33.700] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 209 (-1/-1) hits flags = 528 (plus default)
[14:55:33.711] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:55:33.711] <TB3>     INFO:     run 1 of 1
[14:55:33.711] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:55:34.061] <TB3>     INFO: Expecting 4368000 events.
[14:56:19.515] <TB3>     INFO: 1097995 events read in total (44739ms).
[14:57:04.122] <TB3>     INFO: 2191460 events read in total (89346ms).
[14:57:48.898] <TB3>     INFO: 3273500 events read in total (134122ms).
[14:58:34.111] <TB3>     INFO: 4361625 events read in total (179335ms).
[14:58:34.755] <TB3>     INFO: 4368000 events read in total (179979ms).
[14:58:34.821] <TB3>     INFO: Test took 181110ms.
[14:58:34.978] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:58:35.276] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:58:37.212] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:58:39.118] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:58:41.049] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:58:42.948] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:58:44.879] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:58:46.790] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:58:48.822] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:58:50.785] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:58:52.770] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:58:54.744] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:58:56.698] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:58:58.602] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:59:00.549] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:59:02.508] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:59:04.452] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:59:06.408] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 312549376
[14:59:06.409] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:59:06.484] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:59:06.484] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 219 (-1/-1) hits flags = 528 (plus default)
[14:59:06.495] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:59:06.495] <TB3>     INFO:     run 1 of 1
[14:59:06.495] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:59:06.840] <TB3>     INFO: Expecting 4576000 events.
[14:59:52.218] <TB3>     INFO: 1077150 events read in total (44663ms).
[15:00:36.900] <TB3>     INFO: 2149225 events read in total (89345ms).
[15:01:21.333] <TB3>     INFO: 3211795 events read in total (133778ms).
[15:02:05.917] <TB3>     INFO: 4274210 events read in total (178362ms).
[15:02:18.720] <TB3>     INFO: 4576000 events read in total (191165ms).
[15:02:18.785] <TB3>     INFO: Test took 192290ms.
[15:02:18.947] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:02:19.301] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:02:21.315] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:02:23.276] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:02:25.267] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:02:27.227] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:02:29.230] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:02:31.214] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:02:33.332] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:02:35.390] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:02:37.482] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:02:39.529] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:02:41.548] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:02:43.513] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:02:45.517] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:02:47.552] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:02:49.555] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:02:51.569] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 358219776
[15:02:51.570] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[15:02:51.645] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[15:02:51.646] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 230 (-1/-1) hits flags = 528 (plus default)
[15:02:51.657] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:02:51.658] <TB3>     INFO:     run 1 of 1
[15:02:51.658] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:02:51.001] <TB3>     INFO: Expecting 4804800 events.
[15:03:37.100] <TB3>     INFO: 1055600 events read in total (44382ms).
[15:04:21.282] <TB3>     INFO: 2107205 events read in total (88564ms).
[15:05:05.190] <TB3>     INFO: 3151500 events read in total (132472ms).
[15:05:49.240] <TB3>     INFO: 4193015 events read in total (176522ms).
[15:06:15.243] <TB3>     INFO: 4804800 events read in total (202525ms).
[15:06:15.305] <TB3>     INFO: Test took 203648ms.
[15:06:15.490] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:06:15.862] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:06:17.903] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:06:19.897] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:06:21.922] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:06:23.957] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:06:25.981] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:06:28.013] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:06:30.187] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:06:32.326] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:06:34.492] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:06:36.570] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:06:38.616] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:06:40.619] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:06:42.662] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:06:44.743] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:06:46.800] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:06:48.876] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 375382016
[15:06:48.879] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[15:06:48.965] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[15:06:48.980] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 247 (-1/-1) hits flags = 528 (plus default)
[15:06:48.001] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:06:49.005] <TB3>     INFO:     run 1 of 1
[15:06:49.005] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:06:49.399] <TB3>     INFO: Expecting 5158400 events.
[15:07:33.629] <TB3>     INFO: 1027990 events read in total (43512ms).
[15:08:16.993] <TB3>     INFO: 2052510 events read in total (86876ms).
[15:09:00.231] <TB3>     INFO: 3072490 events read in total (130114ms).
[15:09:43.321] <TB3>     INFO: 4088105 events read in total (173204ms).
[15:10:26.803] <TB3>     INFO: 5108430 events read in total (216686ms).
[15:10:29.290] <TB3>     INFO: 5158400 events read in total (219173ms).
[15:10:29.364] <TB3>     INFO: Test took 220359ms.
[15:10:29.561] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:10:29.969] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:10:32.081] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:10:34.161] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:10:36.271] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:10:38.357] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:10:40.458] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:10:42.557] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:10:44.827] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:10:47.111] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:10:49.430] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:10:51.594] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:10:53.733] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:10:55.810] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:10:57.945] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:11:00.088] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:11:02.207] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:11:04.358] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 332177408
[15:11:04.359] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.92864, thr difference RMS: 1.59606
[15:11:04.359] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.85663, thr difference RMS: 1.75975
[15:11:04.359] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.55094, thr difference RMS: 1.56519
[15:11:04.360] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.68491, thr difference RMS: 1.63882
[15:11:04.360] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.75138, thr difference RMS: 1.29032
[15:11:04.360] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.75133, thr difference RMS: 1.89828
[15:11:04.360] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 10.4659, thr difference RMS: 1.97766
[15:11:04.361] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 10.953, thr difference RMS: 2.97342
[15:11:04.361] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 10.625, thr difference RMS: 2.15424
[15:11:04.361] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 11.0172, thr difference RMS: 1.73682
[15:11:04.361] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 10.1056, thr difference RMS: 1.38608
[15:11:04.361] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.43736, thr difference RMS: 1.58323
[15:11:04.362] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 10.1191, thr difference RMS: 1.3728
[15:11:04.362] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 11.6846, thr difference RMS: 1.24821
[15:11:04.362] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 10.0634, thr difference RMS: 1.33778
[15:11:04.362] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 11.0927, thr difference RMS: 1.39195
[15:11:04.362] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.84879, thr difference RMS: 1.58995
[15:11:04.363] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.87512, thr difference RMS: 1.74277
[15:11:04.363] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.5455, thr difference RMS: 1.56092
[15:11:04.363] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.75233, thr difference RMS: 1.6175
[15:11:04.363] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.76493, thr difference RMS: 1.27429
[15:11:04.363] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.7514, thr difference RMS: 1.89429
[15:11:04.364] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 10.5601, thr difference RMS: 1.95746
[15:11:04.364] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 10.8425, thr difference RMS: 2.95276
[15:11:04.364] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 10.5499, thr difference RMS: 2.03281
[15:11:04.364] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 11.0925, thr difference RMS: 1.73569
[15:11:04.364] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 10.0743, thr difference RMS: 1.3927
[15:11:04.365] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.44611, thr difference RMS: 1.61152
[15:11:04.365] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 10.0483, thr difference RMS: 1.35703
[15:11:04.365] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 11.7172, thr difference RMS: 1.23735
[15:11:04.365] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 10.0885, thr difference RMS: 1.33158
[15:11:04.365] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 11.1555, thr difference RMS: 1.35947
[15:11:04.366] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.00517, thr difference RMS: 1.57217
[15:11:04.366] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.98554, thr difference RMS: 1.74003
[15:11:04.366] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.5535, thr difference RMS: 1.56285
[15:11:04.366] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.8772, thr difference RMS: 1.61516
[15:11:04.366] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.84236, thr difference RMS: 1.28764
[15:11:04.367] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.87537, thr difference RMS: 1.87183
[15:11:04.367] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 10.8528, thr difference RMS: 1.9641
[15:11:04.367] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 10.8269, thr difference RMS: 2.88598
[15:11:04.367] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 10.6284, thr difference RMS: 1.9428
[15:11:04.367] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 11.2637, thr difference RMS: 1.76773
[15:11:04.368] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 10.1974, thr difference RMS: 1.37482
[15:11:04.368] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.57722, thr difference RMS: 1.58052
[15:11:04.368] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 10.0636, thr difference RMS: 1.3455
[15:11:04.368] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 11.8719, thr difference RMS: 1.24644
[15:11:04.368] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 10.123, thr difference RMS: 1.31634
[15:11:04.369] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 11.3985, thr difference RMS: 1.38153
[15:11:04.369] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.10022, thr difference RMS: 1.55871
[15:11:04.369] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 10.0494, thr difference RMS: 1.75476
[15:11:04.369] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.60061, thr difference RMS: 1.56278
[15:11:04.369] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 10.0307, thr difference RMS: 1.65138
[15:11:04.370] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.83831, thr difference RMS: 1.27599
[15:11:04.370] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.9633, thr difference RMS: 1.89499
[15:11:04.370] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 11.0055, thr difference RMS: 1.9071
[15:11:04.370] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 10.9331, thr difference RMS: 2.84436
[15:11:04.370] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 10.7424, thr difference RMS: 1.82448
[15:11:04.370] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 11.5134, thr difference RMS: 1.75129
[15:11:04.371] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 10.3375, thr difference RMS: 1.39547
[15:11:04.371] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.76269, thr difference RMS: 1.57538
[15:11:04.371] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 10.0877, thr difference RMS: 1.32946
[15:11:04.371] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 12.0398, thr difference RMS: 1.26321
[15:11:04.371] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 10.2342, thr difference RMS: 1.31399
[15:11:04.372] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 11.5057, thr difference RMS: 1.39003
[15:11:04.477] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[15:11:04.480] <TB3>     INFO: PixTestTrim::doTest() done, duration: 2829 seconds
[15:11:04.480] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[15:11:05.187] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[15:11:05.187] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[15:11:05.190] <TB3>     INFO: ######################################################################
[15:11:05.190] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[15:11:05.190] <TB3>     INFO: ######################################################################
[15:11:05.190] <TB3>     INFO:    ----------------------------------------------------------------------
[15:11:05.190] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[15:11:05.190] <TB3>     INFO:    ----------------------------------------------------------------------
[15:11:05.191] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[15:11:05.202] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[15:11:05.202] <TB3>     INFO:     run 1 of 1
[15:11:05.203] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:11:05.552] <TB3>     INFO: Expecting 59072000 events.
[15:11:34.718] <TB3>     INFO: 1074200 events read in total (28451ms).
[15:12:03.294] <TB3>     INFO: 2143600 events read in total (57027ms).
[15:12:31.710] <TB3>     INFO: 3217200 events read in total (85443ms).
[15:13:00.120] <TB3>     INFO: 4286400 events read in total (113853ms).
[15:13:28.497] <TB3>     INFO: 5359000 events read in total (142230ms).
[15:13:57.096] <TB3>     INFO: 6429400 events read in total (170829ms).
[15:14:25.502] <TB3>     INFO: 7498600 events read in total (199235ms).
[15:14:53.915] <TB3>     INFO: 8570600 events read in total (227648ms).
[15:15:22.642] <TB3>     INFO: 9639400 events read in total (256375ms).
[15:15:54.432] <TB3>     INFO: 10711000 events read in total (288165ms).
[15:17:28.276] <TB3>     INFO: 11781600 events read in total (382017ms).
[15:17:58.247] <TB3>     INFO: 12850600 events read in total (411980ms).
[15:18:27.370] <TB3>     INFO: 13923800 events read in total (441103ms).
[15:18:56.462] <TB3>     INFO: 14993400 events read in total (470195ms).
[15:19:25.193] <TB3>     INFO: 16064400 events read in total (498926ms).
[15:19:55.450] <TB3>     INFO: 17135200 events read in total (529183ms).
[15:20:25.224] <TB3>     INFO: 18204800 events read in total (558957ms).
[15:20:53.722] <TB3>     INFO: 19277600 events read in total (587455ms).
[15:21:22.801] <TB3>     INFO: 20346400 events read in total (616534ms).
[15:21:51.378] <TB3>     INFO: 21417800 events read in total (645111ms).
[15:22:20.231] <TB3>     INFO: 22488600 events read in total (673964ms).
[15:22:48.693] <TB3>     INFO: 23557600 events read in total (702426ms).
[15:23:16.908] <TB3>     INFO: 24631000 events read in total (730641ms).
[15:23:44.795] <TB3>     INFO: 25700200 events read in total (758528ms).
[15:24:13.306] <TB3>     INFO: 26772200 events read in total (787039ms).
[15:24:41.604] <TB3>     INFO: 27842400 events read in total (815337ms).
[15:25:09.892] <TB3>     INFO: 28912600 events read in total (843625ms).
[15:25:38.368] <TB3>     INFO: 29985400 events read in total (872101ms).
[15:26:06.787] <TB3>     INFO: 31054800 events read in total (900520ms).
[15:26:35.237] <TB3>     INFO: 32127800 events read in total (928970ms).
[15:27:03.687] <TB3>     INFO: 33196200 events read in total (957420ms).
[15:27:32.233] <TB3>     INFO: 34265200 events read in total (985966ms).
[15:28:00.589] <TB3>     INFO: 35338200 events read in total (1014322ms).
[15:28:27.474] <TB3>     INFO: 36406800 events read in total (1041207ms).
[15:28:56.468] <TB3>     INFO: 37476600 events read in total (1070201ms).
[15:29:24.852] <TB3>     INFO: 38547400 events read in total (1098585ms).
[15:29:53.323] <TB3>     INFO: 39616200 events read in total (1127056ms).
[15:30:21.874] <TB3>     INFO: 40686800 events read in total (1155607ms).
[15:30:50.425] <TB3>     INFO: 41757200 events read in total (1184158ms).
[15:31:19.018] <TB3>     INFO: 42825600 events read in total (1212751ms).
[15:31:47.879] <TB3>     INFO: 43895400 events read in total (1241612ms).
[15:32:16.501] <TB3>     INFO: 44966600 events read in total (1270234ms).
[15:32:45.114] <TB3>     INFO: 46035200 events read in total (1298847ms).
[15:33:13.761] <TB3>     INFO: 47106000 events read in total (1327494ms).
[15:33:42.398] <TB3>     INFO: 48175400 events read in total (1356131ms).
[15:34:09.587] <TB3>     INFO: 49243400 events read in total (1383320ms).
[15:34:36.897] <TB3>     INFO: 50312200 events read in total (1410630ms).
[15:35:05.588] <TB3>     INFO: 51383400 events read in total (1439321ms).
[15:35:34.169] <TB3>     INFO: 52452000 events read in total (1467902ms).
[15:36:02.759] <TB3>     INFO: 53520400 events read in total (1496492ms).
[15:36:31.318] <TB3>     INFO: 54590600 events read in total (1525051ms).
[15:36:58.079] <TB3>     INFO: 55659200 events read in total (1551812ms).
[15:37:26.975] <TB3>     INFO: 56727800 events read in total (1580708ms).
[15:37:55.786] <TB3>     INFO: 57798600 events read in total (1609519ms).
[15:38:24.333] <TB3>     INFO: 58869200 events read in total (1638066ms).
[15:38:30.107] <TB3>     INFO: 59072000 events read in total (1643840ms).
[15:38:30.152] <TB3>     INFO: Test took 1644949ms.
[15:38:30.237] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:38:33.699] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:38:33.699] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:38:34.950] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:38:34.950] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:38:36.130] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:38:36.130] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:38:37.313] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:38:37.313] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:38:38.485] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:38:38.485] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:38:39.666] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:38:39.666] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:38:40.848] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:38:40.848] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:38:42.139] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:38:42.139] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:38:43.462] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:38:43.462] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:38:44.754] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:38:44.754] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:38:45.974] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:38:45.974] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:38:47.153] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:38:47.153] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:38:48.350] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:38:48.350] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:38:49.539] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:38:49.539] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:38:50.728] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:38:50.728] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:38:51.931] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:38:51.931] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:38:53.191] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 430776320
[15:38:53.226] <TB3>     INFO: PixTestScurves::scurves() done 
[15:38:53.226] <TB3>     INFO: Vcal mean:  35.14  35.11  35.05  35.02  35.00  35.09  35.32  34.75  35.50  35.12  35.09  35.04  35.07  35.06  35.07  35.15 
[15:38:53.226] <TB3>     INFO: Vcal RMS:    0.71   0.72   0.73   0.71   0.73   0.77   2.12   5.36   1.67   1.00   0.73   0.72   0.77   0.77   0.78   0.75 
[15:38:53.226] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:38:53.315] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:38:53.315] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:38:53.315] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:38:53.315] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:38:53.315] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:38:53.316] <TB3>     INFO: ######################################################################
[15:38:53.316] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:38:53.316] <TB3>     INFO: ######################################################################
[15:38:53.392] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:38:53.738] <TB3>     INFO: Expecting 41600 events.
[15:38:57.737] <TB3>     INFO: 41600 events read in total (3283ms).
[15:38:57.738] <TB3>     INFO: Test took 4346ms.
[15:38:57.746] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:38:57.746] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66474
[15:38:57.746] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:38:57.751] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [6, 45, 0] has eff 3/10
[15:38:57.751] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [6, 45, 0]
[15:38:57.751] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [6, 49, 0] has eff 9/10
[15:38:57.751] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [6, 49, 0]
[15:38:57.752] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 1, 0] has eff 0/10
[15:38:57.752] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 1, 0]
[15:38:57.752] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 2, 0] has eff 0/10
[15:38:57.752] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 2, 0]
[15:38:57.752] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 3, 0] has eff 0/10
[15:38:57.752] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 3, 0]
[15:38:57.752] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 4, 0] has eff 0/10
[15:38:57.752] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 4, 0]
[15:38:57.752] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 5, 0] has eff 0/10
[15:38:57.752] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 5, 0]
[15:38:57.752] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 6, 0] has eff 0/10
[15:38:57.752] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 6, 0]
[15:38:57.752] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 7, 0] has eff 0/10
[15:38:57.752] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 7, 0]
[15:38:57.752] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 8, 0] has eff 0/10
[15:38:57.752] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 8, 0]
[15:38:57.752] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 9, 0] has eff 0/10
[15:38:57.752] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 9, 0]
[15:38:57.752] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 10, 0] has eff 0/10
[15:38:57.752] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 10, 0]
[15:38:57.752] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 11, 0] has eff 0/10
[15:38:57.752] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 11, 0]
[15:38:57.752] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 12, 0] has eff 0/10
[15:38:57.752] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 12, 0]
[15:38:57.752] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 13, 0] has eff 0/10
[15:38:57.752] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 13, 0]
[15:38:57.752] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 14, 0] has eff 0/10
[15:38:57.752] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 14, 0]
[15:38:57.752] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 15, 0] has eff 0/10
[15:38:57.752] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 15, 0]
[15:38:57.752] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 16, 0] has eff 0/10
[15:38:57.752] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 16, 0]
[15:38:57.752] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 17, 0] has eff 0/10
[15:38:57.752] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 17, 0]
[15:38:57.752] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 18, 0] has eff 0/10
[15:38:57.752] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 18, 0]
[15:38:57.752] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 19, 0] has eff 0/10
[15:38:57.752] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 19, 0]
[15:38:57.752] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 20, 0] has eff 0/10
[15:38:57.752] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 20, 0]
[15:38:57.752] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 21, 0] has eff 0/10
[15:38:57.752] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 21, 0]
[15:38:57.752] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 22, 0] has eff 0/10
[15:38:57.752] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 22, 0]
[15:38:57.752] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 23, 0] has eff 0/10
[15:38:57.752] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 23, 0]
[15:38:57.752] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 24, 0] has eff 0/10
[15:38:57.752] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 24, 0]
[15:38:57.752] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 25, 0] has eff 0/10
[15:38:57.752] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 25, 0]
[15:38:57.752] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 26, 0] has eff 0/10
[15:38:57.752] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 26, 0]
[15:38:57.752] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 27, 0] has eff 0/10
[15:38:57.752] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 27, 0]
[15:38:57.752] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 28, 0] has eff 0/10
[15:38:57.752] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 28, 0]
[15:38:57.752] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 29, 0] has eff 0/10
[15:38:57.752] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 29, 0]
[15:38:57.752] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 30, 0] has eff 0/10
[15:38:57.752] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 30, 0]
[15:38:57.752] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 31, 0] has eff 0/10
[15:38:57.752] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 31, 0]
[15:38:57.752] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 32, 0] has eff 0/10
[15:38:57.752] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 32, 0]
[15:38:57.752] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 33, 0] has eff 0/10
[15:38:57.752] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 33, 0]
[15:38:57.753] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 34, 0] has eff 0/10
[15:38:57.753] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 34, 0]
[15:38:57.753] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 35, 0] has eff 0/10
[15:38:57.753] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 35, 0]
[15:38:57.753] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 36, 0] has eff 0/10
[15:38:57.753] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 36, 0]
[15:38:57.753] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 37, 0] has eff 0/10
[15:38:57.753] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 37, 0]
[15:38:57.753] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 38, 0] has eff 0/10
[15:38:57.753] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 38, 0]
[15:38:57.753] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 39, 0] has eff 0/10
[15:38:57.753] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 39, 0]
[15:38:57.753] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 40, 0] has eff 0/10
[15:38:57.753] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 40, 0]
[15:38:57.753] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 41, 0] has eff 0/10
[15:38:57.753] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 41, 0]
[15:38:57.753] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 42, 0] has eff 0/10
[15:38:57.753] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 42, 0]
[15:38:57.753] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 43, 0] has eff 0/10
[15:38:57.753] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 43, 0]
[15:38:57.753] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 44, 0] has eff 0/10
[15:38:57.753] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 44, 0]
[15:38:57.753] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 45, 0] has eff 0/10
[15:38:57.753] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 45, 0]
[15:38:57.753] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 46, 0] has eff 0/10
[15:38:57.753] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 46, 0]
[15:38:57.753] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 47, 0] has eff 0/10
[15:38:57.753] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 47, 0]
[15:38:57.753] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 48, 0] has eff 0/10
[15:38:57.753] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 48, 0]
[15:38:57.753] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 49, 0] has eff 0/10
[15:38:57.753] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 49, 0]
[15:38:57.753] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 50, 0] has eff 0/10
[15:38:57.753] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 50, 0]
[15:38:57.753] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 0] has eff 0/10
[15:38:57.753] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 0]
[15:38:57.753] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 20, 1] has eff 9/10
[15:38:57.753] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 20, 1]
[15:38:57.753] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 33, 1] has eff 9/10
[15:38:57.753] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 33, 1]
[15:38:57.753] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 34, 1] has eff 9/10
[15:38:57.753] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 34, 1]
[15:38:57.753] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 46, 1] has eff 9/10
[15:38:57.753] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 46, 1]
[15:38:57.753] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 50, 1] has eff 8/10
[15:38:57.753] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 50, 1]
[15:38:57.753] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 1] has eff 0/10
[15:38:57.753] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 1]
[15:38:57.753] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 2] has eff 0/10
[15:38:57.753] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 2]
[15:38:57.753] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 3] has eff 0/10
[15:38:57.753] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 3]
[15:38:57.753] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 20, 4] has eff 9/10
[15:38:57.753] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 20, 4]
[15:38:57.753] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 4] has eff 0/10
[15:38:57.753] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 4]
[15:38:57.753] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 5] has eff 0/10
[15:38:57.753] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 5]
[15:38:57.753] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 6] has eff 0/10
[15:38:57.753] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 6]
[15:38:57.753] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 7] has eff 0/10
[15:38:57.753] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 7]
[15:38:57.753] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 8] has eff 0/10
[15:38:57.753] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 8]
[15:38:57.753] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 9] has eff 0/10
[15:38:57.753] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 9]
[15:38:57.754] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 46, 10] has eff 9/10
[15:38:57.754] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 46, 10]
[15:38:57.754] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 10] has eff 0/10
[15:38:57.754] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 10]
[15:38:57.754] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 11] has eff 0/10
[15:38:57.754] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 11]
[15:38:57.754] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 12] has eff 0/10
[15:38:57.754] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 12]
[15:38:57.754] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 46, 13] has eff 9/10
[15:38:57.754] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 46, 13]
[15:38:57.754] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 13] has eff 0/10
[15:38:57.754] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 13]
[15:38:57.754] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 14] has eff 0/10
[15:38:57.754] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 14]
[15:38:57.754] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 15] has eff 0/10
[15:38:57.754] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 15]
[15:38:57.754] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 50, 16] has eff 9/10
[15:38:57.754] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 50, 16]
[15:38:57.754] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 16] has eff 0/10
[15:38:57.754] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 16]
[15:38:57.754] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 43, 17] has eff 9/10
[15:38:57.754] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 43, 17]
[15:38:57.754] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 17] has eff 0/10
[15:38:57.754] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 17]
[15:38:57.754] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 18, 18] has eff 9/10
[15:38:57.754] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 18, 18]
[15:38:57.754] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 18] has eff 0/10
[15:38:57.754] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 18]
[15:38:57.754] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 11, 19] has eff 9/10
[15:38:57.754] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 11, 19]
[15:38:57.754] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 19] has eff 0/10
[15:38:57.754] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 19]
[15:38:57.754] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 20] has eff 0/10
[15:38:57.754] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 20]
[15:38:57.754] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 21] has eff 0/10
[15:38:57.754] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 21]
[15:38:57.754] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 22] has eff 0/10
[15:38:57.754] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 22]
[15:38:57.754] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 23] has eff 0/10
[15:38:57.754] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 23]
[15:38:57.754] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 24] has eff 0/10
[15:38:57.754] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 24]
[15:38:57.754] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 25] has eff 0/10
[15:38:57.754] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 25]
[15:38:57.754] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 49, 26] has eff 9/10
[15:38:57.754] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 49, 26]
[15:38:57.754] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 26] has eff 3/10
[15:38:57.754] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 26]
[15:38:57.754] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 27] has eff 0/10
[15:38:57.754] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 27]
[15:38:57.754] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 28] has eff 0/10
[15:38:57.754] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 28]
[15:38:57.754] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 29] has eff 1/10
[15:38:57.754] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 29]
[15:38:57.754] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 30] has eff 0/10
[15:38:57.754] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 30]
[15:38:57.754] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 31] has eff 1/10
[15:38:57.754] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 31]
[15:38:57.754] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 33] has eff 6/10
[15:38:57.754] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 33]
[15:38:57.754] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 34] has eff 3/10
[15:38:57.754] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 34]
[15:38:57.754] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 35] has eff 2/10
[15:38:57.754] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 35]
[15:38:57.754] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 37] has eff 3/10
[15:38:57.754] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 37]
[15:38:57.754] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 38] has eff 0/10
[15:38:57.754] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 38]
[15:38:57.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 39] has eff 8/10
[15:38:57.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 39]
[15:38:57.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 41] has eff 0/10
[15:38:57.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 41]
[15:38:57.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 42] has eff 5/10
[15:38:57.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 42]
[15:38:57.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 12, 44] has eff 9/10
[15:38:57.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 12, 44]
[15:38:57.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 44] has eff 2/10
[15:38:57.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 44]
[15:38:57.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 46] has eff 7/10
[15:38:57.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 46]
[15:38:57.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 47] has eff 3/10
[15:38:57.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 47]
[15:38:57.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 48] has eff 2/10
[15:38:57.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 48]
[15:38:57.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 49] has eff 9/10
[15:38:57.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 49]
[15:38:57.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 39, 50] has eff 9/10
[15:38:57.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 39, 50]
[15:38:57.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 51] has eff 9/10
[15:38:57.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 51]
[15:38:57.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 0, 53] has eff 0/10
[15:38:57.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 0, 53]
[15:38:57.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 53] has eff 6/10
[15:38:57.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 53]
[15:38:57.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 54] has eff 3/10
[15:38:57.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 54]
[15:38:57.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 58] has eff 7/10
[15:38:57.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 58]
[15:38:57.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 59] has eff 5/10
[15:38:57.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 59]
[15:38:57.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 29, 61] has eff 1/10
[15:38:57.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 29, 61]
[15:38:57.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 63] has eff 9/10
[15:38:57.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 63]
[15:38:57.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 64] has eff 7/10
[15:38:57.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 64]
[15:38:57.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 66] has eff 9/10
[15:38:57.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 66]
[15:38:57.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 70] has eff 8/10
[15:38:57.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 70]
[15:38:57.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 71] has eff 9/10
[15:38:57.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 71]
[15:38:57.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 16, 76] has eff 5/10
[15:38:57.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 16, 76]
[15:38:57.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 79] has eff 0/10
[15:38:57.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 79]
[15:38:57.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 65] has eff 9/10
[15:38:57.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 65]
[15:38:57.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 72] has eff 7/10
[15:38:57.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 72]
[15:38:57.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 79] has eff 0/10
[15:38:57.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 79]
[15:38:57.756] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [9, 38, 57] has eff 0/10
[15:38:57.756] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [9, 38, 57]
[15:38:57.756] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 49, 72] has eff 0/10
[15:38:57.756] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 49, 72]
[15:38:57.759] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 131
[15:38:57.759] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:38:57.759] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:38:57.759] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:38:58.096] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:38:58.441] <TB3>     INFO: Expecting 41600 events.
[15:39:02.497] <TB3>     INFO: 41600 events read in total (3341ms).
[15:39:02.498] <TB3>     INFO: Test took 4402ms.
[15:39:02.505] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:39:02.505] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66513
[15:39:02.505] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:39:02.510] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.41
[15:39:02.510] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 174
[15:39:02.510] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 198.204
[15:39:02.510] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,16] phvalue 198
[15:39:02.510] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.11
[15:39:02.510] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 187
[15:39:02.510] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.473
[15:39:02.510] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 178
[15:39:02.511] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.852
[15:39:02.511] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 183
[15:39:02.511] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.936
[15:39:02.511] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 174
[15:39:02.511] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.284
[15:39:02.511] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 174
[15:39:02.511] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.542
[15:39:02.511] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 171
[15:39:02.511] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.07
[15:39:02.511] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 185
[15:39:02.511] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 191.16
[15:39:02.511] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 191
[15:39:02.511] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.897
[15:39:02.511] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 177
[15:39:02.512] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 160.276
[15:39:02.512] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [5 ,5] phvalue 160
[15:39:02.512] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.377
[15:39:02.512] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 185
[15:39:02.512] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.392
[15:39:02.512] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 186
[15:39:02.512] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.544
[15:39:02.512] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,9] phvalue 173
[15:39:02.512] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.242
[15:39:02.512] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 168
[15:39:02.512] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:39:02.512] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:39:02.512] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:39:02.599] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:39:02.945] <TB3>     INFO: Expecting 41600 events.
[15:39:07.015] <TB3>     INFO: 41600 events read in total (3356ms).
[15:39:07.016] <TB3>     INFO: Test took 4417ms.
[15:39:07.023] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:39:07.023] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66459
[15:39:07.024] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:39:07.027] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:39:07.028] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 47minph_roc = 11
[15:39:07.028] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.9541
[15:39:07.028] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,14] phvalue 69
[15:39:07.028] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 98.2435
[15:39:07.028] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,62] phvalue 99
[15:39:07.029] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.7785
[15:39:07.029] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,62] phvalue 89
[15:39:07.029] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.544
[15:39:07.029] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [9 ,66] phvalue 77
[15:39:07.029] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.6348
[15:39:07.029] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 74
[15:39:07.029] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.9307
[15:39:07.029] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 66
[15:39:07.029] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.388
[15:39:07.029] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 73
[15:39:07.029] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.3834
[15:39:07.029] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,13] phvalue 67
[15:39:07.029] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.6738
[15:39:07.029] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,43] phvalue 82
[15:39:07.030] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.8948
[15:39:07.030] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [9 ,50] phvalue 81
[15:39:07.030] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.1424
[15:39:07.030] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,48] phvalue 69
[15:39:07.030] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 50.6468
[15:39:07.030] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 51
[15:39:07.030] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.9214
[15:39:07.030] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,50] phvalue 75
[15:39:07.030] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.8161
[15:39:07.030] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 78
[15:39:07.030] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.8343
[15:39:07.030] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 67
[15:39:07.031] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 57.8303
[15:39:07.031] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 58
[15:39:07.035] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 14, 0 0
[15:39:07.436] <TB3>     INFO: Expecting 2560 events.
[15:39:08.393] <TB3>     INFO: 2560 events read in total (242ms).
[15:39:08.394] <TB3>     INFO: Test took 1359ms.
[15:39:08.394] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:39:08.394] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 62, 1 1
[15:39:08.901] <TB3>     INFO: Expecting 2560 events.
[15:39:09.857] <TB3>     INFO: 2560 events read in total (241ms).
[15:39:09.857] <TB3>     INFO: Test took 1462ms.
[15:39:09.857] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:39:09.857] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 62, 2 2
[15:39:10.365] <TB3>     INFO: Expecting 2560 events.
[15:39:11.322] <TB3>     INFO: 2560 events read in total (242ms).
[15:39:11.322] <TB3>     INFO: Test took 1465ms.
[15:39:11.322] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:39:11.322] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 9, 66, 3 3
[15:39:11.832] <TB3>     INFO: Expecting 2560 events.
[15:39:12.788] <TB3>     INFO: 2560 events read in total (241ms).
[15:39:12.789] <TB3>     INFO: Test took 1467ms.
[15:39:12.791] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:39:12.791] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 4 4
[15:39:13.297] <TB3>     INFO: Expecting 2560 events.
[15:39:14.256] <TB3>     INFO: 2560 events read in total (244ms).
[15:39:14.256] <TB3>     INFO: Test took 1465ms.
[15:39:14.256] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:39:14.257] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 5 5
[15:39:14.764] <TB3>     INFO: Expecting 2560 events.
[15:39:15.722] <TB3>     INFO: 2560 events read in total (244ms).
[15:39:15.723] <TB3>     INFO: Test took 1466ms.
[15:39:15.723] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:39:15.723] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 6 6
[15:39:16.231] <TB3>     INFO: Expecting 2560 events.
[15:39:17.188] <TB3>     INFO: 2560 events read in total (242ms).
[15:39:17.188] <TB3>     INFO: Test took 1465ms.
[15:39:17.189] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:39:17.189] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 13, 7 7
[15:39:17.696] <TB3>     INFO: Expecting 2560 events.
[15:39:18.653] <TB3>     INFO: 2560 events read in total (242ms).
[15:39:18.653] <TB3>     INFO: Test took 1464ms.
[15:39:18.654] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:39:18.656] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 43, 8 8
[15:39:19.160] <TB3>     INFO: Expecting 2560 events.
[15:39:20.118] <TB3>     INFO: 2560 events read in total (243ms).
[15:39:20.118] <TB3>     INFO: Test took 1462ms.
[15:39:20.118] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:39:20.119] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 9, 50, 9 9
[15:39:20.629] <TB3>     INFO: Expecting 2560 events.
[15:39:21.589] <TB3>     INFO: 2560 events read in total (245ms).
[15:39:21.589] <TB3>     INFO: Test took 1470ms.
[15:39:21.589] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:39:21.589] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 48, 10 10
[15:39:22.097] <TB3>     INFO: Expecting 2560 events.
[15:39:23.057] <TB3>     INFO: 2560 events read in total (245ms).
[15:39:23.058] <TB3>     INFO: Test took 1469ms.
[15:39:23.058] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:39:23.058] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 11 11
[15:39:23.565] <TB3>     INFO: Expecting 2560 events.
[15:39:24.523] <TB3>     INFO: 2560 events read in total (243ms).
[15:39:24.523] <TB3>     INFO: Test took 1465ms.
[15:39:24.523] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:39:24.524] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 50, 12 12
[15:39:25.031] <TB3>     INFO: Expecting 2560 events.
[15:39:25.990] <TB3>     INFO: 2560 events read in total (244ms).
[15:39:25.991] <TB3>     INFO: Test took 1467ms.
[15:39:25.991] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:39:25.991] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 13 13
[15:39:26.498] <TB3>     INFO: Expecting 2560 events.
[15:39:27.457] <TB3>     INFO: 2560 events read in total (244ms).
[15:39:27.458] <TB3>     INFO: Test took 1467ms.
[15:39:27.458] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:39:27.458] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 14 14
[15:39:27.965] <TB3>     INFO: Expecting 2560 events.
[15:39:28.924] <TB3>     INFO: 2560 events read in total (244ms).
[15:39:28.924] <TB3>     INFO: Test took 1466ms.
[15:39:28.924] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:39:28.925] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 15 15
[15:39:29.432] <TB3>     INFO: Expecting 2560 events.
[15:39:30.391] <TB3>     INFO: 2560 events read in total (244ms).
[15:39:30.391] <TB3>     INFO: Test took 1466ms.
[15:39:30.391] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:39:30.391] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC0
[15:39:30.391] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[15:39:30.391] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[15:39:30.391] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC3
[15:39:30.391] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC4
[15:39:30.391] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC5
[15:39:30.392] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC6
[15:39:30.392] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 25 on ROC7
[15:39:30.392] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 25 on ROC8
[15:39:30.392] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC9
[15:39:30.392] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[15:39:30.392] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[15:39:30.392] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC12
[15:39:30.392] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[15:39:30.392] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC14
[15:39:30.392] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[15:39:30.394] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:39:30.900] <TB3>     INFO: Expecting 655360 events.
[15:39:42.836] <TB3>     INFO: 655360 events read in total (11221ms).
[15:39:42.847] <TB3>     INFO: Expecting 655360 events.
[15:39:54.561] <TB3>     INFO: 655360 events read in total (11154ms).
[15:39:54.576] <TB3>     INFO: Expecting 655360 events.
[15:40:06.264] <TB3>     INFO: 655360 events read in total (11131ms).
[15:40:06.284] <TB3>     INFO: Expecting 655360 events.
[15:40:17.965] <TB3>     INFO: 655360 events read in total (11125ms).
[15:40:17.991] <TB3>     INFO: Expecting 655360 events.
[15:40:29.772] <TB3>     INFO: 655360 events read in total (11231ms).
[15:40:29.801] <TB3>     INFO: Expecting 655360 events.
[15:40:41.513] <TB3>     INFO: 655360 events read in total (11170ms).
[15:40:41.545] <TB3>     INFO: Expecting 655360 events.
[15:40:53.216] <TB3>     INFO: 655360 events read in total (11130ms).
[15:40:53.252] <TB3>     INFO: Expecting 655360 events.
[15:41:04.904] <TB3>     INFO: 655360 events read in total (11118ms).
[15:41:04.945] <TB3>     INFO: Expecting 655360 events.
[15:41:16.669] <TB3>     INFO: 655360 events read in total (11191ms).
[15:41:16.713] <TB3>     INFO: Expecting 655360 events.
[15:41:28.208] <TB3>     INFO: 655360 events read in total (10966ms).
[15:41:28.256] <TB3>     INFO: Expecting 655360 events.
[15:41:39.673] <TB3>     INFO: 655360 events read in total (10890ms).
[15:41:39.727] <TB3>     INFO: Expecting 655360 events.
[15:41:51.159] <TB3>     INFO: 655360 events read in total (10905ms).
[15:41:51.217] <TB3>     INFO: Expecting 655360 events.
[15:42:02.588] <TB3>     INFO: 655360 events read in total (10844ms).
[15:42:02.649] <TB3>     INFO: Expecting 655360 events.
[15:42:14.028] <TB3>     INFO: 655360 events read in total (10852ms).
[15:42:14.093] <TB3>     INFO: Expecting 655360 events.
[15:42:25.499] <TB3>     INFO: 655360 events read in total (10879ms).
[15:42:25.569] <TB3>     INFO: Expecting 655360 events.
[15:42:36.951] <TB3>     INFO: 655360 events read in total (10855ms).
[15:42:37.027] <TB3>     INFO: Test took 186633ms.
[15:42:37.121] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:42:37.428] <TB3>     INFO: Expecting 655360 events.
[15:42:48.937] <TB3>     INFO: 655360 events read in total (10794ms).
[15:42:48.947] <TB3>     INFO: Expecting 655360 events.
[15:43:00.317] <TB3>     INFO: 655360 events read in total (10803ms).
[15:43:00.332] <TB3>     INFO: Expecting 655360 events.
[15:43:11.702] <TB3>     INFO: 655360 events read in total (10807ms).
[15:43:11.721] <TB3>     INFO: Expecting 655360 events.
[15:43:23.076] <TB3>     INFO: 655360 events read in total (10796ms).
[15:43:23.102] <TB3>     INFO: Expecting 655360 events.
[15:43:34.435] <TB3>     INFO: 655360 events read in total (10781ms).
[15:43:34.463] <TB3>     INFO: Expecting 655360 events.
[15:43:45.814] <TB3>     INFO: 655360 events read in total (10796ms).
[15:43:45.845] <TB3>     INFO: Expecting 655360 events.
[15:43:57.080] <TB3>     INFO: 655360 events read in total (10687ms).
[15:43:57.116] <TB3>     INFO: Expecting 655360 events.
[15:44:08.143] <TB3>     INFO: 655360 events read in total (10468ms).
[15:44:08.182] <TB3>     INFO: Expecting 655360 events.
[15:44:19.251] <TB3>     INFO: 655360 events read in total (10485ms).
[15:44:19.295] <TB3>     INFO: Expecting 655360 events.
[15:44:30.642] <TB3>     INFO: 655360 events read in total (10769ms).
[15:44:30.690] <TB3>     INFO: Expecting 655360 events.
[15:44:42.081] <TB3>     INFO: 655360 events read in total (10849ms).
[15:44:42.134] <TB3>     INFO: Expecting 655360 events.
[15:44:53.503] <TB3>     INFO: 655360 events read in total (10842ms).
[15:44:53.560] <TB3>     INFO: Expecting 655360 events.
[15:45:04.937] <TB3>     INFO: 655360 events read in total (10850ms).
[15:45:05.005] <TB3>     INFO: Expecting 655360 events.
[15:45:16.374] <TB3>     INFO: 655360 events read in total (10842ms).
[15:45:16.440] <TB3>     INFO: Expecting 655360 events.
[15:45:27.762] <TB3>     INFO: 655360 events read in total (10796ms).
[15:45:27.832] <TB3>     INFO: Expecting 655360 events.
[15:45:39.197] <TB3>     INFO: 655360 events read in total (10839ms).
[15:45:39.272] <TB3>     INFO: Test took 182151ms.
[15:45:39.449] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:45:39.450] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:45:39.450] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:45:39.450] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:45:39.450] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:45:39.451] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:45:39.451] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:45:39.451] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:45:39.451] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:45:39.452] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:45:39.452] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:45:39.452] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:45:39.452] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:45:39.453] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:45:39.453] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:45:39.453] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:45:39.453] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:45:39.453] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:45:39.453] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:45:39.454] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:45:39.454] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:45:39.454] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:45:39.454] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:45:39.455] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:45:39.455] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:45:39.455] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:45:39.455] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:45:39.455] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:45:39.455] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:45:39.456] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:45:39.456] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:45:39.456] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:45:39.456] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:45:39.464] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:45:39.472] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:45:39.480] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:45:39.487] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:45:39.494] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:45:39.502] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:45:39.509] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:45:39.516] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:45:39.523] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:45:39.530] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:45:39.537] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:45:39.545] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:45:39.552] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:45:39.559] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:45:39.567] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:45:39.574] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:45:39.581] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:45:39.589] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:45:39.619] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C0.dat
[15:45:39.619] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C1.dat
[15:45:39.619] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C2.dat
[15:45:39.619] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C3.dat
[15:45:39.619] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C4.dat
[15:45:39.619] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C5.dat
[15:45:39.619] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C6.dat
[15:45:39.619] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C7.dat
[15:45:39.619] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C8.dat
[15:45:39.620] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C9.dat
[15:45:39.620] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C10.dat
[15:45:39.620] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C11.dat
[15:45:39.620] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C12.dat
[15:45:39.620] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C13.dat
[15:45:39.620] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C14.dat
[15:45:39.620] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//dacParameters35_C15.dat
[15:45:39.965] <TB3>     INFO: Expecting 41600 events.
[15:45:43.772] <TB3>     INFO: 41600 events read in total (3092ms).
[15:45:43.773] <TB3>     INFO: Test took 4150ms.
[15:45:44.421] <TB3>     INFO: Expecting 41600 events.
[15:45:48.185] <TB3>     INFO: 41600 events read in total (3049ms).
[15:45:48.186] <TB3>     INFO: Test took 4105ms.
[15:45:48.834] <TB3>     INFO: Expecting 41600 events.
[15:45:52.645] <TB3>     INFO: 41600 events read in total (3096ms).
[15:45:52.646] <TB3>     INFO: Test took 4153ms.
[15:45:52.952] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:45:53.083] <TB3>     INFO: Expecting 2560 events.
[15:45:54.040] <TB3>     INFO: 2560 events read in total (242ms).
[15:45:54.041] <TB3>     INFO: Test took 1089ms.
[15:45:54.043] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:45:54.549] <TB3>     INFO: Expecting 2560 events.
[15:45:55.506] <TB3>     INFO: 2560 events read in total (242ms).
[15:45:55.507] <TB3>     INFO: Test took 1465ms.
[15:45:55.509] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:45:56.016] <TB3>     INFO: Expecting 2560 events.
[15:45:56.973] <TB3>     INFO: 2560 events read in total (242ms).
[15:45:56.973] <TB3>     INFO: Test took 1464ms.
[15:45:56.975] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:45:57.482] <TB3>     INFO: Expecting 2560 events.
[15:45:58.440] <TB3>     INFO: 2560 events read in total (243ms).
[15:45:58.440] <TB3>     INFO: Test took 1465ms.
[15:45:58.445] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:45:58.949] <TB3>     INFO: Expecting 2560 events.
[15:45:59.906] <TB3>     INFO: 2560 events read in total (242ms).
[15:45:59.907] <TB3>     INFO: Test took 1462ms.
[15:45:59.908] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:00.416] <TB3>     INFO: Expecting 2560 events.
[15:46:01.373] <TB3>     INFO: 2560 events read in total (242ms).
[15:46:01.373] <TB3>     INFO: Test took 1465ms.
[15:46:01.375] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:01.882] <TB3>     INFO: Expecting 2560 events.
[15:46:02.840] <TB3>     INFO: 2560 events read in total (243ms).
[15:46:02.840] <TB3>     INFO: Test took 1465ms.
[15:46:02.842] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:03.349] <TB3>     INFO: Expecting 2560 events.
[15:46:04.306] <TB3>     INFO: 2560 events read in total (242ms).
[15:46:04.307] <TB3>     INFO: Test took 1465ms.
[15:46:04.309] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:04.816] <TB3>     INFO: Expecting 2560 events.
[15:46:05.773] <TB3>     INFO: 2560 events read in total (242ms).
[15:46:05.773] <TB3>     INFO: Test took 1464ms.
[15:46:05.775] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:06.283] <TB3>     INFO: Expecting 2560 events.
[15:46:07.240] <TB3>     INFO: 2560 events read in total (242ms).
[15:46:07.240] <TB3>     INFO: Test took 1465ms.
[15:46:07.242] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:07.749] <TB3>     INFO: Expecting 2560 events.
[15:46:08.706] <TB3>     INFO: 2560 events read in total (242ms).
[15:46:08.707] <TB3>     INFO: Test took 1465ms.
[15:46:08.709] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:09.216] <TB3>     INFO: Expecting 2560 events.
[15:46:10.173] <TB3>     INFO: 2560 events read in total (242ms).
[15:46:10.173] <TB3>     INFO: Test took 1464ms.
[15:46:10.175] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:10.683] <TB3>     INFO: Expecting 2560 events.
[15:46:11.640] <TB3>     INFO: 2560 events read in total (242ms).
[15:46:11.640] <TB3>     INFO: Test took 1465ms.
[15:46:11.642] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:12.149] <TB3>     INFO: Expecting 2560 events.
[15:46:13.107] <TB3>     INFO: 2560 events read in total (243ms).
[15:46:13.107] <TB3>     INFO: Test took 1465ms.
[15:46:13.109] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:13.616] <TB3>     INFO: Expecting 2560 events.
[15:46:14.573] <TB3>     INFO: 2560 events read in total (242ms).
[15:46:14.573] <TB3>     INFO: Test took 1464ms.
[15:46:14.575] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:15.082] <TB3>     INFO: Expecting 2560 events.
[15:46:16.039] <TB3>     INFO: 2560 events read in total (242ms).
[15:46:16.040] <TB3>     INFO: Test took 1465ms.
[15:46:16.042] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:16.549] <TB3>     INFO: Expecting 2560 events.
[15:46:17.506] <TB3>     INFO: 2560 events read in total (242ms).
[15:46:17.507] <TB3>     INFO: Test took 1465ms.
[15:46:17.509] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:18.015] <TB3>     INFO: Expecting 2560 events.
[15:46:18.973] <TB3>     INFO: 2560 events read in total (243ms).
[15:46:18.973] <TB3>     INFO: Test took 1465ms.
[15:46:18.975] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:19.482] <TB3>     INFO: Expecting 2560 events.
[15:46:20.440] <TB3>     INFO: 2560 events read in total (243ms).
[15:46:20.440] <TB3>     INFO: Test took 1465ms.
[15:46:20.442] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:20.949] <TB3>     INFO: Expecting 2560 events.
[15:46:21.907] <TB3>     INFO: 2560 events read in total (243ms).
[15:46:21.907] <TB3>     INFO: Test took 1465ms.
[15:46:21.909] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:22.416] <TB3>     INFO: Expecting 2560 events.
[15:46:23.374] <TB3>     INFO: 2560 events read in total (243ms).
[15:46:23.374] <TB3>     INFO: Test took 1465ms.
[15:46:23.376] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:23.883] <TB3>     INFO: Expecting 2560 events.
[15:46:24.841] <TB3>     INFO: 2560 events read in total (243ms).
[15:46:24.841] <TB3>     INFO: Test took 1465ms.
[15:46:24.843] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:25.350] <TB3>     INFO: Expecting 2560 events.
[15:46:26.308] <TB3>     INFO: 2560 events read in total (243ms).
[15:46:26.308] <TB3>     INFO: Test took 1465ms.
[15:46:26.310] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:26.817] <TB3>     INFO: Expecting 2560 events.
[15:46:27.774] <TB3>     INFO: 2560 events read in total (242ms).
[15:46:27.775] <TB3>     INFO: Test took 1465ms.
[15:46:27.777] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:28.284] <TB3>     INFO: Expecting 2560 events.
[15:46:29.243] <TB3>     INFO: 2560 events read in total (244ms).
[15:46:29.244] <TB3>     INFO: Test took 1467ms.
[15:46:29.246] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:29.753] <TB3>     INFO: Expecting 2560 events.
[15:46:30.710] <TB3>     INFO: 2560 events read in total (242ms).
[15:46:30.710] <TB3>     INFO: Test took 1465ms.
[15:46:30.712] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:31.219] <TB3>     INFO: Expecting 2560 events.
[15:46:32.177] <TB3>     INFO: 2560 events read in total (243ms).
[15:46:32.177] <TB3>     INFO: Test took 1465ms.
[15:46:32.179] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:32.686] <TB3>     INFO: Expecting 2560 events.
[15:46:33.644] <TB3>     INFO: 2560 events read in total (243ms).
[15:46:33.644] <TB3>     INFO: Test took 1465ms.
[15:46:33.646] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:34.153] <TB3>     INFO: Expecting 2560 events.
[15:46:35.111] <TB3>     INFO: 2560 events read in total (243ms).
[15:46:35.111] <TB3>     INFO: Test took 1465ms.
[15:46:35.113] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:35.620] <TB3>     INFO: Expecting 2560 events.
[15:46:36.577] <TB3>     INFO: 2560 events read in total (242ms).
[15:46:36.578] <TB3>     INFO: Test took 1465ms.
[15:46:36.580] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:37.087] <TB3>     INFO: Expecting 2560 events.
[15:46:38.045] <TB3>     INFO: 2560 events read in total (243ms).
[15:46:38.045] <TB3>     INFO: Test took 1465ms.
[15:46:38.047] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:38.554] <TB3>     INFO: Expecting 2560 events.
[15:46:39.512] <TB3>     INFO: 2560 events read in total (243ms).
[15:46:39.512] <TB3>     INFO: Test took 1465ms.
[15:46:40.523] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 467 seconds
[15:46:40.523] <TB3>     INFO: PH scale (per ROC):    69  75  70  67  81  70  65  61  66  77  74  75  71  69  70  65
[15:46:40.523] <TB3>     INFO: PH offset (per ROC):  178 157 165 176 174 184 181 189 174 172 180 196 176 175 184 193
[15:46:40.695] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:46:40.706] <TB3>     INFO: ######################################################################
[15:46:40.706] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:46:40.706] <TB3>     INFO: ######################################################################
[15:46:40.706] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:46:40.740] <TB3>     INFO: scanning low vcal = 10
[15:46:41.081] <TB3>     INFO: Expecting 41600 events.
[15:46:44.787] <TB3>     INFO: 41600 events read in total (2991ms).
[15:46:44.787] <TB3>     INFO: Test took 4047ms.
[15:46:44.788] <TB3>     INFO: scanning low vcal = 20
[15:46:45.296] <TB3>     INFO: Expecting 41600 events.
[15:46:48.002] <TB3>     INFO: 41600 events read in total (2991ms).
[15:46:48.002] <TB3>     INFO: Test took 4213ms.
[15:46:48.004] <TB3>     INFO: scanning low vcal = 30
[15:46:49.511] <TB3>     INFO: Expecting 41600 events.
[15:46:53.240] <TB3>     INFO: 41600 events read in total (3014ms).
[15:46:53.241] <TB3>     INFO: Test took 4237ms.
[15:46:53.243] <TB3>     INFO: scanning low vcal = 40
[15:46:53.740] <TB3>     INFO: Expecting 41600 events.
[15:46:57.946] <TB3>     INFO: 41600 events read in total (3491ms).
[15:46:57.947] <TB3>     INFO: Test took 4704ms.
[15:46:57.950] <TB3>     INFO: scanning low vcal = 50
[15:46:58.372] <TB3>     INFO: Expecting 41600 events.
[15:47:02.625] <TB3>     INFO: 41600 events read in total (3538ms).
[15:47:02.625] <TB3>     INFO: Test took 4675ms.
[15:47:02.628] <TB3>     INFO: scanning low vcal = 60
[15:47:03.049] <TB3>     INFO: Expecting 41600 events.
[15:47:07.285] <TB3>     INFO: 41600 events read in total (3521ms).
[15:47:07.285] <TB3>     INFO: Test took 4657ms.
[15:47:07.289] <TB3>     INFO: scanning low vcal = 70
[15:47:07.709] <TB3>     INFO: Expecting 41600 events.
[15:47:11.947] <TB3>     INFO: 41600 events read in total (3523ms).
[15:47:11.948] <TB3>     INFO: Test took 4659ms.
[15:47:11.951] <TB3>     INFO: scanning low vcal = 80
[15:47:12.373] <TB3>     INFO: Expecting 41600 events.
[15:47:16.612] <TB3>     INFO: 41600 events read in total (3524ms).
[15:47:16.613] <TB3>     INFO: Test took 4662ms.
[15:47:16.616] <TB3>     INFO: scanning low vcal = 90
[15:47:17.037] <TB3>     INFO: Expecting 41600 events.
[15:47:21.270] <TB3>     INFO: 41600 events read in total (3518ms).
[15:47:21.271] <TB3>     INFO: Test took 4655ms.
[15:47:21.275] <TB3>     INFO: scanning low vcal = 100
[15:47:21.697] <TB3>     INFO: Expecting 41600 events.
[15:47:26.062] <TB3>     INFO: 41600 events read in total (3650ms).
[15:47:26.062] <TB3>     INFO: Test took 4787ms.
[15:47:26.066] <TB3>     INFO: scanning low vcal = 110
[15:47:26.488] <TB3>     INFO: Expecting 41600 events.
[15:47:30.722] <TB3>     INFO: 41600 events read in total (3519ms).
[15:47:30.722] <TB3>     INFO: Test took 4656ms.
[15:47:30.726] <TB3>     INFO: scanning low vcal = 120
[15:47:31.147] <TB3>     INFO: Expecting 41600 events.
[15:47:35.379] <TB3>     INFO: 41600 events read in total (3517ms).
[15:47:35.380] <TB3>     INFO: Test took 4654ms.
[15:47:35.383] <TB3>     INFO: scanning low vcal = 130
[15:47:35.805] <TB3>     INFO: Expecting 41600 events.
[15:47:40.038] <TB3>     INFO: 41600 events read in total (3518ms).
[15:47:40.039] <TB3>     INFO: Test took 4656ms.
[15:47:40.042] <TB3>     INFO: scanning low vcal = 140
[15:47:40.462] <TB3>     INFO: Expecting 41600 events.
[15:47:44.696] <TB3>     INFO: 41600 events read in total (3519ms).
[15:47:44.697] <TB3>     INFO: Test took 4655ms.
[15:47:44.700] <TB3>     INFO: scanning low vcal = 150
[15:47:45.122] <TB3>     INFO: Expecting 41600 events.
[15:47:49.350] <TB3>     INFO: 41600 events read in total (3513ms).
[15:47:49.351] <TB3>     INFO: Test took 4651ms.
[15:47:49.354] <TB3>     INFO: scanning low vcal = 160
[15:47:49.776] <TB3>     INFO: Expecting 41600 events.
[15:47:54.009] <TB3>     INFO: 41600 events read in total (3518ms).
[15:47:54.009] <TB3>     INFO: Test took 4655ms.
[15:47:54.013] <TB3>     INFO: scanning low vcal = 170
[15:47:54.434] <TB3>     INFO: Expecting 41600 events.
[15:47:58.667] <TB3>     INFO: 41600 events read in total (3518ms).
[15:47:58.667] <TB3>     INFO: Test took 4654ms.
[15:47:58.672] <TB3>     INFO: scanning low vcal = 180
[15:47:59.092] <TB3>     INFO: Expecting 41600 events.
[15:48:03.330] <TB3>     INFO: 41600 events read in total (3523ms).
[15:48:03.331] <TB3>     INFO: Test took 4659ms.
[15:48:03.334] <TB3>     INFO: scanning low vcal = 190
[15:48:03.756] <TB3>     INFO: Expecting 41600 events.
[15:48:07.988] <TB3>     INFO: 41600 events read in total (3517ms).
[15:48:07.989] <TB3>     INFO: Test took 4655ms.
[15:48:07.992] <TB3>     INFO: scanning low vcal = 200
[15:48:08.414] <TB3>     INFO: Expecting 41600 events.
[15:48:12.647] <TB3>     INFO: 41600 events read in total (3518ms).
[15:48:12.648] <TB3>     INFO: Test took 4656ms.
[15:48:12.651] <TB3>     INFO: scanning low vcal = 210
[15:48:13.073] <TB3>     INFO: Expecting 41600 events.
[15:48:17.308] <TB3>     INFO: 41600 events read in total (3520ms).
[15:48:17.309] <TB3>     INFO: Test took 4658ms.
[15:48:17.312] <TB3>     INFO: scanning low vcal = 220
[15:48:17.734] <TB3>     INFO: Expecting 41600 events.
[15:48:21.970] <TB3>     INFO: 41600 events read in total (3521ms).
[15:48:21.971] <TB3>     INFO: Test took 4659ms.
[15:48:21.974] <TB3>     INFO: scanning low vcal = 230
[15:48:22.396] <TB3>     INFO: Expecting 41600 events.
[15:48:26.633] <TB3>     INFO: 41600 events read in total (3522ms).
[15:48:26.634] <TB3>     INFO: Test took 4660ms.
[15:48:26.637] <TB3>     INFO: scanning low vcal = 240
[15:48:27.058] <TB3>     INFO: Expecting 41600 events.
[15:48:31.290] <TB3>     INFO: 41600 events read in total (3517ms).
[15:48:31.290] <TB3>     INFO: Test took 4653ms.
[15:48:31.293] <TB3>     INFO: scanning low vcal = 250
[15:48:31.715] <TB3>     INFO: Expecting 41600 events.
[15:48:35.952] <TB3>     INFO: 41600 events read in total (3522ms).
[15:48:35.952] <TB3>     INFO: Test took 4658ms.
[15:48:35.957] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:48:36.378] <TB3>     INFO: Expecting 41600 events.
[15:48:40.613] <TB3>     INFO: 41600 events read in total (3520ms).
[15:48:40.613] <TB3>     INFO: Test took 4656ms.
[15:48:40.617] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:48:41.039] <TB3>     INFO: Expecting 41600 events.
[15:48:45.270] <TB3>     INFO: 41600 events read in total (3516ms).
[15:48:45.271] <TB3>     INFO: Test took 4654ms.
[15:48:45.274] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:48:45.696] <TB3>     INFO: Expecting 41600 events.
[15:48:49.928] <TB3>     INFO: 41600 events read in total (3517ms).
[15:48:49.928] <TB3>     INFO: Test took 4654ms.
[15:48:49.932] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:48:50.353] <TB3>     INFO: Expecting 41600 events.
[15:48:54.588] <TB3>     INFO: 41600 events read in total (3520ms).
[15:48:54.588] <TB3>     INFO: Test took 4656ms.
[15:48:54.591] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:48:55.013] <TB3>     INFO: Expecting 41600 events.
[15:48:59.247] <TB3>     INFO: 41600 events read in total (3519ms).
[15:48:59.248] <TB3>     INFO: Test took 4656ms.
[15:48:59.783] <TB3>     INFO: PixTestGainPedestal::measure() done 
[15:48:59.786] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:48:59.786] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:48:59.786] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:48:59.787] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:48:59.787] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:48:59.787] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:48:59.787] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:48:59.787] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:48:59.787] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:48:59.788] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:48:59.788] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:48:59.788] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:48:59.788] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:48:59.788] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:48:59.788] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:48:59.789] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:49:37.463] <TB3>     INFO: PixTestGainPedestal::fit() done
[15:49:37.463] <TB3>     INFO: non-linearity mean:  0.957 0.960 0.960 0.960 0.957 0.954 0.958 0.956 0.958 0.961 0.958 0.955 0.963 0.957 0.958 0.957
[15:49:37.463] <TB3>     INFO: non-linearity RMS:   0.007 0.005 0.006 0.006 0.005 0.007 0.009 0.011 0.009 0.006 0.007 0.006 0.005 0.006 0.006 0.007
[15:49:37.463] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:49:37.486] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:49:37.508] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:49:37.530] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:49:37.553] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:49:37.575] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:49:37.598] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:49:37.620] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:49:37.642] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:49:37.665] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:49:37.688] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:49:37.710] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:49:37.733] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:49:37.756] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:49:37.778] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:49:37.801] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160812-1408_2016-08-12_14h08m_1471028903//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:49:37.823] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 177 seconds
[15:49:37.823] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:49:37.830] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:49:37.830] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:49:37.834] <TB3>     INFO: ######################################################################
[15:49:37.834] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:49:37.834] <TB3>     INFO: ######################################################################
[15:49:37.837] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:49:37.848] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:49:37.848] <TB3>     INFO:     run 1 of 1
[15:49:37.848] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:49:38.188] <TB3>     INFO: Expecting 3120000 events.
[15:50:27.304] <TB3>     INFO: 1318200 events read in total (48401ms).
[15:51:15.829] <TB3>     INFO: 2638150 events read in total (96926ms).
[15:51:33.718] <TB3>     INFO: 3120000 events read in total (114815ms).
[15:51:33.751] <TB3>     INFO: Test took 115904ms.
[15:51:33.820] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:51:33.943] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:51:35.248] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:51:36.633] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:51:37.978] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:51:39.385] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:51:40.740] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:51:42.057] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:51:43.426] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:51:44.773] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:51:46.149] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:51:47.541] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:51:48.998] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:51:50.358] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:51:51.776] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:51:53.172] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:51:54.601] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:51:55.981] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 317218816
[15:51:56.108] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:51:56.108] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.0517, RMS = 1.13127
[15:51:56.109] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[15:51:56.119] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:51:56.119] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.2537, RMS = 1.3504
[15:51:56.119] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:51:56.120] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:51:56.120] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.5203, RMS = 1.18581
[15:51:56.120] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[15:51:56.120] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:51:56.120] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.5465, RMS = 1.24575
[15:51:56.120] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:51:56.121] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:51:56.121] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.4623, RMS = 1.401
[15:51:56.121] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:51:56.121] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:51:56.121] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.0559, RMS = 1.53227
[15:51:56.121] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[15:51:56.122] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:51:56.122] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.1527, RMS = 1.36137
[15:51:56.122] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[15:51:56.123] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:51:56.123] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.0678, RMS = 1.30271
[15:51:56.123] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[15:51:56.124] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:51:56.124] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.2035, RMS = 1.52832
[15:51:56.124] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[15:51:56.124] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:51:56.124] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.71, RMS = 1.72817
[15:51:56.124] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[15:51:56.125] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:51:56.125] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.8153, RMS = 1.42503
[15:51:56.125] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:51:56.125] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:51:56.125] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.9538, RMS = 1.36829
[15:51:56.125] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:51:56.126] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:51:56.126] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.9845, RMS = 1.51604
[15:51:56.126] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:51:56.126] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:51:56.126] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.3081, RMS = 1.63119
[15:51:56.126] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:51:56.127] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:51:56.127] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.0236, RMS = 1.57964
[15:51:56.127] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[15:51:56.127] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:51:56.127] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.6896, RMS = 1.68776
[15:51:56.127] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[15:51:56.129] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:51:56.129] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.5941, RMS = 1.69921
[15:51:56.129] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[15:51:56.129] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:51:56.129] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.0736, RMS = 1.5238
[15:51:56.129] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[15:51:56.130] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:51:56.130] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.2051, RMS = 1.30502
[15:51:56.130] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:51:56.130] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:51:56.130] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.6368, RMS = 1.51455
[15:51:56.130] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:51:56.131] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:51:56.131] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.0454, RMS = 1.68605
[15:51:56.131] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[15:51:56.131] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:51:56.131] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.3891, RMS = 1.3335
[15:51:56.131] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[15:51:56.133] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:51:56.133] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.6087, RMS = 1.18864
[15:51:56.133] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:51:56.133] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:51:56.133] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.4501, RMS = 1.71982
[15:51:56.133] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:51:56.134] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:51:56.134] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.597, RMS = 1.39928
[15:51:56.134] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[15:51:56.134] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:51:56.134] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.1669, RMS = 1.16062
[15:51:56.134] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:51:56.135] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:51:56.135] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.1786, RMS = 2.08189
[15:51:56.135] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[15:51:56.135] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:51:56.135] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.784, RMS = 1.88595
[15:51:56.135] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[15:51:56.136] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:51:56.136] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.7286, RMS = 1.8198
[15:51:56.136] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[15:51:56.136] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:51:56.136] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.39, RMS = 1.77121
[15:51:56.136] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[15:51:56.137] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:51:56.137] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.4922, RMS = 1.2894
[15:51:56.137] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[15:51:56.137] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:51:56.137] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.6347, RMS = 1.01295
[15:51:56.138] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:51:56.140] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 138 seconds
[15:51:56.140] <TB3>     INFO: number of dead bumps (per ROC):     0    1    1    0    0    0   31   41   71    0    2    0    0    0    0    0
[15:51:56.141] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:51:56.504] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:51:56.504] <TB3>     INFO: enter test to run
[15:51:56.504] <TB3>     INFO:   test:  no parameter change
[15:51:56.505] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 389.9mA
[15:51:56.506] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 467.1mA
[15:51:56.506] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 20.2 C
[15:51:56.506] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:51:57.868] <TB3>    QUIET: Connection to board 24 closed.
[15:51:57.886] <TB3>     INFO: pXar: this is the end, my friend
[15:51:57.887] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
