<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7a200tsbg484-1" LaunchTime="1535051333">
  <File Type="PWROPT-DCP" Name="board_testBC_pwropt.dcp"/>
  <File Type="ROUTE-PWR" Name="board_testBC_power_routed.rpt"/>
  <File Type="PA-TCL" Name="board_testBC.tcl"/>
  <File Type="ROUTE-PWR-SUM" Name="board_testBC_power_summary_routed.pb"/>
  <File Type="REPORTS-TCL" Name="board_testBC_reports.tcl"/>
  <File Type="BG-DRC" Name="board_testBC.drc"/>
  <File Type="OPT-METHODOLOGY-DRC" Name="board_testBC_methodology_drc_opted.rpt"/>
  <File Type="INIT-TIMING" Name="board_testBC_timing_summary_init.rpt"/>
  <File Type="OPT-HWDEF" Name="board_testBC.hwdef"/>
  <File Type="OPT-DCP" Name="board_testBC_opt.dcp"/>
  <File Type="OPT-DRC" Name="board_testBC_drc_opted.rpt"/>
  <File Type="OPT-TIMING" Name="board_testBC_timing_summary_opted.rpt"/>
  <File Type="PWROPT-DRC" Name="board_testBC_drc_pwropted.rpt"/>
  <File Type="PWROPT-TIMING" Name="board_testBC_timing_summary_pwropted.rpt"/>
  <File Type="PLACE-DCP" Name="board_testBC_placed.dcp"/>
  <File Type="PLACE-IO" Name="board_testBC_io_placed.rpt"/>
  <File Type="PLACE-CLK" Name="board_testBC_clock_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="board_testBC_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="board_testBC_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="board_testBC_control_sets_placed.rpt"/>
  <File Type="PLACE-SIMILARITY" Name="board_testBC_incremental_reuse_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="board_testBC_incremental_reuse_pre_placed.rpt"/>
  <File Type="PLACE-TIMING" Name="board_testBC_timing_summary_placed.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="board_testBC_postplace_pwropt.dcp"/>
  <File Type="POSTPLACE-PWROPT-TIMING" Name="board_testBC_timing_summary_postplace_pwropted.rpt"/>
  <File Type="PHYSOPT-DCP" Name="board_testBC_physopt.dcp"/>
  <File Type="PHYSOPT-DRC" Name="board_testBC_drc_physopted.rpt"/>
  <File Type="BG-BIT" Name="board_testBC.bit"/>
  <File Type="PHYSOPT-TIMING" Name="board_testBC_timing_summary_physopted.rpt"/>
  <File Type="ROUTE-ERROR-DCP" Name="board_testBC_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="board_testBC_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="board_testBC_routed_bb.dcp"/>
  <File Type="ROUTE-DRC" Name="board_testBC_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="board_testBC_drc_routed.pb"/>
  <File Type="BITSTR-MSK" Name="board_testBC.msk"/>
  <File Type="ROUTE-DRC-RPX" Name="board_testBC_drc_routed.rpx"/>
  <File Type="BG-BGN" Name="board_testBC.bgn"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="board_testBC_methodology_drc_routed.rpt"/>
  <File Type="BITSTR-RBT" Name="board_testBC.rbt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="board_testBC_methodology_drc_routed.rpx"/>
  <File Type="BG-BIN" Name="board_testBC.bin"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="board_testBC_methodology_drc_routed.pb"/>
  <File Type="ROUTE-PWR-RPX" Name="board_testBC_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="board_testBC_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="board_testBC_route_status.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="board_testBC_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="board_testBC_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="board_testBC_timing_summary_routed.rpx"/>
  <File Type="ROUTE-SIMILARITY" Name="board_testBC_incremental_reuse_routed.rpt"/>
  <File Type="RDI-RDI" Name="board_testBC.vdi"/>
  <File Type="ROUTE-CLK" Name="board_testBC_clock_utilization_routed.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="board_testBC_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="board_testBC_postroute_physopt_bb.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="board_testBC_timing_summary_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="board_testBC_timing_summary_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="board_testBC_timing_summary_postroute_physopted.rpx"/>
  <File Type="BITSTR-NKY" Name="board_testBC.nky"/>
  <File Type="BITSTR-BMM" Name="board_testBC_bd.bmm"/>
  <File Type="BITSTR-MMI" Name="board_testBC.mmi"/>
  <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
  <File Type="BITSTR-LTX" Name="board_testBC.ltx"/>
  <File Type="BITSTR-SYSDEF" Name="board_testBC.sysdef"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/new/CLK_CH_A_generator.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../programmable_clock_generator/programmable_clock_generator.srcs/sources_1/new/CLK_CH_A_generator.v"/>
        <Attr Name="ImportTime" Val="1494350659"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/CLK_D_A_generator.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../programmable_clock_generator/programmable_clock_generator.srcs/sources_1/new/CLK_D_A_generator.v"/>
        <Attr Name="ImportTime" Val="1494353127"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/CLK_LATCH_A_generator.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../programmable_clock_generator/programmable_clock_generator.srcs/sources_1/new/CLK_LATCH_A_generator.v"/>
        <Attr Name="ImportTime" Val="1494342235"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/PSI_stem.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../programmable_clock_generator_black_box/programmable_clock_generator_black_box.srcs/sources_1/new/PSI_stem.v"/>
        <Attr Name="ImportTime" Val="1500401871"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/SPI.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../SPI/SPI.srcs/sources_1/new/SPI.v"/>
        <Attr Name="ImportTime" Val="1496868022"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/clk_booster.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../programmable_clock_generator_black_box/programmable_clock_generator_black_box.srcs/sources_1/new/clk_booster.v"/>
        <Attr Name="ImportTime" Val="1500053956"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/dac_reset.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/programmable_3_phase_clock.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../programmable_clock_generator/programmable_clock_generator.srcs/sources_1/new/programmable_3_phase_clock.v"/>
        <Attr Name="ImportTime" Val="1494606467"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/starter_ABC.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../programmable_clock_generator/programmable_clock_generator.srcs/sources_1/new/starter_ABC.v"/>
        <Attr Name="ImportTime" Val="1499982817"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../board_test_programmable_A_with_ethernet_mannul_channel_change/board_test_programmable_A_with_ethernet.srcs/sources_1/new/structre_A.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/structure_B.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/structure_clocks.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../programmable_clock_generator/programmable_clock_generator.srcs/sources_1/new/structure_clocks.v"/>
        <Attr Name="ImportTime" Val="1500050347"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/two_phase_generator.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/hdl/add_crc32.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="C:/Users/Michael/Desktop/board_test_ABC_with_ethernet/board_test_ABC_with_ethernet/board_test_ABC/board_tester_ABC.srcs/sources_1/imports/hdl/add_crc32.vhd"/>
        <Attr Name="ImportTime" Val="1498508370"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/hdl/add_preamble.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="C:/Users/Michael/Desktop/board_test_ABC_with_ethernet/board_test_ABC_with_ethernet/board_test_ABC/board_tester_ABC.srcs/sources_1/imports/hdl/add_preamble.vhd"/>
        <Attr Name="ImportTime" Val="1463052504"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/hdl/byte_data.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="C:/Users/Michael/Desktop/board_test_ABC_with_ethernet/board_test_ABC_with_ethernet/board_test_ABC/board_tester_ABC.srcs/sources_1/imports/hdl/byte_data.vhd"/>
        <Attr Name="ImportTime" Val="1500666427"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/hdl/gigabit_test.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="C:/Users/Michael/Desktop/board_test_ABC_with_ethernet/board_test_ABC_with_ethernet/board_test_ABC/board_tester_ABC.srcs/sources_1/imports/hdl/gigabit_test.vhd"/>
        <Attr Name="ImportTime" Val="1501257773"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/hdl/rgmii_rx.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="C:/Users/Michael/Desktop/board_test_ABC_with_ethernet/board_test_ABC_with_ethernet/board_test_ABC/board_tester_ABC.srcs/sources_1/imports/hdl/rgmii_rx.vhd"/>
        <Attr Name="ImportTime" Val="1500491622"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/hdl/rgmii_tx.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="C:/Users/Michael/Desktop/board_test_ABC_with_ethernet/board_test_ABC_with_ethernet/board_test_ABC/board_tester_ABC.srcs/sources_1/imports/hdl/rgmii_tx.vhd"/>
        <Attr Name="ImportTime" Val="1498590297"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/board_test.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../programmable_clock_generator_black_box/programmable_clock_generator_black_box.srcs/sources_1/new/board_test.v"/>
        <Attr Name="ImportTime" Val="1500484802"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/structre_A.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../programmable_clock_generator/programmable_clock_generator.srcs/sources_1/new/structre_A.v"/>
        <Attr Name="ImportTime" Val="1494438746"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/PSI.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../SPI/SPI.srcs/sources_1/new/PSI.v"/>
        <Attr Name="ImportTime" Val="1496958494"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/dac_control.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../DAC_control/DAC_control.srcs/sources_1/new/dac_control.v"/>
        <Attr Name="ImportTime" Val="1502305903"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="board_testBC"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/new/board_test.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../programmable_clock_generator/programmable_clock_generator.srcs/constrs_1/new/board_test.xdc"/>
        <Attr Name="ImportTime" Val="1499979027"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/new/board_test.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="clk_wiz_100M_to_400M"/>
</GenRun>
