{
   "ActiveEmotionalView":"Color Coded",
   "Color Coded_ExpandedHierarchyInLayout":"",
   "Color Coded_Layout":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 non-TLS-threadsafe
#  -string -flagsOSRD
preplace port A7_CONFIG_QSPI -pg 1 -lvl 8 -x 2730 -y 470 -defaultsOSRD
preplace port FPGA_MCU_INTR -pg 1 -lvl 8 -x 2730 -y 290 -defaultsOSRD
preplace port FPGA_MCU_SPI -pg 1 -lvl 0 -x 0 -y 210 -defaultsOSRD
preplace port FMC -pg 1 -lvl 0 -x 0 -y 810 -defaultsOSRD
preplace port FPGA_SPI1 -pg 1 -lvl 0 -x 0 -y 90 -defaultsOSRD
preplace port FPGA_RST -pg 1 -lvl 0 -x 0 -y 460 -defaultsOSRD
preplace port A7_GCLK -pg 1 -lvl 0 -x 0 -y 330 -defaultsOSRD
preplace port PTP_CLK_OUT -pg 1 -lvl 0 -x 0 -y 430 -defaultsOSRD
preplace port PTP_TRG_FPGA -pg 1 -lvl 0 -x 0 -y 750 -defaultsOSRD
preplace port AD1_RST -pg 1 -lvl 8 -x 2730 -y 20 -defaultsOSRD
preplace port CH_SEL_A0 -pg 1 -lvl 8 -x 2730 -y 50 -defaultsOSRD
preplace port CH_SEL_A1 -pg 1 -lvl 8 -x 2730 -y 80 -defaultsOSRD
preplace port CH_SEL_A2 -pg 1 -lvl 8 -x 2730 -y 110 -defaultsOSRD
preplace port EN_TCH_A -pg 1 -lvl 8 -x 2730 -y 140 -defaultsOSRD
preplace port EN_PCH_A -pg 1 -lvl 8 -x 2730 -y 170 -defaultsOSRD
preplace port EN_TCH_B -pg 1 -lvl 8 -x 2730 -y 200 -defaultsOSRD
preplace port EN_PCH_B -pg 1 -lvl 8 -x 2730 -y 230 -defaultsOSRD
preplace port FPGA_DAT_FIN -pg 1 -lvl 8 -x 2730 -y 830 -defaultsOSRD
preplace portBus FPGA_MCU_RST -pg 1 -lvl 8 -x 2730 -y 1290 -defaultsOSRD
preplace portBus FPGA_LED -pg 1 -lvl 8 -x 2730 -y 990 -defaultsOSRD
preplace portBus FPGA_RUN -pg 1 -lvl 8 -x 2730 -y 1090 -defaultsOSRD
preplace portBus FPGA_TEST -pg 1 -lvl 8 -x 2730 -y 1190 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 6 -x 1950 -y 570 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 37 36} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir BRAM_PORTA right -pinY BRAM_PORTA 20R -pinDir BRAM_PORTB right -pinY BRAM_PORTB 40R -pinDir s_axi_aclk left -pinY s_axi_aclk 40L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 20L
preplace inst axi_intc -pg 1 -lvl 7 -x 2470 -y 250 -defaultsOSRD -pinDir s_axi left -pinY s_axi 0L -pinDir interrupt right -pinY interrupt 40R -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 40L -pinBusDir intr left -pinBusY intr 60L
preplace inst axi_interconnect -pg 1 -lvl 5 -x 1540 -y 150 -swap {20 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 0 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 96 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 76 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 122 117 123 118 124 119 125 120 126 121 127 128 129} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 60L -pinDir S01_AXI left -pinY S01_AXI 40L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir M01_AXI right -pinY M01_AXI 20R -pinDir M02_AXI right -pinY M02_AXI 340R -pinDir M03_AXI right -pinY M03_AXI 180R -pinDir ACLK left -pinY ACLK 80L -pinDir ARESETN left -pinY ARESETN 200L -pinDir S00_ACLK left -pinY S00_ACLK 100L -pinDir S00_ARESETN left -pinY S00_ARESETN 220L -pinDir S01_ACLK left -pinY S01_ACLK 120L -pinDir S01_ARESETN left -pinY S01_ARESETN 240L -pinDir M00_ACLK left -pinY M00_ACLK 140L -pinDir M00_ARESETN left -pinY M00_ARESETN 260L -pinDir M01_ACLK left -pinY M01_ACLK 160L -pinDir M01_ARESETN left -pinY M01_ARESETN 280L -pinDir M02_ACLK left -pinY M02_ACLK 180L -pinDir M02_ARESETN left -pinY M02_ARESETN 300L -pinDir M03_ACLK left -pinY M03_ACLK 320L -pinDir M03_ARESETN left -pinY M03_ARESETN 340L
preplace inst axi_quad_spi -pg 1 -lvl 7 -x 2470 -y 410 -swap {16 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 0 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 42 40 41 39} -defaultsOSRD -pinDir SPI_0 right -pinY SPI_0 60R -pinDir STARTUP_IO right -pinY STARTUP_IO 0R -pinDir AXI_LITE left -pinY AXI_LITE 0L -pinDir ext_spi_clk left -pinY ext_spi_clk 80L -pinDir s_axi_aclk left -pinY s_axi_aclk 40L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 60L -pinDir ip2intc_irpt left -pinY ip2intc_irpt 20L
preplace inst blk_mem_gen_0 -pg 1 -lvl 7 -x 2470 -y 590 -defaultsOSRD -pinDir BRAM_PORTA left -pinY BRAM_PORTA 0L -pinDir BRAM_PORTB left -pinY BRAM_PORTB 20L -pinDir rsta_busy right -pinY rsta_busy 0R -pinDir rstb_busy right -pinY rstb_busy 20R
preplace inst clk_wiz_gclk -pg 1 -lvl 1 -x 130 -y 330 -defaultsOSRD -pinDir clk_in1 left -pinY clk_in1 0L -pinDir clk_out1 right -pinY clk_out1 0R -pinDir clk_out2 right -pinY clk_out2 20R -pinDir locked right -pinY locked 40R
preplace inst jtag_axi -pg 1 -lvl 4 -x 1110 -y 670 -defaultsOSRD -pinDir M_AXI right -pinY M_AXI 0R -pinDir aclk left -pinY aclk 0L -pinDir aresetn left -pinY aresetn 20L
preplace inst proc_sys_reset_gclk -pg 1 -lvl 2 -x 430 -y 510 -swap {0 2 3 4 1 7 8 9 6 5} -defaultsOSRD -pinDir slowest_sync_clk left -pinY slowest_sync_clk 0L -pinDir ext_reset_in left -pinY ext_reset_in 40L -pinDir aux_reset_in left -pinY aux_reset_in 60L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 80L -pinDir dcm_locked left -pinY dcm_locked 20L -pinDir mb_reset right -pinY mb_reset 40R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 60R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 100R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 20R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 0R
preplace inst clk_wiz_ptp_clk -pg 1 -lvl 3 -x 750 -y 430 -defaultsOSRD -pinDir clk_in1 left -pinY clk_in1 0L -pinDir clk_out1 right -pinY clk_out1 0R -pinDir locked right -pinY locked 20R
preplace inst proc_sys_reset_ptp -pg 1 -lvl 4 -x 1110 -y 470 -swap {0 4 2 3 1 5 6 9 7 8} -defaultsOSRD -pinDir slowest_sync_clk left -pinY slowest_sync_clk 0L -pinDir ext_reset_in left -pinY ext_reset_in 80L -pinDir aux_reset_in left -pinY aux_reset_in 40L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 60L -pinDir dcm_locked left -pinY dcm_locked 20L -pinDir mb_reset right -pinY mb_reset 0R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 20R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 80R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 40R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 60R
preplace inst xlconstant_0 -pg 1 -lvl 7 -x 2470 -y 1290 -defaultsOSRD -pinBusDir dout right -pinBusY dout 0R
preplace inst xlconstant_run -pg 1 -lvl 7 -x 2470 -y 1090 -defaultsOSRD -pinBusDir dout right -pinBusY dout 0R
preplace inst xlconstant_test -pg 1 -lvl 7 -x 2470 -y 1190 -defaultsOSRD -pinBusDir dout right -pinBusY dout 0R
preplace inst xlconcat_leds -pg 1 -lvl 7 -x 2470 -y 970 -defaultsOSRD -pinBusDir In0 left -pinBusY In0 0L -pinBusDir In1 left -pinBusY In1 20L -pinBusDir dout right -pinBusY dout 20R
preplace inst pps_receiver_1 -pg 1 -lvl 5 -x 1540 -y 710 -defaultsOSRD -pinDir clk left -pinY clk 0L -pinDir rst left -pinY rst 20L -pinDir pps_in left -pinY pps_in 40L -pinDir pps_out right -pinY pps_out 0R -pinDir pps_status right -pinY pps_status 20R -pinBusDir pps_phase right -pinBusY pps_phase 40R
preplace inst blk_mem_gen_1 -pg 1 -lvl 4 -x 1110 -y 810 -defaultsOSRD -pinDir BRAM_PORTA left -pinY BRAM_PORTA 0L -pinDir BRAM_PORTB right -pinY BRAM_PORTB 0R
preplace inst axis_axi_master_1 -pg 1 -lvl 4 -x 1110 -y 190 -defaultsOSRD -pinDir S_AXIS left -pinY S_AXIS 20L -pinDir M_AXIS left -pinY M_AXIS 40L -pinDir M_AXI_LITE right -pinY M_AXI_LITE 0R -pinDir aclk left -pinY aclk 60L -pinDir aresetn left -pinY aresetn 80L
preplace inst axis_spi_slave2_0 -pg 1 -lvl 3 -x 750 -y 190 -defaultsOSRD -pinDir SPI left -pinY SPI 0L -pinDir axis_rx right -pinY axis_rx 0R -pinDir axis_tx right -pinY axis_tx 20R -pinDir aclk left -pinY aclk 40L -pinDir aresetn left -pinY aresetn 60L
preplace inst leds_0 -pg 1 -lvl 6 -x 1950 -y 730 -defaultsOSRD -pinDir clk left -pinY clk 0L -pinDir rst left -pinY rst 20L -pinDir led right -pinY led 20R
preplace inst leds_1 -pg 1 -lvl 6 -x 1950 -y 930 -defaultsOSRD -pinDir clk left -pinY clk 0L -pinDir rst left -pinY rst 20L -pinDir led right -pinY led 60R
preplace inst fmc_slv_if_1 -pg 1 -lvl 3 -x 750 -y 810 -defaultsOSRD -pinDir FMC left -pinY FMC 0L -pinDir BRAM right -pinY BRAM 0R
preplace inst axi_ads868x_1 -pg 1 -lvl 6 -x 1950 -y 230 -swap {24 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 0 25 26 27 28 29 30 31 32 33 34 35 36 38 37 39 40 41 42 43 44 46 45 47} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 100L -pinDir M_AXIS right -pinY M_AXIS 0R -pinDir SPI left -pinY SPI 0L -pinDir aclk left -pinY aclk 140L -pinDir aresetn left -pinY aresetn 120L -pinDir pps left -pinY pps 160L -pinDir RST_PD_N right -pinY RST_PD_N 20R -pinDir CH_SEL_A0 right -pinY CH_SEL_A0 40R -pinDir CH_SEL_A1 right -pinY CH_SEL_A1 60R -pinDir CH_SEL_A2 right -pinY CH_SEL_A2 80R -pinDir EN_TCH_A right -pinY EN_TCH_A 100R -pinDir EN_PCH_A right -pinY EN_PCH_A 140R -pinDir EN_TCH_B right -pinY EN_TCH_B 120R -pinDir EN_PCH_B right -pinY EN_PCH_B 160R
preplace inst dummy_fmc_0 -pg 1 -lvl 7 -x 2470 -y 710 -swap {0 1 2 3 4 5 6 7 8 9 10 11 14 12 13 15} -defaultsOSRD -pinDir s_axis left -pinY s_axis 0L -pinDir bram left -pinY bram 100L -pinDir aclk left -pinY aclk 160L -pinDir aresetn left -pinY aresetn 120L -pinDir pps left -pinY pps 140L -pinDir ts_irq right -pinY ts_irq 120R
preplace netloc gclk_100m 1 1 6 260 310 640 310 900 330 1320 70 1760 130 2200
preplace netloc clk_wiz_locked 1 1 1 240 370n
preplace netloc ARESETN_1 1 2 3 640J 350 NJ 350 1400
preplace netloc fpga_rst_s 1 0 4 NJ 460 220 670 620J 590 920
preplace netloc a7_gclk_s 1 0 1 NJ 330
preplace netloc gclk_20m 1 1 6 NJ 350 620J 370 NJ 370 1380J 550 1800J 510 2320
preplace netloc axi_quad_spi_0_ip2intc_irpt 1 6 1 2340 310n
preplace netloc pro_rst_50_peripheral_aresetn 1 2 5 600 330 860 390 1360J 590 1780 470 2320
preplace netloc ptp_clk_s 1 0 3 NJ 430 NJ 430 NJ
preplace netloc clk_wiz_ptp_clk_locked 1 3 1 880 450n
preplace netloc clk_wiz_ptp_clk_clk_out1 1 3 4 920 410 1320 610 1720 870 NJ
preplace netloc proc_sys_reset_ptp_peripheral_reset 1 4 2 1280 950 NJ
preplace netloc xlconstant_0_dout 1 7 1 NJ 1290
preplace netloc fpga_led_s 1 7 1 NJ 990
preplace netloc fpga_run_s 1 7 1 NJ 1090
preplace netloc fpga_test_s 1 7 1 NJ 1190
preplace netloc pps_in_0_1 1 0 5 NJ 750 NJ 750 NJ 750 NJ 750 NJ
preplace netloc pps_receiver_0_pps_out 1 5 2 1820 850 N
preplace netloc M03_ARESETN_1 1 4 3 1400 570 1700 670 2100J
preplace netloc dummy_fmc_0_ts_irq 1 7 1 NJ 830
preplace netloc proc_sys_reset_gclk_peripheral_reset 1 2 4 NJ 610 NJ 610 1300J 630 1680
preplace netloc leds_0_led 1 6 1 2080 750n
preplace netloc leds_1_led 1 6 1 N 990
preplace netloc axi_ads868x_1_RST_PD_N 1 6 2 2080J 20 NJ
preplace netloc axi_ads868x_1_CH_SEL_A0 1 6 2 2100J 50 NJ
preplace netloc axi_ads868x_1_CH_SEL_A1 1 6 2 2120J 80 NJ
preplace netloc axi_ads868x_1_CH_SEL_A2 1 6 2 2140J 110 NJ
preplace netloc axi_ads868x_1_EN_TCH_A 1 6 2 2220J 130 2640J
preplace netloc axi_ads868x_1_EN_PCH_A 1 6 2 2280J 170 NJ
preplace netloc axi_ads868x_1_EN_TCH_B 1 6 2 2240J 150 2620J
preplace netloc axi_ads868x_1_EN_PCH_B 1 6 2 2300J 190 2600J
preplace netloc SPI_0_2 1 0 6 NJ 90 NJ 90 NJ 90 NJ 90 NJ 90 1820J
preplace netloc axi_interconnect_0_M01_AXI 1 5 2 NJ 170 2260
preplace netloc axi_intc_0_interrupt 1 7 1 NJ 290
preplace netloc axi_quad_spi_0_SPI_0 1 7 1 NJ 470
preplace netloc FMC_1 1 0 3 NJ 810 NJ 810 NJ
preplace netloc axi_interconnect_0_M00_AXI 1 5 2 NJ 150 2180
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 6 1 N 590
preplace netloc axi_interconnect_M03_AXI 1 5 1 N 330
preplace netloc dummy_fmc_0_bram 1 4 3 NJ 810 NJ 810 NJ
preplace netloc axi_interconnect_M02_AXI 1 5 1 1740 490n
preplace netloc jtag_axi_M_AXI 1 4 1 1340 210n
preplace netloc axis_spi_slave2_0_axis_rx 1 3 1 880 190n
preplace netloc fmc_slv_if_1_BRAM 1 3 1 NJ 810
preplace netloc axis_axi_master_1_M_AXI_LITE 1 4 1 N 190
preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 6 1 N 610
preplace netloc axis_axi_master_1_M_AXIS 1 3 1 860 210n
preplace netloc SPI_0_1 1 0 3 40J 190 NJ 190 NJ
preplace netloc axi_ads868x_1_M_AXIS 1 6 1 2160 230n
levelinfo -pg 1 0 130 430 750 1110 1540 1950 2470 2730
pagesize -pg 1 -db -bbox -sgen -150 0 2910 1350
",
   "Color Coded_ScaleFactor":"0.54471",
   "Color Coded_TopLeft":"-147,-578",
   "Default View_ScaleFactor":"0.528497",
   "Default View_TopLeft":"-125,-97",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_ScaleFactor":"0.567718",
   "Grouping and No Loops_TopLeft":"-123,-176",
   "No Loops_ScaleFactor":"0.547406",
   "No Loops_TopLeft":"-124,-194",
   "PinnedBlocks":"",
   "Reduced Jogs_ScaleFactor":"0.5625",
   "Reduced Jogs_TopLeft":"-124,-165",
   "commentid":"",
   "guistr":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 non-TLS-threadsafe
#  -string -flagsOSRD
preplace port A7_CONFIG_QSPI -pg 1 -lvl 8 -x 2020 -y 390 -defaultsOSRD
preplace port FPGA_MCU_INTR -pg 1 -lvl 8 -x 2020 -y 230 -defaultsOSRD
preplace port FPGA_RST -pg 1 -lvl 0 -x 0 -y 150 -defaultsOSRD
preplace port A7_GCLK -pg 1 -lvl 0 -x 0 -y 400 -defaultsOSRD
preplace inst jtag_axi -pg 1 -lvl 3 -x 660 -y 80 -defaultsOSRD
preplace inst axi_interconnect -pg 1 -lvl 5 -x 1250 -y 200 -defaultsOSRD
preplace inst axi_quad_spi -pg 1 -lvl 6 -x 1598 -y 410 -defaultsOSRD
preplace inst clk_wiz -pg 1 -lvl 1 -x 110 -y 400 -defaultsOSRD
preplace inst pro_rst_50 -pg 1 -lvl 2 -x 390 -y 170 -defaultsOSRD
preplace inst axi_intc -pg 1 -lvl 6 -x 1598 -y 230 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 7 -x 1870 -y 80 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 6 -x 1598 -y 80 -defaultsOSRD
preplace inst axi_vip -pg 1 -lvl 4 -x 870 -y 100 -defaultsOSRD
preplace netloc clk_wiz_clk_out1 1 1 5 200 70 560 10 760 20 970 360 1420
preplace netloc clk_wiz_locked 1 1 1 210 190n
preplace netloc ARESETN_1 1 2 3 N 190 770 10 980
preplace netloc reset_rtl_0_1 1 0 2 NJ 150 NJ
preplace netloc A7_GCLK_1 1 0 1 NJ 400
preplace netloc clk_wiz_clk_out2 1 1 5 NJ 400 NJ 400 NJ 400 NJ 400 N
preplace netloc axi_quad_spi_0_ip2intc_irpt 1 5 2 1440 320 1740
preplace netloc pro_rst_50_peripheral_aresetn 1 2 4 560 370 NJ 370 NJ 370 1430
preplace netloc axi_interconnect_0_M00_AXI 1 5 1 1410 180n
preplace netloc axi_quad_spi_0_SPI_0 1 6 2 NJ 390 NJ
preplace netloc axi_interconnect_M02_AXI 1 5 1 1400 60n
preplace netloc axi_interconnect_0_M01_AXI 1 5 1 N 200
preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 6 1 N 90
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 6 1 N 70
preplace netloc axi_intc_0_interrupt 1 6 2 NJ 230 NJ
preplace netloc axi_vip_0_M_AXI 1 4 1 N 100
preplace netloc jtag_axi_M_AXI 1 3 1 N 80
preplace cgraphic comment_0 place bot -46 -18 textcolor 4 linecolor 3 linewidth 2
levelinfo -pg 1 0 110 390 660 870 1250 1598 1870 2020
pagesize -pg 1 -db -bbox -sgen -130 0 2200 690
"
}
{
   """"""""""""""""""""""""""""""""""""""""""""""""""""""da_axi4_cnt"""""""""""""""""""""""""""""""""""""""""""""""""""""":"3",
   """"""""""""""""""""""""""""""""""""""""""""""""""""""da_board_cnt"""""""""""""""""""""""""""""""""""""""""""""""""""""":"5",
   """"""""""""""""""""""""""""""""""""""""""""""""""""""da_bram_cntlr_cnt"""""""""""""""""""""""""""""""""""""""""""""""""""""":"2",
   """"""""""""""""""""""""""""""""""""""""""""""""""""""da_clkrst_cnt"""""""""""""""""""""""""""""""""""""""""""""""""""""":"2",
   """"""""""""""""""""""""""""""""""""""""""""""da_clkrst_cnt"""""""""""""""""""""""""""""""""""""""""""""":"1"
}
