`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 03/05/2026 09:33:08 AM
// Design Name: 
// Module Name: RegisterFile
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////
module RegisterFile(
    input clk,
    input rst,
    input WriteEnable,
    input  [4:0] rs1,
    input  [4:0] rs2,
    input  [4:0] rd,
    input  [31:0] WriteData,
    output [31:0] ReadData1,
    output [31:0] ReadData2
);

    reg [31:0] regs [31:0];

    integer i;

    // reset registers
    always @(posedge clk or posedge rst) begin
        if(rst) begin
            for(i=0;i<32;i=i+1)
                regs[i] <= 32'b0;
        end
        else begin
            if(WriteEnable && rd != 5'd0)
                regs[rd] <= WriteData;
        end
    end

    assign ReadData1 = (rs1 == 5'd0) ? 32'b0 : regs[rs1];

    assign ReadData2 = (rs2 == 5'd0) ? 32'b0 : regs[rs2];

endmodule
 