processing_system7_bfm_v2_0_vl_rfs.v,verilog,processing_system7_bfm_v2_0_5,../../../../ZTurnPs.srcs/sources_1/bd/PSDesign/ipshared/2527/hdl/processing_system7_bfm_v2_0_vl_rfs.v,incdir="$ref_dir/../../../../ZTurnPs.srcs/sources_1/bd/PSDesign/ipshared/2527/hdl"incdir="../../../../ZTurnPs.srcs/sources_1/bd/PSDesign/ipshared/2527/hdl"
PSDesign_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/PSDesign/ip/PSDesign_processing_system7_0_0/sim/PSDesign_processing_system7_0_0.v,incdir="$ref_dir/../../../../ZTurnPs.srcs/sources_1/bd/PSDesign/ipshared/2527/hdl"incdir="../../../../ZTurnPs.srcs/sources_1/bd/PSDesign/ipshared/2527/hdl"
PSDesign.vhd,vhdl,xil_defaultlib,../../../bd/PSDesign/hdl/PSDesign.vhd,incdir="$ref_dir/../../../../ZTurnPs.srcs/sources_1/bd/PSDesign/ipshared/2527/hdl"incdir="../../../../ZTurnPs.srcs/sources_1/bd/PSDesign/ipshared/2527/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
