0.7
2020.2
Nov 18 2020
09:20:35
/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_amplitude/solution1/sim/vhdl/AESL_axi_s_in_modulus_data_V.vhd,1717282109,vhdl,,,,aesl_axi_s_in_modulus_data_v,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_amplitude/solution1/sim/vhdl/AESL_axi_s_in_phase_data_V.vhd,1717282109,vhdl,,,,aesl_axi_s_in_phase_data_v,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_amplitude/solution1/sim/vhdl/AESL_axi_s_out_amplitude_data_V.vhd,1717282109,vhdl,,,,aesl_axi_s_out_amplitude_data_v,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_amplitude/solution1/sim/vhdl/AESL_sim_pkg.vhd,1717282109,vhdl,,,,aesl_sim_components,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_amplitude/solution1/sim/vhdl/axi_amplitude.autotb.vhd,1717282109,vhdl,,,,apatb_axi_amplitude_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_amplitude/solution1/sim/vhdl/axi_amplitude.vhd,1717281993,vhdl,,,,axi_amplitude,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_amplitude/solution1/sim/vhdl/axi_amplitude_fmul_32ns_32ns_32_4_max_dsp_1.vhd,1717281995,vhdl,,,,axi_amplitude_fmul_32ns_32ns_32_4_max_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_amplitude/solution1/sim/vhdl/axi_amplitude_mul_23s_22ns_45_1_1.vhd,1717281995,vhdl,,,,axi_amplitude_mul_23s_22ns_45_1_1;axi_amplitude_mul_23s_22ns_45_1_1_multiplier_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_amplitude/solution1/sim/vhdl/axi_amplitude_mul_30s_29ns_58_2_1.vhd,1717281995,vhdl,,,,axi_amplitude_mul_30s_29ns_58_2_1;axi_amplitude_mul_30s_29ns_58_2_1_multiplier_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_amplitude/solution1/sim/vhdl/axi_amplitude_mul_80s_24ns_80_5_1.vhd,1717281995,vhdl,,,,axi_amplitude_mul_80s_24ns_80_5_1;axi_amplitude_mul_80s_24ns_80_5_1_multiplier_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_amplitude/solution1/sim/vhdl/axi_amplitude_mul_mul_15ns_15ns_30_4_1.vhd,1717281995,vhdl,,,,axi_amplitude_mul_mul_15ns_15ns_30_4_1;axi_amplitude_mul_mul_15ns_15ns_30_4_1_dsp48_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_amplitude/solution1/sim/vhdl/axi_amplitude_mul_mul_15ns_15s_30_4_1.vhd,1717281995,vhdl,,,,axi_amplitude_mul_mul_15ns_15s_30_4_1;axi_amplitude_mul_mul_15ns_15s_30_4_1_dsp48_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_amplitude/solution1/sim/vhdl/axi_amplitude_mux_164_1_1_1.vhd,1717281995,vhdl,,,,axi_amplitude_mux_164_1_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_amplitude/solution1/sim/vhdl/axi_amplitude_mux_83_1_1_1.vhd,1717281994,vhdl,,,,axi_amplitude_mux_83_1_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_amplitude/solution1/sim/vhdl/axi_amplitude_regslice_both.vhd,1717281995,vhdl,,,,axi_amplitude_regslice_both;axi_amplitude_regslice_both_w1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_amplitude/solution1/sim/vhdl/axi_amplitude_sin_or_cos_float_s.vhd,1717281991,vhdl,,,,axi_amplitude_sin_or_cos_float_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_amplitude/solution1/sim/vhdl/axi_amplitude_sin_or_cos_float_s_ref_4oPi_table_100_V.vhd,1717281995,vhdl,,,,axi_amplitude_sin_or_cos_float_s_ref_4opi_table_100_v;axi_amplitude_sin_or_cos_float_s_ref_4opi_table_100_v_rom,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_amplitude/solution1/sim/vhdl/axi_amplitude_sin_or_cos_float_s_second_order_float_sin_cos_K0_V.vhd,1717281995,vhdl,,,,axi_amplitude_sin_or_cos_float_s_second_order_float_sin_cos_k0_v;axi_amplitude_sin_or_cos_float_s_second_order_float_sin_cos_k0_v_rom,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_amplitude/solution1/sim/vhdl/axi_amplitude_sin_or_cos_float_s_second_order_float_sin_cos_K1_V.vhd,1717281995,vhdl,,,,axi_amplitude_sin_or_cos_float_s_second_order_float_sin_cos_k1_v;axi_amplitude_sin_or_cos_float_s_second_order_float_sin_cos_k1_v_rom,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_amplitude/solution1/sim/vhdl/axi_amplitude_sin_or_cos_float_s_second_order_float_sin_cos_K2_V.vhd,1717281995,vhdl,,,,axi_amplitude_sin_or_cos_float_s_second_order_float_sin_cos_k2_v;axi_amplitude_sin_or_cos_float_s_second_order_float_sin_cos_k2_v_rom,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/axi_amplitude/solution1/sim/vhdl/ip/xil_defaultlib/axi_amplitude_ap_fmul_2_max_dsp_32.v,1717282150,systemVerilog,,,,axi_amplitude_ap_fmul_2_max_dsp_32,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims;unisims_ver;xil_defaultlib;xpm,,,,,,
