

================================================================
== Vitis HLS Report for 'conv1d_0'
================================================================
* Date:           Thu Aug 29 18:13:55 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        vitis_test
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.131 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      847|      847|  8.470 us|  8.470 us|  847|  847|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_14_1  |      845|      845|        14|          8|          1|   105|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 8, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.01>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 17 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln14 = store i7 0, i7 %i" [vitis_test/nnet/core.cpp:14]   --->   Operation 19 'store' 'store_ln14' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln14 = br void %VITIS_LOOP_15_2" [vitis_test/nnet/core.cpp:14]   --->   Operation 20 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i_5 = load i7 %i"   --->   Operation 21 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 22 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.81ns)   --->   "%icmp_ln14 = icmp_eq  i7 %i_5, i7 105" [vitis_test/nnet/core.cpp:14]   --->   Operation 23 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 105, i64 105, i64 105"   --->   Operation 24 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.77ns)   --->   "%add_ln1271 = add i7 %i_5, i7 1"   --->   Operation 25 'add' 'add_ln1271' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %VITIS_LOOP_15_2.split, void %for.end23" [vitis_test/nnet/core.cpp:14]   --->   Operation 26 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln18_cast = zext i7 %i_5"   --->   Operation 27 'zext' 'trunc_ln18_cast' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%input_r_addr = getelementptr i16 %input_r, i64 0, i64 %trunc_ln18_cast"   --->   Operation 28 'getelementptr' 'input_r_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (1.23ns)   --->   "%input_r_load = load i7 %input_r_addr"   --->   Operation 29 'load' 'input_r_load' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln1271_1 = zext i7 %add_ln1271"   --->   Operation 30 'zext' 'zext_ln1271_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%input_r_addr_1 = getelementptr i16 %input_r, i64 0, i64 %zext_ln1271_1"   --->   Operation 31 'getelementptr' 'input_r_addr_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (1.23ns)   --->   "%input_r_load_1 = load i7 %input_r_addr_1"   --->   Operation 32 'load' 'input_r_load_1' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln14 = store i7 %add_ln1271, i7 %i" [vitis_test/nnet/core.cpp:14]   --->   Operation 33 'store' 'store_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.01>
ST_2 : Operation 34 [1/2] (1.23ns)   --->   "%input_r_load = load i7 %input_r_addr"   --->   Operation 34 'load' 'input_r_load' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_2 : Operation 35 [1/2] (1.23ns)   --->   "%input_r_load_1 = load i7 %input_r_addr_1"   --->   Operation 35 'load' 'input_r_load_1' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_2 : Operation 36 [1/1] (0.77ns)   --->   "%add_ln1271_1 = add i7 %i_5, i7 2"   --->   Operation 36 'add' 'add_ln1271_1' <Predicate = (!icmp_ln14)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln1271_2 = zext i7 %add_ln1271_1"   --->   Operation 37 'zext' 'zext_ln1271_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%input_r_addr_2 = getelementptr i16 %input_r, i64 0, i64 %zext_ln1271_2"   --->   Operation 38 'getelementptr' 'input_r_addr_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (1.23ns)   --->   "%input_r_load_2 = load i7 %input_r_addr_2"   --->   Operation 39 'load' 'input_r_load_2' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_2 : Operation 40 [1/1] (0.77ns)   --->   "%add_ln1271_4 = add i7 %i_5, i7 5"   --->   Operation 40 'add' 'add_ln1271_4' <Predicate = (!icmp_ln14)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln1271_5 = zext i7 %add_ln1271_4"   --->   Operation 41 'zext' 'zext_ln1271_5' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%input_r_addr_5 = getelementptr i16 %input_r, i64 0, i64 %zext_ln1271_5"   --->   Operation 42 'getelementptr' 'input_r_addr_5' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (1.23ns)   --->   "%input_r_load_5 = load i7 %input_r_addr_5"   --->   Operation 43 'load' 'input_r_load_5' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i16 %input_r_load"   --->   Operation 44 'sext' 'sext_ln1273' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 45 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1273 = mul i22 %sext_ln1273, i22 22"   --->   Operation 45 'mul' 'mul_ln1273' <Predicate = (!icmp_ln14)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.01>
ST_3 : Operation 46 [1/2] (1.23ns)   --->   "%input_r_load_2 = load i7 %input_r_addr_2"   --->   Operation 46 'load' 'input_r_load_2' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_3 : Operation 47 [1/1] (0.77ns)   --->   "%add_ln1271_2 = add i7 %i_5, i7 3"   --->   Operation 47 'add' 'add_ln1271_2' <Predicate = (!icmp_ln14)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln1271_3 = zext i7 %add_ln1271_2"   --->   Operation 48 'zext' 'zext_ln1271_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%input_r_addr_3 = getelementptr i16 %input_r, i64 0, i64 %zext_ln1271_3"   --->   Operation 49 'getelementptr' 'input_r_addr_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 50 [2/2] (1.23ns)   --->   "%input_r_load_3 = load i7 %input_r_addr_3"   --->   Operation 50 'load' 'input_r_load_3' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_3 : Operation 51 [1/2] (1.23ns)   --->   "%input_r_load_5 = load i7 %input_r_addr_5"   --->   Operation 51 'load' 'input_r_load_5' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_3 : Operation 52 [1/1] (0.77ns)   --->   "%add_ln1271_6 = add i7 %i_5, i7 7"   --->   Operation 52 'add' 'add_ln1271_6' <Predicate = (!icmp_ln14)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln1271_7 = zext i7 %add_ln1271_6"   --->   Operation 53 'zext' 'zext_ln1271_7' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%input_r_addr_7 = getelementptr i16 %input_r, i64 0, i64 %zext_ln1271_7"   --->   Operation 54 'getelementptr' 'input_r_addr_7' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 55 [2/2] (1.23ns)   --->   "%input_r_load_7 = load i7 %input_r_addr_7"   --->   Operation 55 'load' 'input_r_load_7' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_3 : Operation 56 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1273 = mul i22 %sext_ln1273, i22 22"   --->   Operation 56 'mul' 'mul_ln1273' <Predicate = (!icmp_ln14)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln1273_1 = sext i16 %input_r_load_1"   --->   Operation 57 'sext' 'sext_ln1273_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 58 [3/3] (0.99ns) (grouped into DSP with root node add_ln1347)   --->   "%mul_ln813 = mul i24 %sext_ln1273_1, i24 90"   --->   Operation 58 'mul' 'mul_ln813' <Predicate = (!icmp_ln14)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.01>
ST_4 : Operation 59 [1/2] (1.23ns)   --->   "%input_r_load_3 = load i7 %input_r_addr_3"   --->   Operation 59 'load' 'input_r_load_3' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_4 : Operation 60 [1/1] (0.77ns)   --->   "%add_ln1271_3 = add i7 %i_5, i7 4"   --->   Operation 60 'add' 'add_ln1271_3' <Predicate = (!icmp_ln14)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln1271_4 = zext i7 %add_ln1271_3"   --->   Operation 61 'zext' 'zext_ln1271_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%input_r_addr_4 = getelementptr i16 %input_r, i64 0, i64 %zext_ln1271_4"   --->   Operation 62 'getelementptr' 'input_r_addr_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 63 [2/2] (1.23ns)   --->   "%input_r_load_4 = load i7 %input_r_addr_4"   --->   Operation 63 'load' 'input_r_load_4' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_4 : Operation 64 [1/2] (1.23ns)   --->   "%input_r_load_7 = load i7 %input_r_addr_7"   --->   Operation 64 'load' 'input_r_load_7' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_4 : Operation 65 [1/1] (0.77ns)   --->   "%add_ln1271_8 = add i7 %i_5, i7 9"   --->   Operation 65 'add' 'add_ln1271_8' <Predicate = (!icmp_ln14)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln1271_9 = zext i7 %add_ln1271_8"   --->   Operation 66 'zext' 'zext_ln1271_9' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%input_r_addr_9 = getelementptr i16 %input_r, i64 0, i64 %zext_ln1271_9"   --->   Operation 67 'getelementptr' 'input_r_addr_9' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 68 [2/2] (1.23ns)   --->   "%input_r_load_9 = load i7 %input_r_addr_9"   --->   Operation 68 'load' 'input_r_load_9' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_4 : Operation 69 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1273 = mul i22 %sext_ln1273, i22 22"   --->   Operation 69 'mul' 'mul_ln1273' <Predicate = (!icmp_ln14)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 70 [2/3] (0.99ns) (grouped into DSP with root node add_ln1347)   --->   "%mul_ln813 = mul i24 %sext_ln1273_1, i24 90"   --->   Operation 70 'mul' 'mul_ln813' <Predicate = (!icmp_ln14)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1273_2 = sext i16 %input_r_load_2"   --->   Operation 71 'sext' 'sext_ln1273_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 72 [3/3] (0.99ns) (grouped into DSP with root node add_ln1347_16)   --->   "%mul_ln1273_1 = mul i23 %sext_ln1273_2, i23 8388562"   --->   Operation 72 'mul' 'mul_ln1273_1' <Predicate = (!icmp_ln14)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.01>
ST_5 : Operation 73 [1/2] (1.23ns)   --->   "%input_r_load_4 = load i7 %input_r_addr_4"   --->   Operation 73 'load' 'input_r_load_4' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_5 : Operation 74 [1/1] (0.77ns)   --->   "%add_ln1271_5 = add i7 %i_5, i7 6"   --->   Operation 74 'add' 'add_ln1271_5' <Predicate = (!icmp_ln14)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln1271_6 = zext i7 %add_ln1271_5"   --->   Operation 75 'zext' 'zext_ln1271_6' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%input_r_addr_6 = getelementptr i16 %input_r, i64 0, i64 %zext_ln1271_6"   --->   Operation 76 'getelementptr' 'input_r_addr_6' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 77 [2/2] (1.23ns)   --->   "%input_r_load_6 = load i7 %input_r_addr_6"   --->   Operation 77 'load' 'input_r_load_6' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_5 : Operation 78 [1/2] (1.23ns)   --->   "%input_r_load_9 = load i7 %input_r_addr_9"   --->   Operation 78 'load' 'input_r_load_9' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_5 : Operation 79 [1/1] (0.77ns)   --->   "%add_ln1271_10 = add i7 %i_5, i7 11"   --->   Operation 79 'add' 'add_ln1271_10' <Predicate = (!icmp_ln14)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln1271_11 = zext i7 %add_ln1271_10"   --->   Operation 80 'zext' 'zext_ln1271_11' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%input_r_addr_11 = getelementptr i16 %input_r, i64 0, i64 %zext_ln1271_11"   --->   Operation 81 'getelementptr' 'input_r_addr_11' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 82 [2/2] (1.23ns)   --->   "%input_r_load_11 = load i7 %input_r_addr_11"   --->   Operation 82 'load' 'input_r_load_11' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_5 : Operation 83 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1273 = mul i22 %sext_ln1273, i22 22"   --->   Operation 83 'mul' 'mul_ln1273' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i14 @_ssdm_op_PartSelect.i14.i22.i32.i32, i22 %mul_ln1273, i32 8, i32 21"   --->   Operation 84 'partselect' 'trunc_ln' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 85 [1/3] (0.00ns) (grouped into DSP with root node add_ln1347)   --->   "%mul_ln813 = mul i24 %sext_ln1273_1, i24 90"   --->   Operation 85 'mul' 'mul_ln813' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %trunc_ln, i8 0"   --->   Operation 86 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln838 = sext i22 %tmp"   --->   Operation 87 'sext' 'sext_ln838' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 88 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347 = add i24 %mul_ln813, i24 %sext_ln838"   --->   Operation 88 'add' 'add_ln1347' <Predicate = (!icmp_ln14)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 89 [2/3] (0.99ns) (grouped into DSP with root node add_ln1347_16)   --->   "%mul_ln1273_1 = mul i23 %sext_ln1273_2, i23 8388562"   --->   Operation 89 'mul' 'mul_ln1273_1' <Predicate = (!icmp_ln14)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln1273_7 = sext i16 %input_r_load_5"   --->   Operation 90 'sext' 'sext_ln1273_7' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 91 [3/3] (0.99ns) (grouped into DSP with root node add_ln1347_19)   --->   "%mul_ln813_1 = mul i24 %sext_ln1273_7, i24 16777131"   --->   Operation 91 'mul' 'mul_ln813_1' <Predicate = (!icmp_ln14)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 2.01>
ST_6 : Operation 92 [1/2] (1.23ns)   --->   "%input_r_load_6 = load i7 %input_r_addr_6"   --->   Operation 92 'load' 'input_r_load_6' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_6 : Operation 93 [1/1] (0.77ns)   --->   "%add_ln1271_7 = add i7 %i_5, i7 8"   --->   Operation 93 'add' 'add_ln1271_7' <Predicate = (!icmp_ln14)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln1271_8 = zext i7 %add_ln1271_7"   --->   Operation 94 'zext' 'zext_ln1271_8' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%input_r_addr_8 = getelementptr i16 %input_r, i64 0, i64 %zext_ln1271_8"   --->   Operation 95 'getelementptr' 'input_r_addr_8' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 96 [2/2] (1.23ns)   --->   "%input_r_load_8 = load i7 %input_r_addr_8"   --->   Operation 96 'load' 'input_r_load_8' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_6 : Operation 97 [1/2] (1.23ns)   --->   "%input_r_load_11 = load i7 %input_r_addr_11"   --->   Operation 97 'load' 'input_r_load_11' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_6 : Operation 98 [1/1] (0.77ns)   --->   "%add_ln1271_11 = add i7 %i_5, i7 12"   --->   Operation 98 'add' 'add_ln1271_11' <Predicate = (!icmp_ln14)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln1271_12 = zext i7 %add_ln1271_11"   --->   Operation 99 'zext' 'zext_ln1271_12' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%input_r_addr_12 = getelementptr i16 %input_r, i64 0, i64 %zext_ln1271_12"   --->   Operation 100 'getelementptr' 'input_r_addr_12' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 101 [2/2] (1.23ns)   --->   "%input_r_load_12 = load i7 %input_r_addr_12"   --->   Operation 101 'load' 'input_r_load_12' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_6 : Operation 102 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347 = add i24 %mul_ln813, i24 %sext_ln838"   --->   Operation 102 'add' 'add_ln1347' <Predicate = (!icmp_ln14)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347, i32 8, i32 23"   --->   Operation 103 'partselect' 'tmp_s' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_s, i8 0"   --->   Operation 104 'bitconcatenate' 'and_ln' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 105 [1/3] (0.00ns) (grouped into DSP with root node add_ln1347_16)   --->   "%mul_ln1273_1 = mul i23 %sext_ln1273_2, i23 8388562"   --->   Operation 105 'mul' 'mul_ln1273_1' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 106 [1/1] (0.00ns) (grouped into DSP with root node add_ln1347_16)   --->   "%sext_ln813 = sext i23 %mul_ln1273_1"   --->   Operation 106 'sext' 'sext_ln813' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 107 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347_16 = add i24 %and_ln, i24 %sext_ln813"   --->   Operation 107 'add' 'add_ln1347_16' <Predicate = (!icmp_ln14)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 108 [2/3] (0.99ns) (grouped into DSP with root node add_ln1347_19)   --->   "%mul_ln813_1 = mul i24 %sext_ln1273_7, i24 16777131"   --->   Operation 108 'mul' 'mul_ln813_1' <Predicate = (!icmp_ln14)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln1273_10 = sext i16 %input_r_load_7"   --->   Operation 109 'sext' 'sext_ln1273_10' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 110 [3/3] (0.99ns) (grouped into DSP with root node add_ln1347_21)   --->   "%mul_ln1273_2 = mul i22 %sext_ln1273_10, i22 22"   --->   Operation 110 'mul' 'mul_ln1273_2' <Predicate = (!icmp_ln14)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 259 [1/1] (0.00ns)   --->   "%ret_ln23 = ret" [vitis_test/nnet/core.cpp:23]   --->   Operation 259 'ret' 'ret_ln23' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.22>
ST_7 : Operation 111 [1/2] (1.23ns)   --->   "%input_r_load_8 = load i7 %input_r_addr_8"   --->   Operation 111 'load' 'input_r_load_8' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_7 : Operation 112 [1/1] (0.77ns)   --->   "%add_ln1271_9 = add i7 %i_5, i7 10"   --->   Operation 112 'add' 'add_ln1271_9' <Predicate = (!icmp_ln14)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln1271_10 = zext i7 %add_ln1271_9"   --->   Operation 113 'zext' 'zext_ln1271_10' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%input_r_addr_10 = getelementptr i16 %input_r, i64 0, i64 %zext_ln1271_10"   --->   Operation 114 'getelementptr' 'input_r_addr_10' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 115 [2/2] (1.23ns)   --->   "%input_r_load_10 = load i7 %input_r_addr_10"   --->   Operation 115 'load' 'input_r_load_10' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_7 : Operation 116 [1/2] (1.23ns)   --->   "%input_r_load_12 = load i7 %input_r_addr_12"   --->   Operation 116 'load' 'input_r_load_12' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_7 : Operation 117 [1/1] (0.77ns)   --->   "%add_ln1271_13 = add i7 %i_5, i7 14"   --->   Operation 117 'add' 'add_ln1271_13' <Predicate = (!icmp_ln14)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln1271_14 = zext i7 %add_ln1271_13"   --->   Operation 118 'zext' 'zext_ln1271_14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%input_r_addr_14 = getelementptr i16 %input_r, i64 0, i64 %zext_ln1271_14"   --->   Operation 119 'getelementptr' 'input_r_addr_14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 120 [2/2] (1.23ns)   --->   "%input_r_load_14 = load i7 %input_r_addr_14"   --->   Operation 120 'load' 'input_r_load_14' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_7 : Operation 121 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347_16 = add i24 %and_ln, i24 %sext_ln813"   --->   Operation 121 'add' 'add_ln1347_16' <Predicate = (!icmp_ln14)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347_16, i32 8, i32 23"   --->   Operation 122 'partselect' 'tmp_26' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%and_ln838_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_26, i8 0"   --->   Operation 123 'bitconcatenate' 'and_ln838_s' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %input_r_load_3, i6 0"   --->   Operation 124 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln1273_3 = sext i22 %shl_ln"   --->   Operation 125 'sext' 'sext_ln1273_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273 = sub i23 0, i23 %sext_ln1273_3"   --->   Operation 126 'sub' 'sub_ln1273' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%shl_ln1273_1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %input_r_load_3, i1 0"   --->   Operation 127 'bitconcatenate' 'shl_ln1273_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln1273_4 = sext i17 %shl_ln1273_1"   --->   Operation 128 'sext' 'sext_ln1273_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%sub_ln1273_1 = sub i23 %sub_ln1273, i23 %sext_ln1273_4"   --->   Operation 129 'sub' 'sub_ln1273_1' <Predicate = (!icmp_ln14)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln813_2 = sext i23 %sub_ln1273_1"   --->   Operation 130 'sext' 'sext_ln813_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (0.93ns)   --->   "%add_ln1347_17 = add i24 %and_ln838_s, i24 %sext_ln813_2"   --->   Operation 131 'add' 'add_ln1347_17' <Predicate = (!icmp_ln14)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347_17, i32 8, i32 23"   --->   Operation 132 'partselect' 'tmp_27' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%and_ln838_14 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_27, i8 0"   --->   Operation 133 'bitconcatenate' 'and_ln838_14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%shl_ln1273_2 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %input_r_load_4, i5 0"   --->   Operation 134 'bitconcatenate' 'shl_ln1273_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln1273_5 = sext i21 %shl_ln1273_2"   --->   Operation 135 'sext' 'sext_ln1273_5' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_2 = sub i22 0, i22 %sext_ln1273_5"   --->   Operation 136 'sub' 'sub_ln1273_2' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%shl_ln1273_3 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %input_r_load_4, i1 0"   --->   Operation 137 'bitconcatenate' 'shl_ln1273_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln1273_6 = sext i17 %shl_ln1273_3"   --->   Operation 138 'sext' 'sext_ln1273_6' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%sub_ln1273_3 = sub i22 %sub_ln1273_2, i22 %sext_ln1273_6"   --->   Operation 139 'sub' 'sub_ln1273_3' <Predicate = (!icmp_ln14)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln813_3 = sext i22 %sub_ln1273_3"   --->   Operation 140 'sext' 'sext_ln813_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (0.93ns)   --->   "%add_ln1347_18 = add i24 %and_ln838_14, i24 %sext_ln813_3"   --->   Operation 141 'add' 'add_ln1347_18' <Predicate = (!icmp_ln14)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347_18, i32 8, i32 23"   --->   Operation 142 'partselect' 'tmp_28' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%and_ln838_15 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_28, i8 0"   --->   Operation 143 'bitconcatenate' 'and_ln838_15' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 144 [1/3] (0.00ns) (grouped into DSP with root node add_ln1347_19)   --->   "%mul_ln813_1 = mul i24 %sext_ln1273_7, i24 16777131"   --->   Operation 144 'mul' 'mul_ln813_1' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 145 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347_19 = add i24 %mul_ln813_1, i24 %and_ln838_15"   --->   Operation 145 'add' 'add_ln1347_19' <Predicate = (!icmp_ln14)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 146 [2/3] (0.99ns) (grouped into DSP with root node add_ln1347_21)   --->   "%mul_ln1273_2 = mul i22 %sext_ln1273_10, i22 22"   --->   Operation 146 'mul' 'mul_ln1273_2' <Predicate = (!icmp_ln14)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln1273_13 = sext i16 %input_r_load_9"   --->   Operation 147 'sext' 'sext_ln1273_13' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 148 [3/3] (0.99ns) (grouped into DSP with root node add_ln1347_23)   --->   "%mul_ln1273_3 = mul i23 %sext_ln1273_13, i23 43"   --->   Operation 148 'mul' 'mul_ln1273_3' <Predicate = (!icmp_ln14)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 2.47>
ST_8 : Operation 149 [1/2] (1.23ns)   --->   "%input_r_load_10 = load i7 %input_r_addr_10"   --->   Operation 149 'load' 'input_r_load_10' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_8 : Operation 150 [1/1] (0.77ns)   --->   "%add_ln1271_12 = add i7 %i_5, i7 13"   --->   Operation 150 'add' 'add_ln1271_12' <Predicate = (!icmp_ln14)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln1271_13 = zext i7 %add_ln1271_12"   --->   Operation 151 'zext' 'zext_ln1271_13' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%input_r_addr_13 = getelementptr i16 %input_r, i64 0, i64 %zext_ln1271_13"   --->   Operation 152 'getelementptr' 'input_r_addr_13' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 153 [2/2] (1.23ns)   --->   "%input_r_load_13 = load i7 %input_r_addr_13"   --->   Operation 153 'load' 'input_r_load_13' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_8 : Operation 154 [1/2] (1.23ns)   --->   "%input_r_load_14 = load i7 %input_r_addr_14"   --->   Operation 154 'load' 'input_r_load_14' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_8 : Operation 155 [1/1] (0.77ns)   --->   "%add_ln1271_14 = add i7 %i_5, i7 15"   --->   Operation 155 'add' 'add_ln1271_14' <Predicate = (!icmp_ln14)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln1271_15 = zext i7 %add_ln1271_14"   --->   Operation 156 'zext' 'zext_ln1271_15' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%input_r_addr_15 = getelementptr i16 %input_r, i64 0, i64 %zext_ln1271_15"   --->   Operation 157 'getelementptr' 'input_r_addr_15' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 158 [2/2] (1.23ns)   --->   "%input_r_load_15 = load i7 %input_r_addr_15"   --->   Operation 158 'load' 'input_r_load_15' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_8 : Operation 159 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347_19 = add i24 %mul_ln813_1, i24 %and_ln838_15"   --->   Operation 159 'add' 'add_ln1347_19' <Predicate = (!icmp_ln14)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347_19, i32 8, i32 23"   --->   Operation 160 'partselect' 'tmp_29' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%and_ln838_16 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_29, i8 0"   --->   Operation 161 'bitconcatenate' 'and_ln838_16' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%shl_ln1273_4 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %input_r_load_6, i4 0"   --->   Operation 162 'bitconcatenate' 'shl_ln1273_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln1273_8 = sext i20 %shl_ln1273_4"   --->   Operation 163 'sext' 'sext_ln1273_8' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%shl_ln1273_5 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %input_r_load_6, i2 0"   --->   Operation 164 'bitconcatenate' 'shl_ln1273_5' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln1273_9 = sext i18 %shl_ln1273_5"   --->   Operation 165 'sext' 'sext_ln1273_9' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 166 [1/1] (0.89ns)   --->   "%add_ln1273 = add i21 %sext_ln1273_8, i21 %sext_ln1273_9"   --->   Operation 166 'add' 'add_ln1273' <Predicate = (!icmp_ln14)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln813_4 = sext i21 %add_ln1273"   --->   Operation 167 'sext' 'sext_ln813_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 168 [1/1] (0.93ns)   --->   "%add_ln1347_20 = add i24 %and_ln838_16, i24 %sext_ln813_4"   --->   Operation 168 'add' 'add_ln1347_20' <Predicate = (!icmp_ln14)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347_20, i32 8, i32 23"   --->   Operation 169 'partselect' 'tmp_30' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 170 [1/1] (0.00ns)   --->   "%and_ln838_17 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_30, i8 0"   --->   Operation 170 'bitconcatenate' 'and_ln838_17' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 171 [1/3] (0.00ns) (grouped into DSP with root node add_ln1347_21)   --->   "%mul_ln1273_2 = mul i22 %sext_ln1273_10, i22 22"   --->   Operation 171 'mul' 'mul_ln1273_2' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 172 [1/1] (0.00ns) (grouped into DSP with root node add_ln1347_21)   --->   "%sext_ln813_5 = sext i22 %mul_ln1273_2"   --->   Operation 172 'sext' 'sext_ln813_5' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 173 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347_21 = add i24 %and_ln838_17, i24 %sext_ln813_5"   --->   Operation 173 'add' 'add_ln1347_21' <Predicate = (!icmp_ln14)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 174 [2/3] (0.99ns) (grouped into DSP with root node add_ln1347_23)   --->   "%mul_ln1273_3 = mul i23 %sext_ln1273_13, i23 43"   --->   Operation 174 'mul' 'mul_ln1273_3' <Predicate = (!icmp_ln14)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln1273_16 = sext i16 %input_r_load_11"   --->   Operation 175 'sext' 'sext_ln1273_16' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_8 : Operation 176 [3/3] (0.99ns) (grouped into DSP with root node add_ln1347_25)   --->   "%mul_ln1273_4 = mul i23 %sext_ln1273_16, i23 8388556"   --->   Operation 176 'mul' 'mul_ln1273_4' <Predicate = (!icmp_ln14)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 2.28>
ST_9 : Operation 177 [1/2] (1.23ns)   --->   "%input_r_load_13 = load i7 %input_r_addr_13"   --->   Operation 177 'load' 'input_r_load_13' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_9 : Operation 178 [1/2] (1.23ns)   --->   "%input_r_load_15 = load i7 %input_r_addr_15"   --->   Operation 178 'load' 'input_r_load_15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_9 : Operation 179 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347_21 = add i24 %and_ln838_17, i24 %sext_ln813_5"   --->   Operation 179 'add' 'add_ln1347_21' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347_21, i32 8, i32 23"   --->   Operation 180 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 181 [1/1] (0.00ns)   --->   "%and_ln838_18 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_31, i8 0"   --->   Operation 181 'bitconcatenate' 'and_ln838_18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 182 [1/1] (0.00ns)   --->   "%shl_ln1273_6 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %input_r_load_8, i4 0"   --->   Operation 182 'bitconcatenate' 'shl_ln1273_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln1273_11 = sext i20 %shl_ln1273_6"   --->   Operation 183 'sext' 'sext_ln1273_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 184 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_4 = sub i21 0, i21 %sext_ln1273_11"   --->   Operation 184 'sub' 'sub_ln1273_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 185 [1/1] (0.00ns)   --->   "%shl_ln1273_7 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %input_r_load_8, i2 0"   --->   Operation 185 'bitconcatenate' 'shl_ln1273_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln1273_12 = sext i18 %shl_ln1273_7"   --->   Operation 186 'sext' 'sext_ln1273_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 187 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%sub_ln1273_5 = sub i21 %sub_ln1273_4, i21 %sext_ln1273_12"   --->   Operation 187 'sub' 'sub_ln1273_5' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln813_6 = sext i21 %sub_ln1273_5"   --->   Operation 188 'sext' 'sext_ln813_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 189 [1/1] (0.93ns)   --->   "%add_ln1347_22 = add i24 %and_ln838_18, i24 %sext_ln813_6"   --->   Operation 189 'add' 'add_ln1347_22' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347_22, i32 8, i32 23"   --->   Operation 190 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 191 [1/1] (0.00ns)   --->   "%and_ln838_19 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_32, i8 0"   --->   Operation 191 'bitconcatenate' 'and_ln838_19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 192 [1/3] (0.00ns) (grouped into DSP with root node add_ln1347_23)   --->   "%mul_ln1273_3 = mul i23 %sext_ln1273_13, i23 43"   --->   Operation 192 'mul' 'mul_ln1273_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 193 [1/1] (0.00ns) (grouped into DSP with root node add_ln1347_23)   --->   "%sext_ln813_7 = sext i23 %mul_ln1273_3"   --->   Operation 193 'sext' 'sext_ln813_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 194 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347_23 = add i24 %and_ln838_19, i24 %sext_ln813_7"   --->   Operation 194 'add' 'add_ln1347_23' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 195 [2/3] (0.99ns) (grouped into DSP with root node add_ln1347_25)   --->   "%mul_ln1273_4 = mul i23 %sext_ln1273_16, i23 8388556"   --->   Operation 195 'mul' 'mul_ln1273_4' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln1273_17 = sext i16 %input_r_load_12"   --->   Operation 196 'sext' 'sext_ln1273_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 197 [3/3] (0.99ns) (grouped into DSP with root node add_ln1347_26)   --->   "%mul_ln1273_5 = mul i23 %sext_ln1273_17, i23 49"   --->   Operation 197 'mul' 'mul_ln1273_5' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 2.27>
ST_10 : Operation 198 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347_23 = add i24 %and_ln838_19, i24 %sext_ln813_7"   --->   Operation 198 'add' 'add_ln1347_23' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347_23, i32 8, i32 23"   --->   Operation 199 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 200 [1/1] (0.00ns)   --->   "%and_ln838_20 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_33, i8 0"   --->   Operation 200 'bitconcatenate' 'and_ln838_20' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln1273_14 = sext i16 %input_r_load_10"   --->   Operation 201 'sext' 'sext_ln1273_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 202 [1/1] (0.00ns)   --->   "%shl_ln1273_8 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %input_r_load_10, i3 0"   --->   Operation 202 'bitconcatenate' 'shl_ln1273_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln1273_15 = sext i19 %shl_ln1273_8"   --->   Operation 203 'sext' 'sext_ln1273_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 204 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_6 = sub i20 0, i20 %sext_ln1273_15"   --->   Operation 204 'sub' 'sub_ln1273_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 205 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%sub_ln1273_7 = sub i20 %sub_ln1273_6, i20 %sext_ln1273_14"   --->   Operation 205 'sub' 'sub_ln1273_7' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln813_8 = sext i20 %sub_ln1273_7"   --->   Operation 206 'sext' 'sext_ln813_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 207 [1/1] (0.93ns)   --->   "%add_ln1347_24 = add i24 %and_ln838_20, i24 %sext_ln813_8"   --->   Operation 207 'add' 'add_ln1347_24' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347_24, i32 8, i32 23"   --->   Operation 208 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 209 [1/1] (0.00ns)   --->   "%and_ln838_21 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_34, i8 0"   --->   Operation 209 'bitconcatenate' 'and_ln838_21' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 210 [1/3] (0.00ns) (grouped into DSP with root node add_ln1347_25)   --->   "%mul_ln1273_4 = mul i23 %sext_ln1273_16, i23 8388556"   --->   Operation 210 'mul' 'mul_ln1273_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 211 [1/1] (0.00ns) (grouped into DSP with root node add_ln1347_25)   --->   "%sext_ln813_9 = sext i23 %mul_ln1273_4"   --->   Operation 211 'sext' 'sext_ln813_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 212 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347_25 = add i24 %and_ln838_21, i24 %sext_ln813_9"   --->   Operation 212 'add' 'add_ln1347_25' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 213 [2/3] (0.99ns) (grouped into DSP with root node add_ln1347_26)   --->   "%mul_ln1273_5 = mul i23 %sext_ln1273_17, i23 49"   --->   Operation 213 'mul' 'mul_ln1273_5' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln1273_20 = sext i16 %input_r_load_14"   --->   Operation 214 'sext' 'sext_ln1273_20' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 215 [3/3] (0.99ns) (grouped into DSP with root node add_ln1347_28)   --->   "%mul_ln1273_6 = mul i23 %sext_ln1273_20, i23 8388571"   --->   Operation 215 'mul' 'mul_ln1273_6' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 1.29>
ST_11 : Operation 216 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347_25 = add i24 %and_ln838_21, i24 %sext_ln813_9"   --->   Operation 216 'add' 'add_ln1347_25' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347_25, i32 8, i32 23"   --->   Operation 217 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 218 [1/1] (0.00ns)   --->   "%and_ln838_22 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_35, i8 0"   --->   Operation 218 'bitconcatenate' 'and_ln838_22' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 219 [1/3] (0.00ns) (grouped into DSP with root node add_ln1347_26)   --->   "%mul_ln1273_5 = mul i23 %sext_ln1273_17, i23 49"   --->   Operation 219 'mul' 'mul_ln1273_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 220 [1/1] (0.00ns) (grouped into DSP with root node add_ln1347_26)   --->   "%sext_ln813_10 = sext i23 %mul_ln1273_5"   --->   Operation 220 'sext' 'sext_ln813_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 221 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347_26 = add i24 %and_ln838_22, i24 %sext_ln813_10"   --->   Operation 221 'add' 'add_ln1347_26' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 222 [2/3] (0.99ns) (grouped into DSP with root node add_ln1347_28)   --->   "%mul_ln1273_6 = mul i23 %sext_ln1273_20, i23 8388571"   --->   Operation 222 'mul' 'mul_ln1273_6' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln1273_21 = sext i16 %input_r_load_15"   --->   Operation 223 'sext' 'sext_ln1273_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 224 [3/3] (0.99ns) (grouped into DSP with root node add_ln1347_29)   --->   "%mul_ln1273_7 = mul i23 %sext_ln1273_21, i23 8388566"   --->   Operation 224 'mul' 'mul_ln1273_7' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 2.28>
ST_12 : Operation 225 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347_26 = add i24 %and_ln838_22, i24 %sext_ln813_10"   --->   Operation 225 'add' 'add_ln1347_26' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347_26, i32 8, i32 23"   --->   Operation 226 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 227 [1/1] (0.00ns)   --->   "%and_ln838_23 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_36, i8 0"   --->   Operation 227 'bitconcatenate' 'and_ln838_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 228 [1/1] (0.00ns)   --->   "%shl_ln1273_9 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %input_r_load_13, i5 0"   --->   Operation 228 'bitconcatenate' 'shl_ln1273_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln1273_18 = sext i21 %shl_ln1273_9"   --->   Operation 229 'sext' 'sext_ln1273_18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 230 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_8 = sub i22 0, i22 %sext_ln1273_18"   --->   Operation 230 'sub' 'sub_ln1273_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 231 [1/1] (0.00ns)   --->   "%shl_ln1273_s = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %input_r_load_13, i2 0"   --->   Operation 231 'bitconcatenate' 'shl_ln1273_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln1273_19 = sext i18 %shl_ln1273_s"   --->   Operation 232 'sext' 'sext_ln1273_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 233 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%sub_ln1273_9 = sub i22 %sub_ln1273_8, i22 %sext_ln1273_19"   --->   Operation 233 'sub' 'sub_ln1273_9' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 234 [1/1] (0.00ns)   --->   "%sext_ln813_11 = sext i22 %sub_ln1273_9"   --->   Operation 234 'sext' 'sext_ln813_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 235 [1/1] (0.93ns)   --->   "%add_ln1347_27 = add i24 %and_ln838_23, i24 %sext_ln813_11"   --->   Operation 235 'add' 'add_ln1347_27' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347_27, i32 8, i32 23"   --->   Operation 236 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 237 [1/1] (0.00ns)   --->   "%and_ln838_24 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_37, i8 0"   --->   Operation 237 'bitconcatenate' 'and_ln838_24' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 238 [1/3] (0.00ns) (grouped into DSP with root node add_ln1347_28)   --->   "%mul_ln1273_6 = mul i23 %sext_ln1273_20, i23 8388571"   --->   Operation 238 'mul' 'mul_ln1273_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 239 [1/1] (0.00ns) (grouped into DSP with root node add_ln1347_28)   --->   "%sext_ln813_12 = sext i23 %mul_ln1273_6"   --->   Operation 239 'sext' 'sext_ln813_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 240 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347_28 = add i24 %and_ln838_24, i24 %sext_ln813_12"   --->   Operation 240 'add' 'add_ln1347_28' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 241 [2/3] (0.99ns) (grouped into DSP with root node add_ln1347_29)   --->   "%mul_ln1273_7 = mul i23 %sext_ln1273_21, i23 8388566"   --->   Operation 241 'mul' 'mul_ln1273_7' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 1.29>
ST_13 : Operation 242 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347_28 = add i24 %and_ln838_24, i24 %sext_ln813_12"   --->   Operation 242 'add' 'add_ln1347_28' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347_28, i32 8, i32 23"   --->   Operation 243 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 244 [1/1] (0.00ns)   --->   "%and_ln838_25 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_38, i8 0"   --->   Operation 244 'bitconcatenate' 'and_ln838_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 245 [1/3] (0.00ns) (grouped into DSP with root node add_ln1347_29)   --->   "%mul_ln1273_7 = mul i23 %sext_ln1273_21, i23 8388566"   --->   Operation 245 'mul' 'mul_ln1273_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 246 [1/1] (0.00ns) (grouped into DSP with root node add_ln1347_29)   --->   "%sext_ln813_13 = sext i23 %mul_ln1273_7"   --->   Operation 246 'sext' 'sext_ln813_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 247 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347_29 = add i24 %and_ln838_25, i24 %sext_ln813_13"   --->   Operation 247 'add' 'add_ln1347_29' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 4.13>
ST_14 : Operation 248 [1/1] (0.00ns)   --->   "%specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [vitis_test/nnet/core.cpp:14]   --->   Operation 248 'specloopname' 'specloopname_ln14' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 249 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347_29 = add i24 %and_ln838_25, i24 %sext_ln813_13"   --->   Operation 249 'add' 'add_ln1347_29' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 250 [1/1] (0.00ns)   --->   "%trunc_ln818_2 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347_29, i32 8, i32 23"   --->   Operation 250 'partselect' 'trunc_ln818_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 251 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i15 %output_r, i64 0, i64 %trunc_ln18_cast"   --->   Operation 251 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 252 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln1347_29, i32 8, i32 22"   --->   Operation 252 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 253 [1/1] (0.85ns)   --->   "%add_ln813 = add i16 %trunc_ln818_2, i16 65519"   --->   Operation 253 'add' 'add_ln813' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 254 [1/1] (0.84ns)   --->   "%add_ln1649 = add i15 %trunc_ln3, i15 32751"   --->   Operation 254 'add' 'add_ln1649' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 255 [1/1] (1.10ns)   --->   "%icmp_ln1649 = icmp_sgt  i16 %add_ln813, i16 0"   --->   Operation 255 'icmp' 'icmp_ln1649' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 256 [1/1] (0.29ns)   --->   "%select_ln9 = select i1 %icmp_ln1649, i15 %add_ln1649, i15 0" [vitis_test/nnet/core.cpp:9]   --->   Operation 256 'select' 'select_ln9' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 257 [1/1] (1.23ns)   --->   "%store_ln20 = store i15 %select_ln9, i7 %output_addr" [vitis_test/nnet/core.cpp:20]   --->   Operation 257 'store' 'store_ln20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 105> <RAM>
ST_14 : Operation 258 [1/1] (0.00ns)   --->   "%br_ln14 = br void %VITIS_LOOP_15_2" [vitis_test/nnet/core.cpp:14]   --->   Operation 258 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.01ns
The critical path consists of the following:
	'alloca' operation ('i') [3]  (0 ns)
	'load' operation ('i') on local variable 'i' [8]  (0 ns)
	'add' operation ('add_ln1271') [12]  (0.773 ns)
	'getelementptr' operation ('input_r_addr_1') [20]  (0 ns)
	'load' operation ('input_r_load_1') on array 'input_r' [21]  (1.24 ns)

 <State 2>: 2.01ns
The critical path consists of the following:
	'add' operation ('add_ln1271_1') [22]  (0.773 ns)
	'getelementptr' operation ('input_r_addr_2') [24]  (0 ns)
	'load' operation ('input_r_load_2') on array 'input_r' [25]  (1.24 ns)

 <State 3>: 2.01ns
The critical path consists of the following:
	'add' operation ('add_ln1271_2') [26]  (0.773 ns)
	'getelementptr' operation ('input_r_addr_3') [28]  (0 ns)
	'load' operation ('input_r_load_3') on array 'input_r' [29]  (1.24 ns)

 <State 4>: 2.01ns
The critical path consists of the following:
	'add' operation ('add_ln1271_3') [30]  (0.773 ns)
	'getelementptr' operation ('input_r_addr_4') [32]  (0 ns)
	'load' operation ('input_r_load_4') on array 'input_r' [33]  (1.24 ns)

 <State 5>: 2.01ns
The critical path consists of the following:
	'add' operation ('add_ln1271_5') [38]  (0.773 ns)
	'getelementptr' operation ('input_r_addr_6') [40]  (0 ns)
	'load' operation ('input_r_load_6') on array 'input_r' [41]  (1.24 ns)

 <State 6>: 2.01ns
The critical path consists of the following:
	'add' operation ('add_ln1271_7') [46]  (0.773 ns)
	'getelementptr' operation ('input_r_addr_8') [48]  (0 ns)
	'load' operation ('input_r_load_8') on array 'input_r' [49]  (1.24 ns)

 <State 7>: 3.22ns
The critical path consists of the following:
	'sub' operation ('sub_ln1273') [96]  (0 ns)
	'sub' operation ('sub_ln1273_1') [99]  (0.706 ns)
	'add' operation ('add_ln1347_17') [101]  (0.934 ns)
	'add' operation ('add_ln1347_18') [111]  (0.934 ns)
	'add' operation of DSP[116] ('add_ln1347_19') [116]  (0.645 ns)

 <State 8>: 2.47ns
The critical path consists of the following:
	'add' operation ('add_ln1273') [123]  (0.894 ns)
	'add' operation ('add_ln1347_20') [125]  (0.934 ns)
	'add' operation of DSP[131] ('add_ln1347_21') [131]  (0.645 ns)

 <State 9>: 2.28ns
The critical path consists of the following:
	'sub' operation ('sub_ln1273_4') [136]  (0 ns)
	'sub' operation ('sub_ln1273_5') [139]  (0.701 ns)
	'add' operation ('add_ln1347_22') [141]  (0.934 ns)
	'add' operation of DSP[147] ('add_ln1347_23') [147]  (0.645 ns)

 <State 10>: 2.28ns
The critical path consists of the following:
	'sub' operation ('sub_ln1273_7') [154]  (0.698 ns)
	'add' operation ('add_ln1347_24') [156]  (0.934 ns)
	'add' operation of DSP[162] ('add_ln1347_25') [162]  (0.645 ns)

 <State 11>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[162] ('add_ln1347_25') [162]  (0.645 ns)
	'add' operation of DSP[168] ('add_ln1347_26') [168]  (0.645 ns)

 <State 12>: 2.28ns
The critical path consists of the following:
	'sub' operation ('sub_ln1273_8') [173]  (0 ns)
	'sub' operation ('sub_ln1273_9') [176]  (0.704 ns)
	'add' operation ('add_ln1347_27') [178]  (0.934 ns)
	'add' operation of DSP[184] ('add_ln1347_28') [184]  (0.645 ns)

 <State 13>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[184] ('add_ln1347_28') [184]  (0.645 ns)
	'add' operation of DSP[190] ('add_ln1347_29') [190]  (0.645 ns)

 <State 14>: 4.13ns
The critical path consists of the following:
	'add' operation of DSP[190] ('add_ln1347_29') [190]  (0.645 ns)
	'add' operation ('add_ln813') [194]  (0.853 ns)
	'icmp' operation ('icmp_ln1649') [196]  (1.1 ns)
	'select' operation ('select_ln9', vitis_test/nnet/core.cpp:9) [197]  (0.294 ns)
	'store' operation ('store_ln20', vitis_test/nnet/core.cpp:20) of variable 'select_ln9', vitis_test/nnet/core.cpp:9 on array 'output_r' [198]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
