{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732148140362 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732148140369 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 20 19:15:38 2024 " "Processing started: Wed Nov 20 19:15:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732148140369 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1732148140369 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta monocicle -c monocicle " "Command: quartus_sta monocicle -c monocicle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1732148140370 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1732148141532 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1732148145357 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "4 2 " "Parallel compilation is enabled for 4 processors, but there are only 2 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Timing Analyzer" 0 -1 1732148145358 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732148145559 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732148145559 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1732148147606 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "monocicle.sdc " "Synopsys Design Constraints File file not found: 'monocicle.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1732148147901 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1732148147902 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1732148147916 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk50 clk50 " "create_clock -period 1.000 -name clk50 clk50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1732148147916 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga:vga_1\|vga_controller:pt\|clock50_25:c\|state\[0\] vga:vga_1\|vga_controller:pt\|clock50_25:c\|state\[0\] " "create_clock -period 1.000 -name vga:vga_1\|vga_controller:pt\|clock50_25:c\|state\[0\] vga:vga_1\|vga_controller:pt\|clock50_25:c\|state\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1732148147916 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga:vga_1\|vga_controller:pt\|h_count_reg\[3\] vga:vga_1\|vga_controller:pt\|h_count_reg\[3\] " "create_clock -period 1.000 -name vga:vga_1\|vga_controller:pt\|h_count_reg\[3\] vga:vga_1\|vga_controller:pt\|h_count_reg\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1732148147916 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732148147916 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1732148147948 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732148147952 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1732148147987 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1732148148055 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1732148148596 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1732148148596 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.293 " "Worst-case setup slack is -9.293" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732148148605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732148148605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.293            -402.393 clk  " "   -9.293            -402.393 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732148148605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.145             -29.304 vga:vga_1\|vga_controller:pt\|h_count_reg\[3\]  " "   -8.145             -29.304 vga:vga_1\|vga_controller:pt\|h_count_reg\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732148148605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.292            -123.595 vga:vga_1\|vga_controller:pt\|clock50_25:c\|state\[0\]  " "   -6.292            -123.595 vga:vga_1\|vga_controller:pt\|clock50_25:c\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732148148605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.569             -48.844 clk50  " "   -2.569             -48.844 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732148148605 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732148148605 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.331 " "Worst-case hold slack is 0.331" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732148148790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732148148790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.331               0.000 clk50  " "    0.331               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732148148790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.921               0.000 vga:vga_1\|vga_controller:pt\|h_count_reg\[3\]  " "    0.921               0.000 vga:vga_1\|vga_controller:pt\|h_count_reg\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732148148790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.312               0.000 clk  " "    1.312               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732148148790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.562               0.000 vga:vga_1\|vga_controller:pt\|clock50_25:c\|state\[0\]  " "    1.562               0.000 vga:vga_1\|vga_controller:pt\|clock50_25:c\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732148148790 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732148148790 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1732148148809 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1732148148920 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.703 " "Worst-case minimum pulse width slack is -0.703" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732148148941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732148148941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.703             -53.311 clk  " "   -0.703             -53.311 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732148148941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -14.632 clk50  " "   -0.394             -14.632 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732148148941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -12.451 vga:vga_1\|vga_controller:pt\|clock50_25:c\|state\[0\]  " "   -0.394             -12.451 vga:vga_1\|vga_controller:pt\|clock50_25:c\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732148148941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.317              -2.438 vga:vga_1\|vga_controller:pt\|h_count_reg\[3\]  " "   -0.317              -2.438 vga:vga_1\|vga_controller:pt\|h_count_reg\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732148148941 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732148148941 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1732148149026 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1732148149178 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1732148157762 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732148158321 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1732148158551 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1732148158551 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.090 " "Worst-case setup slack is -9.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732148158567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732148158567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.090            -393.723 clk  " "   -9.090            -393.723 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732148158567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.230             -29.688 vga:vga_1\|vga_controller:pt\|h_count_reg\[3\]  " "   -8.230             -29.688 vga:vga_1\|vga_controller:pt\|h_count_reg\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732148158567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.362            -124.521 vga:vga_1\|vga_controller:pt\|clock50_25:c\|state\[0\]  " "   -6.362            -124.521 vga:vga_1\|vga_controller:pt\|clock50_25:c\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732148158567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.235             -42.359 clk50  " "   -2.235             -42.359 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732148158567 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732148158567 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.149 " "Worst-case hold slack is 0.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732148158670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732148158670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 clk50  " "    0.149               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732148158670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.808               0.000 vga:vga_1\|vga_controller:pt\|h_count_reg\[3\]  " "    0.808               0.000 vga:vga_1\|vga_controller:pt\|h_count_reg\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732148158670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.261               0.000 clk  " "    1.261               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732148158670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.575               0.000 vga:vga_1\|vga_controller:pt\|clock50_25:c\|state\[0\]  " "    1.575               0.000 vga:vga_1\|vga_controller:pt\|clock50_25:c\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732148158670 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732148158670 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1732148158704 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1732148158733 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.708 " "Worst-case minimum pulse width slack is -0.708" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732148158755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732148158755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.708             -55.300 clk  " "   -0.708             -55.300 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732148158755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -13.435 clk50  " "   -0.394             -13.435 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732148158755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -12.106 vga:vga_1\|vga_controller:pt\|clock50_25:c\|state\[0\]  " "   -0.394             -12.106 vga:vga_1\|vga_controller:pt\|clock50_25:c\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732148158755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.346              -3.237 vga:vga_1\|vga_controller:pt\|h_count_reg\[3\]  " "   -0.346              -3.237 vga:vga_1\|vga_controller:pt\|h_count_reg\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732148158755 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732148158755 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1732148158941 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1732148159586 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1732148167522 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732148168051 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1732148168093 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1732148168093 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.150 " "Worst-case setup slack is -5.150" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732148168122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732148168122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.150            -220.929 clk  " "   -5.150            -220.929 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732148168122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.609             -16.118 vga:vga_1\|vga_controller:pt\|h_count_reg\[3\]  " "   -4.609             -16.118 vga:vga_1\|vga_controller:pt\|h_count_reg\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732148168122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.389             -66.115 vga:vga_1\|vga_controller:pt\|clock50_25:c\|state\[0\]  " "   -3.389             -66.115 vga:vga_1\|vga_controller:pt\|clock50_25:c\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732148168122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.999             -37.510 clk50  " "   -1.999             -37.510 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732148168122 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732148168122 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732148168282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732148168282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 clk50  " "    0.187               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732148168282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.666               0.000 vga:vga_1\|vga_controller:pt\|h_count_reg\[3\]  " "    0.666               0.000 vga:vga_1\|vga_controller:pt\|h_count_reg\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732148168282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.721               0.000 clk  " "    0.721               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732148168282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.134               0.000 vga:vga_1\|vga_controller:pt\|clock50_25:c\|state\[0\]  " "    1.134               0.000 vga:vga_1\|vga_controller:pt\|clock50_25:c\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732148168282 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732148168282 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1732148168304 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1732148168324 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.841 " "Worst-case minimum pulse width slack is -0.841" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732148168354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732148168354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.841             -62.549 clk  " "   -0.841             -62.549 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732148168354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.386             -10.034 clk50  " "   -0.386             -10.034 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732148168354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.023               0.000 vga:vga_1\|vga_controller:pt\|h_count_reg\[3\]  " "    0.023               0.000 vga:vga_1\|vga_controller:pt\|h_count_reg\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732148168354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.034               0.000 vga:vga_1\|vga_controller:pt\|clock50_25:c\|state\[0\]  " "    0.034               0.000 vga:vga_1\|vga_controller:pt\|clock50_25:c\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732148168354 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732148168354 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1732148168446 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732148169243 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1732148169291 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1732148169291 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.577 " "Worst-case setup slack is -4.577" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732148169313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732148169313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.577            -195.504 clk  " "   -4.577            -195.504 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732148169313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.227             -14.881 vga:vga_1\|vga_controller:pt\|h_count_reg\[3\]  " "   -4.227             -14.881 vga:vga_1\|vga_controller:pt\|h_count_reg\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732148169313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.193             -62.255 vga:vga_1\|vga_controller:pt\|clock50_25:c\|state\[0\]  " "   -3.193             -62.255 vga:vga_1\|vga_controller:pt\|clock50_25:c\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732148169313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.583             -29.553 clk50  " "   -1.583             -29.553 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732148169313 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732148169313 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.170 " "Worst-case hold slack is 0.170" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732148169420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732148169420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 clk50  " "    0.170               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732148169420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.608               0.000 vga:vga_1\|vga_controller:pt\|h_count_reg\[3\]  " "    0.608               0.000 vga:vga_1\|vga_controller:pt\|h_count_reg\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732148169420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.656               0.000 clk  " "    0.656               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732148169420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.001               0.000 vga:vga_1\|vga_controller:pt\|clock50_25:c\|state\[0\]  " "    1.001               0.000 vga:vga_1\|vga_controller:pt\|clock50_25:c\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732148169420 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732148169420 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1732148169468 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1732148169485 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.860 " "Worst-case minimum pulse width slack is -0.860" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732148169497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732148169497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.860             -64.722 clk  " "   -0.860             -64.722 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732148169497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.429             -12.311 clk50  " "   -0.429             -12.311 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732148169497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.054               0.000 vga:vga_1\|vga_controller:pt\|h_count_reg\[3\]  " "    0.054               0.000 vga:vga_1\|vga_controller:pt\|h_count_reg\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732148169497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.061               0.000 vga:vga_1\|vga_controller:pt\|clock50_25:c\|state\[0\]  " "    0.061               0.000 vga:vga_1\|vga_controller:pt\|clock50_25:c\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732148169497 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732148169497 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1732148175227 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1732148175384 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5178 " "Peak virtual memory: 5178 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732148175757 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 20 19:16:15 2024 " "Processing ended: Wed Nov 20 19:16:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732148175757 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732148175757 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732148175757 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1732148175757 ""}
