{"vcs1":{"timestamp_begin":1740919811.796932219, "rt":3.48, "ut":3.22, "st":0.20}}
{"vcselab":{"timestamp_begin":1740919815.352156362, "rt":0.19, "ut":0.12, "st":0.06}}
{"link":{"timestamp_begin":1740919815.598471279, "rt":0.29, "ut":0.15, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740919811.506326422}
{"VCS_COMP_START_TIME": 1740919811.506326422}
{"VCS_COMP_END_TIME": 1740919815.956862793}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 345264}}
{"vcselab": {"peak_mem": 158216}}
