set ucliGUI::state
set ucliGUI::state
ucliCore::getToolPID
synopsys::env hasTB
trigger_hier_stack_context_switch 0
synUtils::setDVEInitPhase 1
synopsys::dump -type VPD -file /home/ecelrc/students/xteng/vlsi1/lab3/rtl/inter.vpd -locking
synopsys::dump -autoflush on -fid VPD0
set ::dve_fid VPD0
synUtils::setDVEInitPhase 0
ucliCore::getToolPID
synUtils::sendTool -active _icl_setToolSocket /tmp/smlnps4lkkZ
synUtils::sendTool -active {_icl_start_rpc -version "K-2015.09-SP1_Full64" -sync_file /tmp/vcs_dve_rpc.xteng.78035}
synUtils::sendTool -active {_icl_createSharedMemory /tmp/vcs_dve_general.xteng.78035}
config endofsim noexit
config onfail enable all
config syscaddplainmembers
config syscaddsourcenames
config syscaddstructtypes
synopsys::listing -disable
synopsys::dump -add {TOP.MASTER.rst_i } -aggregates  -fid VPD0
synopsys::dump -add {TOP.MASTER.clk_i } -aggregates  -fid VPD0
synopsys::dump -add {TOP.MASTER.mem_req } -aggregates  -fid VPD0
synopsys::dump -add {TOP.MASTER.memoryRead } -aggregates  -fid VPD0
synopsys::dump -add {TOP.MASTER.memoryWrite } -aggregates  -fid VPD0
synopsys::dump -add {TOP.MASTER.ack_i } -aggregates  -fid VPD0
synopsys::dump -add {TOP.MASTER.dat_i } -aggregates  -fid VPD0
synopsys::dump -add {TOP.MASTER.adr_o } -aggregates  -fid VPD0
:dump -add {TOP.SLAVE.next_state } -aggregates  -fid VPD0
synopsys::dump -add {TOP.SLAVE.dat_i_temp } -aggregates  -fid VPD0
synopsys::dump -add {TOP.SLAVE.mem_adr_o } -aggregates  -fid VPD0
