
Motorsteuergeraet.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000087c0  080001f8  080001f8  000101f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007a8  080089b8  080089b8  000189b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009160  08009160  000200d0  2**0
                  CONTENTS
  4 .ARM          00000008  08009160  08009160  00019160  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009168  08009168  000200d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009168  08009168  00019168  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800916c  0800916c  0001916c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000d0  20000000  08009170  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000280  200000d0  08009240  000200d0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000350  08009240  00020350  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000200d0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b72c  00000000  00000000  000200fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000413d  00000000  00000000  0003b82a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001310  00000000  00000000  0003f968  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001138  00000000  00000000  00040c78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002ce2a  00000000  00000000  00041db0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c0e1  00000000  00000000  0006ebda  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00109180  00000000  00000000  0008acbb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00193e3b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004bf8  00000000  00000000  00193e8c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f8 <__do_global_dtors_aux>:
 80001f8:	b510      	push	{r4, lr}
 80001fa:	4c05      	ldr	r4, [pc, #20]	; (8000210 <__do_global_dtors_aux+0x18>)
 80001fc:	7823      	ldrb	r3, [r4, #0]
 80001fe:	b933      	cbnz	r3, 800020e <__do_global_dtors_aux+0x16>
 8000200:	4b04      	ldr	r3, [pc, #16]	; (8000214 <__do_global_dtors_aux+0x1c>)
 8000202:	b113      	cbz	r3, 800020a <__do_global_dtors_aux+0x12>
 8000204:	4804      	ldr	r0, [pc, #16]	; (8000218 <__do_global_dtors_aux+0x20>)
 8000206:	f3af 8000 	nop.w
 800020a:	2301      	movs	r3, #1
 800020c:	7023      	strb	r3, [r4, #0]
 800020e:	bd10      	pop	{r4, pc}
 8000210:	200000d0 	.word	0x200000d0
 8000214:	00000000 	.word	0x00000000
 8000218:	080089a0 	.word	0x080089a0

0800021c <frame_dummy>:
 800021c:	b508      	push	{r3, lr}
 800021e:	4b03      	ldr	r3, [pc, #12]	; (800022c <frame_dummy+0x10>)
 8000220:	b11b      	cbz	r3, 800022a <frame_dummy+0xe>
 8000222:	4903      	ldr	r1, [pc, #12]	; (8000230 <frame_dummy+0x14>)
 8000224:	4803      	ldr	r0, [pc, #12]	; (8000234 <frame_dummy+0x18>)
 8000226:	f3af 8000 	nop.w
 800022a:	bd08      	pop	{r3, pc}
 800022c:	00000000 	.word	0x00000000
 8000230:	200000d4 	.word	0x200000d4
 8000234:	080089a0 	.word	0x080089a0

08000238 <strlen>:
 8000238:	4603      	mov	r3, r0
 800023a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800023e:	2a00      	cmp	r2, #0
 8000240:	d1fb      	bne.n	800023a <strlen+0x2>
 8000242:	1a18      	subs	r0, r3, r0
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr

08000248 <__aeabi_uldivmod>:
 8000248:	b953      	cbnz	r3, 8000260 <__aeabi_uldivmod+0x18>
 800024a:	b94a      	cbnz	r2, 8000260 <__aeabi_uldivmod+0x18>
 800024c:	2900      	cmp	r1, #0
 800024e:	bf08      	it	eq
 8000250:	2800      	cmpeq	r0, #0
 8000252:	bf1c      	itt	ne
 8000254:	f04f 31ff 	movne.w	r1, #4294967295
 8000258:	f04f 30ff 	movne.w	r0, #4294967295
 800025c:	f000 b974 	b.w	8000548 <__aeabi_idiv0>
 8000260:	f1ad 0c08 	sub.w	ip, sp, #8
 8000264:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000268:	f000 f806 	bl	8000278 <__udivmoddi4>
 800026c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000270:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000274:	b004      	add	sp, #16
 8000276:	4770      	bx	lr

08000278 <__udivmoddi4>:
 8000278:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800027c:	9d08      	ldr	r5, [sp, #32]
 800027e:	4604      	mov	r4, r0
 8000280:	468e      	mov	lr, r1
 8000282:	2b00      	cmp	r3, #0
 8000284:	d14d      	bne.n	8000322 <__udivmoddi4+0xaa>
 8000286:	428a      	cmp	r2, r1
 8000288:	4694      	mov	ip, r2
 800028a:	d969      	bls.n	8000360 <__udivmoddi4+0xe8>
 800028c:	fab2 f282 	clz	r2, r2
 8000290:	b152      	cbz	r2, 80002a8 <__udivmoddi4+0x30>
 8000292:	fa01 f302 	lsl.w	r3, r1, r2
 8000296:	f1c2 0120 	rsb	r1, r2, #32
 800029a:	fa20 f101 	lsr.w	r1, r0, r1
 800029e:	fa0c fc02 	lsl.w	ip, ip, r2
 80002a2:	ea41 0e03 	orr.w	lr, r1, r3
 80002a6:	4094      	lsls	r4, r2
 80002a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002ac:	0c21      	lsrs	r1, r4, #16
 80002ae:	fbbe f6f8 	udiv	r6, lr, r8
 80002b2:	fa1f f78c 	uxth.w	r7, ip
 80002b6:	fb08 e316 	mls	r3, r8, r6, lr
 80002ba:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002be:	fb06 f107 	mul.w	r1, r6, r7
 80002c2:	4299      	cmp	r1, r3
 80002c4:	d90a      	bls.n	80002dc <__udivmoddi4+0x64>
 80002c6:	eb1c 0303 	adds.w	r3, ip, r3
 80002ca:	f106 30ff 	add.w	r0, r6, #4294967295
 80002ce:	f080 811f 	bcs.w	8000510 <__udivmoddi4+0x298>
 80002d2:	4299      	cmp	r1, r3
 80002d4:	f240 811c 	bls.w	8000510 <__udivmoddi4+0x298>
 80002d8:	3e02      	subs	r6, #2
 80002da:	4463      	add	r3, ip
 80002dc:	1a5b      	subs	r3, r3, r1
 80002de:	b2a4      	uxth	r4, r4
 80002e0:	fbb3 f0f8 	udiv	r0, r3, r8
 80002e4:	fb08 3310 	mls	r3, r8, r0, r3
 80002e8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002ec:	fb00 f707 	mul.w	r7, r0, r7
 80002f0:	42a7      	cmp	r7, r4
 80002f2:	d90a      	bls.n	800030a <__udivmoddi4+0x92>
 80002f4:	eb1c 0404 	adds.w	r4, ip, r4
 80002f8:	f100 33ff 	add.w	r3, r0, #4294967295
 80002fc:	f080 810a 	bcs.w	8000514 <__udivmoddi4+0x29c>
 8000300:	42a7      	cmp	r7, r4
 8000302:	f240 8107 	bls.w	8000514 <__udivmoddi4+0x29c>
 8000306:	4464      	add	r4, ip
 8000308:	3802      	subs	r0, #2
 800030a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800030e:	1be4      	subs	r4, r4, r7
 8000310:	2600      	movs	r6, #0
 8000312:	b11d      	cbz	r5, 800031c <__udivmoddi4+0xa4>
 8000314:	40d4      	lsrs	r4, r2
 8000316:	2300      	movs	r3, #0
 8000318:	e9c5 4300 	strd	r4, r3, [r5]
 800031c:	4631      	mov	r1, r6
 800031e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000322:	428b      	cmp	r3, r1
 8000324:	d909      	bls.n	800033a <__udivmoddi4+0xc2>
 8000326:	2d00      	cmp	r5, #0
 8000328:	f000 80ef 	beq.w	800050a <__udivmoddi4+0x292>
 800032c:	2600      	movs	r6, #0
 800032e:	e9c5 0100 	strd	r0, r1, [r5]
 8000332:	4630      	mov	r0, r6
 8000334:	4631      	mov	r1, r6
 8000336:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800033a:	fab3 f683 	clz	r6, r3
 800033e:	2e00      	cmp	r6, #0
 8000340:	d14a      	bne.n	80003d8 <__udivmoddi4+0x160>
 8000342:	428b      	cmp	r3, r1
 8000344:	d302      	bcc.n	800034c <__udivmoddi4+0xd4>
 8000346:	4282      	cmp	r2, r0
 8000348:	f200 80f9 	bhi.w	800053e <__udivmoddi4+0x2c6>
 800034c:	1a84      	subs	r4, r0, r2
 800034e:	eb61 0303 	sbc.w	r3, r1, r3
 8000352:	2001      	movs	r0, #1
 8000354:	469e      	mov	lr, r3
 8000356:	2d00      	cmp	r5, #0
 8000358:	d0e0      	beq.n	800031c <__udivmoddi4+0xa4>
 800035a:	e9c5 4e00 	strd	r4, lr, [r5]
 800035e:	e7dd      	b.n	800031c <__udivmoddi4+0xa4>
 8000360:	b902      	cbnz	r2, 8000364 <__udivmoddi4+0xec>
 8000362:	deff      	udf	#255	; 0xff
 8000364:	fab2 f282 	clz	r2, r2
 8000368:	2a00      	cmp	r2, #0
 800036a:	f040 8092 	bne.w	8000492 <__udivmoddi4+0x21a>
 800036e:	eba1 010c 	sub.w	r1, r1, ip
 8000372:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000376:	fa1f fe8c 	uxth.w	lr, ip
 800037a:	2601      	movs	r6, #1
 800037c:	0c20      	lsrs	r0, r4, #16
 800037e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000382:	fb07 1113 	mls	r1, r7, r3, r1
 8000386:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800038a:	fb0e f003 	mul.w	r0, lr, r3
 800038e:	4288      	cmp	r0, r1
 8000390:	d908      	bls.n	80003a4 <__udivmoddi4+0x12c>
 8000392:	eb1c 0101 	adds.w	r1, ip, r1
 8000396:	f103 38ff 	add.w	r8, r3, #4294967295
 800039a:	d202      	bcs.n	80003a2 <__udivmoddi4+0x12a>
 800039c:	4288      	cmp	r0, r1
 800039e:	f200 80cb 	bhi.w	8000538 <__udivmoddi4+0x2c0>
 80003a2:	4643      	mov	r3, r8
 80003a4:	1a09      	subs	r1, r1, r0
 80003a6:	b2a4      	uxth	r4, r4
 80003a8:	fbb1 f0f7 	udiv	r0, r1, r7
 80003ac:	fb07 1110 	mls	r1, r7, r0, r1
 80003b0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003b4:	fb0e fe00 	mul.w	lr, lr, r0
 80003b8:	45a6      	cmp	lr, r4
 80003ba:	d908      	bls.n	80003ce <__udivmoddi4+0x156>
 80003bc:	eb1c 0404 	adds.w	r4, ip, r4
 80003c0:	f100 31ff 	add.w	r1, r0, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x154>
 80003c6:	45a6      	cmp	lr, r4
 80003c8:	f200 80bb 	bhi.w	8000542 <__udivmoddi4+0x2ca>
 80003cc:	4608      	mov	r0, r1
 80003ce:	eba4 040e 	sub.w	r4, r4, lr
 80003d2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003d6:	e79c      	b.n	8000312 <__udivmoddi4+0x9a>
 80003d8:	f1c6 0720 	rsb	r7, r6, #32
 80003dc:	40b3      	lsls	r3, r6
 80003de:	fa22 fc07 	lsr.w	ip, r2, r7
 80003e2:	ea4c 0c03 	orr.w	ip, ip, r3
 80003e6:	fa20 f407 	lsr.w	r4, r0, r7
 80003ea:	fa01 f306 	lsl.w	r3, r1, r6
 80003ee:	431c      	orrs	r4, r3
 80003f0:	40f9      	lsrs	r1, r7
 80003f2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003f6:	fa00 f306 	lsl.w	r3, r0, r6
 80003fa:	fbb1 f8f9 	udiv	r8, r1, r9
 80003fe:	0c20      	lsrs	r0, r4, #16
 8000400:	fa1f fe8c 	uxth.w	lr, ip
 8000404:	fb09 1118 	mls	r1, r9, r8, r1
 8000408:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800040c:	fb08 f00e 	mul.w	r0, r8, lr
 8000410:	4288      	cmp	r0, r1
 8000412:	fa02 f206 	lsl.w	r2, r2, r6
 8000416:	d90b      	bls.n	8000430 <__udivmoddi4+0x1b8>
 8000418:	eb1c 0101 	adds.w	r1, ip, r1
 800041c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000420:	f080 8088 	bcs.w	8000534 <__udivmoddi4+0x2bc>
 8000424:	4288      	cmp	r0, r1
 8000426:	f240 8085 	bls.w	8000534 <__udivmoddi4+0x2bc>
 800042a:	f1a8 0802 	sub.w	r8, r8, #2
 800042e:	4461      	add	r1, ip
 8000430:	1a09      	subs	r1, r1, r0
 8000432:	b2a4      	uxth	r4, r4
 8000434:	fbb1 f0f9 	udiv	r0, r1, r9
 8000438:	fb09 1110 	mls	r1, r9, r0, r1
 800043c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000440:	fb00 fe0e 	mul.w	lr, r0, lr
 8000444:	458e      	cmp	lr, r1
 8000446:	d908      	bls.n	800045a <__udivmoddi4+0x1e2>
 8000448:	eb1c 0101 	adds.w	r1, ip, r1
 800044c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000450:	d26c      	bcs.n	800052c <__udivmoddi4+0x2b4>
 8000452:	458e      	cmp	lr, r1
 8000454:	d96a      	bls.n	800052c <__udivmoddi4+0x2b4>
 8000456:	3802      	subs	r0, #2
 8000458:	4461      	add	r1, ip
 800045a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800045e:	fba0 9402 	umull	r9, r4, r0, r2
 8000462:	eba1 010e 	sub.w	r1, r1, lr
 8000466:	42a1      	cmp	r1, r4
 8000468:	46c8      	mov	r8, r9
 800046a:	46a6      	mov	lr, r4
 800046c:	d356      	bcc.n	800051c <__udivmoddi4+0x2a4>
 800046e:	d053      	beq.n	8000518 <__udivmoddi4+0x2a0>
 8000470:	b15d      	cbz	r5, 800048a <__udivmoddi4+0x212>
 8000472:	ebb3 0208 	subs.w	r2, r3, r8
 8000476:	eb61 010e 	sbc.w	r1, r1, lr
 800047a:	fa01 f707 	lsl.w	r7, r1, r7
 800047e:	fa22 f306 	lsr.w	r3, r2, r6
 8000482:	40f1      	lsrs	r1, r6
 8000484:	431f      	orrs	r7, r3
 8000486:	e9c5 7100 	strd	r7, r1, [r5]
 800048a:	2600      	movs	r6, #0
 800048c:	4631      	mov	r1, r6
 800048e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000492:	f1c2 0320 	rsb	r3, r2, #32
 8000496:	40d8      	lsrs	r0, r3
 8000498:	fa0c fc02 	lsl.w	ip, ip, r2
 800049c:	fa21 f303 	lsr.w	r3, r1, r3
 80004a0:	4091      	lsls	r1, r2
 80004a2:	4301      	orrs	r1, r0
 80004a4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004a8:	fa1f fe8c 	uxth.w	lr, ip
 80004ac:	fbb3 f0f7 	udiv	r0, r3, r7
 80004b0:	fb07 3610 	mls	r6, r7, r0, r3
 80004b4:	0c0b      	lsrs	r3, r1, #16
 80004b6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004ba:	fb00 f60e 	mul.w	r6, r0, lr
 80004be:	429e      	cmp	r6, r3
 80004c0:	fa04 f402 	lsl.w	r4, r4, r2
 80004c4:	d908      	bls.n	80004d8 <__udivmoddi4+0x260>
 80004c6:	eb1c 0303 	adds.w	r3, ip, r3
 80004ca:	f100 38ff 	add.w	r8, r0, #4294967295
 80004ce:	d22f      	bcs.n	8000530 <__udivmoddi4+0x2b8>
 80004d0:	429e      	cmp	r6, r3
 80004d2:	d92d      	bls.n	8000530 <__udivmoddi4+0x2b8>
 80004d4:	3802      	subs	r0, #2
 80004d6:	4463      	add	r3, ip
 80004d8:	1b9b      	subs	r3, r3, r6
 80004da:	b289      	uxth	r1, r1
 80004dc:	fbb3 f6f7 	udiv	r6, r3, r7
 80004e0:	fb07 3316 	mls	r3, r7, r6, r3
 80004e4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004e8:	fb06 f30e 	mul.w	r3, r6, lr
 80004ec:	428b      	cmp	r3, r1
 80004ee:	d908      	bls.n	8000502 <__udivmoddi4+0x28a>
 80004f0:	eb1c 0101 	adds.w	r1, ip, r1
 80004f4:	f106 38ff 	add.w	r8, r6, #4294967295
 80004f8:	d216      	bcs.n	8000528 <__udivmoddi4+0x2b0>
 80004fa:	428b      	cmp	r3, r1
 80004fc:	d914      	bls.n	8000528 <__udivmoddi4+0x2b0>
 80004fe:	3e02      	subs	r6, #2
 8000500:	4461      	add	r1, ip
 8000502:	1ac9      	subs	r1, r1, r3
 8000504:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000508:	e738      	b.n	800037c <__udivmoddi4+0x104>
 800050a:	462e      	mov	r6, r5
 800050c:	4628      	mov	r0, r5
 800050e:	e705      	b.n	800031c <__udivmoddi4+0xa4>
 8000510:	4606      	mov	r6, r0
 8000512:	e6e3      	b.n	80002dc <__udivmoddi4+0x64>
 8000514:	4618      	mov	r0, r3
 8000516:	e6f8      	b.n	800030a <__udivmoddi4+0x92>
 8000518:	454b      	cmp	r3, r9
 800051a:	d2a9      	bcs.n	8000470 <__udivmoddi4+0x1f8>
 800051c:	ebb9 0802 	subs.w	r8, r9, r2
 8000520:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000524:	3801      	subs	r0, #1
 8000526:	e7a3      	b.n	8000470 <__udivmoddi4+0x1f8>
 8000528:	4646      	mov	r6, r8
 800052a:	e7ea      	b.n	8000502 <__udivmoddi4+0x28a>
 800052c:	4620      	mov	r0, r4
 800052e:	e794      	b.n	800045a <__udivmoddi4+0x1e2>
 8000530:	4640      	mov	r0, r8
 8000532:	e7d1      	b.n	80004d8 <__udivmoddi4+0x260>
 8000534:	46d0      	mov	r8, sl
 8000536:	e77b      	b.n	8000430 <__udivmoddi4+0x1b8>
 8000538:	3b02      	subs	r3, #2
 800053a:	4461      	add	r1, ip
 800053c:	e732      	b.n	80003a4 <__udivmoddi4+0x12c>
 800053e:	4630      	mov	r0, r6
 8000540:	e709      	b.n	8000356 <__udivmoddi4+0xde>
 8000542:	4464      	add	r4, ip
 8000544:	3802      	subs	r0, #2
 8000546:	e742      	b.n	80003ce <__udivmoddi4+0x156>

08000548 <__aeabi_idiv0>:
 8000548:	4770      	bx	lr
 800054a:	bf00      	nop

0800054c <BAMOCAN_ID>:
//----------------------------------------------------------------------

// Ermittle Register nach Empfang Bamocar CAN-ID
//----------------------------------------------------------------------
void BAMOCAN_ID(uint8_t* data, uint8_t dlc)
{
 800054c:	b580      	push	{r7, lr}
 800054e:	b084      	sub	sp, #16
 8000550:	af00      	add	r7, sp, #0
 8000552:	6078      	str	r0, [r7, #4]
 8000554:	460b      	mov	r3, r1
 8000556:	70fb      	strb	r3, [r7, #3]
	uint8_t Reg = data[0];
 8000558:	687b      	ldr	r3, [r7, #4]
 800055a:	781b      	ldrb	r3, [r3, #0]
 800055c:	733b      	strb	r3, [r7, #12]
	uint16_t speed = 0, strom;
 800055e:	2300      	movs	r3, #0
 8000560:	817b      	strh	r3, [r7, #10]

	// Waehlen welches Register gesendet wurde
	switch (Reg)
 8000562:	7b3b      	ldrb	r3, [r7, #12]
 8000564:	2bd8      	cmp	r3, #216	; 0xd8
 8000566:	f000 80be 	beq.w	80006e6 <BAMOCAN_ID+0x19a>
 800056a:	2bd8      	cmp	r3, #216	; 0xd8
 800056c:	f300 8100 	bgt.w	8000770 <BAMOCAN_ID+0x224>
 8000570:	2ba8      	cmp	r3, #168	; 0xa8
 8000572:	d012      	beq.n	800059a <BAMOCAN_ID+0x4e>
 8000574:	2ba8      	cmp	r3, #168	; 0xa8
 8000576:	f300 80fb 	bgt.w	8000770 <BAMOCAN_ID+0x224>
 800057a:	2b8f      	cmp	r3, #143	; 0x8f
 800057c:	d077      	beq.n	800066e <BAMOCAN_ID+0x122>
 800057e:	2b8f      	cmp	r3, #143	; 0x8f
 8000580:	f300 80f6 	bgt.w	8000770 <BAMOCAN_ID+0x224>
 8000584:	2b5f      	cmp	r3, #95	; 0x5f
 8000586:	d025      	beq.n	80005d4 <BAMOCAN_ID+0x88>
 8000588:	2b5f      	cmp	r3, #95	; 0x5f
 800058a:	f300 80f1 	bgt.w	8000770 <BAMOCAN_ID+0x224>
 800058e:	2b1b      	cmp	r3, #27
 8000590:	f000 80d4 	beq.w	800073c <BAMOCAN_ID+0x1f0>
 8000594:	2b40      	cmp	r3, #64	; 0x40
 8000596:	d037      	beq.n	8000608 <BAMOCAN_ID+0xbc>
 8000598:	e0ea      	b.n	8000770 <BAMOCAN_ID+0x224>
	{
		// Drehzahl vom Bamocar bekommen
		case BAMOCAR_REG_N_ACT_FILTER:
			speed = ((data[2]<<8) + data[1]);
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	3302      	adds	r3, #2
 800059e:	781b      	ldrb	r3, [r3, #0]
 80005a0:	b29b      	uxth	r3, r3
 80005a2:	021b      	lsls	r3, r3, #8
 80005a4:	b29a      	uxth	r2, r3
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	3301      	adds	r3, #1
 80005aa:	781b      	ldrb	r3, [r3, #0]
 80005ac:	b29b      	uxth	r3, r3
 80005ae:	4413      	add	r3, r2
 80005b0:	817b      	strh	r3, [r7, #10]
			motor1.Drehzahl = speed;
 80005b2:	4a74      	ldr	r2, [pc, #464]	; (8000784 <BAMOCAN_ID+0x238>)
 80005b4:	897b      	ldrh	r3, [r7, #10]
 80005b6:	8053      	strh	r3, [r2, #2]
// Uart Ausgabe
#ifdef DEBUG_BAMOCAR
			uartTransmit("Motordrehzahl\n", 14);
 80005b8:	210e      	movs	r1, #14
 80005ba:	4873      	ldr	r0, [pc, #460]	; (8000788 <BAMOCAN_ID+0x23c>)
 80005bc:	f000 f900 	bl	80007c0 <uartTransmit>
			uartTransmitNumber(speed, 10);
 80005c0:	897b      	ldrh	r3, [r7, #10]
 80005c2:	210a      	movs	r1, #10
 80005c4:	4618      	mov	r0, r3
 80005c6:	f000 f90f 	bl	80007e8 <uartTransmitNumber>
			uartTransmit("\n", 1);
 80005ca:	2101      	movs	r1, #1
 80005cc:	486f      	ldr	r0, [pc, #444]	; (800078c <BAMOCAN_ID+0x240>)
 80005ce:	f000 f8f7 	bl	80007c0 <uartTransmit>
#endif
			break;
 80005d2:	e0d2      	b.n	800077a <BAMOCAN_ID+0x22e>

		// Stromwert von Bamocar bekommen
		case BAMOCAR_REG_I_ACT_FILTER:
			strom = ((data[2]<<8) + data[1]);
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	3302      	adds	r3, #2
 80005d8:	781b      	ldrb	r3, [r3, #0]
 80005da:	b29b      	uxth	r3, r3
 80005dc:	021b      	lsls	r3, r3, #8
 80005de:	b29a      	uxth	r2, r3
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	3301      	adds	r3, #1
 80005e4:	781b      	ldrb	r3, [r3, #0]
 80005e6:	b29b      	uxth	r3, r3
 80005e8:	4413      	add	r3, r2
 80005ea:	813b      	strh	r3, [r7, #8]

// Uart Ausgabe
#ifdef DEBUG
			uartTransmit("Motorstrom\n", 11);
 80005ec:	210b      	movs	r1, #11
 80005ee:	4868      	ldr	r0, [pc, #416]	; (8000790 <BAMOCAN_ID+0x244>)
 80005f0:	f000 f8e6 	bl	80007c0 <uartTransmit>
			uartTransmitNumber(strom, 10);
 80005f4:	893b      	ldrh	r3, [r7, #8]
 80005f6:	210a      	movs	r1, #10
 80005f8:	4618      	mov	r0, r3
 80005fa:	f000 f8f5 	bl	80007e8 <uartTransmitNumber>
			uartTransmit("\n", 1);
 80005fe:	2101      	movs	r1, #1
 8000600:	4862      	ldr	r0, [pc, #392]	; (800078c <BAMOCAN_ID+0x240>)
 8000602:	f000 f8dd 	bl	80007c0 <uartTransmit>
#endif

			break;
 8000606:	e0b8      	b.n	800077a <BAMOCAN_ID+0x22e>

		// Statusregister von Bamocar bekommen
		case BAMOCAR_REG_STATUS:
			bamocar_stat.status1 = ((data[4] << 24) + (data[3] << 16) + (data[2] << 8) + data[1]);
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	3304      	adds	r3, #4
 800060c:	781b      	ldrb	r3, [r3, #0]
 800060e:	061a      	lsls	r2, r3, #24
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	3303      	adds	r3, #3
 8000614:	781b      	ldrb	r3, [r3, #0]
 8000616:	041b      	lsls	r3, r3, #16
 8000618:	441a      	add	r2, r3
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	3302      	adds	r3, #2
 800061e:	781b      	ldrb	r3, [r3, #0]
 8000620:	021b      	lsls	r3, r3, #8
 8000622:	4413      	add	r3, r2
 8000624:	687a      	ldr	r2, [r7, #4]
 8000626:	3201      	adds	r2, #1
 8000628:	7812      	ldrb	r2, [r2, #0]
 800062a:	4413      	add	r3, r2
 800062c:	461a      	mov	r2, r3
 800062e:	4b59      	ldr	r3, [pc, #356]	; (8000794 <BAMOCAN_ID+0x248>)
 8000630:	601a      	str	r2, [r3, #0]

// Uart Ausgabe
#ifdef DEBUG
			uartTransmit("Bamocar Status\n", 15);
 8000632:	210f      	movs	r1, #15
 8000634:	4858      	ldr	r0, [pc, #352]	; (8000798 <BAMOCAN_ID+0x24c>)
 8000636:	f000 f8c3 	bl	80007c0 <uartTransmit>
			for (uint8_t i = 4; i > 0; i--)
 800063a:	2304      	movs	r3, #4
 800063c:	73fb      	strb	r3, [r7, #15]
 800063e:	e00e      	b.n	800065e <BAMOCAN_ID+0x112>
			{
				uartTransmitNumber(bamocar_stat.status[i-1], 16);
 8000640:	7bfb      	ldrb	r3, [r7, #15]
 8000642:	3b01      	subs	r3, #1
 8000644:	4a53      	ldr	r2, [pc, #332]	; (8000794 <BAMOCAN_ID+0x248>)
 8000646:	5cd3      	ldrb	r3, [r2, r3]
 8000648:	2110      	movs	r1, #16
 800064a:	4618      	mov	r0, r3
 800064c:	f000 f8cc 	bl	80007e8 <uartTransmitNumber>
				uartTransmit(" ", 1);
 8000650:	2101      	movs	r1, #1
 8000652:	4852      	ldr	r0, [pc, #328]	; (800079c <BAMOCAN_ID+0x250>)
 8000654:	f000 f8b4 	bl	80007c0 <uartTransmit>
			for (uint8_t i = 4; i > 0; i--)
 8000658:	7bfb      	ldrb	r3, [r7, #15]
 800065a:	3b01      	subs	r3, #1
 800065c:	73fb      	strb	r3, [r7, #15]
 800065e:	7bfb      	ldrb	r3, [r7, #15]
 8000660:	2b00      	cmp	r3, #0
 8000662:	d1ed      	bne.n	8000640 <BAMOCAN_ID+0xf4>
			}
			uartTransmit("\n", 1);
 8000664:	2101      	movs	r1, #1
 8000666:	4849      	ldr	r0, [pc, #292]	; (800078c <BAMOCAN_ID+0x240>)
 8000668:	f000 f8aa 	bl	80007c0 <uartTransmit>
#endif

			break;
 800066c:	e085      	b.n	800077a <BAMOCAN_ID+0x22e>

		// Errorregister von Bamocar bekommen
		case BAMOCAR_REG_ERROR:
			bamocar_error.error1 = ((data[2] << 8) + data[1]);
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	3302      	adds	r3, #2
 8000672:	781b      	ldrb	r3, [r3, #0]
 8000674:	b29b      	uxth	r3, r3
 8000676:	021b      	lsls	r3, r3, #8
 8000678:	b29a      	uxth	r2, r3
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	3301      	adds	r3, #1
 800067e:	781b      	ldrb	r3, [r3, #0]
 8000680:	b29b      	uxth	r3, r3
 8000682:	4413      	add	r3, r2
 8000684:	b29a      	uxth	r2, r3
 8000686:	4b46      	ldr	r3, [pc, #280]	; (80007a0 <BAMOCAN_ID+0x254>)
 8000688:	801a      	strh	r2, [r3, #0]
			bamocar_warnung.warnung1 = ((data[4] << 8) + data[3]);
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	3304      	adds	r3, #4
 800068e:	781b      	ldrb	r3, [r3, #0]
 8000690:	b29b      	uxth	r3, r3
 8000692:	021b      	lsls	r3, r3, #8
 8000694:	b29a      	uxth	r2, r3
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	3303      	adds	r3, #3
 800069a:	781b      	ldrb	r3, [r3, #0]
 800069c:	b29b      	uxth	r3, r3
 800069e:	4413      	add	r3, r2
 80006a0:	b29a      	uxth	r2, r3
 80006a2:	4b40      	ldr	r3, [pc, #256]	; (80007a4 <BAMOCAN_ID+0x258>)
 80006a4:	801a      	strh	r2, [r3, #0]

// Uart Ausgabe
#ifdef DEBUG
			uartTransmit("Bamocar Error\n", 14);
 80006a6:	210e      	movs	r1, #14
 80006a8:	483f      	ldr	r0, [pc, #252]	; (80007a8 <BAMOCAN_ID+0x25c>)
 80006aa:	f000 f889 	bl	80007c0 <uartTransmit>
			for (uint8_t i = 0; i < 4; i++)
 80006ae:	2300      	movs	r3, #0
 80006b0:	73bb      	strb	r3, [r7, #14]
 80006b2:	e010      	b.n	80006d6 <BAMOCAN_ID+0x18a>
			{
				uartTransmitNumber(data[1+i], 16);
 80006b4:	7bbb      	ldrb	r3, [r7, #14]
 80006b6:	3301      	adds	r3, #1
 80006b8:	461a      	mov	r2, r3
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	4413      	add	r3, r2
 80006be:	781b      	ldrb	r3, [r3, #0]
 80006c0:	2110      	movs	r1, #16
 80006c2:	4618      	mov	r0, r3
 80006c4:	f000 f890 	bl	80007e8 <uartTransmitNumber>
				uartTransmit(" ", 1);
 80006c8:	2101      	movs	r1, #1
 80006ca:	4834      	ldr	r0, [pc, #208]	; (800079c <BAMOCAN_ID+0x250>)
 80006cc:	f000 f878 	bl	80007c0 <uartTransmit>
			for (uint8_t i = 0; i < 4; i++)
 80006d0:	7bbb      	ldrb	r3, [r7, #14]
 80006d2:	3301      	adds	r3, #1
 80006d4:	73bb      	strb	r3, [r7, #14]
 80006d6:	7bbb      	ldrb	r3, [r7, #14]
 80006d8:	2b03      	cmp	r3, #3
 80006da:	d9eb      	bls.n	80006b4 <BAMOCAN_ID+0x168>
			}
			uartTransmit("\n", 1);
 80006dc:	2101      	movs	r1, #1
 80006de:	482b      	ldr	r0, [pc, #172]	; (800078c <BAMOCAN_ID+0x240>)
 80006e0:	f000 f86e 	bl	80007c0 <uartTransmit>
#endif

			break;
 80006e4:	e049      	b.n	800077a <BAMOCAN_ID+0x22e>

		// Status IO Register von Bamocar bekommen
		case BAMOCAR_REG_STATUS_IO:
			bamocar_IOstatus.status1 = ((data[2] << 8) + data[1]);
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	3302      	adds	r3, #2
 80006ea:	781b      	ldrb	r3, [r3, #0]
 80006ec:	b29b      	uxth	r3, r3
 80006ee:	021b      	lsls	r3, r3, #8
 80006f0:	b29a      	uxth	r2, r3
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	3301      	adds	r3, #1
 80006f6:	781b      	ldrb	r3, [r3, #0]
 80006f8:	b29b      	uxth	r3, r3
 80006fa:	4413      	add	r3, r2
 80006fc:	b29a      	uxth	r2, r3
 80006fe:	4b2b      	ldr	r3, [pc, #172]	; (80007ac <BAMOCAN_ID+0x260>)
 8000700:	801a      	strh	r2, [r3, #0]

// Uart Ausgabe
#ifdef DEBUG
			uartTransmit("Bamocar IO Status\n", 18);
 8000702:	2112      	movs	r1, #18
 8000704:	482a      	ldr	r0, [pc, #168]	; (80007b0 <BAMOCAN_ID+0x264>)
 8000706:	f000 f85b 	bl	80007c0 <uartTransmit>
			for (uint8_t i = 0; i < 2; i++)
 800070a:	2300      	movs	r3, #0
 800070c:	737b      	strb	r3, [r7, #13]
 800070e:	e00d      	b.n	800072c <BAMOCAN_ID+0x1e0>
			{
				uartTransmitNumber(bamocar_IOstatus.status[i], 16);
 8000710:	7b7b      	ldrb	r3, [r7, #13]
 8000712:	4a26      	ldr	r2, [pc, #152]	; (80007ac <BAMOCAN_ID+0x260>)
 8000714:	5cd3      	ldrb	r3, [r2, r3]
 8000716:	2110      	movs	r1, #16
 8000718:	4618      	mov	r0, r3
 800071a:	f000 f865 	bl	80007e8 <uartTransmitNumber>
				uartTransmit(" ", 1);
 800071e:	2101      	movs	r1, #1
 8000720:	481e      	ldr	r0, [pc, #120]	; (800079c <BAMOCAN_ID+0x250>)
 8000722:	f000 f84d 	bl	80007c0 <uartTransmit>
			for (uint8_t i = 0; i < 2; i++)
 8000726:	7b7b      	ldrb	r3, [r7, #13]
 8000728:	3301      	adds	r3, #1
 800072a:	737b      	strb	r3, [r7, #13]
 800072c:	7b7b      	ldrb	r3, [r7, #13]
 800072e:	2b01      	cmp	r3, #1
 8000730:	d9ee      	bls.n	8000710 <BAMOCAN_ID+0x1c4>
			}
			uartTransmit("\n", 1);
 8000732:	2101      	movs	r1, #1
 8000734:	4815      	ldr	r0, [pc, #84]	; (800078c <BAMOCAN_ID+0x240>)
 8000736:	f000 f843 	bl	80007c0 <uartTransmit>
#endif

			break;
 800073a:	e01e      	b.n	800077a <BAMOCAN_ID+0x22e>

		// Firmware von Bamocar ausgelesen
		case BAMOCAR_REG_FIRMWARE:
			bamocar_data.data = ((data[2]<<8) + data[1]);
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	3302      	adds	r3, #2
 8000740:	781b      	ldrb	r3, [r3, #0]
 8000742:	021b      	lsls	r3, r3, #8
 8000744:	687a      	ldr	r2, [r7, #4]
 8000746:	3201      	adds	r2, #1
 8000748:	7812      	ldrb	r2, [r2, #0]
 800074a:	4413      	add	r3, r2
 800074c:	461a      	mov	r2, r3
 800074e:	4b19      	ldr	r3, [pc, #100]	; (80007b4 <BAMOCAN_ID+0x268>)
 8000750:	601a      	str	r2, [r3, #0]

// Uart Ausgabe
#ifdef DEBUG
			uartTransmit("Firmware\n", 9);
 8000752:	2109      	movs	r1, #9
 8000754:	4818      	ldr	r0, [pc, #96]	; (80007b8 <BAMOCAN_ID+0x26c>)
 8000756:	f000 f833 	bl	80007c0 <uartTransmit>
			uartTransmitNumber(bamocar_data.data, 16);
 800075a:	4b16      	ldr	r3, [pc, #88]	; (80007b4 <BAMOCAN_ID+0x268>)
 800075c:	681b      	ldr	r3, [r3, #0]
 800075e:	2110      	movs	r1, #16
 8000760:	4618      	mov	r0, r3
 8000762:	f000 f841 	bl	80007e8 <uartTransmitNumber>
			uartTransmit("\n", 1);
 8000766:	2101      	movs	r1, #1
 8000768:	4808      	ldr	r0, [pc, #32]	; (800078c <BAMOCAN_ID+0x240>)
 800076a:	f000 f829 	bl	80007c0 <uartTransmit>
#endif

			break;
 800076e:	e004      	b.n	800077a <BAMOCAN_ID+0x22e>

		// Register fuer Bamocar nicht definiert, Fehler
		default:
			uartTransmit("Bamocar Register nicht definiert\n", 33);
 8000770:	2121      	movs	r1, #33	; 0x21
 8000772:	4812      	ldr	r0, [pc, #72]	; (80007bc <BAMOCAN_ID+0x270>)
 8000774:	f000 f824 	bl	80007c0 <uartTransmit>
			break;
 8000778:	bf00      	nop
	}
}
 800077a:	bf00      	nop
 800077c:	3710      	adds	r7, #16
 800077e:	46bd      	mov	sp, r7
 8000780:	bd80      	pop	{r7, pc}
 8000782:	bf00      	nop
 8000784:	20000270 	.word	0x20000270
 8000788:	080089b8 	.word	0x080089b8
 800078c:	080089c8 	.word	0x080089c8
 8000790:	080089cc 	.word	0x080089cc
 8000794:	200000f0 	.word	0x200000f0
 8000798:	080089d8 	.word	0x080089d8
 800079c:	080089e8 	.word	0x080089e8
 80007a0:	200000f4 	.word	0x200000f4
 80007a4:	200000f8 	.word	0x200000f8
 80007a8:	080089ec 	.word	0x080089ec
 80007ac:	200000ec 	.word	0x200000ec
 80007b0:	080089fc 	.word	0x080089fc
 80007b4:	200000fc 	.word	0x200000fc
 80007b8:	08008a10 	.word	0x08008a10
 80007bc:	08008a1c 	.word	0x08008a1c

080007c0 <uartTransmit>:
//----------------------------------------------------------------------

// Uart2 Transmit Funktion
//----------------------------------------------------------------------
void uartTransmit(const char *str, const size_t size)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b082      	sub	sp, #8
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	6078      	str	r0, [r7, #4]
 80007c8:	6039      	str	r1, [r7, #0]
	HAL_UART_Transmit(&huart2, (uint8_t *)str, size, 1000);
 80007ca:	683b      	ldr	r3, [r7, #0]
 80007cc:	b29a      	uxth	r2, r3
 80007ce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80007d2:	6879      	ldr	r1, [r7, #4]
 80007d4:	4803      	ldr	r0, [pc, #12]	; (80007e4 <uartTransmit+0x24>)
 80007d6:	f006 fdaf 	bl	8007338 <HAL_UART_Transmit>
}
 80007da:	bf00      	nop
 80007dc:	3708      	adds	r7, #8
 80007de:	46bd      	mov	sp, r7
 80007e0:	bd80      	pop	{r7, pc}
 80007e2:	bf00      	nop
 80007e4:	200002c4 	.word	0x200002c4

080007e8 <uartTransmitNumber>:
//----------------------------------------------------------------------

// Uart2 Transmit Nummer Funktion
//----------------------------------------------------------------------
void uartTransmitNumber(const uint32_t number, const uint32_t base)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b086      	sub	sp, #24
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	6078      	str	r0, [r7, #4]
 80007f0:	6039      	str	r1, [r7, #0]
	char str[11];

	utoa(number, str, base);
 80007f2:	683a      	ldr	r2, [r7, #0]
 80007f4:	f107 030c 	add.w	r3, r7, #12
 80007f8:	4619      	mov	r1, r3
 80007fa:	6878      	ldr	r0, [r7, #4]
 80007fc:	f008 f8ce 	bl	800899c <utoa>
	HAL_UART_Transmit(&huart2, (uint8_t *)str, strlen(str), 1000);
 8000800:	f107 030c 	add.w	r3, r7, #12
 8000804:	4618      	mov	r0, r3
 8000806:	f7ff fd17 	bl	8000238 <strlen>
 800080a:	4603      	mov	r3, r0
 800080c:	b29a      	uxth	r2, r3
 800080e:	f107 010c 	add.w	r1, r7, #12
 8000812:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000816:	4803      	ldr	r0, [pc, #12]	; (8000824 <uartTransmitNumber+0x3c>)
 8000818:	f006 fd8e 	bl	8007338 <HAL_UART_Transmit>
}
 800081c:	bf00      	nop
 800081e:	3718      	adds	r7, #24
 8000820:	46bd      	mov	sp, r7
 8000822:	bd80      	pop	{r7, pc}
 8000824:	200002c4 	.word	0x200002c4

08000828 <readDIS>:
CAN_TxHeaderTypeDef TxNavi = {0x6C0, 0, CAN_RTR_DATA, CAN_ID_STD, 8, DISABLE};
CAN_RxHeaderTypeDef RxNavi;


void readDIS(unsigned long id) 					// read waiting message(s) and send ack
{
 8000828:	b580      	push	{r7, lr}
 800082a:	b088      	sub	sp, #32
 800082c:	af00      	add	r7, sp, #0
 800082e:	6078      	str	r0, [r7, #4]
	uint8_t len = 0;
 8000830:	2300      	movs	r3, #0
 8000832:	77fb      	strb	r3, [r7, #31]
	uint8_t recBuf[8];
	uint8_t ackBuf[8];
	while (HAL_CAN_GetRxFifoFillLevel(&hcan2, CAN_RX_FIFO0) != 0)
 8000834:	e03a      	b.n	80008ac <readDIS+0x84>
	{
		HAL_CAN_GetRxMessage(&hcan2, CAN_RX_FIFO0, &RxNavi, recBuf);    			// read data,  len: data length, buf: data buf
 8000836:	f107 0314 	add.w	r3, r7, #20
 800083a:	4a22      	ldr	r2, [pc, #136]	; (80008c4 <readDIS+0x9c>)
 800083c:	2100      	movs	r1, #0
 800083e:	4822      	ldr	r0, [pc, #136]	; (80008c8 <readDIS+0xa0>)
 8000840:	f004 f99a 	bl	8004b78 <HAL_CAN_GetRxMessage>
		len = RxNavi.DLC;
 8000844:	4b1f      	ldr	r3, [pc, #124]	; (80008c4 <readDIS+0x9c>)
 8000846:	691b      	ldr	r3, [r3, #16]
 8000848:	77fb      	strb	r3, [r7, #31]
		if (RxNavi.StdId == id)
 800084a:	4b1e      	ldr	r3, [pc, #120]	; (80008c4 <readDIS+0x9c>)
 800084c:	681b      	ldr	r3, [r3, #0]
 800084e:	687a      	ldr	r2, [r7, #4]
 8000850:	429a      	cmp	r2, r3
 8000852:	d12b      	bne.n	80008ac <readDIS+0x84>
//			for(int i = 0; i<len; i++)  {  			// print the data
//				Serial.print(recBuf[i], HEX);
//				Serial.print("\t");
//			}
//			Serial.println();
			if (len > 1)							// if not an ack or A3
 8000854:	7ffb      	ldrb	r3, [r7, #31]
 8000856:	2b01      	cmp	r3, #1
 8000858:	d928      	bls.n	80008ac <readDIS+0x84>
			{
				recCounter++;
 800085a:	4b1c      	ldr	r3, [pc, #112]	; (80008cc <readDIS+0xa4>)
 800085c:	781b      	ldrb	r3, [r3, #0]
 800085e:	3301      	adds	r3, #1
 8000860:	b2da      	uxtb	r2, r3
 8000862:	4b1a      	ldr	r3, [pc, #104]	; (80008cc <readDIS+0xa4>)
 8000864:	701a      	strb	r2, [r3, #0]
				/* Send ack */
				if (recBuf[0] < 0x20)  					// Don't ack 2X message */
 8000866:	7d3b      	ldrb	r3, [r7, #20]
 8000868:	2b1f      	cmp	r3, #31
 800086a:	d81f      	bhi.n	80008ac <readDIS+0x84>
				{
					ackBuf[0] = (0xB0 + recCounter % 15);
 800086c:	4b17      	ldr	r3, [pc, #92]	; (80008cc <readDIS+0xa4>)
 800086e:	781a      	ldrb	r2, [r3, #0]
 8000870:	4b17      	ldr	r3, [pc, #92]	; (80008d0 <readDIS+0xa8>)
 8000872:	fba3 1302 	umull	r1, r3, r3, r2
 8000876:	08d9      	lsrs	r1, r3, #3
 8000878:	460b      	mov	r3, r1
 800087a:	011b      	lsls	r3, r3, #4
 800087c:	1a5b      	subs	r3, r3, r1
 800087e:	1ad3      	subs	r3, r2, r3
 8000880:	b2db      	uxtb	r3, r3
 8000882:	3b50      	subs	r3, #80	; 0x50
 8000884:	b2db      	uxtb	r3, r3
 8000886:	733b      	strb	r3, [r7, #12]
					TxNavi.DLC = 1;
 8000888:	4b12      	ldr	r3, [pc, #72]	; (80008d4 <readDIS+0xac>)
 800088a:	2201      	movs	r2, #1
 800088c:	611a      	str	r2, [r3, #16]
					HAL_CAN_AddTxMessage(&hcan2, &TxNavi, ackBuf, (uint32_t *)CAN_TX_MAILBOX0);
 800088e:	f107 020c 	add.w	r2, r7, #12
 8000892:	2301      	movs	r3, #1
 8000894:	490f      	ldr	r1, [pc, #60]	; (80008d4 <readDIS+0xac>)
 8000896:	480c      	ldr	r0, [pc, #48]	; (80008c8 <readDIS+0xa0>)
 8000898:	f004 f87a 	bl	8004990 <HAL_CAN_AddTxMessage>
					while(HAL_CAN_IsTxMessagePending(&hcan2, CAN_TX_MAILBOX0) == 1)
 800089c:	bf00      	nop
 800089e:	2101      	movs	r1, #1
 80008a0:	4809      	ldr	r0, [pc, #36]	; (80008c8 <readDIS+0xa0>)
 80008a2:	f004 f945 	bl	8004b30 <HAL_CAN_IsTxMessagePending>
 80008a6:	4603      	mov	r3, r0
 80008a8:	2b01      	cmp	r3, #1
 80008aa:	d0f8      	beq.n	800089e <readDIS+0x76>
	while (HAL_CAN_GetRxFifoFillLevel(&hcan2, CAN_RX_FIFO0) != 0)
 80008ac:	2100      	movs	r1, #0
 80008ae:	4806      	ldr	r0, [pc, #24]	; (80008c8 <readDIS+0xa0>)
 80008b0:	f004 fa74 	bl	8004d9c <HAL_CAN_GetRxFifoFillLevel>
 80008b4:	4603      	mov	r3, r0
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d1bd      	bne.n	8000836 <readDIS+0xe>
//					Serial.println();
				}
			}
		}
	}
}
 80008ba:	bf00      	nop
 80008bc:	bf00      	nop
 80008be:	3720      	adds	r7, #32
 80008c0:	46bd      	mov	sp, r7
 80008c2:	bd80      	pop	{r7, pc}
 80008c4:	20000108 	.word	0x20000108
 80008c8:	200001d8 	.word	0x200001d8
 80008cc:	20000105 	.word	0x20000105
 80008d0:	88888889 	.word	0x88888889
 80008d4:	2000000c 	.word	0x2000000c

080008d8 <sendDIS>:

uint8_t sendDIS(unsigned long id, uint8_t len, uint8_t *message)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	b08c      	sub	sp, #48	; 0x30
 80008dc:	af00      	add	r7, sp, #0
 80008de:	60f8      	str	r0, [r7, #12]
 80008e0:	460b      	mov	r3, r1
 80008e2:	607a      	str	r2, [r7, #4]
 80008e4:	72fb      	strb	r3, [r7, #11]
	uint8_t sendBuf[8]={0};
 80008e6:	2300      	movs	r3, #0
 80008e8:	61fb      	str	r3, [r7, #28]
 80008ea:	2300      	movs	r3, #0
 80008ec:	623b      	str	r3, [r7, #32]
	uint8_t ack = 0;
 80008ee:	2300      	movs	r3, #0
 80008f0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	for(int i = 0; i < len; i++)   						// copy message to buffer
 80008f4:	2300      	movs	r3, #0
 80008f6:	62bb      	str	r3, [r7, #40]	; 0x28
 80008f8:	e00c      	b.n	8000914 <sendDIS+0x3c>
	{
		sendBuf[i] = message[i];
 80008fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80008fc:	687a      	ldr	r2, [r7, #4]
 80008fe:	4413      	add	r3, r2
 8000900:	7819      	ldrb	r1, [r3, #0]
 8000902:	f107 021c 	add.w	r2, r7, #28
 8000906:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000908:	4413      	add	r3, r2
 800090a:	460a      	mov	r2, r1
 800090c:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < len; i++)   						// copy message to buffer
 800090e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000910:	3301      	adds	r3, #1
 8000912:	62bb      	str	r3, [r7, #40]	; 0x28
 8000914:	7afb      	ldrb	r3, [r7, #11]
 8000916:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000918:	429a      	cmp	r2, r3
 800091a:	dbee      	blt.n	80008fa <sendDIS+0x22>
	}
	if ((sendBuf[0] == 0xA3) || (sendBuf[0] == 0xA0))
 800091c:	7f3b      	ldrb	r3, [r7, #28]
 800091e:	2ba3      	cmp	r3, #163	; 0xa3
 8000920:	d002      	beq.n	8000928 <sendDIS+0x50>
 8000922:	7f3b      	ldrb	r3, [r7, #28]
 8000924:	2ba0      	cmp	r3, #160	; 0xa0
 8000926:	d103      	bne.n	8000930 <sendDIS+0x58>
	{
		expectedAck = LONG_ACK;
 8000928:	4b53      	ldr	r3, [pc, #332]	; (8000a78 <sendDIS+0x1a0>)
 800092a:	2201      	movs	r2, #1
 800092c:	701a      	strb	r2, [r3, #0]
 800092e:	e01e      	b.n	800096e <sendDIS+0x96>
	}
	else
	{
		sendBuf[0] = (sendBuf[0]) + (sendCounter % 16);		// set sequence count
 8000930:	7f3a      	ldrb	r2, [r7, #28]
 8000932:	4b52      	ldr	r3, [pc, #328]	; (8000a7c <sendDIS+0x1a4>)
 8000934:	781b      	ldrb	r3, [r3, #0]
 8000936:	f003 030f 	and.w	r3, r3, #15
 800093a:	b2db      	uxtb	r3, r3
 800093c:	4413      	add	r3, r2
 800093e:	b2db      	uxtb	r3, r3
 8000940:	773b      	strb	r3, [r7, #28]
		sendCounter++;
 8000942:	4b4e      	ldr	r3, [pc, #312]	; (8000a7c <sendDIS+0x1a4>)
 8000944:	781b      	ldrb	r3, [r3, #0]
 8000946:	3301      	adds	r3, #1
 8000948:	b2da      	uxtb	r2, r3
 800094a:	4b4c      	ldr	r3, [pc, #304]	; (8000a7c <sendDIS+0x1a4>)
 800094c:	701a      	strb	r2, [r3, #0]
		if (sendBuf[0] >= 0x20)
 800094e:	7f3b      	ldrb	r3, [r7, #28]
 8000950:	2b1f      	cmp	r3, #31
 8000952:	d909      	bls.n	8000968 <sendDIS+0x90>
		{
			expectedAck = NO_ACK;
 8000954:	4b48      	ldr	r3, [pc, #288]	; (8000a78 <sendDIS+0x1a0>)
 8000956:	2203      	movs	r2, #3
 8000958:	701a      	strb	r2, [r3, #0]
			ack = 1;
 800095a:	2301      	movs	r3, #1
 800095c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			HAL_Delay(50);  									// don't send multi-line messages too fast
 8000960:	2032      	movs	r0, #50	; 0x32
 8000962:	f003 f94f 	bl	8003c04 <HAL_Delay>
 8000966:	e002      	b.n	800096e <sendDIS+0x96>
		}
		else
		{
			expectedAck = NORMAL_ACK;
 8000968:	4b43      	ldr	r3, [pc, #268]	; (8000a78 <sendDIS+0x1a0>)
 800096a:	2202      	movs	r2, #2
 800096c:	701a      	strb	r2, [r3, #0]
		}
	}
	/* Check for waiting message */
	readDIS(DIS_REC_ID);
 800096e:	4b44      	ldr	r3, [pc, #272]	; (8000a80 <sendDIS+0x1a8>)
 8000970:	681b      	ldr	r3, [r3, #0]
 8000972:	4618      	mov	r0, r3
 8000974:	f7ff ff58 	bl	8000828 <readDIS>
	/* Send the message */
	TxNavi.DLC = len;
 8000978:	7afb      	ldrb	r3, [r7, #11]
 800097a:	4a42      	ldr	r2, [pc, #264]	; (8000a84 <sendDIS+0x1ac>)
 800097c:	6113      	str	r3, [r2, #16]
	HAL_CAN_AddTxMessage(&hcan2, &TxNavi, sendBuf, (uint32_t *)CAN_TX_MAILBOX0);
 800097e:	f107 021c 	add.w	r2, r7, #28
 8000982:	2301      	movs	r3, #1
 8000984:	493f      	ldr	r1, [pc, #252]	; (8000a84 <sendDIS+0x1ac>)
 8000986:	4840      	ldr	r0, [pc, #256]	; (8000a88 <sendDIS+0x1b0>)
 8000988:	f004 f802 	bl	8004990 <HAL_CAN_AddTxMessage>
	while(HAL_CAN_IsTxMessagePending(&hcan2, CAN_TX_MAILBOX0) == 1)
 800098c:	bf00      	nop
 800098e:	2101      	movs	r1, #1
 8000990:	483d      	ldr	r0, [pc, #244]	; (8000a88 <sendDIS+0x1b0>)
 8000992:	f004 f8cd 	bl	8004b30 <HAL_CAN_IsTxMessagePending>
 8000996:	4603      	mov	r3, r0
 8000998:	2b01      	cmp	r3, #1
 800099a:	d0f8      	beq.n	800098e <sendDIS+0xb6>
//	}
//	Serial.println();

/* Wait for Ack */
	uint8_t ackBuf[8];
	delayStart = millis();
 800099c:	f001 fafe 	bl	8001f9c <millis>
 80009a0:	4603      	mov	r3, r0
 80009a2:	4a3a      	ldr	r2, [pc, #232]	; (8000a8c <sendDIS+0x1b4>)
 80009a4:	6013      	str	r3, [r2, #0]
	while (responseTime >=(millis() - delayStart) && (ack == 0))
 80009a6:	e052      	b.n	8000a4e <sendDIS+0x176>
	{
		if((HAL_CAN_GetRxFifoFillLevel(&hcan2, CAN_RX_FIFO0) != 0) && (ack == 0))        // check if data coming
 80009a8:	2100      	movs	r1, #0
 80009aa:	4837      	ldr	r0, [pc, #220]	; (8000a88 <sendDIS+0x1b0>)
 80009ac:	f004 f9f6 	bl	8004d9c <HAL_CAN_GetRxFifoFillLevel>
 80009b0:	4603      	mov	r3, r0
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	d04a      	beq.n	8000a4c <sendDIS+0x174>
 80009b6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d146      	bne.n	8000a4c <sendDIS+0x174>
		{
			HAL_CAN_GetRxMessage(&hcan2, CAN_RX_FIFO0, &RxNavi, ackBuf);
 80009be:	f107 0314 	add.w	r3, r7, #20
 80009c2:	4a33      	ldr	r2, [pc, #204]	; (8000a90 <sendDIS+0x1b8>)
 80009c4:	2100      	movs	r1, #0
 80009c6:	4830      	ldr	r0, [pc, #192]	; (8000a88 <sendDIS+0x1b0>)
 80009c8:	f004 f8d6 	bl	8004b78 <HAL_CAN_GetRxMessage>
			len = RxNavi.DLC;
 80009cc:	4b30      	ldr	r3, [pc, #192]	; (8000a90 <sendDIS+0x1b8>)
 80009ce:	691b      	ldr	r3, [r3, #16]
 80009d0:	72fb      	strb	r3, [r7, #11]
			if (RxNavi.StdId == DIS_REC_ID)
 80009d2:	4b2f      	ldr	r3, [pc, #188]	; (8000a90 <sendDIS+0x1b8>)
 80009d4:	681a      	ldr	r2, [r3, #0]
 80009d6:	4b2a      	ldr	r3, [pc, #168]	; (8000a80 <sendDIS+0x1a8>)
 80009d8:	681b      	ldr	r3, [r3, #0]
 80009da:	429a      	cmp	r2, r3
 80009dc:	d136      	bne.n	8000a4c <sendDIS+0x174>
//				for(int i = 0; i<len; i++)  {  // print the data
//					Serial.print(ackBuf[i], HEX);
//					Serial.print("\t");
//				}
//				Serial.println();
				switch (expectedAck)
 80009de:	4b26      	ldr	r3, [pc, #152]	; (8000a78 <sendDIS+0x1a0>)
 80009e0:	781b      	ldrb	r3, [r3, #0]
 80009e2:	2b01      	cmp	r3, #1
 80009e4:	d002      	beq.n	80009ec <sendDIS+0x114>
 80009e6:	2b02      	cmp	r3, #2
 80009e8:	d01c      	beq.n	8000a24 <sendDIS+0x14c>
 80009ea:	e030      	b.n	8000a4e <sendDIS+0x176>
				{
					case LONG_ACK:
						ack = 1;
 80009ec:	2301      	movs	r3, #1
 80009ee:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
						for(int i = 0; i<len; i++)
 80009f2:	2300      	movs	r3, #0
 80009f4:	627b      	str	r3, [r7, #36]	; 0x24
 80009f6:	e010      	b.n	8000a1a <sendDIS+0x142>
						{
							if (ackBuf[i] != A0_RESPONSE[i])
 80009f8:	f107 0214 	add.w	r2, r7, #20
 80009fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009fe:	4413      	add	r3, r2
 8000a00:	781a      	ldrb	r2, [r3, #0]
 8000a02:	4924      	ldr	r1, [pc, #144]	; (8000a94 <sendDIS+0x1bc>)
 8000a04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a06:	440b      	add	r3, r1
 8000a08:	781b      	ldrb	r3, [r3, #0]
 8000a0a:	429a      	cmp	r2, r3
 8000a0c:	d002      	beq.n	8000a14 <sendDIS+0x13c>
							{
								ack = 0;
 8000a0e:	2300      	movs	r3, #0
 8000a10:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
						for(int i = 0; i<len; i++)
 8000a14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a16:	3301      	adds	r3, #1
 8000a18:	627b      	str	r3, [r7, #36]	; 0x24
 8000a1a:	7afb      	ldrb	r3, [r7, #11]
 8000a1c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000a1e:	429a      	cmp	r2, r3
 8000a20:	dbea      	blt.n	80009f8 <sendDIS+0x120>
							}
						}
					break;
 8000a22:	e014      	b.n	8000a4e <sendDIS+0x176>
					case NORMAL_ACK :
						if (ackBuf[0] == (0xB0 + (recCounter % 15)))
 8000a24:	7d3b      	ldrb	r3, [r7, #20]
 8000a26:	4618      	mov	r0, r3
 8000a28:	4b1b      	ldr	r3, [pc, #108]	; (8000a98 <sendDIS+0x1c0>)
 8000a2a:	781a      	ldrb	r2, [r3, #0]
 8000a2c:	4b1b      	ldr	r3, [pc, #108]	; (8000a9c <sendDIS+0x1c4>)
 8000a2e:	fba3 1302 	umull	r1, r3, r3, r2
 8000a32:	08d9      	lsrs	r1, r3, #3
 8000a34:	460b      	mov	r3, r1
 8000a36:	011b      	lsls	r3, r3, #4
 8000a38:	1a5b      	subs	r3, r3, r1
 8000a3a:	1ad3      	subs	r3, r2, r3
 8000a3c:	b2db      	uxtb	r3, r3
 8000a3e:	33b0      	adds	r3, #176	; 0xb0
 8000a40:	4298      	cmp	r0, r3
 8000a42:	d104      	bne.n	8000a4e <sendDIS+0x176>
						{
							ack = 1;
 8000a44:	2301      	movs	r3, #1
 8000a46:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
						}
					break;
 8000a4a:	e000      	b.n	8000a4e <sendDIS+0x176>
				}
			}
 8000a4c:	bf00      	nop
	while (responseTime >=(millis() - delayStart) && (ack == 0))
 8000a4e:	f001 faa5 	bl	8001f9c <millis>
 8000a52:	4602      	mov	r2, r0
 8000a54:	4b0d      	ldr	r3, [pc, #52]	; (8000a8c <sendDIS+0x1b4>)
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	1ad2      	subs	r2, r2, r3
 8000a5a:	4b11      	ldr	r3, [pc, #68]	; (8000aa0 <sendDIS+0x1c8>)
 8000a5c:	681b      	ldr	r3, [r3, #0]
 8000a5e:	429a      	cmp	r2, r3
 8000a60:	d803      	bhi.n	8000a6a <sendDIS+0x192>
 8000a62:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d09e      	beq.n	80009a8 <sendDIS+0xd0>
		}
	}
	return ack;
 8000a6a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8000a6e:	4618      	mov	r0, r3
 8000a70:	3730      	adds	r7, #48	; 0x30
 8000a72:	46bd      	mov	sp, r7
 8000a74:	bd80      	pop	{r7, pc}
 8000a76:	bf00      	nop
 8000a78:	20000106 	.word	0x20000106
 8000a7c:	20000104 	.word	0x20000104
 8000a80:	20000028 	.word	0x20000028
 8000a84:	2000000c 	.word	0x2000000c
 8000a88:	200001d8 	.word	0x200001d8
 8000a8c:	20000100 	.word	0x20000100
 8000a90:	20000108 	.word	0x20000108
 8000a94:	20000004 	.word	0x20000004
 8000a98:	20000105 	.word	0x20000105
 8000a9c:	88888889 	.word	0x88888889
 8000aa0:	20000000 	.word	0x20000000

08000aa4 <waitDIS>:

void waitDIS(unsigned long id, uint8_t *message) 			// wait for message
{
 8000aa4:	b590      	push	{r4, r7, lr}
 8000aa6:	b089      	sub	sp, #36	; 0x24
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
 8000aac:	6039      	str	r1, [r7, #0]
	uint8_t messageReceived = 0;
 8000aae:	2300      	movs	r3, #0
 8000ab0:	77fb      	strb	r3, [r7, #31]
	delayStart = millis();
 8000ab2:	f001 fa73 	bl	8001f9c <millis>
 8000ab6:	4603      	mov	r3, r0
 8000ab8:	4a35      	ldr	r2, [pc, #212]	; (8000b90 <waitDIS+0xec>)
 8000aba:	6013      	str	r3, [r2, #0]
	uint8_t recBuf[8];
	uint8_t ackBuf[8];

	while (responseTime >=(millis() - delayStart) && (messageReceived == 0))
 8000abc:	e056      	b.n	8000b6c <waitDIS+0xc8>
	{
		if((HAL_CAN_GetRxFifoFillLevel(&hcan2, CAN_RX_FIFO0) != 0) && (messageReceived == 0))        // check if data coming
 8000abe:	2100      	movs	r1, #0
 8000ac0:	4834      	ldr	r0, [pc, #208]	; (8000b94 <waitDIS+0xf0>)
 8000ac2:	f004 f96b 	bl	8004d9c <HAL_CAN_GetRxFifoFillLevel>
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d04f      	beq.n	8000b6c <waitDIS+0xc8>
 8000acc:	7ffb      	ldrb	r3, [r7, #31]
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	d14c      	bne.n	8000b6c <waitDIS+0xc8>
		{
			HAL_CAN_GetRxMessage(&hcan2, CAN_RX_FIFO0, &RxNavi, recBuf);    				// read data,  len: data length, buf: data buf
 8000ad2:	f107 0314 	add.w	r3, r7, #20
 8000ad6:	4a30      	ldr	r2, [pc, #192]	; (8000b98 <waitDIS+0xf4>)
 8000ad8:	2100      	movs	r1, #0
 8000ada:	482e      	ldr	r0, [pc, #184]	; (8000b94 <waitDIS+0xf0>)
 8000adc:	f004 f84c 	bl	8004b78 <HAL_CAN_GetRxMessage>
			if (RxNavi.StdId == id)
 8000ae0:	4b2d      	ldr	r3, [pc, #180]	; (8000b98 <waitDIS+0xf4>)
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	687a      	ldr	r2, [r7, #4]
 8000ae6:	429a      	cmp	r2, r3
 8000ae8:	d140      	bne.n	8000b6c <waitDIS+0xc8>
			{
				if (recBuf[0] == (message[0] + (recCounter % 15)))
 8000aea:	7d3b      	ldrb	r3, [r7, #20]
 8000aec:	4618      	mov	r0, r3
 8000aee:	683b      	ldr	r3, [r7, #0]
 8000af0:	781b      	ldrb	r3, [r3, #0]
 8000af2:	461c      	mov	r4, r3
 8000af4:	4b29      	ldr	r3, [pc, #164]	; (8000b9c <waitDIS+0xf8>)
 8000af6:	781a      	ldrb	r2, [r3, #0]
 8000af8:	4b29      	ldr	r3, [pc, #164]	; (8000ba0 <waitDIS+0xfc>)
 8000afa:	fba3 1302 	umull	r1, r3, r3, r2
 8000afe:	08d9      	lsrs	r1, r3, #3
 8000b00:	460b      	mov	r3, r1
 8000b02:	011b      	lsls	r3, r3, #4
 8000b04:	1a5b      	subs	r3, r3, r1
 8000b06:	1ad3      	subs	r3, r2, r3
 8000b08:	b2db      	uxtb	r3, r3
 8000b0a:	4423      	add	r3, r4
 8000b0c:	4298      	cmp	r0, r3
 8000b0e:	d101      	bne.n	8000b14 <waitDIS+0x70>
				{
					messageReceived = 1;
 8000b10:	2301      	movs	r3, #1
 8000b12:	77fb      	strb	r3, [r7, #31]
//				for(int i = 0; i<len; i++)  {  			// print the data
//					Serial.print(recBuf[i], HEX);
//					Serial.print("\t");
//				}
//				Serial.println();
				if (messageReceived)
 8000b14:	7ffb      	ldrb	r3, [r7, #31]
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d005      	beq.n	8000b26 <waitDIS+0x82>
				{
					recCounter++;
 8000b1a:	4b20      	ldr	r3, [pc, #128]	; (8000b9c <waitDIS+0xf8>)
 8000b1c:	781b      	ldrb	r3, [r3, #0]
 8000b1e:	3301      	adds	r3, #1
 8000b20:	b2da      	uxtb	r2, r3
 8000b22:	4b1e      	ldr	r3, [pc, #120]	; (8000b9c <waitDIS+0xf8>)
 8000b24:	701a      	strb	r2, [r3, #0]
				}
				if (recBuf[0] < 0x20)  					// Don't ack 2X message */
 8000b26:	7d3b      	ldrb	r3, [r7, #20]
 8000b28:	2b1f      	cmp	r3, #31
 8000b2a:	d81f      	bhi.n	8000b6c <waitDIS+0xc8>
				{
					ackBuf[0] = (0xB0 + recCounter % 15);
 8000b2c:	4b1b      	ldr	r3, [pc, #108]	; (8000b9c <waitDIS+0xf8>)
 8000b2e:	781a      	ldrb	r2, [r3, #0]
 8000b30:	4b1b      	ldr	r3, [pc, #108]	; (8000ba0 <waitDIS+0xfc>)
 8000b32:	fba3 1302 	umull	r1, r3, r3, r2
 8000b36:	08d9      	lsrs	r1, r3, #3
 8000b38:	460b      	mov	r3, r1
 8000b3a:	011b      	lsls	r3, r3, #4
 8000b3c:	1a5b      	subs	r3, r3, r1
 8000b3e:	1ad3      	subs	r3, r2, r3
 8000b40:	b2db      	uxtb	r3, r3
 8000b42:	3b50      	subs	r3, #80	; 0x50
 8000b44:	b2db      	uxtb	r3, r3
 8000b46:	733b      	strb	r3, [r7, #12]
//					CAN.sendMsgBuf(DIS_SEND_ID, 0, 1, ackBuf);
					TxNavi.DLC = 1;
 8000b48:	4b16      	ldr	r3, [pc, #88]	; (8000ba4 <waitDIS+0x100>)
 8000b4a:	2201      	movs	r2, #1
 8000b4c:	611a      	str	r2, [r3, #16]
					HAL_CAN_AddTxMessage(&hcan2, &TxNavi, ackBuf, (uint32_t *)CAN_TX_MAILBOX0);
 8000b4e:	f107 020c 	add.w	r2, r7, #12
 8000b52:	2301      	movs	r3, #1
 8000b54:	4913      	ldr	r1, [pc, #76]	; (8000ba4 <waitDIS+0x100>)
 8000b56:	480f      	ldr	r0, [pc, #60]	; (8000b94 <waitDIS+0xf0>)
 8000b58:	f003 ff1a 	bl	8004990 <HAL_CAN_AddTxMessage>
					while(HAL_CAN_IsTxMessagePending(&hcan2, CAN_TX_MAILBOX0) == 1)
 8000b5c:	bf00      	nop
 8000b5e:	2101      	movs	r1, #1
 8000b60:	480c      	ldr	r0, [pc, #48]	; (8000b94 <waitDIS+0xf0>)
 8000b62:	f003 ffe5 	bl	8004b30 <HAL_CAN_IsTxMessagePending>
 8000b66:	4603      	mov	r3, r0
 8000b68:	2b01      	cmp	r3, #1
 8000b6a:	d0f8      	beq.n	8000b5e <waitDIS+0xba>
	while (responseTime >=(millis() - delayStart) && (messageReceived == 0))
 8000b6c:	f001 fa16 	bl	8001f9c <millis>
 8000b70:	4602      	mov	r2, r0
 8000b72:	4b07      	ldr	r3, [pc, #28]	; (8000b90 <waitDIS+0xec>)
 8000b74:	681b      	ldr	r3, [r3, #0]
 8000b76:	1ad2      	subs	r2, r2, r3
 8000b78:	4b0b      	ldr	r3, [pc, #44]	; (8000ba8 <waitDIS+0x104>)
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	429a      	cmp	r2, r3
 8000b7e:	d802      	bhi.n	8000b86 <waitDIS+0xe2>
 8000b80:	7ffb      	ldrb	r3, [r7, #31]
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d09b      	beq.n	8000abe <waitDIS+0x1a>
//					Serial.println();
				}
			}
		}
	}
}
 8000b86:	bf00      	nop
 8000b88:	3724      	adds	r7, #36	; 0x24
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	bd90      	pop	{r4, r7, pc}
 8000b8e:	bf00      	nop
 8000b90:	20000100 	.word	0x20000100
 8000b94:	200001d8 	.word	0x200001d8
 8000b98:	20000108 	.word	0x20000108
 8000b9c:	20000105 	.word	0x20000105
 8000ba0:	88888889 	.word	0x88888889
 8000ba4:	2000000c 	.word	0x2000000c
 8000ba8:	20000000 	.word	0x20000000

08000bac <initDIS>:
const uint8_t  NO_ACK = 4;




void initDIS(void) {
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b082      	sub	sp, #8
 8000bb0:	af00      	add	r7, sp, #0

	sendCounter = 0;
 8000bb2:	4b69      	ldr	r3, [pc, #420]	; (8000d58 <initDIS+0x1ac>)
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	701a      	strb	r2, [r3, #0]
	recCounter = 0;		
 8000bb8:	4b68      	ldr	r3, [pc, #416]	; (8000d5c <initDIS+0x1b0>)
 8000bba:	2200      	movs	r2, #0
 8000bbc:	701a      	strb	r2, [r3, #0]

 
  /* Establish Comms */

  
    sendDIS(DIS_SEND_ID, sizeof(A0_MESSAGE), A0_MESSAGE);				// {0xA0, 0x0F, 0x8A, 0xFF, 0x4A, 0xFF}
 8000bbe:	4b68      	ldr	r3, [pc, #416]	; (8000d60 <initDIS+0x1b4>)
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	4a68      	ldr	r2, [pc, #416]	; (8000d64 <initDIS+0x1b8>)
 8000bc4:	2106      	movs	r1, #6
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	f7ff fe86 	bl	80008d8 <sendDIS>
	HAL_Delay(10);
 8000bcc:	200a      	movs	r0, #10
 8000bce:	f003 f819 	bl	8003c04 <HAL_Delay>
    sendDIS(DIS_SEND_ID,  sizeof(M15_SEND), M15_SEND);					// {0x10, 0x15, 0x02, 0x01, 0x02, 0x00, 0x00}
 8000bd2:	4b63      	ldr	r3, [pc, #396]	; (8000d60 <initDIS+0x1b4>)
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	4a64      	ldr	r2, [pc, #400]	; (8000d68 <initDIS+0x1bc>)
 8000bd8:	2107      	movs	r1, #7
 8000bda:	4618      	mov	r0, r3
 8000bdc:	f7ff fe7c 	bl	80008d8 <sendDIS>
    waitDIS(DIS_REC_ID, M00_01_REC);									// {0x10, 0x00, 0x01}
 8000be0:	4b62      	ldr	r3, [pc, #392]	; (8000d6c <initDIS+0x1c0>)
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	4962      	ldr	r1, [pc, #392]	; (8000d70 <initDIS+0x1c4>)
 8000be6:	4618      	mov	r0, r3
 8000be8:	f7ff ff5c 	bl	8000aa4 <waitDIS>
	HAL_Delay(10);
 8000bec:	200a      	movs	r0, #10
 8000bee:	f003 f809 	bl	8003c04 <HAL_Delay>
    sendDIS(DIS_SEND_ID,  sizeof(M01_02_00_SEND), M01_02_00_SEND);		// {0x10, 0x01, 0x02, 0x00}
 8000bf2:	4b5b      	ldr	r3, [pc, #364]	; (8000d60 <initDIS+0x1b4>)
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	4a5f      	ldr	r2, [pc, #380]	; (8000d74 <initDIS+0x1c8>)
 8000bf8:	2104      	movs	r1, #4
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	f7ff fe6c 	bl	80008d8 <sendDIS>
    waitDIS(DIS_REC_ID, M00_01_REC);									// {0x10, 0x00, 0x01}
 8000c00:	4b5a      	ldr	r3, [pc, #360]	; (8000d6c <initDIS+0x1c0>)
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	495a      	ldr	r1, [pc, #360]	; (8000d70 <initDIS+0x1c4>)
 8000c06:	4618      	mov	r0, r3
 8000c08:	f7ff ff4c 	bl	8000aa4 <waitDIS>
	HAL_Delay(10);
 8000c0c:	200a      	movs	r0, #10
 8000c0e:	f002 fff9 	bl	8003c04 <HAL_Delay>
    for(int i = 0; i<4; i++)  { 
 8000c12:	2300      	movs	r3, #0
 8000c14:	607b      	str	r3, [r7, #4]
 8000c16:	e00c      	b.n	8000c32 <initDIS+0x86>
		sendDIS(DIS_SEND_ID,  sizeof(A3_MESSAGE), A3_MESSAGE);			// {0xA3}
 8000c18:	4b51      	ldr	r3, [pc, #324]	; (8000d60 <initDIS+0x1b4>)
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	4a56      	ldr	r2, [pc, #344]	; (8000d78 <initDIS+0x1cc>)
 8000c1e:	2101      	movs	r1, #1
 8000c20:	4618      	mov	r0, r3
 8000c22:	f7ff fe59 	bl	80008d8 <sendDIS>
		HAL_Delay(25);
 8000c26:	2019      	movs	r0, #25
 8000c28:	f002 ffec 	bl	8003c04 <HAL_Delay>
    for(int i = 0; i<4; i++)  { 
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	3301      	adds	r3, #1
 8000c30:	607b      	str	r3, [r7, #4]
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	2b03      	cmp	r3, #3
 8000c36:	ddef      	ble.n	8000c18 <initDIS+0x6c>
    }
	HAL_Delay(10);
 8000c38:	200a      	movs	r0, #10
 8000c3a:	f002 ffe3 	bl	8003c04 <HAL_Delay>
    sendDIS(DIS_SEND_ID,  sizeof(M01_02_01_SEND), M01_02_01_SEND);		// {0x10, 0x01, 0x02, 0x01}
 8000c3e:	4b48      	ldr	r3, [pc, #288]	; (8000d60 <initDIS+0x1b4>)
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	4a4e      	ldr	r2, [pc, #312]	; (8000d7c <initDIS+0x1d0>)
 8000c44:	2104      	movs	r1, #4
 8000c46:	4618      	mov	r0, r3
 8000c48:	f7ff fe46 	bl	80008d8 <sendDIS>
    waitDIS(DIS_REC_ID, M00_01_REC);									// {0x10, 0x00, 0x01}
 8000c4c:	4b47      	ldr	r3, [pc, #284]	; (8000d6c <initDIS+0x1c0>)
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	4947      	ldr	r1, [pc, #284]	; (8000d70 <initDIS+0x1c4>)
 8000c52:	4618      	mov	r0, r3
 8000c54:	f7ff ff26 	bl	8000aa4 <waitDIS>
	HAL_Delay(10);
 8000c58:	200a      	movs	r0, #10
 8000c5a:	f002 ffd3 	bl	8003c04 <HAL_Delay>
    sendDIS(DIS_SEND_ID,  sizeof(M01_01_00_SEND), M01_01_00_SEND);		// {0x10, 0x01, 0x02, 0x00}
 8000c5e:	4b40      	ldr	r3, [pc, #256]	; (8000d60 <initDIS+0x1b4>)
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	4a47      	ldr	r2, [pc, #284]	; (8000d80 <initDIS+0x1d4>)
 8000c64:	2104      	movs	r1, #4
 8000c66:	4618      	mov	r0, r3
 8000c68:	f7ff fe36 	bl	80008d8 <sendDIS>
	HAL_Delay(10);
 8000c6c:	200a      	movs	r0, #10
 8000c6e:	f002 ffc9 	bl	8003c04 <HAL_Delay>
    sendDIS(DIS_SEND_ID,  sizeof(M08_SEND), M08_SEND);					// {0x10, 0x08}
 8000c72:	4b3b      	ldr	r3, [pc, #236]	; (8000d60 <initDIS+0x1b4>)
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	4a43      	ldr	r2, [pc, #268]	; (8000d84 <initDIS+0x1d8>)
 8000c78:	2102      	movs	r1, #2
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	f7ff fe2c 	bl	80008d8 <sendDIS>
    waitDIS(DIS_REC_ID, M09_1_REC);										// {0x20, 0x09, 0x20, 0x0B, 0x50, 0x00, 0x32, 0x44}
 8000c80:	4b3a      	ldr	r3, [pc, #232]	; (8000d6c <initDIS+0x1c0>)
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	4940      	ldr	r1, [pc, #256]	; (8000d88 <initDIS+0x1dc>)
 8000c86:	4618      	mov	r0, r3
 8000c88:	f7ff ff0c 	bl	8000aa4 <waitDIS>
    waitDIS(DIS_REC_ID, M09_2_REC);										// {0x10, 0x30, 0x34, 0x00, 0x31, 0x00}
 8000c8c:	4b37      	ldr	r3, [pc, #220]	; (8000d6c <initDIS+0x1c0>)
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	493e      	ldr	r1, [pc, #248]	; (8000d8c <initDIS+0x1e0>)
 8000c92:	4618      	mov	r0, r3
 8000c94:	f7ff ff06 	bl	8000aa4 <waitDIS>
	HAL_Delay(10);
 8000c98:	200a      	movs	r0, #10
 8000c9a:	f002 ffb3 	bl	8003c04 <HAL_Delay>
    sendDIS(DIS_SEND_ID,  sizeof(M09_1_SEND), M09_1_SEND);				// {0x20, 0x09, 0x20, 0x00, 0x50, 0x07, 0x12,  0x4E}
 8000c9e:	4b30      	ldr	r3, [pc, #192]	; (8000d60 <initDIS+0x1b4>)
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	4a3b      	ldr	r2, [pc, #236]	; (8000d90 <initDIS+0x1e4>)
 8000ca4:	2108      	movs	r1, #8
 8000ca6:	4618      	mov	r0, r3
 8000ca8:	f7ff fe16 	bl	80008d8 <sendDIS>
    sendDIS(DIS_SEND_ID,  sizeof(M09_2_SEND), M09_2_SEND);				// {0x20, 0x41, 0x56, 0x4C, 0x4C, 0x2D, 0x30,  0x32}
 8000cac:	4b2c      	ldr	r3, [pc, #176]	; (8000d60 <initDIS+0x1b4>)
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	4a38      	ldr	r2, [pc, #224]	; (8000d94 <initDIS+0x1e8>)
 8000cb2:	2108      	movs	r1, #8
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	f7ff fe0f 	bl	80008d8 <sendDIS>
    sendDIS(DIS_SEND_ID,  sizeof(M09_3_SEND), M09_3_SEND);				// {0x10, 0x30, 0x30, 0x00}
 8000cba:	4b29      	ldr	r3, [pc, #164]	; (8000d60 <initDIS+0x1b4>)
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	4a36      	ldr	r2, [pc, #216]	; (8000d98 <initDIS+0x1ec>)
 8000cc0:	2104      	movs	r1, #4
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	f7ff fe08 	bl	80008d8 <sendDIS>
	HAL_Delay(10);
 8000cc8:	200a      	movs	r0, #10
 8000cca:	f002 ff9b 	bl	8003c04 <HAL_Delay>
    sendDIS(DIS_SEND_ID,  sizeof(M24_SEND), M24_SEND);					// {0x10, 0x24}
 8000cce:	4b24      	ldr	r3, [pc, #144]	; (8000d60 <initDIS+0x1b4>)
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	4a32      	ldr	r2, [pc, #200]	; (8000d9c <initDIS+0x1f0>)
 8000cd4:	2102      	movs	r1, #2
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	f7ff fdfe 	bl	80008d8 <sendDIS>
 	HAL_Delay(10);
 8000cdc:	200a      	movs	r0, #10
 8000cde:	f002 ff91 	bl	8003c04 <HAL_Delay>
    for(int i = 0; i<4; i++)  { 
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	603b      	str	r3, [r7, #0]
 8000ce6:	e00c      	b.n	8000d02 <initDIS+0x156>
		sendDIS(DIS_SEND_ID,  sizeof(A3_MESSAGE), A3_MESSAGE);			// {0xA3}
 8000ce8:	4b1d      	ldr	r3, [pc, #116]	; (8000d60 <initDIS+0x1b4>)
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	4a22      	ldr	r2, [pc, #136]	; (8000d78 <initDIS+0x1cc>)
 8000cee:	2101      	movs	r1, #1
 8000cf0:	4618      	mov	r0, r3
 8000cf2:	f7ff fdf1 	bl	80008d8 <sendDIS>
		HAL_Delay(25);
 8000cf6:	2019      	movs	r0, #25
 8000cf8:	f002 ff84 	bl	8003c04 <HAL_Delay>
    for(int i = 0; i<4; i++)  { 
 8000cfc:	683b      	ldr	r3, [r7, #0]
 8000cfe:	3301      	adds	r3, #1
 8000d00:	603b      	str	r3, [r7, #0]
 8000d02:	683b      	ldr	r3, [r7, #0]
 8000d04:	2b03      	cmp	r3, #3
 8000d06:	ddef      	ble.n	8000ce8 <initDIS+0x13c>
	}
    sendDIS(DIS_SEND_ID,  sizeof(M28_SEND), M28_SEND);					// {0x10, 0x28}
 8000d08:	4b15      	ldr	r3, [pc, #84]	; (8000d60 <initDIS+0x1b4>)
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	4a24      	ldr	r2, [pc, #144]	; (8000da0 <initDIS+0x1f4>)
 8000d0e:	2102      	movs	r1, #2
 8000d10:	4618      	mov	r0, r3
 8000d12:	f7ff fde1 	bl	80008d8 <sendDIS>
    waitDIS(DIS_REC_ID, M05_1_REC);										// {0x20, 0x29, 0x02, 0x39, 0x1E, 0xD0, 0x07, 0x01}
 8000d16:	4b15      	ldr	r3, [pc, #84]	; (8000d6c <initDIS+0x1c0>)
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	4922      	ldr	r1, [pc, #136]	; (8000da4 <initDIS+0x1f8>)
 8000d1c:	4618      	mov	r0, r3
 8000d1e:	f7ff fec1 	bl	8000aa4 <waitDIS>
    waitDIS(DIS_REC_ID, M05_2_REC);										// {0x10, 0x01}
 8000d22:	4b12      	ldr	r3, [pc, #72]	; (8000d6c <initDIS+0x1c0>)
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	4920      	ldr	r1, [pc, #128]	; (8000da8 <initDIS+0x1fc>)
 8000d28:	4618      	mov	r0, r3
 8000d2a:	f7ff febb 	bl	8000aa4 <waitDIS>
	HAL_Delay(10);
 8000d2e:	200a      	movs	r0, #10
 8000d30:	f002 ff68 	bl	8003c04 <HAL_Delay>
    sendDIS(DIS_SEND_ID,  sizeof(M20_SEND), M20_SEND);					// {0x10, 0x20, 0x3B, 0xA0, 0x00}
 8000d34:	4b0a      	ldr	r3, [pc, #40]	; (8000d60 <initDIS+0x1b4>)
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	4a1c      	ldr	r2, [pc, #112]	; (8000dac <initDIS+0x200>)
 8000d3a:	2105      	movs	r1, #5
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	f7ff fdcb 	bl	80008d8 <sendDIS>
    waitDIS(DIS_REC_ID, M21_REC);										// {0x10, 0x21, 0x3B, 0xA0, 0x00}
 8000d42:	4b0a      	ldr	r3, [pc, #40]	; (8000d6c <initDIS+0x1c0>)
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	491a      	ldr	r1, [pc, #104]	; (8000db0 <initDIS+0x204>)
 8000d48:	4618      	mov	r0, r3
 8000d4a:	f7ff feab 	bl	8000aa4 <waitDIS>
}
 8000d4e:	bf00      	nop
 8000d50:	3708      	adds	r7, #8
 8000d52:	46bd      	mov	sp, r7
 8000d54:	bd80      	pop	{r7, pc}
 8000d56:	bf00      	nop
 8000d58:	20000104 	.word	0x20000104
 8000d5c:	20000105 	.word	0x20000105
 8000d60:	20000024 	.word	0x20000024
 8000d64:	2000002c 	.word	0x2000002c
 8000d68:	20000034 	.word	0x20000034
 8000d6c:	20000028 	.word	0x20000028
 8000d70:	200000a8 	.word	0x200000a8
 8000d74:	2000003c 	.word	0x2000003c
 8000d78:	20000088 	.word	0x20000088
 8000d7c:	20000040 	.word	0x20000040
 8000d80:	20000044 	.word	0x20000044
 8000d84:	20000048 	.word	0x20000048
 8000d88:	2000008c 	.word	0x2000008c
 8000d8c:	20000094 	.word	0x20000094
 8000d90:	20000054 	.word	0x20000054
 8000d94:	2000005c 	.word	0x2000005c
 8000d98:	20000064 	.word	0x20000064
 8000d9c:	2000004c 	.word	0x2000004c
 8000da0:	20000050 	.word	0x20000050
 8000da4:	2000009c 	.word	0x2000009c
 8000da8:	200000a4 	.word	0x200000a4
 8000dac:	20000068 	.word	0x20000068
 8000db0:	200000ac 	.word	0x200000ac

08000db4 <claimScreen>:


void claimScreen(void) {
 8000db4:	b580      	push	{r7, lr}
 8000db6:	af00      	add	r7, sp, #0
    sendDIS(DIS_SEND_ID,  sizeof(R_CLAIM), R_CLAIM);					// {0x10, 0x52, 0x05, 0x80, 0x00, 0x1B, 0x40, 0x30}
 8000db8:	4b24      	ldr	r3, [pc, #144]	; (8000e4c <claimScreen+0x98>)
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	4a24      	ldr	r2, [pc, #144]	; (8000e50 <claimScreen+0x9c>)
 8000dbe:	2108      	movs	r1, #8
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	f7ff fd89 	bl	80008d8 <sendDIS>
    waitDIS(DIS_REC_ID, M53_84_REC);									// {0x10, 0x53, 0x84}
 8000dc6:	4b23      	ldr	r3, [pc, #140]	; (8000e54 <claimScreen+0xa0>)
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	4923      	ldr	r1, [pc, #140]	; (8000e58 <claimScreen+0xa4>)
 8000dcc:	4618      	mov	r0, r3
 8000dce:	f7ff fe69 	bl	8000aa4 <waitDIS>
    waitDIS(DIS_REC_ID, M53_05_REC);									// {0x10, 0x53, 0x05}
 8000dd2:	4b20      	ldr	r3, [pc, #128]	; (8000e54 <claimScreen+0xa0>)
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	4921      	ldr	r1, [pc, #132]	; (8000e5c <claimScreen+0xa8>)
 8000dd8:	4618      	mov	r0, r3
 8000dda:	f7ff fe63 	bl	8000aa4 <waitDIS>
    waitDIS(DIS_REC_ID, M2E_REC);										// {0x10, 0x2E}
 8000dde:	4b1d      	ldr	r3, [pc, #116]	; (8000e54 <claimScreen+0xa0>)
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	491f      	ldr	r1, [pc, #124]	; (8000e60 <claimScreen+0xac>)
 8000de4:	4618      	mov	r0, r3
 8000de6:	f7ff fe5d 	bl	8000aa4 <waitDIS>
	HAL_Delay(10);
 8000dea:	200a      	movs	r0, #10
 8000dec:	f002 ff0a 	bl	8003c04 <HAL_Delay>
    sendDIS(DIS_SEND_ID,  sizeof(M2F_SEND), M2F_SEND);					// {0x10, 0x2F}
 8000df0:	4b16      	ldr	r3, [pc, #88]	; (8000e4c <claimScreen+0x98>)
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	4a1b      	ldr	r2, [pc, #108]	; (8000e64 <claimScreen+0xb0>)
 8000df6:	2102      	movs	r1, #2
 8000df8:	4618      	mov	r0, r3
 8000dfa:	f7ff fd6d 	bl	80008d8 <sendDIS>
	HAL_Delay(10);
 8000dfe:	200a      	movs	r0, #10
 8000e00:	f002 ff00 	bl	8003c04 <HAL_Delay>
    sendDIS(DIS_SEND_ID,  sizeof(R_CLAIM), R_CLAIM);					// {0x10, 0x52, 0x05, 0x80, 0x00, 0x1B, 0x40, 0x30}
 8000e04:	4b11      	ldr	r3, [pc, #68]	; (8000e4c <claimScreen+0x98>)
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	4a11      	ldr	r2, [pc, #68]	; (8000e50 <claimScreen+0x9c>)
 8000e0a:	2108      	movs	r1, #8
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	f7ff fd63 	bl	80008d8 <sendDIS>
    waitDIS(DIS_REC_ID, M53_85_REC);									// {0x10, 0x53, 0x85}
 8000e12:	4b10      	ldr	r3, [pc, #64]	; (8000e54 <claimScreen+0xa0>)
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	4914      	ldr	r1, [pc, #80]	; (8000e68 <claimScreen+0xb4>)
 8000e18:	4618      	mov	r0, r3
 8000e1a:	f7ff fe43 	bl	8000aa4 <waitDIS>
	HAL_Delay(10);
 8000e1e:	200a      	movs	r0, #10
 8000e20:	f002 fef0 	bl	8003c04 <HAL_Delay>
    sendDIS(DIS_SEND_ID,  sizeof(R_CLEAR), R_CLEAR);					// {0x10, 0x52, 0x05, 0x02, 0x00, 0x1B, 0x40, 0x30}
 8000e24:	4b09      	ldr	r3, [pc, #36]	; (8000e4c <claimScreen+0x98>)
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	4a10      	ldr	r2, [pc, #64]	; (8000e6c <claimScreen+0xb8>)
 8000e2a:	2108      	movs	r1, #8
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	f7ff fd53 	bl	80008d8 <sendDIS>
 	HAL_Delay(10);
 8000e32:	200a      	movs	r0, #10
 8000e34:	f002 fee6 	bl	8003c04 <HAL_Delay>
    sendDIS(DIS_SEND_ID,  sizeof(M39_SEND), M39_SEND);					// {0x10, 0x39}
 8000e38:	4b04      	ldr	r3, [pc, #16]	; (8000e4c <claimScreen+0x98>)
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	4a0c      	ldr	r2, [pc, #48]	; (8000e70 <claimScreen+0xbc>)
 8000e3e:	2102      	movs	r1, #2
 8000e40:	4618      	mov	r0, r3
 8000e42:	f7ff fd49 	bl	80008d8 <sendDIS>
}
 8000e46:	bf00      	nop
 8000e48:	bd80      	pop	{r7, pc}
 8000e4a:	bf00      	nop
 8000e4c:	20000024 	.word	0x20000024
 8000e50:	20000078 	.word	0x20000078
 8000e54:	20000028 	.word	0x20000028
 8000e58:	200000b8 	.word	0x200000b8
 8000e5c:	200000b4 	.word	0x200000b4
 8000e60:	200000c0 	.word	0x200000c0
 8000e64:	20000074 	.word	0x20000074
 8000e68:	200000bc 	.word	0x200000bc
 8000e6c:	20000080 	.word	0x20000080
 8000e70:	20000070 	.word	0x20000070

08000e74 <drawFrame>:


void drawFrame(void)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b086      	sub	sp, #24
 8000e78:	af00      	add	r7, sp, #0
//    sendDIS(DIS_SEND_ID,  sizeof(DRAW_7), DRAW_7);
//    sendDIS(DIS_SEND_ID,  sizeof(DRAW_8), DRAW_8);
//    sendDIS(DIS_SEND_ID,  sizeof(DRAW_9), DRAW_9);
//    sendDIS(DIS_SEND_ID,  sizeof(DRAW_10), DRAW_10);
//    sendDIS(DIS_SEND_ID,  sizeof(DRAW_11), DRAW_11);
	uint8_t test1[8] = {0x20, 0x57, 0x0F, 0x06, 0x01, 0x01, 0x48, 0x41};
 8000e7a:	4a20      	ldr	r2, [pc, #128]	; (8000efc <drawFrame+0x88>)
 8000e7c:	f107 0310 	add.w	r3, r7, #16
 8000e80:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000e84:	e883 0003 	stmia.w	r3, {r0, r1}
	uint8_t test2[8] = {0x20, 0x4C, 0x4C, 0x4F, 0x65, 0x50, 0x08, 0x09};
 8000e88:	4a1d      	ldr	r2, [pc, #116]	; (8000f00 <drawFrame+0x8c>)
 8000e8a:	f107 0308 	add.w	r3, r7, #8
 8000e8e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000e92:	e883 0003 	stmia.w	r3, {r0, r1}
	uint8_t test3[4] = {0x10, 0x0C, 0x09, 0x10};
 8000e96:	4b1b      	ldr	r3, [pc, #108]	; (8000f04 <drawFrame+0x90>)
 8000e98:	607b      	str	r3, [r7, #4]
	sendDIS(DIS_SEND_ID,  sizeof(test1), test1);
 8000e9a:	4b1b      	ldr	r3, [pc, #108]	; (8000f08 <drawFrame+0x94>)
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	f107 0210 	add.w	r2, r7, #16
 8000ea2:	2108      	movs	r1, #8
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	f7ff fd17 	bl	80008d8 <sendDIS>
	sendDIS(DIS_SEND_ID,  sizeof(test2), test2);
 8000eaa:	4b17      	ldr	r3, [pc, #92]	; (8000f08 <drawFrame+0x94>)
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	f107 0208 	add.w	r2, r7, #8
 8000eb2:	2108      	movs	r1, #8
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	f7ff fd0f 	bl	80008d8 <sendDIS>
	sendDIS(DIS_SEND_ID,  sizeof(test3), test3);
 8000eba:	4b13      	ldr	r3, [pc, #76]	; (8000f08 <drawFrame+0x94>)
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	1d3a      	adds	r2, r7, #4
 8000ec0:	2104      	movs	r1, #4
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	f7ff fd08 	bl	80008d8 <sendDIS>

    sendDIS(DIS_SEND_ID,  sizeof(A3_MESSAGE), A3_MESSAGE);				// {0xA3}
 8000ec8:	4b0f      	ldr	r3, [pc, #60]	; (8000f08 <drawFrame+0x94>)
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	4a0f      	ldr	r2, [pc, #60]	; (8000f0c <drawFrame+0x98>)
 8000ece:	2101      	movs	r1, #1
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	f7ff fd01 	bl	80008d8 <sendDIS>
    sendDIS(DIS_SEND_ID,  sizeof(M39_SEND), M39_SEND);					// {0x10, 0x39}
 8000ed6:	4b0c      	ldr	r3, [pc, #48]	; (8000f08 <drawFrame+0x94>)
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	4a0d      	ldr	r2, [pc, #52]	; (8000f10 <drawFrame+0x9c>)
 8000edc:	2102      	movs	r1, #2
 8000ede:	4618      	mov	r0, r3
 8000ee0:	f7ff fcfa 	bl	80008d8 <sendDIS>
    sendDIS(DIS_SEND_ID,  sizeof(A3_MESSAGE), A3_MESSAGE);				// {0xA3}
 8000ee4:	4b08      	ldr	r3, [pc, #32]	; (8000f08 <drawFrame+0x94>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	4a08      	ldr	r2, [pc, #32]	; (8000f0c <drawFrame+0x98>)
 8000eea:	2101      	movs	r1, #1
 8000eec:	4618      	mov	r0, r3
 8000eee:	f7ff fcf3 	bl	80008d8 <sendDIS>
//    waitDIS(DIS_REC_ID, M0B_REC);										// {0x0B, 0x01, 0x00}
 
}   
 8000ef2:	bf00      	nop
 8000ef4:	3718      	adds	r7, #24
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bd80      	pop	{r7, pc}
 8000efa:	bf00      	nop
 8000efc:	08008a98 	.word	0x08008a98
 8000f00:	08008aa0 	.word	0x08008aa0
 8000f04:	10090c10 	.word	0x10090c10
 8000f08:	20000024 	.word	0x20000024
 8000f0c:	20000088 	.word	0x20000088
 8000f10:	20000070 	.word	0x20000070

08000f14 <collectHardwareInfo>:


// Collects hardware information from microcontroller and prints it
//----------------------------------------------------------------------
void collectHardwareInfo(void)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b082      	sub	sp, #8
 8000f18:	af00      	add	r7, sp, #0
	#define STRING_STM_DEVICE_ID			"\nSTM32 Device ID:\t\t"
	#define STRING_STM_REVISION				"\nSTM32 Revision ID:\t\t"
	#define STRING_STM_FREQ					"\nSTM32 CPU-Freq:\t\t\t"
	#define STRING_STM_UUID					"\nSTM32 UUID:\t\t\t"

	uartTransmit(STRING_STM_DEVICE_ID, sizeof(STRING_STM_DEVICE_ID));
 8000f1a:	2114      	movs	r1, #20
 8000f1c:	483d      	ldr	r0, [pc, #244]	; (8001014 <collectHardwareInfo+0x100>)
 8000f1e:	f7ff fc4f 	bl	80007c0 <uartTransmit>
	uartTransmitNumber(HAL_GetDEVID(), 10);									// Mikrocontroller Typ
 8000f22:	f002 fea9 	bl	8003c78 <HAL_GetDEVID>
 8000f26:	4603      	mov	r3, r0
 8000f28:	210a      	movs	r1, #10
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	f7ff fc5c 	bl	80007e8 <uartTransmitNumber>

	uartTransmit(STRING_STM_REVISION, sizeof(STRING_STM_REVISION));
 8000f30:	2116      	movs	r1, #22
 8000f32:	4839      	ldr	r0, [pc, #228]	; (8001018 <collectHardwareInfo+0x104>)
 8000f34:	f7ff fc44 	bl	80007c0 <uartTransmit>

	switch(HAL_GetREVID())													// Mikrocontroller Revision
 8000f38:	f002 fe92 	bl	8003c60 <HAL_GetREVID>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	f242 0201 	movw	r2, #8193	; 0x2001
 8000f42:	4293      	cmp	r3, r2
 8000f44:	d016      	beq.n	8000f74 <collectHardwareInfo+0x60>
 8000f46:	f242 0201 	movw	r2, #8193	; 0x2001
 8000f4a:	4293      	cmp	r3, r2
 8000f4c:	d817      	bhi.n	8000f7e <collectHardwareInfo+0x6a>
 8000f4e:	f241 0201 	movw	r2, #4097	; 0x1001
 8000f52:	4293      	cmp	r3, r2
 8000f54:	d004      	beq.n	8000f60 <collectHardwareInfo+0x4c>
 8000f56:	f241 0203 	movw	r2, #4099	; 0x1003
 8000f5a:	4293      	cmp	r3, r2
 8000f5c:	d005      	beq.n	8000f6a <collectHardwareInfo+0x56>
 8000f5e:	e00e      	b.n	8000f7e <collectHardwareInfo+0x6a>
	{
		case 0x1001:
			uartTransmit("Z", 1);
 8000f60:	2101      	movs	r1, #1
 8000f62:	482e      	ldr	r0, [pc, #184]	; (800101c <collectHardwareInfo+0x108>)
 8000f64:	f7ff fc2c 	bl	80007c0 <uartTransmit>
			break;
 8000f68:	e011      	b.n	8000f8e <collectHardwareInfo+0x7a>
		case 0x1003:
			uartTransmit("Y", 1);
 8000f6a:	2101      	movs	r1, #1
 8000f6c:	482c      	ldr	r0, [pc, #176]	; (8001020 <collectHardwareInfo+0x10c>)
 8000f6e:	f7ff fc27 	bl	80007c0 <uartTransmit>
			break;
 8000f72:	e00c      	b.n	8000f8e <collectHardwareInfo+0x7a>
		case 0x2001:
			uartTransmit("X", 1);
 8000f74:	2101      	movs	r1, #1
 8000f76:	482b      	ldr	r0, [pc, #172]	; (8001024 <collectHardwareInfo+0x110>)
 8000f78:	f7ff fc22 	bl	80007c0 <uartTransmit>
			break;
 8000f7c:	e007      	b.n	8000f8e <collectHardwareInfo+0x7a>
		default:
			uartTransmitNumber(HAL_GetREVID(), 10);
 8000f7e:	f002 fe6f 	bl	8003c60 <HAL_GetREVID>
 8000f82:	4603      	mov	r3, r0
 8000f84:	210a      	movs	r1, #10
 8000f86:	4618      	mov	r0, r3
 8000f88:	f7ff fc2e 	bl	80007e8 <uartTransmitNumber>
			break;
 8000f8c:	bf00      	nop
	}


	uartTransmit(STRING_STM_FREQ, sizeof(STRING_STM_FREQ));
 8000f8e:	2114      	movs	r1, #20
 8000f90:	4825      	ldr	r0, [pc, #148]	; (8001028 <collectHardwareInfo+0x114>)
 8000f92:	f7ff fc15 	bl	80007c0 <uartTransmit>
	{
		uint32_t frequency = HAL_RCC_GetSysClockFreq();						// Systemfrequenz ausgeben
 8000f96:	f005 f8fb 	bl	8006190 <HAL_RCC_GetSysClockFreq>
 8000f9a:	6078      	str	r0, [r7, #4]
		frequency = frequency/1000000;
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	4a23      	ldr	r2, [pc, #140]	; (800102c <collectHardwareInfo+0x118>)
 8000fa0:	fba2 2303 	umull	r2, r3, r2, r3
 8000fa4:	0c9b      	lsrs	r3, r3, #18
 8000fa6:	607b      	str	r3, [r7, #4]

		uartTransmitNumber(frequency, 10);
 8000fa8:	210a      	movs	r1, #10
 8000faa:	6878      	ldr	r0, [r7, #4]
 8000fac:	f7ff fc1c 	bl	80007e8 <uartTransmitNumber>
	}

	uartTransmit(" MHz", 4);
 8000fb0:	2104      	movs	r1, #4
 8000fb2:	481f      	ldr	r0, [pc, #124]	; (8001030 <collectHardwareInfo+0x11c>)
 8000fb4:	f7ff fc04 	bl	80007c0 <uartTransmit>


	uartTransmit("\n", 1);
 8000fb8:	2101      	movs	r1, #1
 8000fba:	481e      	ldr	r0, [pc, #120]	; (8001034 <collectHardwareInfo+0x120>)
 8000fbc:	f7ff fc00 	bl	80007c0 <uartTransmit>
	uartTransmit(STRING_STM_UUID, sizeof(STRING_STM_UUID));
 8000fc0:	2110      	movs	r1, #16
 8000fc2:	481d      	ldr	r0, [pc, #116]	; (8001038 <collectHardwareInfo+0x124>)
 8000fc4:	f7ff fbfc 	bl	80007c0 <uartTransmit>
	uartTransmitNumber(HAL_GetUIDw0(), 16);									// UID0 ausgeben
 8000fc8:	f002 fe64 	bl	8003c94 <HAL_GetUIDw0>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	2110      	movs	r1, #16
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	f7ff fc09 	bl	80007e8 <uartTransmitNumber>

	uartTransmit(" ", 1);
 8000fd6:	2101      	movs	r1, #1
 8000fd8:	4818      	ldr	r0, [pc, #96]	; (800103c <collectHardwareInfo+0x128>)
 8000fda:	f7ff fbf1 	bl	80007c0 <uartTransmit>
	uartTransmitNumber(HAL_GetUIDw1(), 16);									// UID1 ausgeben
 8000fde:	f002 fe65 	bl	8003cac <HAL_GetUIDw1>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	2110      	movs	r1, #16
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	f7ff fbfe 	bl	80007e8 <uartTransmitNumber>

	uartTransmit(" ", 1);
 8000fec:	2101      	movs	r1, #1
 8000fee:	4813      	ldr	r0, [pc, #76]	; (800103c <collectHardwareInfo+0x128>)
 8000ff0:	f7ff fbe6 	bl	80007c0 <uartTransmit>
	uartTransmitNumber(HAL_GetUIDw2(), 16);									// UID2 ausgeben
 8000ff4:	f002 fe66 	bl	8003cc4 <HAL_GetUIDw2>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	2110      	movs	r1, #16
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	f7ff fbf3 	bl	80007e8 <uartTransmitNumber>

	uartTransmit("\n", 1);
 8001002:	2101      	movs	r1, #1
 8001004:	480b      	ldr	r0, [pc, #44]	; (8001034 <collectHardwareInfo+0x120>)
 8001006:	f7ff fbdb 	bl	80007c0 <uartTransmit>
}
 800100a:	bf00      	nop
 800100c:	3708      	adds	r7, #8
 800100e:	46bd      	mov	sp, r7
 8001010:	bd80      	pop	{r7, pc}
 8001012:	bf00      	nop
 8001014:	08008aa8 	.word	0x08008aa8
 8001018:	08008abc 	.word	0x08008abc
 800101c:	08008ad4 	.word	0x08008ad4
 8001020:	08008ad8 	.word	0x08008ad8
 8001024:	08008adc 	.word	0x08008adc
 8001028:	08008ae0 	.word	0x08008ae0
 800102c:	431bde83 	.word	0x431bde83
 8001030:	08008af4 	.word	0x08008af4
 8001034:	08008afc 	.word	0x08008afc
 8001038:	08008b00 	.word	0x08008b00
 800103c:	08008b10 	.word	0x08008b10

08001040 <collectSoftwareInfo>:
//----------------------------------------------------------------------

// Collects Software information and prints it
//----------------------------------------------------------------------
void collectSoftwareInfo(void)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	af00      	add	r7, sp, #0
	#define STRING_GIT_TAG_COMMIT			"\nGit Tags commit:\t\t"
	#define STRING_GIT_TAG_DIRTY			"\nGit Dirty commit:\t\t"
	#define STRING_BUILD_DATE				"\nBuild Date:\t\t\t"
	#define STRING_BUILD_TIME				"\nBuild Time:\t\t\t"

	uartTransmit(STRING_GIT_COMMIT, sizeof(STRING_GIT_COMMIT));
 8001044:	2110      	movs	r1, #16
 8001046:	4826      	ldr	r0, [pc, #152]	; (80010e0 <collectSoftwareInfo+0xa0>)
 8001048:	f7ff fbba 	bl	80007c0 <uartTransmit>
	uartTransmit(GIT_COMMIT, sizeof(GIT_COMMIT));							// Git Commit anzeigen
 800104c:	2108      	movs	r1, #8
 800104e:	4825      	ldr	r0, [pc, #148]	; (80010e4 <collectSoftwareInfo+0xa4>)
 8001050:	f7ff fbb6 	bl	80007c0 <uartTransmit>

	uartTransmit(STRING_GIT_BRANCH, sizeof(STRING_GIT_BRANCH));
 8001054:	2110      	movs	r1, #16
 8001056:	4824      	ldr	r0, [pc, #144]	; (80010e8 <collectSoftwareInfo+0xa8>)
 8001058:	f7ff fbb2 	bl	80007c0 <uartTransmit>
	uartTransmit(GIT_BRANCH, sizeof(GIT_BRANCH));							// Git Branch anzeigen
 800105c:	2108      	movs	r1, #8
 800105e:	4823      	ldr	r0, [pc, #140]	; (80010ec <collectSoftwareInfo+0xac>)
 8001060:	f7ff fbae 	bl	80007c0 <uartTransmit>

	uartTransmit(STRING_GIT_HASH, sizeof(STRING_GIT_HASH));
 8001064:	210e      	movs	r1, #14
 8001066:	4822      	ldr	r0, [pc, #136]	; (80010f0 <collectSoftwareInfo+0xb0>)
 8001068:	f7ff fbaa 	bl	80007c0 <uartTransmit>
	uartTransmit(GIT_HASH, sizeof(GIT_HASH));								// Git Hash anzeigen
 800106c:	2129      	movs	r1, #41	; 0x29
 800106e:	4821      	ldr	r0, [pc, #132]	; (80010f4 <collectSoftwareInfo+0xb4>)
 8001070:	f7ff fba6 	bl	80007c0 <uartTransmit>

	uartTransmit("\n", 1);													// Leerzeile einfuegen
 8001074:	2101      	movs	r1, #1
 8001076:	4820      	ldr	r0, [pc, #128]	; (80010f8 <collectSoftwareInfo+0xb8>)
 8001078:	f7ff fba2 	bl	80007c0 <uartTransmit>

	uartTransmit(STRING_GIT_LAST_TAG, sizeof(STRING_GIT_LAST_TAG));
 800107c:	2115      	movs	r1, #21
 800107e:	481f      	ldr	r0, [pc, #124]	; (80010fc <collectSoftwareInfo+0xbc>)
 8001080:	f7ff fb9e 	bl	80007c0 <uartTransmit>
	uartTransmit(GIT_LAST_TAG, sizeof(GIT_LAST_TAG));						// Git letzten Tags anzeigen
 8001084:	210e      	movs	r1, #14
 8001086:	481e      	ldr	r0, [pc, #120]	; (8001100 <collectSoftwareInfo+0xc0>)
 8001088:	f7ff fb9a 	bl	80007c0 <uartTransmit>

	uartTransmit(STRING_GIT_TAG_COMMIT, sizeof(STRING_GIT_TAG_COMMIT));
 800108c:	2114      	movs	r1, #20
 800108e:	481d      	ldr	r0, [pc, #116]	; (8001104 <collectSoftwareInfo+0xc4>)
 8001090:	f7ff fb96 	bl	80007c0 <uartTransmit>
	uartTransmit(GIT_TAG_COMMIT, sizeof(GIT_TAG_COMMIT));					// Git Tags Commit anzeigen
 8001094:	2129      	movs	r1, #41	; 0x29
 8001096:	481c      	ldr	r0, [pc, #112]	; (8001108 <collectSoftwareInfo+0xc8>)
 8001098:	f7ff fb92 	bl	80007c0 <uartTransmit>

	uartTransmit(STRING_GIT_TAG_DIRTY, sizeof(STRING_GIT_TAG_DIRTY));
 800109c:	2115      	movs	r1, #21
 800109e:	481b      	ldr	r0, [pc, #108]	; (800110c <collectSoftwareInfo+0xcc>)
 80010a0:	f7ff fb8e 	bl	80007c0 <uartTransmit>
	uartTransmit(GIT_TAG_DIRTY, sizeof(GIT_TAG_DIRTY));						// Git Dirty Commit anzeigen
 80010a4:	2115      	movs	r1, #21
 80010a6:	481a      	ldr	r0, [pc, #104]	; (8001110 <collectSoftwareInfo+0xd0>)
 80010a8:	f7ff fb8a 	bl	80007c0 <uartTransmit>

	uartTransmit("\n", 1);													// Leerzeile einfuegen
 80010ac:	2101      	movs	r1, #1
 80010ae:	4812      	ldr	r0, [pc, #72]	; (80010f8 <collectSoftwareInfo+0xb8>)
 80010b0:	f7ff fb86 	bl	80007c0 <uartTransmit>

	uartTransmit(STRING_BUILD_DATE, sizeof(STRING_BUILD_DATE));
 80010b4:	2110      	movs	r1, #16
 80010b6:	4817      	ldr	r0, [pc, #92]	; (8001114 <collectSoftwareInfo+0xd4>)
 80010b8:	f7ff fb82 	bl	80007c0 <uartTransmit>
	uartTransmit(BUILD_DATE, sizeof(BUILD_DATE));							// Kompilierdatum anzeigen
 80010bc:	210b      	movs	r1, #11
 80010be:	4816      	ldr	r0, [pc, #88]	; (8001118 <collectSoftwareInfo+0xd8>)
 80010c0:	f7ff fb7e 	bl	80007c0 <uartTransmit>

	uartTransmit(STRING_BUILD_TIME, sizeof(STRING_BUILD_TIME));
 80010c4:	2110      	movs	r1, #16
 80010c6:	4815      	ldr	r0, [pc, #84]	; (800111c <collectSoftwareInfo+0xdc>)
 80010c8:	f7ff fb7a 	bl	80007c0 <uartTransmit>
	uartTransmit(BUILD_TIME, sizeof(BUILD_TIME));							// Kompilierzeit anzeigen
 80010cc:	2109      	movs	r1, #9
 80010ce:	4814      	ldr	r0, [pc, #80]	; (8001120 <collectSoftwareInfo+0xe0>)
 80010d0:	f7ff fb76 	bl	80007c0 <uartTransmit>

	uartTransmit("\n", 1);													// Leerzeile einfuegen
 80010d4:	2101      	movs	r1, #1
 80010d6:	4808      	ldr	r0, [pc, #32]	; (80010f8 <collectSoftwareInfo+0xb8>)
 80010d8:	f7ff fb72 	bl	80007c0 <uartTransmit>
}
 80010dc:	bf00      	nop
 80010de:	bd80      	pop	{r7, pc}
 80010e0:	08008b14 	.word	0x08008b14
 80010e4:	08008b24 	.word	0x08008b24
 80010e8:	08008b2c 	.word	0x08008b2c
 80010ec:	08008b3c 	.word	0x08008b3c
 80010f0:	08008b44 	.word	0x08008b44
 80010f4:	08008b54 	.word	0x08008b54
 80010f8:	08008afc 	.word	0x08008afc
 80010fc:	08008b80 	.word	0x08008b80
 8001100:	08008b98 	.word	0x08008b98
 8001104:	08008ba8 	.word	0x08008ba8
 8001108:	08008bbc 	.word	0x08008bbc
 800110c:	08008be8 	.word	0x08008be8
 8001110:	08008c00 	.word	0x08008c00
 8001114:	08008c18 	.word	0x08008c18
 8001118:	08008c28 	.word	0x08008c28
 800111c:	08008c34 	.word	0x08008c34
 8001120:	08008c44 	.word	0x08008c44

08001124 <collectMiddlewareInfo>:
//----------------------------------------------------------------------

// Collects Version information from Middleware and prints it
//----------------------------------------------------------------------
void collectMiddlewareInfo(void)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	af00      	add	r7, sp, #0
	#define STRING_CMSIS_VERSION			"\nCMSIS Version:\t\t\t"
	#define STRING_HAL_VERSION				"\nHAL Version:\t\t\t"
	#define STRING_RTOS_CMSIS_VERSION		"\nRTOS CMSIS Version:\t\t"
	#define STRING_RTOS_VERSION				"\nRTOS Version:\t\t\t"

	uartTransmit(STRING_CMSIS_VERSION, sizeof(STRING_CMSIS_VERSION));
 8001128:	2113      	movs	r1, #19
 800112a:	4824      	ldr	r0, [pc, #144]	; (80011bc <collectMiddlewareInfo+0x98>)
 800112c:	f7ff fb48 	bl	80007c0 <uartTransmit>
	uartTransmitNumber(__CM7_CMSIS_VERSION_MAIN, 10);						// CMSIS Version anzeigen
 8001130:	210a      	movs	r1, #10
 8001132:	2005      	movs	r0, #5
 8001134:	f7ff fb58 	bl	80007e8 <uartTransmitNumber>
	uartTransmit(".", 1);
 8001138:	2101      	movs	r1, #1
 800113a:	4821      	ldr	r0, [pc, #132]	; (80011c0 <collectMiddlewareInfo+0x9c>)
 800113c:	f7ff fb40 	bl	80007c0 <uartTransmit>
	uartTransmitNumber(__CM7_CMSIS_VERSION_SUB, 10);						// CMSIS Version anzeigen
 8001140:	210a      	movs	r1, #10
 8001142:	2001      	movs	r0, #1
 8001144:	f7ff fb50 	bl	80007e8 <uartTransmitNumber>


	uartTransmit(STRING_HAL_VERSION, sizeof(STRING_HAL_VERSION));			// Hal Version anzeigen
 8001148:	2111      	movs	r1, #17
 800114a:	481e      	ldr	r0, [pc, #120]	; (80011c4 <collectMiddlewareInfo+0xa0>)
 800114c:	f7ff fb38 	bl	80007c0 <uartTransmit>
	uartTransmitNumber((uint32_t)((HAL_GetHalVersion() >> 24) & 0xFF), 10);
 8001150:	f002 fd7c 	bl	8003c4c <HAL_GetHalVersion>
 8001154:	4603      	mov	r3, r0
 8001156:	0e1b      	lsrs	r3, r3, #24
 8001158:	b2db      	uxtb	r3, r3
 800115a:	210a      	movs	r1, #10
 800115c:	4618      	mov	r0, r3
 800115e:	f7ff fb43 	bl	80007e8 <uartTransmitNumber>

	uartTransmit(".", 1);													// Hal Version anzeigen
 8001162:	2101      	movs	r1, #1
 8001164:	4816      	ldr	r0, [pc, #88]	; (80011c0 <collectMiddlewareInfo+0x9c>)
 8001166:	f7ff fb2b 	bl	80007c0 <uartTransmit>
	uartTransmitNumber((uint32_t)((HAL_GetHalVersion() >> 16) & 0xFF), 10);
 800116a:	f002 fd6f 	bl	8003c4c <HAL_GetHalVersion>
 800116e:	4603      	mov	r3, r0
 8001170:	0c1b      	lsrs	r3, r3, #16
 8001172:	b2db      	uxtb	r3, r3
 8001174:	210a      	movs	r1, #10
 8001176:	4618      	mov	r0, r3
 8001178:	f7ff fb36 	bl	80007e8 <uartTransmitNumber>

	uartTransmit(".", 1);													// Hal Version anzeigen
 800117c:	2101      	movs	r1, #1
 800117e:	4810      	ldr	r0, [pc, #64]	; (80011c0 <collectMiddlewareInfo+0x9c>)
 8001180:	f7ff fb1e 	bl	80007c0 <uartTransmit>
	uartTransmitNumber((uint32_t)((HAL_GetHalVersion() >> 8) & 0xFF), 10);
 8001184:	f002 fd62 	bl	8003c4c <HAL_GetHalVersion>
 8001188:	4603      	mov	r3, r0
 800118a:	0a1b      	lsrs	r3, r3, #8
 800118c:	b2db      	uxtb	r3, r3
 800118e:	210a      	movs	r1, #10
 8001190:	4618      	mov	r0, r3
 8001192:	f7ff fb29 	bl	80007e8 <uartTransmitNumber>

	uartTransmit(".", 1);													// Hal Version anzeigen
 8001196:	2101      	movs	r1, #1
 8001198:	4809      	ldr	r0, [pc, #36]	; (80011c0 <collectMiddlewareInfo+0x9c>)
 800119a:	f7ff fb11 	bl	80007c0 <uartTransmit>
	uartTransmitNumber((uint32_t)(HAL_GetHalVersion() & 0xFF), 10);
 800119e:	f002 fd55 	bl	8003c4c <HAL_GetHalVersion>
 80011a2:	4603      	mov	r3, r0
 80011a4:	b2db      	uxtb	r3, r3
 80011a6:	210a      	movs	r1, #10
 80011a8:	4618      	mov	r0, r3
 80011aa:	f7ff fb1d 	bl	80007e8 <uartTransmitNumber>

	uartTransmit(".", 1);
	uartTransmitNumber(tskKERNEL_VERSION_BUILD, 10);						// FreeRTOS Kernel Version anzeigen
#endif

	uartTransmit("\n", 1);
 80011ae:	2101      	movs	r1, #1
 80011b0:	4805      	ldr	r0, [pc, #20]	; (80011c8 <collectMiddlewareInfo+0xa4>)
 80011b2:	f7ff fb05 	bl	80007c0 <uartTransmit>
}
 80011b6:	bf00      	nop
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	08008c50 	.word	0x08008c50
 80011c0:	08008c64 	.word	0x08008c64
 80011c4:	08008c68 	.word	0x08008c68
 80011c8:	08008afc 	.word	0x08008afc

080011cc <collectGitcounts>:
//----------------------------------------------------------------------

// Collects Git count information and prints it
//----------------------------------------------------------------------
void collectGitcounts(void)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	af00      	add	r7, sp, #0
	#define STRING_GIT_OVERALL_COMMIT_COUNT	"\nGit Overall count:\t\t"
	#define STRING_GIT_BRANCH_COMMIT_COUNT	"\nGit Branch commit count:\t"
	#define STRING_GIT_ACTIVE_BRANCHES		"\nGit active Branches:\t\t"
	#define STRING_GIT_TAG_COUNT			"\nGit Tags count:\t\t"

	uartTransmit(STRING_GIT_TAG_DIRTY_COUNT, sizeof(STRING_GIT_TAG_DIRTY_COUNT));
 80011d0:	2114      	movs	r1, #20
 80011d2:	4814      	ldr	r0, [pc, #80]	; (8001224 <collectGitcounts+0x58>)
 80011d4:	f7ff faf4 	bl	80007c0 <uartTransmit>
	uartTransmit(GIT_TAG_DIRTY_COUNT, sizeof(GIT_TAG_DIRTY_COUNT));			// Git zaehle Dirty commits nach letztem Tags und Anzahl anzeigen
 80011d8:	2103      	movs	r1, #3
 80011da:	4813      	ldr	r0, [pc, #76]	; (8001228 <collectGitcounts+0x5c>)
 80011dc:	f7ff faf0 	bl	80007c0 <uartTransmit>

	uartTransmit(STRING_GIT_OVERALL_COMMIT_COUNT, sizeof(STRING_GIT_OVERALL_COMMIT_COUNT));
 80011e0:	2116      	movs	r1, #22
 80011e2:	4812      	ldr	r0, [pc, #72]	; (800122c <collectGitcounts+0x60>)
 80011e4:	f7ff faec 	bl	80007c0 <uartTransmit>
	uartTransmit(GIT_OVERALL_COMMIT_COUNT, sizeof(GIT_OVERALL_COMMIT_COUNT));// Git alle Commits zaehlen und Anzahl anzeigen
 80011e8:	2103      	movs	r1, #3
 80011ea:	4811      	ldr	r0, [pc, #68]	; (8001230 <collectGitcounts+0x64>)
 80011ec:	f7ff fae8 	bl	80007c0 <uartTransmit>

	uartTransmit(STRING_GIT_BRANCH_COMMIT_COUNT, sizeof(STRING_GIT_BRANCH_COMMIT_COUNT));
 80011f0:	211b      	movs	r1, #27
 80011f2:	4810      	ldr	r0, [pc, #64]	; (8001234 <collectGitcounts+0x68>)
 80011f4:	f7ff fae4 	bl	80007c0 <uartTransmit>
	uartTransmit(GIT_BRANCH_COMMIT_COUNT, sizeof(GIT_BRANCH_COMMIT_COUNT));	// Git Branch Commits zaehken und Anzahl anzeigen
 80011f8:	2103      	movs	r1, #3
 80011fa:	480f      	ldr	r0, [pc, #60]	; (8001238 <collectGitcounts+0x6c>)
 80011fc:	f7ff fae0 	bl	80007c0 <uartTransmit>

	uartTransmit(STRING_GIT_LAST_TAG, sizeof(STRING_GIT_LAST_TAG));
 8001200:	2115      	movs	r1, #21
 8001202:	480e      	ldr	r0, [pc, #56]	; (800123c <collectGitcounts+0x70>)
 8001204:	f7ff fadc 	bl	80007c0 <uartTransmit>
	uartTransmit(GIT_ACTIVE_BRANCHES, sizeof(GIT_ACTIVE_BRANCHES));			// Git aktive Branches zaehlen und Anzahl anzeigen
 8001208:	2102      	movs	r1, #2
 800120a:	480d      	ldr	r0, [pc, #52]	; (8001240 <collectGitcounts+0x74>)
 800120c:	f7ff fad8 	bl	80007c0 <uartTransmit>

	uartTransmit(STRING_GIT_TAG_COMMIT, sizeof(STRING_GIT_TAG_COMMIT));
 8001210:	2114      	movs	r1, #20
 8001212:	480c      	ldr	r0, [pc, #48]	; (8001244 <collectGitcounts+0x78>)
 8001214:	f7ff fad4 	bl	80007c0 <uartTransmit>
	uartTransmit(GIT_TAG_COUNT, sizeof(GIT_TAG_COUNT));						// Git Tags zaehlen und Anzahl anzeigen
 8001218:	2103      	movs	r1, #3
 800121a:	480b      	ldr	r0, [pc, #44]	; (8001248 <collectGitcounts+0x7c>)
 800121c:	f7ff fad0 	bl	80007c0 <uartTransmit>
}
 8001220:	bf00      	nop
 8001222:	bd80      	pop	{r7, pc}
 8001224:	08008c7c 	.word	0x08008c7c
 8001228:	08008c90 	.word	0x08008c90
 800122c:	08008c94 	.word	0x08008c94
 8001230:	08008cac 	.word	0x08008cac
 8001234:	08008cb0 	.word	0x08008cb0
 8001238:	08008ccc 	.word	0x08008ccc
 800123c:	08008b80 	.word	0x08008b80
 8001240:	08008cd0 	.word	0x08008cd0
 8001244:	08008ba8 	.word	0x08008ba8
 8001248:	08008cd4 	.word	0x08008cd4

0800124c <collectSystemInfo>:
//----------------------------------------------------------------------

// Collects Information from microcontroller and send to UART
//----------------------------------------------------------------------
void collectSystemInfo(void)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	af00      	add	r7, sp, #0
	#define STRING_HARDWARE_TITEL			"\n\t --Hardware--\n"
	#define STRING_MIDDLEWARE_TITEL			"\n\t --Middleware--\n"
	#define STRING_SOFTWARE_TITEL			"\n\t --Software--\n"
	#define STRING_GIT_COUNTS				"\n\t --Git counts--\n"

	uartTransmit(STRING_HARDWARE_TITEL, sizeof(STRING_HARDWARE_TITEL));
 8001250:	2111      	movs	r1, #17
 8001252:	480e      	ldr	r0, [pc, #56]	; (800128c <collectSystemInfo+0x40>)
 8001254:	f7ff fab4 	bl	80007c0 <uartTransmit>
	collectHardwareInfo();													// Sammelt Hardware Informationen und gibt diese ueber Uart aus
 8001258:	f7ff fe5c 	bl	8000f14 <collectHardwareInfo>

	uartTransmit(STRING_SOFTWARE_TITEL, sizeof(STRING_SOFTWARE_TITEL));
 800125c:	2111      	movs	r1, #17
 800125e:	480c      	ldr	r0, [pc, #48]	; (8001290 <collectSystemInfo+0x44>)
 8001260:	f7ff faae 	bl	80007c0 <uartTransmit>
	collectSoftwareInfo();													// Sammelt Software Informationen und gibt diese ueber Uart aus
 8001264:	f7ff feec 	bl	8001040 <collectSoftwareInfo>

	uartTransmit(STRING_MIDDLEWARE_TITEL, sizeof(STRING_MIDDLEWARE_TITEL));
 8001268:	2113      	movs	r1, #19
 800126a:	480a      	ldr	r0, [pc, #40]	; (8001294 <collectSystemInfo+0x48>)
 800126c:	f7ff faa8 	bl	80007c0 <uartTransmit>
	collectMiddlewareInfo();												// Sammelt Middleware Informationen und gibt diese ueber Uart aus
 8001270:	f7ff ff58 	bl	8001124 <collectMiddlewareInfo>

	uartTransmit(STRING_GIT_COUNTS, sizeof(STRING_GIT_COUNTS));
 8001274:	2113      	movs	r1, #19
 8001276:	4808      	ldr	r0, [pc, #32]	; (8001298 <collectSystemInfo+0x4c>)
 8001278:	f7ff faa2 	bl	80007c0 <uartTransmit>
	collectGitcounts();														// Sammelt Git count Informationen und gibt diese ueber Uart aus
 800127c:	f7ff ffa6 	bl	80011cc <collectGitcounts>

	uartTransmit("\n\n\n", 3);
 8001280:	2103      	movs	r1, #3
 8001282:	4806      	ldr	r0, [pc, #24]	; (800129c <collectSystemInfo+0x50>)
 8001284:	f7ff fa9c 	bl	80007c0 <uartTransmit>
}
 8001288:	bf00      	nop
 800128a:	bd80      	pop	{r7, pc}
 800128c:	08008cd8 	.word	0x08008cd8
 8001290:	08008cec 	.word	0x08008cec
 8001294:	08008d00 	.word	0x08008d00
 8001298:	08008d14 	.word	0x08008d14
 800129c:	08008d28 	.word	0x08008d28

080012a0 <readResetSource>:
//----------------------------------------------------------------------

// Collects Reset source Flag microcontroller
//----------------------------------------------------------------------
reset_reason readResetSource(void)
{
 80012a0:	b480      	push	{r7}
 80012a2:	b083      	sub	sp, #12
 80012a4:	af00      	add	r7, sp, #0
	reset_reason reset_flags = STARTUP;
 80012a6:	2300      	movs	r3, #0
 80012a8:	71fb      	strb	r3, [r7, #7]

	// Pruefe Reset Flag Internen Watchdog
	if (__HAL_RCC_GET_FLAG(RCC_FLAG_IWDGRST) == true)
 80012aa:	4b25      	ldr	r3, [pc, #148]	; (8001340 <readResetSource+0xa0>)
 80012ac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80012ae:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d002      	beq.n	80012bc <readResetSource+0x1c>
	{
		reset_flags += IWDG1;
 80012b6:	79fb      	ldrb	r3, [r7, #7]
 80012b8:	3301      	adds	r3, #1
 80012ba:	71fb      	strb	r3, [r7, #7]
	}

	// Pruefe Reset Flag Window Watchdog
	if (__HAL_RCC_GET_FLAG(RCC_FLAG_WWDGRST) == true)
 80012bc:	4b20      	ldr	r3, [pc, #128]	; (8001340 <readResetSource+0xa0>)
 80012be:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80012c0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d002      	beq.n	80012ce <readResetSource+0x2e>
	{
		reset_flags += WWDG1;
 80012c8:	79fb      	ldrb	r3, [r7, #7]
 80012ca:	3302      	adds	r3, #2
 80012cc:	71fb      	strb	r3, [r7, #7]
	}

	// Pruefe Reset Flag Low Power Reset
	if (__HAL_RCC_GET_FLAG(RCC_FLAG_LPWRRST) == true)
 80012ce:	4b1c      	ldr	r3, [pc, #112]	; (8001340 <readResetSource+0xa0>)
 80012d0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	da02      	bge.n	80012dc <readResetSource+0x3c>
	{
		reset_flags += CPURST1;
 80012d6:	79fb      	ldrb	r3, [r7, #7]
 80012d8:	3304      	adds	r3, #4
 80012da:	71fb      	strb	r3, [r7, #7]
	}

	// Pruefe Reset Flag Brown Out Reset
	if (__HAL_RCC_GET_FLAG(RCC_FLAG_BORRST) == true)
 80012dc:	4b18      	ldr	r3, [pc, #96]	; (8001340 <readResetSource+0xa0>)
 80012de:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80012e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d002      	beq.n	80012ee <readResetSource+0x4e>
	{
		reset_flags += BORST1;
 80012e8:	79fb      	ldrb	r3, [r7, #7]
 80012ea:	3308      	adds	r3, #8
 80012ec:	71fb      	strb	r3, [r7, #7]
	}

	// Pruefe Reset Flag Power On Reset
	if (__HAL_RCC_GET_FLAG(RCC_FLAG_PORRST) == true)
 80012ee:	4b14      	ldr	r3, [pc, #80]	; (8001340 <readResetSource+0xa0>)
 80012f0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80012f2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d002      	beq.n	8001300 <readResetSource+0x60>
	{
		reset_flags += PORST1;
 80012fa:	79fb      	ldrb	r3, [r7, #7]
 80012fc:	3310      	adds	r3, #16
 80012fe:	71fb      	strb	r3, [r7, #7]
	}

	// Pruefe Reset Flag Software Reset
	if (__HAL_RCC_GET_FLAG(RCC_FLAG_SFTRST) == true)
 8001300:	4b0f      	ldr	r3, [pc, #60]	; (8001340 <readResetSource+0xa0>)
 8001302:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001304:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001308:	2b00      	cmp	r3, #0
 800130a:	d002      	beq.n	8001312 <readResetSource+0x72>
	{
		reset_flags += SFTRST1;
 800130c:	79fb      	ldrb	r3, [r7, #7]
 800130e:	3320      	adds	r3, #32
 8001310:	71fb      	strb	r3, [r7, #7]
	}

	// Pruefe Reset Flag Pin-Reset
	if (__HAL_RCC_GET_FLAG(RCC_FLAG_PINRST) == true)
 8001312:	4b0b      	ldr	r3, [pc, #44]	; (8001340 <readResetSource+0xa0>)
 8001314:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001316:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800131a:	2b00      	cmp	r3, #0
 800131c:	d002      	beq.n	8001324 <readResetSource+0x84>
	{
		reset_flags += PINRST1;
 800131e:	79fb      	ldrb	r3, [r7, #7]
 8001320:	3340      	adds	r3, #64	; 0x40
 8001322:	71fb      	strb	r3, [r7, #7]
	}

	// Loesche alle Reset Flags
	__HAL_RCC_CLEAR_RESET_FLAGS();
 8001324:	4b06      	ldr	r3, [pc, #24]	; (8001340 <readResetSource+0xa0>)
 8001326:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001328:	4a05      	ldr	r2, [pc, #20]	; (8001340 <readResetSource+0xa0>)
 800132a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800132e:	6753      	str	r3, [r2, #116]	; 0x74

	return reset_flags;
 8001330:	79fb      	ldrb	r3, [r7, #7]
}
 8001332:	4618      	mov	r0, r3
 8001334:	370c      	adds	r7, #12
 8001336:	46bd      	mov	sp, r7
 8001338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133c:	4770      	bx	lr
 800133e:	bf00      	nop
 8001340:	40023800 	.word	0x40023800

08001344 <printResetSource>:
//----------------------------------------------------------------------

// Print reset source from microcontroller
//----------------------------------------------------------------------
void printResetSource(reset_reason reset_flags)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b082      	sub	sp, #8
 8001348:	af00      	add	r7, sp, #0
 800134a:	4603      	mov	r3, r0
 800134c:	71fb      	strb	r3, [r7, #7]
	// Returns für Absatz nach Neustart.
	uartTransmit("\r\r\r\r\r\r", 6);
 800134e:	2106      	movs	r1, #6
 8001350:	482a      	ldr	r0, [pc, #168]	; (80013fc <printResetSource+0xb8>)
 8001352:	f7ff fa35 	bl	80007c0 <uartTransmit>


	if (reset_flags == STARTUP)											// Regulärer Start
 8001356:	79fb      	ldrb	r3, [r7, #7]
 8001358:	2b00      	cmp	r3, #0
 800135a:	d104      	bne.n	8001366 <printResetSource+0x22>
	{
		uartTransmit("Regular Start\r\n", 15);
 800135c:	210f      	movs	r1, #15
 800135e:	4828      	ldr	r0, [pc, #160]	; (8001400 <printResetSource+0xbc>)
 8001360:	f7ff fa2e 	bl	80007c0 <uartTransmit>
		if (reset_flags & RMVF1)											//NRST pin
		{
			uartTransmit("RMVF\n", 5);
		}
	}
}
 8001364:	e046      	b.n	80013f4 <printResetSource+0xb0>
		if (reset_flags & IWDG1)											// Interner watchdog Reset
 8001366:	79fb      	ldrb	r3, [r7, #7]
 8001368:	f003 0301 	and.w	r3, r3, #1
 800136c:	2b00      	cmp	r3, #0
 800136e:	d003      	beq.n	8001378 <printResetSource+0x34>
			uartTransmit("Interner Watchdog Reset\n", 24);
 8001370:	2118      	movs	r1, #24
 8001372:	4824      	ldr	r0, [pc, #144]	; (8001404 <printResetSource+0xc0>)
 8001374:	f7ff fa24 	bl	80007c0 <uartTransmit>
		if (reset_flags & WWDG1)											// Window watchdog Reset
 8001378:	79fb      	ldrb	r3, [r7, #7]
 800137a:	f003 0302 	and.w	r3, r3, #2
 800137e:	2b00      	cmp	r3, #0
 8001380:	d003      	beq.n	800138a <printResetSource+0x46>
			uartTransmit("Window Watchdog Reset\n", 22);
 8001382:	2116      	movs	r1, #22
 8001384:	4820      	ldr	r0, [pc, #128]	; (8001408 <printResetSource+0xc4>)
 8001386:	f7ff fa1b 	bl	80007c0 <uartTransmit>
		if (reset_flags & CPURST1)											// CPU Reset
 800138a:	79fb      	ldrb	r3, [r7, #7]
 800138c:	f003 0304 	and.w	r3, r3, #4
 8001390:	2b00      	cmp	r3, #0
 8001392:	d003      	beq.n	800139c <printResetSource+0x58>
			uartTransmit("CPU Reset\n", 10);
 8001394:	210a      	movs	r1, #10
 8001396:	481d      	ldr	r0, [pc, #116]	; (800140c <printResetSource+0xc8>)
 8001398:	f7ff fa12 	bl	80007c0 <uartTransmit>
		if (reset_flags & BORST1)											// Brown out Reset
 800139c:	79fb      	ldrb	r3, [r7, #7]
 800139e:	f003 0308 	and.w	r3, r3, #8
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d003      	beq.n	80013ae <printResetSource+0x6a>
			uartTransmit("Brown Out Reset\n", 16);
 80013a6:	2110      	movs	r1, #16
 80013a8:	4819      	ldr	r0, [pc, #100]	; (8001410 <printResetSource+0xcc>)
 80013aa:	f7ff fa09 	bl	80007c0 <uartTransmit>
		if (reset_flags & PORST1)											//Power on Reset / Power down Reser
 80013ae:	79fb      	ldrb	r3, [r7, #7]
 80013b0:	f003 0310 	and.w	r3, r3, #16
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d003      	beq.n	80013c0 <printResetSource+0x7c>
			uartTransmit("Power On Reset\n", 15);
 80013b8:	210f      	movs	r1, #15
 80013ba:	4816      	ldr	r0, [pc, #88]	; (8001414 <printResetSource+0xd0>)
 80013bc:	f7ff fa00 	bl	80007c0 <uartTransmit>
		if (reset_flags & SFTRST1)											// Software Reset
 80013c0:	79fb      	ldrb	r3, [r7, #7]
 80013c2:	f003 0320 	and.w	r3, r3, #32
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d003      	beq.n	80013d2 <printResetSource+0x8e>
			uartTransmit("Software Reset\n", 15);
 80013ca:	210f      	movs	r1, #15
 80013cc:	4812      	ldr	r0, [pc, #72]	; (8001418 <printResetSource+0xd4>)
 80013ce:	f7ff f9f7 	bl	80007c0 <uartTransmit>
		if (reset_flags & PINRST1)											//NRST pin
 80013d2:	79fb      	ldrb	r3, [r7, #7]
 80013d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d003      	beq.n	80013e4 <printResetSource+0xa0>
			uartTransmit("PIN Reset\n", 10);
 80013dc:	210a      	movs	r1, #10
 80013de:	480f      	ldr	r0, [pc, #60]	; (800141c <printResetSource+0xd8>)
 80013e0:	f7ff f9ee 	bl	80007c0 <uartTransmit>
		if (reset_flags & RMVF1)											//NRST pin
 80013e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	da03      	bge.n	80013f4 <printResetSource+0xb0>
			uartTransmit("RMVF\n", 5);
 80013ec:	2105      	movs	r1, #5
 80013ee:	480c      	ldr	r0, [pc, #48]	; (8001420 <printResetSource+0xdc>)
 80013f0:	f7ff f9e6 	bl	80007c0 <uartTransmit>
}
 80013f4:	bf00      	nop
 80013f6:	3708      	adds	r7, #8
 80013f8:	46bd      	mov	sp, r7
 80013fa:	bd80      	pop	{r7, pc}
 80013fc:	08008d2c 	.word	0x08008d2c
 8001400:	08008d34 	.word	0x08008d34
 8001404:	08008d44 	.word	0x08008d44
 8001408:	08008d60 	.word	0x08008d60
 800140c:	08008d78 	.word	0x08008d78
 8001410:	08008d84 	.word	0x08008d84
 8001414:	08008d98 	.word	0x08008d98
 8001418:	08008da8 	.word	0x08008da8
 800141c:	08008db8 	.word	0x08008db8
 8001420:	08008dc4 	.word	0x08008dc4

08001424 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8001424:	b480      	push	{r7}
 8001426:	b083      	sub	sp, #12
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800142c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001430:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8001434:	f003 0301 	and.w	r3, r3, #1
 8001438:	2b00      	cmp	r3, #0
 800143a:	d013      	beq.n	8001464 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 800143c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001440:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8001444:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001448:	2b00      	cmp	r3, #0
 800144a:	d00b      	beq.n	8001464 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 800144c:	e000      	b.n	8001450 <ITM_SendChar+0x2c>
    {
      __NOP();
 800144e:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8001450:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	2b00      	cmp	r3, #0
 8001458:	d0f9      	beq.n	800144e <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800145a:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800145e:	687a      	ldr	r2, [r7, #4]
 8001460:	b2d2      	uxtb	r2, r2
 8001462:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8001464:	687b      	ldr	r3, [r7, #4]
}
 8001466:	4618      	mov	r0, r3
 8001468:	370c      	adds	r7, #12
 800146a:	46bd      	mov	sp, r7
 800146c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001470:	4770      	bx	lr
	...

08001474 <ADC_Gaspedal>:
//----------------------------------------------------------------------

// Gaspedal einlesen
//----------------------------------------------------------------------
uint16_t ADC_Gaspedal(void)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b086      	sub	sp, #24
 8001478:	af00      	add	r7, sp, #0
#ifdef DEBUG_ADC_INPUTS
	ITM_SendString("ADC von Gaspedal einlesen\n");
 800147a:	4820      	ldr	r0, [pc, #128]	; (80014fc <ADC_Gaspedal+0x88>)
 800147c:	f000 faf8 	bl	8001a70 <ITM_SendString>
#endif

	// Temporaere Variable anlegen
	uint16_t ADC_Data = 0;
 8001480:	2300      	movs	r3, #0
 8001482:	82fb      	strh	r3, [r7, #22]

	// ADC1 konfigurieren
	ADC_ChannelConfTypeDef sConfig = {0};
 8001484:	1d3b      	adds	r3, r7, #4
 8001486:	2200      	movs	r2, #0
 8001488:	601a      	str	r2, [r3, #0]
 800148a:	605a      	str	r2, [r3, #4]
 800148c:	609a      	str	r2, [r3, #8]
 800148e:	60da      	str	r2, [r3, #12]
	sConfig.Channel = ADC_CHANNEL_6;
 8001490:	2306      	movs	r3, #6
 8001492:	607b      	str	r3, [r7, #4]
	sConfig.Rank = 1;
 8001494:	2301      	movs	r3, #1
 8001496:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8001498:	2301      	movs	r3, #1
 800149a:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800149c:	1d3b      	adds	r3, r7, #4
 800149e:	4619      	mov	r1, r3
 80014a0:	4817      	ldr	r0, [pc, #92]	; (8001500 <ADC_Gaspedal+0x8c>)
 80014a2:	f002 fdf9 	bl	8004098 <HAL_ADC_ConfigChannel>
 80014a6:	4603      	mov	r3, r0
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d001      	beq.n	80014b0 <ADC_Gaspedal+0x3c>
	{
		Error_Handler();
 80014ac:	f002 f982 	bl	80037b4 <Error_Handler>
	}

	// ADC Starten, Wert einlesen und ADC Stoppen
	HAL_ADC_Start(&hadc1);
 80014b0:	4813      	ldr	r0, [pc, #76]	; (8001500 <ADC_Gaspedal+0x8c>)
 80014b2:	f002 fc57 	bl	8003d64 <HAL_ADC_Start>
	if(HAL_ADC_PollForConversion(&hadc1, 100) == HAL_OK)					// Wenn ADC funktioniert
 80014b6:	2164      	movs	r1, #100	; 0x64
 80014b8:	4811      	ldr	r0, [pc, #68]	; (8001500 <ADC_Gaspedal+0x8c>)
 80014ba:	f002 fd55 	bl	8003f68 <HAL_ADC_PollForConversion>
 80014be:	4603      	mov	r3, r0
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d105      	bne.n	80014d0 <ADC_Gaspedal+0x5c>
	{
		// ADC Wert holen
		ADC_Data = HAL_ADC_GetValue(&hadc1);
 80014c4:	480e      	ldr	r0, [pc, #56]	; (8001500 <ADC_Gaspedal+0x8c>)
 80014c6:	f002 fdda 	bl	800407e <HAL_ADC_GetValue>
 80014ca:	4603      	mov	r3, r0
 80014cc:	82fb      	strh	r3, [r7, #22]
 80014ce:	e002      	b.n	80014d6 <ADC_Gaspedal+0x62>
	}
	else																	// Falls ADC nicht funktioniert
	{
		// Software Error ausgeben
		software_error(ERROR_ADC);
 80014d0:	2004      	movs	r0, #4
 80014d2:	f000 fa25 	bl	8001920 <software_error>
	}
	HAL_ADC_Stop(&hadc1);													// ADC stoppen
 80014d6:	480a      	ldr	r0, [pc, #40]	; (8001500 <ADC_Gaspedal+0x8c>)
 80014d8:	f002 fd12 	bl	8003f00 <HAL_ADC_Stop>

#ifdef DEBUG_ADC_INPUTS
	ITM_SendString("ADC-Wert Gaspedal:\t");
 80014dc:	4809      	ldr	r0, [pc, #36]	; (8001504 <ADC_Gaspedal+0x90>)
 80014de:	f000 fac7 	bl	8001a70 <ITM_SendString>
	ITM_SendNumber(ADC_Data);
 80014e2:	8afb      	ldrh	r3, [r7, #22]
 80014e4:	4618      	mov	r0, r3
 80014e6:	f000 facd 	bl	8001a84 <ITM_SendNumber>
	ITM_SendChar('\n');
 80014ea:	200a      	movs	r0, #10
 80014ec:	f7ff ff9a 	bl	8001424 <ITM_SendChar>
#endif

	//ADC Wert zurueck geben
	return ADC_Data;
 80014f0:	8afb      	ldrh	r3, [r7, #22]
}
 80014f2:	4618      	mov	r0, r3
 80014f4:	3718      	adds	r7, #24
 80014f6:	46bd      	mov	sp, r7
 80014f8:	bd80      	pop	{r7, pc}
 80014fa:	bf00      	nop
 80014fc:	08008dcc 	.word	0x08008dcc
 8001500:	20000140 	.word	0x20000140
 8001504:	08008de8 	.word	0x08008de8

08001508 <ADC_Bremsdruck>:
//----------------------------------------------------------------------

// Bremsdruck einlesen
//----------------------------------------------------------------------
uint16_t ADC_Bremsdruck(void)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b086      	sub	sp, #24
 800150c:	af00      	add	r7, sp, #0
#ifdef DEBUG_ADC_INPUTS
	ITM_SendString("ADC von Bremsdruck einlesen\n");
 800150e:	4820      	ldr	r0, [pc, #128]	; (8001590 <ADC_Bremsdruck+0x88>)
 8001510:	f000 faae 	bl	8001a70 <ITM_SendString>
#endif

	// Temporaere Variable anlegen
	uint16_t ADC_Data = 0;
 8001514:	2300      	movs	r3, #0
 8001516:	82fb      	strh	r3, [r7, #22]

	// ADC1 konfigurieren
	ADC_ChannelConfTypeDef sConfig = {0};
 8001518:	1d3b      	adds	r3, r7, #4
 800151a:	2200      	movs	r2, #0
 800151c:	601a      	str	r2, [r3, #0]
 800151e:	605a      	str	r2, [r3, #4]
 8001520:	609a      	str	r2, [r3, #8]
 8001522:	60da      	str	r2, [r3, #12]
	sConfig.Channel = ADC_CHANNEL_14;
 8001524:	230e      	movs	r3, #14
 8001526:	607b      	str	r3, [r7, #4]
	sConfig.Rank = 1;
 8001528:	2301      	movs	r3, #1
 800152a:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 800152c:	2301      	movs	r3, #1
 800152e:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001530:	1d3b      	adds	r3, r7, #4
 8001532:	4619      	mov	r1, r3
 8001534:	4817      	ldr	r0, [pc, #92]	; (8001594 <ADC_Bremsdruck+0x8c>)
 8001536:	f002 fdaf 	bl	8004098 <HAL_ADC_ConfigChannel>
 800153a:	4603      	mov	r3, r0
 800153c:	2b00      	cmp	r3, #0
 800153e:	d001      	beq.n	8001544 <ADC_Bremsdruck+0x3c>
	{
		Error_Handler();
 8001540:	f002 f938 	bl	80037b4 <Error_Handler>
	}
	
	// ADC Starten, Wert einlesen und ADC Stoppen
	HAL_ADC_Start(&hadc1);													// ADC starten
 8001544:	4813      	ldr	r0, [pc, #76]	; (8001594 <ADC_Bremsdruck+0x8c>)
 8001546:	f002 fc0d 	bl	8003d64 <HAL_ADC_Start>
	if(HAL_ADC_PollForConversion(&hadc1, 100) == HAL_OK)					// Wenn ADC funktioniert
 800154a:	2164      	movs	r1, #100	; 0x64
 800154c:	4811      	ldr	r0, [pc, #68]	; (8001594 <ADC_Bremsdruck+0x8c>)
 800154e:	f002 fd0b 	bl	8003f68 <HAL_ADC_PollForConversion>
 8001552:	4603      	mov	r3, r0
 8001554:	2b00      	cmp	r3, #0
 8001556:	d105      	bne.n	8001564 <ADC_Bremsdruck+0x5c>
	{
		// ADC Wert holen
		ADC_Data = HAL_ADC_GetValue(&hadc1);
 8001558:	480e      	ldr	r0, [pc, #56]	; (8001594 <ADC_Bremsdruck+0x8c>)
 800155a:	f002 fd90 	bl	800407e <HAL_ADC_GetValue>
 800155e:	4603      	mov	r3, r0
 8001560:	82fb      	strh	r3, [r7, #22]
 8001562:	e002      	b.n	800156a <ADC_Bremsdruck+0x62>
	}
	else																	// Falls ADC nicht funktioniert
	{
		// Software Error ausgeben
		software_error(ERROR_ADC);
 8001564:	2004      	movs	r0, #4
 8001566:	f000 f9db 	bl	8001920 <software_error>
	}
	HAL_ADC_Stop(&hadc1);													// ADC stoppen
 800156a:	480a      	ldr	r0, [pc, #40]	; (8001594 <ADC_Bremsdruck+0x8c>)
 800156c:	f002 fcc8 	bl	8003f00 <HAL_ADC_Stop>

#ifdef DEBUG_ADC_INPUTS
	ITM_SendString("ADC-Wert Bremsdruck:\t");
 8001570:	4809      	ldr	r0, [pc, #36]	; (8001598 <ADC_Bremsdruck+0x90>)
 8001572:	f000 fa7d 	bl	8001a70 <ITM_SendString>
	ITM_SendNumber(ADC_Data);
 8001576:	8afb      	ldrh	r3, [r7, #22]
 8001578:	4618      	mov	r0, r3
 800157a:	f000 fa83 	bl	8001a84 <ITM_SendNumber>
	ITM_SendChar('\n');
 800157e:	200a      	movs	r0, #10
 8001580:	f7ff ff50 	bl	8001424 <ITM_SendChar>
#endif

	//ADC Wert zurueck geben
	return ADC_Data;
 8001584:	8afb      	ldrh	r3, [r7, #22]
}
 8001586:	4618      	mov	r0, r3
 8001588:	3718      	adds	r7, #24
 800158a:	46bd      	mov	sp, r7
 800158c:	bd80      	pop	{r7, pc}
 800158e:	bf00      	nop
 8001590:	08008dfc 	.word	0x08008dfc
 8001594:	20000140 	.word	0x20000140
 8001598:	08008e1c 	.word	0x08008e1c

0800159c <ADC_KL15>:
//----------------------------------------------------------------------

// Spannung KL15 einlesen
//----------------------------------------------------------------------
uint16_t ADC_KL15 (void)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b086      	sub	sp, #24
 80015a0:	af00      	add	r7, sp, #0
	// Temporaere Variable anlegen
	uint16_t ADC_Data = 0;
 80015a2:	2300      	movs	r3, #0
 80015a4:	82fb      	strh	r3, [r7, #22]

	// ADC1 konfigurieren
	ADC_ChannelConfTypeDef sConfig = {0};
 80015a6:	1d3b      	adds	r3, r7, #4
 80015a8:	2200      	movs	r2, #0
 80015aa:	601a      	str	r2, [r3, #0]
 80015ac:	605a      	str	r2, [r3, #4]
 80015ae:	609a      	str	r2, [r3, #8]
 80015b0:	60da      	str	r2, [r3, #12]
	sConfig.Channel = ADC_CHANNEL_3;										// ADC Kanal einstellen
 80015b2:	2303      	movs	r3, #3
 80015b4:	607b      	str	r3, [r7, #4]
	sConfig.Rank = 1;														// Rang einstellen
 80015b6:	2301      	movs	r3, #1
 80015b8:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;							// ADC Sampletime einstellen
 80015ba:	2301      	movs	r3, #1
 80015bc:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)					// Wenn Config nicht Ok ist
 80015be:	1d3b      	adds	r3, r7, #4
 80015c0:	4619      	mov	r1, r3
 80015c2:	4811      	ldr	r0, [pc, #68]	; (8001608 <ADC_KL15+0x6c>)
 80015c4:	f002 fd68 	bl	8004098 <HAL_ADC_ConfigChannel>
 80015c8:	4603      	mov	r3, r0
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d001      	beq.n	80015d2 <ADC_KL15+0x36>
	{
		Error_Handler();													// Fehler HAL ausgeben
 80015ce:	f002 f8f1 	bl	80037b4 <Error_Handler>
	}

	// ADC Starten, Wert einlesen und ADC Stoppen
	HAL_ADC_Start(&hadc1);													// ADC starten
 80015d2:	480d      	ldr	r0, [pc, #52]	; (8001608 <ADC_KL15+0x6c>)
 80015d4:	f002 fbc6 	bl	8003d64 <HAL_ADC_Start>
	if(HAL_ADC_PollForConversion(&hadc1, 100) == HAL_OK)					// Wenn ADC funktioniert
 80015d8:	2164      	movs	r1, #100	; 0x64
 80015da:	480b      	ldr	r0, [pc, #44]	; (8001608 <ADC_KL15+0x6c>)
 80015dc:	f002 fcc4 	bl	8003f68 <HAL_ADC_PollForConversion>
 80015e0:	4603      	mov	r3, r0
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d105      	bne.n	80015f2 <ADC_KL15+0x56>
	{
		// ADC Wert holen
		ADC_Data = HAL_ADC_GetValue(&hadc1);
 80015e6:	4808      	ldr	r0, [pc, #32]	; (8001608 <ADC_KL15+0x6c>)
 80015e8:	f002 fd49 	bl	800407e <HAL_ADC_GetValue>
 80015ec:	4603      	mov	r3, r0
 80015ee:	82fb      	strh	r3, [r7, #22]
 80015f0:	e002      	b.n	80015f8 <ADC_KL15+0x5c>
	}
	else																	// Falls ADC nicht funktioniert
	{
		// Software Error ausgeben
		software_error(ERROR_ADC);
 80015f2:	2004      	movs	r0, #4
 80015f4:	f000 f994 	bl	8001920 <software_error>
	}
	HAL_ADC_Stop(&hadc1);													// ADC stoppen
 80015f8:	4803      	ldr	r0, [pc, #12]	; (8001608 <ADC_KL15+0x6c>)
 80015fa:	f002 fc81 	bl	8003f00 <HAL_ADC_Stop>

	//ADC Wert zurueck geben
	return ADC_Data;
 80015fe:	8afb      	ldrh	r3, [r7, #22]
}
 8001600:	4618      	mov	r0, r3
 8001602:	3718      	adds	r7, #24
 8001604:	46bd      	mov	sp, r7
 8001606:	bd80      	pop	{r7, pc}
 8001608:	20000140 	.word	0x20000140

0800160c <ADC_Kuhlwassertemperatur>:
//----------------------------------------------------------------------

// Kuehlwassertemperatur einlesen
//----------------------------------------------------------------------
uint16_t ADC_Kuhlwassertemperatur (void)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b086      	sub	sp, #24
 8001610:	af00      	add	r7, sp, #0
	// Temporaere Variable anlegen
	uint16_t ADC_Data = 0;
 8001612:	2300      	movs	r3, #0
 8001614:	82fb      	strh	r3, [r7, #22]

	// ADC1 konfigurieren
	ADC_ChannelConfTypeDef sConfig = {0};
 8001616:	1d3b      	adds	r3, r7, #4
 8001618:	2200      	movs	r2, #0
 800161a:	601a      	str	r2, [r3, #0]
 800161c:	605a      	str	r2, [r3, #4]
 800161e:	609a      	str	r2, [r3, #8]
 8001620:	60da      	str	r2, [r3, #12]
	sConfig.Channel = ADC_CHANNEL_4;										// ADC Kanal einstellen
 8001622:	2304      	movs	r3, #4
 8001624:	607b      	str	r3, [r7, #4]
	sConfig.Rank = 1;														// Rang einstellen
 8001626:	2301      	movs	r3, #1
 8001628:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;							// ADC Sampletime einstellen
 800162a:	2301      	movs	r3, #1
 800162c:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)					// Wenn Config nicht Ok ist
 800162e:	1d3b      	adds	r3, r7, #4
 8001630:	4619      	mov	r1, r3
 8001632:	4811      	ldr	r0, [pc, #68]	; (8001678 <ADC_Kuhlwassertemperatur+0x6c>)
 8001634:	f002 fd30 	bl	8004098 <HAL_ADC_ConfigChannel>
 8001638:	4603      	mov	r3, r0
 800163a:	2b00      	cmp	r3, #0
 800163c:	d001      	beq.n	8001642 <ADC_Kuhlwassertemperatur+0x36>
	{
		Error_Handler();													// Fehler HAL ausgeben
 800163e:	f002 f8b9 	bl	80037b4 <Error_Handler>
	}

	// ADC Starten, Wert einlesen und ADC Stoppen
	HAL_ADC_Start(&hadc1);													// ADC starten
 8001642:	480d      	ldr	r0, [pc, #52]	; (8001678 <ADC_Kuhlwassertemperatur+0x6c>)
 8001644:	f002 fb8e 	bl	8003d64 <HAL_ADC_Start>
	if(HAL_ADC_PollForConversion(&hadc1, 100) == HAL_OK)					// Wenn ADC funktioniert
 8001648:	2164      	movs	r1, #100	; 0x64
 800164a:	480b      	ldr	r0, [pc, #44]	; (8001678 <ADC_Kuhlwassertemperatur+0x6c>)
 800164c:	f002 fc8c 	bl	8003f68 <HAL_ADC_PollForConversion>
 8001650:	4603      	mov	r3, r0
 8001652:	2b00      	cmp	r3, #0
 8001654:	d105      	bne.n	8001662 <ADC_Kuhlwassertemperatur+0x56>
	{
		// ADC Wert holen
		ADC_Data = HAL_ADC_GetValue(&hadc1);
 8001656:	4808      	ldr	r0, [pc, #32]	; (8001678 <ADC_Kuhlwassertemperatur+0x6c>)
 8001658:	f002 fd11 	bl	800407e <HAL_ADC_GetValue>
 800165c:	4603      	mov	r3, r0
 800165e:	82fb      	strh	r3, [r7, #22]
 8001660:	e002      	b.n	8001668 <ADC_Kuhlwassertemperatur+0x5c>
	}
	else																	// Falls ADC nicht funktioniert
	{
		// Software Error ausgeben
		software_error(ERROR_ADC);
 8001662:	2004      	movs	r0, #4
 8001664:	f000 f95c 	bl	8001920 <software_error>
	}
	HAL_ADC_Stop(&hadc1);													// ADC stoppen
 8001668:	4803      	ldr	r0, [pc, #12]	; (8001678 <ADC_Kuhlwassertemperatur+0x6c>)
 800166a:	f002 fc49 	bl	8003f00 <HAL_ADC_Stop>

	//ADC Wert zurueck geben
	return ADC_Data;
 800166e:	8afb      	ldrh	r3, [r7, #22]
}
 8001670:	4618      	mov	r0, r3
 8001672:	3718      	adds	r7, #24
 8001674:	46bd      	mov	sp, r7
 8001676:	bd80      	pop	{r7, pc}
 8001678:	20000140 	.word	0x20000140

0800167c <ADC_Klimaflap>:
//----------------------------------------------------------------------

// Klimaflapstellung einlesen (Position ueber Poti)
//----------------------------------------------------------------------
uint16_t ADC_Klimaflap (void)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b086      	sub	sp, #24
 8001680:	af00      	add	r7, sp, #0
	// Temporaere Variable anlegen
	uint16_t ADC_Data = 0;
 8001682:	2300      	movs	r3, #0
 8001684:	82fb      	strh	r3, [r7, #22]

	// ADC1 konfigurieren
	ADC_ChannelConfTypeDef sConfig = {0};
 8001686:	1d3b      	adds	r3, r7, #4
 8001688:	2200      	movs	r2, #0
 800168a:	601a      	str	r2, [r3, #0]
 800168c:	605a      	str	r2, [r3, #4]
 800168e:	609a      	str	r2, [r3, #8]
 8001690:	60da      	str	r2, [r3, #12]
	sConfig.Channel = ADC_CHANNEL_5;										// ADC Kanal einstellen
 8001692:	2305      	movs	r3, #5
 8001694:	607b      	str	r3, [r7, #4]
	sConfig.Rank = 1;														// Rang einstellen
 8001696:	2301      	movs	r3, #1
 8001698:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;							// ADC Sampletime einstellen
 800169a:	2301      	movs	r3, #1
 800169c:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)					// Wenn Config nicht Ok ist
 800169e:	1d3b      	adds	r3, r7, #4
 80016a0:	4619      	mov	r1, r3
 80016a2:	4811      	ldr	r0, [pc, #68]	; (80016e8 <ADC_Klimaflap+0x6c>)
 80016a4:	f002 fcf8 	bl	8004098 <HAL_ADC_ConfigChannel>
 80016a8:	4603      	mov	r3, r0
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d001      	beq.n	80016b2 <ADC_Klimaflap+0x36>
	{
		Error_Handler();													// Fehler HAL ausgeben
 80016ae:	f002 f881 	bl	80037b4 <Error_Handler>
	}

	// ADC Starten, Wert einlesen und ADC Stoppen
	HAL_ADC_Start(&hadc1);													// ADC starten
 80016b2:	480d      	ldr	r0, [pc, #52]	; (80016e8 <ADC_Klimaflap+0x6c>)
 80016b4:	f002 fb56 	bl	8003d64 <HAL_ADC_Start>
	if(HAL_ADC_PollForConversion(&hadc1, 100) == HAL_OK)					// Wenn ADC funktioniert
 80016b8:	2164      	movs	r1, #100	; 0x64
 80016ba:	480b      	ldr	r0, [pc, #44]	; (80016e8 <ADC_Klimaflap+0x6c>)
 80016bc:	f002 fc54 	bl	8003f68 <HAL_ADC_PollForConversion>
 80016c0:	4603      	mov	r3, r0
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d105      	bne.n	80016d2 <ADC_Klimaflap+0x56>
	{
		// ADC Wert holen
		ADC_Data = HAL_ADC_GetValue(&hadc1);
 80016c6:	4808      	ldr	r0, [pc, #32]	; (80016e8 <ADC_Klimaflap+0x6c>)
 80016c8:	f002 fcd9 	bl	800407e <HAL_ADC_GetValue>
 80016cc:	4603      	mov	r3, r0
 80016ce:	82fb      	strh	r3, [r7, #22]
 80016d0:	e002      	b.n	80016d8 <ADC_Klimaflap+0x5c>
	}
	else																	// Falls ADC nicht funktioniert
	{
		// Software Error ausgeben
		software_error(ERROR_ADC);
 80016d2:	2004      	movs	r0, #4
 80016d4:	f000 f924 	bl	8001920 <software_error>
	}
	HAL_ADC_Stop(&hadc1);													// ADC stoppen
 80016d8:	4803      	ldr	r0, [pc, #12]	; (80016e8 <ADC_Klimaflap+0x6c>)
 80016da:	f002 fc11 	bl	8003f00 <HAL_ADC_Stop>

	//ADC Wert zurueck geben
	return ADC_Data;
 80016de:	8afb      	ldrh	r3, [r7, #22]
}
 80016e0:	4618      	mov	r0, r3
 80016e2:	3718      	adds	r7, #24
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bd80      	pop	{r7, pc}
 80016e8:	20000140 	.word	0x20000140

080016ec <ADC_PCBTemperatur>:
//----------------------------------------------------------------------

// PCB Temperatur einlesen
//----------------------------------------------------------------------
uint16_t ADC_PCBTemperatur (void)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b086      	sub	sp, #24
 80016f0:	af00      	add	r7, sp, #0
	// Temporaere Variable anlegen
	uint16_t ADC_Data = 0;
 80016f2:	2300      	movs	r3, #0
 80016f4:	82fb      	strh	r3, [r7, #22]

	// ADC1 konfigurieren
	ADC_ChannelConfTypeDef sConfig = {0};
 80016f6:	1d3b      	adds	r3, r7, #4
 80016f8:	2200      	movs	r2, #0
 80016fa:	601a      	str	r2, [r3, #0]
 80016fc:	605a      	str	r2, [r3, #4]
 80016fe:	609a      	str	r2, [r3, #8]
 8001700:	60da      	str	r2, [r3, #12]
	sConfig.Channel = ADC_CHANNEL_7;										// ADC Kanal einstellen
 8001702:	2307      	movs	r3, #7
 8001704:	607b      	str	r3, [r7, #4]
	sConfig.Rank = 1;														// Rang einstellen
 8001706:	2301      	movs	r3, #1
 8001708:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;							// ADC Sampletime einstellen
 800170a:	2301      	movs	r3, #1
 800170c:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)					// Wenn Config nicht Ok ist
 800170e:	1d3b      	adds	r3, r7, #4
 8001710:	4619      	mov	r1, r3
 8001712:	4811      	ldr	r0, [pc, #68]	; (8001758 <ADC_PCBTemperatur+0x6c>)
 8001714:	f002 fcc0 	bl	8004098 <HAL_ADC_ConfigChannel>
 8001718:	4603      	mov	r3, r0
 800171a:	2b00      	cmp	r3, #0
 800171c:	d001      	beq.n	8001722 <ADC_PCBTemperatur+0x36>
	{
		Error_Handler();													// Fehler HAL ausgeben
 800171e:	f002 f849 	bl	80037b4 <Error_Handler>
	}

	// ADC Starten, Wert einlesen und ADC Stoppen
	HAL_ADC_Start(&hadc1);													// ADC starten
 8001722:	480d      	ldr	r0, [pc, #52]	; (8001758 <ADC_PCBTemperatur+0x6c>)
 8001724:	f002 fb1e 	bl	8003d64 <HAL_ADC_Start>
	if(HAL_ADC_PollForConversion(&hadc1, 100) == HAL_OK)					// Wenn ADC funktioniert
 8001728:	2164      	movs	r1, #100	; 0x64
 800172a:	480b      	ldr	r0, [pc, #44]	; (8001758 <ADC_PCBTemperatur+0x6c>)
 800172c:	f002 fc1c 	bl	8003f68 <HAL_ADC_PollForConversion>
 8001730:	4603      	mov	r3, r0
 8001732:	2b00      	cmp	r3, #0
 8001734:	d105      	bne.n	8001742 <ADC_PCBTemperatur+0x56>
	{
		// ADC Wert holen
		ADC_Data = HAL_ADC_GetValue(&hadc1);
 8001736:	4808      	ldr	r0, [pc, #32]	; (8001758 <ADC_PCBTemperatur+0x6c>)
 8001738:	f002 fca1 	bl	800407e <HAL_ADC_GetValue>
 800173c:	4603      	mov	r3, r0
 800173e:	82fb      	strh	r3, [r7, #22]
 8001740:	e002      	b.n	8001748 <ADC_PCBTemperatur+0x5c>
	}
	else																	// Falls ADC nicht funktioniert
	{
		// Software Error ausgeben
		software_error(ERROR_ADC);
 8001742:	2004      	movs	r0, #4
 8001744:	f000 f8ec 	bl	8001920 <software_error>
	}
	HAL_ADC_Stop(&hadc1);													// ADC stoppen
 8001748:	4803      	ldr	r0, [pc, #12]	; (8001758 <ADC_PCBTemperatur+0x6c>)
 800174a:	f002 fbd9 	bl	8003f00 <HAL_ADC_Stop>

	//ADC Wert zurueck geben
	return ADC_Data;
 800174e:	8afb      	ldrh	r3, [r7, #22]
}
 8001750:	4618      	mov	r0, r3
 8001752:	3718      	adds	r7, #24
 8001754:	46bd      	mov	sp, r7
 8001756:	bd80      	pop	{r7, pc}
 8001758:	20000140 	.word	0x20000140

0800175c <ADC_Return>:
//----------------------------------------------------------------------

// Navibedienelement Return einlesen (2 Schalter mit unterschiedlichen Widerstaenden)
//----------------------------------------------------------------------
uint16_t ADC_Return (void)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b086      	sub	sp, #24
 8001760:	af00      	add	r7, sp, #0
	// Temporaere Variable anlegen
	uint16_t ADC_Data = 0;
 8001762:	2300      	movs	r3, #0
 8001764:	82fb      	strh	r3, [r7, #22]

	// ADC1 konfigurieren
	ADC_ChannelConfTypeDef sConfig = {0};
 8001766:	1d3b      	adds	r3, r7, #4
 8001768:	2200      	movs	r2, #0
 800176a:	601a      	str	r2, [r3, #0]
 800176c:	605a      	str	r2, [r3, #4]
 800176e:	609a      	str	r2, [r3, #8]
 8001770:	60da      	str	r2, [r3, #12]
	sConfig.Channel = ADC_CHANNEL_8;										// ADC Kanal einstellen
 8001772:	2308      	movs	r3, #8
 8001774:	607b      	str	r3, [r7, #4]
	sConfig.Rank = 1;														// Rang einstellen
 8001776:	2301      	movs	r3, #1
 8001778:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;							// ADC Sampletime einstellen
 800177a:	2301      	movs	r3, #1
 800177c:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)					// Wenn Config nicht Ok ist
 800177e:	1d3b      	adds	r3, r7, #4
 8001780:	4619      	mov	r1, r3
 8001782:	4811      	ldr	r0, [pc, #68]	; (80017c8 <ADC_Return+0x6c>)
 8001784:	f002 fc88 	bl	8004098 <HAL_ADC_ConfigChannel>
 8001788:	4603      	mov	r3, r0
 800178a:	2b00      	cmp	r3, #0
 800178c:	d001      	beq.n	8001792 <ADC_Return+0x36>
	{
		Error_Handler();													// Fehler HAL ausgeben
 800178e:	f002 f811 	bl	80037b4 <Error_Handler>
	}

	// ADC Starten, Wert einlesen und ADC Stoppen
	HAL_ADC_Start(&hadc1);													// ADC starten
 8001792:	480d      	ldr	r0, [pc, #52]	; (80017c8 <ADC_Return+0x6c>)
 8001794:	f002 fae6 	bl	8003d64 <HAL_ADC_Start>
	if(HAL_ADC_PollForConversion(&hadc1, 100) == HAL_OK)					// Wenn ADC funktioniert
 8001798:	2164      	movs	r1, #100	; 0x64
 800179a:	480b      	ldr	r0, [pc, #44]	; (80017c8 <ADC_Return+0x6c>)
 800179c:	f002 fbe4 	bl	8003f68 <HAL_ADC_PollForConversion>
 80017a0:	4603      	mov	r3, r0
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d105      	bne.n	80017b2 <ADC_Return+0x56>
	{
		// ADC Wert holen
		ADC_Data = HAL_ADC_GetValue(&hadc1);
 80017a6:	4808      	ldr	r0, [pc, #32]	; (80017c8 <ADC_Return+0x6c>)
 80017a8:	f002 fc69 	bl	800407e <HAL_ADC_GetValue>
 80017ac:	4603      	mov	r3, r0
 80017ae:	82fb      	strh	r3, [r7, #22]
 80017b0:	e002      	b.n	80017b8 <ADC_Return+0x5c>
	}
	else																	// Falls ADC nicht funktioniert
	{
		// Software Error ausgeben
		software_error(ERROR_ADC);
 80017b2:	2004      	movs	r0, #4
 80017b4:	f000 f8b4 	bl	8001920 <software_error>
	}
	HAL_ADC_Stop(&hadc1);													// ADC stoppen
 80017b8:	4803      	ldr	r0, [pc, #12]	; (80017c8 <ADC_Return+0x6c>)
 80017ba:	f002 fba1 	bl	8003f00 <HAL_ADC_Stop>

	//ADC Wert zurueck geben
	return ADC_Data;
 80017be:	8afb      	ldrh	r3, [r7, #22]
}
 80017c0:	4618      	mov	r0, r3
 80017c2:	3718      	adds	r7, #24
 80017c4:	46bd      	mov	sp, r7
 80017c6:	bd80      	pop	{r7, pc}
 80017c8:	20000140 	.word	0x20000140

080017cc <ADC_Info>:
//----------------------------------------------------------------------

// Navibedienelement Info einlesen (2 Schalter mit unterschiedlichen Widerstaenden)
//----------------------------------------------------------------------
uint16_t ADC_Info (void)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b086      	sub	sp, #24
 80017d0:	af00      	add	r7, sp, #0
	// Temporaere Variable anlegen
	uint16_t ADC_Data = 0;
 80017d2:	2300      	movs	r3, #0
 80017d4:	82fb      	strh	r3, [r7, #22]

	// ADC1 konfigurieren
	ADC_ChannelConfTypeDef sConfig = {0};
 80017d6:	1d3b      	adds	r3, r7, #4
 80017d8:	2200      	movs	r2, #0
 80017da:	601a      	str	r2, [r3, #0]
 80017dc:	605a      	str	r2, [r3, #4]
 80017de:	609a      	str	r2, [r3, #8]
 80017e0:	60da      	str	r2, [r3, #12]
	sConfig.Channel = ADC_CHANNEL_9;										// ADC Kanal einstellen
 80017e2:	2309      	movs	r3, #9
 80017e4:	607b      	str	r3, [r7, #4]
	sConfig.Rank = 1;														// Rang einstellen
 80017e6:	2301      	movs	r3, #1
 80017e8:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;							// ADC Sampletime einstellen
 80017ea:	2301      	movs	r3, #1
 80017ec:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)					// Wenn Config nicht Ok ist
 80017ee:	1d3b      	adds	r3, r7, #4
 80017f0:	4619      	mov	r1, r3
 80017f2:	4811      	ldr	r0, [pc, #68]	; (8001838 <ADC_Info+0x6c>)
 80017f4:	f002 fc50 	bl	8004098 <HAL_ADC_ConfigChannel>
 80017f8:	4603      	mov	r3, r0
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d001      	beq.n	8001802 <ADC_Info+0x36>
	{
		Error_Handler();													// Fehler HAL ausgeben
 80017fe:	f001 ffd9 	bl	80037b4 <Error_Handler>
	}

	// ADC Starten, Wert einlesen und ADC Stoppen
	HAL_ADC_Start(&hadc1);													// ADC starten
 8001802:	480d      	ldr	r0, [pc, #52]	; (8001838 <ADC_Info+0x6c>)
 8001804:	f002 faae 	bl	8003d64 <HAL_ADC_Start>
	if(HAL_ADC_PollForConversion(&hadc1, 100) == HAL_OK)					// Wenn ADC funktioniert
 8001808:	2164      	movs	r1, #100	; 0x64
 800180a:	480b      	ldr	r0, [pc, #44]	; (8001838 <ADC_Info+0x6c>)
 800180c:	f002 fbac 	bl	8003f68 <HAL_ADC_PollForConversion>
 8001810:	4603      	mov	r3, r0
 8001812:	2b00      	cmp	r3, #0
 8001814:	d105      	bne.n	8001822 <ADC_Info+0x56>
	{
		// ADC Wert holen
		ADC_Data = HAL_ADC_GetValue(&hadc1);
 8001816:	4808      	ldr	r0, [pc, #32]	; (8001838 <ADC_Info+0x6c>)
 8001818:	f002 fc31 	bl	800407e <HAL_ADC_GetValue>
 800181c:	4603      	mov	r3, r0
 800181e:	82fb      	strh	r3, [r7, #22]
 8001820:	e002      	b.n	8001828 <ADC_Info+0x5c>
	}
	else																	// Falls ADC nicht funktioniert
	{
		// Software Error ausgeben
		software_error(ERROR_ADC);
 8001822:	2004      	movs	r0, #4
 8001824:	f000 f87c 	bl	8001920 <software_error>
	}
	HAL_ADC_Stop(&hadc1);													// ADC stoppen
 8001828:	4803      	ldr	r0, [pc, #12]	; (8001838 <ADC_Info+0x6c>)
 800182a:	f002 fb69 	bl	8003f00 <HAL_ADC_Stop>

	//ADC Wert zurueck geben
	return ADC_Data;
 800182e:	8afb      	ldrh	r3, [r7, #22]
}
 8001830:	4618      	mov	r0, r3
 8001832:	3718      	adds	r7, #24
 8001834:	46bd      	mov	sp, r7
 8001836:	bd80      	pop	{r7, pc}
 8001838:	20000140 	.word	0x20000140

0800183c <ADC_Bremsdrucktemperatur>:
//----------------------------------------------------------------------

// Bremsdrucktemperatur einlesen
//----------------------------------------------------------------------
uint16_t ADC_Bremsdrucktemperatur (void)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b086      	sub	sp, #24
 8001840:	af00      	add	r7, sp, #0
	// Temporaere Variable anlegen
	uint16_t ADC_Data = 0;
 8001842:	2300      	movs	r3, #0
 8001844:	82fb      	strh	r3, [r7, #22]

	// ADC1 konfigurieren
	ADC_ChannelConfTypeDef sConfig = {0};
 8001846:	1d3b      	adds	r3, r7, #4
 8001848:	2200      	movs	r2, #0
 800184a:	601a      	str	r2, [r3, #0]
 800184c:	605a      	str	r2, [r3, #4]
 800184e:	609a      	str	r2, [r3, #8]
 8001850:	60da      	str	r2, [r3, #12]
	sConfig.Channel = ADC_CHANNEL_15;										// ADC Kanal einstellen
 8001852:	230f      	movs	r3, #15
 8001854:	607b      	str	r3, [r7, #4]
	sConfig.Rank = 1;														// Rang einstellen
 8001856:	2301      	movs	r3, #1
 8001858:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;							// ADC Sampletime einstellen
 800185a:	2301      	movs	r3, #1
 800185c:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)					// Wenn Config nicht Ok ist
 800185e:	1d3b      	adds	r3, r7, #4
 8001860:	4619      	mov	r1, r3
 8001862:	4811      	ldr	r0, [pc, #68]	; (80018a8 <ADC_Bremsdrucktemperatur+0x6c>)
 8001864:	f002 fc18 	bl	8004098 <HAL_ADC_ConfigChannel>
 8001868:	4603      	mov	r3, r0
 800186a:	2b00      	cmp	r3, #0
 800186c:	d001      	beq.n	8001872 <ADC_Bremsdrucktemperatur+0x36>
	{
		Error_Handler();													// Fehler HAL ausgeben
 800186e:	f001 ffa1 	bl	80037b4 <Error_Handler>
	}

	// ADC Starten, Wert einlesen und ADC Stoppen
	HAL_ADC_Start(&hadc1);													// ADC starten
 8001872:	480d      	ldr	r0, [pc, #52]	; (80018a8 <ADC_Bremsdrucktemperatur+0x6c>)
 8001874:	f002 fa76 	bl	8003d64 <HAL_ADC_Start>
	if(HAL_ADC_PollForConversion(&hadc1, 100) == HAL_OK)					// Wenn ADC funktioniert
 8001878:	2164      	movs	r1, #100	; 0x64
 800187a:	480b      	ldr	r0, [pc, #44]	; (80018a8 <ADC_Bremsdrucktemperatur+0x6c>)
 800187c:	f002 fb74 	bl	8003f68 <HAL_ADC_PollForConversion>
 8001880:	4603      	mov	r3, r0
 8001882:	2b00      	cmp	r3, #0
 8001884:	d105      	bne.n	8001892 <ADC_Bremsdrucktemperatur+0x56>
	{
		// ADC Wert holen
		ADC_Data = HAL_ADC_GetValue(&hadc1);
 8001886:	4808      	ldr	r0, [pc, #32]	; (80018a8 <ADC_Bremsdrucktemperatur+0x6c>)
 8001888:	f002 fbf9 	bl	800407e <HAL_ADC_GetValue>
 800188c:	4603      	mov	r3, r0
 800188e:	82fb      	strh	r3, [r7, #22]
 8001890:	e002      	b.n	8001898 <ADC_Bremsdrucktemperatur+0x5c>
	}
	else																	// Falls ADC nicht funktioniert
	{
		// Software Error ausgeben
		software_error(ERROR_ADC);
 8001892:	2004      	movs	r0, #4
 8001894:	f000 f844 	bl	8001920 <software_error>
	}
	HAL_ADC_Stop(&hadc1);													// ADC stoppen
 8001898:	4803      	ldr	r0, [pc, #12]	; (80018a8 <ADC_Bremsdrucktemperatur+0x6c>)
 800189a:	f002 fb31 	bl	8003f00 <HAL_ADC_Stop>

	//ADC Wert zurueck geben
	return ADC_Data;
 800189e:	8afb      	ldrh	r3, [r7, #22]
}
 80018a0:	4618      	mov	r0, r3
 80018a2:	3718      	adds	r7, #24
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bd80      	pop	{r7, pc}
 80018a8:	20000140 	.word	0x20000140

080018ac <ADC_STMTemperatur>:
//----------------------------------------------------------------------

// STM32 Temperatur einlesen
//----------------------------------------------------------------------
uint16_t ADC_STMTemperatur (void)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b086      	sub	sp, #24
 80018b0:	af00      	add	r7, sp, #0
	// Temporaere Variable anlegen
	uint16_t ADC_Data = 0;
 80018b2:	2300      	movs	r3, #0
 80018b4:	82fb      	strh	r3, [r7, #22]

	// ADC1 konfigurieren
	ADC_ChannelConfTypeDef sConfig = {0};
 80018b6:	1d3b      	adds	r3, r7, #4
 80018b8:	2200      	movs	r2, #0
 80018ba:	601a      	str	r2, [r3, #0]
 80018bc:	605a      	str	r2, [r3, #4]
 80018be:	609a      	str	r2, [r3, #8]
 80018c0:	60da      	str	r2, [r3, #12]
	sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;								// ADC Kanal einstellen
 80018c2:	4b15      	ldr	r3, [pc, #84]	; (8001918 <ADC_STMTemperatur+0x6c>)
 80018c4:	607b      	str	r3, [r7, #4]
	sConfig.Rank = 1;														// Rang einstellen
 80018c6:	2301      	movs	r3, #1
 80018c8:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;							// ADC Sampletime einstellen
 80018ca:	2301      	movs	r3, #1
 80018cc:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)					// Wenn Config nicht Ok ist
 80018ce:	1d3b      	adds	r3, r7, #4
 80018d0:	4619      	mov	r1, r3
 80018d2:	4812      	ldr	r0, [pc, #72]	; (800191c <ADC_STMTemperatur+0x70>)
 80018d4:	f002 fbe0 	bl	8004098 <HAL_ADC_ConfigChannel>
 80018d8:	4603      	mov	r3, r0
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d001      	beq.n	80018e2 <ADC_STMTemperatur+0x36>
	{
		Error_Handler();													// Fehler HAL ausgeben
 80018de:	f001 ff69 	bl	80037b4 <Error_Handler>
	}

	// ADC Starten, Wert einlesen und ADC Stoppen
	HAL_ADC_Start(&hadc1);													// ADC starten
 80018e2:	480e      	ldr	r0, [pc, #56]	; (800191c <ADC_STMTemperatur+0x70>)
 80018e4:	f002 fa3e 	bl	8003d64 <HAL_ADC_Start>
	if(HAL_ADC_PollForConversion(&hadc1, 100) == HAL_OK)					// Wenn ADC funktioniert
 80018e8:	2164      	movs	r1, #100	; 0x64
 80018ea:	480c      	ldr	r0, [pc, #48]	; (800191c <ADC_STMTemperatur+0x70>)
 80018ec:	f002 fb3c 	bl	8003f68 <HAL_ADC_PollForConversion>
 80018f0:	4603      	mov	r3, r0
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d105      	bne.n	8001902 <ADC_STMTemperatur+0x56>
	{
		// ADC Wert holen
		ADC_Data = HAL_ADC_GetValue(&hadc1);
 80018f6:	4809      	ldr	r0, [pc, #36]	; (800191c <ADC_STMTemperatur+0x70>)
 80018f8:	f002 fbc1 	bl	800407e <HAL_ADC_GetValue>
 80018fc:	4603      	mov	r3, r0
 80018fe:	82fb      	strh	r3, [r7, #22]
 8001900:	e002      	b.n	8001908 <ADC_STMTemperatur+0x5c>
	}
	else																	// Falls ADC nicht funktioniert
	{
		// Software Error ausgeben
		software_error(ERROR_ADC);
 8001902:	2004      	movs	r0, #4
 8001904:	f000 f80c 	bl	8001920 <software_error>
	}
	HAL_ADC_Stop(&hadc1);													// ADC stoppen
 8001908:	4804      	ldr	r0, [pc, #16]	; (800191c <ADC_STMTemperatur+0x70>)
 800190a:	f002 faf9 	bl	8003f00 <HAL_ADC_Stop>

	//ADC Wert zurueck geben
	return ADC_Data;
 800190e:	8afb      	ldrh	r3, [r7, #22]
}
 8001910:	4618      	mov	r0, r3
 8001912:	3718      	adds	r7, #24
 8001914:	46bd      	mov	sp, r7
 8001916:	bd80      	pop	{r7, pc}
 8001918:	10000012 	.word	0x10000012
 800191c:	20000140 	.word	0x20000140

08001920 <software_error>:
//----------------------------------------------------------------------

// Diagnose Funktion falls ein Fehler auftritt
//----------------------------------------------------------------------
void software_error(uint8_t errorcode)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b082      	sub	sp, #8
 8001924:	af00      	add	r7, sp, #0
 8001926:	4603      	mov	r3, r0
 8001928:	71fb      	strb	r3, [r7, #7]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800192a:	b672      	cpsid	i
}
 800192c:	bf00      	nop
	__disable_irq();														// Interrupts deaktivieren

	// Schalte Fehler LED ein
	leuchten_out.RedLed = 1;												// Setze Variable
 800192e:	4a1e      	ldr	r2, [pc, #120]	; (80019a8 <software_error+0x88>)
 8001930:	7853      	ldrb	r3, [r2, #1]
 8001932:	f043 0308 	orr.w	r3, r3, #8
 8001936:	7053      	strb	r3, [r2, #1]
	HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, leuchten_out.RedLed);	// Fehler LED einschalten
 8001938:	4b1b      	ldr	r3, [pc, #108]	; (80019a8 <software_error+0x88>)
 800193a:	785b      	ldrb	r3, [r3, #1]
 800193c:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8001940:	b2db      	uxtb	r3, r3
 8001942:	461a      	mov	r2, r3
 8001944:	2104      	movs	r1, #4
 8001946:	4819      	ldr	r0, [pc, #100]	; (80019ac <software_error+0x8c>)
 8001948:	f004 f804 	bl	8005954 <HAL_GPIO_WritePin>

	// Schalte Ok LED aus
	leuchten_out.GreenLed = 0;												// Zuruechsetzen Variable
 800194c:	4a16      	ldr	r2, [pc, #88]	; (80019a8 <software_error+0x88>)
 800194e:	7853      	ldrb	r3, [r2, #1]
 8001950:	f36f 1304 	bfc	r3, #4, #1
 8001954:	7053      	strb	r3, [r2, #1]
	HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, leuchten_out.GreenLed);// OK LED ausschalten
 8001956:	4b14      	ldr	r3, [pc, #80]	; (80019a8 <software_error+0x88>)
 8001958:	785b      	ldrb	r3, [r3, #1]
 800195a:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800195e:	b2db      	uxtb	r3, r3
 8001960:	461a      	mov	r2, r3
 8001962:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001966:	4811      	ldr	r0, [pc, #68]	; (80019ac <software_error+0x8c>)
 8001968:	f003 fff4 	bl	8005954 <HAL_GPIO_WritePin>

	// Schalte SDC_Motor aus
	system_out.MotorSDC = 0;												// Zuruecksetzen Variable
 800196c:	4a10      	ldr	r2, [pc, #64]	; (80019b0 <software_error+0x90>)
 800196e:	7813      	ldrb	r3, [r2, #0]
 8001970:	f36f 1345 	bfc	r3, #5, #1
 8001974:	7013      	strb	r3, [r2, #0]
	HAL_GPIO_WritePin(MOTOR_SDC_OUT_GPIO_Port, MOTOR_SDC_OUT_Pin, system_out.MotorSDC);// SDC oeffnen
 8001976:	4b0e      	ldr	r3, [pc, #56]	; (80019b0 <software_error+0x90>)
 8001978:	781b      	ldrb	r3, [r3, #0]
 800197a:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800197e:	b2db      	uxtb	r3, r3
 8001980:	461a      	mov	r2, r3
 8001982:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001986:	480b      	ldr	r0, [pc, #44]	; (80019b4 <software_error+0x94>)
 8001988:	f003 ffe4 	bl	8005954 <HAL_GPIO_WritePin>
#ifdef DEBUG																// Serielle Kommunukation nur waehrend Debugging
#define SOFTERRORMESSAGE			"\nSoftware Error Handler ausgeloest\n"	// Ausgabe das Fehler aufgetreten ist
	uartTransmit(SOFTERRORMESSAGE,sizeof(SOFTERRORMESSAGE));
 800198c:	2124      	movs	r1, #36	; 0x24
 800198e:	480a      	ldr	r0, [pc, #40]	; (80019b8 <software_error+0x98>)
 8001990:	f7fe ff16 	bl	80007c0 <uartTransmit>

#define ERRORCODE					"Error Code:\t"							// Ausgabe des Fehlers anhand von Fehlercode
	uartTransmit(ERRORCODE,sizeof(ERRORCODE));
 8001994:	210d      	movs	r1, #13
 8001996:	4809      	ldr	r0, [pc, #36]	; (80019bc <software_error+0x9c>)
 8001998:	f7fe ff12 	bl	80007c0 <uartTransmit>
	uartTransmitNumber(errorcode, 10);										// Fehlercode ausgeben
 800199c:	79fb      	ldrb	r3, [r7, #7]
 800199e:	210a      	movs	r1, #10
 80019a0:	4618      	mov	r0, r3
 80019a2:	f7fe ff21 	bl	80007e8 <uartTransmitNumber>
#endif
	while (1);																// Endlosschleife
 80019a6:	e7fe      	b.n	80019a6 <software_error+0x86>
 80019a8:	20000138 	.word	0x20000138
 80019ac:	40020400 	.word	0x40020400
 80019b0:	20000130 	.word	0x20000130
 80019b4:	40021000 	.word	0x40021000
 80019b8:	08008e34 	.word	0x08008e34
 80019bc:	08008e58 	.word	0x08008e58

080019c0 <software_error_debug>:
//----------------------------------------------------------------------

// Diagnose Funktion falls ein Fehler auftritt (Nur Debugzwecke)
//----------------------------------------------------------------------
void software_error_debug(uint8_t errorcode)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b082      	sub	sp, #8
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	4603      	mov	r3, r0
 80019c8:	71fb      	strb	r3, [r7, #7]
	// Schalte Fehler LED ein
	leuchten_out.RedLed = 1;												// Setze Variable
 80019ca:	4a22      	ldr	r2, [pc, #136]	; (8001a54 <software_error_debug+0x94>)
 80019cc:	7853      	ldrb	r3, [r2, #1]
 80019ce:	f043 0308 	orr.w	r3, r3, #8
 80019d2:	7053      	strb	r3, [r2, #1]
	HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, leuchten_out.RedLed);	// Fehler LED einschalten
 80019d4:	4b1f      	ldr	r3, [pc, #124]	; (8001a54 <software_error_debug+0x94>)
 80019d6:	785b      	ldrb	r3, [r3, #1]
 80019d8:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80019dc:	b2db      	uxtb	r3, r3
 80019de:	461a      	mov	r2, r3
 80019e0:	2104      	movs	r1, #4
 80019e2:	481d      	ldr	r0, [pc, #116]	; (8001a58 <software_error_debug+0x98>)
 80019e4:	f003 ffb6 	bl	8005954 <HAL_GPIO_WritePin>

	// Schalte Ok LED aus
	leuchten_out.GreenLed = 0;												// Zuruechsetzen Variable
 80019e8:	4a1a      	ldr	r2, [pc, #104]	; (8001a54 <software_error_debug+0x94>)
 80019ea:	7853      	ldrb	r3, [r2, #1]
 80019ec:	f36f 1304 	bfc	r3, #4, #1
 80019f0:	7053      	strb	r3, [r2, #1]
	HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, leuchten_out.GreenLed);// OK LED ausschalten
 80019f2:	4b18      	ldr	r3, [pc, #96]	; (8001a54 <software_error_debug+0x94>)
 80019f4:	785b      	ldrb	r3, [r3, #1]
 80019f6:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80019fa:	b2db      	uxtb	r3, r3
 80019fc:	461a      	mov	r2, r3
 80019fe:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001a02:	4815      	ldr	r0, [pc, #84]	; (8001a58 <software_error_debug+0x98>)
 8001a04:	f003 ffa6 	bl	8005954 <HAL_GPIO_WritePin>

	// Schalte SDC_Motor aus
	system_out.MotorSDC = 0;												// Zuruecksetzen Variable
 8001a08:	4a14      	ldr	r2, [pc, #80]	; (8001a5c <software_error_debug+0x9c>)
 8001a0a:	7813      	ldrb	r3, [r2, #0]
 8001a0c:	f36f 1345 	bfc	r3, #5, #1
 8001a10:	7013      	strb	r3, [r2, #0]
	HAL_GPIO_WritePin(MOTOR_SDC_OUT_GPIO_Port, MOTOR_SDC_OUT_Pin, system_out.MotorSDC);// SDC oeffnen
 8001a12:	4b12      	ldr	r3, [pc, #72]	; (8001a5c <software_error_debug+0x9c>)
 8001a14:	781b      	ldrb	r3, [r3, #0]
 8001a16:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8001a1a:	b2db      	uxtb	r3, r3
 8001a1c:	461a      	mov	r2, r3
 8001a1e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001a22:	480f      	ldr	r0, [pc, #60]	; (8001a60 <software_error_debug+0xa0>)
 8001a24:	f003 ff96 	bl	8005954 <HAL_GPIO_WritePin>
#ifdef DEBUG																// Serielle Kommunukation nur waehrend Debugging
#define SOFTERRORMESSAGE			"\nSoftware Error Handler ausgeloest\n"	// Ausgabe das Fehler aufgetreten ist
	uartTransmit(SOFTERRORMESSAGE,sizeof(SOFTERRORMESSAGE));
 8001a28:	2124      	movs	r1, #36	; 0x24
 8001a2a:	480e      	ldr	r0, [pc, #56]	; (8001a64 <software_error_debug+0xa4>)
 8001a2c:	f7fe fec8 	bl	80007c0 <uartTransmit>

#define ERRORCODE					"Error Code:\t"							// Ausgabe des Fehlers anhand von Fehlercode
	uartTransmit(ERRORCODE,sizeof(ERRORCODE));
 8001a30:	210d      	movs	r1, #13
 8001a32:	480d      	ldr	r0, [pc, #52]	; (8001a68 <software_error_debug+0xa8>)
 8001a34:	f7fe fec4 	bl	80007c0 <uartTransmit>
	uartTransmitNumber(errorcode, 10);										// Fehlercode ausgeben
 8001a38:	79fb      	ldrb	r3, [r7, #7]
 8001a3a:	210a      	movs	r1, #10
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	f7fe fed3 	bl	80007e8 <uartTransmitNumber>
	uartTransmit("\n", 1);
 8001a42:	2101      	movs	r1, #1
 8001a44:	4809      	ldr	r0, [pc, #36]	; (8001a6c <software_error_debug+0xac>)
 8001a46:	f7fe febb 	bl	80007c0 <uartTransmit>
#endif
}
 8001a4a:	bf00      	nop
 8001a4c:	3708      	adds	r7, #8
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}
 8001a52:	bf00      	nop
 8001a54:	20000138 	.word	0x20000138
 8001a58:	40020400 	.word	0x40020400
 8001a5c:	20000130 	.word	0x20000130
 8001a60:	40021000 	.word	0x40021000
 8001a64:	08008e34 	.word	0x08008e34
 8001a68:	08008e58 	.word	0x08008e58
 8001a6c:	08008e68 	.word	0x08008e68

08001a70 <ITM_SendString>:
// Nachricht SWO ITM Data Console
// Core Clock := Maximalfrequenz ; HCLK fuer Serial Wire Viewer
// Im String #GRN# oder #RED# oder #ORG# erscheint die Nachricht in einer Farbe
//----------------------------------------------------------------------
void ITM_SendString(char *text)
{
 8001a70:	b480      	push	{r7}
 8001a72:	b083      	sub	sp, #12
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
	{
		ITM_SendChar(*text);												// Sende ITM Zeichen
		text++;																// Pointer hochzaehlen
	}
#endif
}
 8001a78:	bf00      	nop
 8001a7a:	370c      	adds	r7, #12
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a82:	4770      	bx	lr

08001a84 <ITM_SendNumber>:
//----------------------------------------------------------------------

// Debug Nummer ueber SWO senden
//----------------------------------------------------------------------
void ITM_SendNumber(long number)
{
 8001a84:	b480      	push	{r7}
 8001a86:	b083      	sub	sp, #12
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
	for(; i > 0; i--)
	{
		ITM_SendChar('0' + buf[i-1]);
	}
#endif
}
 8001a8c:	bf00      	nop
 8001a8e:	370c      	adds	r7, #12
 8001a90:	46bd      	mov	sp, r7
 8001a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a96:	4770      	bx	lr

08001a98 <ITM_SendChar>:
{
 8001a98:	b480      	push	{r7}
 8001a9a:	b083      	sub	sp, #12
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001aa0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001aa4:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8001aa8:	f003 0301 	and.w	r3, r3, #1
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d013      	beq.n	8001ad8 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8001ab0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001ab4:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8001ab8:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d00b      	beq.n	8001ad8 <ITM_SendChar+0x40>
    while (ITM->PORT[0U].u32 == 0UL)
 8001ac0:	e000      	b.n	8001ac4 <ITM_SendChar+0x2c>
      __NOP();
 8001ac2:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8001ac4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d0f9      	beq.n	8001ac2 <ITM_SendChar+0x2a>
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8001ace:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001ad2:	687a      	ldr	r2, [r7, #4]
 8001ad4:	b2d2      	uxtb	r2, r2
 8001ad6:	701a      	strb	r2, [r3, #0]
  return (ch);
 8001ad8:	687b      	ldr	r3, [r7, #4]
}
 8001ada:	4618      	mov	r0, r3
 8001adc:	370c      	adds	r7, #12
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae4:	4770      	bx	lr
	...

08001ae8 <readall_inputs>:
//----------------------------------------------------------------------

// Alle Eingaenge einlesen und speichern
//----------------------------------------------------------------------
void readall_inputs(void)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	af00      	add	r7, sp, #0
#ifdef DEBUG_INPUT
	ITM_SendString("Lese Inputs ein\n");
 8001aec:	48cf      	ldr	r0, [pc, #828]	; (8001e2c <readall_inputs+0x344>)
 8001aee:	f7ff ffbf 	bl	8001a70 <ITM_SendString>
#endif

	// Systemeingaenge einlesen
	system_in.Kickdown = HAL_GPIO_ReadPin(KICKDOWN_GPIO_Port, KICKDOWN_Pin);					// Eingang Gaspedal getreten
 8001af2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001af6:	48ce      	ldr	r0, [pc, #824]	; (8001e30 <readall_inputs+0x348>)
 8001af8:	f003 ff14 	bl	8005924 <HAL_GPIO_ReadPin>
 8001afc:	4603      	mov	r3, r0
 8001afe:	f003 0301 	and.w	r3, r3, #1
 8001b02:	b2d9      	uxtb	r1, r3
 8001b04:	4acb      	ldr	r2, [pc, #812]	; (8001e34 <readall_inputs+0x34c>)
 8001b06:	7813      	ldrb	r3, [r2, #0]
 8001b08:	f361 0300 	bfi	r3, r1, #0, #1
 8001b0c:	7013      	strb	r3, [r2, #0]
	system_in.Leerlauf = HAL_GPIO_ReadPin(LEERLAUF_GPIO_Port, LEERLAUF_Pin);					// Eingang Gaspedal nicht getreten
 8001b0e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001b12:	48c7      	ldr	r0, [pc, #796]	; (8001e30 <readall_inputs+0x348>)
 8001b14:	f003 ff06 	bl	8005924 <HAL_GPIO_ReadPin>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	f003 0301 	and.w	r3, r3, #1
 8001b1e:	b2d9      	uxtb	r1, r3
 8001b20:	4ac4      	ldr	r2, [pc, #784]	; (8001e34 <readall_inputs+0x34c>)
 8001b22:	7813      	ldrb	r3, [r2, #0]
 8001b24:	f361 0341 	bfi	r3, r1, #1, #1
 8001b28:	7013      	strb	r3, [r2, #0]
	system_in.BremseNO = HAL_GPIO_ReadPin(BREMSE_NO_GPIO_Port, BREMSE_NO_Pin);					// Eingang Bremse nicht getreten
 8001b2a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001b2e:	48c0      	ldr	r0, [pc, #768]	; (8001e30 <readall_inputs+0x348>)
 8001b30:	f003 fef8 	bl	8005924 <HAL_GPIO_ReadPin>
 8001b34:	4603      	mov	r3, r0
 8001b36:	f003 0301 	and.w	r3, r3, #1
 8001b3a:	b2d9      	uxtb	r1, r3
 8001b3c:	4abd      	ldr	r2, [pc, #756]	; (8001e34 <readall_inputs+0x34c>)
 8001b3e:	7813      	ldrb	r3, [r2, #0]
 8001b40:	f361 0382 	bfi	r3, r1, #2, #1
 8001b44:	7013      	strb	r3, [r2, #0]
	system_in.BremseNC = HAL_GPIO_ReadPin(BREMSE_NC_GPIO_Port, BREMSE_NC_Pin);					// Eingang Bremse getreten
 8001b46:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001b4a:	48b9      	ldr	r0, [pc, #740]	; (8001e30 <readall_inputs+0x348>)
 8001b4c:	f003 feea 	bl	8005924 <HAL_GPIO_ReadPin>
 8001b50:	4603      	mov	r3, r0
 8001b52:	f003 0301 	and.w	r3, r3, #1
 8001b56:	b2d9      	uxtb	r1, r3
 8001b58:	4ab6      	ldr	r2, [pc, #728]	; (8001e34 <readall_inputs+0x34c>)
 8001b5a:	7813      	ldrb	r3, [r2, #0]
 8001b5c:	f361 03c3 	bfi	r3, r1, #3, #1
 8001b60:	7013      	strb	r3, [r2, #0]
	system_in.Kupplung = HAL_GPIO_ReadPin(KUPPLUNG_NO_GPIO_Port, KUPPLUNG_NO_Pin);				// Eingang Kupplung nicht getreten
 8001b62:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001b66:	48b2      	ldr	r0, [pc, #712]	; (8001e30 <readall_inputs+0x348>)
 8001b68:	f003 fedc 	bl	8005924 <HAL_GPIO_ReadPin>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	f003 0301 	and.w	r3, r3, #1
 8001b72:	b2d9      	uxtb	r1, r3
 8001b74:	4aaf      	ldr	r2, [pc, #700]	; (8001e34 <readall_inputs+0x34c>)
 8001b76:	7813      	ldrb	r3, [r2, #0]
 8001b78:	f361 1304 	bfi	r3, r1, #4, #1
 8001b7c:	7013      	strb	r3, [r2, #0]
	system_in.Recuperation = HAL_GPIO_ReadPin(RECUPERATION_GPIO_Port, RECUPERATION_Pin);		// Eingang Recuperation
 8001b7e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001b82:	48ad      	ldr	r0, [pc, #692]	; (8001e38 <readall_inputs+0x350>)
 8001b84:	f003 fece 	bl	8005924 <HAL_GPIO_ReadPin>
 8001b88:	4603      	mov	r3, r0
 8001b8a:	f003 0301 	and.w	r3, r3, #1
 8001b8e:	b2d9      	uxtb	r1, r3
 8001b90:	4aa8      	ldr	r2, [pc, #672]	; (8001e34 <readall_inputs+0x34c>)
 8001b92:	7813      	ldrb	r3, [r2, #0]
 8001b94:	f361 1345 	bfi	r3, r1, #5, #1
 8001b98:	7013      	strb	r3, [r2, #0]
	system_in.ECON = HAL_GPIO_ReadPin(ECON_GPIO_Port, ECON_Pin);								// Eingang Klima
 8001b9a:	2102      	movs	r1, #2
 8001b9c:	48a6      	ldr	r0, [pc, #664]	; (8001e38 <readall_inputs+0x350>)
 8001b9e:	f003 fec1 	bl	8005924 <HAL_GPIO_ReadPin>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	f003 0301 	and.w	r3, r3, #1
 8001ba8:	b2d9      	uxtb	r1, r3
 8001baa:	4aa2      	ldr	r2, [pc, #648]	; (8001e34 <readall_inputs+0x34c>)
 8001bac:	7813      	ldrb	r3, [r2, #0]
 8001bae:	f361 1386 	bfi	r3, r1, #6, #1
 8001bb2:	7013      	strb	r3, [r2, #0]
	system_in.Anlasser = HAL_GPIO_ReadPin(ANLASSER_GPIO_Port, ANLASSER_Pin);					// Eingang Zuendschloss, Motor starten
 8001bb4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001bb8:	48a0      	ldr	r0, [pc, #640]	; (8001e3c <readall_inputs+0x354>)
 8001bba:	f003 feb3 	bl	8005924 <HAL_GPIO_ReadPin>
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	f003 0301 	and.w	r3, r3, #1
 8001bc4:	b2d9      	uxtb	r1, r3
 8001bc6:	4a9b      	ldr	r2, [pc, #620]	; (8001e34 <readall_inputs+0x34c>)
 8001bc8:	7813      	ldrb	r3, [r2, #0]
 8001bca:	f361 13c7 	bfi	r3, r1, #7, #1
 8001bce:	7013      	strb	r3, [r2, #0]
	system_in.KL15 = HAL_GPIO_ReadPin(KL15_GPIO_Port, KL15_Pin);								// Eingang Auto an
 8001bd0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001bd4:	4899      	ldr	r0, [pc, #612]	; (8001e3c <readall_inputs+0x354>)
 8001bd6:	f003 fea5 	bl	8005924 <HAL_GPIO_ReadPin>
 8001bda:	4603      	mov	r3, r0
 8001bdc:	f003 0301 	and.w	r3, r3, #1
 8001be0:	b2d9      	uxtb	r1, r3
 8001be2:	4a94      	ldr	r2, [pc, #592]	; (8001e34 <readall_inputs+0x34c>)
 8001be4:	7853      	ldrb	r3, [r2, #1]
 8001be6:	f361 0300 	bfi	r3, r1, #0, #1
 8001bea:	7053      	strb	r3, [r2, #1]
	system_in.DCDC_Inst = HAL_GPIO_ReadPin(DCDC_INSTRUCTION_GPIO_Port, DCDC_INSTRUCTION_Pin);	// DCDC Wandler funktioniert einwandfrei
 8001bec:	2101      	movs	r1, #1
 8001bee:	4894      	ldr	r0, [pc, #592]	; (8001e40 <readall_inputs+0x358>)
 8001bf0:	f003 fe98 	bl	8005924 <HAL_GPIO_ReadPin>
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	f003 0301 	and.w	r3, r3, #1
 8001bfa:	b2d9      	uxtb	r1, r3
 8001bfc:	4a8d      	ldr	r2, [pc, #564]	; (8001e34 <readall_inputs+0x34c>)
 8001bfe:	7853      	ldrb	r3, [r2, #1]
 8001c00:	f361 0341 	bfi	r3, r1, #1, #1
 8001c04:	7053      	strb	r3, [r2, #1]
	system_in.Button1 = HAL_GPIO_ReadPin(BUTTON1_GPIO_Port, BUTTON1_Pin);						// Zusatzeingang Taster 1
 8001c06:	2101      	movs	r1, #1
 8001c08:	488b      	ldr	r0, [pc, #556]	; (8001e38 <readall_inputs+0x350>)
 8001c0a:	f003 fe8b 	bl	8005924 <HAL_GPIO_ReadPin>
 8001c0e:	4603      	mov	r3, r0
 8001c10:	f003 0301 	and.w	r3, r3, #1
 8001c14:	b2d9      	uxtb	r1, r3
 8001c16:	4a87      	ldr	r2, [pc, #540]	; (8001e34 <readall_inputs+0x34c>)
 8001c18:	7853      	ldrb	r3, [r2, #1]
 8001c1a:	f361 0382 	bfi	r3, r1, #2, #1
 8001c1e:	7053      	strb	r3, [r2, #1]
	system_in.Button2 = HAL_GPIO_ReadPin(BUTTON2_GPIO_Port, BUTTON2_Pin);						// Zusatzeingang Taster 2
 8001c20:	2140      	movs	r1, #64	; 0x40
 8001c22:	4883      	ldr	r0, [pc, #524]	; (8001e30 <readall_inputs+0x348>)
 8001c24:	f003 fe7e 	bl	8005924 <HAL_GPIO_ReadPin>
 8001c28:	4603      	mov	r3, r0
 8001c2a:	f003 0301 	and.w	r3, r3, #1
 8001c2e:	b2d9      	uxtb	r1, r3
 8001c30:	4a80      	ldr	r2, [pc, #512]	; (8001e34 <readall_inputs+0x34c>)
 8001c32:	7853      	ldrb	r3, [r2, #1]
 8001c34:	f361 03c3 	bfi	r3, r1, #3, #1
 8001c38:	7053      	strb	r3, [r2, #1]
	system_in.Crash = HAL_GPIO_ReadPin(CRASH_GPIO_Port, CRASH_Pin);								// Crash Eingang
 8001c3a:	2101      	movs	r1, #1
 8001c3c:	4881      	ldr	r0, [pc, #516]	; (8001e44 <readall_inputs+0x35c>)
 8001c3e:	f003 fe71 	bl	8005924 <HAL_GPIO_ReadPin>
 8001c42:	4603      	mov	r3, r0
 8001c44:	f003 0301 	and.w	r3, r3, #1
 8001c48:	b2d9      	uxtb	r1, r3
 8001c4a:	4a7a      	ldr	r2, [pc, #488]	; (8001e34 <readall_inputs+0x34c>)
 8001c4c:	7853      	ldrb	r3, [r2, #1]
 8001c4e:	f361 1304 	bfi	r3, r1, #4, #1
 8001c52:	7053      	strb	r3, [r2, #1]
	system_in.Wakeup = HAL_GPIO_ReadPin(HW_WAKE_GPIO_Port, HW_WAKE_Pin);						// Eingang Hardware Wakeup
 8001c54:	2104      	movs	r1, #4
 8001c56:	487b      	ldr	r0, [pc, #492]	; (8001e44 <readall_inputs+0x35c>)
 8001c58:	f003 fe64 	bl	8005924 <HAL_GPIO_ReadPin>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	f003 0301 	and.w	r3, r3, #1
 8001c62:	b2d9      	uxtb	r1, r3
 8001c64:	4a73      	ldr	r2, [pc, #460]	; (8001e34 <readall_inputs+0x34c>)
 8001c66:	7853      	ldrb	r3, [r2, #1]
 8001c68:	f361 1345 	bfi	r3, r1, #5, #1
 8001c6c:	7053      	strb	r3, [r2, #1]
//	system_in.Bremsdruck_NO = HAL_GPIO_ReadPin(Bremsdruck_NO_GPIO_Port, Bremsdruck_NO_Pin);		// Bremsdruck nicht zu hoch
//	system_in.Bremsdruck_NC = HAL_GPIO_ReadPin(Bremsdruck_NC_GPIO_Port, Bremsdruck_NC_Pin);		// Bremsdruck zu hoch

	// SDC-Eingaenge einlesen
	sdc_in.EmergencyRun = HAL_GPIO_ReadPin(EMERGENCY_RUN_GPIO_Port, EMERGENCY_RUN_Pin);			// Emergency Run, Akku
 8001c6e:	2102      	movs	r1, #2
 8001c70:	4874      	ldr	r0, [pc, #464]	; (8001e44 <readall_inputs+0x35c>)
 8001c72:	f003 fe57 	bl	8005924 <HAL_GPIO_ReadPin>
 8001c76:	4603      	mov	r3, r0
 8001c78:	f003 0301 	and.w	r3, r3, #1
 8001c7c:	b2d9      	uxtb	r1, r3
 8001c7e:	4a72      	ldr	r2, [pc, #456]	; (8001e48 <readall_inputs+0x360>)
 8001c80:	7813      	ldrb	r3, [r2, #0]
 8001c82:	f361 0300 	bfi	r3, r1, #0, #1
 8001c86:	7013      	strb	r3, [r2, #0]
	sdc_in.SDC0 = HAL_GPIO_ReadPin(SENSE_SDC_0_GPIO_Port, SENSE_SDC_0_Pin);						// Shutdown-Circuit, OK
 8001c88:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001c8c:	4868      	ldr	r0, [pc, #416]	; (8001e30 <readall_inputs+0x348>)
 8001c8e:	f003 fe49 	bl	8005924 <HAL_GPIO_ReadPin>
 8001c92:	4603      	mov	r3, r0
 8001c94:	f003 0301 	and.w	r3, r3, #1
 8001c98:	b2d9      	uxtb	r1, r3
 8001c9a:	4a6b      	ldr	r2, [pc, #428]	; (8001e48 <readall_inputs+0x360>)
 8001c9c:	7813      	ldrb	r3, [r2, #0]
 8001c9e:	f361 0341 	bfi	r3, r1, #1, #1
 8001ca2:	7013      	strb	r3, [r2, #0]
	sdc_in.Akku1SDC = HAL_GPIO_ReadPin(SENSE_SDC_AKKU_GPIO_Port, SENSE_SDC_AKKU_Pin);			// Shutdown-Circuit Akku, OK
 8001ca4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001ca8:	4861      	ldr	r0, [pc, #388]	; (8001e30 <readall_inputs+0x348>)
 8001caa:	f003 fe3b 	bl	8005924 <HAL_GPIO_ReadPin>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	f003 0301 	and.w	r3, r3, #1
 8001cb4:	b2d9      	uxtb	r1, r3
 8001cb6:	4a64      	ldr	r2, [pc, #400]	; (8001e48 <readall_inputs+0x360>)
 8001cb8:	7813      	ldrb	r3, [r2, #0]
 8001cba:	f361 0382 	bfi	r3, r1, #2, #1
 8001cbe:	7013      	strb	r3, [r2, #0]
	sdc_in.BTB_SDC = HAL_GPIO_ReadPin(SENSE_SDC_BTB_GPIO_Port, SENSE_SDC_BTB_Pin);				// Shutdown-Circuit Bamocar, OK
 8001cc0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001cc4:	4861      	ldr	r0, [pc, #388]	; (8001e4c <readall_inputs+0x364>)
 8001cc6:	f003 fe2d 	bl	8005924 <HAL_GPIO_ReadPin>
 8001cca:	4603      	mov	r3, r0
 8001ccc:	f003 0301 	and.w	r3, r3, #1
 8001cd0:	b2d9      	uxtb	r1, r3
 8001cd2:	4a5d      	ldr	r2, [pc, #372]	; (8001e48 <readall_inputs+0x360>)
 8001cd4:	7813      	ldrb	r3, [r2, #0]
 8001cd6:	f361 03c3 	bfi	r3, r1, #3, #1
 8001cda:	7013      	strb	r3, [r2, #0]
	sdc_in.DCDC_Fault = HAL_GPIO_ReadPin(DCDC_FAULT_GPIO_Port, DCDC_FAULT_Pin);					// DCDC Wandler funktioniert nicht richtig
 8001cdc:	2102      	movs	r1, #2
 8001cde:	4858      	ldr	r0, [pc, #352]	; (8001e40 <readall_inputs+0x358>)
 8001ce0:	f003 fe20 	bl	8005924 <HAL_GPIO_ReadPin>
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	f003 0301 	and.w	r3, r3, #1
 8001cea:	b2d9      	uxtb	r1, r3
 8001cec:	4a56      	ldr	r2, [pc, #344]	; (8001e48 <readall_inputs+0x360>)
 8001cee:	7813      	ldrb	r3, [r2, #0]
 8001cf0:	f361 1304 	bfi	r3, r1, #4, #1
 8001cf4:	7013      	strb	r3, [r2, #0]

	// Komforteingaenge einlesen
	komfort_in.ASR1 = HAL_GPIO_ReadPin(ASR_IN1_GPIO_Port, ASR_IN1_Pin);							// ASR Eingang Mittelkonsole
 8001cf6:	2110      	movs	r1, #16
 8001cf8:	4851      	ldr	r0, [pc, #324]	; (8001e40 <readall_inputs+0x358>)
 8001cfa:	f003 fe13 	bl	8005924 <HAL_GPIO_ReadPin>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	f003 0301 	and.w	r3, r3, #1
 8001d04:	b2d9      	uxtb	r1, r3
 8001d06:	4a52      	ldr	r2, [pc, #328]	; (8001e50 <readall_inputs+0x368>)
 8001d08:	7813      	ldrb	r3, [r2, #0]
 8001d0a:	f361 0300 	bfi	r3, r1, #0, #1
 8001d0e:	7013      	strb	r3, [r2, #0]
	komfort_in.ASR2 = HAL_GPIO_ReadPin(ASR_IN2_GPIO_Port, ASR_IN2_Pin);							// ASR Eingang Mittelkonsole
 8001d10:	2110      	movs	r1, #16
 8001d12:	484a      	ldr	r0, [pc, #296]	; (8001e3c <readall_inputs+0x354>)
 8001d14:	f003 fe06 	bl	8005924 <HAL_GPIO_ReadPin>
 8001d18:	4603      	mov	r3, r0
 8001d1a:	f003 0301 	and.w	r3, r3, #1
 8001d1e:	b2d9      	uxtb	r1, r3
 8001d20:	4a4b      	ldr	r2, [pc, #300]	; (8001e50 <readall_inputs+0x368>)
 8001d22:	7813      	ldrb	r3, [r2, #0]
 8001d24:	f361 0341 	bfi	r3, r1, #1, #1
 8001d28:	7013      	strb	r3, [r2, #0]
	komfort_in.ECO = HAL_GPIO_ReadPin(ECO_GPIO_Port, ECO_Pin);									// ECO Eingang Mittelkonsole
 8001d2a:	2108      	movs	r1, #8
 8001d2c:	4840      	ldr	r0, [pc, #256]	; (8001e30 <readall_inputs+0x348>)
 8001d2e:	f003 fdf9 	bl	8005924 <HAL_GPIO_ReadPin>
 8001d32:	4603      	mov	r3, r0
 8001d34:	f003 0301 	and.w	r3, r3, #1
 8001d38:	b2d9      	uxtb	r1, r3
 8001d3a:	4a45      	ldr	r2, [pc, #276]	; (8001e50 <readall_inputs+0x368>)
 8001d3c:	7813      	ldrb	r3, [r2, #0]
 8001d3e:	f361 0382 	bfi	r3, r1, #2, #1
 8001d42:	7013      	strb	r3, [r2, #0]
	komfort_in.BC_Rst_In = HAL_GPIO_ReadPin(BC_RESET_IN_GPIO_Port, BC_RESET_IN_Pin);			// Boardcomputer Reset Eingang, Steuerung Motorsteuergeraet oder Kombiinstrument
 8001d44:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001d48:	483d      	ldr	r0, [pc, #244]	; (8001e40 <readall_inputs+0x358>)
 8001d4a:	f003 fdeb 	bl	8005924 <HAL_GPIO_ReadPin>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	f003 0301 	and.w	r3, r3, #1
 8001d54:	b2d9      	uxtb	r1, r3
 8001d56:	4a3e      	ldr	r2, [pc, #248]	; (8001e50 <readall_inputs+0x368>)
 8001d58:	7813      	ldrb	r3, [r2, #0]
 8001d5a:	f361 03c3 	bfi	r3, r1, #3, #1
 8001d5e:	7013      	strb	r3, [r2, #0]
	komfort_in.BC_Up_In = HAL_GPIO_ReadPin(BC_UP_IN_GPIO_Port, BC_UP_IN_Pin);					// Boardcomputer Rauf Eingang, Steuerung Motorsteuergeraet oder Kombiinstrument
 8001d60:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001d64:	4837      	ldr	r0, [pc, #220]	; (8001e44 <readall_inputs+0x35c>)
 8001d66:	f003 fddd 	bl	8005924 <HAL_GPIO_ReadPin>
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	f003 0301 	and.w	r3, r3, #1
 8001d70:	b2d9      	uxtb	r1, r3
 8001d72:	4a37      	ldr	r2, [pc, #220]	; (8001e50 <readall_inputs+0x368>)
 8001d74:	7813      	ldrb	r3, [r2, #0]
 8001d76:	f361 1304 	bfi	r3, r1, #4, #1
 8001d7a:	7013      	strb	r3, [r2, #0]
	komfort_in.BC_Down_In = HAL_GPIO_ReadPin(BC_DOWN_IN_GPIO_Port, BC_DOWN_IN_Pin);				// Boardcomputer Runter Eingang, Steuerung Motorsteuergeraet oder Kombiinstrument
 8001d7c:	2110      	movs	r1, #16
 8001d7e:	482c      	ldr	r0, [pc, #176]	; (8001e30 <readall_inputs+0x348>)
 8001d80:	f003 fdd0 	bl	8005924 <HAL_GPIO_ReadPin>
 8001d84:	4603      	mov	r3, r0
 8001d86:	f003 0301 	and.w	r3, r3, #1
 8001d8a:	b2d9      	uxtb	r1, r3
 8001d8c:	4a30      	ldr	r2, [pc, #192]	; (8001e50 <readall_inputs+0x368>)
 8001d8e:	7813      	ldrb	r3, [r2, #0]
 8001d90:	f361 1345 	bfi	r3, r1, #5, #1
 8001d94:	7013      	strb	r3, [r2, #0]
	komfort_in.BamoIn1 = HAL_GPIO_ReadPin(BAMOCAR_IN1_GPIO_Port, BAMOCAR_IN1_Pin);				// Eingang Bamocar 1
 8001d96:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001d9a:	4828      	ldr	r0, [pc, #160]	; (8001e3c <readall_inputs+0x354>)
 8001d9c:	f003 fdc2 	bl	8005924 <HAL_GPIO_ReadPin>
 8001da0:	4603      	mov	r3, r0
 8001da2:	f003 0301 	and.w	r3, r3, #1
 8001da6:	b2d9      	uxtb	r1, r3
 8001da8:	4a29      	ldr	r2, [pc, #164]	; (8001e50 <readall_inputs+0x368>)
 8001daa:	7813      	ldrb	r3, [r2, #0]
 8001dac:	f361 1386 	bfi	r3, r1, #6, #1
 8001db0:	7013      	strb	r3, [r2, #0]
	komfort_in.BamoIn2 = HAL_GPIO_ReadPin(BAMOCAR_IN2_GPIO_Port, BAMOCAR_IN2_Pin);				// Eingang Bamocar 2
 8001db2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001db6:	4825      	ldr	r0, [pc, #148]	; (8001e4c <readall_inputs+0x364>)
 8001db8:	f003 fdb4 	bl	8005924 <HAL_GPIO_ReadPin>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	f003 0301 	and.w	r3, r3, #1
 8001dc2:	b2d9      	uxtb	r1, r3
 8001dc4:	4a22      	ldr	r2, [pc, #136]	; (8001e50 <readall_inputs+0x368>)
 8001dc6:	7813      	ldrb	r3, [r2, #0]
 8001dc8:	f361 13c7 	bfi	r3, r1, #7, #1
 8001dcc:	7013      	strb	r3, [r2, #0]
	komfort_in.Enter = HAL_GPIO_ReadPin(ENTER_GPIO_Port, ENTER_Pin);							// Encoder Taster Enter Eingang Mittelconsole
 8001dce:	2180      	movs	r1, #128	; 0x80
 8001dd0:	4820      	ldr	r0, [pc, #128]	; (8001e54 <readall_inputs+0x36c>)
 8001dd2:	f003 fda7 	bl	8005924 <HAL_GPIO_ReadPin>
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	f003 0301 	and.w	r3, r3, #1
 8001ddc:	b2d9      	uxtb	r1, r3
 8001dde:	4a1c      	ldr	r2, [pc, #112]	; (8001e50 <readall_inputs+0x368>)
 8001de0:	7853      	ldrb	r3, [r2, #1]
 8001de2:	f361 0300 	bfi	r3, r1, #0, #1
 8001de6:	7053      	strb	r3, [r2, #1]
	komfort_in.OutA = HAL_GPIO_ReadPin(OUTA_GPIO_Port, OUTA_Pin);								// Encoder OUTA Eingang Mittelconsole
 8001de8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001dec:	4815      	ldr	r0, [pc, #84]	; (8001e44 <readall_inputs+0x35c>)
 8001dee:	f003 fd99 	bl	8005924 <HAL_GPIO_ReadPin>
 8001df2:	4603      	mov	r3, r0
 8001df4:	f003 0301 	and.w	r3, r3, #1
 8001df8:	b2d9      	uxtb	r1, r3
 8001dfa:	4a15      	ldr	r2, [pc, #84]	; (8001e50 <readall_inputs+0x368>)
 8001dfc:	7853      	ldrb	r3, [r2, #1]
 8001dfe:	f361 0341 	bfi	r3, r1, #1, #1
 8001e02:	7053      	strb	r3, [r2, #1]
	komfort_in.OutB = HAL_GPIO_ReadPin(OUTB_GPIO_Port, OUTB_Pin);								// Encoder OUTB Eingang Mittelconsole
 8001e04:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001e08:	480e      	ldr	r0, [pc, #56]	; (8001e44 <readall_inputs+0x35c>)
 8001e0a:	f003 fd8b 	bl	8005924 <HAL_GPIO_ReadPin>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	f003 0301 	and.w	r3, r3, #1
 8001e14:	b2d9      	uxtb	r1, r3
 8001e16:	4a0e      	ldr	r2, [pc, #56]	; (8001e50 <readall_inputs+0x368>)
 8001e18:	7853      	ldrb	r3, [r2, #1]
 8001e1a:	f361 0382 	bfi	r3, r1, #2, #1
 8001e1e:	7053      	strb	r3, [r2, #1]
	komfort_in.GRA1 = HAL_GPIO_ReadPin(GRA1_GPIO_Port, GRA1_Pin);								// Tempomat 1 Eingang
 8001e20:	2120      	movs	r1, #32
 8001e22:	4807      	ldr	r0, [pc, #28]	; (8001e40 <readall_inputs+0x358>)
 8001e24:	f003 fd7e 	bl	8005924 <HAL_GPIO_ReadPin>
 8001e28:	4603      	mov	r3, r0
 8001e2a:	e015      	b.n	8001e58 <readall_inputs+0x370>
 8001e2c:	08008e6c 	.word	0x08008e6c
 8001e30:	40021000 	.word	0x40021000
 8001e34:	20000124 	.word	0x20000124
 8001e38:	40021400 	.word	0x40021400
 8001e3c:	40020c00 	.word	0x40020c00
 8001e40:	40021800 	.word	0x40021800
 8001e44:	40020000 	.word	0x40020000
 8001e48:	20000128 	.word	0x20000128
 8001e4c:	40020400 	.word	0x40020400
 8001e50:	2000012c 	.word	0x2000012c
 8001e54:	40020800 	.word	0x40020800
 8001e58:	f003 0301 	and.w	r3, r3, #1
 8001e5c:	b2d9      	uxtb	r1, r3
 8001e5e:	4a30      	ldr	r2, [pc, #192]	; (8001f20 <readall_inputs+0x438>)
 8001e60:	7853      	ldrb	r3, [r2, #1]
 8001e62:	f361 03c3 	bfi	r3, r1, #3, #1
 8001e66:	7053      	strb	r3, [r2, #1]
	komfort_in.GRA2 = HAL_GPIO_ReadPin(GRA2_GPIO_Port, GRA2_Pin);								// Tempomat 2 Eingang
 8001e68:	2140      	movs	r1, #64	; 0x40
 8001e6a:	482e      	ldr	r0, [pc, #184]	; (8001f24 <readall_inputs+0x43c>)
 8001e6c:	f003 fd5a 	bl	8005924 <HAL_GPIO_ReadPin>
 8001e70:	4603      	mov	r3, r0
 8001e72:	f003 0301 	and.w	r3, r3, #1
 8001e76:	b2d9      	uxtb	r1, r3
 8001e78:	4a29      	ldr	r2, [pc, #164]	; (8001f20 <readall_inputs+0x438>)
 8001e7a:	7853      	ldrb	r3, [r2, #1]
 8001e7c:	f361 1304 	bfi	r3, r1, #4, #1
 8001e80:	7053      	strb	r3, [r2, #1]
	komfort_in.GRA3 = HAL_GPIO_ReadPin(GRA3_GPIO_Port, GRA3_Pin);								// Tempomat 3 Eingang
 8001e82:	2180      	movs	r1, #128	; 0x80
 8001e84:	4827      	ldr	r0, [pc, #156]	; (8001f24 <readall_inputs+0x43c>)
 8001e86:	f003 fd4d 	bl	8005924 <HAL_GPIO_ReadPin>
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	f003 0301 	and.w	r3, r3, #1
 8001e90:	b2d9      	uxtb	r1, r3
 8001e92:	4a23      	ldr	r2, [pc, #140]	; (8001f20 <readall_inputs+0x438>)
 8001e94:	7853      	ldrb	r3, [r2, #1]
 8001e96:	f361 1345 	bfi	r3, r1, #5, #1
 8001e9a:	7053      	strb	r3, [r2, #1]
	komfort_in.GRA4 = HAL_GPIO_ReadPin(GRA4_GPIO_Port, GRA4_Pin);								// Tempomat 4 Eingang
 8001e9c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001ea0:	4820      	ldr	r0, [pc, #128]	; (8001f24 <readall_inputs+0x43c>)
 8001ea2:	f003 fd3f 	bl	8005924 <HAL_GPIO_ReadPin>
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	f003 0301 	and.w	r3, r3, #1
 8001eac:	b2d9      	uxtb	r1, r3
 8001eae:	4a1c      	ldr	r2, [pc, #112]	; (8001f20 <readall_inputs+0x438>)
 8001eb0:	7853      	ldrb	r3, [r2, #1]
 8001eb2:	f361 1386 	bfi	r3, r1, #6, #1
 8001eb6:	7053      	strb	r3, [r2, #1]
	komfort_in.Durchfluss = HAL_GPIO_ReadPin(DURCHFLUSS_GPIO_Port, DURCHFLUSS_Pin);				// Durchflusssensor Eingang
 8001eb8:	2120      	movs	r1, #32
 8001eba:	481b      	ldr	r0, [pc, #108]	; (8001f28 <readall_inputs+0x440>)
 8001ebc:	f003 fd32 	bl	8005924 <HAL_GPIO_ReadPin>
 8001ec0:	4603      	mov	r3, r0
 8001ec2:	f003 0301 	and.w	r3, r3, #1
 8001ec6:	b2d9      	uxtb	r1, r3
 8001ec8:	4a15      	ldr	r2, [pc, #84]	; (8001f20 <readall_inputs+0x438>)
 8001eca:	7853      	ldrb	r3, [r2, #1]
 8001ecc:	f361 13c7 	bfi	r3, r1, #7, #1
 8001ed0:	7053      	strb	r3, [r2, #1]

#ifdef DEBUG_INPUT
	ITM_SendString("Eingaenge gelesen.\n");
 8001ed2:	4816      	ldr	r0, [pc, #88]	; (8001f2c <readall_inputs+0x444>)
 8001ed4:	f7ff fdcc 	bl	8001a70 <ITM_SendString>
	ITM_SendString("system_in:\t");
 8001ed8:	4815      	ldr	r0, [pc, #84]	; (8001f30 <readall_inputs+0x448>)
 8001eda:	f7ff fdc9 	bl	8001a70 <ITM_SendString>
	ITM_SendNumber(system_in.systeminput);
 8001ede:	4b15      	ldr	r3, [pc, #84]	; (8001f34 <readall_inputs+0x44c>)
 8001ee0:	881b      	ldrh	r3, [r3, #0]
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	f7ff fdce 	bl	8001a84 <ITM_SendNumber>
	ITM_SendChar('\n');
 8001ee8:	200a      	movs	r0, #10
 8001eea:	f7ff fdd5 	bl	8001a98 <ITM_SendChar>
	ITM_SendString("sdc_in:\t");
 8001eee:	4812      	ldr	r0, [pc, #72]	; (8001f38 <readall_inputs+0x450>)
 8001ef0:	f7ff fdbe 	bl	8001a70 <ITM_SendString>
	ITM_SendNumber(sdc_in.sdcinput);
 8001ef4:	4b11      	ldr	r3, [pc, #68]	; (8001f3c <readall_inputs+0x454>)
 8001ef6:	781b      	ldrb	r3, [r3, #0]
 8001ef8:	4618      	mov	r0, r3
 8001efa:	f7ff fdc3 	bl	8001a84 <ITM_SendNumber>
	ITM_SendChar('\n');
 8001efe:	200a      	movs	r0, #10
 8001f00:	f7ff fdca 	bl	8001a98 <ITM_SendChar>
	ITM_SendString("komfort_in:\t");
 8001f04:	480e      	ldr	r0, [pc, #56]	; (8001f40 <readall_inputs+0x458>)
 8001f06:	f7ff fdb3 	bl	8001a70 <ITM_SendString>
	ITM_SendNumber(komfort_in.komfortinput);
 8001f0a:	4b05      	ldr	r3, [pc, #20]	; (8001f20 <readall_inputs+0x438>)
 8001f0c:	881b      	ldrh	r3, [r3, #0]
 8001f0e:	4618      	mov	r0, r3
 8001f10:	f7ff fdb8 	bl	8001a84 <ITM_SendNumber>
	ITM_SendChar('\n');
 8001f14:	200a      	movs	r0, #10
 8001f16:	f7ff fdbf 	bl	8001a98 <ITM_SendChar>
#endif
}
 8001f1a:	bf00      	nop
 8001f1c:	bd80      	pop	{r7, pc}
 8001f1e:	bf00      	nop
 8001f20:	2000012c 	.word	0x2000012c
 8001f24:	40021800 	.word	0x40021800
 8001f28:	40021000 	.word	0x40021000
 8001f2c:	08008e80 	.word	0x08008e80
 8001f30:	08008e94 	.word	0x08008e94
 8001f34:	20000124 	.word	0x20000124
 8001f38:	08008ea0 	.word	0x08008ea0
 8001f3c:	20000128 	.word	0x20000128
 8001f40:	08008eac 	.word	0x08008eac

08001f44 <readAnlasser>:
//----------------------------------------------------------------------

// Anlasser einlesen, Wert in Variable speichern, bis KL15 abfaellt
//----------------------------------------------------------------------
void readAnlasser(void)
{
 8001f44:	b480      	push	{r7}
 8001f46:	af00      	add	r7, sp, #0
	if (system_in.Anlasser != 1)
 8001f48:	4b12      	ldr	r3, [pc, #72]	; (8001f94 <readAnlasser+0x50>)
 8001f4a:	781b      	ldrb	r3, [r3, #0]
 8001f4c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8001f50:	b2db      	uxtb	r3, r3
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d105      	bne.n	8001f62 <readAnlasser+0x1e>
	{
		sdc_in.Anlasser = 1;
 8001f56:	4a10      	ldr	r2, [pc, #64]	; (8001f98 <readAnlasser+0x54>)
 8001f58:	7813      	ldrb	r3, [r2, #0]
 8001f5a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001f5e:	7013      	strb	r3, [r2, #0]
	}
	else if ((sdc_in.Anlasser == 1) && (system_in.KL15 == 1))
	{
		sdc_in.Anlasser = 0;
	}
}
 8001f60:	e012      	b.n	8001f88 <readAnlasser+0x44>
	else if ((sdc_in.Anlasser == 1) && (system_in.KL15 == 1))
 8001f62:	4b0d      	ldr	r3, [pc, #52]	; (8001f98 <readAnlasser+0x54>)
 8001f64:	781b      	ldrb	r3, [r3, #0]
 8001f66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f6a:	b2db      	uxtb	r3, r3
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d00b      	beq.n	8001f88 <readAnlasser+0x44>
 8001f70:	4b08      	ldr	r3, [pc, #32]	; (8001f94 <readAnlasser+0x50>)
 8001f72:	785b      	ldrb	r3, [r3, #1]
 8001f74:	f003 0301 	and.w	r3, r3, #1
 8001f78:	b2db      	uxtb	r3, r3
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d004      	beq.n	8001f88 <readAnlasser+0x44>
		sdc_in.Anlasser = 0;
 8001f7e:	4a06      	ldr	r2, [pc, #24]	; (8001f98 <readAnlasser+0x54>)
 8001f80:	7813      	ldrb	r3, [r2, #0]
 8001f82:	f36f 1386 	bfc	r3, #6, #1
 8001f86:	7013      	strb	r3, [r2, #0]
}
 8001f88:	bf00      	nop
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f90:	4770      	bx	lr
 8001f92:	bf00      	nop
 8001f94:	20000124 	.word	0x20000124
 8001f98:	20000128 	.word	0x20000128

08001f9c <millis>:
//----------------------------------------------------------------------
#include "millis.h"
//----------------------------------------------------------------------

uint32_t millis(void)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	af00      	add	r7, sp, #0
	return HAL_GetTick();
 8001fa0:	f001 fe24 	bl	8003bec <HAL_GetTick>
 8001fa4:	4603      	mov	r3, r0
}
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	bd80      	pop	{r7, pc}
	...

08001fac <testPCB_Leds>:
//----------------------------------------------------------------------

// Teste Platinen LEDs
//----------------------------------------------------------------------
void testPCB_Leds(void)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	af00      	add	r7, sp, #0
	// Leds Testen
    HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_SET);							// Teste Green LED, an
 8001fb0:	2201      	movs	r2, #1
 8001fb2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001fb6:	481b      	ldr	r0, [pc, #108]	; (8002024 <testPCB_Leds+0x78>)
 8001fb8:	f003 fccc 	bl	8005954 <HAL_GPIO_WritePin>
    HAL_Delay(1000);																				// Warte 1s
 8001fbc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001fc0:	f001 fe20 	bl	8003c04 <HAL_Delay>
    HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_RESET);							// Teste Green LED, aus
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001fca:	4816      	ldr	r0, [pc, #88]	; (8002024 <testPCB_Leds+0x78>)
 8001fcc:	f003 fcc2 	bl	8005954 <HAL_GPIO_WritePin>
    HAL_Delay(500);																					// Warte 0.5s
 8001fd0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001fd4:	f001 fe16 	bl	8003c04 <HAL_Delay>
    HAL_GPIO_WritePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin, GPIO_PIN_SET);								// Teste Blue LED, an
 8001fd8:	2201      	movs	r2, #1
 8001fda:	2180      	movs	r1, #128	; 0x80
 8001fdc:	4811      	ldr	r0, [pc, #68]	; (8002024 <testPCB_Leds+0x78>)
 8001fde:	f003 fcb9 	bl	8005954 <HAL_GPIO_WritePin>
    HAL_Delay(1000);																				// Warte 1s
 8001fe2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001fe6:	f001 fe0d 	bl	8003c04 <HAL_Delay>
    HAL_GPIO_WritePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin, GPIO_PIN_RESET);							// Teste Blue LED, aus
 8001fea:	2200      	movs	r2, #0
 8001fec:	2180      	movs	r1, #128	; 0x80
 8001fee:	480d      	ldr	r0, [pc, #52]	; (8002024 <testPCB_Leds+0x78>)
 8001ff0:	f003 fcb0 	bl	8005954 <HAL_GPIO_WritePin>
    HAL_Delay(500);																					// Warte 0.5s
 8001ff4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001ff8:	f001 fe04 	bl	8003c04 <HAL_Delay>
    HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, GPIO_PIN_SET);								// Teste Red LED, an
 8001ffc:	2201      	movs	r2, #1
 8001ffe:	2104      	movs	r1, #4
 8002000:	4808      	ldr	r0, [pc, #32]	; (8002024 <testPCB_Leds+0x78>)
 8002002:	f003 fca7 	bl	8005954 <HAL_GPIO_WritePin>
    HAL_Delay(1000);																				// Warte 1s
 8002006:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800200a:	f001 fdfb 	bl	8003c04 <HAL_Delay>
    HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, GPIO_PIN_RESET);								// Teste Red LED, aus
 800200e:	2200      	movs	r2, #0
 8002010:	2104      	movs	r1, #4
 8002012:	4804      	ldr	r0, [pc, #16]	; (8002024 <testPCB_Leds+0x78>)
 8002014:	f003 fc9e 	bl	8005954 <HAL_GPIO_WritePin>
    HAL_Delay(500);																					// Warte 0.5s
 8002018:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800201c:	f001 fdf2 	bl	8003c04 <HAL_Delay>
}
 8002020:	bf00      	nop
 8002022:	bd80      	pop	{r7, pc}
 8002024:	40020400 	.word	0x40020400

08002028 <testCockpit_Leds>:
//----------------------------------------------------------------------

// Teste Cockpit LEDs
//----------------------------------------------------------------------
void testCockpit_Leds(void)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	af00      	add	r7, sp, #0
	// Leds Testen
    HAL_GPIO_WritePin(ANHAENGER_GPIO_Port, ANHAENGER_Pin, GPIO_PIN_SET);							// Teste Anhaenger LED, an (Cockpit ECO)
 800202c:	2201      	movs	r2, #1
 800202e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002032:	4813      	ldr	r0, [pc, #76]	; (8002080 <testCockpit_Leds+0x58>)
 8002034:	f003 fc8e 	bl	8005954 <HAL_GPIO_WritePin>
    HAL_Delay(1000);																				// Warte 1s
 8002038:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800203c:	f001 fde2 	bl	8003c04 <HAL_Delay>
    HAL_GPIO_WritePin(ANHAENGER_GPIO_Port, ANHAENGER_Pin, GPIO_PIN_RESET);							// Teste Anhaenger LED, aus (Cockpit ECO)
 8002040:	2200      	movs	r2, #0
 8002042:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002046:	480e      	ldr	r0, [pc, #56]	; (8002080 <testCockpit_Leds+0x58>)
 8002048:	f003 fc84 	bl	8005954 <HAL_GPIO_WritePin>
    HAL_Delay(500);																					// Warte 0.5s
 800204c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002050:	f001 fdd8 	bl	8003c04 <HAL_Delay>
    HAL_GPIO_WritePin(RESERVE_OUT_GPIO_Port, RESERVE_OUT_Pin, GPIO_PIN_SET);						// Teste Reserve LED, an (Cockpit Niveauregulierung)
 8002054:	2201      	movs	r2, #1
 8002056:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800205a:	4809      	ldr	r0, [pc, #36]	; (8002080 <testCockpit_Leds+0x58>)
 800205c:	f003 fc7a 	bl	8005954 <HAL_GPIO_WritePin>
    HAL_Delay(1000);																				// Warte 1s
 8002060:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002064:	f001 fdce 	bl	8003c04 <HAL_Delay>
    HAL_GPIO_WritePin(RESERVE_OUT_GPIO_Port, RESERVE_OUT_Pin, GPIO_PIN_RESET);						// Teste Reserve LED, aus (Cockpit Niveauregulierung)
 8002068:	2200      	movs	r2, #0
 800206a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800206e:	4804      	ldr	r0, [pc, #16]	; (8002080 <testCockpit_Leds+0x58>)
 8002070:	f003 fc70 	bl	8005954 <HAL_GPIO_WritePin>
    HAL_Delay(500);																					// Warte 0.5s
 8002074:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002078:	f001 fdc4 	bl	8003c04 <HAL_Delay>
}
 800207c:	bf00      	nop
 800207e:	bd80      	pop	{r7, pc}
 8002080:	40020c00 	.word	0x40020c00

08002084 <pwm_oelstand>:
//----------------------------------------------------------------------

// PWM fuer Oelstandsensor am Kombiinstrument
//----------------------------------------------------------------------
void pwm_oelstand(uint16_t time)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b082      	sub	sp, #8
 8002088:	af00      	add	r7, sp, #0
 800208a:	4603      	mov	r3, r0
 800208c:	80fb      	strh	r3, [r7, #6]
	// Auswahl wie viele Sekunden vergangen
	switch (time)																					// Zeit wird uebergeben
 800208e:	88fb      	ldrh	r3, [r7, #6]
 8002090:	2b4b      	cmp	r3, #75	; 0x4b
 8002092:	d01f      	beq.n	80020d4 <pwm_oelstand+0x50>
 8002094:	2b4b      	cmp	r3, #75	; 0x4b
 8002096:	dc24      	bgt.n	80020e2 <pwm_oelstand+0x5e>
 8002098:	2b2d      	cmp	r3, #45	; 0x2d
 800209a:	d014      	beq.n	80020c6 <pwm_oelstand+0x42>
 800209c:	2b2d      	cmp	r3, #45	; 0x2d
 800209e:	dc20      	bgt.n	80020e2 <pwm_oelstand+0x5e>
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d002      	beq.n	80020aa <pwm_oelstand+0x26>
 80020a4:	2b0f      	cmp	r3, #15
 80020a6:	d007      	beq.n	80020b8 <pwm_oelstand+0x34>
			break;
		case 75: // 5x15 ms = 75 ms
			HAL_GPIO_WritePin(OELSTAND_TEMP_GPIO_Port, OELSTAND_TEMP_Pin, GPIO_PIN_SET);			// Bei 75ms Oelstandsensor Ausgang high
			break;
		default:
			break;
 80020a8:	e01b      	b.n	80020e2 <pwm_oelstand+0x5e>
			HAL_GPIO_WritePin(OELSTAND_TEMP_GPIO_Port, OELSTAND_TEMP_Pin, GPIO_PIN_RESET);			// Bei 0ms Oelstandsensor Ausgang low
 80020aa:	2200      	movs	r2, #0
 80020ac:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80020b0:	480e      	ldr	r0, [pc, #56]	; (80020ec <pwm_oelstand+0x68>)
 80020b2:	f003 fc4f 	bl	8005954 <HAL_GPIO_WritePin>
			break;
 80020b6:	e015      	b.n	80020e4 <pwm_oelstand+0x60>
			HAL_GPIO_WritePin(OELSTAND_TEMP_GPIO_Port, OELSTAND_TEMP_Pin, GPIO_PIN_SET);			// Bei 15ms Oelstandsensor Ausgang high
 80020b8:	2201      	movs	r2, #1
 80020ba:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80020be:	480b      	ldr	r0, [pc, #44]	; (80020ec <pwm_oelstand+0x68>)
 80020c0:	f003 fc48 	bl	8005954 <HAL_GPIO_WritePin>
			break;
 80020c4:	e00e      	b.n	80020e4 <pwm_oelstand+0x60>
			HAL_GPIO_WritePin(OELSTAND_TEMP_GPIO_Port, OELSTAND_TEMP_Pin, GPIO_PIN_RESET);			// Bei 45ms Oelstandsensor Ausgang low
 80020c6:	2200      	movs	r2, #0
 80020c8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80020cc:	4807      	ldr	r0, [pc, #28]	; (80020ec <pwm_oelstand+0x68>)
 80020ce:	f003 fc41 	bl	8005954 <HAL_GPIO_WritePin>
			break;
 80020d2:	e007      	b.n	80020e4 <pwm_oelstand+0x60>
			HAL_GPIO_WritePin(OELSTAND_TEMP_GPIO_Port, OELSTAND_TEMP_Pin, GPIO_PIN_SET);			// Bei 75ms Oelstandsensor Ausgang high
 80020d4:	2201      	movs	r2, #1
 80020d6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80020da:	4804      	ldr	r0, [pc, #16]	; (80020ec <pwm_oelstand+0x68>)
 80020dc:	f003 fc3a 	bl	8005954 <HAL_GPIO_WritePin>
			break;
 80020e0:	e000      	b.n	80020e4 <pwm_oelstand+0x60>
			break;
 80020e2:	bf00      	nop
	}
	// Nach 405ms wird das ganze wiederholt
}
 80020e4:	bf00      	nop
 80020e6:	3708      	adds	r7, #8
 80020e8:	46bd      	mov	sp, r7
 80020ea:	bd80      	pop	{r7, pc}
 80020ec:	40020000 	.word	0x40020000

080020f0 <cockpit_default>:
//----------------------------------------------------------------------

// Setze Cockpit auf default, alle Fehler OK
//----------------------------------------------------------------------
void cockpit_default(void)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	af00      	add	r7, sp, #0
	leuchten_out.Ruechwarn = 1;																		// Ruecklichtwarnung setzen
 80020f4:	4a1f      	ldr	r2, [pc, #124]	; (8002174 <cockpit_default+0x84>)
 80020f6:	7813      	ldrb	r3, [r2, #0]
 80020f8:	f043 0310 	orr.w	r3, r3, #16
 80020fc:	7013      	strb	r3, [r2, #0]
	leuchten_out.Wischwarn = 1;																		// Wischwasserwarnung setzen
 80020fe:	4a1d      	ldr	r2, [pc, #116]	; (8002174 <cockpit_default+0x84>)
 8002100:	7813      	ldrb	r3, [r2, #0]
 8002102:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002106:	7013      	strb	r3, [r2, #0]
	leuchten_out.Bremswarn = 1;																		// Bremslichtwarnung setzen
 8002108:	4a1a      	ldr	r2, [pc, #104]	; (8002174 <cockpit_default+0x84>)
 800210a:	7813      	ldrb	r3, [r2, #0]
 800210c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002110:	7013      	strb	r3, [r2, #0]
	leuchten_out.Oeldruck = 1;																		// Oelstandwarnung setzen
 8002112:	4a18      	ldr	r2, [pc, #96]	; (8002174 <cockpit_default+0x84>)
 8002114:	7853      	ldrb	r3, [r2, #1]
 8002116:	f043 0301 	orr.w	r3, r3, #1
 800211a:	7053      	strb	r3, [r2, #1]
	HAL_GPIO_WritePin(RUECKWARNUNG_GPIO_Port, RUECKWARNUNG_Pin, leuchten_out.Ruechwarn);			// Fehlermeldung fuer Ruecklichtwarnung einschalten
 800211c:	4b15      	ldr	r3, [pc, #84]	; (8002174 <cockpit_default+0x84>)
 800211e:	781b      	ldrb	r3, [r3, #0]
 8002120:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8002124:	b2db      	uxtb	r3, r3
 8002126:	461a      	mov	r2, r3
 8002128:	2180      	movs	r1, #128	; 0x80
 800212a:	4813      	ldr	r0, [pc, #76]	; (8002178 <cockpit_default+0x88>)
 800212c:	f003 fc12 	bl	8005954 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(WISCHWARNUNG_GPIO_Port, WISCHWARNUNG_Pin, leuchten_out.Wischwarn);			// Fehlermeldung fuer Wischwasserwarnung einschalten
 8002130:	4b10      	ldr	r3, [pc, #64]	; (8002174 <cockpit_default+0x84>)
 8002132:	781b      	ldrb	r3, [r3, #0]
 8002134:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8002138:	b2db      	uxtb	r3, r3
 800213a:	461a      	mov	r2, r3
 800213c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002140:	480e      	ldr	r0, [pc, #56]	; (800217c <cockpit_default+0x8c>)
 8002142:	f003 fc07 	bl	8005954 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(BREMSWARNUNG_GPIO_Port, BREMSWARNUNG_Pin, leuchten_out.Bremswarn);			// Fehlermeldung fuer Bremslichtwarnung einschalten
 8002146:	4b0b      	ldr	r3, [pc, #44]	; (8002174 <cockpit_default+0x84>)
 8002148:	781b      	ldrb	r3, [r3, #0]
 800214a:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800214e:	b2db      	uxtb	r3, r3
 8002150:	461a      	mov	r2, r3
 8002152:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002156:	4809      	ldr	r0, [pc, #36]	; (800217c <cockpit_default+0x8c>)
 8002158:	f003 fbfc 	bl	8005954 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(OELDRUCK_GPIO_Port, OELDRUCK_Pin, leuchten_out.Oeldruck);						// Fehlermeldung fuer Oeldruckwarnung einschalten
 800215c:	4b05      	ldr	r3, [pc, #20]	; (8002174 <cockpit_default+0x84>)
 800215e:	785b      	ldrb	r3, [r3, #1]
 8002160:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8002164:	b2db      	uxtb	r3, r3
 8002166:	461a      	mov	r2, r3
 8002168:	2104      	movs	r1, #4
 800216a:	4805      	ldr	r0, [pc, #20]	; (8002180 <cockpit_default+0x90>)
 800216c:	f003 fbf2 	bl	8005954 <HAL_GPIO_WritePin>
}
 8002170:	bf00      	nop
 8002172:	bd80      	pop	{r7, pc}
 8002174:	20000138 	.word	0x20000138
 8002178:	40020c00 	.word	0x40020c00
 800217c:	40021800 	.word	0x40021800
 8002180:	40021400 	.word	0x40021400

08002184 <testSDC>:
//----------------------------------------------------------------------

// Testen der Spannung am Shutdown-Circuit, Signal 1 = offen, Signal = 0 geschlossen
//----------------------------------------------------------------------
void testSDC(void)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(MOTOR_SDC_OUT_GPIO_Port, MOTOR_SDC_OUT_Pin, GPIO_PIN_SET);					// Einschalten von Shutdown-Circuit zum testen
 8002188:	2201      	movs	r2, #1
 800218a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800218e:	4811      	ldr	r0, [pc, #68]	; (80021d4 <testSDC+0x50>)
 8002190:	f003 fbe0 	bl	8005954 <HAL_GPIO_WritePin>
	HAL_Delay(100);																					// Wartezeit zum setzen
 8002194:	2064      	movs	r0, #100	; 0x64
 8002196:	f001 fd35 	bl	8003c04 <HAL_Delay>
	if (HAL_GPIO_ReadPin(SENSE_SDC_0_GPIO_Port, SENSE_SDC_0_Pin) == 1)								// Einlesen von SDC0 Eingang
 800219a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800219e:	480d      	ldr	r0, [pc, #52]	; (80021d4 <testSDC+0x50>)
 80021a0:	f003 fbc0 	bl	8005924 <HAL_GPIO_ReadPin>
 80021a4:	4603      	mov	r3, r0
 80021a6:	2b01      	cmp	r3, #1
 80021a8:	d103      	bne.n	80021b2 <testSDC+0x2e>
	{
#ifndef DEBUG_SDC
		software_error(ERROR_SDC_SPANNUNG);															// Sollte Sicherung kaputt oder Kurzschluss, dann Fehlerausgeben
#else
#warning Das Abschalten des Softwarefehlers kann unter Umstaenden zu Beschaedigung der HW fuehren.
		software_error_debug(ERROR_SDC_SPANNUNG);													// Errorfunktion stoppt Programm nicht
 80021aa:	2003      	movs	r0, #3
 80021ac:	f7ff fc08 	bl	80019c0 <software_error_debug>
 80021b0:	e004      	b.n	80021bc <testSDC+0x38>
#endif
	}
	else
	{
	  	sdc_in.SDC12V = 1;																			// SDC Spannungsversorgung OK
 80021b2:	4a09      	ldr	r2, [pc, #36]	; (80021d8 <testSDC+0x54>)
 80021b4:	7813      	ldrb	r3, [r2, #0]
 80021b6:	f043 0320 	orr.w	r3, r3, #32
 80021ba:	7013      	strb	r3, [r2, #0]
	}
	HAL_Delay(100);																					// Wartezeit zum setzen
 80021bc:	2064      	movs	r0, #100	; 0x64
 80021be:	f001 fd21 	bl	8003c04 <HAL_Delay>
	HAL_GPIO_WritePin(MOTOR_SDC_OUT_GPIO_Port, MOTOR_SDC_OUT_Pin, GPIO_PIN_RESET);					// Auschalten von Shutdown-Circuit
 80021c2:	2200      	movs	r2, #0
 80021c4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80021c8:	4802      	ldr	r0, [pc, #8]	; (80021d4 <testSDC+0x50>)
 80021ca:	f003 fbc3 	bl	8005954 <HAL_GPIO_WritePin>
}
 80021ce:	bf00      	nop
 80021d0:	bd80      	pop	{r7, pc}
 80021d2:	bf00      	nop
 80021d4:	40021000 	.word	0x40021000
 80021d8:	20000128 	.word	0x20000128

080021dc <readTrottle>:
//----------------------------------------------------------------------

// Gaspedal auswerten
//----------------------------------------------------------------------
uint16_t readTrottle(void)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b082      	sub	sp, #8
 80021e0:	af00      	add	r7, sp, #0
	// Variablen anlegen
	uint16_t ADC_Gas = 0;
 80021e2:	2300      	movs	r3, #0
 80021e4:	80fb      	strh	r3, [r7, #6]

	// Pruefen ob Variable Anlasser aktiv ist
	if (sdc_in.Anlasser == 1)												// Nur aktiv, wenn KL15 an und Anlasser einmal betaetigt.
 80021e6:	4b34      	ldr	r3, [pc, #208]	; (80022b8 <readTrottle+0xdc>)
 80021e8:	781b      	ldrb	r3, [r3, #0]
 80021ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021ee:	b2db      	uxtb	r3, r3
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d05c      	beq.n	80022ae <readTrottle+0xd2>
	{
		// Gaspedal einlesen
		ADC_Gas = ADC_Gaspedal();
 80021f4:	f7ff f93e 	bl	8001474 <ADC_Gaspedal>
 80021f8:	4603      	mov	r3, r0
 80021fa:	80fb      	strh	r3, [r7, #6]

		// Pruefen ob Kupplung getreten wurde
		if (system_in.Kupplung == 1)										// Wenn Kupplung nicht getreten wurde == 1
 80021fc:	4b2f      	ldr	r3, [pc, #188]	; (80022bc <readTrottle+0xe0>)
 80021fe:	781b      	ldrb	r3, [r3, #0]
 8002200:	f003 0310 	and.w	r3, r3, #16
 8002204:	b2db      	uxtb	r3, r3
 8002206:	2b00      	cmp	r3, #0
 8002208:	d04f      	beq.n	80022aa <readTrottle+0xce>
		{
			// Wenn Leerlauf und Kickdown aktiv Plausibilitaetsfehler
			if ((system_in.Leerlauf == 1) && (system_in.Kickdown == 1))
 800220a:	4b2c      	ldr	r3, [pc, #176]	; (80022bc <readTrottle+0xe0>)
 800220c:	781b      	ldrb	r3, [r3, #0]
 800220e:	f003 0302 	and.w	r3, r3, #2
 8002212:	b2db      	uxtb	r3, r3
 8002214:	2b00      	cmp	r3, #0
 8002216:	d00e      	beq.n	8002236 <readTrottle+0x5a>
 8002218:	4b28      	ldr	r3, [pc, #160]	; (80022bc <readTrottle+0xe0>)
 800221a:	781b      	ldrb	r3, [r3, #0]
 800221c:	f003 0301 	and.w	r3, r3, #1
 8002220:	b2db      	uxtb	r3, r3
 8002222:	2b00      	cmp	r3, #0
 8002224:	d007      	beq.n	8002236 <readTrottle+0x5a>
			{
				// Fehlermeldung auf Uart ausgeben
#define TROTTLE_INVALID				"Error_Gaspedal_1 Plausibilitaetsfehler: Kickdown und Leerlauf"
				uartTransmit(TROTTLE_INVALID, sizeof(TROTTLE_INVALID));
 8002226:	213e      	movs	r1, #62	; 0x3e
 8002228:	4825      	ldr	r0, [pc, #148]	; (80022c0 <readTrottle+0xe4>)
 800222a:	f7fe fac9 	bl	80007c0 <uartTransmit>
				// Gaspedal invalide
				software_error(ERROR_GASPEDAL);
 800222e:	2001      	movs	r0, #1
 8002230:	f7ff fb76 	bl	8001920 <software_error>
 8002234:	e03b      	b.n	80022ae <readTrottle+0xd2>
			}
			// Threshold Wert vergleichen / Threshold Wert >= THRESHOLD und Leerlauf aktiv
			else if ((system_in.Leerlauf == 1) && (ADC_Gas >= GAS_THRESHOLD))
 8002236:	4b21      	ldr	r3, [pc, #132]	; (80022bc <readTrottle+0xe0>)
 8002238:	781b      	ldrb	r3, [r3, #0]
 800223a:	f003 0302 	and.w	r3, r3, #2
 800223e:	b2db      	uxtb	r3, r3
 8002240:	2b00      	cmp	r3, #0
 8002242:	d008      	beq.n	8002256 <readTrottle+0x7a>
 8002244:	88fb      	ldrh	r3, [r7, #6]
 8002246:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 800224a:	d304      	bcc.n	8002256 <readTrottle+0x7a>
			{
				// Wenn Wert groesser THRESHOLD ist, dann THRESHOLD vom ADC-Wert abziehen
				ADC_Gas -= GAS_THRESHOLD;
 800224c:	88fb      	ldrh	r3, [r7, #6]
 800224e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8002252:	80fb      	strh	r3, [r7, #6]
 8002254:	e02b      	b.n	80022ae <readTrottle+0xd2>
			}
			// Threshold Wert vergleichen / Threshold Wert < THRESHOLD und Leerlauf aktiv
			else if ((system_in.Leerlauf == 1) && (ADC_Gas < GAS_THRESHOLD))
 8002256:	4b19      	ldr	r3, [pc, #100]	; (80022bc <readTrottle+0xe0>)
 8002258:	781b      	ldrb	r3, [r3, #0]
 800225a:	f003 0302 	and.w	r3, r3, #2
 800225e:	b2db      	uxtb	r3, r3
 8002260:	2b00      	cmp	r3, #0
 8002262:	d006      	beq.n	8002272 <readTrottle+0x96>
 8002264:	88fb      	ldrh	r3, [r7, #6]
 8002266:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 800226a:	d202      	bcs.n	8002272 <readTrottle+0x96>
			{
				// Wenn der Wert kleine als THRESHOLD ist, dann ADC ignorieren, alle Werte sind 0
				ADC_Gas = 0;
 800226c:	2300      	movs	r3, #0
 800226e:	80fb      	strh	r3, [r7, #6]
 8002270:	e01d      	b.n	80022ae <readTrottle+0xd2>
			}
			// Threshold Wert vergleichen / Threshold Wert < THRESHOLD und Kickdown aktiv
			else if ((system_in.Kickdown == 1) && (ADC_Gas < (GAS_MAX_ADC - GAS_THRESHOLD)))
 8002272:	4b12      	ldr	r3, [pc, #72]	; (80022bc <readTrottle+0xe0>)
 8002274:	781b      	ldrb	r3, [r3, #0]
 8002276:	f003 0301 	and.w	r3, r3, #1
 800227a:	b2db      	uxtb	r3, r3
 800227c:	2b00      	cmp	r3, #0
 800227e:	d004      	beq.n	800228a <readTrottle+0xae>
 8002280:	88fb      	ldrh	r3, [r7, #6]
 8002282:	f640 62d2 	movw	r2, #3794	; 0xed2
 8002286:	4293      	cmp	r3, r2
 8002288:	d911      	bls.n	80022ae <readTrottle+0xd2>
			{
				// Wenn Wert kleiner THRESHOLD ist

			}
			// Threshold Wert vergleichen / Threshold Wert > THRESHOLD und Kickdown aktiv
			else if ((system_in.Kickdown == 1) && (ADC_Gas >= (GAS_MAX_ADC - GAS_THRESHOLD)))
 800228a:	4b0c      	ldr	r3, [pc, #48]	; (80022bc <readTrottle+0xe0>)
 800228c:	781b      	ldrb	r3, [r3, #0]
 800228e:	f003 0301 	and.w	r3, r3, #1
 8002292:	b2db      	uxtb	r3, r3
 8002294:	2b00      	cmp	r3, #0
 8002296:	d00a      	beq.n	80022ae <readTrottle+0xd2>
 8002298:	88fb      	ldrh	r3, [r7, #6]
 800229a:	f640 62d2 	movw	r2, #3794	; 0xed2
 800229e:	4293      	cmp	r3, r2
 80022a0:	d905      	bls.n	80022ae <readTrottle+0xd2>
			{
				// Wenn Wert gleich THRESHOLD ist
				ADC_Gas = GAS_MAX_ADC;
 80022a2:	f640 73ff 	movw	r3, #4095	; 0xfff
 80022a6:	80fb      	strh	r3, [r7, #6]
 80022a8:	e001      	b.n	80022ae <readTrottle+0xd2>
		}
		// Wenn Kupplung getreten == 0
		else
		{
			// Wenn Kupplung oder Bremse getreten
			ADC_Gas = 0;
 80022aa:	2300      	movs	r3, #0
 80022ac:	80fb      	strh	r3, [r7, #6]
		}
	}

	return ADC_Gas;
 80022ae:	88fb      	ldrh	r3, [r7, #6]
}
 80022b0:	4618      	mov	r0, r3
 80022b2:	3708      	adds	r7, #8
 80022b4:	46bd      	mov	sp, r7
 80022b6:	bd80      	pop	{r7, pc}
 80022b8:	20000128 	.word	0x20000128
 80022bc:	20000124 	.word	0x20000124
 80022c0:	08008ebc 	.word	0x08008ebc

080022c4 <readBrake>:
//----------------------------------------------------------------------

// Bremse auswerten
//----------------------------------------------------------------------
void readBrake(void)
{
 80022c4:	b480      	push	{r7}
 80022c6:	af00      	add	r7, sp, #0
	// Variablen anlegen
//	uint16_t ADC_Bremse = 0;

	// Gaspedal auf Plausibilitaet pruefen
	if ((system_in.BremseNO == 1) && (system_in.BremseNC != 1))				// Bremse nicht getreten
 80022c8:	4b13      	ldr	r3, [pc, #76]	; (8002318 <readBrake+0x54>)
 80022ca:	781b      	ldrb	r3, [r3, #0]
 80022cc:	f003 0304 	and.w	r3, r3, #4
 80022d0:	b2db      	uxtb	r3, r3
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d01a      	beq.n	800230c <readBrake+0x48>
 80022d6:	4b10      	ldr	r3, [pc, #64]	; (8002318 <readBrake+0x54>)
 80022d8:	781b      	ldrb	r3, [r3, #0]
 80022da:	f003 0308 	and.w	r3, r3, #8
 80022de:	b2db      	uxtb	r3, r3
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d013      	beq.n	800230c <readBrake+0x48>
	{
		// Bremsdruck einlesen
//		ADC_Bremse = ADC_Bremsdruck();
	}
	else if ((system_in.BremseNO != 1) && (system_in.BremseNC == 1))		// Bremse voll getreten
 80022e4:	4b0c      	ldr	r3, [pc, #48]	; (8002318 <readBrake+0x54>)
 80022e6:	781b      	ldrb	r3, [r3, #0]
 80022e8:	f003 0304 	and.w	r3, r3, #4
 80022ec:	b2db      	uxtb	r3, r3
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d10c      	bne.n	800230c <readBrake+0x48>
 80022f2:	4b09      	ldr	r3, [pc, #36]	; (8002318 <readBrake+0x54>)
 80022f4:	781b      	ldrb	r3, [r3, #0]
 80022f6:	f003 0308 	and.w	r3, r3, #8
 80022fa:	b2db      	uxtb	r3, r3
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d105      	bne.n	800230c <readBrake+0x48>
	{

	}
	else if ((system_in.BremseNO != 1) && (system_in.BremseNC != 1))		// Bremse teilweise getreten
 8002300:	4b05      	ldr	r3, [pc, #20]	; (8002318 <readBrake+0x54>)
 8002302:	781b      	ldrb	r3, [r3, #0]
 8002304:	f003 0304 	and.w	r3, r3, #4
 8002308:	b2db      	uxtb	r3, r3
 800230a:	2b00      	cmp	r3, #0
#else
#warning Das Abschalten des Softwarefehlers kann unter Umstaenden zu Beschaedigung der HW fuehren.
//		software_error_debug(ERROR_BREMSPEDAL);								// Errorfunktion stoppt Programm nicht
#endif
	}
}
 800230c:	bf00      	nop
 800230e:	46bd      	mov	sp, r7
 8002310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002314:	4770      	bx	lr
 8002316:	bf00      	nop
 8002318:	20000124 	.word	0x20000124

0800231c <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	b084      	sub	sp, #16
 8002320:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002322:	463b      	mov	r3, r7
 8002324:	2200      	movs	r2, #0
 8002326:	601a      	str	r2, [r3, #0]
 8002328:	605a      	str	r2, [r3, #4]
 800232a:	609a      	str	r2, [r3, #8]
 800232c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800232e:	4b21      	ldr	r3, [pc, #132]	; (80023b4 <MX_ADC1_Init+0x98>)
 8002330:	4a21      	ldr	r2, [pc, #132]	; (80023b8 <MX_ADC1_Init+0x9c>)
 8002332:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002334:	4b1f      	ldr	r3, [pc, #124]	; (80023b4 <MX_ADC1_Init+0x98>)
 8002336:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800233a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800233c:	4b1d      	ldr	r3, [pc, #116]	; (80023b4 <MX_ADC1_Init+0x98>)
 800233e:	2200      	movs	r2, #0
 8002340:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002342:	4b1c      	ldr	r3, [pc, #112]	; (80023b4 <MX_ADC1_Init+0x98>)
 8002344:	2200      	movs	r2, #0
 8002346:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002348:	4b1a      	ldr	r3, [pc, #104]	; (80023b4 <MX_ADC1_Init+0x98>)
 800234a:	2200      	movs	r2, #0
 800234c:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800234e:	4b19      	ldr	r3, [pc, #100]	; (80023b4 <MX_ADC1_Init+0x98>)
 8002350:	2200      	movs	r2, #0
 8002352:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002356:	4b17      	ldr	r3, [pc, #92]	; (80023b4 <MX_ADC1_Init+0x98>)
 8002358:	2200      	movs	r2, #0
 800235a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800235c:	4b15      	ldr	r3, [pc, #84]	; (80023b4 <MX_ADC1_Init+0x98>)
 800235e:	4a17      	ldr	r2, [pc, #92]	; (80023bc <MX_ADC1_Init+0xa0>)
 8002360:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002362:	4b14      	ldr	r3, [pc, #80]	; (80023b4 <MX_ADC1_Init+0x98>)
 8002364:	2200      	movs	r2, #0
 8002366:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8002368:	4b12      	ldr	r3, [pc, #72]	; (80023b4 <MX_ADC1_Init+0x98>)
 800236a:	2201      	movs	r2, #1
 800236c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800236e:	4b11      	ldr	r3, [pc, #68]	; (80023b4 <MX_ADC1_Init+0x98>)
 8002370:	2200      	movs	r2, #0
 8002372:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002376:	4b0f      	ldr	r3, [pc, #60]	; (80023b4 <MX_ADC1_Init+0x98>)
 8002378:	2201      	movs	r2, #1
 800237a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800237c:	480d      	ldr	r0, [pc, #52]	; (80023b4 <MX_ADC1_Init+0x98>)
 800237e:	f001 fcad 	bl	8003cdc <HAL_ADC_Init>
 8002382:	4603      	mov	r3, r0
 8002384:	2b00      	cmp	r3, #0
 8002386:	d001      	beq.n	800238c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8002388:	f001 fa14 	bl	80037b4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 800238c:	230e      	movs	r3, #14
 800238e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002390:	2301      	movs	r3, #1
 8002392:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8002394:	2301      	movs	r3, #1
 8002396:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002398:	463b      	mov	r3, r7
 800239a:	4619      	mov	r1, r3
 800239c:	4805      	ldr	r0, [pc, #20]	; (80023b4 <MX_ADC1_Init+0x98>)
 800239e:	f001 fe7b 	bl	8004098 <HAL_ADC_ConfigChannel>
 80023a2:	4603      	mov	r3, r0
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d001      	beq.n	80023ac <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80023a8:	f001 fa04 	bl	80037b4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80023ac:	bf00      	nop
 80023ae:	3710      	adds	r7, #16
 80023b0:	46bd      	mov	sp, r7
 80023b2:	bd80      	pop	{r7, pc}
 80023b4:	20000140 	.word	0x20000140
 80023b8:	40012000 	.word	0x40012000
 80023bc:	0f000001 	.word	0x0f000001

080023c0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b08c      	sub	sp, #48	; 0x30
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023c8:	f107 031c 	add.w	r3, r7, #28
 80023cc:	2200      	movs	r2, #0
 80023ce:	601a      	str	r2, [r3, #0]
 80023d0:	605a      	str	r2, [r3, #4]
 80023d2:	609a      	str	r2, [r3, #8]
 80023d4:	60da      	str	r2, [r3, #12]
 80023d6:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	4a2d      	ldr	r2, [pc, #180]	; (8002494 <HAL_ADC_MspInit+0xd4>)
 80023de:	4293      	cmp	r3, r2
 80023e0:	d153      	bne.n	800248a <HAL_ADC_MspInit+0xca>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80023e2:	4b2d      	ldr	r3, [pc, #180]	; (8002498 <HAL_ADC_MspInit+0xd8>)
 80023e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023e6:	4a2c      	ldr	r2, [pc, #176]	; (8002498 <HAL_ADC_MspInit+0xd8>)
 80023e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023ec:	6453      	str	r3, [r2, #68]	; 0x44
 80023ee:	4b2a      	ldr	r3, [pc, #168]	; (8002498 <HAL_ADC_MspInit+0xd8>)
 80023f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023f6:	61bb      	str	r3, [r7, #24]
 80023f8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023fa:	4b27      	ldr	r3, [pc, #156]	; (8002498 <HAL_ADC_MspInit+0xd8>)
 80023fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023fe:	4a26      	ldr	r2, [pc, #152]	; (8002498 <HAL_ADC_MspInit+0xd8>)
 8002400:	f043 0301 	orr.w	r3, r3, #1
 8002404:	6313      	str	r3, [r2, #48]	; 0x30
 8002406:	4b24      	ldr	r3, [pc, #144]	; (8002498 <HAL_ADC_MspInit+0xd8>)
 8002408:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800240a:	f003 0301 	and.w	r3, r3, #1
 800240e:	617b      	str	r3, [r7, #20]
 8002410:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002412:	4b21      	ldr	r3, [pc, #132]	; (8002498 <HAL_ADC_MspInit+0xd8>)
 8002414:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002416:	4a20      	ldr	r2, [pc, #128]	; (8002498 <HAL_ADC_MspInit+0xd8>)
 8002418:	f043 0304 	orr.w	r3, r3, #4
 800241c:	6313      	str	r3, [r2, #48]	; 0x30
 800241e:	4b1e      	ldr	r3, [pc, #120]	; (8002498 <HAL_ADC_MspInit+0xd8>)
 8002420:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002422:	f003 0304 	and.w	r3, r3, #4
 8002426:	613b      	str	r3, [r7, #16]
 8002428:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800242a:	4b1b      	ldr	r3, [pc, #108]	; (8002498 <HAL_ADC_MspInit+0xd8>)
 800242c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800242e:	4a1a      	ldr	r2, [pc, #104]	; (8002498 <HAL_ADC_MspInit+0xd8>)
 8002430:	f043 0302 	orr.w	r3, r3, #2
 8002434:	6313      	str	r3, [r2, #48]	; 0x30
 8002436:	4b18      	ldr	r3, [pc, #96]	; (8002498 <HAL_ADC_MspInit+0xd8>)
 8002438:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800243a:	f003 0302 	and.w	r3, r3, #2
 800243e:	60fb      	str	r3, [r7, #12]
 8002440:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = SENSE_KL15_Pin|SENSE_KUEHLWASSER_Pin|SENSE_KLIMA_FLAP_Pin|SENSE_GAS_Pin
 8002442:	23f8      	movs	r3, #248	; 0xf8
 8002444:	61fb      	str	r3, [r7, #28]
                          |SENSE_PCB_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002446:	2303      	movs	r3, #3
 8002448:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800244a:	2300      	movs	r3, #0
 800244c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800244e:	f107 031c 	add.w	r3, r7, #28
 8002452:	4619      	mov	r1, r3
 8002454:	4811      	ldr	r0, [pc, #68]	; (800249c <HAL_ADC_MspInit+0xdc>)
 8002456:	f003 f8b9 	bl	80055cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SENSE_DRUCK_Pin|SENSE_DRUCK_TEMP_Pin;
 800245a:	2330      	movs	r3, #48	; 0x30
 800245c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800245e:	2303      	movs	r3, #3
 8002460:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002462:	2300      	movs	r3, #0
 8002464:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002466:	f107 031c 	add.w	r3, r7, #28
 800246a:	4619      	mov	r1, r3
 800246c:	480c      	ldr	r0, [pc, #48]	; (80024a0 <HAL_ADC_MspInit+0xe0>)
 800246e:	f003 f8ad 	bl	80055cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SENSE_RETURN_Pin|SENSE_INFO_Pin;
 8002472:	2303      	movs	r3, #3
 8002474:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002476:	2303      	movs	r3, #3
 8002478:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800247a:	2300      	movs	r3, #0
 800247c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800247e:	f107 031c 	add.w	r3, r7, #28
 8002482:	4619      	mov	r1, r3
 8002484:	4807      	ldr	r0, [pc, #28]	; (80024a4 <HAL_ADC_MspInit+0xe4>)
 8002486:	f003 f8a1 	bl	80055cc <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800248a:	bf00      	nop
 800248c:	3730      	adds	r7, #48	; 0x30
 800248e:	46bd      	mov	sp, r7
 8002490:	bd80      	pop	{r7, pc}
 8002492:	bf00      	nop
 8002494:	40012000 	.word	0x40012000
 8002498:	40023800 	.word	0x40023800
 800249c:	40020000 	.word	0x40020000
 80024a0:	40020800 	.word	0x40020800
 80024a4:	40020400 	.word	0x40020400

080024a8 <MX_CAN1_Init>:
CAN_HandleTypeDef hcan2;
CAN_HandleTypeDef hcan3;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80024ac:	4b2e      	ldr	r3, [pc, #184]	; (8002568 <MX_CAN1_Init+0xc0>)
 80024ae:	4a2f      	ldr	r2, [pc, #188]	; (800256c <MX_CAN1_Init+0xc4>)
 80024b0:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 30;
 80024b2:	4b2d      	ldr	r3, [pc, #180]	; (8002568 <MX_CAN1_Init+0xc0>)
 80024b4:	221e      	movs	r2, #30
 80024b6:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80024b8:	4b2b      	ldr	r3, [pc, #172]	; (8002568 <MX_CAN1_Init+0xc0>)
 80024ba:	2200      	movs	r2, #0
 80024bc:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80024be:	4b2a      	ldr	r3, [pc, #168]	; (8002568 <MX_CAN1_Init+0xc0>)
 80024c0:	2200      	movs	r2, #0
 80024c2:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_15TQ;
 80024c4:	4b28      	ldr	r3, [pc, #160]	; (8002568 <MX_CAN1_Init+0xc0>)
 80024c6:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80024ca:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 80024cc:	4b26      	ldr	r3, [pc, #152]	; (8002568 <MX_CAN1_Init+0xc0>)
 80024ce:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80024d2:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80024d4:	4b24      	ldr	r3, [pc, #144]	; (8002568 <MX_CAN1_Init+0xc0>)
 80024d6:	2200      	movs	r2, #0
 80024d8:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80024da:	4b23      	ldr	r3, [pc, #140]	; (8002568 <MX_CAN1_Init+0xc0>)
 80024dc:	2200      	movs	r2, #0
 80024de:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80024e0:	4b21      	ldr	r3, [pc, #132]	; (8002568 <MX_CAN1_Init+0xc0>)
 80024e2:	2200      	movs	r2, #0
 80024e4:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80024e6:	4b20      	ldr	r3, [pc, #128]	; (8002568 <MX_CAN1_Init+0xc0>)
 80024e8:	2200      	movs	r2, #0
 80024ea:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80024ec:	4b1e      	ldr	r3, [pc, #120]	; (8002568 <MX_CAN1_Init+0xc0>)
 80024ee:	2200      	movs	r2, #0
 80024f0:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80024f2:	4b1d      	ldr	r3, [pc, #116]	; (8002568 <MX_CAN1_Init+0xc0>)
 80024f4:	2200      	movs	r2, #0
 80024f6:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80024f8:	481b      	ldr	r0, [pc, #108]	; (8002568 <MX_CAN1_Init+0xc0>)
 80024fa:	f002 f81d 	bl	8004538 <HAL_CAN_Init>
 80024fe:	4603      	mov	r3, r0
 8002500:	2b00      	cmp	r3, #0
 8002502:	d001      	beq.n	8002508 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8002504:	f001 f956 	bl	80037b4 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */
	// Starte CAN Bus
	if((HAL_CAN_Start(&hcan1)) != HAL_OK)
 8002508:	4817      	ldr	r0, [pc, #92]	; (8002568 <MX_CAN1_Init+0xc0>)
 800250a:	f002 f9fd 	bl	8004908 <HAL_CAN_Start>
 800250e:	4603      	mov	r3, r0
 8002510:	2b00      	cmp	r3, #0
 8002512:	d001      	beq.n	8002518 <MX_CAN1_Init+0x70>
	{
		// Fehler beim Starten des CAN-Busses
		Error_Handler();
 8002514:	f001 f94e 	bl	80037b4 <Error_Handler>
	}

	// Filter Bank initialisieren um Daten zu empfangen
	// Akzeptiere alle CAN-Pakete
	sFilterConfig.FilterBank = 0;
 8002518:	4b15      	ldr	r3, [pc, #84]	; (8002570 <MX_CAN1_Init+0xc8>)
 800251a:	2200      	movs	r2, #0
 800251c:	615a      	str	r2, [r3, #20]
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 800251e:	4b14      	ldr	r3, [pc, #80]	; (8002570 <MX_CAN1_Init+0xc8>)
 8002520:	2200      	movs	r2, #0
 8002522:	619a      	str	r2, [r3, #24]
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8002524:	4b12      	ldr	r3, [pc, #72]	; (8002570 <MX_CAN1_Init+0xc8>)
 8002526:	2201      	movs	r2, #1
 8002528:	61da      	str	r2, [r3, #28]
	sFilterConfig.FilterIdHigh = 0x07FF << 5;
 800252a:	4b11      	ldr	r3, [pc, #68]	; (8002570 <MX_CAN1_Init+0xc8>)
 800252c:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 8002530:	601a      	str	r2, [r3, #0]
	sFilterConfig.FilterIdLow = 0x0;
 8002532:	4b0f      	ldr	r3, [pc, #60]	; (8002570 <MX_CAN1_Init+0xc8>)
 8002534:	2200      	movs	r2, #0
 8002536:	605a      	str	r2, [r3, #4]
	sFilterConfig.FilterMaskIdHigh = 0x0FFF << 5;
 8002538:	4b0d      	ldr	r3, [pc, #52]	; (8002570 <MX_CAN1_Init+0xc8>)
 800253a:	4a0e      	ldr	r2, [pc, #56]	; (8002574 <MX_CAN1_Init+0xcc>)
 800253c:	609a      	str	r2, [r3, #8]
	sFilterConfig.FilterMaskIdLow = 0x0;
 800253e:	4b0c      	ldr	r3, [pc, #48]	; (8002570 <MX_CAN1_Init+0xc8>)
 8002540:	2200      	movs	r2, #0
 8002542:	60da      	str	r2, [r3, #12]
	sFilterConfig.FilterFIFOAssignment = 0;
 8002544:	4b0a      	ldr	r3, [pc, #40]	; (8002570 <MX_CAN1_Init+0xc8>)
 8002546:	2200      	movs	r2, #0
 8002548:	611a      	str	r2, [r3, #16]
	sFilterConfig.FilterActivation = ENABLE;
 800254a:	4b09      	ldr	r3, [pc, #36]	; (8002570 <MX_CAN1_Init+0xc8>)
 800254c:	2201      	movs	r2, #1
 800254e:	621a      	str	r2, [r3, #32]

	// Filter Bank schreiben
	if((HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig)) != HAL_OK)
 8002550:	4907      	ldr	r1, [pc, #28]	; (8002570 <MX_CAN1_Init+0xc8>)
 8002552:	4805      	ldr	r0, [pc, #20]	; (8002568 <MX_CAN1_Init+0xc0>)
 8002554:	f002 f8ec 	bl	8004730 <HAL_CAN_ConfigFilter>
 8002558:	4603      	mov	r3, r0
 800255a:	2b00      	cmp	r3, #0
 800255c:	d001      	beq.n	8002562 <MX_CAN1_Init+0xba>
	{
		// Fehler beim konfigurieren der Filterbank fuer den CAN-Bus
		Error_Handler();
 800255e:	f001 f929 	bl	80037b4 <Error_Handler>
	}

  /* USER CODE END CAN1_Init 2 */

}
 8002562:	bf00      	nop
 8002564:	bd80      	pop	{r7, pc}
 8002566:	bf00      	nop
 8002568:	200001b0 	.word	0x200001b0
 800256c:	40006400 	.word	0x40006400
 8002570:	20000188 	.word	0x20000188
 8002574:	0001ffe0 	.word	0x0001ffe0

08002578 <MX_CAN2_Init>:
/* CAN2 init function */
void MX_CAN2_Init(void)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 800257c:	4b2d      	ldr	r3, [pc, #180]	; (8002634 <MX_CAN2_Init+0xbc>)
 800257e:	4a2e      	ldr	r2, [pc, #184]	; (8002638 <MX_CAN2_Init+0xc0>)
 8002580:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 30;
 8002582:	4b2c      	ldr	r3, [pc, #176]	; (8002634 <MX_CAN2_Init+0xbc>)
 8002584:	221e      	movs	r2, #30
 8002586:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8002588:	4b2a      	ldr	r3, [pc, #168]	; (8002634 <MX_CAN2_Init+0xbc>)
 800258a:	2200      	movs	r2, #0
 800258c:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800258e:	4b29      	ldr	r3, [pc, #164]	; (8002634 <MX_CAN2_Init+0xbc>)
 8002590:	2200      	movs	r2, #0
 8002592:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_15TQ;
 8002594:	4b27      	ldr	r3, [pc, #156]	; (8002634 <MX_CAN2_Init+0xbc>)
 8002596:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800259a:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_2TQ;
 800259c:	4b25      	ldr	r3, [pc, #148]	; (8002634 <MX_CAN2_Init+0xbc>)
 800259e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80025a2:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 80025a4:	4b23      	ldr	r3, [pc, #140]	; (8002634 <MX_CAN2_Init+0xbc>)
 80025a6:	2200      	movs	r2, #0
 80025a8:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 80025aa:	4b22      	ldr	r3, [pc, #136]	; (8002634 <MX_CAN2_Init+0xbc>)
 80025ac:	2200      	movs	r2, #0
 80025ae:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 80025b0:	4b20      	ldr	r3, [pc, #128]	; (8002634 <MX_CAN2_Init+0xbc>)
 80025b2:	2200      	movs	r2, #0
 80025b4:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = ENABLE;
 80025b6:	4b1f      	ldr	r3, [pc, #124]	; (8002634 <MX_CAN2_Init+0xbc>)
 80025b8:	2201      	movs	r2, #1
 80025ba:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 80025bc:	4b1d      	ldr	r3, [pc, #116]	; (8002634 <MX_CAN2_Init+0xbc>)
 80025be:	2200      	movs	r2, #0
 80025c0:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 80025c2:	4b1c      	ldr	r3, [pc, #112]	; (8002634 <MX_CAN2_Init+0xbc>)
 80025c4:	2200      	movs	r2, #0
 80025c6:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 80025c8:	481a      	ldr	r0, [pc, #104]	; (8002634 <MX_CAN2_Init+0xbc>)
 80025ca:	f001 ffb5 	bl	8004538 <HAL_CAN_Init>
 80025ce:	4603      	mov	r3, r0
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d001      	beq.n	80025d8 <MX_CAN2_Init+0x60>
  {
    Error_Handler();
 80025d4:	f001 f8ee 	bl	80037b4 <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */
	// Starte CAN Bus
	if((HAL_CAN_Start(&hcan2)) != HAL_OK)
 80025d8:	4816      	ldr	r0, [pc, #88]	; (8002634 <MX_CAN2_Init+0xbc>)
 80025da:	f002 f995 	bl	8004908 <HAL_CAN_Start>
 80025de:	4603      	mov	r3, r0
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d001      	beq.n	80025e8 <MX_CAN2_Init+0x70>
	{
		// Fehler beim Starten des CAN-Busses
		Error_Handler();
 80025e4:	f001 f8e6 	bl	80037b4 <Error_Handler>
	}

	// Filter Bank initialisieren um Daten zu empfangen
	// Akzeptiere alle CAN-Pakete
	sFilterConfig.FilterBank = 14;
 80025e8:	4b14      	ldr	r3, [pc, #80]	; (800263c <MX_CAN2_Init+0xc4>)
 80025ea:	220e      	movs	r2, #14
 80025ec:	615a      	str	r2, [r3, #20]
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 80025ee:	4b13      	ldr	r3, [pc, #76]	; (800263c <MX_CAN2_Init+0xc4>)
 80025f0:	2200      	movs	r2, #0
 80025f2:	619a      	str	r2, [r3, #24]
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80025f4:	4b11      	ldr	r3, [pc, #68]	; (800263c <MX_CAN2_Init+0xc4>)
 80025f6:	2201      	movs	r2, #1
 80025f8:	61da      	str	r2, [r3, #28]
	sFilterConfig.FilterIdHigh = 0x0 << 5;
 80025fa:	4b10      	ldr	r3, [pc, #64]	; (800263c <MX_CAN2_Init+0xc4>)
 80025fc:	2200      	movs	r2, #0
 80025fe:	601a      	str	r2, [r3, #0]
	sFilterConfig.FilterIdLow = 0x0;
 8002600:	4b0e      	ldr	r3, [pc, #56]	; (800263c <MX_CAN2_Init+0xc4>)
 8002602:	2200      	movs	r2, #0
 8002604:	605a      	str	r2, [r3, #4]
	sFilterConfig.FilterMaskIdHigh = 0x0 << 5;
 8002606:	4b0d      	ldr	r3, [pc, #52]	; (800263c <MX_CAN2_Init+0xc4>)
 8002608:	2200      	movs	r2, #0
 800260a:	609a      	str	r2, [r3, #8]
	sFilterConfig.FilterMaskIdLow = 0x0;
 800260c:	4b0b      	ldr	r3, [pc, #44]	; (800263c <MX_CAN2_Init+0xc4>)
 800260e:	2200      	movs	r2, #0
 8002610:	60da      	str	r2, [r3, #12]
	sFilterConfig.FilterFIFOAssignment = 0;
 8002612:	4b0a      	ldr	r3, [pc, #40]	; (800263c <MX_CAN2_Init+0xc4>)
 8002614:	2200      	movs	r2, #0
 8002616:	611a      	str	r2, [r3, #16]
	sFilterConfig.FilterActivation = ENABLE;
 8002618:	4b08      	ldr	r3, [pc, #32]	; (800263c <MX_CAN2_Init+0xc4>)
 800261a:	2201      	movs	r2, #1
 800261c:	621a      	str	r2, [r3, #32]

	// Filter Bank schreiben
	if((HAL_CAN_ConfigFilter(&hcan2, &sFilterConfig)) != HAL_OK)
 800261e:	4907      	ldr	r1, [pc, #28]	; (800263c <MX_CAN2_Init+0xc4>)
 8002620:	4804      	ldr	r0, [pc, #16]	; (8002634 <MX_CAN2_Init+0xbc>)
 8002622:	f002 f885 	bl	8004730 <HAL_CAN_ConfigFilter>
 8002626:	4603      	mov	r3, r0
 8002628:	2b00      	cmp	r3, #0
 800262a:	d001      	beq.n	8002630 <MX_CAN2_Init+0xb8>
	{
		// Fehler beim konfigurieren der Filterbank fuer den CAN-Bus
		Error_Handler();
 800262c:	f001 f8c2 	bl	80037b4 <Error_Handler>
	}

  /* USER CODE END CAN2_Init 2 */

}
 8002630:	bf00      	nop
 8002632:	bd80      	pop	{r7, pc}
 8002634:	200001d8 	.word	0x200001d8
 8002638:	40006800 	.word	0x40006800
 800263c:	20000188 	.word	0x20000188

08002640 <MX_CAN3_Init>:
/* CAN3 init function */
void MX_CAN3_Init(void)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	af00      	add	r7, sp, #0
  /* USER CODE END CAN3_Init 0 */

  /* USER CODE BEGIN CAN3_Init 1 */

  /* USER CODE END CAN3_Init 1 */
  hcan3.Instance = CAN3;
 8002644:	4b33      	ldr	r3, [pc, #204]	; (8002714 <MX_CAN3_Init+0xd4>)
 8002646:	4a34      	ldr	r2, [pc, #208]	; (8002718 <MX_CAN3_Init+0xd8>)
 8002648:	601a      	str	r2, [r3, #0]
  hcan3.Init.Prescaler = 6;
 800264a:	4b32      	ldr	r3, [pc, #200]	; (8002714 <MX_CAN3_Init+0xd4>)
 800264c:	2206      	movs	r2, #6
 800264e:	605a      	str	r2, [r3, #4]
  hcan3.Init.Mode = CAN_MODE_NORMAL;
 8002650:	4b30      	ldr	r3, [pc, #192]	; (8002714 <MX_CAN3_Init+0xd4>)
 8002652:	2200      	movs	r2, #0
 8002654:	609a      	str	r2, [r3, #8]
  hcan3.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8002656:	4b2f      	ldr	r3, [pc, #188]	; (8002714 <MX_CAN3_Init+0xd4>)
 8002658:	2200      	movs	r2, #0
 800265a:	60da      	str	r2, [r3, #12]
  hcan3.Init.TimeSeg1 = CAN_BS1_15TQ;
 800265c:	4b2d      	ldr	r3, [pc, #180]	; (8002714 <MX_CAN3_Init+0xd4>)
 800265e:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8002662:	611a      	str	r2, [r3, #16]
  hcan3.Init.TimeSeg2 = CAN_BS2_2TQ;
 8002664:	4b2b      	ldr	r3, [pc, #172]	; (8002714 <MX_CAN3_Init+0xd4>)
 8002666:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800266a:	615a      	str	r2, [r3, #20]
  hcan3.Init.TimeTriggeredMode = DISABLE;
 800266c:	4b29      	ldr	r3, [pc, #164]	; (8002714 <MX_CAN3_Init+0xd4>)
 800266e:	2200      	movs	r2, #0
 8002670:	761a      	strb	r2, [r3, #24]
  hcan3.Init.AutoBusOff = DISABLE;
 8002672:	4b28      	ldr	r3, [pc, #160]	; (8002714 <MX_CAN3_Init+0xd4>)
 8002674:	2200      	movs	r2, #0
 8002676:	765a      	strb	r2, [r3, #25]
  hcan3.Init.AutoWakeUp = DISABLE;
 8002678:	4b26      	ldr	r3, [pc, #152]	; (8002714 <MX_CAN3_Init+0xd4>)
 800267a:	2200      	movs	r2, #0
 800267c:	769a      	strb	r2, [r3, #26]
  hcan3.Init.AutoRetransmission = DISABLE;
 800267e:	4b25      	ldr	r3, [pc, #148]	; (8002714 <MX_CAN3_Init+0xd4>)
 8002680:	2200      	movs	r2, #0
 8002682:	76da      	strb	r2, [r3, #27]
  hcan3.Init.ReceiveFifoLocked = DISABLE;
 8002684:	4b23      	ldr	r3, [pc, #140]	; (8002714 <MX_CAN3_Init+0xd4>)
 8002686:	2200      	movs	r2, #0
 8002688:	771a      	strb	r2, [r3, #28]
  hcan3.Init.TransmitFifoPriority = DISABLE;
 800268a:	4b22      	ldr	r3, [pc, #136]	; (8002714 <MX_CAN3_Init+0xd4>)
 800268c:	2200      	movs	r2, #0
 800268e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan3) != HAL_OK)
 8002690:	4820      	ldr	r0, [pc, #128]	; (8002714 <MX_CAN3_Init+0xd4>)
 8002692:	f001 ff51 	bl	8004538 <HAL_CAN_Init>
 8002696:	4603      	mov	r3, r0
 8002698:	2b00      	cmp	r3, #0
 800269a:	d001      	beq.n	80026a0 <MX_CAN3_Init+0x60>
  {
    Error_Handler();
 800269c:	f001 f88a 	bl	80037b4 <Error_Handler>
  }
  /* USER CODE BEGIN CAN3_Init 2 */
	// Starte CAN Bus
	if((HAL_CAN_Start(&hcan3)) != HAL_OK)
 80026a0:	481c      	ldr	r0, [pc, #112]	; (8002714 <MX_CAN3_Init+0xd4>)
 80026a2:	f002 f931 	bl	8004908 <HAL_CAN_Start>
 80026a6:	4603      	mov	r3, r0
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d001      	beq.n	80026b0 <MX_CAN3_Init+0x70>
	{
		// Fehler beim Starten des CAN-Busses
		Error_Handler();
 80026ac:	f001 f882 	bl	80037b4 <Error_Handler>
	}

	// Aktiviere Interrupts fuer CAN Bus
	if((HAL_CAN_ActivateNotification(&hcan3, CAN_IT_RX_FIFO0_FULL)) != HAL_OK)
 80026b0:	2104      	movs	r1, #4
 80026b2:	4818      	ldr	r0, [pc, #96]	; (8002714 <MX_CAN3_Init+0xd4>)
 80026b4:	f002 fb9a 	bl	8004dec <HAL_CAN_ActivateNotification>
 80026b8:	4603      	mov	r3, r0
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d001      	beq.n	80026c2 <MX_CAN3_Init+0x82>
	{
		// Fehler in der Initialisierung des CAN Interrupts
		Error_Handler();
 80026be:	f001 f879 	bl	80037b4 <Error_Handler>
	}

	// Filter Bank initialisieren um Daten zu empfangen
	// Akzeptiere alle CAN-Pakete
	sFilterConfig.FilterBank = 0;
 80026c2:	4b16      	ldr	r3, [pc, #88]	; (800271c <MX_CAN3_Init+0xdc>)
 80026c4:	2200      	movs	r2, #0
 80026c6:	615a      	str	r2, [r3, #20]
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 80026c8:	4b14      	ldr	r3, [pc, #80]	; (800271c <MX_CAN3_Init+0xdc>)
 80026ca:	2200      	movs	r2, #0
 80026cc:	619a      	str	r2, [r3, #24]
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80026ce:	4b13      	ldr	r3, [pc, #76]	; (800271c <MX_CAN3_Init+0xdc>)
 80026d0:	2201      	movs	r2, #1
 80026d2:	61da      	str	r2, [r3, #28]
	sFilterConfig.FilterIdHigh = 0x0111 << 5;
 80026d4:	4b11      	ldr	r3, [pc, #68]	; (800271c <MX_CAN3_Init+0xdc>)
 80026d6:	f242 2220 	movw	r2, #8736	; 0x2220
 80026da:	601a      	str	r2, [r3, #0]
	sFilterConfig.FilterIdLow = 0x0;
 80026dc:	4b0f      	ldr	r3, [pc, #60]	; (800271c <MX_CAN3_Init+0xdc>)
 80026de:	2200      	movs	r2, #0
 80026e0:	605a      	str	r2, [r3, #4]
	sFilterConfig.FilterMaskIdHigh = 0x0111 << 5;
 80026e2:	4b0e      	ldr	r3, [pc, #56]	; (800271c <MX_CAN3_Init+0xdc>)
 80026e4:	f242 2220 	movw	r2, #8736	; 0x2220
 80026e8:	609a      	str	r2, [r3, #8]
	sFilterConfig.FilterMaskIdLow = 0x0;
 80026ea:	4b0c      	ldr	r3, [pc, #48]	; (800271c <MX_CAN3_Init+0xdc>)
 80026ec:	2200      	movs	r2, #0
 80026ee:	60da      	str	r2, [r3, #12]
	sFilterConfig.FilterFIFOAssignment = 0;
 80026f0:	4b0a      	ldr	r3, [pc, #40]	; (800271c <MX_CAN3_Init+0xdc>)
 80026f2:	2200      	movs	r2, #0
 80026f4:	611a      	str	r2, [r3, #16]
	sFilterConfig.FilterActivation = ENABLE;
 80026f6:	4b09      	ldr	r3, [pc, #36]	; (800271c <MX_CAN3_Init+0xdc>)
 80026f8:	2201      	movs	r2, #1
 80026fa:	621a      	str	r2, [r3, #32]

	// Filter Bank schreiben
	if((HAL_CAN_ConfigFilter(&hcan3, &sFilterConfig)) != HAL_OK)
 80026fc:	4907      	ldr	r1, [pc, #28]	; (800271c <MX_CAN3_Init+0xdc>)
 80026fe:	4805      	ldr	r0, [pc, #20]	; (8002714 <MX_CAN3_Init+0xd4>)
 8002700:	f002 f816 	bl	8004730 <HAL_CAN_ConfigFilter>
 8002704:	4603      	mov	r3, r0
 8002706:	2b00      	cmp	r3, #0
 8002708:	d001      	beq.n	800270e <MX_CAN3_Init+0xce>
	{
		// Fehler beim konfigurieren der Filterbank fuer den CAN-Bus
		Error_Handler();
 800270a:	f001 f853 	bl	80037b4 <Error_Handler>
	}

  /* USER CODE END CAN3_Init 2 */

}
 800270e:	bf00      	nop
 8002710:	bd80      	pop	{r7, pc}
 8002712:	bf00      	nop
 8002714:	20000200 	.word	0x20000200
 8002718:	40003400 	.word	0x40003400
 800271c:	20000188 	.word	0x20000188

08002720 <HAL_CAN_MspInit>:

static uint32_t HAL_RCC_CAN1_CLK_ENABLED=0;

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b08e      	sub	sp, #56	; 0x38
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002728:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800272c:	2200      	movs	r2, #0
 800272e:	601a      	str	r2, [r3, #0]
 8002730:	605a      	str	r2, [r3, #4]
 8002732:	609a      	str	r2, [r3, #8]
 8002734:	60da      	str	r2, [r3, #12]
 8002736:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	4a58      	ldr	r2, [pc, #352]	; (80028a0 <HAL_CAN_MspInit+0x180>)
 800273e:	4293      	cmp	r3, r2
 8002740:	d131      	bne.n	80027a6 <HAL_CAN_MspInit+0x86>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 8002742:	4b58      	ldr	r3, [pc, #352]	; (80028a4 <HAL_CAN_MspInit+0x184>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	3301      	adds	r3, #1
 8002748:	4a56      	ldr	r2, [pc, #344]	; (80028a4 <HAL_CAN_MspInit+0x184>)
 800274a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 800274c:	4b55      	ldr	r3, [pc, #340]	; (80028a4 <HAL_CAN_MspInit+0x184>)
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	2b01      	cmp	r3, #1
 8002752:	d10b      	bne.n	800276c <HAL_CAN_MspInit+0x4c>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8002754:	4b54      	ldr	r3, [pc, #336]	; (80028a8 <HAL_CAN_MspInit+0x188>)
 8002756:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002758:	4a53      	ldr	r2, [pc, #332]	; (80028a8 <HAL_CAN_MspInit+0x188>)
 800275a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800275e:	6413      	str	r3, [r2, #64]	; 0x40
 8002760:	4b51      	ldr	r3, [pc, #324]	; (80028a8 <HAL_CAN_MspInit+0x188>)
 8002762:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002764:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002768:	623b      	str	r3, [r7, #32]
 800276a:	6a3b      	ldr	r3, [r7, #32]
    }

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800276c:	4b4e      	ldr	r3, [pc, #312]	; (80028a8 <HAL_CAN_MspInit+0x188>)
 800276e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002770:	4a4d      	ldr	r2, [pc, #308]	; (80028a8 <HAL_CAN_MspInit+0x188>)
 8002772:	f043 0308 	orr.w	r3, r3, #8
 8002776:	6313      	str	r3, [r2, #48]	; 0x30
 8002778:	4b4b      	ldr	r3, [pc, #300]	; (80028a8 <HAL_CAN_MspInit+0x188>)
 800277a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800277c:	f003 0308 	and.w	r3, r3, #8
 8002780:	61fb      	str	r3, [r7, #28]
 8002782:	69fb      	ldr	r3, [r7, #28]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002784:	2303      	movs	r3, #3
 8002786:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002788:	2302      	movs	r3, #2
 800278a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800278c:	2300      	movs	r3, #0
 800278e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002790:	2303      	movs	r3, #3
 8002792:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8002794:	2309      	movs	r3, #9
 8002796:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002798:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800279c:	4619      	mov	r1, r3
 800279e:	4843      	ldr	r0, [pc, #268]	; (80028ac <HAL_CAN_MspInit+0x18c>)
 80027a0:	f002 ff14 	bl	80055cc <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(CAN3_RX0_IRQn);
  /* USER CODE BEGIN CAN3_MspInit 1 */

  /* USER CODE END CAN3_MspInit 1 */
  }
}
 80027a4:	e078      	b.n	8002898 <HAL_CAN_MspInit+0x178>
  else if(canHandle->Instance==CAN2)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	4a41      	ldr	r2, [pc, #260]	; (80028b0 <HAL_CAN_MspInit+0x190>)
 80027ac:	4293      	cmp	r3, r2
 80027ae:	d13d      	bne.n	800282c <HAL_CAN_MspInit+0x10c>
    __HAL_RCC_CAN2_CLK_ENABLE();
 80027b0:	4b3d      	ldr	r3, [pc, #244]	; (80028a8 <HAL_CAN_MspInit+0x188>)
 80027b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027b4:	4a3c      	ldr	r2, [pc, #240]	; (80028a8 <HAL_CAN_MspInit+0x188>)
 80027b6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80027ba:	6413      	str	r3, [r2, #64]	; 0x40
 80027bc:	4b3a      	ldr	r3, [pc, #232]	; (80028a8 <HAL_CAN_MspInit+0x188>)
 80027be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027c0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80027c4:	61bb      	str	r3, [r7, #24]
 80027c6:	69bb      	ldr	r3, [r7, #24]
    HAL_RCC_CAN1_CLK_ENABLED++;
 80027c8:	4b36      	ldr	r3, [pc, #216]	; (80028a4 <HAL_CAN_MspInit+0x184>)
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	3301      	adds	r3, #1
 80027ce:	4a35      	ldr	r2, [pc, #212]	; (80028a4 <HAL_CAN_MspInit+0x184>)
 80027d0:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 80027d2:	4b34      	ldr	r3, [pc, #208]	; (80028a4 <HAL_CAN_MspInit+0x184>)
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	2b01      	cmp	r3, #1
 80027d8:	d10b      	bne.n	80027f2 <HAL_CAN_MspInit+0xd2>
      __HAL_RCC_CAN1_CLK_ENABLE();
 80027da:	4b33      	ldr	r3, [pc, #204]	; (80028a8 <HAL_CAN_MspInit+0x188>)
 80027dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027de:	4a32      	ldr	r2, [pc, #200]	; (80028a8 <HAL_CAN_MspInit+0x188>)
 80027e0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80027e4:	6413      	str	r3, [r2, #64]	; 0x40
 80027e6:	4b30      	ldr	r3, [pc, #192]	; (80028a8 <HAL_CAN_MspInit+0x188>)
 80027e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027ee:	617b      	str	r3, [r7, #20]
 80027f0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80027f2:	4b2d      	ldr	r3, [pc, #180]	; (80028a8 <HAL_CAN_MspInit+0x188>)
 80027f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027f6:	4a2c      	ldr	r2, [pc, #176]	; (80028a8 <HAL_CAN_MspInit+0x188>)
 80027f8:	f043 0302 	orr.w	r3, r3, #2
 80027fc:	6313      	str	r3, [r2, #48]	; 0x30
 80027fe:	4b2a      	ldr	r3, [pc, #168]	; (80028a8 <HAL_CAN_MspInit+0x188>)
 8002800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002802:	f003 0302 	and.w	r3, r3, #2
 8002806:	613b      	str	r3, [r7, #16]
 8002808:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800280a:	2360      	movs	r3, #96	; 0x60
 800280c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800280e:	2302      	movs	r3, #2
 8002810:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002812:	2300      	movs	r3, #0
 8002814:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002816:	2303      	movs	r3, #3
 8002818:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 800281a:	2309      	movs	r3, #9
 800281c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800281e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002822:	4619      	mov	r1, r3
 8002824:	4823      	ldr	r0, [pc, #140]	; (80028b4 <HAL_CAN_MspInit+0x194>)
 8002826:	f002 fed1 	bl	80055cc <HAL_GPIO_Init>
}
 800282a:	e035      	b.n	8002898 <HAL_CAN_MspInit+0x178>
  else if(canHandle->Instance==CAN3)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	4a21      	ldr	r2, [pc, #132]	; (80028b8 <HAL_CAN_MspInit+0x198>)
 8002832:	4293      	cmp	r3, r2
 8002834:	d130      	bne.n	8002898 <HAL_CAN_MspInit+0x178>
    __HAL_RCC_CAN3_CLK_ENABLE();
 8002836:	4b1c      	ldr	r3, [pc, #112]	; (80028a8 <HAL_CAN_MspInit+0x188>)
 8002838:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800283a:	4a1b      	ldr	r2, [pc, #108]	; (80028a8 <HAL_CAN_MspInit+0x188>)
 800283c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002840:	6413      	str	r3, [r2, #64]	; 0x40
 8002842:	4b19      	ldr	r3, [pc, #100]	; (80028a8 <HAL_CAN_MspInit+0x188>)
 8002844:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002846:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800284a:	60fb      	str	r3, [r7, #12]
 800284c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800284e:	4b16      	ldr	r3, [pc, #88]	; (80028a8 <HAL_CAN_MspInit+0x188>)
 8002850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002852:	4a15      	ldr	r2, [pc, #84]	; (80028a8 <HAL_CAN_MspInit+0x188>)
 8002854:	f043 0301 	orr.w	r3, r3, #1
 8002858:	6313      	str	r3, [r2, #48]	; 0x30
 800285a:	4b13      	ldr	r3, [pc, #76]	; (80028a8 <HAL_CAN_MspInit+0x188>)
 800285c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800285e:	f003 0301 	and.w	r3, r3, #1
 8002862:	60bb      	str	r3, [r7, #8]
 8002864:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ACAN_RX_Pin|ACAN_TX_Pin;
 8002866:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 800286a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800286c:	2302      	movs	r3, #2
 800286e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002870:	2300      	movs	r3, #0
 8002872:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002874:	2303      	movs	r3, #3
 8002876:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_CAN3;
 8002878:	230b      	movs	r3, #11
 800287a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800287c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002880:	4619      	mov	r1, r3
 8002882:	480e      	ldr	r0, [pc, #56]	; (80028bc <HAL_CAN_MspInit+0x19c>)
 8002884:	f002 fea2 	bl	80055cc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN3_RX0_IRQn, 0, 0);
 8002888:	2200      	movs	r2, #0
 800288a:	2100      	movs	r1, #0
 800288c:	2069      	movs	r0, #105	; 0x69
 800288e:	f002 fdd4 	bl	800543a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN3_RX0_IRQn);
 8002892:	2069      	movs	r0, #105	; 0x69
 8002894:	f002 fded 	bl	8005472 <HAL_NVIC_EnableIRQ>
}
 8002898:	bf00      	nop
 800289a:	3738      	adds	r7, #56	; 0x38
 800289c:	46bd      	mov	sp, r7
 800289e:	bd80      	pop	{r7, pc}
 80028a0:	40006400 	.word	0x40006400
 80028a4:	20000228 	.word	0x20000228
 80028a8:	40023800 	.word	0x40023800
 80028ac:	40020c00 	.word	0x40020c00
 80028b0:	40006800 	.word	0x40006800
 80028b4:	40020400 	.word	0x40020400
 80028b8:	40003400 	.word	0x40003400
 80028bc:	40020000 	.word	0x40020000

080028c0 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b08e      	sub	sp, #56	; 0x38
 80028c4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028c6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80028ca:	2200      	movs	r2, #0
 80028cc:	601a      	str	r2, [r3, #0]
 80028ce:	605a      	str	r2, [r3, #4]
 80028d0:	609a      	str	r2, [r3, #8]
 80028d2:	60da      	str	r2, [r3, #12]
 80028d4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80028d6:	4bb6      	ldr	r3, [pc, #728]	; (8002bb0 <MX_GPIO_Init+0x2f0>)
 80028d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028da:	4ab5      	ldr	r2, [pc, #724]	; (8002bb0 <MX_GPIO_Init+0x2f0>)
 80028dc:	f043 0310 	orr.w	r3, r3, #16
 80028e0:	6313      	str	r3, [r2, #48]	; 0x30
 80028e2:	4bb3      	ldr	r3, [pc, #716]	; (8002bb0 <MX_GPIO_Init+0x2f0>)
 80028e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028e6:	f003 0310 	and.w	r3, r3, #16
 80028ea:	623b      	str	r3, [r7, #32]
 80028ec:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80028ee:	4bb0      	ldr	r3, [pc, #704]	; (8002bb0 <MX_GPIO_Init+0x2f0>)
 80028f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028f2:	4aaf      	ldr	r2, [pc, #700]	; (8002bb0 <MX_GPIO_Init+0x2f0>)
 80028f4:	f043 0304 	orr.w	r3, r3, #4
 80028f8:	6313      	str	r3, [r2, #48]	; 0x30
 80028fa:	4bad      	ldr	r3, [pc, #692]	; (8002bb0 <MX_GPIO_Init+0x2f0>)
 80028fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028fe:	f003 0304 	and.w	r3, r3, #4
 8002902:	61fb      	str	r3, [r7, #28]
 8002904:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002906:	4baa      	ldr	r3, [pc, #680]	; (8002bb0 <MX_GPIO_Init+0x2f0>)
 8002908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800290a:	4aa9      	ldr	r2, [pc, #676]	; (8002bb0 <MX_GPIO_Init+0x2f0>)
 800290c:	f043 0320 	orr.w	r3, r3, #32
 8002910:	6313      	str	r3, [r2, #48]	; 0x30
 8002912:	4ba7      	ldr	r3, [pc, #668]	; (8002bb0 <MX_GPIO_Init+0x2f0>)
 8002914:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002916:	f003 0320 	and.w	r3, r3, #32
 800291a:	61bb      	str	r3, [r7, #24]
 800291c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800291e:	4ba4      	ldr	r3, [pc, #656]	; (8002bb0 <MX_GPIO_Init+0x2f0>)
 8002920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002922:	4aa3      	ldr	r2, [pc, #652]	; (8002bb0 <MX_GPIO_Init+0x2f0>)
 8002924:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002928:	6313      	str	r3, [r2, #48]	; 0x30
 800292a:	4ba1      	ldr	r3, [pc, #644]	; (8002bb0 <MX_GPIO_Init+0x2f0>)
 800292c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800292e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002932:	617b      	str	r3, [r7, #20]
 8002934:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002936:	4b9e      	ldr	r3, [pc, #632]	; (8002bb0 <MX_GPIO_Init+0x2f0>)
 8002938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800293a:	4a9d      	ldr	r2, [pc, #628]	; (8002bb0 <MX_GPIO_Init+0x2f0>)
 800293c:	f043 0301 	orr.w	r3, r3, #1
 8002940:	6313      	str	r3, [r2, #48]	; 0x30
 8002942:	4b9b      	ldr	r3, [pc, #620]	; (8002bb0 <MX_GPIO_Init+0x2f0>)
 8002944:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002946:	f003 0301 	and.w	r3, r3, #1
 800294a:	613b      	str	r3, [r7, #16]
 800294c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800294e:	4b98      	ldr	r3, [pc, #608]	; (8002bb0 <MX_GPIO_Init+0x2f0>)
 8002950:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002952:	4a97      	ldr	r2, [pc, #604]	; (8002bb0 <MX_GPIO_Init+0x2f0>)
 8002954:	f043 0302 	orr.w	r3, r3, #2
 8002958:	6313      	str	r3, [r2, #48]	; 0x30
 800295a:	4b95      	ldr	r3, [pc, #596]	; (8002bb0 <MX_GPIO_Init+0x2f0>)
 800295c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800295e:	f003 0302 	and.w	r3, r3, #2
 8002962:	60fb      	str	r3, [r7, #12]
 8002964:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002966:	4b92      	ldr	r3, [pc, #584]	; (8002bb0 <MX_GPIO_Init+0x2f0>)
 8002968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800296a:	4a91      	ldr	r2, [pc, #580]	; (8002bb0 <MX_GPIO_Init+0x2f0>)
 800296c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002970:	6313      	str	r3, [r2, #48]	; 0x30
 8002972:	4b8f      	ldr	r3, [pc, #572]	; (8002bb0 <MX_GPIO_Init+0x2f0>)
 8002974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002976:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800297a:	60bb      	str	r3, [r7, #8]
 800297c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800297e:	4b8c      	ldr	r3, [pc, #560]	; (8002bb0 <MX_GPIO_Init+0x2f0>)
 8002980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002982:	4a8b      	ldr	r2, [pc, #556]	; (8002bb0 <MX_GPIO_Init+0x2f0>)
 8002984:	f043 0308 	orr.w	r3, r3, #8
 8002988:	6313      	str	r3, [r2, #48]	; 0x30
 800298a:	4b89      	ldr	r3, [pc, #548]	; (8002bb0 <MX_GPIO_Init+0x2f0>)
 800298c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800298e:	f003 0308 	and.w	r3, r3, #8
 8002992:	607b      	str	r3, [r7, #4]
 8002994:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DIGITAL1_Pin|GLUEHKERZEN_Pin|MOTOR_SDC_OUT_Pin|HEATER1_Pin
 8002996:	2200      	movs	r2, #0
 8002998:	f248 0187 	movw	r1, #32903	; 0x8087
 800299c:	4885      	ldr	r0, [pc, #532]	; (8002bb4 <MX_GPIO_Init+0x2f4>)
 800299e:	f002 ffd9 	bl	8005954 <HAL_GPIO_WritePin>
                          |DIGITAL2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, POWER_ON_Pin|WS2812_Pin, GPIO_PIN_RESET);
 80029a2:	2200      	movs	r2, #0
 80029a4:	f242 0108 	movw	r1, #8200	; 0x2008
 80029a8:	4883      	ldr	r0, [pc, #524]	; (8002bb8 <MX_GPIO_Init+0x2f8>)
 80029aa:	f002 ffd3 	bl	8005954 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, OELDRUCK_Pin|BC_DOWN_OUT_Pin|BC_UP_OUT_Pin|BC_RESET_OUT_Pin
 80029ae:	2200      	movs	r2, #0
 80029b0:	f24f 013c 	movw	r1, #61500	; 0xf03c
 80029b4:	4881      	ldr	r0, [pc, #516]	; (8002bbc <MX_GPIO_Init+0x2fc>)
 80029b6:	f002 ffcd 	bl	8005954 <HAL_GPIO_WritePin>
                          |BAMOCAR_OUT1_Pin|BAMOCAR_OUT2_Pin|J317_Pin|DCDC_ENABLE_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RED_LED_Pin|F54_Pin|F18_Pin|KLIMA_OUT_Pin
 80029ba:	2200      	movs	r2, #0
 80029bc:	f647 0194 	movw	r1, #30868	; 0x7894
 80029c0:	487f      	ldr	r0, [pc, #508]	; (8002bc0 <MX_GPIO_Init+0x300>)
 80029c2:	f002 ffc7 	bl	8005954 <HAL_GPIO_WritePin>
                          |GREEN_LED_Pin|HEATER2_Pin|BLUE_LED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, BREMSLICHT_Pin|RUECKFAHRLICHT_Pin|KLIMA_PWM_Pin|ANHAENGER_Pin
 80029c6:	2200      	movs	r2, #0
 80029c8:	f64e 2188 	movw	r1, #60040	; 0xea88
 80029cc:	487d      	ldr	r0, [pc, #500]	; (8002bc4 <MX_GPIO_Init+0x304>)
 80029ce:	f002 ffc1 	bl	8005954 <HAL_GPIO_WritePin>
                          |RESERVE_OUT_Pin|LADELEUCHTE_Pin|RUECKWARNUNG_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, BUZZER_Pin|GENERATOR_LED_Pin|WISCHWARNUNG_Pin|BREMSWARNUNG_Pin
 80029d2:	2200      	movs	r2, #0
 80029d4:	f64e 610c 	movw	r1, #60940	; 0xee0c
 80029d8:	487b      	ldr	r0, [pc, #492]	; (8002bc8 <MX_GPIO_Init+0x308>)
 80029da:	f002 ffbb 	bl	8005954 <HAL_GPIO_WritePin>
                          |PUMPE_BREMSE_Pin|PUMPE_KUEHLUNG_Pin|FAN2_Pin|FAN1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OELSTAND_TEMP_GPIO_Port, OELSTAND_TEMP_Pin, GPIO_PIN_RESET);
 80029de:	2200      	movs	r2, #0
 80029e0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80029e4:	4879      	ldr	r0, [pc, #484]	; (8002bcc <MX_GPIO_Init+0x30c>)
 80029e6:	f002 ffb5 	bl	8005954 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin */
  GPIO_InitStruct.Pin = DIGITAL1_Pin|GLUEHKERZEN_Pin|MOTOR_SDC_OUT_Pin|HEATER1_Pin
 80029ea:	f248 0387 	movw	r3, #32903	; 0x8087
 80029ee:	627b      	str	r3, [r7, #36]	; 0x24
                          |DIGITAL2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029f0:	2301      	movs	r3, #1
 80029f2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029f4:	2300      	movs	r3, #0
 80029f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029f8:	2300      	movs	r3, #0
 80029fa:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80029fc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002a00:	4619      	mov	r1, r3
 8002a02:	486c      	ldr	r0, [pc, #432]	; (8002bb4 <MX_GPIO_Init+0x2f4>)
 8002a04:	f002 fde2 	bl	80055cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin PEPin PEPin PEPin
                           PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = ECO_Pin|BC_DOWN_IN_Pin|DURCHFLUSS_Pin|BUTTON2_Pin
 8002a08:	f647 7378 	movw	r3, #32632	; 0x7f78
 8002a0c:	627b      	str	r3, [r7, #36]	; 0x24
                          |KICKDOWN_Pin|LEERLAUF_Pin|KUPPLUNG_NO_Pin|BREMSE_NC_Pin
                          |BREMSE_NO_Pin|SENSE_SDC_AKKU_Pin|SENSE_SDC_0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a0e:	2300      	movs	r3, #0
 8002a10:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a12:	2300      	movs	r3, #0
 8002a14:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002a16:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002a1a:	4619      	mov	r1, r3
 8002a1c:	4865      	ldr	r0, [pc, #404]	; (8002bb4 <MX_GPIO_Init+0x2f4>)
 8002a1e:	f002 fdd5 	bl	80055cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = POWER_ON_Pin;
 8002a22:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002a26:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a28:	2301      	movs	r3, #1
 8002a2a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a30:	2300      	movs	r3, #0
 8002a32:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(POWER_ON_GPIO_Port, &GPIO_InitStruct);
 8002a34:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002a38:	4619      	mov	r1, r3
 8002a3a:	485f      	ldr	r0, [pc, #380]	; (8002bb8 <MX_GPIO_Init+0x2f8>)
 8002a3c:	f002 fdc6 	bl	80055cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PC14 PC15 PC0 PC1
                           PC2 PCPin PCPin PCPin
                           PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
 8002a40:	f64d 7347 	movw	r3, #57159	; 0xdf47
 8002a44:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_2|SD_SW_Pin|SD_D0_Pin|SD_D1_Pin
                          |SD_D2_Pin|SD_D3_Pin|SD_SCK_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002a46:	2303      	movs	r3, #3
 8002a48:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a4e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002a52:	4619      	mov	r1, r3
 8002a54:	4858      	ldr	r0, [pc, #352]	; (8002bb8 <MX_GPIO_Init+0x2f8>)
 8002a56:	f002 fdb9 	bl	80055cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin PFPin */
  GPIO_InitStruct.Pin = BUTTON1_Pin|ECON_Pin|RECUPERATION_Pin;
 8002a5a:	f640 0303 	movw	r3, #2051	; 0x803
 8002a5e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a60:	2300      	movs	r3, #0
 8002a62:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a64:	2300      	movs	r3, #0
 8002a66:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002a68:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002a6c:	4619      	mov	r1, r3
 8002a6e:	4853      	ldr	r0, [pc, #332]	; (8002bbc <MX_GPIO_Init+0x2fc>)
 8002a70:	f002 fdac 	bl	80055cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin PFPin PFPin
                           PFPin PFPin PFPin PFPin */
  GPIO_InitStruct.Pin = OELDRUCK_Pin|BC_DOWN_OUT_Pin|BC_UP_OUT_Pin|BC_RESET_OUT_Pin
 8002a74:	f24f 033c 	movw	r3, #61500	; 0xf03c
 8002a78:	627b      	str	r3, [r7, #36]	; 0x24
                          |BAMOCAR_OUT1_Pin|BAMOCAR_OUT2_Pin|J317_Pin|DCDC_ENABLE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a7a:	2301      	movs	r3, #1
 8002a7c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a7e:	2300      	movs	r3, #0
 8002a80:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a82:	2300      	movs	r3, #0
 8002a84:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002a86:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002a8a:	4619      	mov	r1, r3
 8002a8c:	484b      	ldr	r0, [pc, #300]	; (8002bbc <MX_GPIO_Init+0x2fc>)
 8002a8e:	f002 fd9d 	bl	80055cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin PFPin PFPin
                           PF10 */
  GPIO_InitStruct.Pin = SPI5_CS_Pin|SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin
 8002a92:	f44f 63f8 	mov.w	r3, #1984	; 0x7c0
 8002a96:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002a98:	2303      	movs	r3, #3
 8002a9a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002aa0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002aa4:	4619      	mov	r1, r3
 8002aa6:	4845      	ldr	r0, [pc, #276]	; (8002bbc <MX_GPIO_Init+0x2fc>)
 8002aa8:	f002 fd90 	bl	80055cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = WS2812_Pin;
 8002aac:	2308      	movs	r3, #8
 8002aae:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ab0:	2301      	movs	r3, #1
 8002ab2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002ab8:	2302      	movs	r3, #2
 8002aba:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(WS2812_GPIO_Port, &GPIO_InitStruct);
 8002abc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002ac0:	4619      	mov	r1, r3
 8002ac2:	483d      	ldr	r0, [pc, #244]	; (8002bb8 <MX_GPIO_Init+0x2f8>)
 8002ac4:	f002 fd82 	bl	80055cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin PAPin */
  GPIO_InitStruct.Pin = CRASH_Pin|EMERGENCY_RUN_Pin|HW_WAKE_Pin|OUTA_Pin
 8002ac8:	f640 6307 	movw	r3, #3591	; 0xe07
 8002acc:	627b      	str	r3, [r7, #36]	; 0x24
                          |OUTB_Pin|BC_UP_IN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002ace:	2300      	movs	r3, #0
 8002ad0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ad6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002ada:	4619      	mov	r1, r3
 8002adc:	483b      	ldr	r0, [pc, #236]	; (8002bcc <MX_GPIO_Init+0x30c>)
 8002ade:	f002 fd75 	bl	80055cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = RED_LED_Pin|F54_Pin|F18_Pin|KLIMA_OUT_Pin
 8002ae2:	f647 0394 	movw	r3, #30868	; 0x7894
 8002ae6:	627b      	str	r3, [r7, #36]	; 0x24
                          |GREEN_LED_Pin|HEATER2_Pin|BLUE_LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ae8:	2301      	movs	r3, #1
 8002aea:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aec:	2300      	movs	r3, #0
 8002aee:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002af0:	2300      	movs	r3, #0
 8002af2:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002af4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002af8:	4619      	mov	r1, r3
 8002afa:	4831      	ldr	r0, [pc, #196]	; (8002bc0 <MX_GPIO_Init+0x300>)
 8002afc:	f002 fd66 	bl	80055cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin PGPin
                           PGPin PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = DCDC_INSTRUCTION_Pin|DCDC_FAULT_Pin|ASR_IN1_Pin|GRA1_Pin
 8002b00:	f241 13f3 	movw	r3, #4595	; 0x11f3
 8002b04:	627b      	str	r3, [r7, #36]	; 0x24
                          |GRA2_Pin|GRA3_Pin|GRA4_Pin|BC_RESET_IN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002b06:	2300      	movs	r3, #0
 8002b08:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002b0e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b12:	4619      	mov	r1, r3
 8002b14:	482c      	ldr	r0, [pc, #176]	; (8002bc8 <MX_GPIO_Init+0x308>)
 8002b16:	f002 fd59 	bl	80055cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = SENSE_SDC_BTB_Pin|BAMOCAR_IN2_Pin;
 8002b1a:	f44f 4304 	mov.w	r3, #33792	; 0x8400
 8002b1e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002b20:	2300      	movs	r3, #0
 8002b22:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b24:	2300      	movs	r3, #0
 8002b26:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b28:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b2c:	4619      	mov	r1, r3
 8002b2e:	4824      	ldr	r0, [pc, #144]	; (8002bc0 <MX_GPIO_Init+0x300>)
 8002b30:	f002 fd4c 	bl	80055cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = KL15_Pin|ANLASSER_Pin|BAMOCAR_IN1_Pin|ASR_IN2_Pin;
 8002b34:	f241 5310 	movw	r3, #5392	; 0x1510
 8002b38:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b3e:	2300      	movs	r3, #0
 8002b40:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002b42:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b46:	4619      	mov	r1, r3
 8002b48:	481e      	ldr	r0, [pc, #120]	; (8002bc4 <MX_GPIO_Init+0x304>)
 8002b4a:	f002 fd3f 	bl	80055cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin
                           PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = BREMSLICHT_Pin|RUECKFAHRLICHT_Pin|KLIMA_PWM_Pin|ANHAENGER_Pin
 8002b4e:	f64e 2388 	movw	r3, #60040	; 0xea88
 8002b52:	627b      	str	r3, [r7, #36]	; 0x24
                          |RESERVE_OUT_Pin|LADELEUCHTE_Pin|RUECKWARNUNG_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b54:	2301      	movs	r3, #1
 8002b56:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b58:	2300      	movs	r3, #0
 8002b5a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002b60:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b64:	4619      	mov	r1, r3
 8002b66:	4817      	ldr	r0, [pc, #92]	; (8002bc4 <MX_GPIO_Init+0x304>)
 8002b68:	f002 fd30 	bl	80055cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin PGPin
                           PGPin PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = BUZZER_Pin|GENERATOR_LED_Pin|WISCHWARNUNG_Pin|BREMSWARNUNG_Pin
 8002b6c:	f64e 630c 	movw	r3, #60940	; 0xee0c
 8002b70:	627b      	str	r3, [r7, #36]	; 0x24
                          |PUMPE_BREMSE_Pin|PUMPE_KUEHLUNG_Pin|FAN2_Pin|FAN1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b72:	2301      	movs	r3, #1
 8002b74:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b76:	2300      	movs	r3, #0
 8002b78:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002b7e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b82:	4619      	mov	r1, r3
 8002b84:	4810      	ldr	r0, [pc, #64]	; (8002bc8 <MX_GPIO_Init+0x308>)
 8002b86:	f002 fd21 	bl	80055cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ENTER_Pin;
 8002b8a:	2380      	movs	r3, #128	; 0x80
 8002b8c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002b8e:	2300      	movs	r3, #0
 8002b90:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b92:	2300      	movs	r3, #0
 8002b94:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(ENTER_GPIO_Port, &GPIO_InitStruct);
 8002b96:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b9a:	4619      	mov	r1, r3
 8002b9c:	4806      	ldr	r0, [pc, #24]	; (8002bb8 <MX_GPIO_Init+0x2f8>)
 8002b9e:	f002 fd15 	bl	80055cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OELSTAND_TEMP_Pin;
 8002ba2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002ba6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ba8:	2301      	movs	r3, #1
 8002baa:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bac:	2300      	movs	r3, #0
 8002bae:	e00f      	b.n	8002bd0 <MX_GPIO_Init+0x310>
 8002bb0:	40023800 	.word	0x40023800
 8002bb4:	40021000 	.word	0x40021000
 8002bb8:	40020800 	.word	0x40020800
 8002bbc:	40021400 	.word	0x40021400
 8002bc0:	40020400 	.word	0x40020400
 8002bc4:	40020c00 	.word	0x40020c00
 8002bc8:	40021800 	.word	0x40021800
 8002bcc:	40020000 	.word	0x40020000
 8002bd0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(OELSTAND_TEMP_GPIO_Port, &GPIO_InitStruct);
 8002bd6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002bda:	4619      	mov	r1, r3
 8002bdc:	480f      	ldr	r0, [pc, #60]	; (8002c1c <MX_GPIO_Init+0x35c>)
 8002bde:	f002 fcf5 	bl	80055cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SD_CMD_Pin;
 8002be2:	2304      	movs	r3, #4
 8002be4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002be6:	2303      	movs	r3, #3
 8002be8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bea:	2300      	movs	r3, #0
 8002bec:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(SD_CMD_GPIO_Port, &GPIO_InitStruct);
 8002bee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002bf2:	4619      	mov	r1, r3
 8002bf4:	480a      	ldr	r0, [pc, #40]	; (8002c20 <MX_GPIO_Init+0x360>)
 8002bf6:	f002 fce9 	bl	80055cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 8002bfa:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002bfe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002c00:	2303      	movs	r3, #3
 8002c02:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c04:	2300      	movs	r3, #0
 8002c06:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c08:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c0c:	4619      	mov	r1, r3
 8002c0e:	4805      	ldr	r0, [pc, #20]	; (8002c24 <MX_GPIO_Init+0x364>)
 8002c10:	f002 fcdc 	bl	80055cc <HAL_GPIO_Init>

}
 8002c14:	bf00      	nop
 8002c16:	3738      	adds	r7, #56	; 0x38
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	bd80      	pop	{r7, pc}
 8002c1c:	40020000 	.word	0x40020000
 8002c20:	40020c00 	.word	0x40020c00
 8002c24:	40020400 	.word	0x40020400

08002c28 <__NVIC_SystemReset>:
{
 8002c28:	b480      	push	{r7}
 8002c2a:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002c2c:	f3bf 8f4f 	dsb	sy
}
 8002c30:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8002c32:	4b06      	ldr	r3, [pc, #24]	; (8002c4c <__NVIC_SystemReset+0x24>)
 8002c34:	68db      	ldr	r3, [r3, #12]
 8002c36:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8002c3a:	4904      	ldr	r1, [pc, #16]	; (8002c4c <__NVIC_SystemReset+0x24>)
 8002c3c:	4b04      	ldr	r3, [pc, #16]	; (8002c50 <__NVIC_SystemReset+0x28>)
 8002c3e:	4313      	orrs	r3, r2
 8002c40:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8002c42:	f3bf 8f4f 	dsb	sy
}
 8002c46:	bf00      	nop
    __NOP();
 8002c48:	bf00      	nop
 8002c4a:	e7fd      	b.n	8002c48 <__NVIC_SystemReset+0x20>
 8002c4c:	e000ed00 	.word	0xe000ed00
 8002c50:	05fa0004 	.word	0x05fa0004

08002c54 <ITM_SendChar>:
{
 8002c54:	b480      	push	{r7}
 8002c56:	b083      	sub	sp, #12
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8002c5c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8002c60:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8002c64:	f003 0301 	and.w	r3, r3, #1
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d013      	beq.n	8002c94 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8002c6c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8002c70:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8002c74:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d00b      	beq.n	8002c94 <ITM_SendChar+0x40>
    while (ITM->PORT[0U].u32 == 0UL)
 8002c7c:	e000      	b.n	8002c80 <ITM_SendChar+0x2c>
      __NOP();
 8002c7e:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8002c80:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d0f9      	beq.n	8002c7e <ITM_SendChar+0x2a>
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8002c8a:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8002c8e:	687a      	ldr	r2, [r7, #4]
 8002c90:	b2d2      	uxtb	r2, r2
 8002c92:	701a      	strb	r2, [r3, #0]
  return (ch);
 8002c94:	687b      	ldr	r3, [r7, #4]
}
 8002c96:	4618      	mov	r0, r3
 8002c98:	370c      	adds	r7, #12
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca0:	4770      	bx	lr

08002ca2 <startComms>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void startComms(void)
{
 8002ca2:	b580      	push	{r7, lr}
 8002ca4:	af00      	add	r7, sp, #0
   // Start DIS Comms
    initDIS();
 8002ca6:	f7fd ff81 	bl	8000bac <initDIS>
    claimScreen();
 8002caa:	f7fe f883 	bl	8000db4 <claimScreen>
    drawFrame();
 8002cae:	f7fe f8e1 	bl	8000e74 <drawFrame>
}
 8002cb2:	bf00      	nop
 8002cb4:	bd80      	pop	{r7, pc}
	...

08002cb8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002cb8:	b5b0      	push	{r4, r5, r7, lr}
 8002cba:	b0ce      	sub	sp, #312	; 0x138
 8002cbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	uint16_t ADC_VAL[10] = {0};
 8002cbe:	f507 7386 	add.w	r3, r7, #268	; 0x10c
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	601a      	str	r2, [r3, #0]
 8002cc6:	605a      	str	r2, [r3, #4]
 8002cc8:	609a      	str	r2, [r3, #8]
 8002cca:	60da      	str	r2, [r3, #12]
 8002ccc:	611a      	str	r2, [r3, #16]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002cce:	f000 ff3c 	bl	8003b4a <HAL_Init>

  /* USER CODE BEGIN Init */

	// Definiere Variablen fuer Main-Funktion
	uint8_t TxData[8], OutData[6] = {0}, InData[6] = {0}, AnalogData[8] = {0}, TempData[8] = {0};
 8002cd2:	2300      	movs	r3, #0
 8002cd4:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8002cd8:	2300      	movs	r3, #0
 8002cda:	f8a7 3100 	strh.w	r3, [r7, #256]	; 0x100
 8002cde:	2300      	movs	r3, #0
 8002ce0:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	f8a7 30f8 	strh.w	r3, [r7, #248]	; 0xf8
 8002cea:	2300      	movs	r3, #0
 8002cec:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002cfc:	2300      	movs	r3, #0
 8002cfe:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
	uint8_t status, tmp[4], task = 0, TxRadioData[8] = {0};
 8002d02:	2300      	movs	r3, #0
 8002d04:	f887 3137 	strb.w	r3, [r7, #311]	; 0x137
 8002d08:	2300      	movs	r3, #0
 8002d0a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002d0e:	2300      	movs	r3, #0
 8002d10:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
	uint16_t count = 0, gas_adc = 0, gas_mean = 0, nav_tmp = 1;
 8002d14:	2300      	movs	r3, #0
 8002d16:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	f8a7 3124 	strh.w	r3, [r7, #292]	; 0x124
 8002d20:	2300      	movs	r3, #0
 8002d22:	f8a7 3132 	strh.w	r3, [r7, #306]	; 0x132
 8002d26:	2301      	movs	r3, #1
 8002d28:	f8a7 3130 	strh.w	r3, [r7, #304]	; 0x130
  	uint32_t lastcan = 0, lastsendcan = 0;
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 8002d32:	2300      	movs	r3, #0
 8002d34:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
//  	uint8_t nav = 0, a_nav[8], nav_count = 0;

  	// Erstelle Can-Nachrichten
    // Sendenachricht erstellen
  	CAN_TxHeaderTypeDef TxMessage = {0x123, 0, CAN_RTR_DATA, CAN_ID_STD, 8, DISABLE};
 8002d38:	4bb4      	ldr	r3, [pc, #720]	; (800300c <main+0x354>)
 8002d3a:	f107 04c0 	add.w	r4, r7, #192	; 0xc0
 8002d3e:	461d      	mov	r5, r3
 8002d40:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002d42:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002d44:	e895 0003 	ldmia.w	r5, {r0, r1}
 8002d48:	e884 0003 	stmia.w	r4, {r0, r1}
	// Sendenachricht Motorsteuergeraet digitale Ausgaenge erstellen
  	CAN_TxHeaderTypeDef TxOutput = {MOTOR_CAN_DIGITAL_OUT, 0, CAN_RTR_DATA, CAN_ID_STD, 6, DISABLE};
 8002d4c:	4bb0      	ldr	r3, [pc, #704]	; (8003010 <main+0x358>)
 8002d4e:	f107 04a8 	add.w	r4, r7, #168	; 0xa8
 8002d52:	461d      	mov	r5, r3
 8002d54:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002d56:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002d58:	e895 0003 	ldmia.w	r5, {r0, r1}
 8002d5c:	e884 0003 	stmia.w	r4, {r0, r1}
	// Sendenachricht Motorsteuergeraet digitale Eingaenge erstellen
  	CAN_TxHeaderTypeDef TxInput = {MOTOR_CAN_DIGITAL_IN, 0, CAN_RTR_DATA, CAN_ID_STD, 6, DISABLE};
 8002d60:	4bac      	ldr	r3, [pc, #688]	; (8003014 <main+0x35c>)
 8002d62:	f107 0490 	add.w	r4, r7, #144	; 0x90
 8002d66:	461d      	mov	r5, r3
 8002d68:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002d6a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002d6c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8002d70:	e884 0003 	stmia.w	r4, {r0, r1}
	// Sendenachricht Motorsteuergeraet Motor1 erstellen
  	CAN_TxHeaderTypeDef TxMotor1 = {MOTOR_CAN_DREHZAHL, 0, CAN_RTR_DATA, CAN_ID_STD, 8, DISABLE};
 8002d74:	4ba8      	ldr	r3, [pc, #672]	; (8003018 <main+0x360>)
 8002d76:	f107 0478 	add.w	r4, r7, #120	; 0x78
 8002d7a:	461d      	mov	r5, r3
 8002d7c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002d7e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002d80:	e895 0003 	ldmia.w	r5, {r0, r1}
 8002d84:	e884 0003 	stmia.w	r4, {r0, r1}
  	// Sendenachricht Motorsteuergeraet an Bamocar erstellen
  	CAN_TxHeaderTypeDef TxBamocar = {BAMOCAR_TX_ID, 0, CAN_RTR_DATA, CAN_ID_STD, 3, DISABLE};
 8002d88:	4ba4      	ldr	r3, [pc, #656]	; (800301c <main+0x364>)
 8002d8a:	f107 0460 	add.w	r4, r7, #96	; 0x60
 8002d8e:	461d      	mov	r5, r3
 8002d90:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002d92:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002d94:	e895 0003 	ldmia.w	r5, {r0, r1}
 8002d98:	e884 0003 	stmia.w	r4, {r0, r1}
  	// Sendenachricht Lenkgetriebe an Kombi erstellen, Simulation
  	CAN_TxHeaderTypeDef TxLenkrad = {0x3D0, 0, CAN_RTR_DATA, CAN_ID_STD, 3, DISABLE};
 8002d9c:	4ba0      	ldr	r3, [pc, #640]	; (8003020 <main+0x368>)
 8002d9e:	f107 0448 	add.w	r4, r7, #72	; 0x48
 8002da2:	461d      	mov	r5, r3
 8002da4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002da6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002da8:	e895 0003 	ldmia.w	r5, {r0, r1}
 8002dac:	e884 0003 	stmia.w	r4, {r0, r1}
	// Sendenachricht Motorsteuergeraet analoge Eingaenge erstellen
  	CAN_TxHeaderTypeDef TxAnalog = {MOTOR_CAN_ANALOG_IN, 0, CAN_RTR_DATA, CAN_ID_STD, 8, DISABLE};
 8002db0:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8002db4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8002db8:	4a9a      	ldr	r2, [pc, #616]	; (8003024 <main+0x36c>)
 8002dba:	461c      	mov	r4, r3
 8002dbc:	4615      	mov	r5, r2
 8002dbe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002dc0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002dc2:	e895 0003 	ldmia.w	r5, {r0, r1}
 8002dc6:	e884 0003 	stmia.w	r4, {r0, r1}
  	// Sendenachricht Motorsteuergeraet Temperatur Eingaenge erstellen
  	CAN_TxHeaderTypeDef TxTemperatur = {MOTOR_CAN_TEMPERATUR, 0, CAN_RTR_DATA, CAN_ID_STD, 8, DISABLE};
 8002dca:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8002dce:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8002dd2:	4a95      	ldr	r2, [pc, #596]	; (8003028 <main+0x370>)
 8002dd4:	461c      	mov	r4, r3
 8002dd6:	4615      	mov	r5, r2
 8002dd8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002dda:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002ddc:	e895 0003 	ldmia.w	r5, {r0, r1}
 8002de0:	e884 0003 	stmia.w	r4, {r0, r1}
  	// Sendenachricht Navi
//  	CAN_TxHeaderTypeDef TxNav = {0x6C0, 0, CAN_RTR_DATA, CAN_ID_STD, 8, DISABLE};
  	CAN_TxHeaderTypeDef TxRadio = {0x661, 0, CAN_RTR_DATA, CAN_ID_STD, 8, DISABLE};
 8002de4:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8002de8:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8002dec:	4a8f      	ldr	r2, [pc, #572]	; (800302c <main+0x374>)
 8002dee:	461c      	mov	r4, r3
 8002df0:	4615      	mov	r5, r2
 8002df2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002df4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002df6:	e895 0003 	ldmia.w	r5, {r0, r1}
 8002dfa:	e884 0003 	stmia.w	r4, {r0, r1}
//  	CAN_TxHeaderTypeDef TxRing = {0x436, 0, CAN_RTR_DATA, CAN_ID_STD, 6, DISABLE};

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002dfe:	f000 fb57 	bl	80034b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002e02:	f7ff fd5d 	bl	80028c0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8002e06:	f000 fde1 	bl	80039cc <MX_USART2_UART_Init>
  MX_CAN3_Init();
 8002e0a:	f7ff fc19 	bl	8002640 <MX_CAN3_Init>
  MX_ADC1_Init();
 8002e0e:	f7ff fa85 	bl	800231c <MX_ADC1_Init>
  MX_TIM6_Init();
 8002e12:	f000 fd7f 	bl	8003914 <MX_TIM6_Init>
  MX_CAN1_Init();
 8002e16:	f7ff fb47 	bl	80024a8 <MX_CAN1_Init>
  MX_CAN2_Init();
 8002e1a:	f7ff fbad 	bl	8002578 <MX_CAN2_Init>
  /* USER CODE BEGIN 2 */

  // ITM HCLK
  ITM_SendChar('H');
 8002e1e:	2048      	movs	r0, #72	; 0x48
 8002e20:	f7ff ff18 	bl	8002c54 <ITM_SendChar>
  ITM_SendChar('a');
 8002e24:	2061      	movs	r0, #97	; 0x61
 8002e26:	f7ff ff15 	bl	8002c54 <ITM_SendChar>
  ITM_SendChar('l');
 8002e2a:	206c      	movs	r0, #108	; 0x6c
 8002e2c:	f7ff ff12 	bl	8002c54 <ITM_SendChar>
  ITM_SendChar('l');
 8002e30:	206c      	movs	r0, #108	; 0x6c
 8002e32:	f7ff ff0f 	bl	8002c54 <ITM_SendChar>
  ITM_SendChar('o');
 8002e36:	206f      	movs	r0, #111	; 0x6f
 8002e38:	f7ff ff0c 	bl	8002c54 <ITM_SendChar>
  ITM_SendChar(' ');
 8002e3c:	2020      	movs	r0, #32
 8002e3e:	f7ff ff09 	bl	8002c54 <ITM_SendChar>
  	// Start Timer 6 Interrupt
  	HAL_TIM_Base_Start_IT(&htim6);
 8002e42:	487b      	ldr	r0, [pc, #492]	; (8003030 <main+0x378>)
 8002e44:	f003 ff1e 	bl	8006c84 <HAL_TIM_Base_Start_IT>
  	HAL_UART_Receive_IT(&huart2, &UART2_rxBuffer[uart_count], 1);
 8002e48:	4b7a      	ldr	r3, [pc, #488]	; (8003034 <main+0x37c>)
 8002e4a:	781b      	ldrb	r3, [r3, #0]
 8002e4c:	461a      	mov	r2, r3
 8002e4e:	4b7a      	ldr	r3, [pc, #488]	; (8003038 <main+0x380>)
 8002e50:	4413      	add	r3, r2
 8002e52:	2201      	movs	r2, #1
 8002e54:	4619      	mov	r1, r3
 8002e56:	4879      	ldr	r0, [pc, #484]	; (800303c <main+0x384>)
 8002e58:	f004 faf1 	bl	800743e <HAL_UART_Receive_IT>

  	// Schreibe Resetquelle auf die Konsole
#ifdef DEBUG
	printResetSource(readResetSource());
 8002e5c:	f7fe fa20 	bl	80012a0 <readResetSource>
 8002e60:	4603      	mov	r3, r0
 8002e62:	4618      	mov	r0, r3
 8002e64:	f7fe fa6e 	bl	8001344 <printResetSource>

  	// Teste serielle Schnittstelle
  	#define TEST_STRING_UART	"\nUART2 Transmitting in polling mode, Hello Diveturtle93!\n"
  	uartTransmit(TEST_STRING_UART, sizeof(TEST_STRING_UART));
 8002e68:	213a      	movs	r1, #58	; 0x3a
 8002e6a:	4875      	ldr	r0, [pc, #468]	; (8003040 <main+0x388>)
 8002e6c:	f7fd fca8 	bl	80007c0 <uartTransmit>

  	// Sammel Systeminformationen
  	collectSystemInfo();
 8002e70:	f7fe f9ec 	bl	800124c <collectSystemInfo>
#endif

	// Leds Testen
  	testPCB_Leds();
 8002e74:	f7ff f89a 	bl	8001fac <testPCB_Leds>
	testCockpit_Leds();
 8002e78:	f7ff f8d6 	bl	8002028 <testCockpit_Leds>

  	// Testen der Versorgungsspannung am Shutdown-Circuit
  	testSDC();
 8002e7c:	f7ff f982 	bl	8002184 <testSDC>

  	// Alle Fehler Cockpit loeschen
  	cockpit_default();
 8002e80:	f7ff f936 	bl	80020f0 <cockpit_default>

  	// Lese alle Eingaenge
  	readall_inputs();
 8002e84:	f7fe fe30 	bl	8001ae8 <readall_inputs>

    // Sendenachricht 0x123 mit Dummy-Daten fuellen
  	for (uint8_t j = 0; j < 8; j++)
 8002e88:	2300      	movs	r3, #0
 8002e8a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
 8002e8e:	e00f      	b.n	8002eb0 <main+0x1f8>
  		TxData[j] = (j + 1);
 8002e90:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8002e94:	f897 2127 	ldrb.w	r2, [r7, #295]	; 0x127
 8002e98:	3201      	adds	r2, #1
 8002e9a:	b2d2      	uxtb	r2, r2
 8002e9c:	f503 739c 	add.w	r3, r3, #312	; 0x138
 8002ea0:	443b      	add	r3, r7
 8002ea2:	f803 2c34 	strb.w	r2, [r3, #-52]
  	for (uint8_t j = 0; j < 8; j++)
 8002ea6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8002eaa:	3301      	adds	r3, #1
 8002eac:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
 8002eb0:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8002eb4:	2b07      	cmp	r3, #7
 8002eb6:	d9eb      	bls.n	8002e90 <main+0x1d8>

  	// Starte While-Schleife
#define MAINWHILE				"\nStarte While Schleife\n"
  	uartTransmit(MAINWHILE, sizeof(MAINWHILE));
 8002eb8:	2118      	movs	r1, #24
 8002eba:	4862      	ldr	r0, [pc, #392]	; (8003044 <main+0x38c>)
 8002ebc:	f7fd fc80 	bl	80007c0 <uartTransmit>

  	startComms();
 8002ec0:	f7ff feef 	bl	8002ca2 <startComms>
  	drawFrame();
 8002ec4:	f7fd ffd6 	bl	8000e74 <drawFrame>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  	switch (UART2_msg[0])
 8002ec8:	4b5f      	ldr	r3, [pc, #380]	; (8003048 <main+0x390>)
 8002eca:	781b      	ldrb	r3, [r3, #0]
 8002ecc:	2b03      	cmp	r3, #3
 8002ece:	d019      	beq.n	8002f04 <main+0x24c>
 8002ed0:	2b03      	cmp	r3, #3
 8002ed2:	dc1e      	bgt.n	8002f12 <main+0x25a>
 8002ed4:	2b01      	cmp	r3, #1
 8002ed6:	d002      	beq.n	8002ede <main+0x226>
 8002ed8:	2b02      	cmp	r3, #2
 8002eda:	d008      	beq.n	8002eee <main+0x236>
	  		case 3:
	  			UART2_msg[0] = 0;
	  			nav_tmp = 0;
			break;
			default:
			break;
 8002edc:	e019      	b.n	8002f12 <main+0x25a>
				HAL_UART_Transmit(&huart2, (uint8_t*)"\nSystem Reset\r\n", 15, 100);
 8002ede:	2364      	movs	r3, #100	; 0x64
 8002ee0:	220f      	movs	r2, #15
 8002ee2:	495a      	ldr	r1, [pc, #360]	; (800304c <main+0x394>)
 8002ee4:	4855      	ldr	r0, [pc, #340]	; (800303c <main+0x384>)
 8002ee6:	f004 fa27 	bl	8007338 <HAL_UART_Transmit>
				NVIC_SystemReset();
 8002eea:	f7ff fe9d 	bl	8002c28 <__NVIC_SystemReset>
	  			UART2_msg[0] = 0;
 8002eee:	4b56      	ldr	r3, [pc, #344]	; (8003048 <main+0x390>)
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	701a      	strb	r2, [r3, #0]
	  			nav_tmp = 1;
 8002ef4:	2301      	movs	r3, #1
 8002ef6:	f8a7 3130 	strh.w	r3, [r7, #304]	; 0x130
	  			startComms();
 8002efa:	f7ff fed2 	bl	8002ca2 <startComms>
	  			drawFrame();
 8002efe:	f7fd ffb9 	bl	8000e74 <drawFrame>
			break;
 8002f02:	e007      	b.n	8002f14 <main+0x25c>
	  			UART2_msg[0] = 0;
 8002f04:	4b50      	ldr	r3, [pc, #320]	; (8003048 <main+0x390>)
 8002f06:	2200      	movs	r2, #0
 8002f08:	701a      	strb	r2, [r3, #0]
	  			nav_tmp = 0;
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	f8a7 3130 	strh.w	r3, [r7, #304]	; 0x130
			break;
 8002f10:	e000      	b.n	8002f14 <main+0x25c>
			break;
 8002f12:	bf00      	nop
		}


	  	// Task wird jede Millisekunde ausgefuehrt
		if (millisekunden_flag_1 == 1)
 8002f14:	4b4e      	ldr	r3, [pc, #312]	; (8003050 <main+0x398>)
 8002f16:	781b      	ldrb	r3, [r3, #0]
 8002f18:	b2db      	uxtb	r3, r3
 8002f1a:	2b01      	cmp	r3, #1
 8002f1c:	d10a      	bne.n	8002f34 <main+0x27c>
		{
			count++;																	// Zaehler count hochzaehlen
 8002f1e:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 8002f22:	3301      	adds	r3, #1
 8002f24:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
			millisekunden_flag_1 = 0;													// Setze Millisekunden-Flag zurueck
 8002f28:	4b49      	ldr	r3, [pc, #292]	; (8003050 <main+0x398>)
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	701a      	strb	r2, [r3, #0]

			// Setze Flag start, nur wenn millisekunden Flag gesetzt war
			task = 1;
 8002f2e:	2301      	movs	r3, #1
 8002f30:	f887 3137 	strb.w	r3, [r7, #311]	; 0x137
		}

		// PWM Oelstandsensor Kombiinstrument ausgeben
		pwm_oelstand(count);
 8002f34:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 8002f38:	4618      	mov	r0, r3
 8002f3a:	f7ff f8a3 	bl	8002084 <pwm_oelstand>

		// Task wird alle 20 Millisekunden ausgefuehrt
		if (((count % 20) == 0) && (task == 1))
 8002f3e:	f8b7 2134 	ldrh.w	r2, [r7, #308]	; 0x134
 8002f42:	4b44      	ldr	r3, [pc, #272]	; (8003054 <main+0x39c>)
 8002f44:	fba3 1302 	umull	r1, r3, r3, r2
 8002f48:	0919      	lsrs	r1, r3, #4
 8002f4a:	460b      	mov	r3, r1
 8002f4c:	009b      	lsls	r3, r3, #2
 8002f4e:	440b      	add	r3, r1
 8002f50:	009b      	lsls	r3, r3, #2
 8002f52:	1ad3      	subs	r3, r2, r3
 8002f54:	b29b      	uxth	r3, r3
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d126      	bne.n	8002fa8 <main+0x2f0>
 8002f5a:	f897 3137 	ldrb.w	r3, [r7, #311]	; 0x137
 8002f5e:	2b01      	cmp	r3, #1
 8002f60:	d122      	bne.n	8002fa8 <main+0x2f0>
		{
			// Sende Nachricht Motor1
			status = HAL_CAN_AddTxMessage(&hcan3, &TxMotor1, motor1.output, (uint32_t *)CAN_TX_MAILBOX0);
 8002f62:	f107 0178 	add.w	r1, r7, #120	; 0x78
 8002f66:	2301      	movs	r3, #1
 8002f68:	4a3b      	ldr	r2, [pc, #236]	; (8003058 <main+0x3a0>)
 8002f6a:	483c      	ldr	r0, [pc, #240]	; (800305c <main+0x3a4>)
 8002f6c:	f001 fd10 	bl	8004990 <HAL_CAN_AddTxMessage>
 8002f70:	4603      	mov	r3, r0
 8002f72:	f887 3123 	strb.w	r3, [r7, #291]	; 0x123
			while (HAL_CAN_IsTxMessagePending(&hcan3, CAN_TX_MAILBOX0) == 1);
 8002f76:	bf00      	nop
 8002f78:	2101      	movs	r1, #1
 8002f7a:	4838      	ldr	r0, [pc, #224]	; (800305c <main+0x3a4>)
 8002f7c:	f001 fdd8 	bl	8004b30 <HAL_CAN_IsTxMessagePending>
 8002f80:	4603      	mov	r3, r0
 8002f82:	2b01      	cmp	r3, #1
 8002f84:	d0f8      	beq.n	8002f78 <main+0x2c0>
			tmp[0] = 0;
 8002f86:	2300      	movs	r3, #0
 8002f88:	f887 30e0 	strb.w	r3, [r7, #224]	; 0xe0
			tmp[1] = 1;
 8002f8c:	2301      	movs	r3, #1
 8002f8e:	f887 30e1 	strb.w	r3, [r7, #225]	; 0xe1

			status = HAL_CAN_AddTxMessage(&hcan3, &TxLenkrad, tmp, (uint32_t *)CAN_TX_MAILBOX0);
 8002f92:	f107 02e0 	add.w	r2, r7, #224	; 0xe0
 8002f96:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8002f9a:	2301      	movs	r3, #1
 8002f9c:	482f      	ldr	r0, [pc, #188]	; (800305c <main+0x3a4>)
 8002f9e:	f001 fcf7 	bl	8004990 <HAL_CAN_AddTxMessage>
 8002fa2:	4603      	mov	r3, r0
 8002fa4:	f887 3123 	strb.w	r3, [r7, #291]	; 0x123
			//hal_error(status);
		}

		// Task wird alle 100 Millisekunden ausgefuehrt
		if (((count % 100) == 0) && (task == 1))
 8002fa8:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 8002fac:	4a2c      	ldr	r2, [pc, #176]	; (8003060 <main+0x3a8>)
 8002fae:	fba2 1203 	umull	r1, r2, r2, r3
 8002fb2:	0952      	lsrs	r2, r2, #5
 8002fb4:	2164      	movs	r1, #100	; 0x64
 8002fb6:	fb01 f202 	mul.w	r2, r1, r2
 8002fba:	1a9b      	subs	r3, r3, r2
 8002fbc:	b29b      	uxth	r3, r3
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d175      	bne.n	80030ae <main+0x3f6>
 8002fc2:	f897 3137 	ldrb.w	r3, [r7, #311]	; 0x137
 8002fc6:	2b01      	cmp	r3, #1
 8002fc8:	d171      	bne.n	80030ae <main+0x3f6>
		{
			// alle Inputs einlesen
			readall_inputs();
 8002fca:	f7fe fd8d 	bl	8001ae8 <readall_inputs>

			// Anlasser abfragen
			readAnlasser();
 8002fce:	f7fe ffb9 	bl	8001f44 <readAnlasser>

			// Bremse pruefen
			readBrake();
 8002fd2:	f7ff f977 	bl	80022c4 <readBrake>

			// Gaspedal pruefen
			gas_adc = readTrottle();
 8002fd6:	f7ff f901 	bl	80021dc <readTrottle>
 8002fda:	4603      	mov	r3, r0
 8002fdc:	f8a7 3124 	strh.w	r3, [r7, #292]	; 0x124

			// Abfrage ob Mittelwertbildung
			if (gas_adc > 0)															// Wenn Gaspedal Plausible dann Mittelwertbildung
 8002fe0:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d03f      	beq.n	8003068 <main+0x3b0>
			{
				// Mittelwert bilden (https://nestedsoftware.com/2018/03/20/calculating-a-moving-average-on-streaming-data-5a7k.22879.html)
				// Mittelwertbildung aus 10 Werten (Weniger die 10 verkleineren, Mehr die 10 vergroeßern)
				gas_mean = (gas_mean + ((gas_adc - gas_mean)/10));
 8002fe8:	f8b7 2124 	ldrh.w	r2, [r7, #292]	; 0x124
 8002fec:	f8b7 3132 	ldrh.w	r3, [r7, #306]	; 0x132
 8002ff0:	1ad3      	subs	r3, r2, r3
 8002ff2:	4a1c      	ldr	r2, [pc, #112]	; (8003064 <main+0x3ac>)
 8002ff4:	fb82 1203 	smull	r1, r2, r2, r3
 8002ff8:	1092      	asrs	r2, r2, #2
 8002ffa:	17db      	asrs	r3, r3, #31
 8002ffc:	1ad3      	subs	r3, r2, r3
 8002ffe:	b29a      	uxth	r2, r3
 8003000:	f8b7 3132 	ldrh.w	r3, [r7, #306]	; 0x132
 8003004:	4413      	add	r3, r2
 8003006:	f8a7 3132 	strh.w	r3, [r7, #306]	; 0x132
 800300a:	e030      	b.n	800306e <main+0x3b6>
 800300c:	08008f9c 	.word	0x08008f9c
 8003010:	08008fb4 	.word	0x08008fb4
 8003014:	08008fcc 	.word	0x08008fcc
 8003018:	08008fe4 	.word	0x08008fe4
 800301c:	08008ffc 	.word	0x08008ffc
 8003020:	08009014 	.word	0x08009014
 8003024:	0800902c 	.word	0x0800902c
 8003028:	08009044 	.word	0x08009044
 800302c:	0800905c 	.word	0x0800905c
 8003030:	20000278 	.word	0x20000278
 8003034:	20000260 	.word	0x20000260
 8003038:	20000248 	.word	0x20000248
 800303c:	200002c4 	.word	0x200002c4
 8003040:	08008efc 	.word	0x08008efc
 8003044:	08008f38 	.word	0x08008f38
 8003048:	20000254 	.word	0x20000254
 800304c:	08008f50 	.word	0x08008f50
 8003050:	2000026c 	.word	0x2000026c
 8003054:	cccccccd 	.word	0xcccccccd
 8003058:	20000270 	.word	0x20000270
 800305c:	20000200 	.word	0x20000200
 8003060:	51eb851f 	.word	0x51eb851f
 8003064:	66666667 	.word	0x66666667
			}
			else																		// Wenn Gaspedal unplausible oder Kupplung getreten
			{
				gas_mean = 0;
 8003068:	2300      	movs	r3, #0
 800306a:	f8a7 3132 	strh.w	r3, [r7, #306]	; 0x132
			}

			// Daten in Bamocarformat umwandeln
			tmp[0] = 0x90;
 800306e:	2390      	movs	r3, #144	; 0x90
 8003070:	f887 30e0 	strb.w	r3, [r7, #224]	; 0xe0
			tmp[1] = (gas_mean);
 8003074:	f8b7 3132 	ldrh.w	r3, [r7, #306]	; 0x132
 8003078:	b2db      	uxtb	r3, r3
 800307a:	f887 30e1 	strb.w	r3, [r7, #225]	; 0xe1
			tmp[2] = ((gas_mean) >> 8);
 800307e:	f8b7 3132 	ldrh.w	r3, [r7, #306]	; 0x132
 8003082:	0a1b      	lsrs	r3, r3, #8
 8003084:	b29b      	uxth	r3, r3
 8003086:	b2db      	uxtb	r3, r3
 8003088:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2

			// Drehmoment an Bamocar senden
			status = HAL_CAN_AddTxMessage(&hcan3, &TxBamocar, tmp, (uint32_t *)CAN_TX_MAILBOX0);
 800308c:	f107 02e0 	add.w	r2, r7, #224	; 0xe0
 8003090:	f107 0160 	add.w	r1, r7, #96	; 0x60
 8003094:	2301      	movs	r3, #1
 8003096:	48c1      	ldr	r0, [pc, #772]	; (800339c <main+0x6e4>)
 8003098:	f001 fc7a 	bl	8004990 <HAL_CAN_AddTxMessage>
 800309c:	4603      	mov	r3, r0
 800309e:	f887 3123 	strb.w	r3, [r7, #291]	; 0x123
			//hal_error(status);

			if (nav_tmp == 1)
 80030a2:	f8b7 3130 	ldrh.w	r3, [r7, #304]	; 0x130
 80030a6:	2b01      	cmp	r3, #1
 80030a8:	d101      	bne.n	80030ae <main+0x3f6>
			{
				drawFrame();
 80030aa:	f7fd fee3 	bl	8000e74 <drawFrame>
			}
		}

		// Task wird alle 200 Millisekunden ausgefuehrt
		if (((count % 200) == 0) && (task == 1))
 80030ae:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 80030b2:	4abb      	ldr	r2, [pc, #748]	; (80033a0 <main+0x6e8>)
 80030b4:	fba2 1203 	umull	r1, r2, r2, r3
 80030b8:	0992      	lsrs	r2, r2, #6
 80030ba:	21c8      	movs	r1, #200	; 0xc8
 80030bc:	fb01 f202 	mul.w	r2, r1, r2
 80030c0:	1a9b      	subs	r3, r3, r2
 80030c2:	b29b      	uxth	r3, r3
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	f040 812a 	bne.w	800331e <main+0x666>
 80030ca:	f897 3137 	ldrb.w	r3, [r7, #311]	; 0x137
 80030ce:	2b01      	cmp	r3, #1
 80030d0:	f040 8125 	bne.w	800331e <main+0x666>
		{
			// Daten fuer Ausgaenge zusammenfuehren
			OutData[0] = system_out.systemoutput;
 80030d4:	4bb3      	ldr	r3, [pc, #716]	; (80033a4 <main+0x6ec>)
 80030d6:	781b      	ldrb	r3, [r3, #0]
 80030d8:	f887 30fc 	strb.w	r3, [r7, #252]	; 0xfc
			OutData[1] = highcurrent_out.high_out;
 80030dc:	4bb2      	ldr	r3, [pc, #712]	; (80033a8 <main+0x6f0>)
 80030de:	781b      	ldrb	r3, [r3, #0]
 80030e0:	f887 30fd 	strb.w	r3, [r7, #253]	; 0xfd
			OutData[2] = (leuchten_out.ledoutput >> 8);
 80030e4:	4bb1      	ldr	r3, [pc, #708]	; (80033ac <main+0x6f4>)
 80030e6:	881b      	ldrh	r3, [r3, #0]
 80030e8:	0a1b      	lsrs	r3, r3, #8
 80030ea:	b29b      	uxth	r3, r3
 80030ec:	b2db      	uxtb	r3, r3
 80030ee:	f887 30fe 	strb.w	r3, [r7, #254]	; 0xfe
			OutData[3] = leuchten_out.ledoutput;
 80030f2:	4bae      	ldr	r3, [pc, #696]	; (80033ac <main+0x6f4>)
 80030f4:	881b      	ldrh	r3, [r3, #0]
 80030f6:	b2db      	uxtb	r3, r3
 80030f8:	f887 30ff 	strb.w	r3, [r7, #255]	; 0xff
			OutData[4] = komfort_out.komfortoutput;
 80030fc:	4bac      	ldr	r3, [pc, #688]	; (80033b0 <main+0x6f8>)
 80030fe:	781b      	ldrb	r3, [r3, #0]
 8003100:	f887 3100 	strb.w	r3, [r7, #256]	; 0x100
			OutData[5] ++;
 8003104:	f897 3101 	ldrb.w	r3, [r7, #257]	; 0x101
 8003108:	3301      	adds	r3, #1
 800310a:	b2db      	uxtb	r3, r3
 800310c:	f887 3101 	strb.w	r3, [r7, #257]	; 0x101

			// Sende Nachricht digitale Ausgaenge
			status = HAL_CAN_AddTxMessage(&hcan3, &TxOutput, OutData, (uint32_t *)CAN_TX_MAILBOX0);
 8003110:	f107 02fc 	add.w	r2, r7, #252	; 0xfc
 8003114:	f107 01a8 	add.w	r1, r7, #168	; 0xa8
 8003118:	2301      	movs	r3, #1
 800311a:	48a0      	ldr	r0, [pc, #640]	; (800339c <main+0x6e4>)
 800311c:	f001 fc38 	bl	8004990 <HAL_CAN_AddTxMessage>
 8003120:	4603      	mov	r3, r0
 8003122:	f887 3123 	strb.w	r3, [r7, #291]	; 0x123
			//hal_error(status);

			// ADC-Werte einlesen Bremse und Temperaturen
			ADC_VAL[0] = ADC_Bremsdruck();
 8003126:	f7fe f9ef 	bl	8001508 <ADC_Bremsdruck>
 800312a:	4603      	mov	r3, r0
 800312c:	f8a7 310c 	strh.w	r3, [r7, #268]	; 0x10c
			ADC_VAL[1] = ADC_Bremsdrucktemperatur();
 8003130:	f7fe fb84 	bl	800183c <ADC_Bremsdrucktemperatur>
 8003134:	4603      	mov	r3, r0
 8003136:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
			ADC_VAL[2] = ADC_STMTemperatur();
 800313a:	f7fe fbb7 	bl	80018ac <ADC_STMTemperatur>
 800313e:	4603      	mov	r3, r0
 8003140:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
			ADC_VAL[3] = ADC_PCBTemperatur();
 8003144:	f7fe fad2 	bl	80016ec <ADC_PCBTemperatur>
 8003148:	4603      	mov	r3, r0
 800314a:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112

			// Daten fuer Eingaenge zusammenfuehren
			InData[0] ++;
 800314e:	f897 30f4 	ldrb.w	r3, [r7, #244]	; 0xf4
 8003152:	3301      	adds	r3, #1
 8003154:	b2db      	uxtb	r3, r3
 8003156:	f887 30f4 	strb.w	r3, [r7, #244]	; 0xf4
			InData[1] = (system_in.systeminput >> 8);
 800315a:	4b96      	ldr	r3, [pc, #600]	; (80033b4 <main+0x6fc>)
 800315c:	881b      	ldrh	r3, [r3, #0]
 800315e:	0a1b      	lsrs	r3, r3, #8
 8003160:	b29b      	uxth	r3, r3
 8003162:	b2db      	uxtb	r3, r3
 8003164:	f887 30f5 	strb.w	r3, [r7, #245]	; 0xf5
			InData[2] = system_in.systeminput;
 8003168:	4b92      	ldr	r3, [pc, #584]	; (80033b4 <main+0x6fc>)
 800316a:	881b      	ldrh	r3, [r3, #0]
 800316c:	b2db      	uxtb	r3, r3
 800316e:	f887 30f6 	strb.w	r3, [r7, #246]	; 0xf6
			InData[3] = sdc_in.sdcinput;
 8003172:	4b91      	ldr	r3, [pc, #580]	; (80033b8 <main+0x700>)
 8003174:	781b      	ldrb	r3, [r3, #0]
 8003176:	f887 30f7 	strb.w	r3, [r7, #247]	; 0xf7
			InData[4] = (komfort_in.komfortinput >> 8);
 800317a:	4b90      	ldr	r3, [pc, #576]	; (80033bc <main+0x704>)
 800317c:	881b      	ldrh	r3, [r3, #0]
 800317e:	0a1b      	lsrs	r3, r3, #8
 8003180:	b29b      	uxth	r3, r3
 8003182:	b2db      	uxtb	r3, r3
 8003184:	f887 30f8 	strb.w	r3, [r7, #248]	; 0xf8
			InData[5] = komfort_in.komfortinput;
 8003188:	4b8c      	ldr	r3, [pc, #560]	; (80033bc <main+0x704>)
 800318a:	881b      	ldrh	r3, [r3, #0]
 800318c:	b2db      	uxtb	r3, r3
 800318e:	f887 30f9 	strb.w	r3, [r7, #249]	; 0xf9

			while (HAL_CAN_IsTxMessagePending(&hcan3, CAN_TX_MAILBOX0) == 1);
 8003192:	bf00      	nop
 8003194:	2101      	movs	r1, #1
 8003196:	4881      	ldr	r0, [pc, #516]	; (800339c <main+0x6e4>)
 8003198:	f001 fcca 	bl	8004b30 <HAL_CAN_IsTxMessagePending>
 800319c:	4603      	mov	r3, r0
 800319e:	2b01      	cmp	r3, #1
 80031a0:	d0f8      	beq.n	8003194 <main+0x4dc>
			// Sende Nachricht digitale Eingaenge
			status = HAL_CAN_AddTxMessage(&hcan3, &TxInput, InData, (uint32_t *)CAN_TX_MAILBOX0);
 80031a2:	f107 02f4 	add.w	r2, r7, #244	; 0xf4
 80031a6:	f107 0190 	add.w	r1, r7, #144	; 0x90
 80031aa:	2301      	movs	r3, #1
 80031ac:	487b      	ldr	r0, [pc, #492]	; (800339c <main+0x6e4>)
 80031ae:	f001 fbef 	bl	8004990 <HAL_CAN_AddTxMessage>
 80031b2:	4603      	mov	r3, r0
 80031b4:	f887 3123 	strb.w	r3, [r7, #291]	; 0x123
			//hal_error(status);

			// ADC-Werte einlesen Navi, Klima, KL15
			ADC_VAL[4] = ADC_KL15();
 80031b8:	f7fe f9f0 	bl	800159c <ADC_KL15>
 80031bc:	4603      	mov	r3, r0
 80031be:	f8a7 3114 	strh.w	r3, [r7, #276]	; 0x114
			ADC_VAL[5] = ADC_Klimaflap();
 80031c2:	f7fe fa5b 	bl	800167c <ADC_Klimaflap>
 80031c6:	4603      	mov	r3, r0
 80031c8:	f8a7 3116 	strh.w	r3, [r7, #278]	; 0x116
			ADC_VAL[6] = ADC_Info();
 80031cc:	f7fe fafe 	bl	80017cc <ADC_Info>
 80031d0:	4603      	mov	r3, r0
 80031d2:	f8a7 3118 	strh.w	r3, [r7, #280]	; 0x118
			ADC_VAL[7] = ADC_Return();
 80031d6:	f7fe fac1 	bl	800175c <ADC_Return>
 80031da:	4603      	mov	r3, r0
 80031dc:	f8a7 311a 	strh.w	r3, [r7, #282]	; 0x11a

			// ADC-Werte umwandeln
			AnalogData[0] = ADC_VAL[4];
 80031e0:	f8b7 3114 	ldrh.w	r3, [r7, #276]	; 0x114
 80031e4:	b2db      	uxtb	r3, r3
 80031e6:	f887 30ec 	strb.w	r3, [r7, #236]	; 0xec
			AnalogData[1] = (ADC_VAL[4] >> 8) | (ADC_VAL[0] << 4);
 80031ea:	f8b7 3114 	ldrh.w	r3, [r7, #276]	; 0x114
 80031ee:	0a1b      	lsrs	r3, r3, #8
 80031f0:	b29b      	uxth	r3, r3
 80031f2:	b25a      	sxtb	r2, r3
 80031f4:	f8b7 310c 	ldrh.w	r3, [r7, #268]	; 0x10c
 80031f8:	011b      	lsls	r3, r3, #4
 80031fa:	b25b      	sxtb	r3, r3
 80031fc:	4313      	orrs	r3, r2
 80031fe:	b25b      	sxtb	r3, r3
 8003200:	b2db      	uxtb	r3, r3
 8003202:	f887 30ed 	strb.w	r3, [r7, #237]	; 0xed
			AnalogData[2] = (ADC_VAL[0] >> 4);
 8003206:	f8b7 310c 	ldrh.w	r3, [r7, #268]	; 0x10c
 800320a:	091b      	lsrs	r3, r3, #4
 800320c:	b29b      	uxth	r3, r3
 800320e:	b2db      	uxtb	r3, r3
 8003210:	f887 30ee 	strb.w	r3, [r7, #238]	; 0xee
			AnalogData[3] = ADC_VAL[6];
 8003214:	f8b7 3118 	ldrh.w	r3, [r7, #280]	; 0x118
 8003218:	b2db      	uxtb	r3, r3
 800321a:	f887 30ef 	strb.w	r3, [r7, #239]	; 0xef
			AnalogData[4] = (ADC_VAL[6] >> 8) | (ADC_VAL[7] << 4);
 800321e:	f8b7 3118 	ldrh.w	r3, [r7, #280]	; 0x118
 8003222:	0a1b      	lsrs	r3, r3, #8
 8003224:	b29b      	uxth	r3, r3
 8003226:	b25a      	sxtb	r2, r3
 8003228:	f8b7 311a 	ldrh.w	r3, [r7, #282]	; 0x11a
 800322c:	011b      	lsls	r3, r3, #4
 800322e:	b25b      	sxtb	r3, r3
 8003230:	4313      	orrs	r3, r2
 8003232:	b25b      	sxtb	r3, r3
 8003234:	b2db      	uxtb	r3, r3
 8003236:	f887 30f0 	strb.w	r3, [r7, #240]	; 0xf0
			AnalogData[5] = (ADC_VAL[7] >> 4);
 800323a:	f8b7 311a 	ldrh.w	r3, [r7, #282]	; 0x11a
 800323e:	091b      	lsrs	r3, r3, #4
 8003240:	b29b      	uxth	r3, r3
 8003242:	b2db      	uxtb	r3, r3
 8003244:	f887 30f1 	strb.w	r3, [r7, #241]	; 0xf1
			AnalogData[6] = ADC_VAL[5];
 8003248:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 800324c:	b2db      	uxtb	r3, r3
 800324e:	f887 30f2 	strb.w	r3, [r7, #242]	; 0xf2
			AnalogData[7] = (ADC_VAL[5] >> 8);
 8003252:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 8003256:	0a1b      	lsrs	r3, r3, #8
 8003258:	b29b      	uxth	r3, r3
 800325a:	b2db      	uxtb	r3, r3
 800325c:	f887 30f3 	strb.w	r3, [r7, #243]	; 0xf3
//			// Befehl Fehler auslesen an Bamocar senden
//			status = HAL_CAN_AddTxMessage(&hcan3, &TxBamocar, tmp, (uint32_t *)CAN_TX_MAILBOX0);
			//hal_error(status);

			// ADC-Werte einlesen Kuehlwassertemperatur
			ADC_VAL[8] = ADC_Kuhlwassertemperatur();
 8003260:	f7fe f9d4 	bl	800160c <ADC_Kuhlwassertemperatur>
 8003264:	4603      	mov	r3, r0
 8003266:	f8a7 311c 	strh.w	r3, [r7, #284]	; 0x11c

			// ADC-Werte umwandeln
			TempData[0] = ADC_VAL[2];
 800326a:	f8b7 3110 	ldrh.w	r3, [r7, #272]	; 0x110
 800326e:	b2db      	uxtb	r3, r3
 8003270:	f887 30e4 	strb.w	r3, [r7, #228]	; 0xe4
			TempData[1] = (ADC_VAL[2] >> 8) | (ADC_VAL[3] << 4);
 8003274:	f8b7 3110 	ldrh.w	r3, [r7, #272]	; 0x110
 8003278:	0a1b      	lsrs	r3, r3, #8
 800327a:	b29b      	uxth	r3, r3
 800327c:	b25a      	sxtb	r2, r3
 800327e:	f8b7 3112 	ldrh.w	r3, [r7, #274]	; 0x112
 8003282:	011b      	lsls	r3, r3, #4
 8003284:	b25b      	sxtb	r3, r3
 8003286:	4313      	orrs	r3, r2
 8003288:	b25b      	sxtb	r3, r3
 800328a:	b2db      	uxtb	r3, r3
 800328c:	f887 30e5 	strb.w	r3, [r7, #229]	; 0xe5
			TempData[2] = (ADC_VAL[3] >> 4);
 8003290:	f8b7 3112 	ldrh.w	r3, [r7, #274]	; 0x112
 8003294:	091b      	lsrs	r3, r3, #4
 8003296:	b29b      	uxth	r3, r3
 8003298:	b2db      	uxtb	r3, r3
 800329a:	f887 30e6 	strb.w	r3, [r7, #230]	; 0xe6
			TempData[3] = ADC_VAL[8];
 800329e:	f8b7 311c 	ldrh.w	r3, [r7, #284]	; 0x11c
 80032a2:	b2db      	uxtb	r3, r3
 80032a4:	f887 30e7 	strb.w	r3, [r7, #231]	; 0xe7
			TempData[4] = (ADC_VAL[8] >> 8) | (ADC_VAL[1] << 4);
 80032a8:	f8b7 311c 	ldrh.w	r3, [r7, #284]	; 0x11c
 80032ac:	0a1b      	lsrs	r3, r3, #8
 80032ae:	b29b      	uxth	r3, r3
 80032b0:	b25a      	sxtb	r2, r3
 80032b2:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
 80032b6:	011b      	lsls	r3, r3, #4
 80032b8:	b25b      	sxtb	r3, r3
 80032ba:	4313      	orrs	r3, r2
 80032bc:	b25b      	sxtb	r3, r3
 80032be:	b2db      	uxtb	r3, r3
 80032c0:	f887 30e8 	strb.w	r3, [r7, #232]	; 0xe8
			TempData[5] = (ADC_VAL[1] >> 4);
 80032c4:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
 80032c8:	091b      	lsrs	r3, r3, #4
 80032ca:	b29b      	uxth	r3, r3
 80032cc:	b2db      	uxtb	r3, r3
 80032ce:	f887 30e9 	strb.w	r3, [r7, #233]	; 0xe9

			while (HAL_CAN_IsTxMessagePending(&hcan3, CAN_TX_MAILBOX0) == 1);
 80032d2:	bf00      	nop
 80032d4:	2101      	movs	r1, #1
 80032d6:	4831      	ldr	r0, [pc, #196]	; (800339c <main+0x6e4>)
 80032d8:	f001 fc2a 	bl	8004b30 <HAL_CAN_IsTxMessagePending>
 80032dc:	4603      	mov	r3, r0
 80032de:	2b01      	cmp	r3, #1
 80032e0:	d0f8      	beq.n	80032d4 <main+0x61c>
			// Befehl Fehler auslesen an Bamocar senden
			status = HAL_CAN_AddTxMessage(&hcan3, &TxTemperatur, TempData, (uint32_t *)CAN_TX_MAILBOX0);
 80032e2:	f107 02e4 	add.w	r2, r7, #228	; 0xe4
 80032e6:	f107 0118 	add.w	r1, r7, #24
 80032ea:	2301      	movs	r3, #1
 80032ec:	482b      	ldr	r0, [pc, #172]	; (800339c <main+0x6e4>)
 80032ee:	f001 fb4f 	bl	8004990 <HAL_CAN_AddTxMessage>
 80032f2:	4603      	mov	r3, r0
 80032f4:	f887 3123 	strb.w	r3, [r7, #291]	; 0x123
			while (HAL_CAN_IsTxMessagePending(&hcan3, CAN_TX_MAILBOX0) == 1);
 80032f8:	bf00      	nop
 80032fa:	2101      	movs	r1, #1
 80032fc:	4827      	ldr	r0, [pc, #156]	; (800339c <main+0x6e4>)
 80032fe:	f001 fc17 	bl	8004b30 <HAL_CAN_IsTxMessagePending>
 8003302:	4603      	mov	r3, r0
 8003304:	2b01      	cmp	r3, #1
 8003306:	d0f8      	beq.n	80032fa <main+0x642>
			status = HAL_CAN_AddTxMessage(&hcan3, &TxAnalog, AnalogData, (uint32_t *)CAN_TX_MAILBOX0);
 8003308:	f107 02ec 	add.w	r2, r7, #236	; 0xec
 800330c:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8003310:	2301      	movs	r3, #1
 8003312:	4822      	ldr	r0, [pc, #136]	; (800339c <main+0x6e4>)
 8003314:	f001 fb3c 	bl	8004990 <HAL_CAN_AddTxMessage>
 8003318:	4603      	mov	r3, r0
 800331a:	f887 3123 	strb.w	r3, [r7, #291]	; 0x123
		}

		if (((count % 400) == 0) && (task == 1))
 800331e:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 8003322:	4a1f      	ldr	r2, [pc, #124]	; (80033a0 <main+0x6e8>)
 8003324:	fba2 1203 	umull	r1, r2, r2, r3
 8003328:	09d2      	lsrs	r2, r2, #7
 800332a:	f44f 71c8 	mov.w	r1, #400	; 0x190
 800332e:	fb01 f202 	mul.w	r2, r1, r2
 8003332:	1a9b      	subs	r3, r3, r2
 8003334:	b29b      	uxth	r3, r3
 8003336:	2b00      	cmp	r3, #0
 8003338:	d112      	bne.n	8003360 <main+0x6a8>
 800333a:	f897 3137 	ldrb.w	r3, [r7, #311]	; 0x137
 800333e:	2b01      	cmp	r3, #1
 8003340:	d10e      	bne.n	8003360 <main+0x6a8>
		{
			TxRadioData[0] = 0x83;
 8003342:	2383      	movs	r3, #131	; 0x83
 8003344:	f887 30d8 	strb.w	r3, [r7, #216]	; 0xd8
			TxRadioData[1] = 0x01;
 8003348:	2301      	movs	r3, #1
 800334a:	f887 30d9 	strb.w	r3, [r7, #217]	; 0xd9
			TxRadioData[2] = 0x12;
 800334e:	2312      	movs	r3, #18
 8003350:	f887 30da 	strb.w	r3, [r7, #218]	; 0xda
			TxRadioData[3] = 0xA0;
 8003354:	23a0      	movs	r3, #160	; 0xa0
 8003356:	f887 30db 	strb.w	r3, [r7, #219]	; 0xdb
			//while (HAL_CAN_IsTxMessagePending(&hcan2, CAN_TX_MAILBOX0) == 1);
			//status = HAL_CAN_AddTxMessage(&hcan2, &TxRadio, TxRadioData, (uint32_t *)CAN_TX_MAILBOX0);
			//hal_error(status);

			// Variable count auf 0 zuruecksetzen
			count = 0;
 800335a:	2300      	movs	r3, #0
 800335c:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
		}

		// Zuruecksetzen Flag start
		task = 0;
 8003360:	2300      	movs	r3, #0
 8003362:	f887 3137 	strb.w	r3, [r7, #311]	; 0x137


	  	// Task wird alle 5 Millisekunden ausgefuehrt
	  	if (millis() - lastcan >= 5)
 8003366:	f7fe fe19 	bl	8001f9c <millis>
 800336a:	4602      	mov	r2, r0
 800336c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8003370:	1ad3      	subs	r3, r2, r3
 8003372:	2b04      	cmp	r3, #4
 8003374:	d96c      	bls.n	8003450 <main+0x798>
		{
			// Wenn Nachricht ueber den CAN-Bus empfangen wurden
			if (can_change == 1)
 8003376:	4b12      	ldr	r3, [pc, #72]	; (80033c0 <main+0x708>)
 8003378:	781b      	ldrb	r3, [r3, #0]
 800337a:	b2db      	uxtb	r3, r3
 800337c:	2b01      	cmp	r3, #1
 800337e:	d167      	bne.n	8003450 <main+0x798>
			{
				// Nachricht ID ueber UART ausgeben
				uartTransmitNumber(RxMessage.StdId, 16);
 8003380:	4b10      	ldr	r3, [pc, #64]	; (80033c4 <main+0x70c>)
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	2110      	movs	r1, #16
 8003386:	4618      	mov	r0, r3
 8003388:	f7fd fa2e 	bl	80007e8 <uartTransmitNumber>
				uartTransmit("\t", 1);
 800338c:	2101      	movs	r1, #1
 800338e:	480e      	ldr	r0, [pc, #56]	; (80033c8 <main+0x710>)
 8003390:	f7fd fa16 	bl	80007c0 <uartTransmit>
				for (uint8_t i = 0; i < RxMessage.DLC; i++)
 8003394:	2300      	movs	r3, #0
 8003396:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
 800339a:	e024      	b.n	80033e6 <main+0x72e>
 800339c:	20000200 	.word	0x20000200
 80033a0:	51eb851f 	.word	0x51eb851f
 80033a4:	20000130 	.word	0x20000130
 80033a8:	20000134 	.word	0x20000134
 80033ac:	20000138 	.word	0x20000138
 80033b0:	2000013c 	.word	0x2000013c
 80033b4:	20000124 	.word	0x20000124
 80033b8:	20000128 	.word	0x20000128
 80033bc:	2000012c 	.word	0x2000012c
 80033c0:	2000026d 	.word	0x2000026d
 80033c4:	2000022c 	.word	0x2000022c
 80033c8:	08008f60 	.word	0x08008f60
				{
					uartTransmitNumber(RxData[i], 16);
 80033cc:	f897 3126 	ldrb.w	r3, [r7, #294]	; 0x126
 80033d0:	4a2e      	ldr	r2, [pc, #184]	; (800348c <main+0x7d4>)
 80033d2:	5cd3      	ldrb	r3, [r2, r3]
 80033d4:	2110      	movs	r1, #16
 80033d6:	4618      	mov	r0, r3
 80033d8:	f7fd fa06 	bl	80007e8 <uartTransmitNumber>
				for (uint8_t i = 0; i < RxMessage.DLC; i++)
 80033dc:	f897 3126 	ldrb.w	r3, [r7, #294]	; 0x126
 80033e0:	3301      	adds	r3, #1
 80033e2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
 80033e6:	f897 2126 	ldrb.w	r2, [r7, #294]	; 0x126
 80033ea:	4b29      	ldr	r3, [pc, #164]	; (8003490 <main+0x7d8>)
 80033ec:	691b      	ldr	r3, [r3, #16]
 80033ee:	429a      	cmp	r2, r3
 80033f0:	d3ec      	bcc.n	80033cc <main+0x714>
				}
				uartTransmit("\n", 1);
 80033f2:	2101      	movs	r1, #1
 80033f4:	4827      	ldr	r0, [pc, #156]	; (8003494 <main+0x7dc>)
 80033f6:	f7fd f9e3 	bl	80007c0 <uartTransmit>

				// Sortieren der IDs nach Geraeten
				switch (RxMessage.StdId)
 80033fa:	4b25      	ldr	r3, [pc, #148]	; (8003490 <main+0x7d8>)
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f240 1211 	movw	r2, #273	; 0x111
 8003402:	4293      	cmp	r3, r2
 8003404:	d00b      	beq.n	800341e <main+0x766>
 8003406:	f240 1281 	movw	r2, #385	; 0x181
 800340a:	4293      	cmp	r3, r2
 800340c:	d10c      	bne.n	8003428 <main+0x770>
				{
					case BAMOCAR_RX_ID:
						BAMOCAN_ID(&RxData[0], RxMessage.DLC);
 800340e:	4b20      	ldr	r3, [pc, #128]	; (8003490 <main+0x7d8>)
 8003410:	691b      	ldr	r3, [r3, #16]
 8003412:	b2db      	uxtb	r3, r3
 8003414:	4619      	mov	r1, r3
 8003416:	481d      	ldr	r0, [pc, #116]	; (800348c <main+0x7d4>)
 8003418:	f7fd f898 	bl	800054c <BAMOCAN_ID>
						break;
 800341c:	e009      	b.n	8003432 <main+0x77a>
					case 0x111:
						uartTransmit("CAN-ID Computer config\n", 23);
 800341e:	2117      	movs	r1, #23
 8003420:	481d      	ldr	r0, [pc, #116]	; (8003498 <main+0x7e0>)
 8003422:	f7fd f9cd 	bl	80007c0 <uartTransmit>
						break;
 8003426:	e004      	b.n	8003432 <main+0x77a>
					default:
						uartTransmit("CAN-ID nicht verfuegbar\n", 24);
 8003428:	2118      	movs	r1, #24
 800342a:	481c      	ldr	r0, [pc, #112]	; (800349c <main+0x7e4>)
 800342c:	f7fd f9c8 	bl	80007c0 <uartTransmit>
						break;
 8003430:	bf00      	nop
				}

				// Drehzahl ausgeben
				TxData[2] = motor1.output[2];
 8003432:	4b1b      	ldr	r3, [pc, #108]	; (80034a0 <main+0x7e8>)
 8003434:	789b      	ldrb	r3, [r3, #2]
 8003436:	f887 3106 	strb.w	r3, [r7, #262]	; 0x106
				TxData[3] = motor1.output[3];
 800343a:	4b19      	ldr	r3, [pc, #100]	; (80034a0 <main+0x7e8>)
 800343c:	78db      	ldrb	r3, [r3, #3]
 800343e:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107
				lastcan = millis();
 8003442:	f7fe fdab 	bl	8001f9c <millis>
 8003446:	f8c7 012c 	str.w	r0, [r7, #300]	; 0x12c

				can_change = 0;
 800344a:	4b16      	ldr	r3, [pc, #88]	; (80034a4 <main+0x7ec>)
 800344c:	2200      	movs	r2, #0
 800344e:	701a      	strb	r2, [r3, #0]
			}
		}

#ifdef DEBUG
		// Sende CAN Nachricht auf CAN-Bus / Teste CAN-BUS
		if (millis() - lastsendcan >= 1000)
 8003450:	f7fe fda4 	bl	8001f9c <millis>
 8003454:	4602      	mov	r2, r0
 8003456:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800345a:	1ad3      	subs	r3, r2, r3
 800345c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003460:	f4ff ad32 	bcc.w	8002ec8 <main+0x210>
		{
			status = HAL_CAN_AddTxMessage(&hcan3, &TxMessage, TxData, (uint32_t *)CAN_TX_MAILBOX0);
 8003464:	f507 7282 	add.w	r2, r7, #260	; 0x104
 8003468:	f107 01c0 	add.w	r1, r7, #192	; 0xc0
 800346c:	2301      	movs	r3, #1
 800346e:	480e      	ldr	r0, [pc, #56]	; (80034a8 <main+0x7f0>)
 8003470:	f001 fa8e 	bl	8004990 <HAL_CAN_AddTxMessage>
 8003474:	4603      	mov	r3, r0
 8003476:	f887 3123 	strb.w	r3, [r7, #291]	; 0x123
			//hal_error(status);
			lastsendcan = millis();
 800347a:	f7fe fd8f 	bl	8001f9c <millis>
 800347e:	f8c7 0128 	str.w	r0, [r7, #296]	; 0x128

			HAL_GPIO_TogglePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin);
 8003482:	2180      	movs	r1, #128	; 0x80
 8003484:	4809      	ldr	r0, [pc, #36]	; (80034ac <main+0x7f4>)
 8003486:	f002 fa7e 	bl	8005986 <HAL_GPIO_TogglePin>
	  	switch (UART2_msg[0])
 800348a:	e51d      	b.n	8002ec8 <main+0x210>
 800348c:	20000264 	.word	0x20000264
 8003490:	2000022c 	.word	0x2000022c
 8003494:	08008f64 	.word	0x08008f64
 8003498:	08008f68 	.word	0x08008f68
 800349c:	08008f80 	.word	0x08008f80
 80034a0:	20000270 	.word	0x20000270
 80034a4:	2000026d 	.word	0x2000026d
 80034a8:	20000200 	.word	0x20000200
 80034ac:	40020400 	.word	0x40020400

080034b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b094      	sub	sp, #80	; 0x50
 80034b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80034b6:	f107 031c 	add.w	r3, r7, #28
 80034ba:	2234      	movs	r2, #52	; 0x34
 80034bc:	2100      	movs	r1, #0
 80034be:	4618      	mov	r0, r3
 80034c0:	f005 fa22 	bl	8008908 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80034c4:	f107 0308 	add.w	r3, r7, #8
 80034c8:	2200      	movs	r2, #0
 80034ca:	601a      	str	r2, [r3, #0]
 80034cc:	605a      	str	r2, [r3, #4]
 80034ce:	609a      	str	r2, [r3, #8]
 80034d0:	60da      	str	r2, [r3, #12]
 80034d2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80034d4:	4b2c      	ldr	r3, [pc, #176]	; (8003588 <SystemClock_Config+0xd8>)
 80034d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034d8:	4a2b      	ldr	r2, [pc, #172]	; (8003588 <SystemClock_Config+0xd8>)
 80034da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80034de:	6413      	str	r3, [r2, #64]	; 0x40
 80034e0:	4b29      	ldr	r3, [pc, #164]	; (8003588 <SystemClock_Config+0xd8>)
 80034e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034e8:	607b      	str	r3, [r7, #4]
 80034ea:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80034ec:	4b27      	ldr	r3, [pc, #156]	; (800358c <SystemClock_Config+0xdc>)
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	4a26      	ldr	r2, [pc, #152]	; (800358c <SystemClock_Config+0xdc>)
 80034f2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80034f6:	6013      	str	r3, [r2, #0]
 80034f8:	4b24      	ldr	r3, [pc, #144]	; (800358c <SystemClock_Config+0xdc>)
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003500:	603b      	str	r3, [r7, #0]
 8003502:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003504:	2301      	movs	r3, #1
 8003506:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003508:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800350c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800350e:	2302      	movs	r3, #2
 8003510:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003512:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003516:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 25;
 8003518:	2319      	movs	r3, #25
 800351a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 432;
 800351c:	f44f 73d8 	mov.w	r3, #432	; 0x1b0
 8003520:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003522:	2302      	movs	r3, #2
 8003524:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8003526:	2302      	movs	r3, #2
 8003528:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800352a:	2302      	movs	r3, #2
 800352c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800352e:	f107 031c 	add.w	r3, r7, #28
 8003532:	4618      	mov	r0, r3
 8003534:	f002 fa92 	bl	8005a5c <HAL_RCC_OscConfig>
 8003538:	4603      	mov	r3, r0
 800353a:	2b00      	cmp	r3, #0
 800353c:	d001      	beq.n	8003542 <SystemClock_Config+0x92>
  {
    Error_Handler();
 800353e:	f000 f939 	bl	80037b4 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8003542:	f002 fa3b 	bl	80059bc <HAL_PWREx_EnableOverDrive>
 8003546:	4603      	mov	r3, r0
 8003548:	2b00      	cmp	r3, #0
 800354a:	d001      	beq.n	8003550 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 800354c:	f000 f932 	bl	80037b4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003550:	230f      	movs	r3, #15
 8003552:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003554:	2302      	movs	r3, #2
 8003556:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003558:	2300      	movs	r3, #0
 800355a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800355c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003560:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003562:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003566:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8003568:	f107 0308 	add.w	r3, r7, #8
 800356c:	2107      	movs	r1, #7
 800356e:	4618      	mov	r0, r3
 8003570:	f002 fd22 	bl	8005fb8 <HAL_RCC_ClockConfig>
 8003574:	4603      	mov	r3, r0
 8003576:	2b00      	cmp	r3, #0
 8003578:	d001      	beq.n	800357e <SystemClock_Config+0xce>
  {
    Error_Handler();
 800357a:	f000 f91b 	bl	80037b4 <Error_Handler>
  }
}
 800357e:	bf00      	nop
 8003580:	3750      	adds	r7, #80	; 0x50
 8003582:	46bd      	mov	sp, r7
 8003584:	bd80      	pop	{r7, pc}
 8003586:	bf00      	nop
 8003588:	40023800 	.word	0x40023800
 800358c:	40007000 	.word	0x40007000

08003590 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
// Interrupts
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	b08a      	sub	sp, #40	; 0x28
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, &UART2_rxBuffer[uart_count], 1, 100);
 8003598:	4b5c      	ldr	r3, [pc, #368]	; (800370c <HAL_UART_RxCpltCallback+0x17c>)
 800359a:	781b      	ldrb	r3, [r3, #0]
 800359c:	461a      	mov	r2, r3
 800359e:	4b5c      	ldr	r3, [pc, #368]	; (8003710 <HAL_UART_RxCpltCallback+0x180>)
 80035a0:	18d1      	adds	r1, r2, r3
 80035a2:	2364      	movs	r3, #100	; 0x64
 80035a4:	2201      	movs	r2, #1
 80035a6:	485b      	ldr	r0, [pc, #364]	; (8003714 <HAL_UART_RxCpltCallback+0x184>)
 80035a8:	f003 fec6 	bl	8007338 <HAL_UART_Transmit>

	if (UART2_rxBuffer[uart_count] == 0x7F)
 80035ac:	4b57      	ldr	r3, [pc, #348]	; (800370c <HAL_UART_RxCpltCallback+0x17c>)
 80035ae:	781b      	ldrb	r3, [r3, #0]
 80035b0:	461a      	mov	r2, r3
 80035b2:	4b57      	ldr	r3, [pc, #348]	; (8003710 <HAL_UART_RxCpltCallback+0x180>)
 80035b4:	5c9b      	ldrb	r3, [r3, r2]
 80035b6:	2b7f      	cmp	r3, #127	; 0x7f
 80035b8:	d106      	bne.n	80035c8 <HAL_UART_RxCpltCallback+0x38>
	{
		uart_count--;
 80035ba:	4b54      	ldr	r3, [pc, #336]	; (800370c <HAL_UART_RxCpltCallback+0x17c>)
 80035bc:	781b      	ldrb	r3, [r3, #0]
 80035be:	3b01      	subs	r3, #1
 80035c0:	b2da      	uxtb	r2, r3
 80035c2:	4b52      	ldr	r3, [pc, #328]	; (800370c <HAL_UART_RxCpltCallback+0x17c>)
 80035c4:	701a      	strb	r2, [r3, #0]
 80035c6:	e005      	b.n	80035d4 <HAL_UART_RxCpltCallback+0x44>
	}
	else
	{
		uart_count++;
 80035c8:	4b50      	ldr	r3, [pc, #320]	; (800370c <HAL_UART_RxCpltCallback+0x17c>)
 80035ca:	781b      	ldrb	r3, [r3, #0]
 80035cc:	3301      	adds	r3, #1
 80035ce:	b2da      	uxtb	r2, r3
 80035d0:	4b4e      	ldr	r3, [pc, #312]	; (800370c <HAL_UART_RxCpltCallback+0x17c>)
 80035d2:	701a      	strb	r2, [r3, #0]
	}

	if (UART2_rxBuffer[uart_count-1] == '\r')
 80035d4:	4b4d      	ldr	r3, [pc, #308]	; (800370c <HAL_UART_RxCpltCallback+0x17c>)
 80035d6:	781b      	ldrb	r3, [r3, #0]
 80035d8:	3b01      	subs	r3, #1
 80035da:	4a4d      	ldr	r2, [pc, #308]	; (8003710 <HAL_UART_RxCpltCallback+0x180>)
 80035dc:	5cd3      	ldrb	r3, [r2, r3]
 80035de:	2b0d      	cmp	r3, #13
 80035e0:	d16a      	bne.n	80036b8 <HAL_UART_RxCpltCallback+0x128>
	{
		HAL_UART_Transmit(&huart2, (uint8_t*)"\nEingabe OK\r\n", 13, 100);
 80035e2:	2364      	movs	r3, #100	; 0x64
 80035e4:	220d      	movs	r2, #13
 80035e6:	494c      	ldr	r1, [pc, #304]	; (8003718 <HAL_UART_RxCpltCallback+0x188>)
 80035e8:	484a      	ldr	r0, [pc, #296]	; (8003714 <HAL_UART_RxCpltCallback+0x184>)
 80035ea:	f003 fea5 	bl	8007338 <HAL_UART_Transmit>
		if (UART2_rxBuffer[0] == 'R' && UART2_rxBuffer[1] == 'E' && UART2_rxBuffer[2] == 'S')
 80035ee:	4b48      	ldr	r3, [pc, #288]	; (8003710 <HAL_UART_RxCpltCallback+0x180>)
 80035f0:	781b      	ldrb	r3, [r3, #0]
 80035f2:	2b52      	cmp	r3, #82	; 0x52
 80035f4:	d11e      	bne.n	8003634 <HAL_UART_RxCpltCallback+0xa4>
 80035f6:	4b46      	ldr	r3, [pc, #280]	; (8003710 <HAL_UART_RxCpltCallback+0x180>)
 80035f8:	785b      	ldrb	r3, [r3, #1]
 80035fa:	2b45      	cmp	r3, #69	; 0x45
 80035fc:	d11a      	bne.n	8003634 <HAL_UART_RxCpltCallback+0xa4>
 80035fe:	4b44      	ldr	r3, [pc, #272]	; (8003710 <HAL_UART_RxCpltCallback+0x180>)
 8003600:	789b      	ldrb	r3, [r3, #2]
 8003602:	2b53      	cmp	r3, #83	; 0x53
 8003604:	d116      	bne.n	8003634 <HAL_UART_RxCpltCallback+0xa4>
		{
			uint8_t c[10] = {204, 205, 205, 205, 205, 205, 205, 205, 205, 185};
 8003606:	4a45      	ldr	r2, [pc, #276]	; (800371c <HAL_UART_RxCpltCallback+0x18c>)
 8003608:	f107 031c 	add.w	r3, r7, #28
 800360c:	ca07      	ldmia	r2, {r0, r1, r2}
 800360e:	c303      	stmia	r3!, {r0, r1}
 8003610:	801a      	strh	r2, [r3, #0]
			HAL_UART_Transmit(&huart2, (uint8_t*)"\a", 1, 100);
 8003612:	2364      	movs	r3, #100	; 0x64
 8003614:	2201      	movs	r2, #1
 8003616:	4942      	ldr	r1, [pc, #264]	; (8003720 <HAL_UART_RxCpltCallback+0x190>)
 8003618:	483e      	ldr	r0, [pc, #248]	; (8003714 <HAL_UART_RxCpltCallback+0x184>)
 800361a:	f003 fe8d 	bl	8007338 <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart2, c, 10, 100);
 800361e:	f107 011c 	add.w	r1, r7, #28
 8003622:	2364      	movs	r3, #100	; 0x64
 8003624:	220a      	movs	r2, #10
 8003626:	483b      	ldr	r0, [pc, #236]	; (8003714 <HAL_UART_RxCpltCallback+0x184>)
 8003628:	f003 fe86 	bl	8007338 <HAL_UART_Transmit>
			UART2_msg[0] = 1;
 800362c:	4b3d      	ldr	r3, [pc, #244]	; (8003724 <HAL_UART_RxCpltCallback+0x194>)
 800362e:	2201      	movs	r2, #1
 8003630:	701a      	strb	r2, [r3, #0]
		{
 8003632:	e03e      	b.n	80036b2 <HAL_UART_RxCpltCallback+0x122>
		}
		else if (UART2_rxBuffer[0] == 'N' && UART2_rxBuffer[1] == 'A' && UART2_rxBuffer[2] == 'V')
 8003634:	4b36      	ldr	r3, [pc, #216]	; (8003710 <HAL_UART_RxCpltCallback+0x180>)
 8003636:	781b      	ldrb	r3, [r3, #0]
 8003638:	2b4e      	cmp	r3, #78	; 0x4e
 800363a:	d10f      	bne.n	800365c <HAL_UART_RxCpltCallback+0xcc>
 800363c:	4b34      	ldr	r3, [pc, #208]	; (8003710 <HAL_UART_RxCpltCallback+0x180>)
 800363e:	785b      	ldrb	r3, [r3, #1]
 8003640:	2b41      	cmp	r3, #65	; 0x41
 8003642:	d10b      	bne.n	800365c <HAL_UART_RxCpltCallback+0xcc>
 8003644:	4b32      	ldr	r3, [pc, #200]	; (8003710 <HAL_UART_RxCpltCallback+0x180>)
 8003646:	789b      	ldrb	r3, [r3, #2]
 8003648:	2b56      	cmp	r3, #86	; 0x56
 800364a:	d107      	bne.n	800365c <HAL_UART_RxCpltCallback+0xcc>
		{
			uartTransmit("Display Nav\r\n", 13);
 800364c:	210d      	movs	r1, #13
 800364e:	4836      	ldr	r0, [pc, #216]	; (8003728 <HAL_UART_RxCpltCallback+0x198>)
 8003650:	f7fd f8b6 	bl	80007c0 <uartTransmit>
			UART2_msg[0] = 2;
 8003654:	4b33      	ldr	r3, [pc, #204]	; (8003724 <HAL_UART_RxCpltCallback+0x194>)
 8003656:	2202      	movs	r2, #2
 8003658:	701a      	strb	r2, [r3, #0]
 800365a:	e02a      	b.n	80036b2 <HAL_UART_RxCpltCallback+0x122>
		}
		else if (UART2_rxBuffer[0] == 'T' && UART2_rxBuffer[1] == 'E' && UART2_rxBuffer[2] == 'L')
 800365c:	4b2c      	ldr	r3, [pc, #176]	; (8003710 <HAL_UART_RxCpltCallback+0x180>)
 800365e:	781b      	ldrb	r3, [r3, #0]
 8003660:	2b54      	cmp	r3, #84	; 0x54
 8003662:	d10f      	bne.n	8003684 <HAL_UART_RxCpltCallback+0xf4>
 8003664:	4b2a      	ldr	r3, [pc, #168]	; (8003710 <HAL_UART_RxCpltCallback+0x180>)
 8003666:	785b      	ldrb	r3, [r3, #1]
 8003668:	2b45      	cmp	r3, #69	; 0x45
 800366a:	d10b      	bne.n	8003684 <HAL_UART_RxCpltCallback+0xf4>
 800366c:	4b28      	ldr	r3, [pc, #160]	; (8003710 <HAL_UART_RxCpltCallback+0x180>)
 800366e:	789b      	ldrb	r3, [r3, #2]
 8003670:	2b4c      	cmp	r3, #76	; 0x4c
 8003672:	d107      	bne.n	8003684 <HAL_UART_RxCpltCallback+0xf4>
		{
			uartTransmit("Display Tel\r\n", 13);
 8003674:	210d      	movs	r1, #13
 8003676:	482d      	ldr	r0, [pc, #180]	; (800372c <HAL_UART_RxCpltCallback+0x19c>)
 8003678:	f7fd f8a2 	bl	80007c0 <uartTransmit>
			UART2_msg[0] = 3;
 800367c:	4b29      	ldr	r3, [pc, #164]	; (8003724 <HAL_UART_RxCpltCallback+0x194>)
 800367e:	2203      	movs	r2, #3
 8003680:	701a      	strb	r2, [r3, #0]
 8003682:	e016      	b.n	80036b2 <HAL_UART_RxCpltCallback+0x122>
		}
		else
		{
			uint8_t c[10] = {204, 205, 205, 205, 205, 205, 205, 205, 205, 185};
 8003684:	4a25      	ldr	r2, [pc, #148]	; (800371c <HAL_UART_RxCpltCallback+0x18c>)
 8003686:	f107 0310 	add.w	r3, r7, #16
 800368a:	ca07      	ldmia	r2, {r0, r1, r2}
 800368c:	c303      	stmia	r3!, {r0, r1}
 800368e:	801a      	strh	r2, [r3, #0]
			HAL_UART_Transmit(&huart2, (uint8_t*)"\a", 1, 100);
 8003690:	2364      	movs	r3, #100	; 0x64
 8003692:	2201      	movs	r2, #1
 8003694:	4922      	ldr	r1, [pc, #136]	; (8003720 <HAL_UART_RxCpltCallback+0x190>)
 8003696:	481f      	ldr	r0, [pc, #124]	; (8003714 <HAL_UART_RxCpltCallback+0x184>)
 8003698:	f003 fe4e 	bl	8007338 <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart2, c, 10, 100);
 800369c:	f107 0110 	add.w	r1, r7, #16
 80036a0:	2364      	movs	r3, #100	; 0x64
 80036a2:	220a      	movs	r2, #10
 80036a4:	481b      	ldr	r0, [pc, #108]	; (8003714 <HAL_UART_RxCpltCallback+0x184>)
 80036a6:	f003 fe47 	bl	8007338 <HAL_UART_Transmit>
			uartTransmit("Falsche Eingabe\r\n", 17);
 80036aa:	2111      	movs	r1, #17
 80036ac:	4820      	ldr	r0, [pc, #128]	; (8003730 <HAL_UART_RxCpltCallback+0x1a0>)
 80036ae:	f7fd f887 	bl	80007c0 <uartTransmit>
		}
		uart_count = 0;
 80036b2:	4b16      	ldr	r3, [pc, #88]	; (800370c <HAL_UART_RxCpltCallback+0x17c>)
 80036b4:	2200      	movs	r2, #0
 80036b6:	701a      	strb	r2, [r3, #0]
	}

	if (uart_count == 12)
 80036b8:	4b14      	ldr	r3, [pc, #80]	; (800370c <HAL_UART_RxCpltCallback+0x17c>)
 80036ba:	781b      	ldrb	r3, [r3, #0]
 80036bc:	2b0c      	cmp	r3, #12
 80036be:	d117      	bne.n	80036f0 <HAL_UART_RxCpltCallback+0x160>
	{
		uint8_t tmp = 0x81;
 80036c0:	2381      	movs	r3, #129	; 0x81
 80036c2:	73fb      	strb	r3, [r7, #15]
		HAL_UART_Transmit(&huart2, (uint8_t*) "\r\nEingabe Ung", 13, 100);
 80036c4:	2364      	movs	r3, #100	; 0x64
 80036c6:	220d      	movs	r2, #13
 80036c8:	491a      	ldr	r1, [pc, #104]	; (8003734 <HAL_UART_RxCpltCallback+0x1a4>)
 80036ca:	4812      	ldr	r0, [pc, #72]	; (8003714 <HAL_UART_RxCpltCallback+0x184>)
 80036cc:	f003 fe34 	bl	8007338 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart2, &tmp, 1, 100);
 80036d0:	f107 010f 	add.w	r1, r7, #15
 80036d4:	2364      	movs	r3, #100	; 0x64
 80036d6:	2201      	movs	r2, #1
 80036d8:	480e      	ldr	r0, [pc, #56]	; (8003714 <HAL_UART_RxCpltCallback+0x184>)
 80036da:	f003 fe2d 	bl	8007338 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart2, (uint8_t*) "ltig\r\n", 6, 100);
 80036de:	2364      	movs	r3, #100	; 0x64
 80036e0:	2206      	movs	r2, #6
 80036e2:	4915      	ldr	r1, [pc, #84]	; (8003738 <HAL_UART_RxCpltCallback+0x1a8>)
 80036e4:	480b      	ldr	r0, [pc, #44]	; (8003714 <HAL_UART_RxCpltCallback+0x184>)
 80036e6:	f003 fe27 	bl	8007338 <HAL_UART_Transmit>
		uart_count = 0;
 80036ea:	4b08      	ldr	r3, [pc, #32]	; (800370c <HAL_UART_RxCpltCallback+0x17c>)
 80036ec:	2200      	movs	r2, #0
 80036ee:	701a      	strb	r2, [r3, #0]
	}
    HAL_UART_Receive_IT(&huart2, &UART2_rxBuffer[uart_count], 1);
 80036f0:	4b06      	ldr	r3, [pc, #24]	; (800370c <HAL_UART_RxCpltCallback+0x17c>)
 80036f2:	781b      	ldrb	r3, [r3, #0]
 80036f4:	461a      	mov	r2, r3
 80036f6:	4b06      	ldr	r3, [pc, #24]	; (8003710 <HAL_UART_RxCpltCallback+0x180>)
 80036f8:	4413      	add	r3, r2
 80036fa:	2201      	movs	r2, #1
 80036fc:	4619      	mov	r1, r3
 80036fe:	4805      	ldr	r0, [pc, #20]	; (8003714 <HAL_UART_RxCpltCallback+0x184>)
 8003700:	f003 fe9d 	bl	800743e <HAL_UART_Receive_IT>
}
 8003704:	bf00      	nop
 8003706:	3728      	adds	r7, #40	; 0x28
 8003708:	46bd      	mov	sp, r7
 800370a:	bd80      	pop	{r7, pc}
 800370c:	20000260 	.word	0x20000260
 8003710:	20000248 	.word	0x20000248
 8003714:	200002c4 	.word	0x200002c4
 8003718:	08009074 	.word	0x08009074
 800371c:	080090d4 	.word	0x080090d4
 8003720:	08009084 	.word	0x08009084
 8003724:	20000254 	.word	0x20000254
 8003728:	08009088 	.word	0x08009088
 800372c:	08009098 	.word	0x08009098
 8003730:	080090a8 	.word	0x080090a8
 8003734:	080090bc 	.word	0x080090bc
 8003738:	080090cc 	.word	0x080090cc

0800373c <HAL_CAN_RxFifo0MsgPendingCallback>:

// Can-Interrupt: Nachricht wartet
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800373c:	b480      	push	{r7}
 800373e:	b083      	sub	sp, #12
 8003740:	af00      	add	r7, sp, #0
 8003742:	6078      	str	r0, [r7, #4]
	if (hcan == &hcan2)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	4a06      	ldr	r2, [pc, #24]	; (8003760 <HAL_CAN_RxFifo0MsgPendingCallback+0x24>)
 8003748:	4293      	cmp	r3, r2
 800374a:	d102      	bne.n	8003752 <HAL_CAN_RxFifo0MsgPendingCallback+0x16>
	{
		// Nachricht aus Speicher auslesen
		//HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxMessage, RxData);
		can_change = 1;
 800374c:	4b05      	ldr	r3, [pc, #20]	; (8003764 <HAL_CAN_RxFifo0MsgPendingCallback+0x28>)
 800374e:	2201      	movs	r2, #1
 8003750:	701a      	strb	r2, [r3, #0]
	}
}
 8003752:	bf00      	nop
 8003754:	370c      	adds	r7, #12
 8003756:	46bd      	mov	sp, r7
 8003758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375c:	4770      	bx	lr
 800375e:	bf00      	nop
 8003760:	200001d8 	.word	0x200001d8
 8003764:	2000026d 	.word	0x2000026d

08003768 <HAL_CAN_RxFifo0FullCallback>:

// Can-Interrupt: Fifo0 ist voll
void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	b082      	sub	sp, #8
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
	// Fifo0 voll
	uartTransmit("Fifo0 von CAN3 ist voll\n", 24);
 8003770:	2118      	movs	r1, #24
 8003772:	4804      	ldr	r0, [pc, #16]	; (8003784 <HAL_CAN_RxFifo0FullCallback+0x1c>)
 8003774:	f7fd f824 	bl	80007c0 <uartTransmit>

	Error_Handler();
 8003778:	f000 f81c 	bl	80037b4 <Error_Handler>
}
 800377c:	bf00      	nop
 800377e:	3708      	adds	r7, #8
 8003780:	46bd      	mov	sp, r7
 8003782:	bd80      	pop	{r7, pc}
 8003784:	080090e0 	.word	0x080090e0

08003788 <HAL_TIM_PeriodElapsedCallback>:

// Timer-Interrupt: Timer ist uebergelaufen
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003788:	b480      	push	{r7}
 800378a:	b083      	sub	sp, #12
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]
	// Kontrolliere welcher Timer den Ueberlauf ausgeloest hat
	if (htim == &htim6)																	// Wenn Timer 6 den ueberlauf ausgeloest hat
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	4a06      	ldr	r2, [pc, #24]	; (80037ac <HAL_TIM_PeriodElapsedCallback+0x24>)
 8003794:	4293      	cmp	r3, r2
 8003796:	d102      	bne.n	800379e <HAL_TIM_PeriodElapsedCallback+0x16>
	{
		millisekunden_flag_1 = 1;														// Setze Millisekunden Flag
 8003798:	4b05      	ldr	r3, [pc, #20]	; (80037b0 <HAL_TIM_PeriodElapsedCallback+0x28>)
 800379a:	2201      	movs	r2, #1
 800379c:	701a      	strb	r2, [r3, #0]
	}
}
 800379e:	bf00      	nop
 80037a0:	370c      	adds	r7, #12
 80037a2:	46bd      	mov	sp, r7
 80037a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a8:	4770      	bx	lr
 80037aa:	bf00      	nop
 80037ac:	20000278 	.word	0x20000278
 80037b0:	2000026c 	.word	0x2000026c

080037b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80037b8:	b672      	cpsid	i
}
 80037ba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();														// Interrupts deaktivieren

	// Schalte Fehler LED ein
	leuchten_out.RedLed = 1;												// Setze Variable
 80037bc:	4a11      	ldr	r2, [pc, #68]	; (8003804 <Error_Handler+0x50>)
 80037be:	7853      	ldrb	r3, [r2, #1]
 80037c0:	f043 0308 	orr.w	r3, r3, #8
 80037c4:	7053      	strb	r3, [r2, #1]
	HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, leuchten_out.RedLed);	// Fehler LED einschalten
 80037c6:	4b0f      	ldr	r3, [pc, #60]	; (8003804 <Error_Handler+0x50>)
 80037c8:	785b      	ldrb	r3, [r3, #1]
 80037ca:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80037ce:	b2db      	uxtb	r3, r3
 80037d0:	461a      	mov	r2, r3
 80037d2:	2104      	movs	r1, #4
 80037d4:	480c      	ldr	r0, [pc, #48]	; (8003808 <Error_Handler+0x54>)
 80037d6:	f002 f8bd 	bl	8005954 <HAL_GPIO_WritePin>

	// Schalte Ok LED aus
	leuchten_out.GreenLed = 0;												// Zuruechsetzen Variable
 80037da:	4a0a      	ldr	r2, [pc, #40]	; (8003804 <Error_Handler+0x50>)
 80037dc:	7853      	ldrb	r3, [r2, #1]
 80037de:	f36f 1304 	bfc	r3, #4, #1
 80037e2:	7053      	strb	r3, [r2, #1]
	HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, leuchten_out.GreenLed);// Fehler LED ausschalten
 80037e4:	4b07      	ldr	r3, [pc, #28]	; (8003804 <Error_Handler+0x50>)
 80037e6:	785b      	ldrb	r3, [r3, #1]
 80037e8:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80037ec:	b2db      	uxtb	r3, r3
 80037ee:	461a      	mov	r2, r3
 80037f0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80037f4:	4804      	ldr	r0, [pc, #16]	; (8003808 <Error_Handler+0x54>)
 80037f6:	f002 f8ad 	bl	8005954 <HAL_GPIO_WritePin>

	// Sende Nachricht auf Uart-Interface
#ifdef DEBUG
#define STRING_ERROR_HANDLER			"Error Handler wird ausgefuehrt!!!"
	uartTransmit(STRING_ERROR_HANDLER, sizeof(STRING_ERROR_HANDLER));
 80037fa:	2122      	movs	r1, #34	; 0x22
 80037fc:	4803      	ldr	r0, [pc, #12]	; (800380c <Error_Handler+0x58>)
 80037fe:	f7fc ffdf 	bl	80007c0 <uartTransmit>
#endif
	// Beginne Endlosschleife nachdem Fehler aufgetreten ist
	while (1);
 8003802:	e7fe      	b.n	8003802 <Error_Handler+0x4e>
 8003804:	20000138 	.word	0x20000138
 8003808:	40020400 	.word	0x40020400
 800380c:	080090fc 	.word	0x080090fc

08003810 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003810:	b480      	push	{r7}
 8003812:	b083      	sub	sp, #12
 8003814:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8003816:	4b0f      	ldr	r3, [pc, #60]	; (8003854 <HAL_MspInit+0x44>)
 8003818:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800381a:	4a0e      	ldr	r2, [pc, #56]	; (8003854 <HAL_MspInit+0x44>)
 800381c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003820:	6413      	str	r3, [r2, #64]	; 0x40
 8003822:	4b0c      	ldr	r3, [pc, #48]	; (8003854 <HAL_MspInit+0x44>)
 8003824:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003826:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800382a:	607b      	str	r3, [r7, #4]
 800382c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800382e:	4b09      	ldr	r3, [pc, #36]	; (8003854 <HAL_MspInit+0x44>)
 8003830:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003832:	4a08      	ldr	r2, [pc, #32]	; (8003854 <HAL_MspInit+0x44>)
 8003834:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003838:	6453      	str	r3, [r2, #68]	; 0x44
 800383a:	4b06      	ldr	r3, [pc, #24]	; (8003854 <HAL_MspInit+0x44>)
 800383c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800383e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003842:	603b      	str	r3, [r7, #0]
 8003844:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003846:	bf00      	nop
 8003848:	370c      	adds	r7, #12
 800384a:	46bd      	mov	sp, r7
 800384c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003850:	4770      	bx	lr
 8003852:	bf00      	nop
 8003854:	40023800 	.word	0x40023800

08003858 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003858:	b480      	push	{r7}
 800385a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800385c:	e7fe      	b.n	800385c <NMI_Handler+0x4>

0800385e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800385e:	b480      	push	{r7}
 8003860:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003862:	e7fe      	b.n	8003862 <HardFault_Handler+0x4>

08003864 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003864:	b480      	push	{r7}
 8003866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003868:	e7fe      	b.n	8003868 <MemManage_Handler+0x4>

0800386a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800386a:	b480      	push	{r7}
 800386c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800386e:	e7fe      	b.n	800386e <BusFault_Handler+0x4>

08003870 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003870:	b480      	push	{r7}
 8003872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003874:	e7fe      	b.n	8003874 <UsageFault_Handler+0x4>

08003876 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003876:	b480      	push	{r7}
 8003878:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800387a:	bf00      	nop
 800387c:	46bd      	mov	sp, r7
 800387e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003882:	4770      	bx	lr

08003884 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003884:	b480      	push	{r7}
 8003886:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003888:	bf00      	nop
 800388a:	46bd      	mov	sp, r7
 800388c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003890:	4770      	bx	lr

08003892 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003892:	b480      	push	{r7}
 8003894:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003896:	bf00      	nop
 8003898:	46bd      	mov	sp, r7
 800389a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389e:	4770      	bx	lr

080038a0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80038a4:	f000 f98e 	bl	8003bc4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80038a8:	bf00      	nop
 80038aa:	bd80      	pop	{r7, pc}

080038ac <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80038b0:	4802      	ldr	r0, [pc, #8]	; (80038bc <USART2_IRQHandler+0x10>)
 80038b2:	f003 fe09 	bl	80074c8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80038b6:	bf00      	nop
 80038b8:	bd80      	pop	{r7, pc}
 80038ba:	bf00      	nop
 80038bc:	200002c4 	.word	0x200002c4

080038c0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80038c0:	b580      	push	{r7, lr}
 80038c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80038c4:	4802      	ldr	r0, [pc, #8]	; (80038d0 <TIM6_DAC_IRQHandler+0x10>)
 80038c6:	f003 fa55 	bl	8006d74 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80038ca:	bf00      	nop
 80038cc:	bd80      	pop	{r7, pc}
 80038ce:	bf00      	nop
 80038d0:	20000278 	.word	0x20000278

080038d4 <CAN3_RX0_IRQHandler>:

/**
  * @brief This function handles CAN3 RX0 interrupt.
  */
void CAN3_RX0_IRQHandler(void)
{
 80038d4:	b580      	push	{r7, lr}
 80038d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN3_RX0_IRQn 0 */

  /* USER CODE END CAN3_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan3);
 80038d8:	4802      	ldr	r0, [pc, #8]	; (80038e4 <CAN3_RX0_IRQHandler+0x10>)
 80038da:	f001 faad 	bl	8004e38 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN3_RX0_IRQn 1 */

  /* USER CODE END CAN3_RX0_IRQn 1 */
}
 80038de:	bf00      	nop
 80038e0:	bd80      	pop	{r7, pc}
 80038e2:	bf00      	nop
 80038e4:	20000200 	.word	0x20000200

080038e8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80038e8:	b480      	push	{r7}
 80038ea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80038ec:	4b08      	ldr	r3, [pc, #32]	; (8003910 <SystemInit+0x28>)
 80038ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038f2:	4a07      	ldr	r2, [pc, #28]	; (8003910 <SystemInit+0x28>)
 80038f4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80038f8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80038fc:	4b04      	ldr	r3, [pc, #16]	; (8003910 <SystemInit+0x28>)
 80038fe:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003902:	609a      	str	r2, [r3, #8]
#endif
}
 8003904:	bf00      	nop
 8003906:	46bd      	mov	sp, r7
 8003908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800390c:	4770      	bx	lr
 800390e:	bf00      	nop
 8003910:	e000ed00 	.word	0xe000ed00

08003914 <MX_TIM6_Init>:

TIM_HandleTypeDef htim6;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8003914:	b580      	push	{r7, lr}
 8003916:	b084      	sub	sp, #16
 8003918:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800391a:	1d3b      	adds	r3, r7, #4
 800391c:	2200      	movs	r2, #0
 800391e:	601a      	str	r2, [r3, #0]
 8003920:	605a      	str	r2, [r3, #4]
 8003922:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8003924:	4b14      	ldr	r3, [pc, #80]	; (8003978 <MX_TIM6_Init+0x64>)
 8003926:	4a15      	ldr	r2, [pc, #84]	; (800397c <MX_TIM6_Init+0x68>)
 8003928:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 27-1;
 800392a:	4b13      	ldr	r3, [pc, #76]	; (8003978 <MX_TIM6_Init+0x64>)
 800392c:	221a      	movs	r2, #26
 800392e:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003930:	4b11      	ldr	r3, [pc, #68]	; (8003978 <MX_TIM6_Init+0x64>)
 8003932:	2200      	movs	r2, #0
 8003934:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 4000-1;
 8003936:	4b10      	ldr	r3, [pc, #64]	; (8003978 <MX_TIM6_Init+0x64>)
 8003938:	f640 729f 	movw	r2, #3999	; 0xf9f
 800393c:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800393e:	4b0e      	ldr	r3, [pc, #56]	; (8003978 <MX_TIM6_Init+0x64>)
 8003940:	2200      	movs	r2, #0
 8003942:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8003944:	480c      	ldr	r0, [pc, #48]	; (8003978 <MX_TIM6_Init+0x64>)
 8003946:	f003 f945 	bl	8006bd4 <HAL_TIM_Base_Init>
 800394a:	4603      	mov	r3, r0
 800394c:	2b00      	cmp	r3, #0
 800394e:	d001      	beq.n	8003954 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8003950:	f7ff ff30 	bl	80037b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003954:	2300      	movs	r3, #0
 8003956:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003958:	2300      	movs	r3, #0
 800395a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800395c:	1d3b      	adds	r3, r7, #4
 800395e:	4619      	mov	r1, r3
 8003960:	4805      	ldr	r0, [pc, #20]	; (8003978 <MX_TIM6_Init+0x64>)
 8003962:	f003 fbef 	bl	8007144 <HAL_TIMEx_MasterConfigSynchronization>
 8003966:	4603      	mov	r3, r0
 8003968:	2b00      	cmp	r3, #0
 800396a:	d001      	beq.n	8003970 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 800396c:	f7ff ff22 	bl	80037b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8003970:	bf00      	nop
 8003972:	3710      	adds	r7, #16
 8003974:	46bd      	mov	sp, r7
 8003976:	bd80      	pop	{r7, pc}
 8003978:	20000278 	.word	0x20000278
 800397c:	40001000 	.word	0x40001000

08003980 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003980:	b580      	push	{r7, lr}
 8003982:	b084      	sub	sp, #16
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	4a0d      	ldr	r2, [pc, #52]	; (80039c4 <HAL_TIM_Base_MspInit+0x44>)
 800398e:	4293      	cmp	r3, r2
 8003990:	d113      	bne.n	80039ba <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003992:	4b0d      	ldr	r3, [pc, #52]	; (80039c8 <HAL_TIM_Base_MspInit+0x48>)
 8003994:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003996:	4a0c      	ldr	r2, [pc, #48]	; (80039c8 <HAL_TIM_Base_MspInit+0x48>)
 8003998:	f043 0310 	orr.w	r3, r3, #16
 800399c:	6413      	str	r3, [r2, #64]	; 0x40
 800399e:	4b0a      	ldr	r3, [pc, #40]	; (80039c8 <HAL_TIM_Base_MspInit+0x48>)
 80039a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039a2:	f003 0310 	and.w	r3, r3, #16
 80039a6:	60fb      	str	r3, [r7, #12]
 80039a8:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80039aa:	2200      	movs	r2, #0
 80039ac:	2100      	movs	r1, #0
 80039ae:	2036      	movs	r0, #54	; 0x36
 80039b0:	f001 fd43 	bl	800543a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80039b4:	2036      	movs	r0, #54	; 0x36
 80039b6:	f001 fd5c 	bl	8005472 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 80039ba:	bf00      	nop
 80039bc:	3710      	adds	r7, #16
 80039be:	46bd      	mov	sp, r7
 80039c0:	bd80      	pop	{r7, pc}
 80039c2:	bf00      	nop
 80039c4:	40001000 	.word	0x40001000
 80039c8:	40023800 	.word	0x40023800

080039cc <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80039cc:	b580      	push	{r7, lr}
 80039ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80039d0:	4b14      	ldr	r3, [pc, #80]	; (8003a24 <MX_USART2_UART_Init+0x58>)
 80039d2:	4a15      	ldr	r2, [pc, #84]	; (8003a28 <MX_USART2_UART_Init+0x5c>)
 80039d4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80039d6:	4b13      	ldr	r3, [pc, #76]	; (8003a24 <MX_USART2_UART_Init+0x58>)
 80039d8:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80039dc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80039de:	4b11      	ldr	r3, [pc, #68]	; (8003a24 <MX_USART2_UART_Init+0x58>)
 80039e0:	2200      	movs	r2, #0
 80039e2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80039e4:	4b0f      	ldr	r3, [pc, #60]	; (8003a24 <MX_USART2_UART_Init+0x58>)
 80039e6:	2200      	movs	r2, #0
 80039e8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80039ea:	4b0e      	ldr	r3, [pc, #56]	; (8003a24 <MX_USART2_UART_Init+0x58>)
 80039ec:	2200      	movs	r2, #0
 80039ee:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80039f0:	4b0c      	ldr	r3, [pc, #48]	; (8003a24 <MX_USART2_UART_Init+0x58>)
 80039f2:	220c      	movs	r2, #12
 80039f4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80039f6:	4b0b      	ldr	r3, [pc, #44]	; (8003a24 <MX_USART2_UART_Init+0x58>)
 80039f8:	2200      	movs	r2, #0
 80039fa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80039fc:	4b09      	ldr	r3, [pc, #36]	; (8003a24 <MX_USART2_UART_Init+0x58>)
 80039fe:	2200      	movs	r2, #0
 8003a00:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003a02:	4b08      	ldr	r3, [pc, #32]	; (8003a24 <MX_USART2_UART_Init+0x58>)
 8003a04:	2200      	movs	r2, #0
 8003a06:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003a08:	4b06      	ldr	r3, [pc, #24]	; (8003a24 <MX_USART2_UART_Init+0x58>)
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003a0e:	4805      	ldr	r0, [pc, #20]	; (8003a24 <MX_USART2_UART_Init+0x58>)
 8003a10:	f003 fc44 	bl	800729c <HAL_UART_Init>
 8003a14:	4603      	mov	r3, r0
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d001      	beq.n	8003a1e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8003a1a:	f7ff fecb 	bl	80037b4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003a1e:	bf00      	nop
 8003a20:	bd80      	pop	{r7, pc}
 8003a22:	bf00      	nop
 8003a24:	200002c4 	.word	0x200002c4
 8003a28:	40004400 	.word	0x40004400

08003a2c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b0ae      	sub	sp, #184	; 0xb8
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a34:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8003a38:	2200      	movs	r2, #0
 8003a3a:	601a      	str	r2, [r3, #0]
 8003a3c:	605a      	str	r2, [r3, #4]
 8003a3e:	609a      	str	r2, [r3, #8]
 8003a40:	60da      	str	r2, [r3, #12]
 8003a42:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003a44:	f107 0314 	add.w	r3, r7, #20
 8003a48:	2290      	movs	r2, #144	; 0x90
 8003a4a:	2100      	movs	r1, #0
 8003a4c:	4618      	mov	r0, r3
 8003a4e:	f004 ff5b 	bl	8008908 <memset>
  if(uartHandle->Instance==USART2)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	4a25      	ldr	r2, [pc, #148]	; (8003aec <HAL_UART_MspInit+0xc0>)
 8003a58:	4293      	cmp	r3, r2
 8003a5a:	d142      	bne.n	8003ae2 <HAL_UART_MspInit+0xb6>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8003a5c:	2380      	movs	r3, #128	; 0x80
 8003a5e:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003a60:	2300      	movs	r3, #0
 8003a62:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003a64:	f107 0314 	add.w	r3, r7, #20
 8003a68:	4618      	mov	r0, r3
 8003a6a:	f002 fc8b 	bl	8006384 <HAL_RCCEx_PeriphCLKConfig>
 8003a6e:	4603      	mov	r3, r0
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d001      	beq.n	8003a78 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8003a74:	f7ff fe9e 	bl	80037b4 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003a78:	4b1d      	ldr	r3, [pc, #116]	; (8003af0 <HAL_UART_MspInit+0xc4>)
 8003a7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a7c:	4a1c      	ldr	r2, [pc, #112]	; (8003af0 <HAL_UART_MspInit+0xc4>)
 8003a7e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003a82:	6413      	str	r3, [r2, #64]	; 0x40
 8003a84:	4b1a      	ldr	r3, [pc, #104]	; (8003af0 <HAL_UART_MspInit+0xc4>)
 8003a86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a8c:	613b      	str	r3, [r7, #16]
 8003a8e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003a90:	4b17      	ldr	r3, [pc, #92]	; (8003af0 <HAL_UART_MspInit+0xc4>)
 8003a92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a94:	4a16      	ldr	r2, [pc, #88]	; (8003af0 <HAL_UART_MspInit+0xc4>)
 8003a96:	f043 0308 	orr.w	r3, r3, #8
 8003a9a:	6313      	str	r3, [r2, #48]	; 0x30
 8003a9c:	4b14      	ldr	r3, [pc, #80]	; (8003af0 <HAL_UART_MspInit+0xc4>)
 8003a9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003aa0:	f003 0308 	and.w	r3, r3, #8
 8003aa4:	60fb      	str	r3, [r7, #12]
 8003aa6:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = DEBUG_UART2TX_Pin|DEBUG_UART2RX_Pin;
 8003aa8:	2360      	movs	r3, #96	; 0x60
 8003aaa:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003aae:	2302      	movs	r3, #2
 8003ab0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ab4:	2300      	movs	r3, #0
 8003ab6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003aba:	2303      	movs	r3, #3
 8003abc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003ac0:	2307      	movs	r3, #7
 8003ac2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003ac6:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8003aca:	4619      	mov	r1, r3
 8003acc:	4809      	ldr	r0, [pc, #36]	; (8003af4 <HAL_UART_MspInit+0xc8>)
 8003ace:	f001 fd7d 	bl	80055cc <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	2100      	movs	r1, #0
 8003ad6:	2026      	movs	r0, #38	; 0x26
 8003ad8:	f001 fcaf 	bl	800543a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003adc:	2026      	movs	r0, #38	; 0x26
 8003ade:	f001 fcc8 	bl	8005472 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8003ae2:	bf00      	nop
 8003ae4:	37b8      	adds	r7, #184	; 0xb8
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	bd80      	pop	{r7, pc}
 8003aea:	bf00      	nop
 8003aec:	40004400 	.word	0x40004400
 8003af0:	40023800 	.word	0x40023800
 8003af4:	40020c00 	.word	0x40020c00

08003af8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003af8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003b30 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003afc:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003afe:	e003      	b.n	8003b08 <LoopCopyDataInit>

08003b00 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003b00:	4b0c      	ldr	r3, [pc, #48]	; (8003b34 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003b02:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003b04:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003b06:	3104      	adds	r1, #4

08003b08 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003b08:	480b      	ldr	r0, [pc, #44]	; (8003b38 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003b0a:	4b0c      	ldr	r3, [pc, #48]	; (8003b3c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003b0c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003b0e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003b10:	d3f6      	bcc.n	8003b00 <CopyDataInit>
  ldr  r2, =_sbss
 8003b12:	4a0b      	ldr	r2, [pc, #44]	; (8003b40 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003b14:	e002      	b.n	8003b1c <LoopFillZerobss>

08003b16 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003b16:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003b18:	f842 3b04 	str.w	r3, [r2], #4

08003b1c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003b1c:	4b09      	ldr	r3, [pc, #36]	; (8003b44 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003b1e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003b20:	d3f9      	bcc.n	8003b16 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003b22:	f7ff fee1 	bl	80038e8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003b26:	f004 fecb 	bl	80088c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003b2a:	f7ff f8c5 	bl	8002cb8 <main>
  bx  lr    
 8003b2e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003b30:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 8003b34:	08009170 	.word	0x08009170
  ldr  r0, =_sdata
 8003b38:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003b3c:	200000d0 	.word	0x200000d0
  ldr  r2, =_sbss
 8003b40:	200000d0 	.word	0x200000d0
  ldr  r3, = _ebss
 8003b44:	20000350 	.word	0x20000350

08003b48 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003b48:	e7fe      	b.n	8003b48 <ADC_IRQHandler>

08003b4a <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003b4a:	b580      	push	{r7, lr}
 8003b4c:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003b4e:	2003      	movs	r0, #3
 8003b50:	f001 fc68 	bl	8005424 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003b54:	2000      	movs	r0, #0
 8003b56:	f000 f805 	bl	8003b64 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003b5a:	f7ff fe59 	bl	8003810 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003b5e:	2300      	movs	r3, #0
}
 8003b60:	4618      	mov	r0, r3
 8003b62:	bd80      	pop	{r7, pc}

08003b64 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	b082      	sub	sp, #8
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003b6c:	4b12      	ldr	r3, [pc, #72]	; (8003bb8 <HAL_InitTick+0x54>)
 8003b6e:	681a      	ldr	r2, [r3, #0]
 8003b70:	4b12      	ldr	r3, [pc, #72]	; (8003bbc <HAL_InitTick+0x58>)
 8003b72:	781b      	ldrb	r3, [r3, #0]
 8003b74:	4619      	mov	r1, r3
 8003b76:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003b7a:	fbb3 f3f1 	udiv	r3, r3, r1
 8003b7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b82:	4618      	mov	r0, r3
 8003b84:	f001 fc83 	bl	800548e <HAL_SYSTICK_Config>
 8003b88:	4603      	mov	r3, r0
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d001      	beq.n	8003b92 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003b8e:	2301      	movs	r3, #1
 8003b90:	e00e      	b.n	8003bb0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	2b0f      	cmp	r3, #15
 8003b96:	d80a      	bhi.n	8003bae <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003b98:	2200      	movs	r2, #0
 8003b9a:	6879      	ldr	r1, [r7, #4]
 8003b9c:	f04f 30ff 	mov.w	r0, #4294967295
 8003ba0:	f001 fc4b 	bl	800543a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003ba4:	4a06      	ldr	r2, [pc, #24]	; (8003bc0 <HAL_InitTick+0x5c>)
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003baa:	2300      	movs	r3, #0
 8003bac:	e000      	b.n	8003bb0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003bae:	2301      	movs	r3, #1
}
 8003bb0:	4618      	mov	r0, r3
 8003bb2:	3708      	adds	r7, #8
 8003bb4:	46bd      	mov	sp, r7
 8003bb6:	bd80      	pop	{r7, pc}
 8003bb8:	200000c4 	.word	0x200000c4
 8003bbc:	200000cc 	.word	0x200000cc
 8003bc0:	200000c8 	.word	0x200000c8

08003bc4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003bc4:	b480      	push	{r7}
 8003bc6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003bc8:	4b06      	ldr	r3, [pc, #24]	; (8003be4 <HAL_IncTick+0x20>)
 8003bca:	781b      	ldrb	r3, [r3, #0]
 8003bcc:	461a      	mov	r2, r3
 8003bce:	4b06      	ldr	r3, [pc, #24]	; (8003be8 <HAL_IncTick+0x24>)
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	4413      	add	r3, r2
 8003bd4:	4a04      	ldr	r2, [pc, #16]	; (8003be8 <HAL_IncTick+0x24>)
 8003bd6:	6013      	str	r3, [r2, #0]
}
 8003bd8:	bf00      	nop
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be0:	4770      	bx	lr
 8003be2:	bf00      	nop
 8003be4:	200000cc 	.word	0x200000cc
 8003be8:	2000034c 	.word	0x2000034c

08003bec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003bec:	b480      	push	{r7}
 8003bee:	af00      	add	r7, sp, #0
  return uwTick;
 8003bf0:	4b03      	ldr	r3, [pc, #12]	; (8003c00 <HAL_GetTick+0x14>)
 8003bf2:	681b      	ldr	r3, [r3, #0]
}
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	46bd      	mov	sp, r7
 8003bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bfc:	4770      	bx	lr
 8003bfe:	bf00      	nop
 8003c00:	2000034c 	.word	0x2000034c

08003c04 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003c04:	b580      	push	{r7, lr}
 8003c06:	b084      	sub	sp, #16
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003c0c:	f7ff ffee 	bl	8003bec <HAL_GetTick>
 8003c10:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c1c:	d005      	beq.n	8003c2a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003c1e:	4b0a      	ldr	r3, [pc, #40]	; (8003c48 <HAL_Delay+0x44>)
 8003c20:	781b      	ldrb	r3, [r3, #0]
 8003c22:	461a      	mov	r2, r3
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	4413      	add	r3, r2
 8003c28:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003c2a:	bf00      	nop
 8003c2c:	f7ff ffde 	bl	8003bec <HAL_GetTick>
 8003c30:	4602      	mov	r2, r0
 8003c32:	68bb      	ldr	r3, [r7, #8]
 8003c34:	1ad3      	subs	r3, r2, r3
 8003c36:	68fa      	ldr	r2, [r7, #12]
 8003c38:	429a      	cmp	r2, r3
 8003c3a:	d8f7      	bhi.n	8003c2c <HAL_Delay+0x28>
  {
  }
}
 8003c3c:	bf00      	nop
 8003c3e:	bf00      	nop
 8003c40:	3710      	adds	r7, #16
 8003c42:	46bd      	mov	sp, r7
 8003c44:	bd80      	pop	{r7, pc}
 8003c46:	bf00      	nop
 8003c48:	200000cc 	.word	0x200000cc

08003c4c <HAL_GetHalVersion>:
/**
  * @brief  Returns the HAL revision
  * @retval version : 0xXYZR (8bits for each decimal, R for RC)
  */
uint32_t HAL_GetHalVersion(void)
{
 8003c4c:	b480      	push	{r7}
 8003c4e:	af00      	add	r7, sp, #0
  return __STM32F7xx_HAL_VERSION;
 8003c50:	4b02      	ldr	r3, [pc, #8]	; (8003c5c <HAL_GetHalVersion+0x10>)
}
 8003c52:	4618      	mov	r0, r3
 8003c54:	46bd      	mov	sp, r7
 8003c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5a:	4770      	bx	lr
 8003c5c:	01030000 	.word	0x01030000

08003c60 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8003c60:	b480      	push	{r7}
 8003c62:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16U);
 8003c64:	4b03      	ldr	r3, [pc, #12]	; (8003c74 <HAL_GetREVID+0x14>)
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	0c1b      	lsrs	r3, r3, #16
}
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c72:	4770      	bx	lr
 8003c74:	e0042000 	.word	0xe0042000

08003c78 <HAL_GetDEVID>:
/**
  * @brief  Returns the device identifier.
  * @retval Device identifier
  */
uint32_t HAL_GetDEVID(void)
{
 8003c78:	b480      	push	{r7}
 8003c7a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) & IDCODE_DEVID_MASK);
 8003c7c:	4b04      	ldr	r3, [pc, #16]	; (8003c90 <HAL_GetDEVID+0x18>)
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
 8003c84:	4618      	mov	r0, r3
 8003c86:	46bd      	mov	sp, r7
 8003c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8c:	4770      	bx	lr
 8003c8e:	bf00      	nop
 8003c90:	e0042000 	.word	0xe0042000

08003c94 <HAL_GetUIDw0>:
/**
  * @brief  Returns first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
 8003c94:	b480      	push	{r7}
 8003c96:	af00      	add	r7, sp, #0
  return(READ_REG(*((uint32_t *)UID_BASE)));
 8003c98:	4b03      	ldr	r3, [pc, #12]	; (8003ca8 <HAL_GetUIDw0+0x14>)
 8003c9a:	681b      	ldr	r3, [r3, #0]
}
 8003c9c:	4618      	mov	r0, r3
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca4:	4770      	bx	lr
 8003ca6:	bf00      	nop
 8003ca8:	1ff0f420 	.word	0x1ff0f420

08003cac <HAL_GetUIDw1>:
/**
  * @brief  Returns second word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
 8003cac:	b480      	push	{r7}
 8003cae:	af00      	add	r7, sp, #0
  return(READ_REG(*((uint32_t *)(UID_BASE + 4U))));
 8003cb0:	4b03      	ldr	r3, [pc, #12]	; (8003cc0 <HAL_GetUIDw1+0x14>)
 8003cb2:	681b      	ldr	r3, [r3, #0]
}
 8003cb4:	4618      	mov	r0, r3
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cbc:	4770      	bx	lr
 8003cbe:	bf00      	nop
 8003cc0:	1ff0f424 	.word	0x1ff0f424

08003cc4 <HAL_GetUIDw2>:
/**
  * @brief  Returns third word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
 8003cc4:	b480      	push	{r7}
 8003cc6:	af00      	add	r7, sp, #0
  return(READ_REG(*((uint32_t *)(UID_BASE + 8U))));
 8003cc8:	4b03      	ldr	r3, [pc, #12]	; (8003cd8 <HAL_GetUIDw2+0x14>)
 8003cca:	681b      	ldr	r3, [r3, #0]
}
 8003ccc:	4618      	mov	r0, r3
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd4:	4770      	bx	lr
 8003cd6:	bf00      	nop
 8003cd8:	1ff0f428 	.word	0x1ff0f428

08003cdc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	b084      	sub	sp, #16
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003ce4:	2300      	movs	r3, #0
 8003ce6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d101      	bne.n	8003cf2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003cee:	2301      	movs	r3, #1
 8003cf0:	e031      	b.n	8003d56 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d109      	bne.n	8003d0e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003cfa:	6878      	ldr	r0, [r7, #4]
 8003cfc:	f7fe fb60 	bl	80023c0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	2200      	movs	r2, #0
 8003d04:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	2200      	movs	r2, #0
 8003d0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d12:	f003 0310 	and.w	r3, r3, #16
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d116      	bne.n	8003d48 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003d1e:	4b10      	ldr	r3, [pc, #64]	; (8003d60 <HAL_ADC_Init+0x84>)
 8003d20:	4013      	ands	r3, r2
 8003d22:	f043 0202 	orr.w	r2, r3, #2
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003d2a:	6878      	ldr	r0, [r7, #4]
 8003d2c:	f000 fb0a 	bl	8004344 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2200      	movs	r2, #0
 8003d34:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d3a:	f023 0303 	bic.w	r3, r3, #3
 8003d3e:	f043 0201 	orr.w	r2, r3, #1
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	641a      	str	r2, [r3, #64]	; 0x40
 8003d46:	e001      	b.n	8003d4c <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003d48:	2301      	movs	r3, #1
 8003d4a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2200      	movs	r2, #0
 8003d50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003d54:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d56:	4618      	mov	r0, r3
 8003d58:	3710      	adds	r7, #16
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	bd80      	pop	{r7, pc}
 8003d5e:	bf00      	nop
 8003d60:	ffffeefd 	.word	0xffffeefd

08003d64 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8003d64:	b480      	push	{r7}
 8003d66:	b085      	sub	sp, #20
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 8003d6c:	2300      	movs	r3, #0
 8003d6e:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d76:	2b01      	cmp	r3, #1
 8003d78:	d101      	bne.n	8003d7e <HAL_ADC_Start+0x1a>
 8003d7a:	2302      	movs	r3, #2
 8003d7c:	e0ad      	b.n	8003eda <HAL_ADC_Start+0x176>
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	2201      	movs	r2, #1
 8003d82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	689b      	ldr	r3, [r3, #8]
 8003d8c:	f003 0301 	and.w	r3, r3, #1
 8003d90:	2b01      	cmp	r3, #1
 8003d92:	d018      	beq.n	8003dc6 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	689a      	ldr	r2, [r3, #8]
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f042 0201 	orr.w	r2, r2, #1
 8003da2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8003da4:	4b50      	ldr	r3, [pc, #320]	; (8003ee8 <HAL_ADC_Start+0x184>)
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	4a50      	ldr	r2, [pc, #320]	; (8003eec <HAL_ADC_Start+0x188>)
 8003daa:	fba2 2303 	umull	r2, r3, r2, r3
 8003dae:	0c9a      	lsrs	r2, r3, #18
 8003db0:	4613      	mov	r3, r2
 8003db2:	005b      	lsls	r3, r3, #1
 8003db4:	4413      	add	r3, r2
 8003db6:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8003db8:	e002      	b.n	8003dc0 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	3b01      	subs	r3, #1
 8003dbe:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d1f9      	bne.n	8003dba <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	689b      	ldr	r3, [r3, #8]
 8003dcc:	f003 0301 	and.w	r3, r3, #1
 8003dd0:	2b01      	cmp	r3, #1
 8003dd2:	d175      	bne.n	8003ec0 <HAL_ADC_Start+0x15c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003dd8:	4b45      	ldr	r3, [pc, #276]	; (8003ef0 <HAL_ADC_Start+0x18c>)
 8003dda:	4013      	ands	r3, r2
 8003ddc:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	685b      	ldr	r3, [r3, #4]
 8003dea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d007      	beq.n	8003e02 <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003df6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003dfa:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e06:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003e0a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e0e:	d106      	bne.n	8003e1e <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e14:	f023 0206 	bic.w	r2, r3, #6
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	645a      	str	r2, [r3, #68]	; 0x44
 8003e1c:	e002      	b.n	8003e24 <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	2200      	movs	r2, #0
 8003e22:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	2200      	movs	r2, #0
 8003e28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8003e34:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8003e36:	4b2f      	ldr	r3, [pc, #188]	; (8003ef4 <HAL_ADC_Start+0x190>)
 8003e38:	685b      	ldr	r3, [r3, #4]
 8003e3a:	f003 031f 	and.w	r3, r3, #31
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d10f      	bne.n	8003e62 <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	689b      	ldr	r3, [r3, #8]
 8003e48:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d143      	bne.n	8003ed8 <HAL_ADC_Start+0x174>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	689a      	ldr	r2, [r3, #8]
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003e5e:	609a      	str	r2, [r3, #8]
 8003e60:	e03a      	b.n	8003ed8 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	4a24      	ldr	r2, [pc, #144]	; (8003ef8 <HAL_ADC_Start+0x194>)
 8003e68:	4293      	cmp	r3, r2
 8003e6a:	d10e      	bne.n	8003e8a <HAL_ADC_Start+0x126>
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	689b      	ldr	r3, [r3, #8]
 8003e72:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d107      	bne.n	8003e8a <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	689a      	ldr	r2, [r3, #8]
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003e88:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8003e8a:	4b1a      	ldr	r3, [pc, #104]	; (8003ef4 <HAL_ADC_Start+0x190>)
 8003e8c:	685b      	ldr	r3, [r3, #4]
 8003e8e:	f003 0310 	and.w	r3, r3, #16
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d120      	bne.n	8003ed8 <HAL_ADC_Start+0x174>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	4a18      	ldr	r2, [pc, #96]	; (8003efc <HAL_ADC_Start+0x198>)
 8003e9c:	4293      	cmp	r3, r2
 8003e9e:	d11b      	bne.n	8003ed8 <HAL_ADC_Start+0x174>
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	689b      	ldr	r3, [r3, #8]
 8003ea6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d114      	bne.n	8003ed8 <HAL_ADC_Start+0x174>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	689a      	ldr	r2, [r3, #8]
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003ebc:	609a      	str	r2, [r3, #8]
 8003ebe:	e00b      	b.n	8003ed8 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ec4:	f043 0210 	orr.w	r2, r3, #16
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ed0:	f043 0201 	orr.w	r2, r3, #1
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8003ed8:	2300      	movs	r3, #0
}
 8003eda:	4618      	mov	r0, r3
 8003edc:	3714      	adds	r7, #20
 8003ede:	46bd      	mov	sp, r7
 8003ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee4:	4770      	bx	lr
 8003ee6:	bf00      	nop
 8003ee8:	200000c4 	.word	0x200000c4
 8003eec:	431bde83 	.word	0x431bde83
 8003ef0:	fffff8fe 	.word	0xfffff8fe
 8003ef4:	40012300 	.word	0x40012300
 8003ef8:	40012000 	.word	0x40012000
 8003efc:	40012200 	.word	0x40012200

08003f00 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8003f00:	b480      	push	{r7}
 8003f02:	b083      	sub	sp, #12
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f0e:	2b01      	cmp	r3, #1
 8003f10:	d101      	bne.n	8003f16 <HAL_ADC_Stop+0x16>
 8003f12:	2302      	movs	r3, #2
 8003f14:	e01f      	b.n	8003f56 <HAL_ADC_Stop+0x56>
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	2201      	movs	r2, #1
 8003f1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	689a      	ldr	r2, [r3, #8]
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f022 0201 	bic.w	r2, r2, #1
 8003f2c:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	689b      	ldr	r3, [r3, #8]
 8003f34:	f003 0301 	and.w	r3, r3, #1
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d107      	bne.n	8003f4c <HAL_ADC_Stop+0x4c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003f40:	4b08      	ldr	r3, [pc, #32]	; (8003f64 <HAL_ADC_Stop+0x64>)
 8003f42:	4013      	ands	r3, r2
 8003f44:	f043 0201 	orr.w	r2, r3, #1
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2200      	movs	r2, #0
 8003f50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003f54:	2300      	movs	r3, #0
}
 8003f56:	4618      	mov	r0, r3
 8003f58:	370c      	adds	r7, #12
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f60:	4770      	bx	lr
 8003f62:	bf00      	nop
 8003f64:	ffffeefe 	.word	0xffffeefe

08003f68 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8003f68:	b580      	push	{r7, lr}
 8003f6a:	b084      	sub	sp, #16
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	6078      	str	r0, [r7, #4]
 8003f70:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8003f72:	2300      	movs	r3, #0
 8003f74:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	689b      	ldr	r3, [r3, #8]
 8003f7c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f80:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f84:	d113      	bne.n	8003fae <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	689b      	ldr	r3, [r3, #8]
 8003f8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8003f90:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003f94:	d10b      	bne.n	8003fae <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f9a:	f043 0220 	orr.w	r2, r3, #32
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8003faa:	2301      	movs	r3, #1
 8003fac:	e063      	b.n	8004076 <HAL_ADC_PollForConversion+0x10e>
  }
 
  /* Get tick */ 
  tickstart = HAL_GetTick();
 8003fae:	f7ff fe1d 	bl	8003bec <HAL_GetTick>
 8003fb2:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003fb4:	e021      	b.n	8003ffa <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8003fb6:	683b      	ldr	r3, [r7, #0]
 8003fb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fbc:	d01d      	beq.n	8003ffa <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 8003fbe:	683b      	ldr	r3, [r7, #0]
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d007      	beq.n	8003fd4 <HAL_ADC_PollForConversion+0x6c>
 8003fc4:	f7ff fe12 	bl	8003bec <HAL_GetTick>
 8003fc8:	4602      	mov	r2, r0
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	1ad3      	subs	r3, r2, r3
 8003fce:	683a      	ldr	r2, [r7, #0]
 8003fd0:	429a      	cmp	r2, r3
 8003fd2:	d212      	bcs.n	8003ffa <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f003 0302 	and.w	r3, r3, #2
 8003fde:	2b02      	cmp	r3, #2
 8003fe0:	d00b      	beq.n	8003ffa <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fe6:	f043 0204 	orr.w	r2, r3, #4
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8003ff6:	2303      	movs	r3, #3
 8003ff8:	e03d      	b.n	8004076 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f003 0302 	and.w	r3, r3, #2
 8004004:	2b02      	cmp	r3, #2
 8004006:	d1d6      	bne.n	8003fb6 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f06f 0212 	mvn.w	r2, #18
 8004010:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004016:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F7, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	689b      	ldr	r3, [r3, #8]
 8004024:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004028:	2b00      	cmp	r3, #0
 800402a:	d123      	bne.n	8004074 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	699b      	ldr	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004030:	2b00      	cmp	r3, #0
 8004032:	d11f      	bne.n	8004074 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800403a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800403e:	2b00      	cmp	r3, #0
 8004040:	d006      	beq.n	8004050 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	689b      	ldr	r3, [r3, #8]
 8004048:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800404c:	2b00      	cmp	r3, #0
 800404e:	d111      	bne.n	8004074 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004054:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004060:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004064:	2b00      	cmp	r3, #0
 8004066:	d105      	bne.n	8004074 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800406c:	f043 0201 	orr.w	r2, r3, #1
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8004074:	2300      	movs	r3, #0
}
 8004076:	4618      	mov	r0, r3
 8004078:	3710      	adds	r7, #16
 800407a:	46bd      	mov	sp, r7
 800407c:	bd80      	pop	{r7, pc}

0800407e <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 800407e:	b480      	push	{r7}
 8004080:	b083      	sub	sp, #12
 8004082:	af00      	add	r7, sp, #0
 8004084:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800408c:	4618      	mov	r0, r3
 800408e:	370c      	adds	r7, #12
 8004090:	46bd      	mov	sp, r7
 8004092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004096:	4770      	bx	lr

08004098 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004098:	b480      	push	{r7}
 800409a:	b085      	sub	sp, #20
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]
 80040a0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 80040a2:	2300      	movs	r3, #0
 80040a4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80040ac:	2b01      	cmp	r3, #1
 80040ae:	d101      	bne.n	80040b4 <HAL_ADC_ConfigChannel+0x1c>
 80040b0:	2302      	movs	r3, #2
 80040b2:	e136      	b.n	8004322 <HAL_ADC_ConfigChannel+0x28a>
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2201      	movs	r2, #1
 80040b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 80040bc:	683b      	ldr	r3, [r7, #0]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	2b09      	cmp	r3, #9
 80040c2:	d93a      	bls.n	800413a <HAL_ADC_ConfigChannel+0xa2>
 80040c4:	683b      	ldr	r3, [r7, #0]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80040cc:	d035      	beq.n	800413a <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	68d9      	ldr	r1, [r3, #12]
 80040d4:	683b      	ldr	r3, [r7, #0]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	b29b      	uxth	r3, r3
 80040da:	461a      	mov	r2, r3
 80040dc:	4613      	mov	r3, r2
 80040de:	005b      	lsls	r3, r3, #1
 80040e0:	4413      	add	r3, r2
 80040e2:	3b1e      	subs	r3, #30
 80040e4:	2207      	movs	r2, #7
 80040e6:	fa02 f303 	lsl.w	r3, r2, r3
 80040ea:	43da      	mvns	r2, r3
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	400a      	ands	r2, r1
 80040f2:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80040f4:	683b      	ldr	r3, [r7, #0]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	4a8d      	ldr	r2, [pc, #564]	; (8004330 <HAL_ADC_ConfigChannel+0x298>)
 80040fa:	4293      	cmp	r3, r2
 80040fc:	d10a      	bne.n	8004114 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	68d9      	ldr	r1, [r3, #12]
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	689b      	ldr	r3, [r3, #8]
 8004108:	061a      	lsls	r2, r3, #24
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	430a      	orrs	r2, r1
 8004110:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004112:	e035      	b.n	8004180 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	68d9      	ldr	r1, [r3, #12]
 800411a:	683b      	ldr	r3, [r7, #0]
 800411c:	689a      	ldr	r2, [r3, #8]
 800411e:	683b      	ldr	r3, [r7, #0]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	b29b      	uxth	r3, r3
 8004124:	4618      	mov	r0, r3
 8004126:	4603      	mov	r3, r0
 8004128:	005b      	lsls	r3, r3, #1
 800412a:	4403      	add	r3, r0
 800412c:	3b1e      	subs	r3, #30
 800412e:	409a      	lsls	r2, r3
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	430a      	orrs	r2, r1
 8004136:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004138:	e022      	b.n	8004180 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	6919      	ldr	r1, [r3, #16]
 8004140:	683b      	ldr	r3, [r7, #0]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	b29b      	uxth	r3, r3
 8004146:	461a      	mov	r2, r3
 8004148:	4613      	mov	r3, r2
 800414a:	005b      	lsls	r3, r3, #1
 800414c:	4413      	add	r3, r2
 800414e:	2207      	movs	r2, #7
 8004150:	fa02 f303 	lsl.w	r3, r2, r3
 8004154:	43da      	mvns	r2, r3
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	400a      	ands	r2, r1
 800415c:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	6919      	ldr	r1, [r3, #16]
 8004164:	683b      	ldr	r3, [r7, #0]
 8004166:	689a      	ldr	r2, [r3, #8]
 8004168:	683b      	ldr	r3, [r7, #0]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	b29b      	uxth	r3, r3
 800416e:	4618      	mov	r0, r3
 8004170:	4603      	mov	r3, r0
 8004172:	005b      	lsls	r3, r3, #1
 8004174:	4403      	add	r3, r0
 8004176:	409a      	lsls	r2, r3
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	430a      	orrs	r2, r1
 800417e:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8004180:	683b      	ldr	r3, [r7, #0]
 8004182:	685b      	ldr	r3, [r3, #4]
 8004184:	2b06      	cmp	r3, #6
 8004186:	d824      	bhi.n	80041d2 <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800418e:	683b      	ldr	r3, [r7, #0]
 8004190:	685a      	ldr	r2, [r3, #4]
 8004192:	4613      	mov	r3, r2
 8004194:	009b      	lsls	r3, r3, #2
 8004196:	4413      	add	r3, r2
 8004198:	3b05      	subs	r3, #5
 800419a:	221f      	movs	r2, #31
 800419c:	fa02 f303 	lsl.w	r3, r2, r3
 80041a0:	43da      	mvns	r2, r3
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	400a      	ands	r2, r1
 80041a8:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80041b0:	683b      	ldr	r3, [r7, #0]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	b29b      	uxth	r3, r3
 80041b6:	4618      	mov	r0, r3
 80041b8:	683b      	ldr	r3, [r7, #0]
 80041ba:	685a      	ldr	r2, [r3, #4]
 80041bc:	4613      	mov	r3, r2
 80041be:	009b      	lsls	r3, r3, #2
 80041c0:	4413      	add	r3, r2
 80041c2:	3b05      	subs	r3, #5
 80041c4:	fa00 f203 	lsl.w	r2, r0, r3
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	430a      	orrs	r2, r1
 80041ce:	635a      	str	r2, [r3, #52]	; 0x34
 80041d0:	e04c      	b.n	800426c <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 80041d2:	683b      	ldr	r3, [r7, #0]
 80041d4:	685b      	ldr	r3, [r3, #4]
 80041d6:	2b0c      	cmp	r3, #12
 80041d8:	d824      	bhi.n	8004224 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80041e0:	683b      	ldr	r3, [r7, #0]
 80041e2:	685a      	ldr	r2, [r3, #4]
 80041e4:	4613      	mov	r3, r2
 80041e6:	009b      	lsls	r3, r3, #2
 80041e8:	4413      	add	r3, r2
 80041ea:	3b23      	subs	r3, #35	; 0x23
 80041ec:	221f      	movs	r2, #31
 80041ee:	fa02 f303 	lsl.w	r3, r2, r3
 80041f2:	43da      	mvns	r2, r3
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	400a      	ands	r2, r1
 80041fa:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	b29b      	uxth	r3, r3
 8004208:	4618      	mov	r0, r3
 800420a:	683b      	ldr	r3, [r7, #0]
 800420c:	685a      	ldr	r2, [r3, #4]
 800420e:	4613      	mov	r3, r2
 8004210:	009b      	lsls	r3, r3, #2
 8004212:	4413      	add	r3, r2
 8004214:	3b23      	subs	r3, #35	; 0x23
 8004216:	fa00 f203 	lsl.w	r2, r0, r3
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	430a      	orrs	r2, r1
 8004220:	631a      	str	r2, [r3, #48]	; 0x30
 8004222:	e023      	b.n	800426c <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800422a:	683b      	ldr	r3, [r7, #0]
 800422c:	685a      	ldr	r2, [r3, #4]
 800422e:	4613      	mov	r3, r2
 8004230:	009b      	lsls	r3, r3, #2
 8004232:	4413      	add	r3, r2
 8004234:	3b41      	subs	r3, #65	; 0x41
 8004236:	221f      	movs	r2, #31
 8004238:	fa02 f303 	lsl.w	r3, r2, r3
 800423c:	43da      	mvns	r2, r3
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	400a      	ands	r2, r1
 8004244:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800424c:	683b      	ldr	r3, [r7, #0]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	b29b      	uxth	r3, r3
 8004252:	4618      	mov	r0, r3
 8004254:	683b      	ldr	r3, [r7, #0]
 8004256:	685a      	ldr	r2, [r3, #4]
 8004258:	4613      	mov	r3, r2
 800425a:	009b      	lsls	r3, r3, #2
 800425c:	4413      	add	r3, r2
 800425e:	3b41      	subs	r3, #65	; 0x41
 8004260:	fa00 f203 	lsl.w	r2, r0, r3
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	430a      	orrs	r2, r1
 800426a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	4a30      	ldr	r2, [pc, #192]	; (8004334 <HAL_ADC_ConfigChannel+0x29c>)
 8004272:	4293      	cmp	r3, r2
 8004274:	d10a      	bne.n	800428c <HAL_ADC_ConfigChannel+0x1f4>
 8004276:	683b      	ldr	r3, [r7, #0]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800427e:	d105      	bne.n	800428c <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8004280:	4b2d      	ldr	r3, [pc, #180]	; (8004338 <HAL_ADC_ConfigChannel+0x2a0>)
 8004282:	685b      	ldr	r3, [r3, #4]
 8004284:	4a2c      	ldr	r2, [pc, #176]	; (8004338 <HAL_ADC_ConfigChannel+0x2a0>)
 8004286:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 800428a:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	4a28      	ldr	r2, [pc, #160]	; (8004334 <HAL_ADC_ConfigChannel+0x29c>)
 8004292:	4293      	cmp	r3, r2
 8004294:	d10f      	bne.n	80042b6 <HAL_ADC_ConfigChannel+0x21e>
 8004296:	683b      	ldr	r3, [r7, #0]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	2b12      	cmp	r3, #18
 800429c:	d10b      	bne.n	80042b6 <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 800429e:	4b26      	ldr	r3, [pc, #152]	; (8004338 <HAL_ADC_ConfigChannel+0x2a0>)
 80042a0:	685b      	ldr	r3, [r3, #4]
 80042a2:	4a25      	ldr	r2, [pc, #148]	; (8004338 <HAL_ADC_ConfigChannel+0x2a0>)
 80042a4:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80042a8:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 80042aa:	4b23      	ldr	r3, [pc, #140]	; (8004338 <HAL_ADC_ConfigChannel+0x2a0>)
 80042ac:	685b      	ldr	r3, [r3, #4]
 80042ae:	4a22      	ldr	r2, [pc, #136]	; (8004338 <HAL_ADC_ConfigChannel+0x2a0>)
 80042b0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80042b4:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	4a1e      	ldr	r2, [pc, #120]	; (8004334 <HAL_ADC_ConfigChannel+0x29c>)
 80042bc:	4293      	cmp	r3, r2
 80042be:	d12b      	bne.n	8004318 <HAL_ADC_ConfigChannel+0x280>
 80042c0:	683b      	ldr	r3, [r7, #0]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	4a1a      	ldr	r2, [pc, #104]	; (8004330 <HAL_ADC_ConfigChannel+0x298>)
 80042c6:	4293      	cmp	r3, r2
 80042c8:	d003      	beq.n	80042d2 <HAL_ADC_ConfigChannel+0x23a>
 80042ca:	683b      	ldr	r3, [r7, #0]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	2b11      	cmp	r3, #17
 80042d0:	d122      	bne.n	8004318 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 80042d2:	4b19      	ldr	r3, [pc, #100]	; (8004338 <HAL_ADC_ConfigChannel+0x2a0>)
 80042d4:	685b      	ldr	r3, [r3, #4]
 80042d6:	4a18      	ldr	r2, [pc, #96]	; (8004338 <HAL_ADC_ConfigChannel+0x2a0>)
 80042d8:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80042dc:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 80042de:	4b16      	ldr	r3, [pc, #88]	; (8004338 <HAL_ADC_ConfigChannel+0x2a0>)
 80042e0:	685b      	ldr	r3, [r3, #4]
 80042e2:	4a15      	ldr	r2, [pc, #84]	; (8004338 <HAL_ADC_ConfigChannel+0x2a0>)
 80042e4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80042e8:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80042ea:	683b      	ldr	r3, [r7, #0]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	4a10      	ldr	r2, [pc, #64]	; (8004330 <HAL_ADC_ConfigChannel+0x298>)
 80042f0:	4293      	cmp	r3, r2
 80042f2:	d111      	bne.n	8004318 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80042f4:	4b11      	ldr	r3, [pc, #68]	; (800433c <HAL_ADC_ConfigChannel+0x2a4>)
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	4a11      	ldr	r2, [pc, #68]	; (8004340 <HAL_ADC_ConfigChannel+0x2a8>)
 80042fa:	fba2 2303 	umull	r2, r3, r2, r3
 80042fe:	0c9a      	lsrs	r2, r3, #18
 8004300:	4613      	mov	r3, r2
 8004302:	009b      	lsls	r3, r3, #2
 8004304:	4413      	add	r3, r2
 8004306:	005b      	lsls	r3, r3, #1
 8004308:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 800430a:	e002      	b.n	8004312 <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	3b01      	subs	r3, #1
 8004310:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	2b00      	cmp	r3, #0
 8004316:	d1f9      	bne.n	800430c <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2200      	movs	r2, #0
 800431c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8004320:	2300      	movs	r3, #0
}
 8004322:	4618      	mov	r0, r3
 8004324:	3714      	adds	r7, #20
 8004326:	46bd      	mov	sp, r7
 8004328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800432c:	4770      	bx	lr
 800432e:	bf00      	nop
 8004330:	10000012 	.word	0x10000012
 8004334:	40012000 	.word	0x40012000
 8004338:	40012300 	.word	0x40012300
 800433c:	200000c4 	.word	0x200000c4
 8004340:	431bde83 	.word	0x431bde83

08004344 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004344:	b480      	push	{r7}
 8004346:	b083      	sub	sp, #12
 8004348:	af00      	add	r7, sp, #0
 800434a:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 800434c:	4b78      	ldr	r3, [pc, #480]	; (8004530 <ADC_Init+0x1ec>)
 800434e:	685b      	ldr	r3, [r3, #4]
 8004350:	4a77      	ldr	r2, [pc, #476]	; (8004530 <ADC_Init+0x1ec>)
 8004352:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8004356:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8004358:	4b75      	ldr	r3, [pc, #468]	; (8004530 <ADC_Init+0x1ec>)
 800435a:	685a      	ldr	r2, [r3, #4]
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	685b      	ldr	r3, [r3, #4]
 8004360:	4973      	ldr	r1, [pc, #460]	; (8004530 <ADC_Init+0x1ec>)
 8004362:	4313      	orrs	r3, r2
 8004364:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	685a      	ldr	r2, [r3, #4]
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004374:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	6859      	ldr	r1, [r3, #4]
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	691b      	ldr	r3, [r3, #16]
 8004380:	021a      	lsls	r2, r3, #8
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	430a      	orrs	r2, r1
 8004388:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	685a      	ldr	r2, [r3, #4]
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8004398:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	6859      	ldr	r1, [r3, #4]
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	689a      	ldr	r2, [r3, #8]
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	430a      	orrs	r2, r1
 80043aa:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	689a      	ldr	r2, [r3, #8]
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80043ba:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	6899      	ldr	r1, [r3, #8]
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	68da      	ldr	r2, [r3, #12]
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	430a      	orrs	r2, r1
 80043cc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043d2:	4a58      	ldr	r2, [pc, #352]	; (8004534 <ADC_Init+0x1f0>)
 80043d4:	4293      	cmp	r3, r2
 80043d6:	d022      	beq.n	800441e <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	689a      	ldr	r2, [r3, #8]
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80043e6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	6899      	ldr	r1, [r3, #8]
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	430a      	orrs	r2, r1
 80043f8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	689a      	ldr	r2, [r3, #8]
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004408:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	6899      	ldr	r1, [r3, #8]
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	430a      	orrs	r2, r1
 800441a:	609a      	str	r2, [r3, #8]
 800441c:	e00f      	b.n	800443e <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	689a      	ldr	r2, [r3, #8]
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800442c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	689a      	ldr	r2, [r3, #8]
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800443c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	689a      	ldr	r2, [r3, #8]
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f022 0202 	bic.w	r2, r2, #2
 800444c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	6899      	ldr	r1, [r3, #8]
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	699b      	ldr	r3, [r3, #24]
 8004458:	005a      	lsls	r2, r3, #1
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	430a      	orrs	r2, r1
 8004460:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004468:	2b00      	cmp	r3, #0
 800446a:	d01b      	beq.n	80044a4 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	685a      	ldr	r2, [r3, #4]
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800447a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	685a      	ldr	r2, [r3, #4]
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800448a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	6859      	ldr	r1, [r3, #4]
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004496:	3b01      	subs	r3, #1
 8004498:	035a      	lsls	r2, r3, #13
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	430a      	orrs	r2, r1
 80044a0:	605a      	str	r2, [r3, #4]
 80044a2:	e007      	b.n	80044b4 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	685a      	ldr	r2, [r3, #4]
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80044b2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80044c2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	69db      	ldr	r3, [r3, #28]
 80044ce:	3b01      	subs	r3, #1
 80044d0:	051a      	lsls	r2, r3, #20
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	430a      	orrs	r2, r1
 80044d8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	689a      	ldr	r2, [r3, #8]
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80044e8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	6899      	ldr	r1, [r3, #8]
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80044f6:	025a      	lsls	r2, r3, #9
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	430a      	orrs	r2, r1
 80044fe:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	689a      	ldr	r2, [r3, #8]
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800450e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	6899      	ldr	r1, [r3, #8]
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	695b      	ldr	r3, [r3, #20]
 800451a:	029a      	lsls	r2, r3, #10
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	430a      	orrs	r2, r1
 8004522:	609a      	str	r2, [r3, #8]
}
 8004524:	bf00      	nop
 8004526:	370c      	adds	r7, #12
 8004528:	46bd      	mov	sp, r7
 800452a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800452e:	4770      	bx	lr
 8004530:	40012300 	.word	0x40012300
 8004534:	0f000001 	.word	0x0f000001

08004538 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8004538:	b580      	push	{r7, lr}
 800453a:	b084      	sub	sp, #16
 800453c:	af00      	add	r7, sp, #0
 800453e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2b00      	cmp	r3, #0
 8004544:	d101      	bne.n	800454a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8004546:	2301      	movs	r3, #1
 8004548:	e0ed      	b.n	8004726 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004550:	b2db      	uxtb	r3, r3
 8004552:	2b00      	cmp	r3, #0
 8004554:	d102      	bne.n	800455c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8004556:	6878      	ldr	r0, [r7, #4]
 8004558:	f7fe f8e2 	bl	8002720 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	681a      	ldr	r2, [r3, #0]
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f042 0201 	orr.w	r2, r2, #1
 800456a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800456c:	f7ff fb3e 	bl	8003bec <HAL_GetTick>
 8004570:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8004572:	e012      	b.n	800459a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004574:	f7ff fb3a 	bl	8003bec <HAL_GetTick>
 8004578:	4602      	mov	r2, r0
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	1ad3      	subs	r3, r2, r3
 800457e:	2b0a      	cmp	r3, #10
 8004580:	d90b      	bls.n	800459a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004586:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	2205      	movs	r2, #5
 8004592:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8004596:	2301      	movs	r3, #1
 8004598:	e0c5      	b.n	8004726 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	685b      	ldr	r3, [r3, #4]
 80045a0:	f003 0301 	and.w	r3, r3, #1
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d0e5      	beq.n	8004574 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	681a      	ldr	r2, [r3, #0]
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f022 0202 	bic.w	r2, r2, #2
 80045b6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80045b8:	f7ff fb18 	bl	8003bec <HAL_GetTick>
 80045bc:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80045be:	e012      	b.n	80045e6 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80045c0:	f7ff fb14 	bl	8003bec <HAL_GetTick>
 80045c4:	4602      	mov	r2, r0
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	1ad3      	subs	r3, r2, r3
 80045ca:	2b0a      	cmp	r3, #10
 80045cc:	d90b      	bls.n	80045e6 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045d2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	2205      	movs	r2, #5
 80045de:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80045e2:	2301      	movs	r3, #1
 80045e4:	e09f      	b.n	8004726 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	685b      	ldr	r3, [r3, #4]
 80045ec:	f003 0302 	and.w	r3, r3, #2
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d1e5      	bne.n	80045c0 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	7e1b      	ldrb	r3, [r3, #24]
 80045f8:	2b01      	cmp	r3, #1
 80045fa:	d108      	bne.n	800460e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	681a      	ldr	r2, [r3, #0]
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800460a:	601a      	str	r2, [r3, #0]
 800460c:	e007      	b.n	800461e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	681a      	ldr	r2, [r3, #0]
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800461c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	7e5b      	ldrb	r3, [r3, #25]
 8004622:	2b01      	cmp	r3, #1
 8004624:	d108      	bne.n	8004638 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	681a      	ldr	r2, [r3, #0]
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004634:	601a      	str	r2, [r3, #0]
 8004636:	e007      	b.n	8004648 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	681a      	ldr	r2, [r3, #0]
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004646:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	7e9b      	ldrb	r3, [r3, #26]
 800464c:	2b01      	cmp	r3, #1
 800464e:	d108      	bne.n	8004662 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	681a      	ldr	r2, [r3, #0]
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f042 0220 	orr.w	r2, r2, #32
 800465e:	601a      	str	r2, [r3, #0]
 8004660:	e007      	b.n	8004672 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	681a      	ldr	r2, [r3, #0]
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f022 0220 	bic.w	r2, r2, #32
 8004670:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	7edb      	ldrb	r3, [r3, #27]
 8004676:	2b01      	cmp	r3, #1
 8004678:	d108      	bne.n	800468c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	681a      	ldr	r2, [r3, #0]
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f022 0210 	bic.w	r2, r2, #16
 8004688:	601a      	str	r2, [r3, #0]
 800468a:	e007      	b.n	800469c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	681a      	ldr	r2, [r3, #0]
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f042 0210 	orr.w	r2, r2, #16
 800469a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	7f1b      	ldrb	r3, [r3, #28]
 80046a0:	2b01      	cmp	r3, #1
 80046a2:	d108      	bne.n	80046b6 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	681a      	ldr	r2, [r3, #0]
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f042 0208 	orr.w	r2, r2, #8
 80046b2:	601a      	str	r2, [r3, #0]
 80046b4:	e007      	b.n	80046c6 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	681a      	ldr	r2, [r3, #0]
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f022 0208 	bic.w	r2, r2, #8
 80046c4:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	7f5b      	ldrb	r3, [r3, #29]
 80046ca:	2b01      	cmp	r3, #1
 80046cc:	d108      	bne.n	80046e0 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	681a      	ldr	r2, [r3, #0]
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f042 0204 	orr.w	r2, r2, #4
 80046dc:	601a      	str	r2, [r3, #0]
 80046de:	e007      	b.n	80046f0 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	681a      	ldr	r2, [r3, #0]
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f022 0204 	bic.w	r2, r2, #4
 80046ee:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	689a      	ldr	r2, [r3, #8]
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	68db      	ldr	r3, [r3, #12]
 80046f8:	431a      	orrs	r2, r3
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	691b      	ldr	r3, [r3, #16]
 80046fe:	431a      	orrs	r2, r3
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	695b      	ldr	r3, [r3, #20]
 8004704:	ea42 0103 	orr.w	r1, r2, r3
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	685b      	ldr	r3, [r3, #4]
 800470c:	1e5a      	subs	r2, r3, #1
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	430a      	orrs	r2, r1
 8004714:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	2200      	movs	r2, #0
 800471a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	2201      	movs	r2, #1
 8004720:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8004724:	2300      	movs	r3, #0
}
 8004726:	4618      	mov	r0, r3
 8004728:	3710      	adds	r7, #16
 800472a:	46bd      	mov	sp, r7
 800472c:	bd80      	pop	{r7, pc}
	...

08004730 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8004730:	b480      	push	{r7}
 8004732:	b087      	sub	sp, #28
 8004734:	af00      	add	r7, sp, #0
 8004736:	6078      	str	r0, [r7, #4]
 8004738:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004746:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8004748:	7cfb      	ldrb	r3, [r7, #19]
 800474a:	2b01      	cmp	r3, #1
 800474c:	d003      	beq.n	8004756 <HAL_CAN_ConfigFilter+0x26>
 800474e:	7cfb      	ldrb	r3, [r7, #19]
 8004750:	2b02      	cmp	r3, #2
 8004752:	f040 80c7 	bne.w	80048e4 <HAL_CAN_ConfigFilter+0x1b4>
    assert_param(IS_CAN_FILTER_FIFO(sFilterConfig->FilterFIFOAssignment));
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if defined(CAN3)
    /* Check the CAN instance */
    if (hcan->Instance == CAN3)
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	4a69      	ldr	r2, [pc, #420]	; (8004900 <HAL_CAN_ConfigFilter+0x1d0>)
 800475c:	4293      	cmp	r3, r2
 800475e:	d001      	beq.n	8004764 <HAL_CAN_ConfigFilter+0x34>
    }
    else
    {
      /* CAN1 and CAN2 are dual instances with 28 common filters banks */
      /* Select master instance to access the filter banks */
      can_ip = CAN1;
 8004760:	4b68      	ldr	r3, [pc, #416]	; (8004904 <HAL_CAN_ConfigFilter+0x1d4>)
 8004762:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8004764:	697b      	ldr	r3, [r7, #20]
 8004766:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800476a:	f043 0201 	orr.w	r2, r3, #1
 800476e:	697b      	ldr	r3, [r7, #20]
 8004770:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#if defined(CAN3)
    /* Check the CAN instance */
    if (can_ip == CAN1)
 8004774:	697b      	ldr	r3, [r7, #20]
 8004776:	4a63      	ldr	r2, [pc, #396]	; (8004904 <HAL_CAN_ConfigFilter+0x1d4>)
 8004778:	4293      	cmp	r3, r2
 800477a:	d111      	bne.n	80047a0 <HAL_CAN_ConfigFilter+0x70>
    {
      /* Select the start filter number of CAN2 slave instance */
      CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 800477c:	697b      	ldr	r3, [r7, #20]
 800477e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004782:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8004786:	697b      	ldr	r3, [r7, #20]
 8004788:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 800478c:	697b      	ldr	r3, [r7, #20]
 800478e:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8004792:	683b      	ldr	r3, [r7, #0]
 8004794:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004796:	021b      	lsls	r3, r3, #8
 8004798:	431a      	orrs	r2, r3
 800479a:	697b      	ldr	r3, [r7, #20]
 800479c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80047a0:	683b      	ldr	r3, [r7, #0]
 80047a2:	695b      	ldr	r3, [r3, #20]
 80047a4:	f003 031f 	and.w	r3, r3, #31
 80047a8:	2201      	movs	r2, #1
 80047aa:	fa02 f303 	lsl.w	r3, r2, r3
 80047ae:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80047b0:	697b      	ldr	r3, [r7, #20]
 80047b2:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	43db      	mvns	r3, r3
 80047ba:	401a      	ands	r2, r3
 80047bc:	697b      	ldr	r3, [r7, #20]
 80047be:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80047c2:	683b      	ldr	r3, [r7, #0]
 80047c4:	69db      	ldr	r3, [r3, #28]
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d123      	bne.n	8004812 <HAL_CAN_ConfigFilter+0xe2>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80047ca:	697b      	ldr	r3, [r7, #20]
 80047cc:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	43db      	mvns	r3, r3
 80047d4:	401a      	ands	r2, r3
 80047d6:	697b      	ldr	r3, [r7, #20]
 80047d8:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80047dc:	683b      	ldr	r3, [r7, #0]
 80047de:	68db      	ldr	r3, [r3, #12]
 80047e0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	685b      	ldr	r3, [r3, #4]
 80047e6:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80047e8:	683a      	ldr	r2, [r7, #0]
 80047ea:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80047ec:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80047ee:	697b      	ldr	r3, [r7, #20]
 80047f0:	3248      	adds	r2, #72	; 0x48
 80047f2:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80047f6:	683b      	ldr	r3, [r7, #0]
 80047f8:	689b      	ldr	r3, [r3, #8]
 80047fa:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80047fc:	683b      	ldr	r3, [r7, #0]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004806:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004808:	6979      	ldr	r1, [r7, #20]
 800480a:	3348      	adds	r3, #72	; 0x48
 800480c:	00db      	lsls	r3, r3, #3
 800480e:	440b      	add	r3, r1
 8004810:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8004812:	683b      	ldr	r3, [r7, #0]
 8004814:	69db      	ldr	r3, [r3, #28]
 8004816:	2b01      	cmp	r3, #1
 8004818:	d122      	bne.n	8004860 <HAL_CAN_ConfigFilter+0x130>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800481a:	697b      	ldr	r3, [r7, #20]
 800481c:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	431a      	orrs	r2, r3
 8004824:	697b      	ldr	r3, [r7, #20]
 8004826:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800482a:	683b      	ldr	r3, [r7, #0]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8004830:	683b      	ldr	r3, [r7, #0]
 8004832:	685b      	ldr	r3, [r3, #4]
 8004834:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004836:	683a      	ldr	r2, [r7, #0]
 8004838:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800483a:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800483c:	697b      	ldr	r3, [r7, #20]
 800483e:	3248      	adds	r2, #72	; 0x48
 8004840:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004844:	683b      	ldr	r3, [r7, #0]
 8004846:	689b      	ldr	r3, [r3, #8]
 8004848:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800484a:	683b      	ldr	r3, [r7, #0]
 800484c:	68db      	ldr	r3, [r3, #12]
 800484e:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004850:	683b      	ldr	r3, [r7, #0]
 8004852:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004854:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004856:	6979      	ldr	r1, [r7, #20]
 8004858:	3348      	adds	r3, #72	; 0x48
 800485a:	00db      	lsls	r3, r3, #3
 800485c:	440b      	add	r3, r1
 800485e:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8004860:	683b      	ldr	r3, [r7, #0]
 8004862:	699b      	ldr	r3, [r3, #24]
 8004864:	2b00      	cmp	r3, #0
 8004866:	d109      	bne.n	800487c <HAL_CAN_ConfigFilter+0x14c>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8004868:	697b      	ldr	r3, [r7, #20]
 800486a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	43db      	mvns	r3, r3
 8004872:	401a      	ands	r2, r3
 8004874:	697b      	ldr	r3, [r7, #20]
 8004876:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 800487a:	e007      	b.n	800488c <HAL_CAN_ConfigFilter+0x15c>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800487c:	697b      	ldr	r3, [r7, #20]
 800487e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	431a      	orrs	r2, r3
 8004886:	697b      	ldr	r3, [r7, #20]
 8004888:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800488c:	683b      	ldr	r3, [r7, #0]
 800488e:	691b      	ldr	r3, [r3, #16]
 8004890:	2b00      	cmp	r3, #0
 8004892:	d109      	bne.n	80048a8 <HAL_CAN_ConfigFilter+0x178>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8004894:	697b      	ldr	r3, [r7, #20]
 8004896:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	43db      	mvns	r3, r3
 800489e:	401a      	ands	r2, r3
 80048a0:	697b      	ldr	r3, [r7, #20]
 80048a2:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80048a6:	e007      	b.n	80048b8 <HAL_CAN_ConfigFilter+0x188>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80048a8:	697b      	ldr	r3, [r7, #20]
 80048aa:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	431a      	orrs	r2, r3
 80048b2:	697b      	ldr	r3, [r7, #20]
 80048b4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80048b8:	683b      	ldr	r3, [r7, #0]
 80048ba:	6a1b      	ldr	r3, [r3, #32]
 80048bc:	2b01      	cmp	r3, #1
 80048be:	d107      	bne.n	80048d0 <HAL_CAN_ConfigFilter+0x1a0>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80048c0:	697b      	ldr	r3, [r7, #20]
 80048c2:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	431a      	orrs	r2, r3
 80048ca:	697b      	ldr	r3, [r7, #20]
 80048cc:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80048d0:	697b      	ldr	r3, [r7, #20]
 80048d2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80048d6:	f023 0201 	bic.w	r2, r3, #1
 80048da:	697b      	ldr	r3, [r7, #20]
 80048dc:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 80048e0:	2300      	movs	r3, #0
 80048e2:	e006      	b.n	80048f2 <HAL_CAN_ConfigFilter+0x1c2>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048e8:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80048f0:	2301      	movs	r3, #1
  }
}
 80048f2:	4618      	mov	r0, r3
 80048f4:	371c      	adds	r7, #28
 80048f6:	46bd      	mov	sp, r7
 80048f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048fc:	4770      	bx	lr
 80048fe:	bf00      	nop
 8004900:	40003400 	.word	0x40003400
 8004904:	40006400 	.word	0x40006400

08004908 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8004908:	b580      	push	{r7, lr}
 800490a:	b084      	sub	sp, #16
 800490c:	af00      	add	r7, sp, #0
 800490e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004916:	b2db      	uxtb	r3, r3
 8004918:	2b01      	cmp	r3, #1
 800491a:	d12e      	bne.n	800497a <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	2202      	movs	r2, #2
 8004920:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	681a      	ldr	r2, [r3, #0]
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f022 0201 	bic.w	r2, r2, #1
 8004932:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004934:	f7ff f95a 	bl	8003bec <HAL_GetTick>
 8004938:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800493a:	e012      	b.n	8004962 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800493c:	f7ff f956 	bl	8003bec <HAL_GetTick>
 8004940:	4602      	mov	r2, r0
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	1ad3      	subs	r3, r2, r3
 8004946:	2b0a      	cmp	r3, #10
 8004948:	d90b      	bls.n	8004962 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800494e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	2205      	movs	r2, #5
 800495a:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800495e:	2301      	movs	r3, #1
 8004960:	e012      	b.n	8004988 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	685b      	ldr	r3, [r3, #4]
 8004968:	f003 0301 	and.w	r3, r3, #1
 800496c:	2b00      	cmp	r3, #0
 800496e:	d1e5      	bne.n	800493c <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	2200      	movs	r2, #0
 8004974:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8004976:	2300      	movs	r3, #0
 8004978:	e006      	b.n	8004988 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800497e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004986:	2301      	movs	r3, #1
  }
}
 8004988:	4618      	mov	r0, r3
 800498a:	3710      	adds	r7, #16
 800498c:	46bd      	mov	sp, r7
 800498e:	bd80      	pop	{r7, pc}

08004990 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8004990:	b480      	push	{r7}
 8004992:	b089      	sub	sp, #36	; 0x24
 8004994:	af00      	add	r7, sp, #0
 8004996:	60f8      	str	r0, [r7, #12]
 8004998:	60b9      	str	r1, [r7, #8]
 800499a:	607a      	str	r2, [r7, #4]
 800499c:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80049a4:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	689b      	ldr	r3, [r3, #8]
 80049ac:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80049ae:	7ffb      	ldrb	r3, [r7, #31]
 80049b0:	2b01      	cmp	r3, #1
 80049b2:	d003      	beq.n	80049bc <HAL_CAN_AddTxMessage+0x2c>
 80049b4:	7ffb      	ldrb	r3, [r7, #31]
 80049b6:	2b02      	cmp	r3, #2
 80049b8:	f040 80ad 	bne.w	8004b16 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80049bc:	69bb      	ldr	r3, [r7, #24]
 80049be:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d10a      	bne.n	80049dc <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80049c6:	69bb      	ldr	r3, [r7, #24]
 80049c8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d105      	bne.n	80049dc <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80049d0:	69bb      	ldr	r3, [r7, #24]
 80049d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	f000 8095 	beq.w	8004b06 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80049dc:	69bb      	ldr	r3, [r7, #24]
 80049de:	0e1b      	lsrs	r3, r3, #24
 80049e0:	f003 0303 	and.w	r3, r3, #3
 80049e4:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80049e6:	2201      	movs	r2, #1
 80049e8:	697b      	ldr	r3, [r7, #20]
 80049ea:	409a      	lsls	r2, r3
 80049ec:	683b      	ldr	r3, [r7, #0]
 80049ee:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80049f0:	68bb      	ldr	r3, [r7, #8]
 80049f2:	689b      	ldr	r3, [r3, #8]
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d10d      	bne.n	8004a14 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80049f8:	68bb      	ldr	r3, [r7, #8]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80049fe:	68bb      	ldr	r3, [r7, #8]
 8004a00:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8004a02:	68f9      	ldr	r1, [r7, #12]
 8004a04:	6809      	ldr	r1, [r1, #0]
 8004a06:	431a      	orrs	r2, r3
 8004a08:	697b      	ldr	r3, [r7, #20]
 8004a0a:	3318      	adds	r3, #24
 8004a0c:	011b      	lsls	r3, r3, #4
 8004a0e:	440b      	add	r3, r1
 8004a10:	601a      	str	r2, [r3, #0]
 8004a12:	e00f      	b.n	8004a34 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004a14:	68bb      	ldr	r3, [r7, #8]
 8004a16:	685b      	ldr	r3, [r3, #4]
 8004a18:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8004a1a:	68bb      	ldr	r3, [r7, #8]
 8004a1c:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004a1e:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8004a20:	68bb      	ldr	r3, [r7, #8]
 8004a22:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004a24:	68f9      	ldr	r1, [r7, #12]
 8004a26:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8004a28:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004a2a:	697b      	ldr	r3, [r7, #20]
 8004a2c:	3318      	adds	r3, #24
 8004a2e:	011b      	lsls	r3, r3, #4
 8004a30:	440b      	add	r3, r1
 8004a32:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	6819      	ldr	r1, [r3, #0]
 8004a38:	68bb      	ldr	r3, [r7, #8]
 8004a3a:	691a      	ldr	r2, [r3, #16]
 8004a3c:	697b      	ldr	r3, [r7, #20]
 8004a3e:	3318      	adds	r3, #24
 8004a40:	011b      	lsls	r3, r3, #4
 8004a42:	440b      	add	r3, r1
 8004a44:	3304      	adds	r3, #4
 8004a46:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8004a48:	68bb      	ldr	r3, [r7, #8]
 8004a4a:	7d1b      	ldrb	r3, [r3, #20]
 8004a4c:	2b01      	cmp	r3, #1
 8004a4e:	d111      	bne.n	8004a74 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	681a      	ldr	r2, [r3, #0]
 8004a54:	697b      	ldr	r3, [r7, #20]
 8004a56:	3318      	adds	r3, #24
 8004a58:	011b      	lsls	r3, r3, #4
 8004a5a:	4413      	add	r3, r2
 8004a5c:	3304      	adds	r3, #4
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	68fa      	ldr	r2, [r7, #12]
 8004a62:	6811      	ldr	r1, [r2, #0]
 8004a64:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004a68:	697b      	ldr	r3, [r7, #20]
 8004a6a:	3318      	adds	r3, #24
 8004a6c:	011b      	lsls	r3, r3, #4
 8004a6e:	440b      	add	r3, r1
 8004a70:	3304      	adds	r3, #4
 8004a72:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	3307      	adds	r3, #7
 8004a78:	781b      	ldrb	r3, [r3, #0]
 8004a7a:	061a      	lsls	r2, r3, #24
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	3306      	adds	r3, #6
 8004a80:	781b      	ldrb	r3, [r3, #0]
 8004a82:	041b      	lsls	r3, r3, #16
 8004a84:	431a      	orrs	r2, r3
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	3305      	adds	r3, #5
 8004a8a:	781b      	ldrb	r3, [r3, #0]
 8004a8c:	021b      	lsls	r3, r3, #8
 8004a8e:	4313      	orrs	r3, r2
 8004a90:	687a      	ldr	r2, [r7, #4]
 8004a92:	3204      	adds	r2, #4
 8004a94:	7812      	ldrb	r2, [r2, #0]
 8004a96:	4610      	mov	r0, r2
 8004a98:	68fa      	ldr	r2, [r7, #12]
 8004a9a:	6811      	ldr	r1, [r2, #0]
 8004a9c:	ea43 0200 	orr.w	r2, r3, r0
 8004aa0:	697b      	ldr	r3, [r7, #20]
 8004aa2:	011b      	lsls	r3, r3, #4
 8004aa4:	440b      	add	r3, r1
 8004aa6:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8004aaa:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	3303      	adds	r3, #3
 8004ab0:	781b      	ldrb	r3, [r3, #0]
 8004ab2:	061a      	lsls	r2, r3, #24
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	3302      	adds	r3, #2
 8004ab8:	781b      	ldrb	r3, [r3, #0]
 8004aba:	041b      	lsls	r3, r3, #16
 8004abc:	431a      	orrs	r2, r3
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	3301      	adds	r3, #1
 8004ac2:	781b      	ldrb	r3, [r3, #0]
 8004ac4:	021b      	lsls	r3, r3, #8
 8004ac6:	4313      	orrs	r3, r2
 8004ac8:	687a      	ldr	r2, [r7, #4]
 8004aca:	7812      	ldrb	r2, [r2, #0]
 8004acc:	4610      	mov	r0, r2
 8004ace:	68fa      	ldr	r2, [r7, #12]
 8004ad0:	6811      	ldr	r1, [r2, #0]
 8004ad2:	ea43 0200 	orr.w	r2, r3, r0
 8004ad6:	697b      	ldr	r3, [r7, #20]
 8004ad8:	011b      	lsls	r3, r3, #4
 8004ada:	440b      	add	r3, r1
 8004adc:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8004ae0:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	681a      	ldr	r2, [r3, #0]
 8004ae6:	697b      	ldr	r3, [r7, #20]
 8004ae8:	3318      	adds	r3, #24
 8004aea:	011b      	lsls	r3, r3, #4
 8004aec:	4413      	add	r3, r2
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	68fa      	ldr	r2, [r7, #12]
 8004af2:	6811      	ldr	r1, [r2, #0]
 8004af4:	f043 0201 	orr.w	r2, r3, #1
 8004af8:	697b      	ldr	r3, [r7, #20]
 8004afa:	3318      	adds	r3, #24
 8004afc:	011b      	lsls	r3, r3, #4
 8004afe:	440b      	add	r3, r1
 8004b00:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8004b02:	2300      	movs	r3, #0
 8004b04:	e00e      	b.n	8004b24 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b0a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8004b12:	2301      	movs	r3, #1
 8004b14:	e006      	b.n	8004b24 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b1a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004b22:	2301      	movs	r3, #1
  }
}
 8004b24:	4618      	mov	r0, r3
 8004b26:	3724      	adds	r7, #36	; 0x24
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2e:	4770      	bx	lr

08004b30 <HAL_CAN_IsTxMessagePending>:
  *          - 0 : No pending transmission request on any selected Tx Mailboxes.
  *          - 1 : Pending transmission request on at least one of the selected
  *                Tx Mailbox.
  */
uint32_t HAL_CAN_IsTxMessagePending(const CAN_HandleTypeDef *hcan, uint32_t TxMailboxes)
{
 8004b30:	b480      	push	{r7}
 8004b32:	b085      	sub	sp, #20
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	6078      	str	r0, [r7, #4]
 8004b38:	6039      	str	r1, [r7, #0]
  uint32_t status = 0U;
 8004b3a:	2300      	movs	r3, #0
 8004b3c:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004b44:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_TX_MAILBOX_LIST(TxMailboxes));

  if ((state == HAL_CAN_STATE_READY) ||
 8004b46:	7afb      	ldrb	r3, [r7, #11]
 8004b48:	2b01      	cmp	r3, #1
 8004b4a:	d002      	beq.n	8004b52 <HAL_CAN_IsTxMessagePending+0x22>
 8004b4c:	7afb      	ldrb	r3, [r7, #11]
 8004b4e:	2b02      	cmp	r3, #2
 8004b50:	d10b      	bne.n	8004b6a <HAL_CAN_IsTxMessagePending+0x3a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check pending transmission request on the selected Tx Mailboxes */
    if ((hcan->Instance->TSR & (TxMailboxes << CAN_TSR_TME0_Pos)) != (TxMailboxes << CAN_TSR_TME0_Pos))
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	689a      	ldr	r2, [r3, #8]
 8004b58:	683b      	ldr	r3, [r7, #0]
 8004b5a:	069b      	lsls	r3, r3, #26
 8004b5c:	401a      	ands	r2, r3
 8004b5e:	683b      	ldr	r3, [r7, #0]
 8004b60:	069b      	lsls	r3, r3, #26
 8004b62:	429a      	cmp	r2, r3
 8004b64:	d001      	beq.n	8004b6a <HAL_CAN_IsTxMessagePending+0x3a>
    {
      status = 1U;
 8004b66:	2301      	movs	r3, #1
 8004b68:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return status */
  return status;
 8004b6a:	68fb      	ldr	r3, [r7, #12]
}
 8004b6c:	4618      	mov	r0, r3
 8004b6e:	3714      	adds	r7, #20
 8004b70:	46bd      	mov	sp, r7
 8004b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b76:	4770      	bx	lr

08004b78 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8004b78:	b480      	push	{r7}
 8004b7a:	b087      	sub	sp, #28
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	60f8      	str	r0, [r7, #12]
 8004b80:	60b9      	str	r1, [r7, #8]
 8004b82:	607a      	str	r2, [r7, #4]
 8004b84:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004b8c:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8004b8e:	7dfb      	ldrb	r3, [r7, #23]
 8004b90:	2b01      	cmp	r3, #1
 8004b92:	d003      	beq.n	8004b9c <HAL_CAN_GetRxMessage+0x24>
 8004b94:	7dfb      	ldrb	r3, [r7, #23]
 8004b96:	2b02      	cmp	r3, #2
 8004b98:	f040 80f3 	bne.w	8004d82 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8004b9c:	68bb      	ldr	r3, [r7, #8]
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d10e      	bne.n	8004bc0 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	68db      	ldr	r3, [r3, #12]
 8004ba8:	f003 0303 	and.w	r3, r3, #3
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d116      	bne.n	8004bde <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bb4:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8004bbc:	2301      	movs	r3, #1
 8004bbe:	e0e7      	b.n	8004d90 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	691b      	ldr	r3, [r3, #16]
 8004bc6:	f003 0303 	and.w	r3, r3, #3
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d107      	bne.n	8004bde <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bd2:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8004bda:	2301      	movs	r3, #1
 8004bdc:	e0d8      	b.n	8004d90 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	681a      	ldr	r2, [r3, #0]
 8004be2:	68bb      	ldr	r3, [r7, #8]
 8004be4:	331b      	adds	r3, #27
 8004be6:	011b      	lsls	r3, r3, #4
 8004be8:	4413      	add	r3, r2
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f003 0204 	and.w	r2, r3, #4
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	689b      	ldr	r3, [r3, #8]
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d10c      	bne.n	8004c16 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	681a      	ldr	r2, [r3, #0]
 8004c00:	68bb      	ldr	r3, [r7, #8]
 8004c02:	331b      	adds	r3, #27
 8004c04:	011b      	lsls	r3, r3, #4
 8004c06:	4413      	add	r3, r2
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	0d5b      	lsrs	r3, r3, #21
 8004c0c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	601a      	str	r2, [r3, #0]
 8004c14:	e00b      	b.n	8004c2e <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	681a      	ldr	r2, [r3, #0]
 8004c1a:	68bb      	ldr	r3, [r7, #8]
 8004c1c:	331b      	adds	r3, #27
 8004c1e:	011b      	lsls	r3, r3, #4
 8004c20:	4413      	add	r3, r2
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	08db      	lsrs	r3, r3, #3
 8004c26:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	681a      	ldr	r2, [r3, #0]
 8004c32:	68bb      	ldr	r3, [r7, #8]
 8004c34:	331b      	adds	r3, #27
 8004c36:	011b      	lsls	r3, r3, #4
 8004c38:	4413      	add	r3, r2
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f003 0202 	and.w	r2, r3, #2
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	681a      	ldr	r2, [r3, #0]
 8004c48:	68bb      	ldr	r3, [r7, #8]
 8004c4a:	331b      	adds	r3, #27
 8004c4c:	011b      	lsls	r3, r3, #4
 8004c4e:	4413      	add	r3, r2
 8004c50:	3304      	adds	r3, #4
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	f003 020f 	and.w	r2, r3, #15
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	681a      	ldr	r2, [r3, #0]
 8004c60:	68bb      	ldr	r3, [r7, #8]
 8004c62:	331b      	adds	r3, #27
 8004c64:	011b      	lsls	r3, r3, #4
 8004c66:	4413      	add	r3, r2
 8004c68:	3304      	adds	r3, #4
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	0a1b      	lsrs	r3, r3, #8
 8004c6e:	b2da      	uxtb	r2, r3
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	681a      	ldr	r2, [r3, #0]
 8004c78:	68bb      	ldr	r3, [r7, #8]
 8004c7a:	331b      	adds	r3, #27
 8004c7c:	011b      	lsls	r3, r3, #4
 8004c7e:	4413      	add	r3, r2
 8004c80:	3304      	adds	r3, #4
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	0c1b      	lsrs	r3, r3, #16
 8004c86:	b29a      	uxth	r2, r3
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	681a      	ldr	r2, [r3, #0]
 8004c90:	68bb      	ldr	r3, [r7, #8]
 8004c92:	011b      	lsls	r3, r3, #4
 8004c94:	4413      	add	r3, r2
 8004c96:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	b2da      	uxtb	r2, r3
 8004c9e:	683b      	ldr	r3, [r7, #0]
 8004ca0:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	681a      	ldr	r2, [r3, #0]
 8004ca6:	68bb      	ldr	r3, [r7, #8]
 8004ca8:	011b      	lsls	r3, r3, #4
 8004caa:	4413      	add	r3, r2
 8004cac:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	0a1a      	lsrs	r2, r3, #8
 8004cb4:	683b      	ldr	r3, [r7, #0]
 8004cb6:	3301      	adds	r3, #1
 8004cb8:	b2d2      	uxtb	r2, r2
 8004cba:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	681a      	ldr	r2, [r3, #0]
 8004cc0:	68bb      	ldr	r3, [r7, #8]
 8004cc2:	011b      	lsls	r3, r3, #4
 8004cc4:	4413      	add	r3, r2
 8004cc6:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	0c1a      	lsrs	r2, r3, #16
 8004cce:	683b      	ldr	r3, [r7, #0]
 8004cd0:	3302      	adds	r3, #2
 8004cd2:	b2d2      	uxtb	r2, r2
 8004cd4:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	681a      	ldr	r2, [r3, #0]
 8004cda:	68bb      	ldr	r3, [r7, #8]
 8004cdc:	011b      	lsls	r3, r3, #4
 8004cde:	4413      	add	r3, r2
 8004ce0:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	0e1a      	lsrs	r2, r3, #24
 8004ce8:	683b      	ldr	r3, [r7, #0]
 8004cea:	3303      	adds	r3, #3
 8004cec:	b2d2      	uxtb	r2, r2
 8004cee:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	681a      	ldr	r2, [r3, #0]
 8004cf4:	68bb      	ldr	r3, [r7, #8]
 8004cf6:	011b      	lsls	r3, r3, #4
 8004cf8:	4413      	add	r3, r2
 8004cfa:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004cfe:	681a      	ldr	r2, [r3, #0]
 8004d00:	683b      	ldr	r3, [r7, #0]
 8004d02:	3304      	adds	r3, #4
 8004d04:	b2d2      	uxtb	r2, r2
 8004d06:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	681a      	ldr	r2, [r3, #0]
 8004d0c:	68bb      	ldr	r3, [r7, #8]
 8004d0e:	011b      	lsls	r3, r3, #4
 8004d10:	4413      	add	r3, r2
 8004d12:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	0a1a      	lsrs	r2, r3, #8
 8004d1a:	683b      	ldr	r3, [r7, #0]
 8004d1c:	3305      	adds	r3, #5
 8004d1e:	b2d2      	uxtb	r2, r2
 8004d20:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	681a      	ldr	r2, [r3, #0]
 8004d26:	68bb      	ldr	r3, [r7, #8]
 8004d28:	011b      	lsls	r3, r3, #4
 8004d2a:	4413      	add	r3, r2
 8004d2c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	0c1a      	lsrs	r2, r3, #16
 8004d34:	683b      	ldr	r3, [r7, #0]
 8004d36:	3306      	adds	r3, #6
 8004d38:	b2d2      	uxtb	r2, r2
 8004d3a:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	681a      	ldr	r2, [r3, #0]
 8004d40:	68bb      	ldr	r3, [r7, #8]
 8004d42:	011b      	lsls	r3, r3, #4
 8004d44:	4413      	add	r3, r2
 8004d46:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	0e1a      	lsrs	r2, r3, #24
 8004d4e:	683b      	ldr	r3, [r7, #0]
 8004d50:	3307      	adds	r3, #7
 8004d52:	b2d2      	uxtb	r2, r2
 8004d54:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8004d56:	68bb      	ldr	r3, [r7, #8]
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d108      	bne.n	8004d6e <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	68da      	ldr	r2, [r3, #12]
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f042 0220 	orr.w	r2, r2, #32
 8004d6a:	60da      	str	r2, [r3, #12]
 8004d6c:	e007      	b.n	8004d7e <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	691a      	ldr	r2, [r3, #16]
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	f042 0220 	orr.w	r2, r2, #32
 8004d7c:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8004d7e:	2300      	movs	r3, #0
 8004d80:	e006      	b.n	8004d90 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d86:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004d8e:	2301      	movs	r3, #1
  }
}
 8004d90:	4618      	mov	r0, r3
 8004d92:	371c      	adds	r7, #28
 8004d94:	46bd      	mov	sp, r7
 8004d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d9a:	4770      	bx	lr

08004d9c <HAL_CAN_GetRxFifoFillLevel>:
  * @param  RxFifo Rx FIFO.
  *         This parameter can be a value of @arg CAN_receive_FIFO_number.
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(const CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
 8004d9c:	b480      	push	{r7}
 8004d9e:	b085      	sub	sp, #20
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	6078      	str	r0, [r7, #4]
 8004da4:	6039      	str	r1, [r7, #0]
  uint32_t filllevel = 0U;
 8004da6:	2300      	movs	r3, #0
 8004da8:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004db0:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8004db2:	7afb      	ldrb	r3, [r7, #11]
 8004db4:	2b01      	cmp	r3, #1
 8004db6:	d002      	beq.n	8004dbe <HAL_CAN_GetRxFifoFillLevel+0x22>
 8004db8:	7afb      	ldrb	r3, [r7, #11]
 8004dba:	2b02      	cmp	r3, #2
 8004dbc:	d10f      	bne.n	8004dde <HAL_CAN_GetRxFifoFillLevel+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    if (RxFifo == CAN_RX_FIFO0)
 8004dbe:	683b      	ldr	r3, [r7, #0]
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d106      	bne.n	8004dd2 <HAL_CAN_GetRxFifoFillLevel+0x36>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	68db      	ldr	r3, [r3, #12]
 8004dca:	f003 0303 	and.w	r3, r3, #3
 8004dce:	60fb      	str	r3, [r7, #12]
 8004dd0:	e005      	b.n	8004dde <HAL_CAN_GetRxFifoFillLevel+0x42>
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	691b      	ldr	r3, [r3, #16]
 8004dd8:	f003 0303 	and.w	r3, r3, #3
 8004ddc:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
 8004dde:	68fb      	ldr	r3, [r7, #12]
}
 8004de0:	4618      	mov	r0, r3
 8004de2:	3714      	adds	r7, #20
 8004de4:	46bd      	mov	sp, r7
 8004de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dea:	4770      	bx	lr

08004dec <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8004dec:	b480      	push	{r7}
 8004dee:	b085      	sub	sp, #20
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	6078      	str	r0, [r7, #4]
 8004df4:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004dfc:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8004dfe:	7bfb      	ldrb	r3, [r7, #15]
 8004e00:	2b01      	cmp	r3, #1
 8004e02:	d002      	beq.n	8004e0a <HAL_CAN_ActivateNotification+0x1e>
 8004e04:	7bfb      	ldrb	r3, [r7, #15]
 8004e06:	2b02      	cmp	r3, #2
 8004e08:	d109      	bne.n	8004e1e <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	6959      	ldr	r1, [r3, #20]
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	683a      	ldr	r2, [r7, #0]
 8004e16:	430a      	orrs	r2, r1
 8004e18:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8004e1a:	2300      	movs	r3, #0
 8004e1c:	e006      	b.n	8004e2c <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e22:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004e2a:	2301      	movs	r3, #1
  }
}
 8004e2c:	4618      	mov	r0, r3
 8004e2e:	3714      	adds	r7, #20
 8004e30:	46bd      	mov	sp, r7
 8004e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e36:	4770      	bx	lr

08004e38 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8004e38:	b580      	push	{r7, lr}
 8004e3a:	b08a      	sub	sp, #40	; 0x28
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8004e40:	2300      	movs	r3, #0
 8004e42:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	695b      	ldr	r3, [r3, #20]
 8004e4a:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	685b      	ldr	r3, [r3, #4]
 8004e52:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	689b      	ldr	r3, [r3, #8]
 8004e5a:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	68db      	ldr	r3, [r3, #12]
 8004e62:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	691b      	ldr	r3, [r3, #16]
 8004e6a:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	699b      	ldr	r3, [r3, #24]
 8004e72:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8004e74:	6a3b      	ldr	r3, [r7, #32]
 8004e76:	f003 0301 	and.w	r3, r3, #1
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d07c      	beq.n	8004f78 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8004e7e:	69bb      	ldr	r3, [r7, #24]
 8004e80:	f003 0301 	and.w	r3, r3, #1
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d023      	beq.n	8004ed0 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	2201      	movs	r2, #1
 8004e8e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8004e90:	69bb      	ldr	r3, [r7, #24]
 8004e92:	f003 0302 	and.w	r3, r3, #2
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d003      	beq.n	8004ea2 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8004e9a:	6878      	ldr	r0, [r7, #4]
 8004e9c:	f000 f983 	bl	80051a6 <HAL_CAN_TxMailbox0CompleteCallback>
 8004ea0:	e016      	b.n	8004ed0 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8004ea2:	69bb      	ldr	r3, [r7, #24]
 8004ea4:	f003 0304 	and.w	r3, r3, #4
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d004      	beq.n	8004eb6 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8004eac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004eae:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004eb2:	627b      	str	r3, [r7, #36]	; 0x24
 8004eb4:	e00c      	b.n	8004ed0 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8004eb6:	69bb      	ldr	r3, [r7, #24]
 8004eb8:	f003 0308 	and.w	r3, r3, #8
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d004      	beq.n	8004eca <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8004ec0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ec2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004ec6:	627b      	str	r3, [r7, #36]	; 0x24
 8004ec8:	e002      	b.n	8004ed0 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8004eca:	6878      	ldr	r0, [r7, #4]
 8004ecc:	f000 f989 	bl	80051e2 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8004ed0:	69bb      	ldr	r3, [r7, #24]
 8004ed2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d024      	beq.n	8004f24 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004ee2:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8004ee4:	69bb      	ldr	r3, [r7, #24]
 8004ee6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d003      	beq.n	8004ef6 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8004eee:	6878      	ldr	r0, [r7, #4]
 8004ef0:	f000 f963 	bl	80051ba <HAL_CAN_TxMailbox1CompleteCallback>
 8004ef4:	e016      	b.n	8004f24 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8004ef6:	69bb      	ldr	r3, [r7, #24]
 8004ef8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d004      	beq.n	8004f0a <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8004f00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f02:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004f06:	627b      	str	r3, [r7, #36]	; 0x24
 8004f08:	e00c      	b.n	8004f24 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8004f0a:	69bb      	ldr	r3, [r7, #24]
 8004f0c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d004      	beq.n	8004f1e <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8004f14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f16:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004f1a:	627b      	str	r3, [r7, #36]	; 0x24
 8004f1c:	e002      	b.n	8004f24 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8004f1e:	6878      	ldr	r0, [r7, #4]
 8004f20:	f000 f969 	bl	80051f6 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8004f24:	69bb      	ldr	r3, [r7, #24]
 8004f26:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d024      	beq.n	8004f78 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004f36:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8004f38:	69bb      	ldr	r3, [r7, #24]
 8004f3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d003      	beq.n	8004f4a <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8004f42:	6878      	ldr	r0, [r7, #4]
 8004f44:	f000 f943 	bl	80051ce <HAL_CAN_TxMailbox2CompleteCallback>
 8004f48:	e016      	b.n	8004f78 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8004f4a:	69bb      	ldr	r3, [r7, #24]
 8004f4c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d004      	beq.n	8004f5e <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8004f54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f56:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004f5a:	627b      	str	r3, [r7, #36]	; 0x24
 8004f5c:	e00c      	b.n	8004f78 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8004f5e:	69bb      	ldr	r3, [r7, #24]
 8004f60:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d004      	beq.n	8004f72 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8004f68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f6a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004f6e:	627b      	str	r3, [r7, #36]	; 0x24
 8004f70:	e002      	b.n	8004f78 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8004f72:	6878      	ldr	r0, [r7, #4]
 8004f74:	f000 f949 	bl	800520a <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8004f78:	6a3b      	ldr	r3, [r7, #32]
 8004f7a:	f003 0308 	and.w	r3, r3, #8
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d00c      	beq.n	8004f9c <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8004f82:	697b      	ldr	r3, [r7, #20]
 8004f84:	f003 0310 	and.w	r3, r3, #16
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d007      	beq.n	8004f9c <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8004f8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f8e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004f92:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	2210      	movs	r2, #16
 8004f9a:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8004f9c:	6a3b      	ldr	r3, [r7, #32]
 8004f9e:	f003 0304 	and.w	r3, r3, #4
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d00b      	beq.n	8004fbe <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8004fa6:	697b      	ldr	r3, [r7, #20]
 8004fa8:	f003 0308 	and.w	r3, r3, #8
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d006      	beq.n	8004fbe <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	2208      	movs	r2, #8
 8004fb6:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8004fb8:	6878      	ldr	r0, [r7, #4]
 8004fba:	f7fe fbd5 	bl	8003768 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8004fbe:	6a3b      	ldr	r3, [r7, #32]
 8004fc0:	f003 0302 	and.w	r3, r3, #2
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d009      	beq.n	8004fdc <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	68db      	ldr	r3, [r3, #12]
 8004fce:	f003 0303 	and.w	r3, r3, #3
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d002      	beq.n	8004fdc <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8004fd6:	6878      	ldr	r0, [r7, #4]
 8004fd8:	f7fe fbb0 	bl	800373c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8004fdc:	6a3b      	ldr	r3, [r7, #32]
 8004fde:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d00c      	beq.n	8005000 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8004fe6:	693b      	ldr	r3, [r7, #16]
 8004fe8:	f003 0310 	and.w	r3, r3, #16
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d007      	beq.n	8005000 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8004ff0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ff2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004ff6:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	2210      	movs	r2, #16
 8004ffe:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8005000:	6a3b      	ldr	r3, [r7, #32]
 8005002:	f003 0320 	and.w	r3, r3, #32
 8005006:	2b00      	cmp	r3, #0
 8005008:	d00b      	beq.n	8005022 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800500a:	693b      	ldr	r3, [r7, #16]
 800500c:	f003 0308 	and.w	r3, r3, #8
 8005010:	2b00      	cmp	r3, #0
 8005012:	d006      	beq.n	8005022 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	2208      	movs	r2, #8
 800501a:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800501c:	6878      	ldr	r0, [r7, #4]
 800501e:	f000 f908 	bl	8005232 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8005022:	6a3b      	ldr	r3, [r7, #32]
 8005024:	f003 0310 	and.w	r3, r3, #16
 8005028:	2b00      	cmp	r3, #0
 800502a:	d009      	beq.n	8005040 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	691b      	ldr	r3, [r3, #16]
 8005032:	f003 0303 	and.w	r3, r3, #3
 8005036:	2b00      	cmp	r3, #0
 8005038:	d002      	beq.n	8005040 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800503a:	6878      	ldr	r0, [r7, #4]
 800503c:	f000 f8ef 	bl	800521e <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8005040:	6a3b      	ldr	r3, [r7, #32]
 8005042:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005046:	2b00      	cmp	r3, #0
 8005048:	d00b      	beq.n	8005062 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800504a:	69fb      	ldr	r3, [r7, #28]
 800504c:	f003 0310 	and.w	r3, r3, #16
 8005050:	2b00      	cmp	r3, #0
 8005052:	d006      	beq.n	8005062 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	2210      	movs	r2, #16
 800505a:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800505c:	6878      	ldr	r0, [r7, #4]
 800505e:	f000 f8f2 	bl	8005246 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8005062:	6a3b      	ldr	r3, [r7, #32]
 8005064:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005068:	2b00      	cmp	r3, #0
 800506a:	d00b      	beq.n	8005084 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800506c:	69fb      	ldr	r3, [r7, #28]
 800506e:	f003 0308 	and.w	r3, r3, #8
 8005072:	2b00      	cmp	r3, #0
 8005074:	d006      	beq.n	8005084 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	2208      	movs	r2, #8
 800507c:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800507e:	6878      	ldr	r0, [r7, #4]
 8005080:	f000 f8eb 	bl	800525a <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8005084:	6a3b      	ldr	r3, [r7, #32]
 8005086:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800508a:	2b00      	cmp	r3, #0
 800508c:	d07b      	beq.n	8005186 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800508e:	69fb      	ldr	r3, [r7, #28]
 8005090:	f003 0304 	and.w	r3, r3, #4
 8005094:	2b00      	cmp	r3, #0
 8005096:	d072      	beq.n	800517e <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8005098:	6a3b      	ldr	r3, [r7, #32]
 800509a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d008      	beq.n	80050b4 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d003      	beq.n	80050b4 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80050ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050ae:	f043 0301 	orr.w	r3, r3, #1
 80050b2:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80050b4:	6a3b      	ldr	r3, [r7, #32]
 80050b6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d008      	beq.n	80050d0 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d003      	beq.n	80050d0 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80050c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050ca:	f043 0302 	orr.w	r3, r3, #2
 80050ce:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80050d0:	6a3b      	ldr	r3, [r7, #32]
 80050d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d008      	beq.n	80050ec <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d003      	beq.n	80050ec <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80050e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050e6:	f043 0304 	orr.w	r3, r3, #4
 80050ea:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80050ec:	6a3b      	ldr	r3, [r7, #32]
 80050ee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d043      	beq.n	800517e <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d03e      	beq.n	800517e <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005106:	2b60      	cmp	r3, #96	; 0x60
 8005108:	d02b      	beq.n	8005162 <HAL_CAN_IRQHandler+0x32a>
 800510a:	2b60      	cmp	r3, #96	; 0x60
 800510c:	d82e      	bhi.n	800516c <HAL_CAN_IRQHandler+0x334>
 800510e:	2b50      	cmp	r3, #80	; 0x50
 8005110:	d022      	beq.n	8005158 <HAL_CAN_IRQHandler+0x320>
 8005112:	2b50      	cmp	r3, #80	; 0x50
 8005114:	d82a      	bhi.n	800516c <HAL_CAN_IRQHandler+0x334>
 8005116:	2b40      	cmp	r3, #64	; 0x40
 8005118:	d019      	beq.n	800514e <HAL_CAN_IRQHandler+0x316>
 800511a:	2b40      	cmp	r3, #64	; 0x40
 800511c:	d826      	bhi.n	800516c <HAL_CAN_IRQHandler+0x334>
 800511e:	2b30      	cmp	r3, #48	; 0x30
 8005120:	d010      	beq.n	8005144 <HAL_CAN_IRQHandler+0x30c>
 8005122:	2b30      	cmp	r3, #48	; 0x30
 8005124:	d822      	bhi.n	800516c <HAL_CAN_IRQHandler+0x334>
 8005126:	2b10      	cmp	r3, #16
 8005128:	d002      	beq.n	8005130 <HAL_CAN_IRQHandler+0x2f8>
 800512a:	2b20      	cmp	r3, #32
 800512c:	d005      	beq.n	800513a <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800512e:	e01d      	b.n	800516c <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8005130:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005132:	f043 0308 	orr.w	r3, r3, #8
 8005136:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8005138:	e019      	b.n	800516e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 800513a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800513c:	f043 0310 	orr.w	r3, r3, #16
 8005140:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8005142:	e014      	b.n	800516e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8005144:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005146:	f043 0320 	orr.w	r3, r3, #32
 800514a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800514c:	e00f      	b.n	800516e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800514e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005150:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005154:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8005156:	e00a      	b.n	800516e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8005158:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800515a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800515e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8005160:	e005      	b.n	800516e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8005162:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005164:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005168:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800516a:	e000      	b.n	800516e <HAL_CAN_IRQHandler+0x336>
            break;
 800516c:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	699a      	ldr	r2, [r3, #24]
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800517c:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	2204      	movs	r2, #4
 8005184:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8005186:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005188:	2b00      	cmp	r3, #0
 800518a:	d008      	beq.n	800519e <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005190:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005192:	431a      	orrs	r2, r3
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8005198:	6878      	ldr	r0, [r7, #4]
 800519a:	f000 f868 	bl	800526e <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800519e:	bf00      	nop
 80051a0:	3728      	adds	r7, #40	; 0x28
 80051a2:	46bd      	mov	sp, r7
 80051a4:	bd80      	pop	{r7, pc}

080051a6 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80051a6:	b480      	push	{r7}
 80051a8:	b083      	sub	sp, #12
 80051aa:	af00      	add	r7, sp, #0
 80051ac:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80051ae:	bf00      	nop
 80051b0:	370c      	adds	r7, #12
 80051b2:	46bd      	mov	sp, r7
 80051b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b8:	4770      	bx	lr

080051ba <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80051ba:	b480      	push	{r7}
 80051bc:	b083      	sub	sp, #12
 80051be:	af00      	add	r7, sp, #0
 80051c0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80051c2:	bf00      	nop
 80051c4:	370c      	adds	r7, #12
 80051c6:	46bd      	mov	sp, r7
 80051c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051cc:	4770      	bx	lr

080051ce <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80051ce:	b480      	push	{r7}
 80051d0:	b083      	sub	sp, #12
 80051d2:	af00      	add	r7, sp, #0
 80051d4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80051d6:	bf00      	nop
 80051d8:	370c      	adds	r7, #12
 80051da:	46bd      	mov	sp, r7
 80051dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e0:	4770      	bx	lr

080051e2 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80051e2:	b480      	push	{r7}
 80051e4:	b083      	sub	sp, #12
 80051e6:	af00      	add	r7, sp, #0
 80051e8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80051ea:	bf00      	nop
 80051ec:	370c      	adds	r7, #12
 80051ee:	46bd      	mov	sp, r7
 80051f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f4:	4770      	bx	lr

080051f6 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80051f6:	b480      	push	{r7}
 80051f8:	b083      	sub	sp, #12
 80051fa:	af00      	add	r7, sp, #0
 80051fc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80051fe:	bf00      	nop
 8005200:	370c      	adds	r7, #12
 8005202:	46bd      	mov	sp, r7
 8005204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005208:	4770      	bx	lr

0800520a <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800520a:	b480      	push	{r7}
 800520c:	b083      	sub	sp, #12
 800520e:	af00      	add	r7, sp, #0
 8005210:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8005212:	bf00      	nop
 8005214:	370c      	adds	r7, #12
 8005216:	46bd      	mov	sp, r7
 8005218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521c:	4770      	bx	lr

0800521e <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800521e:	b480      	push	{r7}
 8005220:	b083      	sub	sp, #12
 8005222:	af00      	add	r7, sp, #0
 8005224:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8005226:	bf00      	nop
 8005228:	370c      	adds	r7, #12
 800522a:	46bd      	mov	sp, r7
 800522c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005230:	4770      	bx	lr

08005232 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8005232:	b480      	push	{r7}
 8005234:	b083      	sub	sp, #12
 8005236:	af00      	add	r7, sp, #0
 8005238:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800523a:	bf00      	nop
 800523c:	370c      	adds	r7, #12
 800523e:	46bd      	mov	sp, r7
 8005240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005244:	4770      	bx	lr

08005246 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8005246:	b480      	push	{r7}
 8005248:	b083      	sub	sp, #12
 800524a:	af00      	add	r7, sp, #0
 800524c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800524e:	bf00      	nop
 8005250:	370c      	adds	r7, #12
 8005252:	46bd      	mov	sp, r7
 8005254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005258:	4770      	bx	lr

0800525a <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800525a:	b480      	push	{r7}
 800525c:	b083      	sub	sp, #12
 800525e:	af00      	add	r7, sp, #0
 8005260:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8005262:	bf00      	nop
 8005264:	370c      	adds	r7, #12
 8005266:	46bd      	mov	sp, r7
 8005268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800526c:	4770      	bx	lr

0800526e <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800526e:	b480      	push	{r7}
 8005270:	b083      	sub	sp, #12
 8005272:	af00      	add	r7, sp, #0
 8005274:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8005276:	bf00      	nop
 8005278:	370c      	adds	r7, #12
 800527a:	46bd      	mov	sp, r7
 800527c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005280:	4770      	bx	lr
	...

08005284 <__NVIC_SetPriorityGrouping>:
{
 8005284:	b480      	push	{r7}
 8005286:	b085      	sub	sp, #20
 8005288:	af00      	add	r7, sp, #0
 800528a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	f003 0307 	and.w	r3, r3, #7
 8005292:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005294:	4b0b      	ldr	r3, [pc, #44]	; (80052c4 <__NVIC_SetPriorityGrouping+0x40>)
 8005296:	68db      	ldr	r3, [r3, #12]
 8005298:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800529a:	68ba      	ldr	r2, [r7, #8]
 800529c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80052a0:	4013      	ands	r3, r2
 80052a2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80052a8:	68bb      	ldr	r3, [r7, #8]
 80052aa:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80052ac:	4b06      	ldr	r3, [pc, #24]	; (80052c8 <__NVIC_SetPriorityGrouping+0x44>)
 80052ae:	4313      	orrs	r3, r2
 80052b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80052b2:	4a04      	ldr	r2, [pc, #16]	; (80052c4 <__NVIC_SetPriorityGrouping+0x40>)
 80052b4:	68bb      	ldr	r3, [r7, #8]
 80052b6:	60d3      	str	r3, [r2, #12]
}
 80052b8:	bf00      	nop
 80052ba:	3714      	adds	r7, #20
 80052bc:	46bd      	mov	sp, r7
 80052be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c2:	4770      	bx	lr
 80052c4:	e000ed00 	.word	0xe000ed00
 80052c8:	05fa0000 	.word	0x05fa0000

080052cc <__NVIC_GetPriorityGrouping>:
{
 80052cc:	b480      	push	{r7}
 80052ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80052d0:	4b04      	ldr	r3, [pc, #16]	; (80052e4 <__NVIC_GetPriorityGrouping+0x18>)
 80052d2:	68db      	ldr	r3, [r3, #12]
 80052d4:	0a1b      	lsrs	r3, r3, #8
 80052d6:	f003 0307 	and.w	r3, r3, #7
}
 80052da:	4618      	mov	r0, r3
 80052dc:	46bd      	mov	sp, r7
 80052de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e2:	4770      	bx	lr
 80052e4:	e000ed00 	.word	0xe000ed00

080052e8 <__NVIC_EnableIRQ>:
{
 80052e8:	b480      	push	{r7}
 80052ea:	b083      	sub	sp, #12
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	4603      	mov	r3, r0
 80052f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80052f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	db0b      	blt.n	8005312 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80052fa:	79fb      	ldrb	r3, [r7, #7]
 80052fc:	f003 021f 	and.w	r2, r3, #31
 8005300:	4907      	ldr	r1, [pc, #28]	; (8005320 <__NVIC_EnableIRQ+0x38>)
 8005302:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005306:	095b      	lsrs	r3, r3, #5
 8005308:	2001      	movs	r0, #1
 800530a:	fa00 f202 	lsl.w	r2, r0, r2
 800530e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8005312:	bf00      	nop
 8005314:	370c      	adds	r7, #12
 8005316:	46bd      	mov	sp, r7
 8005318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531c:	4770      	bx	lr
 800531e:	bf00      	nop
 8005320:	e000e100 	.word	0xe000e100

08005324 <__NVIC_SetPriority>:
{
 8005324:	b480      	push	{r7}
 8005326:	b083      	sub	sp, #12
 8005328:	af00      	add	r7, sp, #0
 800532a:	4603      	mov	r3, r0
 800532c:	6039      	str	r1, [r7, #0]
 800532e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005330:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005334:	2b00      	cmp	r3, #0
 8005336:	db0a      	blt.n	800534e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005338:	683b      	ldr	r3, [r7, #0]
 800533a:	b2da      	uxtb	r2, r3
 800533c:	490c      	ldr	r1, [pc, #48]	; (8005370 <__NVIC_SetPriority+0x4c>)
 800533e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005342:	0112      	lsls	r2, r2, #4
 8005344:	b2d2      	uxtb	r2, r2
 8005346:	440b      	add	r3, r1
 8005348:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800534c:	e00a      	b.n	8005364 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800534e:	683b      	ldr	r3, [r7, #0]
 8005350:	b2da      	uxtb	r2, r3
 8005352:	4908      	ldr	r1, [pc, #32]	; (8005374 <__NVIC_SetPriority+0x50>)
 8005354:	79fb      	ldrb	r3, [r7, #7]
 8005356:	f003 030f 	and.w	r3, r3, #15
 800535a:	3b04      	subs	r3, #4
 800535c:	0112      	lsls	r2, r2, #4
 800535e:	b2d2      	uxtb	r2, r2
 8005360:	440b      	add	r3, r1
 8005362:	761a      	strb	r2, [r3, #24]
}
 8005364:	bf00      	nop
 8005366:	370c      	adds	r7, #12
 8005368:	46bd      	mov	sp, r7
 800536a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800536e:	4770      	bx	lr
 8005370:	e000e100 	.word	0xe000e100
 8005374:	e000ed00 	.word	0xe000ed00

08005378 <NVIC_EncodePriority>:
{
 8005378:	b480      	push	{r7}
 800537a:	b089      	sub	sp, #36	; 0x24
 800537c:	af00      	add	r7, sp, #0
 800537e:	60f8      	str	r0, [r7, #12]
 8005380:	60b9      	str	r1, [r7, #8]
 8005382:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	f003 0307 	and.w	r3, r3, #7
 800538a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800538c:	69fb      	ldr	r3, [r7, #28]
 800538e:	f1c3 0307 	rsb	r3, r3, #7
 8005392:	2b04      	cmp	r3, #4
 8005394:	bf28      	it	cs
 8005396:	2304      	movcs	r3, #4
 8005398:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800539a:	69fb      	ldr	r3, [r7, #28]
 800539c:	3304      	adds	r3, #4
 800539e:	2b06      	cmp	r3, #6
 80053a0:	d902      	bls.n	80053a8 <NVIC_EncodePriority+0x30>
 80053a2:	69fb      	ldr	r3, [r7, #28]
 80053a4:	3b03      	subs	r3, #3
 80053a6:	e000      	b.n	80053aa <NVIC_EncodePriority+0x32>
 80053a8:	2300      	movs	r3, #0
 80053aa:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80053ac:	f04f 32ff 	mov.w	r2, #4294967295
 80053b0:	69bb      	ldr	r3, [r7, #24]
 80053b2:	fa02 f303 	lsl.w	r3, r2, r3
 80053b6:	43da      	mvns	r2, r3
 80053b8:	68bb      	ldr	r3, [r7, #8]
 80053ba:	401a      	ands	r2, r3
 80053bc:	697b      	ldr	r3, [r7, #20]
 80053be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80053c0:	f04f 31ff 	mov.w	r1, #4294967295
 80053c4:	697b      	ldr	r3, [r7, #20]
 80053c6:	fa01 f303 	lsl.w	r3, r1, r3
 80053ca:	43d9      	mvns	r1, r3
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80053d0:	4313      	orrs	r3, r2
}
 80053d2:	4618      	mov	r0, r3
 80053d4:	3724      	adds	r7, #36	; 0x24
 80053d6:	46bd      	mov	sp, r7
 80053d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053dc:	4770      	bx	lr
	...

080053e0 <SysTick_Config>:
{
 80053e0:	b580      	push	{r7, lr}
 80053e2:	b082      	sub	sp, #8
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	3b01      	subs	r3, #1
 80053ec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80053f0:	d301      	bcc.n	80053f6 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 80053f2:	2301      	movs	r3, #1
 80053f4:	e00f      	b.n	8005416 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80053f6:	4a0a      	ldr	r2, [pc, #40]	; (8005420 <SysTick_Config+0x40>)
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	3b01      	subs	r3, #1
 80053fc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80053fe:	210f      	movs	r1, #15
 8005400:	f04f 30ff 	mov.w	r0, #4294967295
 8005404:	f7ff ff8e 	bl	8005324 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005408:	4b05      	ldr	r3, [pc, #20]	; (8005420 <SysTick_Config+0x40>)
 800540a:	2200      	movs	r2, #0
 800540c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800540e:	4b04      	ldr	r3, [pc, #16]	; (8005420 <SysTick_Config+0x40>)
 8005410:	2207      	movs	r2, #7
 8005412:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8005414:	2300      	movs	r3, #0
}
 8005416:	4618      	mov	r0, r3
 8005418:	3708      	adds	r7, #8
 800541a:	46bd      	mov	sp, r7
 800541c:	bd80      	pop	{r7, pc}
 800541e:	bf00      	nop
 8005420:	e000e010 	.word	0xe000e010

08005424 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005424:	b580      	push	{r7, lr}
 8005426:	b082      	sub	sp, #8
 8005428:	af00      	add	r7, sp, #0
 800542a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800542c:	6878      	ldr	r0, [r7, #4]
 800542e:	f7ff ff29 	bl	8005284 <__NVIC_SetPriorityGrouping>
}
 8005432:	bf00      	nop
 8005434:	3708      	adds	r7, #8
 8005436:	46bd      	mov	sp, r7
 8005438:	bd80      	pop	{r7, pc}

0800543a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800543a:	b580      	push	{r7, lr}
 800543c:	b086      	sub	sp, #24
 800543e:	af00      	add	r7, sp, #0
 8005440:	4603      	mov	r3, r0
 8005442:	60b9      	str	r1, [r7, #8]
 8005444:	607a      	str	r2, [r7, #4]
 8005446:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8005448:	2300      	movs	r3, #0
 800544a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800544c:	f7ff ff3e 	bl	80052cc <__NVIC_GetPriorityGrouping>
 8005450:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005452:	687a      	ldr	r2, [r7, #4]
 8005454:	68b9      	ldr	r1, [r7, #8]
 8005456:	6978      	ldr	r0, [r7, #20]
 8005458:	f7ff ff8e 	bl	8005378 <NVIC_EncodePriority>
 800545c:	4602      	mov	r2, r0
 800545e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005462:	4611      	mov	r1, r2
 8005464:	4618      	mov	r0, r3
 8005466:	f7ff ff5d 	bl	8005324 <__NVIC_SetPriority>
}
 800546a:	bf00      	nop
 800546c:	3718      	adds	r7, #24
 800546e:	46bd      	mov	sp, r7
 8005470:	bd80      	pop	{r7, pc}

08005472 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005472:	b580      	push	{r7, lr}
 8005474:	b082      	sub	sp, #8
 8005476:	af00      	add	r7, sp, #0
 8005478:	4603      	mov	r3, r0
 800547a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800547c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005480:	4618      	mov	r0, r3
 8005482:	f7ff ff31 	bl	80052e8 <__NVIC_EnableIRQ>
}
 8005486:	bf00      	nop
 8005488:	3708      	adds	r7, #8
 800548a:	46bd      	mov	sp, r7
 800548c:	bd80      	pop	{r7, pc}

0800548e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800548e:	b580      	push	{r7, lr}
 8005490:	b082      	sub	sp, #8
 8005492:	af00      	add	r7, sp, #0
 8005494:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005496:	6878      	ldr	r0, [r7, #4]
 8005498:	f7ff ffa2 	bl	80053e0 <SysTick_Config>
 800549c:	4603      	mov	r3, r0
}
 800549e:	4618      	mov	r0, r3
 80054a0:	3708      	adds	r7, #8
 80054a2:	46bd      	mov	sp, r7
 80054a4:	bd80      	pop	{r7, pc}

080054a6 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80054a6:	b580      	push	{r7, lr}
 80054a8:	b084      	sub	sp, #16
 80054aa:	af00      	add	r7, sp, #0
 80054ac:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054b2:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80054b4:	f7fe fb9a 	bl	8003bec <HAL_GetTick>
 80054b8:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80054c0:	b2db      	uxtb	r3, r3
 80054c2:	2b02      	cmp	r3, #2
 80054c4:	d008      	beq.n	80054d8 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	2280      	movs	r2, #128	; 0x80
 80054ca:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	2200      	movs	r2, #0
 80054d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80054d4:	2301      	movs	r3, #1
 80054d6:	e052      	b.n	800557e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	681a      	ldr	r2, [r3, #0]
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	f022 0216 	bic.w	r2, r2, #22
 80054e6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	695a      	ldr	r2, [r3, #20]
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80054f6:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d103      	bne.n	8005508 <HAL_DMA_Abort+0x62>
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005504:	2b00      	cmp	r3, #0
 8005506:	d007      	beq.n	8005518 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	681a      	ldr	r2, [r3, #0]
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	f022 0208 	bic.w	r2, r2, #8
 8005516:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	681a      	ldr	r2, [r3, #0]
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	f022 0201 	bic.w	r2, r2, #1
 8005526:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005528:	e013      	b.n	8005552 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800552a:	f7fe fb5f 	bl	8003bec <HAL_GetTick>
 800552e:	4602      	mov	r2, r0
 8005530:	68bb      	ldr	r3, [r7, #8]
 8005532:	1ad3      	subs	r3, r2, r3
 8005534:	2b05      	cmp	r3, #5
 8005536:	d90c      	bls.n	8005552 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	2220      	movs	r2, #32
 800553c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	2203      	movs	r2, #3
 8005542:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	2200      	movs	r2, #0
 800554a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 800554e:	2303      	movs	r3, #3
 8005550:	e015      	b.n	800557e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	f003 0301 	and.w	r3, r3, #1
 800555c:	2b00      	cmp	r3, #0
 800555e:	d1e4      	bne.n	800552a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005564:	223f      	movs	r2, #63	; 0x3f
 8005566:	409a      	lsls	r2, r3
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	2201      	movs	r2, #1
 8005570:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2200      	movs	r2, #0
 8005578:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 800557c:	2300      	movs	r3, #0
}
 800557e:	4618      	mov	r0, r3
 8005580:	3710      	adds	r7, #16
 8005582:	46bd      	mov	sp, r7
 8005584:	bd80      	pop	{r7, pc}

08005586 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005586:	b480      	push	{r7}
 8005588:	b083      	sub	sp, #12
 800558a:	af00      	add	r7, sp, #0
 800558c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005594:	b2db      	uxtb	r3, r3
 8005596:	2b02      	cmp	r3, #2
 8005598:	d004      	beq.n	80055a4 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	2280      	movs	r2, #128	; 0x80
 800559e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80055a0:	2301      	movs	r3, #1
 80055a2:	e00c      	b.n	80055be <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	2205      	movs	r2, #5
 80055a8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	681a      	ldr	r2, [r3, #0]
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	f022 0201 	bic.w	r2, r2, #1
 80055ba:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80055bc:	2300      	movs	r3, #0
}
 80055be:	4618      	mov	r0, r3
 80055c0:	370c      	adds	r7, #12
 80055c2:	46bd      	mov	sp, r7
 80055c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c8:	4770      	bx	lr
	...

080055cc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80055cc:	b480      	push	{r7}
 80055ce:	b089      	sub	sp, #36	; 0x24
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	6078      	str	r0, [r7, #4]
 80055d4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80055d6:	2300      	movs	r3, #0
 80055d8:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80055da:	2300      	movs	r3, #0
 80055dc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80055de:	2300      	movs	r3, #0
 80055e0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80055e2:	2300      	movs	r3, #0
 80055e4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80055e6:	2300      	movs	r3, #0
 80055e8:	61fb      	str	r3, [r7, #28]
 80055ea:	e175      	b.n	80058d8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80055ec:	2201      	movs	r2, #1
 80055ee:	69fb      	ldr	r3, [r7, #28]
 80055f0:	fa02 f303 	lsl.w	r3, r2, r3
 80055f4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80055f6:	683b      	ldr	r3, [r7, #0]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	697a      	ldr	r2, [r7, #20]
 80055fc:	4013      	ands	r3, r2
 80055fe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005600:	693a      	ldr	r2, [r7, #16]
 8005602:	697b      	ldr	r3, [r7, #20]
 8005604:	429a      	cmp	r2, r3
 8005606:	f040 8164 	bne.w	80058d2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800560a:	683b      	ldr	r3, [r7, #0]
 800560c:	685b      	ldr	r3, [r3, #4]
 800560e:	f003 0303 	and.w	r3, r3, #3
 8005612:	2b01      	cmp	r3, #1
 8005614:	d005      	beq.n	8005622 <HAL_GPIO_Init+0x56>
 8005616:	683b      	ldr	r3, [r7, #0]
 8005618:	685b      	ldr	r3, [r3, #4]
 800561a:	f003 0303 	and.w	r3, r3, #3
 800561e:	2b02      	cmp	r3, #2
 8005620:	d130      	bne.n	8005684 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	689b      	ldr	r3, [r3, #8]
 8005626:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8005628:	69fb      	ldr	r3, [r7, #28]
 800562a:	005b      	lsls	r3, r3, #1
 800562c:	2203      	movs	r2, #3
 800562e:	fa02 f303 	lsl.w	r3, r2, r3
 8005632:	43db      	mvns	r3, r3
 8005634:	69ba      	ldr	r2, [r7, #24]
 8005636:	4013      	ands	r3, r2
 8005638:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800563a:	683b      	ldr	r3, [r7, #0]
 800563c:	68da      	ldr	r2, [r3, #12]
 800563e:	69fb      	ldr	r3, [r7, #28]
 8005640:	005b      	lsls	r3, r3, #1
 8005642:	fa02 f303 	lsl.w	r3, r2, r3
 8005646:	69ba      	ldr	r2, [r7, #24]
 8005648:	4313      	orrs	r3, r2
 800564a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	69ba      	ldr	r2, [r7, #24]
 8005650:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	685b      	ldr	r3, [r3, #4]
 8005656:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005658:	2201      	movs	r2, #1
 800565a:	69fb      	ldr	r3, [r7, #28]
 800565c:	fa02 f303 	lsl.w	r3, r2, r3
 8005660:	43db      	mvns	r3, r3
 8005662:	69ba      	ldr	r2, [r7, #24]
 8005664:	4013      	ands	r3, r2
 8005666:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005668:	683b      	ldr	r3, [r7, #0]
 800566a:	685b      	ldr	r3, [r3, #4]
 800566c:	091b      	lsrs	r3, r3, #4
 800566e:	f003 0201 	and.w	r2, r3, #1
 8005672:	69fb      	ldr	r3, [r7, #28]
 8005674:	fa02 f303 	lsl.w	r3, r2, r3
 8005678:	69ba      	ldr	r2, [r7, #24]
 800567a:	4313      	orrs	r3, r2
 800567c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	69ba      	ldr	r2, [r7, #24]
 8005682:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005684:	683b      	ldr	r3, [r7, #0]
 8005686:	685b      	ldr	r3, [r3, #4]
 8005688:	f003 0303 	and.w	r3, r3, #3
 800568c:	2b03      	cmp	r3, #3
 800568e:	d017      	beq.n	80056c0 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	68db      	ldr	r3, [r3, #12]
 8005694:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8005696:	69fb      	ldr	r3, [r7, #28]
 8005698:	005b      	lsls	r3, r3, #1
 800569a:	2203      	movs	r2, #3
 800569c:	fa02 f303 	lsl.w	r3, r2, r3
 80056a0:	43db      	mvns	r3, r3
 80056a2:	69ba      	ldr	r2, [r7, #24]
 80056a4:	4013      	ands	r3, r2
 80056a6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80056a8:	683b      	ldr	r3, [r7, #0]
 80056aa:	689a      	ldr	r2, [r3, #8]
 80056ac:	69fb      	ldr	r3, [r7, #28]
 80056ae:	005b      	lsls	r3, r3, #1
 80056b0:	fa02 f303 	lsl.w	r3, r2, r3
 80056b4:	69ba      	ldr	r2, [r7, #24]
 80056b6:	4313      	orrs	r3, r2
 80056b8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	69ba      	ldr	r2, [r7, #24]
 80056be:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80056c0:	683b      	ldr	r3, [r7, #0]
 80056c2:	685b      	ldr	r3, [r3, #4]
 80056c4:	f003 0303 	and.w	r3, r3, #3
 80056c8:	2b02      	cmp	r3, #2
 80056ca:	d123      	bne.n	8005714 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80056cc:	69fb      	ldr	r3, [r7, #28]
 80056ce:	08da      	lsrs	r2, r3, #3
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	3208      	adds	r2, #8
 80056d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80056d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80056da:	69fb      	ldr	r3, [r7, #28]
 80056dc:	f003 0307 	and.w	r3, r3, #7
 80056e0:	009b      	lsls	r3, r3, #2
 80056e2:	220f      	movs	r2, #15
 80056e4:	fa02 f303 	lsl.w	r3, r2, r3
 80056e8:	43db      	mvns	r3, r3
 80056ea:	69ba      	ldr	r2, [r7, #24]
 80056ec:	4013      	ands	r3, r2
 80056ee:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80056f0:	683b      	ldr	r3, [r7, #0]
 80056f2:	691a      	ldr	r2, [r3, #16]
 80056f4:	69fb      	ldr	r3, [r7, #28]
 80056f6:	f003 0307 	and.w	r3, r3, #7
 80056fa:	009b      	lsls	r3, r3, #2
 80056fc:	fa02 f303 	lsl.w	r3, r2, r3
 8005700:	69ba      	ldr	r2, [r7, #24]
 8005702:	4313      	orrs	r3, r2
 8005704:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8005706:	69fb      	ldr	r3, [r7, #28]
 8005708:	08da      	lsrs	r2, r3, #3
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	3208      	adds	r2, #8
 800570e:	69b9      	ldr	r1, [r7, #24]
 8005710:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800571a:	69fb      	ldr	r3, [r7, #28]
 800571c:	005b      	lsls	r3, r3, #1
 800571e:	2203      	movs	r2, #3
 8005720:	fa02 f303 	lsl.w	r3, r2, r3
 8005724:	43db      	mvns	r3, r3
 8005726:	69ba      	ldr	r2, [r7, #24]
 8005728:	4013      	ands	r3, r2
 800572a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800572c:	683b      	ldr	r3, [r7, #0]
 800572e:	685b      	ldr	r3, [r3, #4]
 8005730:	f003 0203 	and.w	r2, r3, #3
 8005734:	69fb      	ldr	r3, [r7, #28]
 8005736:	005b      	lsls	r3, r3, #1
 8005738:	fa02 f303 	lsl.w	r3, r2, r3
 800573c:	69ba      	ldr	r2, [r7, #24]
 800573e:	4313      	orrs	r3, r2
 8005740:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	69ba      	ldr	r2, [r7, #24]
 8005746:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005748:	683b      	ldr	r3, [r7, #0]
 800574a:	685b      	ldr	r3, [r3, #4]
 800574c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005750:	2b00      	cmp	r3, #0
 8005752:	f000 80be 	beq.w	80058d2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005756:	4b66      	ldr	r3, [pc, #408]	; (80058f0 <HAL_GPIO_Init+0x324>)
 8005758:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800575a:	4a65      	ldr	r2, [pc, #404]	; (80058f0 <HAL_GPIO_Init+0x324>)
 800575c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005760:	6453      	str	r3, [r2, #68]	; 0x44
 8005762:	4b63      	ldr	r3, [pc, #396]	; (80058f0 <HAL_GPIO_Init+0x324>)
 8005764:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005766:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800576a:	60fb      	str	r3, [r7, #12]
 800576c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800576e:	4a61      	ldr	r2, [pc, #388]	; (80058f4 <HAL_GPIO_Init+0x328>)
 8005770:	69fb      	ldr	r3, [r7, #28]
 8005772:	089b      	lsrs	r3, r3, #2
 8005774:	3302      	adds	r3, #2
 8005776:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800577a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800577c:	69fb      	ldr	r3, [r7, #28]
 800577e:	f003 0303 	and.w	r3, r3, #3
 8005782:	009b      	lsls	r3, r3, #2
 8005784:	220f      	movs	r2, #15
 8005786:	fa02 f303 	lsl.w	r3, r2, r3
 800578a:	43db      	mvns	r3, r3
 800578c:	69ba      	ldr	r2, [r7, #24]
 800578e:	4013      	ands	r3, r2
 8005790:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	4a58      	ldr	r2, [pc, #352]	; (80058f8 <HAL_GPIO_Init+0x32c>)
 8005796:	4293      	cmp	r3, r2
 8005798:	d037      	beq.n	800580a <HAL_GPIO_Init+0x23e>
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	4a57      	ldr	r2, [pc, #348]	; (80058fc <HAL_GPIO_Init+0x330>)
 800579e:	4293      	cmp	r3, r2
 80057a0:	d031      	beq.n	8005806 <HAL_GPIO_Init+0x23a>
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	4a56      	ldr	r2, [pc, #344]	; (8005900 <HAL_GPIO_Init+0x334>)
 80057a6:	4293      	cmp	r3, r2
 80057a8:	d02b      	beq.n	8005802 <HAL_GPIO_Init+0x236>
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	4a55      	ldr	r2, [pc, #340]	; (8005904 <HAL_GPIO_Init+0x338>)
 80057ae:	4293      	cmp	r3, r2
 80057b0:	d025      	beq.n	80057fe <HAL_GPIO_Init+0x232>
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	4a54      	ldr	r2, [pc, #336]	; (8005908 <HAL_GPIO_Init+0x33c>)
 80057b6:	4293      	cmp	r3, r2
 80057b8:	d01f      	beq.n	80057fa <HAL_GPIO_Init+0x22e>
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	4a53      	ldr	r2, [pc, #332]	; (800590c <HAL_GPIO_Init+0x340>)
 80057be:	4293      	cmp	r3, r2
 80057c0:	d019      	beq.n	80057f6 <HAL_GPIO_Init+0x22a>
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	4a52      	ldr	r2, [pc, #328]	; (8005910 <HAL_GPIO_Init+0x344>)
 80057c6:	4293      	cmp	r3, r2
 80057c8:	d013      	beq.n	80057f2 <HAL_GPIO_Init+0x226>
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	4a51      	ldr	r2, [pc, #324]	; (8005914 <HAL_GPIO_Init+0x348>)
 80057ce:	4293      	cmp	r3, r2
 80057d0:	d00d      	beq.n	80057ee <HAL_GPIO_Init+0x222>
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	4a50      	ldr	r2, [pc, #320]	; (8005918 <HAL_GPIO_Init+0x34c>)
 80057d6:	4293      	cmp	r3, r2
 80057d8:	d007      	beq.n	80057ea <HAL_GPIO_Init+0x21e>
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	4a4f      	ldr	r2, [pc, #316]	; (800591c <HAL_GPIO_Init+0x350>)
 80057de:	4293      	cmp	r3, r2
 80057e0:	d101      	bne.n	80057e6 <HAL_GPIO_Init+0x21a>
 80057e2:	2309      	movs	r3, #9
 80057e4:	e012      	b.n	800580c <HAL_GPIO_Init+0x240>
 80057e6:	230a      	movs	r3, #10
 80057e8:	e010      	b.n	800580c <HAL_GPIO_Init+0x240>
 80057ea:	2308      	movs	r3, #8
 80057ec:	e00e      	b.n	800580c <HAL_GPIO_Init+0x240>
 80057ee:	2307      	movs	r3, #7
 80057f0:	e00c      	b.n	800580c <HAL_GPIO_Init+0x240>
 80057f2:	2306      	movs	r3, #6
 80057f4:	e00a      	b.n	800580c <HAL_GPIO_Init+0x240>
 80057f6:	2305      	movs	r3, #5
 80057f8:	e008      	b.n	800580c <HAL_GPIO_Init+0x240>
 80057fa:	2304      	movs	r3, #4
 80057fc:	e006      	b.n	800580c <HAL_GPIO_Init+0x240>
 80057fe:	2303      	movs	r3, #3
 8005800:	e004      	b.n	800580c <HAL_GPIO_Init+0x240>
 8005802:	2302      	movs	r3, #2
 8005804:	e002      	b.n	800580c <HAL_GPIO_Init+0x240>
 8005806:	2301      	movs	r3, #1
 8005808:	e000      	b.n	800580c <HAL_GPIO_Init+0x240>
 800580a:	2300      	movs	r3, #0
 800580c:	69fa      	ldr	r2, [r7, #28]
 800580e:	f002 0203 	and.w	r2, r2, #3
 8005812:	0092      	lsls	r2, r2, #2
 8005814:	4093      	lsls	r3, r2
 8005816:	69ba      	ldr	r2, [r7, #24]
 8005818:	4313      	orrs	r3, r2
 800581a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 800581c:	4935      	ldr	r1, [pc, #212]	; (80058f4 <HAL_GPIO_Init+0x328>)
 800581e:	69fb      	ldr	r3, [r7, #28]
 8005820:	089b      	lsrs	r3, r3, #2
 8005822:	3302      	adds	r3, #2
 8005824:	69ba      	ldr	r2, [r7, #24]
 8005826:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800582a:	4b3d      	ldr	r3, [pc, #244]	; (8005920 <HAL_GPIO_Init+0x354>)
 800582c:	689b      	ldr	r3, [r3, #8]
 800582e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005830:	693b      	ldr	r3, [r7, #16]
 8005832:	43db      	mvns	r3, r3
 8005834:	69ba      	ldr	r2, [r7, #24]
 8005836:	4013      	ands	r3, r2
 8005838:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800583a:	683b      	ldr	r3, [r7, #0]
 800583c:	685b      	ldr	r3, [r3, #4]
 800583e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005842:	2b00      	cmp	r3, #0
 8005844:	d003      	beq.n	800584e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8005846:	69ba      	ldr	r2, [r7, #24]
 8005848:	693b      	ldr	r3, [r7, #16]
 800584a:	4313      	orrs	r3, r2
 800584c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800584e:	4a34      	ldr	r2, [pc, #208]	; (8005920 <HAL_GPIO_Init+0x354>)
 8005850:	69bb      	ldr	r3, [r7, #24]
 8005852:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005854:	4b32      	ldr	r3, [pc, #200]	; (8005920 <HAL_GPIO_Init+0x354>)
 8005856:	68db      	ldr	r3, [r3, #12]
 8005858:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800585a:	693b      	ldr	r3, [r7, #16]
 800585c:	43db      	mvns	r3, r3
 800585e:	69ba      	ldr	r2, [r7, #24]
 8005860:	4013      	ands	r3, r2
 8005862:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005864:	683b      	ldr	r3, [r7, #0]
 8005866:	685b      	ldr	r3, [r3, #4]
 8005868:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800586c:	2b00      	cmp	r3, #0
 800586e:	d003      	beq.n	8005878 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8005870:	69ba      	ldr	r2, [r7, #24]
 8005872:	693b      	ldr	r3, [r7, #16]
 8005874:	4313      	orrs	r3, r2
 8005876:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005878:	4a29      	ldr	r2, [pc, #164]	; (8005920 <HAL_GPIO_Init+0x354>)
 800587a:	69bb      	ldr	r3, [r7, #24]
 800587c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800587e:	4b28      	ldr	r3, [pc, #160]	; (8005920 <HAL_GPIO_Init+0x354>)
 8005880:	685b      	ldr	r3, [r3, #4]
 8005882:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005884:	693b      	ldr	r3, [r7, #16]
 8005886:	43db      	mvns	r3, r3
 8005888:	69ba      	ldr	r2, [r7, #24]
 800588a:	4013      	ands	r3, r2
 800588c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800588e:	683b      	ldr	r3, [r7, #0]
 8005890:	685b      	ldr	r3, [r3, #4]
 8005892:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005896:	2b00      	cmp	r3, #0
 8005898:	d003      	beq.n	80058a2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800589a:	69ba      	ldr	r2, [r7, #24]
 800589c:	693b      	ldr	r3, [r7, #16]
 800589e:	4313      	orrs	r3, r2
 80058a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80058a2:	4a1f      	ldr	r2, [pc, #124]	; (8005920 <HAL_GPIO_Init+0x354>)
 80058a4:	69bb      	ldr	r3, [r7, #24]
 80058a6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80058a8:	4b1d      	ldr	r3, [pc, #116]	; (8005920 <HAL_GPIO_Init+0x354>)
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80058ae:	693b      	ldr	r3, [r7, #16]
 80058b0:	43db      	mvns	r3, r3
 80058b2:	69ba      	ldr	r2, [r7, #24]
 80058b4:	4013      	ands	r3, r2
 80058b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80058b8:	683b      	ldr	r3, [r7, #0]
 80058ba:	685b      	ldr	r3, [r3, #4]
 80058bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d003      	beq.n	80058cc <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80058c4:	69ba      	ldr	r2, [r7, #24]
 80058c6:	693b      	ldr	r3, [r7, #16]
 80058c8:	4313      	orrs	r3, r2
 80058ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80058cc:	4a14      	ldr	r2, [pc, #80]	; (8005920 <HAL_GPIO_Init+0x354>)
 80058ce:	69bb      	ldr	r3, [r7, #24]
 80058d0:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 80058d2:	69fb      	ldr	r3, [r7, #28]
 80058d4:	3301      	adds	r3, #1
 80058d6:	61fb      	str	r3, [r7, #28]
 80058d8:	69fb      	ldr	r3, [r7, #28]
 80058da:	2b0f      	cmp	r3, #15
 80058dc:	f67f ae86 	bls.w	80055ec <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80058e0:	bf00      	nop
 80058e2:	bf00      	nop
 80058e4:	3724      	adds	r7, #36	; 0x24
 80058e6:	46bd      	mov	sp, r7
 80058e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ec:	4770      	bx	lr
 80058ee:	bf00      	nop
 80058f0:	40023800 	.word	0x40023800
 80058f4:	40013800 	.word	0x40013800
 80058f8:	40020000 	.word	0x40020000
 80058fc:	40020400 	.word	0x40020400
 8005900:	40020800 	.word	0x40020800
 8005904:	40020c00 	.word	0x40020c00
 8005908:	40021000 	.word	0x40021000
 800590c:	40021400 	.word	0x40021400
 8005910:	40021800 	.word	0x40021800
 8005914:	40021c00 	.word	0x40021c00
 8005918:	40022000 	.word	0x40022000
 800591c:	40022400 	.word	0x40022400
 8005920:	40013c00 	.word	0x40013c00

08005924 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005924:	b480      	push	{r7}
 8005926:	b085      	sub	sp, #20
 8005928:	af00      	add	r7, sp, #0
 800592a:	6078      	str	r0, [r7, #4]
 800592c:	460b      	mov	r3, r1
 800592e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	691a      	ldr	r2, [r3, #16]
 8005934:	887b      	ldrh	r3, [r7, #2]
 8005936:	4013      	ands	r3, r2
 8005938:	2b00      	cmp	r3, #0
 800593a:	d002      	beq.n	8005942 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800593c:	2301      	movs	r3, #1
 800593e:	73fb      	strb	r3, [r7, #15]
 8005940:	e001      	b.n	8005946 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005942:	2300      	movs	r3, #0
 8005944:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005946:	7bfb      	ldrb	r3, [r7, #15]
}
 8005948:	4618      	mov	r0, r3
 800594a:	3714      	adds	r7, #20
 800594c:	46bd      	mov	sp, r7
 800594e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005952:	4770      	bx	lr

08005954 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005954:	b480      	push	{r7}
 8005956:	b083      	sub	sp, #12
 8005958:	af00      	add	r7, sp, #0
 800595a:	6078      	str	r0, [r7, #4]
 800595c:	460b      	mov	r3, r1
 800595e:	807b      	strh	r3, [r7, #2]
 8005960:	4613      	mov	r3, r2
 8005962:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005964:	787b      	ldrb	r3, [r7, #1]
 8005966:	2b00      	cmp	r3, #0
 8005968:	d003      	beq.n	8005972 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800596a:	887a      	ldrh	r2, [r7, #2]
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8005970:	e003      	b.n	800597a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8005972:	887b      	ldrh	r3, [r7, #2]
 8005974:	041a      	lsls	r2, r3, #16
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	619a      	str	r2, [r3, #24]
}
 800597a:	bf00      	nop
 800597c:	370c      	adds	r7, #12
 800597e:	46bd      	mov	sp, r7
 8005980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005984:	4770      	bx	lr

08005986 <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005986:	b480      	push	{r7}
 8005988:	b085      	sub	sp, #20
 800598a:	af00      	add	r7, sp, #0
 800598c:	6078      	str	r0, [r7, #4]
 800598e:	460b      	mov	r3, r1
 8005990:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	695b      	ldr	r3, [r3, #20]
 8005996:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005998:	887a      	ldrh	r2, [r7, #2]
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	4013      	ands	r3, r2
 800599e:	041a      	lsls	r2, r3, #16
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	43d9      	mvns	r1, r3
 80059a4:	887b      	ldrh	r3, [r7, #2]
 80059a6:	400b      	ands	r3, r1
 80059a8:	431a      	orrs	r2, r3
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	619a      	str	r2, [r3, #24]
}
 80059ae:	bf00      	nop
 80059b0:	3714      	adds	r7, #20
 80059b2:	46bd      	mov	sp, r7
 80059b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b8:	4770      	bx	lr
	...

080059bc <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80059bc:	b580      	push	{r7, lr}
 80059be:	b082      	sub	sp, #8
 80059c0:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80059c2:	2300      	movs	r3, #0
 80059c4:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80059c6:	4b23      	ldr	r3, [pc, #140]	; (8005a54 <HAL_PWREx_EnableOverDrive+0x98>)
 80059c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059ca:	4a22      	ldr	r2, [pc, #136]	; (8005a54 <HAL_PWREx_EnableOverDrive+0x98>)
 80059cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80059d0:	6413      	str	r3, [r2, #64]	; 0x40
 80059d2:	4b20      	ldr	r3, [pc, #128]	; (8005a54 <HAL_PWREx_EnableOverDrive+0x98>)
 80059d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80059da:	603b      	str	r3, [r7, #0]
 80059dc:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80059de:	4b1e      	ldr	r3, [pc, #120]	; (8005a58 <HAL_PWREx_EnableOverDrive+0x9c>)
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	4a1d      	ldr	r2, [pc, #116]	; (8005a58 <HAL_PWREx_EnableOverDrive+0x9c>)
 80059e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80059e8:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80059ea:	f7fe f8ff 	bl	8003bec <HAL_GetTick>
 80059ee:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80059f0:	e009      	b.n	8005a06 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80059f2:	f7fe f8fb 	bl	8003bec <HAL_GetTick>
 80059f6:	4602      	mov	r2, r0
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	1ad3      	subs	r3, r2, r3
 80059fc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005a00:	d901      	bls.n	8005a06 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8005a02:	2303      	movs	r3, #3
 8005a04:	e022      	b.n	8005a4c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8005a06:	4b14      	ldr	r3, [pc, #80]	; (8005a58 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005a08:	685b      	ldr	r3, [r3, #4]
 8005a0a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005a0e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005a12:	d1ee      	bne.n	80059f2 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8005a14:	4b10      	ldr	r3, [pc, #64]	; (8005a58 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	4a0f      	ldr	r2, [pc, #60]	; (8005a58 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005a1a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005a1e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005a20:	f7fe f8e4 	bl	8003bec <HAL_GetTick>
 8005a24:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005a26:	e009      	b.n	8005a3c <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005a28:	f7fe f8e0 	bl	8003bec <HAL_GetTick>
 8005a2c:	4602      	mov	r2, r0
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	1ad3      	subs	r3, r2, r3
 8005a32:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005a36:	d901      	bls.n	8005a3c <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8005a38:	2303      	movs	r3, #3
 8005a3a:	e007      	b.n	8005a4c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005a3c:	4b06      	ldr	r3, [pc, #24]	; (8005a58 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005a3e:	685b      	ldr	r3, [r3, #4]
 8005a40:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a44:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005a48:	d1ee      	bne.n	8005a28 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8005a4a:	2300      	movs	r3, #0
}
 8005a4c:	4618      	mov	r0, r3
 8005a4e:	3708      	adds	r7, #8
 8005a50:	46bd      	mov	sp, r7
 8005a52:	bd80      	pop	{r7, pc}
 8005a54:	40023800 	.word	0x40023800
 8005a58:	40007000 	.word	0x40007000

08005a5c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005a5c:	b580      	push	{r7, lr}
 8005a5e:	b086      	sub	sp, #24
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8005a64:	2300      	movs	r3, #0
 8005a66:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d101      	bne.n	8005a72 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8005a6e:	2301      	movs	r3, #1
 8005a70:	e29b      	b.n	8005faa <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	f003 0301 	and.w	r3, r3, #1
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	f000 8087 	beq.w	8005b8e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005a80:	4b96      	ldr	r3, [pc, #600]	; (8005cdc <HAL_RCC_OscConfig+0x280>)
 8005a82:	689b      	ldr	r3, [r3, #8]
 8005a84:	f003 030c 	and.w	r3, r3, #12
 8005a88:	2b04      	cmp	r3, #4
 8005a8a:	d00c      	beq.n	8005aa6 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005a8c:	4b93      	ldr	r3, [pc, #588]	; (8005cdc <HAL_RCC_OscConfig+0x280>)
 8005a8e:	689b      	ldr	r3, [r3, #8]
 8005a90:	f003 030c 	and.w	r3, r3, #12
 8005a94:	2b08      	cmp	r3, #8
 8005a96:	d112      	bne.n	8005abe <HAL_RCC_OscConfig+0x62>
 8005a98:	4b90      	ldr	r3, [pc, #576]	; (8005cdc <HAL_RCC_OscConfig+0x280>)
 8005a9a:	685b      	ldr	r3, [r3, #4]
 8005a9c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005aa0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005aa4:	d10b      	bne.n	8005abe <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005aa6:	4b8d      	ldr	r3, [pc, #564]	; (8005cdc <HAL_RCC_OscConfig+0x280>)
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d06c      	beq.n	8005b8c <HAL_RCC_OscConfig+0x130>
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	685b      	ldr	r3, [r3, #4]
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d168      	bne.n	8005b8c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8005aba:	2301      	movs	r3, #1
 8005abc:	e275      	b.n	8005faa <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	685b      	ldr	r3, [r3, #4]
 8005ac2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005ac6:	d106      	bne.n	8005ad6 <HAL_RCC_OscConfig+0x7a>
 8005ac8:	4b84      	ldr	r3, [pc, #528]	; (8005cdc <HAL_RCC_OscConfig+0x280>)
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	4a83      	ldr	r2, [pc, #524]	; (8005cdc <HAL_RCC_OscConfig+0x280>)
 8005ace:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005ad2:	6013      	str	r3, [r2, #0]
 8005ad4:	e02e      	b.n	8005b34 <HAL_RCC_OscConfig+0xd8>
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	685b      	ldr	r3, [r3, #4]
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d10c      	bne.n	8005af8 <HAL_RCC_OscConfig+0x9c>
 8005ade:	4b7f      	ldr	r3, [pc, #508]	; (8005cdc <HAL_RCC_OscConfig+0x280>)
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	4a7e      	ldr	r2, [pc, #504]	; (8005cdc <HAL_RCC_OscConfig+0x280>)
 8005ae4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005ae8:	6013      	str	r3, [r2, #0]
 8005aea:	4b7c      	ldr	r3, [pc, #496]	; (8005cdc <HAL_RCC_OscConfig+0x280>)
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	4a7b      	ldr	r2, [pc, #492]	; (8005cdc <HAL_RCC_OscConfig+0x280>)
 8005af0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005af4:	6013      	str	r3, [r2, #0]
 8005af6:	e01d      	b.n	8005b34 <HAL_RCC_OscConfig+0xd8>
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	685b      	ldr	r3, [r3, #4]
 8005afc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005b00:	d10c      	bne.n	8005b1c <HAL_RCC_OscConfig+0xc0>
 8005b02:	4b76      	ldr	r3, [pc, #472]	; (8005cdc <HAL_RCC_OscConfig+0x280>)
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	4a75      	ldr	r2, [pc, #468]	; (8005cdc <HAL_RCC_OscConfig+0x280>)
 8005b08:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005b0c:	6013      	str	r3, [r2, #0]
 8005b0e:	4b73      	ldr	r3, [pc, #460]	; (8005cdc <HAL_RCC_OscConfig+0x280>)
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	4a72      	ldr	r2, [pc, #456]	; (8005cdc <HAL_RCC_OscConfig+0x280>)
 8005b14:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005b18:	6013      	str	r3, [r2, #0]
 8005b1a:	e00b      	b.n	8005b34 <HAL_RCC_OscConfig+0xd8>
 8005b1c:	4b6f      	ldr	r3, [pc, #444]	; (8005cdc <HAL_RCC_OscConfig+0x280>)
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	4a6e      	ldr	r2, [pc, #440]	; (8005cdc <HAL_RCC_OscConfig+0x280>)
 8005b22:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005b26:	6013      	str	r3, [r2, #0]
 8005b28:	4b6c      	ldr	r3, [pc, #432]	; (8005cdc <HAL_RCC_OscConfig+0x280>)
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	4a6b      	ldr	r2, [pc, #428]	; (8005cdc <HAL_RCC_OscConfig+0x280>)
 8005b2e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005b32:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	685b      	ldr	r3, [r3, #4]
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d013      	beq.n	8005b64 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b3c:	f7fe f856 	bl	8003bec <HAL_GetTick>
 8005b40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005b42:	e008      	b.n	8005b56 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005b44:	f7fe f852 	bl	8003bec <HAL_GetTick>
 8005b48:	4602      	mov	r2, r0
 8005b4a:	693b      	ldr	r3, [r7, #16]
 8005b4c:	1ad3      	subs	r3, r2, r3
 8005b4e:	2b64      	cmp	r3, #100	; 0x64
 8005b50:	d901      	bls.n	8005b56 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005b52:	2303      	movs	r3, #3
 8005b54:	e229      	b.n	8005faa <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005b56:	4b61      	ldr	r3, [pc, #388]	; (8005cdc <HAL_RCC_OscConfig+0x280>)
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d0f0      	beq.n	8005b44 <HAL_RCC_OscConfig+0xe8>
 8005b62:	e014      	b.n	8005b8e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b64:	f7fe f842 	bl	8003bec <HAL_GetTick>
 8005b68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005b6a:	e008      	b.n	8005b7e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005b6c:	f7fe f83e 	bl	8003bec <HAL_GetTick>
 8005b70:	4602      	mov	r2, r0
 8005b72:	693b      	ldr	r3, [r7, #16]
 8005b74:	1ad3      	subs	r3, r2, r3
 8005b76:	2b64      	cmp	r3, #100	; 0x64
 8005b78:	d901      	bls.n	8005b7e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8005b7a:	2303      	movs	r3, #3
 8005b7c:	e215      	b.n	8005faa <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005b7e:	4b57      	ldr	r3, [pc, #348]	; (8005cdc <HAL_RCC_OscConfig+0x280>)
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d1f0      	bne.n	8005b6c <HAL_RCC_OscConfig+0x110>
 8005b8a:	e000      	b.n	8005b8e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005b8c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	f003 0302 	and.w	r3, r3, #2
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d069      	beq.n	8005c6e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005b9a:	4b50      	ldr	r3, [pc, #320]	; (8005cdc <HAL_RCC_OscConfig+0x280>)
 8005b9c:	689b      	ldr	r3, [r3, #8]
 8005b9e:	f003 030c 	and.w	r3, r3, #12
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d00b      	beq.n	8005bbe <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005ba6:	4b4d      	ldr	r3, [pc, #308]	; (8005cdc <HAL_RCC_OscConfig+0x280>)
 8005ba8:	689b      	ldr	r3, [r3, #8]
 8005baa:	f003 030c 	and.w	r3, r3, #12
 8005bae:	2b08      	cmp	r3, #8
 8005bb0:	d11c      	bne.n	8005bec <HAL_RCC_OscConfig+0x190>
 8005bb2:	4b4a      	ldr	r3, [pc, #296]	; (8005cdc <HAL_RCC_OscConfig+0x280>)
 8005bb4:	685b      	ldr	r3, [r3, #4]
 8005bb6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d116      	bne.n	8005bec <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005bbe:	4b47      	ldr	r3, [pc, #284]	; (8005cdc <HAL_RCC_OscConfig+0x280>)
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	f003 0302 	and.w	r3, r3, #2
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d005      	beq.n	8005bd6 <HAL_RCC_OscConfig+0x17a>
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	68db      	ldr	r3, [r3, #12]
 8005bce:	2b01      	cmp	r3, #1
 8005bd0:	d001      	beq.n	8005bd6 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8005bd2:	2301      	movs	r3, #1
 8005bd4:	e1e9      	b.n	8005faa <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005bd6:	4b41      	ldr	r3, [pc, #260]	; (8005cdc <HAL_RCC_OscConfig+0x280>)
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	691b      	ldr	r3, [r3, #16]
 8005be2:	00db      	lsls	r3, r3, #3
 8005be4:	493d      	ldr	r1, [pc, #244]	; (8005cdc <HAL_RCC_OscConfig+0x280>)
 8005be6:	4313      	orrs	r3, r2
 8005be8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005bea:	e040      	b.n	8005c6e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	68db      	ldr	r3, [r3, #12]
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d023      	beq.n	8005c3c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005bf4:	4b39      	ldr	r3, [pc, #228]	; (8005cdc <HAL_RCC_OscConfig+0x280>)
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	4a38      	ldr	r2, [pc, #224]	; (8005cdc <HAL_RCC_OscConfig+0x280>)
 8005bfa:	f043 0301 	orr.w	r3, r3, #1
 8005bfe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c00:	f7fd fff4 	bl	8003bec <HAL_GetTick>
 8005c04:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c06:	e008      	b.n	8005c1a <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005c08:	f7fd fff0 	bl	8003bec <HAL_GetTick>
 8005c0c:	4602      	mov	r2, r0
 8005c0e:	693b      	ldr	r3, [r7, #16]
 8005c10:	1ad3      	subs	r3, r2, r3
 8005c12:	2b02      	cmp	r3, #2
 8005c14:	d901      	bls.n	8005c1a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8005c16:	2303      	movs	r3, #3
 8005c18:	e1c7      	b.n	8005faa <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c1a:	4b30      	ldr	r3, [pc, #192]	; (8005cdc <HAL_RCC_OscConfig+0x280>)
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	f003 0302 	and.w	r3, r3, #2
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d0f0      	beq.n	8005c08 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c26:	4b2d      	ldr	r3, [pc, #180]	; (8005cdc <HAL_RCC_OscConfig+0x280>)
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	691b      	ldr	r3, [r3, #16]
 8005c32:	00db      	lsls	r3, r3, #3
 8005c34:	4929      	ldr	r1, [pc, #164]	; (8005cdc <HAL_RCC_OscConfig+0x280>)
 8005c36:	4313      	orrs	r3, r2
 8005c38:	600b      	str	r3, [r1, #0]
 8005c3a:	e018      	b.n	8005c6e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005c3c:	4b27      	ldr	r3, [pc, #156]	; (8005cdc <HAL_RCC_OscConfig+0x280>)
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	4a26      	ldr	r2, [pc, #152]	; (8005cdc <HAL_RCC_OscConfig+0x280>)
 8005c42:	f023 0301 	bic.w	r3, r3, #1
 8005c46:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c48:	f7fd ffd0 	bl	8003bec <HAL_GetTick>
 8005c4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005c4e:	e008      	b.n	8005c62 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005c50:	f7fd ffcc 	bl	8003bec <HAL_GetTick>
 8005c54:	4602      	mov	r2, r0
 8005c56:	693b      	ldr	r3, [r7, #16]
 8005c58:	1ad3      	subs	r3, r2, r3
 8005c5a:	2b02      	cmp	r3, #2
 8005c5c:	d901      	bls.n	8005c62 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8005c5e:	2303      	movs	r3, #3
 8005c60:	e1a3      	b.n	8005faa <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005c62:	4b1e      	ldr	r3, [pc, #120]	; (8005cdc <HAL_RCC_OscConfig+0x280>)
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f003 0302 	and.w	r3, r3, #2
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d1f0      	bne.n	8005c50 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	f003 0308 	and.w	r3, r3, #8
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d038      	beq.n	8005cec <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	695b      	ldr	r3, [r3, #20]
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d019      	beq.n	8005cb6 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005c82:	4b16      	ldr	r3, [pc, #88]	; (8005cdc <HAL_RCC_OscConfig+0x280>)
 8005c84:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005c86:	4a15      	ldr	r2, [pc, #84]	; (8005cdc <HAL_RCC_OscConfig+0x280>)
 8005c88:	f043 0301 	orr.w	r3, r3, #1
 8005c8c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c8e:	f7fd ffad 	bl	8003bec <HAL_GetTick>
 8005c92:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005c94:	e008      	b.n	8005ca8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005c96:	f7fd ffa9 	bl	8003bec <HAL_GetTick>
 8005c9a:	4602      	mov	r2, r0
 8005c9c:	693b      	ldr	r3, [r7, #16]
 8005c9e:	1ad3      	subs	r3, r2, r3
 8005ca0:	2b02      	cmp	r3, #2
 8005ca2:	d901      	bls.n	8005ca8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005ca4:	2303      	movs	r3, #3
 8005ca6:	e180      	b.n	8005faa <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005ca8:	4b0c      	ldr	r3, [pc, #48]	; (8005cdc <HAL_RCC_OscConfig+0x280>)
 8005caa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005cac:	f003 0302 	and.w	r3, r3, #2
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d0f0      	beq.n	8005c96 <HAL_RCC_OscConfig+0x23a>
 8005cb4:	e01a      	b.n	8005cec <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005cb6:	4b09      	ldr	r3, [pc, #36]	; (8005cdc <HAL_RCC_OscConfig+0x280>)
 8005cb8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005cba:	4a08      	ldr	r2, [pc, #32]	; (8005cdc <HAL_RCC_OscConfig+0x280>)
 8005cbc:	f023 0301 	bic.w	r3, r3, #1
 8005cc0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005cc2:	f7fd ff93 	bl	8003bec <HAL_GetTick>
 8005cc6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005cc8:	e00a      	b.n	8005ce0 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005cca:	f7fd ff8f 	bl	8003bec <HAL_GetTick>
 8005cce:	4602      	mov	r2, r0
 8005cd0:	693b      	ldr	r3, [r7, #16]
 8005cd2:	1ad3      	subs	r3, r2, r3
 8005cd4:	2b02      	cmp	r3, #2
 8005cd6:	d903      	bls.n	8005ce0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8005cd8:	2303      	movs	r3, #3
 8005cda:	e166      	b.n	8005faa <HAL_RCC_OscConfig+0x54e>
 8005cdc:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005ce0:	4b92      	ldr	r3, [pc, #584]	; (8005f2c <HAL_RCC_OscConfig+0x4d0>)
 8005ce2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005ce4:	f003 0302 	and.w	r3, r3, #2
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d1ee      	bne.n	8005cca <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	f003 0304 	and.w	r3, r3, #4
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	f000 80a4 	beq.w	8005e42 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005cfa:	4b8c      	ldr	r3, [pc, #560]	; (8005f2c <HAL_RCC_OscConfig+0x4d0>)
 8005cfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cfe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d10d      	bne.n	8005d22 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8005d06:	4b89      	ldr	r3, [pc, #548]	; (8005f2c <HAL_RCC_OscConfig+0x4d0>)
 8005d08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d0a:	4a88      	ldr	r2, [pc, #544]	; (8005f2c <HAL_RCC_OscConfig+0x4d0>)
 8005d0c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005d10:	6413      	str	r3, [r2, #64]	; 0x40
 8005d12:	4b86      	ldr	r3, [pc, #536]	; (8005f2c <HAL_RCC_OscConfig+0x4d0>)
 8005d14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d1a:	60bb      	str	r3, [r7, #8]
 8005d1c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005d1e:	2301      	movs	r3, #1
 8005d20:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005d22:	4b83      	ldr	r3, [pc, #524]	; (8005f30 <HAL_RCC_OscConfig+0x4d4>)
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d118      	bne.n	8005d60 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8005d2e:	4b80      	ldr	r3, [pc, #512]	; (8005f30 <HAL_RCC_OscConfig+0x4d4>)
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	4a7f      	ldr	r2, [pc, #508]	; (8005f30 <HAL_RCC_OscConfig+0x4d4>)
 8005d34:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005d38:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005d3a:	f7fd ff57 	bl	8003bec <HAL_GetTick>
 8005d3e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005d40:	e008      	b.n	8005d54 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005d42:	f7fd ff53 	bl	8003bec <HAL_GetTick>
 8005d46:	4602      	mov	r2, r0
 8005d48:	693b      	ldr	r3, [r7, #16]
 8005d4a:	1ad3      	subs	r3, r2, r3
 8005d4c:	2b64      	cmp	r3, #100	; 0x64
 8005d4e:	d901      	bls.n	8005d54 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8005d50:	2303      	movs	r3, #3
 8005d52:	e12a      	b.n	8005faa <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005d54:	4b76      	ldr	r3, [pc, #472]	; (8005f30 <HAL_RCC_OscConfig+0x4d4>)
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d0f0      	beq.n	8005d42 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	689b      	ldr	r3, [r3, #8]
 8005d64:	2b01      	cmp	r3, #1
 8005d66:	d106      	bne.n	8005d76 <HAL_RCC_OscConfig+0x31a>
 8005d68:	4b70      	ldr	r3, [pc, #448]	; (8005f2c <HAL_RCC_OscConfig+0x4d0>)
 8005d6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d6c:	4a6f      	ldr	r2, [pc, #444]	; (8005f2c <HAL_RCC_OscConfig+0x4d0>)
 8005d6e:	f043 0301 	orr.w	r3, r3, #1
 8005d72:	6713      	str	r3, [r2, #112]	; 0x70
 8005d74:	e02d      	b.n	8005dd2 <HAL_RCC_OscConfig+0x376>
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	689b      	ldr	r3, [r3, #8]
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d10c      	bne.n	8005d98 <HAL_RCC_OscConfig+0x33c>
 8005d7e:	4b6b      	ldr	r3, [pc, #428]	; (8005f2c <HAL_RCC_OscConfig+0x4d0>)
 8005d80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d82:	4a6a      	ldr	r2, [pc, #424]	; (8005f2c <HAL_RCC_OscConfig+0x4d0>)
 8005d84:	f023 0301 	bic.w	r3, r3, #1
 8005d88:	6713      	str	r3, [r2, #112]	; 0x70
 8005d8a:	4b68      	ldr	r3, [pc, #416]	; (8005f2c <HAL_RCC_OscConfig+0x4d0>)
 8005d8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d8e:	4a67      	ldr	r2, [pc, #412]	; (8005f2c <HAL_RCC_OscConfig+0x4d0>)
 8005d90:	f023 0304 	bic.w	r3, r3, #4
 8005d94:	6713      	str	r3, [r2, #112]	; 0x70
 8005d96:	e01c      	b.n	8005dd2 <HAL_RCC_OscConfig+0x376>
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	689b      	ldr	r3, [r3, #8]
 8005d9c:	2b05      	cmp	r3, #5
 8005d9e:	d10c      	bne.n	8005dba <HAL_RCC_OscConfig+0x35e>
 8005da0:	4b62      	ldr	r3, [pc, #392]	; (8005f2c <HAL_RCC_OscConfig+0x4d0>)
 8005da2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005da4:	4a61      	ldr	r2, [pc, #388]	; (8005f2c <HAL_RCC_OscConfig+0x4d0>)
 8005da6:	f043 0304 	orr.w	r3, r3, #4
 8005daa:	6713      	str	r3, [r2, #112]	; 0x70
 8005dac:	4b5f      	ldr	r3, [pc, #380]	; (8005f2c <HAL_RCC_OscConfig+0x4d0>)
 8005dae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005db0:	4a5e      	ldr	r2, [pc, #376]	; (8005f2c <HAL_RCC_OscConfig+0x4d0>)
 8005db2:	f043 0301 	orr.w	r3, r3, #1
 8005db6:	6713      	str	r3, [r2, #112]	; 0x70
 8005db8:	e00b      	b.n	8005dd2 <HAL_RCC_OscConfig+0x376>
 8005dba:	4b5c      	ldr	r3, [pc, #368]	; (8005f2c <HAL_RCC_OscConfig+0x4d0>)
 8005dbc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005dbe:	4a5b      	ldr	r2, [pc, #364]	; (8005f2c <HAL_RCC_OscConfig+0x4d0>)
 8005dc0:	f023 0301 	bic.w	r3, r3, #1
 8005dc4:	6713      	str	r3, [r2, #112]	; 0x70
 8005dc6:	4b59      	ldr	r3, [pc, #356]	; (8005f2c <HAL_RCC_OscConfig+0x4d0>)
 8005dc8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005dca:	4a58      	ldr	r2, [pc, #352]	; (8005f2c <HAL_RCC_OscConfig+0x4d0>)
 8005dcc:	f023 0304 	bic.w	r3, r3, #4
 8005dd0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	689b      	ldr	r3, [r3, #8]
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d015      	beq.n	8005e06 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005dda:	f7fd ff07 	bl	8003bec <HAL_GetTick>
 8005dde:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005de0:	e00a      	b.n	8005df8 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005de2:	f7fd ff03 	bl	8003bec <HAL_GetTick>
 8005de6:	4602      	mov	r2, r0
 8005de8:	693b      	ldr	r3, [r7, #16]
 8005dea:	1ad3      	subs	r3, r2, r3
 8005dec:	f241 3288 	movw	r2, #5000	; 0x1388
 8005df0:	4293      	cmp	r3, r2
 8005df2:	d901      	bls.n	8005df8 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8005df4:	2303      	movs	r3, #3
 8005df6:	e0d8      	b.n	8005faa <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005df8:	4b4c      	ldr	r3, [pc, #304]	; (8005f2c <HAL_RCC_OscConfig+0x4d0>)
 8005dfa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005dfc:	f003 0302 	and.w	r3, r3, #2
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d0ee      	beq.n	8005de2 <HAL_RCC_OscConfig+0x386>
 8005e04:	e014      	b.n	8005e30 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e06:	f7fd fef1 	bl	8003bec <HAL_GetTick>
 8005e0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005e0c:	e00a      	b.n	8005e24 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005e0e:	f7fd feed 	bl	8003bec <HAL_GetTick>
 8005e12:	4602      	mov	r2, r0
 8005e14:	693b      	ldr	r3, [r7, #16]
 8005e16:	1ad3      	subs	r3, r2, r3
 8005e18:	f241 3288 	movw	r2, #5000	; 0x1388
 8005e1c:	4293      	cmp	r3, r2
 8005e1e:	d901      	bls.n	8005e24 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8005e20:	2303      	movs	r3, #3
 8005e22:	e0c2      	b.n	8005faa <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005e24:	4b41      	ldr	r3, [pc, #260]	; (8005f2c <HAL_RCC_OscConfig+0x4d0>)
 8005e26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e28:	f003 0302 	and.w	r3, r3, #2
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d1ee      	bne.n	8005e0e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005e30:	7dfb      	ldrb	r3, [r7, #23]
 8005e32:	2b01      	cmp	r3, #1
 8005e34:	d105      	bne.n	8005e42 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005e36:	4b3d      	ldr	r3, [pc, #244]	; (8005f2c <HAL_RCC_OscConfig+0x4d0>)
 8005e38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e3a:	4a3c      	ldr	r2, [pc, #240]	; (8005f2c <HAL_RCC_OscConfig+0x4d0>)
 8005e3c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005e40:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	699b      	ldr	r3, [r3, #24]
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	f000 80ae 	beq.w	8005fa8 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005e4c:	4b37      	ldr	r3, [pc, #220]	; (8005f2c <HAL_RCC_OscConfig+0x4d0>)
 8005e4e:	689b      	ldr	r3, [r3, #8]
 8005e50:	f003 030c 	and.w	r3, r3, #12
 8005e54:	2b08      	cmp	r3, #8
 8005e56:	d06d      	beq.n	8005f34 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	699b      	ldr	r3, [r3, #24]
 8005e5c:	2b02      	cmp	r3, #2
 8005e5e:	d14b      	bne.n	8005ef8 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005e60:	4b32      	ldr	r3, [pc, #200]	; (8005f2c <HAL_RCC_OscConfig+0x4d0>)
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	4a31      	ldr	r2, [pc, #196]	; (8005f2c <HAL_RCC_OscConfig+0x4d0>)
 8005e66:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005e6a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e6c:	f7fd febe 	bl	8003bec <HAL_GetTick>
 8005e70:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e72:	e008      	b.n	8005e86 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e74:	f7fd feba 	bl	8003bec <HAL_GetTick>
 8005e78:	4602      	mov	r2, r0
 8005e7a:	693b      	ldr	r3, [r7, #16]
 8005e7c:	1ad3      	subs	r3, r2, r3
 8005e7e:	2b02      	cmp	r3, #2
 8005e80:	d901      	bls.n	8005e86 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8005e82:	2303      	movs	r3, #3
 8005e84:	e091      	b.n	8005faa <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e86:	4b29      	ldr	r3, [pc, #164]	; (8005f2c <HAL_RCC_OscConfig+0x4d0>)
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d1f0      	bne.n	8005e74 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	69da      	ldr	r2, [r3, #28]
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	6a1b      	ldr	r3, [r3, #32]
 8005e9a:	431a      	orrs	r2, r3
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ea0:	019b      	lsls	r3, r3, #6
 8005ea2:	431a      	orrs	r2, r3
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ea8:	085b      	lsrs	r3, r3, #1
 8005eaa:	3b01      	subs	r3, #1
 8005eac:	041b      	lsls	r3, r3, #16
 8005eae:	431a      	orrs	r2, r3
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005eb4:	061b      	lsls	r3, r3, #24
 8005eb6:	431a      	orrs	r2, r3
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ebc:	071b      	lsls	r3, r3, #28
 8005ebe:	491b      	ldr	r1, [pc, #108]	; (8005f2c <HAL_RCC_OscConfig+0x4d0>)
 8005ec0:	4313      	orrs	r3, r2
 8005ec2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005ec4:	4b19      	ldr	r3, [pc, #100]	; (8005f2c <HAL_RCC_OscConfig+0x4d0>)
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	4a18      	ldr	r2, [pc, #96]	; (8005f2c <HAL_RCC_OscConfig+0x4d0>)
 8005eca:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005ece:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ed0:	f7fd fe8c 	bl	8003bec <HAL_GetTick>
 8005ed4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005ed6:	e008      	b.n	8005eea <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ed8:	f7fd fe88 	bl	8003bec <HAL_GetTick>
 8005edc:	4602      	mov	r2, r0
 8005ede:	693b      	ldr	r3, [r7, #16]
 8005ee0:	1ad3      	subs	r3, r2, r3
 8005ee2:	2b02      	cmp	r3, #2
 8005ee4:	d901      	bls.n	8005eea <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8005ee6:	2303      	movs	r3, #3
 8005ee8:	e05f      	b.n	8005faa <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005eea:	4b10      	ldr	r3, [pc, #64]	; (8005f2c <HAL_RCC_OscConfig+0x4d0>)
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d0f0      	beq.n	8005ed8 <HAL_RCC_OscConfig+0x47c>
 8005ef6:	e057      	b.n	8005fa8 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005ef8:	4b0c      	ldr	r3, [pc, #48]	; (8005f2c <HAL_RCC_OscConfig+0x4d0>)
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	4a0b      	ldr	r2, [pc, #44]	; (8005f2c <HAL_RCC_OscConfig+0x4d0>)
 8005efe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005f02:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f04:	f7fd fe72 	bl	8003bec <HAL_GetTick>
 8005f08:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005f0a:	e008      	b.n	8005f1e <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005f0c:	f7fd fe6e 	bl	8003bec <HAL_GetTick>
 8005f10:	4602      	mov	r2, r0
 8005f12:	693b      	ldr	r3, [r7, #16]
 8005f14:	1ad3      	subs	r3, r2, r3
 8005f16:	2b02      	cmp	r3, #2
 8005f18:	d901      	bls.n	8005f1e <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8005f1a:	2303      	movs	r3, #3
 8005f1c:	e045      	b.n	8005faa <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005f1e:	4b03      	ldr	r3, [pc, #12]	; (8005f2c <HAL_RCC_OscConfig+0x4d0>)
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d1f0      	bne.n	8005f0c <HAL_RCC_OscConfig+0x4b0>
 8005f2a:	e03d      	b.n	8005fa8 <HAL_RCC_OscConfig+0x54c>
 8005f2c:	40023800 	.word	0x40023800
 8005f30:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8005f34:	4b1f      	ldr	r3, [pc, #124]	; (8005fb4 <HAL_RCC_OscConfig+0x558>)
 8005f36:	685b      	ldr	r3, [r3, #4]
 8005f38:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	699b      	ldr	r3, [r3, #24]
 8005f3e:	2b01      	cmp	r3, #1
 8005f40:	d030      	beq.n	8005fa4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005f4c:	429a      	cmp	r2, r3
 8005f4e:	d129      	bne.n	8005fa4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f5a:	429a      	cmp	r2, r3
 8005f5c:	d122      	bne.n	8005fa4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005f5e:	68fa      	ldr	r2, [r7, #12]
 8005f60:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005f64:	4013      	ands	r3, r2
 8005f66:	687a      	ldr	r2, [r7, #4]
 8005f68:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005f6a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005f6c:	4293      	cmp	r3, r2
 8005f6e:	d119      	bne.n	8005fa4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f7a:	085b      	lsrs	r3, r3, #1
 8005f7c:	3b01      	subs	r3, #1
 8005f7e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005f80:	429a      	cmp	r2, r3
 8005f82:	d10f      	bne.n	8005fa4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f8e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005f90:	429a      	cmp	r2, r3
 8005f92:	d107      	bne.n	8005fa4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f9e:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005fa0:	429a      	cmp	r2, r3
 8005fa2:	d001      	beq.n	8005fa8 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8005fa4:	2301      	movs	r3, #1
 8005fa6:	e000      	b.n	8005faa <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8005fa8:	2300      	movs	r3, #0
}
 8005faa:	4618      	mov	r0, r3
 8005fac:	3718      	adds	r7, #24
 8005fae:	46bd      	mov	sp, r7
 8005fb0:	bd80      	pop	{r7, pc}
 8005fb2:	bf00      	nop
 8005fb4:	40023800 	.word	0x40023800

08005fb8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005fb8:	b580      	push	{r7, lr}
 8005fba:	b084      	sub	sp, #16
 8005fbc:	af00      	add	r7, sp, #0
 8005fbe:	6078      	str	r0, [r7, #4]
 8005fc0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8005fc2:	2300      	movs	r3, #0
 8005fc4:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d101      	bne.n	8005fd0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005fcc:	2301      	movs	r3, #1
 8005fce:	e0d0      	b.n	8006172 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005fd0:	4b6a      	ldr	r3, [pc, #424]	; (800617c <HAL_RCC_ClockConfig+0x1c4>)
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	f003 030f 	and.w	r3, r3, #15
 8005fd8:	683a      	ldr	r2, [r7, #0]
 8005fda:	429a      	cmp	r2, r3
 8005fdc:	d910      	bls.n	8006000 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005fde:	4b67      	ldr	r3, [pc, #412]	; (800617c <HAL_RCC_ClockConfig+0x1c4>)
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	f023 020f 	bic.w	r2, r3, #15
 8005fe6:	4965      	ldr	r1, [pc, #404]	; (800617c <HAL_RCC_ClockConfig+0x1c4>)
 8005fe8:	683b      	ldr	r3, [r7, #0]
 8005fea:	4313      	orrs	r3, r2
 8005fec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005fee:	4b63      	ldr	r3, [pc, #396]	; (800617c <HAL_RCC_ClockConfig+0x1c4>)
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	f003 030f 	and.w	r3, r3, #15
 8005ff6:	683a      	ldr	r2, [r7, #0]
 8005ff8:	429a      	cmp	r2, r3
 8005ffa:	d001      	beq.n	8006000 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005ffc:	2301      	movs	r3, #1
 8005ffe:	e0b8      	b.n	8006172 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	f003 0302 	and.w	r3, r3, #2
 8006008:	2b00      	cmp	r3, #0
 800600a:	d020      	beq.n	800604e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	f003 0304 	and.w	r3, r3, #4
 8006014:	2b00      	cmp	r3, #0
 8006016:	d005      	beq.n	8006024 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006018:	4b59      	ldr	r3, [pc, #356]	; (8006180 <HAL_RCC_ClockConfig+0x1c8>)
 800601a:	689b      	ldr	r3, [r3, #8]
 800601c:	4a58      	ldr	r2, [pc, #352]	; (8006180 <HAL_RCC_ClockConfig+0x1c8>)
 800601e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006022:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	f003 0308 	and.w	r3, r3, #8
 800602c:	2b00      	cmp	r3, #0
 800602e:	d005      	beq.n	800603c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006030:	4b53      	ldr	r3, [pc, #332]	; (8006180 <HAL_RCC_ClockConfig+0x1c8>)
 8006032:	689b      	ldr	r3, [r3, #8]
 8006034:	4a52      	ldr	r2, [pc, #328]	; (8006180 <HAL_RCC_ClockConfig+0x1c8>)
 8006036:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800603a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800603c:	4b50      	ldr	r3, [pc, #320]	; (8006180 <HAL_RCC_ClockConfig+0x1c8>)
 800603e:	689b      	ldr	r3, [r3, #8]
 8006040:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	689b      	ldr	r3, [r3, #8]
 8006048:	494d      	ldr	r1, [pc, #308]	; (8006180 <HAL_RCC_ClockConfig+0x1c8>)
 800604a:	4313      	orrs	r3, r2
 800604c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f003 0301 	and.w	r3, r3, #1
 8006056:	2b00      	cmp	r3, #0
 8006058:	d040      	beq.n	80060dc <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	685b      	ldr	r3, [r3, #4]
 800605e:	2b01      	cmp	r3, #1
 8006060:	d107      	bne.n	8006072 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006062:	4b47      	ldr	r3, [pc, #284]	; (8006180 <HAL_RCC_ClockConfig+0x1c8>)
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800606a:	2b00      	cmp	r3, #0
 800606c:	d115      	bne.n	800609a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800606e:	2301      	movs	r3, #1
 8006070:	e07f      	b.n	8006172 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	685b      	ldr	r3, [r3, #4]
 8006076:	2b02      	cmp	r3, #2
 8006078:	d107      	bne.n	800608a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800607a:	4b41      	ldr	r3, [pc, #260]	; (8006180 <HAL_RCC_ClockConfig+0x1c8>)
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006082:	2b00      	cmp	r3, #0
 8006084:	d109      	bne.n	800609a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006086:	2301      	movs	r3, #1
 8006088:	e073      	b.n	8006172 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800608a:	4b3d      	ldr	r3, [pc, #244]	; (8006180 <HAL_RCC_ClockConfig+0x1c8>)
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	f003 0302 	and.w	r3, r3, #2
 8006092:	2b00      	cmp	r3, #0
 8006094:	d101      	bne.n	800609a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006096:	2301      	movs	r3, #1
 8006098:	e06b      	b.n	8006172 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800609a:	4b39      	ldr	r3, [pc, #228]	; (8006180 <HAL_RCC_ClockConfig+0x1c8>)
 800609c:	689b      	ldr	r3, [r3, #8]
 800609e:	f023 0203 	bic.w	r2, r3, #3
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	685b      	ldr	r3, [r3, #4]
 80060a6:	4936      	ldr	r1, [pc, #216]	; (8006180 <HAL_RCC_ClockConfig+0x1c8>)
 80060a8:	4313      	orrs	r3, r2
 80060aa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80060ac:	f7fd fd9e 	bl	8003bec <HAL_GetTick>
 80060b0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80060b2:	e00a      	b.n	80060ca <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80060b4:	f7fd fd9a 	bl	8003bec <HAL_GetTick>
 80060b8:	4602      	mov	r2, r0
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	1ad3      	subs	r3, r2, r3
 80060be:	f241 3288 	movw	r2, #5000	; 0x1388
 80060c2:	4293      	cmp	r3, r2
 80060c4:	d901      	bls.n	80060ca <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80060c6:	2303      	movs	r3, #3
 80060c8:	e053      	b.n	8006172 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80060ca:	4b2d      	ldr	r3, [pc, #180]	; (8006180 <HAL_RCC_ClockConfig+0x1c8>)
 80060cc:	689b      	ldr	r3, [r3, #8]
 80060ce:	f003 020c 	and.w	r2, r3, #12
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	685b      	ldr	r3, [r3, #4]
 80060d6:	009b      	lsls	r3, r3, #2
 80060d8:	429a      	cmp	r2, r3
 80060da:	d1eb      	bne.n	80060b4 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80060dc:	4b27      	ldr	r3, [pc, #156]	; (800617c <HAL_RCC_ClockConfig+0x1c4>)
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	f003 030f 	and.w	r3, r3, #15
 80060e4:	683a      	ldr	r2, [r7, #0]
 80060e6:	429a      	cmp	r2, r3
 80060e8:	d210      	bcs.n	800610c <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80060ea:	4b24      	ldr	r3, [pc, #144]	; (800617c <HAL_RCC_ClockConfig+0x1c4>)
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	f023 020f 	bic.w	r2, r3, #15
 80060f2:	4922      	ldr	r1, [pc, #136]	; (800617c <HAL_RCC_ClockConfig+0x1c4>)
 80060f4:	683b      	ldr	r3, [r7, #0]
 80060f6:	4313      	orrs	r3, r2
 80060f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80060fa:	4b20      	ldr	r3, [pc, #128]	; (800617c <HAL_RCC_ClockConfig+0x1c4>)
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	f003 030f 	and.w	r3, r3, #15
 8006102:	683a      	ldr	r2, [r7, #0]
 8006104:	429a      	cmp	r2, r3
 8006106:	d001      	beq.n	800610c <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8006108:	2301      	movs	r3, #1
 800610a:	e032      	b.n	8006172 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	f003 0304 	and.w	r3, r3, #4
 8006114:	2b00      	cmp	r3, #0
 8006116:	d008      	beq.n	800612a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006118:	4b19      	ldr	r3, [pc, #100]	; (8006180 <HAL_RCC_ClockConfig+0x1c8>)
 800611a:	689b      	ldr	r3, [r3, #8]
 800611c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	68db      	ldr	r3, [r3, #12]
 8006124:	4916      	ldr	r1, [pc, #88]	; (8006180 <HAL_RCC_ClockConfig+0x1c8>)
 8006126:	4313      	orrs	r3, r2
 8006128:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	f003 0308 	and.w	r3, r3, #8
 8006132:	2b00      	cmp	r3, #0
 8006134:	d009      	beq.n	800614a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8006136:	4b12      	ldr	r3, [pc, #72]	; (8006180 <HAL_RCC_ClockConfig+0x1c8>)
 8006138:	689b      	ldr	r3, [r3, #8]
 800613a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	691b      	ldr	r3, [r3, #16]
 8006142:	00db      	lsls	r3, r3, #3
 8006144:	490e      	ldr	r1, [pc, #56]	; (8006180 <HAL_RCC_ClockConfig+0x1c8>)
 8006146:	4313      	orrs	r3, r2
 8006148:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800614a:	f000 f821 	bl	8006190 <HAL_RCC_GetSysClockFreq>
 800614e:	4602      	mov	r2, r0
 8006150:	4b0b      	ldr	r3, [pc, #44]	; (8006180 <HAL_RCC_ClockConfig+0x1c8>)
 8006152:	689b      	ldr	r3, [r3, #8]
 8006154:	091b      	lsrs	r3, r3, #4
 8006156:	f003 030f 	and.w	r3, r3, #15
 800615a:	490a      	ldr	r1, [pc, #40]	; (8006184 <HAL_RCC_ClockConfig+0x1cc>)
 800615c:	5ccb      	ldrb	r3, [r1, r3]
 800615e:	fa22 f303 	lsr.w	r3, r2, r3
 8006162:	4a09      	ldr	r2, [pc, #36]	; (8006188 <HAL_RCC_ClockConfig+0x1d0>)
 8006164:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8006166:	4b09      	ldr	r3, [pc, #36]	; (800618c <HAL_RCC_ClockConfig+0x1d4>)
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	4618      	mov	r0, r3
 800616c:	f7fd fcfa 	bl	8003b64 <HAL_InitTick>

  return HAL_OK;
 8006170:	2300      	movs	r3, #0
}
 8006172:	4618      	mov	r0, r3
 8006174:	3710      	adds	r7, #16
 8006176:	46bd      	mov	sp, r7
 8006178:	bd80      	pop	{r7, pc}
 800617a:	bf00      	nop
 800617c:	40023c00 	.word	0x40023c00
 8006180:	40023800 	.word	0x40023800
 8006184:	08009120 	.word	0x08009120
 8006188:	200000c4 	.word	0x200000c4
 800618c:	200000c8 	.word	0x200000c8

08006190 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006190:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006194:	b090      	sub	sp, #64	; 0x40
 8006196:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8006198:	2300      	movs	r3, #0
 800619a:	637b      	str	r3, [r7, #52]	; 0x34
 800619c:	2300      	movs	r3, #0
 800619e:	63fb      	str	r3, [r7, #60]	; 0x3c
 80061a0:	2300      	movs	r3, #0
 80061a2:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0;
 80061a4:	2300      	movs	r3, #0
 80061a6:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80061a8:	4b59      	ldr	r3, [pc, #356]	; (8006310 <HAL_RCC_GetSysClockFreq+0x180>)
 80061aa:	689b      	ldr	r3, [r3, #8]
 80061ac:	f003 030c 	and.w	r3, r3, #12
 80061b0:	2b08      	cmp	r3, #8
 80061b2:	d00d      	beq.n	80061d0 <HAL_RCC_GetSysClockFreq+0x40>
 80061b4:	2b08      	cmp	r3, #8
 80061b6:	f200 80a1 	bhi.w	80062fc <HAL_RCC_GetSysClockFreq+0x16c>
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d002      	beq.n	80061c4 <HAL_RCC_GetSysClockFreq+0x34>
 80061be:	2b04      	cmp	r3, #4
 80061c0:	d003      	beq.n	80061ca <HAL_RCC_GetSysClockFreq+0x3a>
 80061c2:	e09b      	b.n	80062fc <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80061c4:	4b53      	ldr	r3, [pc, #332]	; (8006314 <HAL_RCC_GetSysClockFreq+0x184>)
 80061c6:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80061c8:	e09b      	b.n	8006302 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80061ca:	4b53      	ldr	r3, [pc, #332]	; (8006318 <HAL_RCC_GetSysClockFreq+0x188>)
 80061cc:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80061ce:	e098      	b.n	8006302 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80061d0:	4b4f      	ldr	r3, [pc, #316]	; (8006310 <HAL_RCC_GetSysClockFreq+0x180>)
 80061d2:	685b      	ldr	r3, [r3, #4]
 80061d4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80061d8:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80061da:	4b4d      	ldr	r3, [pc, #308]	; (8006310 <HAL_RCC_GetSysClockFreq+0x180>)
 80061dc:	685b      	ldr	r3, [r3, #4]
 80061de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d028      	beq.n	8006238 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80061e6:	4b4a      	ldr	r3, [pc, #296]	; (8006310 <HAL_RCC_GetSysClockFreq+0x180>)
 80061e8:	685b      	ldr	r3, [r3, #4]
 80061ea:	099b      	lsrs	r3, r3, #6
 80061ec:	2200      	movs	r2, #0
 80061ee:	623b      	str	r3, [r7, #32]
 80061f0:	627a      	str	r2, [r7, #36]	; 0x24
 80061f2:	6a3b      	ldr	r3, [r7, #32]
 80061f4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80061f8:	2100      	movs	r1, #0
 80061fa:	4b47      	ldr	r3, [pc, #284]	; (8006318 <HAL_RCC_GetSysClockFreq+0x188>)
 80061fc:	fb03 f201 	mul.w	r2, r3, r1
 8006200:	2300      	movs	r3, #0
 8006202:	fb00 f303 	mul.w	r3, r0, r3
 8006206:	4413      	add	r3, r2
 8006208:	4a43      	ldr	r2, [pc, #268]	; (8006318 <HAL_RCC_GetSysClockFreq+0x188>)
 800620a:	fba0 1202 	umull	r1, r2, r0, r2
 800620e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006210:	460a      	mov	r2, r1
 8006212:	62ba      	str	r2, [r7, #40]	; 0x28
 8006214:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006216:	4413      	add	r3, r2
 8006218:	62fb      	str	r3, [r7, #44]	; 0x2c
 800621a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800621c:	2200      	movs	r2, #0
 800621e:	61bb      	str	r3, [r7, #24]
 8006220:	61fa      	str	r2, [r7, #28]
 8006222:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006226:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800622a:	f7fa f80d 	bl	8000248 <__aeabi_uldivmod>
 800622e:	4602      	mov	r2, r0
 8006230:	460b      	mov	r3, r1
 8006232:	4613      	mov	r3, r2
 8006234:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006236:	e053      	b.n	80062e0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006238:	4b35      	ldr	r3, [pc, #212]	; (8006310 <HAL_RCC_GetSysClockFreq+0x180>)
 800623a:	685b      	ldr	r3, [r3, #4]
 800623c:	099b      	lsrs	r3, r3, #6
 800623e:	2200      	movs	r2, #0
 8006240:	613b      	str	r3, [r7, #16]
 8006242:	617a      	str	r2, [r7, #20]
 8006244:	693b      	ldr	r3, [r7, #16]
 8006246:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800624a:	f04f 0b00 	mov.w	fp, #0
 800624e:	4652      	mov	r2, sl
 8006250:	465b      	mov	r3, fp
 8006252:	f04f 0000 	mov.w	r0, #0
 8006256:	f04f 0100 	mov.w	r1, #0
 800625a:	0159      	lsls	r1, r3, #5
 800625c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006260:	0150      	lsls	r0, r2, #5
 8006262:	4602      	mov	r2, r0
 8006264:	460b      	mov	r3, r1
 8006266:	ebb2 080a 	subs.w	r8, r2, sl
 800626a:	eb63 090b 	sbc.w	r9, r3, fp
 800626e:	f04f 0200 	mov.w	r2, #0
 8006272:	f04f 0300 	mov.w	r3, #0
 8006276:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800627a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800627e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8006282:	ebb2 0408 	subs.w	r4, r2, r8
 8006286:	eb63 0509 	sbc.w	r5, r3, r9
 800628a:	f04f 0200 	mov.w	r2, #0
 800628e:	f04f 0300 	mov.w	r3, #0
 8006292:	00eb      	lsls	r3, r5, #3
 8006294:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006298:	00e2      	lsls	r2, r4, #3
 800629a:	4614      	mov	r4, r2
 800629c:	461d      	mov	r5, r3
 800629e:	eb14 030a 	adds.w	r3, r4, sl
 80062a2:	603b      	str	r3, [r7, #0]
 80062a4:	eb45 030b 	adc.w	r3, r5, fp
 80062a8:	607b      	str	r3, [r7, #4]
 80062aa:	f04f 0200 	mov.w	r2, #0
 80062ae:	f04f 0300 	mov.w	r3, #0
 80062b2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80062b6:	4629      	mov	r1, r5
 80062b8:	028b      	lsls	r3, r1, #10
 80062ba:	4621      	mov	r1, r4
 80062bc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80062c0:	4621      	mov	r1, r4
 80062c2:	028a      	lsls	r2, r1, #10
 80062c4:	4610      	mov	r0, r2
 80062c6:	4619      	mov	r1, r3
 80062c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80062ca:	2200      	movs	r2, #0
 80062cc:	60bb      	str	r3, [r7, #8]
 80062ce:	60fa      	str	r2, [r7, #12]
 80062d0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80062d4:	f7f9 ffb8 	bl	8000248 <__aeabi_uldivmod>
 80062d8:	4602      	mov	r2, r0
 80062da:	460b      	mov	r3, r1
 80062dc:	4613      	mov	r3, r2
 80062de:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80062e0:	4b0b      	ldr	r3, [pc, #44]	; (8006310 <HAL_RCC_GetSysClockFreq+0x180>)
 80062e2:	685b      	ldr	r3, [r3, #4]
 80062e4:	0c1b      	lsrs	r3, r3, #16
 80062e6:	f003 0303 	and.w	r3, r3, #3
 80062ea:	3301      	adds	r3, #1
 80062ec:	005b      	lsls	r3, r3, #1
 80062ee:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco / pllp;
 80062f0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80062f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80062f8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80062fa:	e002      	b.n	8006302 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80062fc:	4b05      	ldr	r3, [pc, #20]	; (8006314 <HAL_RCC_GetSysClockFreq+0x184>)
 80062fe:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8006300:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006302:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8006304:	4618      	mov	r0, r3
 8006306:	3740      	adds	r7, #64	; 0x40
 8006308:	46bd      	mov	sp, r7
 800630a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800630e:	bf00      	nop
 8006310:	40023800 	.word	0x40023800
 8006314:	00f42400 	.word	0x00f42400
 8006318:	017d7840 	.word	0x017d7840

0800631c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800631c:	b480      	push	{r7}
 800631e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006320:	4b03      	ldr	r3, [pc, #12]	; (8006330 <HAL_RCC_GetHCLKFreq+0x14>)
 8006322:	681b      	ldr	r3, [r3, #0]
}
 8006324:	4618      	mov	r0, r3
 8006326:	46bd      	mov	sp, r7
 8006328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800632c:	4770      	bx	lr
 800632e:	bf00      	nop
 8006330:	200000c4 	.word	0x200000c4

08006334 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006334:	b580      	push	{r7, lr}
 8006336:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006338:	f7ff fff0 	bl	800631c <HAL_RCC_GetHCLKFreq>
 800633c:	4602      	mov	r2, r0
 800633e:	4b05      	ldr	r3, [pc, #20]	; (8006354 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006340:	689b      	ldr	r3, [r3, #8]
 8006342:	0a9b      	lsrs	r3, r3, #10
 8006344:	f003 0307 	and.w	r3, r3, #7
 8006348:	4903      	ldr	r1, [pc, #12]	; (8006358 <HAL_RCC_GetPCLK1Freq+0x24>)
 800634a:	5ccb      	ldrb	r3, [r1, r3]
 800634c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006350:	4618      	mov	r0, r3
 8006352:	bd80      	pop	{r7, pc}
 8006354:	40023800 	.word	0x40023800
 8006358:	08009130 	.word	0x08009130

0800635c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800635c:	b580      	push	{r7, lr}
 800635e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006360:	f7ff ffdc 	bl	800631c <HAL_RCC_GetHCLKFreq>
 8006364:	4602      	mov	r2, r0
 8006366:	4b05      	ldr	r3, [pc, #20]	; (800637c <HAL_RCC_GetPCLK2Freq+0x20>)
 8006368:	689b      	ldr	r3, [r3, #8]
 800636a:	0b5b      	lsrs	r3, r3, #13
 800636c:	f003 0307 	and.w	r3, r3, #7
 8006370:	4903      	ldr	r1, [pc, #12]	; (8006380 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006372:	5ccb      	ldrb	r3, [r1, r3]
 8006374:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006378:	4618      	mov	r0, r3
 800637a:	bd80      	pop	{r7, pc}
 800637c:	40023800 	.word	0x40023800
 8006380:	08009130 	.word	0x08009130

08006384 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006384:	b580      	push	{r7, lr}
 8006386:	b088      	sub	sp, #32
 8006388:	af00      	add	r7, sp, #0
 800638a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800638c:	2300      	movs	r3, #0
 800638e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8006390:	2300      	movs	r3, #0
 8006392:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8006394:	2300      	movs	r3, #0
 8006396:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8006398:	2300      	movs	r3, #0
 800639a:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 800639c:	2300      	movs	r3, #0
 800639e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	f003 0301 	and.w	r3, r3, #1
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d012      	beq.n	80063d2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80063ac:	4b69      	ldr	r3, [pc, #420]	; (8006554 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80063ae:	689b      	ldr	r3, [r3, #8]
 80063b0:	4a68      	ldr	r2, [pc, #416]	; (8006554 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80063b2:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80063b6:	6093      	str	r3, [r2, #8]
 80063b8:	4b66      	ldr	r3, [pc, #408]	; (8006554 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80063ba:	689a      	ldr	r2, [r3, #8]
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80063c0:	4964      	ldr	r1, [pc, #400]	; (8006554 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80063c2:	4313      	orrs	r3, r2
 80063c4:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d101      	bne.n	80063d2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80063ce:	2301      	movs	r3, #1
 80063d0:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d017      	beq.n	800640e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80063de:	4b5d      	ldr	r3, [pc, #372]	; (8006554 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80063e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80063e4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80063ec:	4959      	ldr	r1, [pc, #356]	; (8006554 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80063ee:	4313      	orrs	r3, r2
 80063f0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80063f8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80063fc:	d101      	bne.n	8006402 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80063fe:	2301      	movs	r3, #1
 8006400:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006406:	2b00      	cmp	r3, #0
 8006408:	d101      	bne.n	800640e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800640a:	2301      	movs	r3, #1
 800640c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006416:	2b00      	cmp	r3, #0
 8006418:	d017      	beq.n	800644a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800641a:	4b4e      	ldr	r3, [pc, #312]	; (8006554 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800641c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006420:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006428:	494a      	ldr	r1, [pc, #296]	; (8006554 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800642a:	4313      	orrs	r3, r2
 800642c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006434:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006438:	d101      	bne.n	800643e <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800643a:	2301      	movs	r3, #1
 800643c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006442:	2b00      	cmp	r3, #0
 8006444:	d101      	bne.n	800644a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8006446:	2301      	movs	r3, #1
 8006448:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006452:	2b00      	cmp	r3, #0
 8006454:	d001      	beq.n	800645a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8006456:	2301      	movs	r3, #1
 8006458:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	f003 0320 	and.w	r3, r3, #32
 8006462:	2b00      	cmp	r3, #0
 8006464:	f000 808b 	beq.w	800657e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006468:	4b3a      	ldr	r3, [pc, #232]	; (8006554 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800646a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800646c:	4a39      	ldr	r2, [pc, #228]	; (8006554 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800646e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006472:	6413      	str	r3, [r2, #64]	; 0x40
 8006474:	4b37      	ldr	r3, [pc, #220]	; (8006554 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006476:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006478:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800647c:	60bb      	str	r3, [r7, #8]
 800647e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8006480:	4b35      	ldr	r3, [pc, #212]	; (8006558 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	4a34      	ldr	r2, [pc, #208]	; (8006558 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006486:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800648a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800648c:	f7fd fbae 	bl	8003bec <HAL_GetTick>
 8006490:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8006492:	e008      	b.n	80064a6 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006494:	f7fd fbaa 	bl	8003bec <HAL_GetTick>
 8006498:	4602      	mov	r2, r0
 800649a:	697b      	ldr	r3, [r7, #20]
 800649c:	1ad3      	subs	r3, r2, r3
 800649e:	2b64      	cmp	r3, #100	; 0x64
 80064a0:	d901      	bls.n	80064a6 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80064a2:	2303      	movs	r3, #3
 80064a4:	e38f      	b.n	8006bc6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80064a6:	4b2c      	ldr	r3, [pc, #176]	; (8006558 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d0f0      	beq.n	8006494 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80064b2:	4b28      	ldr	r3, [pc, #160]	; (8006554 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80064b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80064b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80064ba:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80064bc:	693b      	ldr	r3, [r7, #16]
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d035      	beq.n	800652e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80064ca:	693a      	ldr	r2, [r7, #16]
 80064cc:	429a      	cmp	r2, r3
 80064ce:	d02e      	beq.n	800652e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80064d0:	4b20      	ldr	r3, [pc, #128]	; (8006554 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80064d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80064d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80064d8:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80064da:	4b1e      	ldr	r3, [pc, #120]	; (8006554 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80064dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80064de:	4a1d      	ldr	r2, [pc, #116]	; (8006554 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80064e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80064e4:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80064e6:	4b1b      	ldr	r3, [pc, #108]	; (8006554 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80064e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80064ea:	4a1a      	ldr	r2, [pc, #104]	; (8006554 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80064ec:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80064f0:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80064f2:	4a18      	ldr	r2, [pc, #96]	; (8006554 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80064f4:	693b      	ldr	r3, [r7, #16]
 80064f6:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80064f8:	4b16      	ldr	r3, [pc, #88]	; (8006554 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80064fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80064fc:	f003 0301 	and.w	r3, r3, #1
 8006500:	2b01      	cmp	r3, #1
 8006502:	d114      	bne.n	800652e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006504:	f7fd fb72 	bl	8003bec <HAL_GetTick>
 8006508:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800650a:	e00a      	b.n	8006522 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800650c:	f7fd fb6e 	bl	8003bec <HAL_GetTick>
 8006510:	4602      	mov	r2, r0
 8006512:	697b      	ldr	r3, [r7, #20]
 8006514:	1ad3      	subs	r3, r2, r3
 8006516:	f241 3288 	movw	r2, #5000	; 0x1388
 800651a:	4293      	cmp	r3, r2
 800651c:	d901      	bls.n	8006522 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800651e:	2303      	movs	r3, #3
 8006520:	e351      	b.n	8006bc6 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006522:	4b0c      	ldr	r3, [pc, #48]	; (8006554 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006524:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006526:	f003 0302 	and.w	r3, r3, #2
 800652a:	2b00      	cmp	r3, #0
 800652c:	d0ee      	beq.n	800650c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006532:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006536:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800653a:	d111      	bne.n	8006560 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 800653c:	4b05      	ldr	r3, [pc, #20]	; (8006554 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800653e:	689b      	ldr	r3, [r3, #8]
 8006540:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8006548:	4b04      	ldr	r3, [pc, #16]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800654a:	400b      	ands	r3, r1
 800654c:	4901      	ldr	r1, [pc, #4]	; (8006554 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800654e:	4313      	orrs	r3, r2
 8006550:	608b      	str	r3, [r1, #8]
 8006552:	e00b      	b.n	800656c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8006554:	40023800 	.word	0x40023800
 8006558:	40007000 	.word	0x40007000
 800655c:	0ffffcff 	.word	0x0ffffcff
 8006560:	4bac      	ldr	r3, [pc, #688]	; (8006814 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006562:	689b      	ldr	r3, [r3, #8]
 8006564:	4aab      	ldr	r2, [pc, #684]	; (8006814 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006566:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800656a:	6093      	str	r3, [r2, #8]
 800656c:	4ba9      	ldr	r3, [pc, #676]	; (8006814 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800656e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006574:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006578:	49a6      	ldr	r1, [pc, #664]	; (8006814 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800657a:	4313      	orrs	r3, r2
 800657c:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	f003 0310 	and.w	r3, r3, #16
 8006586:	2b00      	cmp	r3, #0
 8006588:	d010      	beq.n	80065ac <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800658a:	4ba2      	ldr	r3, [pc, #648]	; (8006814 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800658c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006590:	4aa0      	ldr	r2, [pc, #640]	; (8006814 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006592:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006596:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800659a:	4b9e      	ldr	r3, [pc, #632]	; (8006814 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800659c:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065a4:	499b      	ldr	r1, [pc, #620]	; (8006814 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80065a6:	4313      	orrs	r3, r2
 80065a8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d00a      	beq.n	80065ce <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80065b8:	4b96      	ldr	r3, [pc, #600]	; (8006814 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80065ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80065be:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80065c6:	4993      	ldr	r1, [pc, #588]	; (8006814 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80065c8:	4313      	orrs	r3, r2
 80065ca:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d00a      	beq.n	80065f0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80065da:	4b8e      	ldr	r3, [pc, #568]	; (8006814 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80065dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80065e0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80065e8:	498a      	ldr	r1, [pc, #552]	; (8006814 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80065ea:	4313      	orrs	r3, r2
 80065ec:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d00a      	beq.n	8006612 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80065fc:	4b85      	ldr	r3, [pc, #532]	; (8006814 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80065fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006602:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800660a:	4982      	ldr	r1, [pc, #520]	; (8006814 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800660c:	4313      	orrs	r3, r2
 800660e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800661a:	2b00      	cmp	r3, #0
 800661c:	d00a      	beq.n	8006634 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800661e:	4b7d      	ldr	r3, [pc, #500]	; (8006814 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006620:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006624:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800662c:	4979      	ldr	r1, [pc, #484]	; (8006814 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800662e:	4313      	orrs	r3, r2
 8006630:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800663c:	2b00      	cmp	r3, #0
 800663e:	d00a      	beq.n	8006656 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006640:	4b74      	ldr	r3, [pc, #464]	; (8006814 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006642:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006646:	f023 0203 	bic.w	r2, r3, #3
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800664e:	4971      	ldr	r1, [pc, #452]	; (8006814 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006650:	4313      	orrs	r3, r2
 8006652:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800665e:	2b00      	cmp	r3, #0
 8006660:	d00a      	beq.n	8006678 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006662:	4b6c      	ldr	r3, [pc, #432]	; (8006814 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006664:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006668:	f023 020c 	bic.w	r2, r3, #12
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006670:	4968      	ldr	r1, [pc, #416]	; (8006814 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006672:	4313      	orrs	r3, r2
 8006674:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006680:	2b00      	cmp	r3, #0
 8006682:	d00a      	beq.n	800669a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006684:	4b63      	ldr	r3, [pc, #396]	; (8006814 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006686:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800668a:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006692:	4960      	ldr	r1, [pc, #384]	; (8006814 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006694:	4313      	orrs	r3, r2
 8006696:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d00a      	beq.n	80066bc <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80066a6:	4b5b      	ldr	r3, [pc, #364]	; (8006814 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80066a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80066ac:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80066b4:	4957      	ldr	r1, [pc, #348]	; (8006814 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80066b6:	4313      	orrs	r3, r2
 80066b8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d00a      	beq.n	80066de <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80066c8:	4b52      	ldr	r3, [pc, #328]	; (8006814 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80066ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80066ce:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80066d6:	494f      	ldr	r1, [pc, #316]	; (8006814 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80066d8:	4313      	orrs	r3, r2
 80066da:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d00a      	beq.n	8006700 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80066ea:	4b4a      	ldr	r3, [pc, #296]	; (8006814 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80066ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80066f0:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80066f8:	4946      	ldr	r1, [pc, #280]	; (8006814 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80066fa:	4313      	orrs	r3, r2
 80066fc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006708:	2b00      	cmp	r3, #0
 800670a:	d00a      	beq.n	8006722 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800670c:	4b41      	ldr	r3, [pc, #260]	; (8006814 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800670e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006712:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800671a:	493e      	ldr	r1, [pc, #248]	; (8006814 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800671c:	4313      	orrs	r3, r2
 800671e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800672a:	2b00      	cmp	r3, #0
 800672c:	d00a      	beq.n	8006744 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800672e:	4b39      	ldr	r3, [pc, #228]	; (8006814 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006730:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006734:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800673c:	4935      	ldr	r1, [pc, #212]	; (8006814 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800673e:	4313      	orrs	r3, r2
 8006740:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800674c:	2b00      	cmp	r3, #0
 800674e:	d00a      	beq.n	8006766 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006750:	4b30      	ldr	r3, [pc, #192]	; (8006814 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006752:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006756:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800675e:	492d      	ldr	r1, [pc, #180]	; (8006814 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006760:	4313      	orrs	r3, r2
 8006762:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800676e:	2b00      	cmp	r3, #0
 8006770:	d011      	beq.n	8006796 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8006772:	4b28      	ldr	r3, [pc, #160]	; (8006814 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006774:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006778:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006780:	4924      	ldr	r1, [pc, #144]	; (8006814 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006782:	4313      	orrs	r3, r2
 8006784:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800678c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006790:	d101      	bne.n	8006796 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8006792:	2301      	movs	r3, #1
 8006794:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	f003 0308 	and.w	r3, r3, #8
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d001      	beq.n	80067a6 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80067a2:	2301      	movs	r3, #1
 80067a4:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d00a      	beq.n	80067c8 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80067b2:	4b18      	ldr	r3, [pc, #96]	; (8006814 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80067b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80067b8:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80067c0:	4914      	ldr	r1, [pc, #80]	; (8006814 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80067c2:	4313      	orrs	r3, r2
 80067c4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d00b      	beq.n	80067ec <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80067d4:	4b0f      	ldr	r3, [pc, #60]	; (8006814 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80067d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80067da:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80067e4:	490b      	ldr	r1, [pc, #44]	; (8006814 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80067e6:	4313      	orrs	r3, r2
 80067e8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d00f      	beq.n	8006818 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80067f8:	4b06      	ldr	r3, [pc, #24]	; (8006814 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80067fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80067fe:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006808:	4902      	ldr	r1, [pc, #8]	; (8006814 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800680a:	4313      	orrs	r3, r2
 800680c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8006810:	e002      	b.n	8006818 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8006812:	bf00      	nop
 8006814:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006820:	2b00      	cmp	r3, #0
 8006822:	d00b      	beq.n	800683c <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006824:	4b8a      	ldr	r3, [pc, #552]	; (8006a50 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006826:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800682a:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006834:	4986      	ldr	r1, [pc, #536]	; (8006a50 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006836:	4313      	orrs	r3, r2
 8006838:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006844:	2b00      	cmp	r3, #0
 8006846:	d00b      	beq.n	8006860 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8006848:	4b81      	ldr	r3, [pc, #516]	; (8006a50 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800684a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800684e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006858:	497d      	ldr	r1, [pc, #500]	; (8006a50 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800685a:	4313      	orrs	r3, r2
 800685c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006860:	69fb      	ldr	r3, [r7, #28]
 8006862:	2b01      	cmp	r3, #1
 8006864:	d006      	beq.n	8006874 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800686e:	2b00      	cmp	r3, #0
 8006870:	f000 80d6 	beq.w	8006a20 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006874:	4b76      	ldr	r3, [pc, #472]	; (8006a50 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	4a75      	ldr	r2, [pc, #468]	; (8006a50 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800687a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800687e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006880:	f7fd f9b4 	bl	8003bec <HAL_GetTick>
 8006884:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006886:	e008      	b.n	800689a <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006888:	f7fd f9b0 	bl	8003bec <HAL_GetTick>
 800688c:	4602      	mov	r2, r0
 800688e:	697b      	ldr	r3, [r7, #20]
 8006890:	1ad3      	subs	r3, r2, r3
 8006892:	2b64      	cmp	r3, #100	; 0x64
 8006894:	d901      	bls.n	800689a <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006896:	2303      	movs	r3, #3
 8006898:	e195      	b.n	8006bc6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800689a:	4b6d      	ldr	r3, [pc, #436]	; (8006a50 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d1f0      	bne.n	8006888 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	f003 0301 	and.w	r3, r3, #1
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d021      	beq.n	80068f6 <HAL_RCCEx_PeriphCLKConfig+0x572>
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d11d      	bne.n	80068f6 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80068ba:	4b65      	ldr	r3, [pc, #404]	; (8006a50 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80068bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80068c0:	0c1b      	lsrs	r3, r3, #16
 80068c2:	f003 0303 	and.w	r3, r3, #3
 80068c6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80068c8:	4b61      	ldr	r3, [pc, #388]	; (8006a50 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80068ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80068ce:	0e1b      	lsrs	r3, r3, #24
 80068d0:	f003 030f 	and.w	r3, r3, #15
 80068d4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	685b      	ldr	r3, [r3, #4]
 80068da:	019a      	lsls	r2, r3, #6
 80068dc:	693b      	ldr	r3, [r7, #16]
 80068de:	041b      	lsls	r3, r3, #16
 80068e0:	431a      	orrs	r2, r3
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	061b      	lsls	r3, r3, #24
 80068e6:	431a      	orrs	r2, r3
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	689b      	ldr	r3, [r3, #8]
 80068ec:	071b      	lsls	r3, r3, #28
 80068ee:	4958      	ldr	r1, [pc, #352]	; (8006a50 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80068f0:	4313      	orrs	r3, r2
 80068f2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d004      	beq.n	800690c <HAL_RCCEx_PeriphCLKConfig+0x588>
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006906:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800690a:	d00a      	beq.n	8006922 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8006914:	2b00      	cmp	r3, #0
 8006916:	d02e      	beq.n	8006976 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800691c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006920:	d129      	bne.n	8006976 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8006922:	4b4b      	ldr	r3, [pc, #300]	; (8006a50 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006924:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006928:	0c1b      	lsrs	r3, r3, #16
 800692a:	f003 0303 	and.w	r3, r3, #3
 800692e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006930:	4b47      	ldr	r3, [pc, #284]	; (8006a50 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006932:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006936:	0f1b      	lsrs	r3, r3, #28
 8006938:	f003 0307 	and.w	r3, r3, #7
 800693c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	685b      	ldr	r3, [r3, #4]
 8006942:	019a      	lsls	r2, r3, #6
 8006944:	693b      	ldr	r3, [r7, #16]
 8006946:	041b      	lsls	r3, r3, #16
 8006948:	431a      	orrs	r2, r3
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	68db      	ldr	r3, [r3, #12]
 800694e:	061b      	lsls	r3, r3, #24
 8006950:	431a      	orrs	r2, r3
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	071b      	lsls	r3, r3, #28
 8006956:	493e      	ldr	r1, [pc, #248]	; (8006a50 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006958:	4313      	orrs	r3, r2
 800695a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800695e:	4b3c      	ldr	r3, [pc, #240]	; (8006a50 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006960:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006964:	f023 021f 	bic.w	r2, r3, #31
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800696c:	3b01      	subs	r3, #1
 800696e:	4938      	ldr	r1, [pc, #224]	; (8006a50 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006970:	4313      	orrs	r3, r2
 8006972:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800697e:	2b00      	cmp	r3, #0
 8006980:	d01d      	beq.n	80069be <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8006982:	4b33      	ldr	r3, [pc, #204]	; (8006a50 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006984:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006988:	0e1b      	lsrs	r3, r3, #24
 800698a:	f003 030f 	and.w	r3, r3, #15
 800698e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006990:	4b2f      	ldr	r3, [pc, #188]	; (8006a50 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006992:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006996:	0f1b      	lsrs	r3, r3, #28
 8006998:	f003 0307 	and.w	r3, r3, #7
 800699c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	685b      	ldr	r3, [r3, #4]
 80069a2:	019a      	lsls	r2, r3, #6
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	691b      	ldr	r3, [r3, #16]
 80069a8:	041b      	lsls	r3, r3, #16
 80069aa:	431a      	orrs	r2, r3
 80069ac:	693b      	ldr	r3, [r7, #16]
 80069ae:	061b      	lsls	r3, r3, #24
 80069b0:	431a      	orrs	r2, r3
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	071b      	lsls	r3, r3, #28
 80069b6:	4926      	ldr	r1, [pc, #152]	; (8006a50 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80069b8:	4313      	orrs	r3, r2
 80069ba:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d011      	beq.n	80069ee <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	685b      	ldr	r3, [r3, #4]
 80069ce:	019a      	lsls	r2, r3, #6
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	691b      	ldr	r3, [r3, #16]
 80069d4:	041b      	lsls	r3, r3, #16
 80069d6:	431a      	orrs	r2, r3
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	68db      	ldr	r3, [r3, #12]
 80069dc:	061b      	lsls	r3, r3, #24
 80069de:	431a      	orrs	r2, r3
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	689b      	ldr	r3, [r3, #8]
 80069e4:	071b      	lsls	r3, r3, #28
 80069e6:	491a      	ldr	r1, [pc, #104]	; (8006a50 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80069e8:	4313      	orrs	r3, r2
 80069ea:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80069ee:	4b18      	ldr	r3, [pc, #96]	; (8006a50 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	4a17      	ldr	r2, [pc, #92]	; (8006a50 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80069f4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80069f8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80069fa:	f7fd f8f7 	bl	8003bec <HAL_GetTick>
 80069fe:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006a00:	e008      	b.n	8006a14 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006a02:	f7fd f8f3 	bl	8003bec <HAL_GetTick>
 8006a06:	4602      	mov	r2, r0
 8006a08:	697b      	ldr	r3, [r7, #20]
 8006a0a:	1ad3      	subs	r3, r2, r3
 8006a0c:	2b64      	cmp	r3, #100	; 0x64
 8006a0e:	d901      	bls.n	8006a14 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006a10:	2303      	movs	r3, #3
 8006a12:	e0d8      	b.n	8006bc6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006a14:	4b0e      	ldr	r3, [pc, #56]	; (8006a50 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d0f0      	beq.n	8006a02 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8006a20:	69bb      	ldr	r3, [r7, #24]
 8006a22:	2b01      	cmp	r3, #1
 8006a24:	f040 80ce 	bne.w	8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8006a28:	4b09      	ldr	r3, [pc, #36]	; (8006a50 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	4a08      	ldr	r2, [pc, #32]	; (8006a50 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006a2e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006a32:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006a34:	f7fd f8da 	bl	8003bec <HAL_GetTick>
 8006a38:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006a3a:	e00b      	b.n	8006a54 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006a3c:	f7fd f8d6 	bl	8003bec <HAL_GetTick>
 8006a40:	4602      	mov	r2, r0
 8006a42:	697b      	ldr	r3, [r7, #20]
 8006a44:	1ad3      	subs	r3, r2, r3
 8006a46:	2b64      	cmp	r3, #100	; 0x64
 8006a48:	d904      	bls.n	8006a54 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006a4a:	2303      	movs	r3, #3
 8006a4c:	e0bb      	b.n	8006bc6 <HAL_RCCEx_PeriphCLKConfig+0x842>
 8006a4e:	bf00      	nop
 8006a50:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006a54:	4b5e      	ldr	r3, [pc, #376]	; (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006a5c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006a60:	d0ec      	beq.n	8006a3c <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d003      	beq.n	8006a76 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d009      	beq.n	8006a8a <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d02e      	beq.n	8006ae0 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d12a      	bne.n	8006ae0 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8006a8a:	4b51      	ldr	r3, [pc, #324]	; (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006a8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a90:	0c1b      	lsrs	r3, r3, #16
 8006a92:	f003 0303 	and.w	r3, r3, #3
 8006a96:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006a98:	4b4d      	ldr	r3, [pc, #308]	; (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006a9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a9e:	0f1b      	lsrs	r3, r3, #28
 8006aa0:	f003 0307 	and.w	r3, r3, #7
 8006aa4:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	695b      	ldr	r3, [r3, #20]
 8006aaa:	019a      	lsls	r2, r3, #6
 8006aac:	693b      	ldr	r3, [r7, #16]
 8006aae:	041b      	lsls	r3, r3, #16
 8006ab0:	431a      	orrs	r2, r3
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	699b      	ldr	r3, [r3, #24]
 8006ab6:	061b      	lsls	r3, r3, #24
 8006ab8:	431a      	orrs	r2, r3
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	071b      	lsls	r3, r3, #28
 8006abe:	4944      	ldr	r1, [pc, #272]	; (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006ac0:	4313      	orrs	r3, r2
 8006ac2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8006ac6:	4b42      	ldr	r3, [pc, #264]	; (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006ac8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006acc:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ad4:	3b01      	subs	r3, #1
 8006ad6:	021b      	lsls	r3, r3, #8
 8006ad8:	493d      	ldr	r1, [pc, #244]	; (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006ada:	4313      	orrs	r3, r2
 8006adc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d022      	beq.n	8006b32 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006af0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006af4:	d11d      	bne.n	8006b32 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006af6:	4b36      	ldr	r3, [pc, #216]	; (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006af8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006afc:	0e1b      	lsrs	r3, r3, #24
 8006afe:	f003 030f 	and.w	r3, r3, #15
 8006b02:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006b04:	4b32      	ldr	r3, [pc, #200]	; (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006b06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006b0a:	0f1b      	lsrs	r3, r3, #28
 8006b0c:	f003 0307 	and.w	r3, r3, #7
 8006b10:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	695b      	ldr	r3, [r3, #20]
 8006b16:	019a      	lsls	r2, r3, #6
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	6a1b      	ldr	r3, [r3, #32]
 8006b1c:	041b      	lsls	r3, r3, #16
 8006b1e:	431a      	orrs	r2, r3
 8006b20:	693b      	ldr	r3, [r7, #16]
 8006b22:	061b      	lsls	r3, r3, #24
 8006b24:	431a      	orrs	r2, r3
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	071b      	lsls	r3, r3, #28
 8006b2a:	4929      	ldr	r1, [pc, #164]	; (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006b2c:	4313      	orrs	r3, r2
 8006b2e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	f003 0308 	and.w	r3, r3, #8
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d028      	beq.n	8006b90 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006b3e:	4b24      	ldr	r3, [pc, #144]	; (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006b40:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006b44:	0e1b      	lsrs	r3, r3, #24
 8006b46:	f003 030f 	and.w	r3, r3, #15
 8006b4a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8006b4c:	4b20      	ldr	r3, [pc, #128]	; (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006b4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006b52:	0c1b      	lsrs	r3, r3, #16
 8006b54:	f003 0303 	and.w	r3, r3, #3
 8006b58:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	695b      	ldr	r3, [r3, #20]
 8006b5e:	019a      	lsls	r2, r3, #6
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	041b      	lsls	r3, r3, #16
 8006b64:	431a      	orrs	r2, r3
 8006b66:	693b      	ldr	r3, [r7, #16]
 8006b68:	061b      	lsls	r3, r3, #24
 8006b6a:	431a      	orrs	r2, r3
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	69db      	ldr	r3, [r3, #28]
 8006b70:	071b      	lsls	r3, r3, #28
 8006b72:	4917      	ldr	r1, [pc, #92]	; (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006b74:	4313      	orrs	r3, r2
 8006b76:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8006b7a:	4b15      	ldr	r3, [pc, #84]	; (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006b7c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006b80:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b88:	4911      	ldr	r1, [pc, #68]	; (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006b8a:	4313      	orrs	r3, r2
 8006b8c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8006b90:	4b0f      	ldr	r3, [pc, #60]	; (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	4a0e      	ldr	r2, [pc, #56]	; (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006b96:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006b9a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006b9c:	f7fd f826 	bl	8003bec <HAL_GetTick>
 8006ba0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006ba2:	e008      	b.n	8006bb6 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006ba4:	f7fd f822 	bl	8003bec <HAL_GetTick>
 8006ba8:	4602      	mov	r2, r0
 8006baa:	697b      	ldr	r3, [r7, #20]
 8006bac:	1ad3      	subs	r3, r2, r3
 8006bae:	2b64      	cmp	r3, #100	; 0x64
 8006bb0:	d901      	bls.n	8006bb6 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006bb2:	2303      	movs	r3, #3
 8006bb4:	e007      	b.n	8006bc6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006bb6:	4b06      	ldr	r3, [pc, #24]	; (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006bbe:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006bc2:	d1ef      	bne.n	8006ba4 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8006bc4:	2300      	movs	r3, #0
}
 8006bc6:	4618      	mov	r0, r3
 8006bc8:	3720      	adds	r7, #32
 8006bca:	46bd      	mov	sp, r7
 8006bcc:	bd80      	pop	{r7, pc}
 8006bce:	bf00      	nop
 8006bd0:	40023800 	.word	0x40023800

08006bd4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006bd4:	b580      	push	{r7, lr}
 8006bd6:	b082      	sub	sp, #8
 8006bd8:	af00      	add	r7, sp, #0
 8006bda:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d101      	bne.n	8006be6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006be2:	2301      	movs	r3, #1
 8006be4:	e049      	b.n	8006c7a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006bec:	b2db      	uxtb	r3, r3
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d106      	bne.n	8006c00 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	2200      	movs	r2, #0
 8006bf6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006bfa:	6878      	ldr	r0, [r7, #4]
 8006bfc:	f7fc fec0 	bl	8003980 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	2202      	movs	r2, #2
 8006c04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681a      	ldr	r2, [r3, #0]
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	3304      	adds	r3, #4
 8006c10:	4619      	mov	r1, r3
 8006c12:	4610      	mov	r0, r2
 8006c14:	f000 f9f6 	bl	8007004 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	2201      	movs	r2, #1
 8006c1c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	2201      	movs	r2, #1
 8006c24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	2201      	movs	r2, #1
 8006c2c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	2201      	movs	r2, #1
 8006c34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	2201      	movs	r2, #1
 8006c3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	2201      	movs	r2, #1
 8006c44:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	2201      	movs	r2, #1
 8006c4c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	2201      	movs	r2, #1
 8006c54:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	2201      	movs	r2, #1
 8006c5c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	2201      	movs	r2, #1
 8006c64:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	2201      	movs	r2, #1
 8006c6c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	2201      	movs	r2, #1
 8006c74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006c78:	2300      	movs	r3, #0
}
 8006c7a:	4618      	mov	r0, r3
 8006c7c:	3708      	adds	r7, #8
 8006c7e:	46bd      	mov	sp, r7
 8006c80:	bd80      	pop	{r7, pc}
	...

08006c84 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006c84:	b480      	push	{r7}
 8006c86:	b085      	sub	sp, #20
 8006c88:	af00      	add	r7, sp, #0
 8006c8a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c92:	b2db      	uxtb	r3, r3
 8006c94:	2b01      	cmp	r3, #1
 8006c96:	d001      	beq.n	8006c9c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006c98:	2301      	movs	r3, #1
 8006c9a:	e054      	b.n	8006d46 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	2202      	movs	r2, #2
 8006ca0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	68da      	ldr	r2, [r3, #12]
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	f042 0201 	orr.w	r2, r2, #1
 8006cb2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	4a26      	ldr	r2, [pc, #152]	; (8006d54 <HAL_TIM_Base_Start_IT+0xd0>)
 8006cba:	4293      	cmp	r3, r2
 8006cbc:	d022      	beq.n	8006d04 <HAL_TIM_Base_Start_IT+0x80>
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006cc6:	d01d      	beq.n	8006d04 <HAL_TIM_Base_Start_IT+0x80>
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	4a22      	ldr	r2, [pc, #136]	; (8006d58 <HAL_TIM_Base_Start_IT+0xd4>)
 8006cce:	4293      	cmp	r3, r2
 8006cd0:	d018      	beq.n	8006d04 <HAL_TIM_Base_Start_IT+0x80>
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	4a21      	ldr	r2, [pc, #132]	; (8006d5c <HAL_TIM_Base_Start_IT+0xd8>)
 8006cd8:	4293      	cmp	r3, r2
 8006cda:	d013      	beq.n	8006d04 <HAL_TIM_Base_Start_IT+0x80>
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	4a1f      	ldr	r2, [pc, #124]	; (8006d60 <HAL_TIM_Base_Start_IT+0xdc>)
 8006ce2:	4293      	cmp	r3, r2
 8006ce4:	d00e      	beq.n	8006d04 <HAL_TIM_Base_Start_IT+0x80>
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	4a1e      	ldr	r2, [pc, #120]	; (8006d64 <HAL_TIM_Base_Start_IT+0xe0>)
 8006cec:	4293      	cmp	r3, r2
 8006cee:	d009      	beq.n	8006d04 <HAL_TIM_Base_Start_IT+0x80>
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	4a1c      	ldr	r2, [pc, #112]	; (8006d68 <HAL_TIM_Base_Start_IT+0xe4>)
 8006cf6:	4293      	cmp	r3, r2
 8006cf8:	d004      	beq.n	8006d04 <HAL_TIM_Base_Start_IT+0x80>
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	4a1b      	ldr	r2, [pc, #108]	; (8006d6c <HAL_TIM_Base_Start_IT+0xe8>)
 8006d00:	4293      	cmp	r3, r2
 8006d02:	d115      	bne.n	8006d30 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	689a      	ldr	r2, [r3, #8]
 8006d0a:	4b19      	ldr	r3, [pc, #100]	; (8006d70 <HAL_TIM_Base_Start_IT+0xec>)
 8006d0c:	4013      	ands	r3, r2
 8006d0e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	2b06      	cmp	r3, #6
 8006d14:	d015      	beq.n	8006d42 <HAL_TIM_Base_Start_IT+0xbe>
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006d1c:	d011      	beq.n	8006d42 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	681a      	ldr	r2, [r3, #0]
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	f042 0201 	orr.w	r2, r2, #1
 8006d2c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d2e:	e008      	b.n	8006d42 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	681a      	ldr	r2, [r3, #0]
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	f042 0201 	orr.w	r2, r2, #1
 8006d3e:	601a      	str	r2, [r3, #0]
 8006d40:	e000      	b.n	8006d44 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d42:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006d44:	2300      	movs	r3, #0
}
 8006d46:	4618      	mov	r0, r3
 8006d48:	3714      	adds	r7, #20
 8006d4a:	46bd      	mov	sp, r7
 8006d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d50:	4770      	bx	lr
 8006d52:	bf00      	nop
 8006d54:	40010000 	.word	0x40010000
 8006d58:	40000400 	.word	0x40000400
 8006d5c:	40000800 	.word	0x40000800
 8006d60:	40000c00 	.word	0x40000c00
 8006d64:	40010400 	.word	0x40010400
 8006d68:	40014000 	.word	0x40014000
 8006d6c:	40001800 	.word	0x40001800
 8006d70:	00010007 	.word	0x00010007

08006d74 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006d74:	b580      	push	{r7, lr}
 8006d76:	b082      	sub	sp, #8
 8006d78:	af00      	add	r7, sp, #0
 8006d7a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	691b      	ldr	r3, [r3, #16]
 8006d82:	f003 0302 	and.w	r3, r3, #2
 8006d86:	2b02      	cmp	r3, #2
 8006d88:	d122      	bne.n	8006dd0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	68db      	ldr	r3, [r3, #12]
 8006d90:	f003 0302 	and.w	r3, r3, #2
 8006d94:	2b02      	cmp	r3, #2
 8006d96:	d11b      	bne.n	8006dd0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	f06f 0202 	mvn.w	r2, #2
 8006da0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	2201      	movs	r2, #1
 8006da6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	699b      	ldr	r3, [r3, #24]
 8006dae:	f003 0303 	and.w	r3, r3, #3
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d003      	beq.n	8006dbe <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006db6:	6878      	ldr	r0, [r7, #4]
 8006db8:	f000 f905 	bl	8006fc6 <HAL_TIM_IC_CaptureCallback>
 8006dbc:	e005      	b.n	8006dca <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006dbe:	6878      	ldr	r0, [r7, #4]
 8006dc0:	f000 f8f7 	bl	8006fb2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006dc4:	6878      	ldr	r0, [r7, #4]
 8006dc6:	f000 f908 	bl	8006fda <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	2200      	movs	r2, #0
 8006dce:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	691b      	ldr	r3, [r3, #16]
 8006dd6:	f003 0304 	and.w	r3, r3, #4
 8006dda:	2b04      	cmp	r3, #4
 8006ddc:	d122      	bne.n	8006e24 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	68db      	ldr	r3, [r3, #12]
 8006de4:	f003 0304 	and.w	r3, r3, #4
 8006de8:	2b04      	cmp	r3, #4
 8006dea:	d11b      	bne.n	8006e24 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	f06f 0204 	mvn.w	r2, #4
 8006df4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	2202      	movs	r2, #2
 8006dfa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	699b      	ldr	r3, [r3, #24]
 8006e02:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d003      	beq.n	8006e12 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006e0a:	6878      	ldr	r0, [r7, #4]
 8006e0c:	f000 f8db 	bl	8006fc6 <HAL_TIM_IC_CaptureCallback>
 8006e10:	e005      	b.n	8006e1e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006e12:	6878      	ldr	r0, [r7, #4]
 8006e14:	f000 f8cd 	bl	8006fb2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006e18:	6878      	ldr	r0, [r7, #4]
 8006e1a:	f000 f8de 	bl	8006fda <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	2200      	movs	r2, #0
 8006e22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	691b      	ldr	r3, [r3, #16]
 8006e2a:	f003 0308 	and.w	r3, r3, #8
 8006e2e:	2b08      	cmp	r3, #8
 8006e30:	d122      	bne.n	8006e78 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	68db      	ldr	r3, [r3, #12]
 8006e38:	f003 0308 	and.w	r3, r3, #8
 8006e3c:	2b08      	cmp	r3, #8
 8006e3e:	d11b      	bne.n	8006e78 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	f06f 0208 	mvn.w	r2, #8
 8006e48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	2204      	movs	r2, #4
 8006e4e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	69db      	ldr	r3, [r3, #28]
 8006e56:	f003 0303 	and.w	r3, r3, #3
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d003      	beq.n	8006e66 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006e5e:	6878      	ldr	r0, [r7, #4]
 8006e60:	f000 f8b1 	bl	8006fc6 <HAL_TIM_IC_CaptureCallback>
 8006e64:	e005      	b.n	8006e72 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006e66:	6878      	ldr	r0, [r7, #4]
 8006e68:	f000 f8a3 	bl	8006fb2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006e6c:	6878      	ldr	r0, [r7, #4]
 8006e6e:	f000 f8b4 	bl	8006fda <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	2200      	movs	r2, #0
 8006e76:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	691b      	ldr	r3, [r3, #16]
 8006e7e:	f003 0310 	and.w	r3, r3, #16
 8006e82:	2b10      	cmp	r3, #16
 8006e84:	d122      	bne.n	8006ecc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	68db      	ldr	r3, [r3, #12]
 8006e8c:	f003 0310 	and.w	r3, r3, #16
 8006e90:	2b10      	cmp	r3, #16
 8006e92:	d11b      	bne.n	8006ecc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	f06f 0210 	mvn.w	r2, #16
 8006e9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	2208      	movs	r2, #8
 8006ea2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	69db      	ldr	r3, [r3, #28]
 8006eaa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d003      	beq.n	8006eba <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006eb2:	6878      	ldr	r0, [r7, #4]
 8006eb4:	f000 f887 	bl	8006fc6 <HAL_TIM_IC_CaptureCallback>
 8006eb8:	e005      	b.n	8006ec6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006eba:	6878      	ldr	r0, [r7, #4]
 8006ebc:	f000 f879 	bl	8006fb2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ec0:	6878      	ldr	r0, [r7, #4]
 8006ec2:	f000 f88a 	bl	8006fda <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	2200      	movs	r2, #0
 8006eca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	691b      	ldr	r3, [r3, #16]
 8006ed2:	f003 0301 	and.w	r3, r3, #1
 8006ed6:	2b01      	cmp	r3, #1
 8006ed8:	d10e      	bne.n	8006ef8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	68db      	ldr	r3, [r3, #12]
 8006ee0:	f003 0301 	and.w	r3, r3, #1
 8006ee4:	2b01      	cmp	r3, #1
 8006ee6:	d107      	bne.n	8006ef8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	f06f 0201 	mvn.w	r2, #1
 8006ef0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006ef2:	6878      	ldr	r0, [r7, #4]
 8006ef4:	f7fc fc48 	bl	8003788 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	691b      	ldr	r3, [r3, #16]
 8006efe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f02:	2b80      	cmp	r3, #128	; 0x80
 8006f04:	d10e      	bne.n	8006f24 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	68db      	ldr	r3, [r3, #12]
 8006f0c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f10:	2b80      	cmp	r3, #128	; 0x80
 8006f12:	d107      	bne.n	8006f24 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006f1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006f1e:	6878      	ldr	r0, [r7, #4]
 8006f20:	f000 f9a8 	bl	8007274 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	691b      	ldr	r3, [r3, #16]
 8006f2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f2e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006f32:	d10e      	bne.n	8006f52 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	68db      	ldr	r3, [r3, #12]
 8006f3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f3e:	2b80      	cmp	r3, #128	; 0x80
 8006f40:	d107      	bne.n	8006f52 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006f4a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006f4c:	6878      	ldr	r0, [r7, #4]
 8006f4e:	f000 f99b 	bl	8007288 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	691b      	ldr	r3, [r3, #16]
 8006f58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f5c:	2b40      	cmp	r3, #64	; 0x40
 8006f5e:	d10e      	bne.n	8006f7e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	68db      	ldr	r3, [r3, #12]
 8006f66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f6a:	2b40      	cmp	r3, #64	; 0x40
 8006f6c:	d107      	bne.n	8006f7e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006f76:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006f78:	6878      	ldr	r0, [r7, #4]
 8006f7a:	f000 f838 	bl	8006fee <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	691b      	ldr	r3, [r3, #16]
 8006f84:	f003 0320 	and.w	r3, r3, #32
 8006f88:	2b20      	cmp	r3, #32
 8006f8a:	d10e      	bne.n	8006faa <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	68db      	ldr	r3, [r3, #12]
 8006f92:	f003 0320 	and.w	r3, r3, #32
 8006f96:	2b20      	cmp	r3, #32
 8006f98:	d107      	bne.n	8006faa <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	f06f 0220 	mvn.w	r2, #32
 8006fa2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006fa4:	6878      	ldr	r0, [r7, #4]
 8006fa6:	f000 f95b 	bl	8007260 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006faa:	bf00      	nop
 8006fac:	3708      	adds	r7, #8
 8006fae:	46bd      	mov	sp, r7
 8006fb0:	bd80      	pop	{r7, pc}

08006fb2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006fb2:	b480      	push	{r7}
 8006fb4:	b083      	sub	sp, #12
 8006fb6:	af00      	add	r7, sp, #0
 8006fb8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006fba:	bf00      	nop
 8006fbc:	370c      	adds	r7, #12
 8006fbe:	46bd      	mov	sp, r7
 8006fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc4:	4770      	bx	lr

08006fc6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006fc6:	b480      	push	{r7}
 8006fc8:	b083      	sub	sp, #12
 8006fca:	af00      	add	r7, sp, #0
 8006fcc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006fce:	bf00      	nop
 8006fd0:	370c      	adds	r7, #12
 8006fd2:	46bd      	mov	sp, r7
 8006fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd8:	4770      	bx	lr

08006fda <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006fda:	b480      	push	{r7}
 8006fdc:	b083      	sub	sp, #12
 8006fde:	af00      	add	r7, sp, #0
 8006fe0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006fe2:	bf00      	nop
 8006fe4:	370c      	adds	r7, #12
 8006fe6:	46bd      	mov	sp, r7
 8006fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fec:	4770      	bx	lr

08006fee <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006fee:	b480      	push	{r7}
 8006ff0:	b083      	sub	sp, #12
 8006ff2:	af00      	add	r7, sp, #0
 8006ff4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006ff6:	bf00      	nop
 8006ff8:	370c      	adds	r7, #12
 8006ffa:	46bd      	mov	sp, r7
 8006ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007000:	4770      	bx	lr
	...

08007004 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007004:	b480      	push	{r7}
 8007006:	b085      	sub	sp, #20
 8007008:	af00      	add	r7, sp, #0
 800700a:	6078      	str	r0, [r7, #4]
 800700c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	4a40      	ldr	r2, [pc, #256]	; (8007118 <TIM_Base_SetConfig+0x114>)
 8007018:	4293      	cmp	r3, r2
 800701a:	d013      	beq.n	8007044 <TIM_Base_SetConfig+0x40>
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007022:	d00f      	beq.n	8007044 <TIM_Base_SetConfig+0x40>
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	4a3d      	ldr	r2, [pc, #244]	; (800711c <TIM_Base_SetConfig+0x118>)
 8007028:	4293      	cmp	r3, r2
 800702a:	d00b      	beq.n	8007044 <TIM_Base_SetConfig+0x40>
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	4a3c      	ldr	r2, [pc, #240]	; (8007120 <TIM_Base_SetConfig+0x11c>)
 8007030:	4293      	cmp	r3, r2
 8007032:	d007      	beq.n	8007044 <TIM_Base_SetConfig+0x40>
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	4a3b      	ldr	r2, [pc, #236]	; (8007124 <TIM_Base_SetConfig+0x120>)
 8007038:	4293      	cmp	r3, r2
 800703a:	d003      	beq.n	8007044 <TIM_Base_SetConfig+0x40>
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	4a3a      	ldr	r2, [pc, #232]	; (8007128 <TIM_Base_SetConfig+0x124>)
 8007040:	4293      	cmp	r3, r2
 8007042:	d108      	bne.n	8007056 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800704a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800704c:	683b      	ldr	r3, [r7, #0]
 800704e:	685b      	ldr	r3, [r3, #4]
 8007050:	68fa      	ldr	r2, [r7, #12]
 8007052:	4313      	orrs	r3, r2
 8007054:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	4a2f      	ldr	r2, [pc, #188]	; (8007118 <TIM_Base_SetConfig+0x114>)
 800705a:	4293      	cmp	r3, r2
 800705c:	d02b      	beq.n	80070b6 <TIM_Base_SetConfig+0xb2>
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007064:	d027      	beq.n	80070b6 <TIM_Base_SetConfig+0xb2>
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	4a2c      	ldr	r2, [pc, #176]	; (800711c <TIM_Base_SetConfig+0x118>)
 800706a:	4293      	cmp	r3, r2
 800706c:	d023      	beq.n	80070b6 <TIM_Base_SetConfig+0xb2>
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	4a2b      	ldr	r2, [pc, #172]	; (8007120 <TIM_Base_SetConfig+0x11c>)
 8007072:	4293      	cmp	r3, r2
 8007074:	d01f      	beq.n	80070b6 <TIM_Base_SetConfig+0xb2>
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	4a2a      	ldr	r2, [pc, #168]	; (8007124 <TIM_Base_SetConfig+0x120>)
 800707a:	4293      	cmp	r3, r2
 800707c:	d01b      	beq.n	80070b6 <TIM_Base_SetConfig+0xb2>
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	4a29      	ldr	r2, [pc, #164]	; (8007128 <TIM_Base_SetConfig+0x124>)
 8007082:	4293      	cmp	r3, r2
 8007084:	d017      	beq.n	80070b6 <TIM_Base_SetConfig+0xb2>
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	4a28      	ldr	r2, [pc, #160]	; (800712c <TIM_Base_SetConfig+0x128>)
 800708a:	4293      	cmp	r3, r2
 800708c:	d013      	beq.n	80070b6 <TIM_Base_SetConfig+0xb2>
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	4a27      	ldr	r2, [pc, #156]	; (8007130 <TIM_Base_SetConfig+0x12c>)
 8007092:	4293      	cmp	r3, r2
 8007094:	d00f      	beq.n	80070b6 <TIM_Base_SetConfig+0xb2>
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	4a26      	ldr	r2, [pc, #152]	; (8007134 <TIM_Base_SetConfig+0x130>)
 800709a:	4293      	cmp	r3, r2
 800709c:	d00b      	beq.n	80070b6 <TIM_Base_SetConfig+0xb2>
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	4a25      	ldr	r2, [pc, #148]	; (8007138 <TIM_Base_SetConfig+0x134>)
 80070a2:	4293      	cmp	r3, r2
 80070a4:	d007      	beq.n	80070b6 <TIM_Base_SetConfig+0xb2>
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	4a24      	ldr	r2, [pc, #144]	; (800713c <TIM_Base_SetConfig+0x138>)
 80070aa:	4293      	cmp	r3, r2
 80070ac:	d003      	beq.n	80070b6 <TIM_Base_SetConfig+0xb2>
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	4a23      	ldr	r2, [pc, #140]	; (8007140 <TIM_Base_SetConfig+0x13c>)
 80070b2:	4293      	cmp	r3, r2
 80070b4:	d108      	bne.n	80070c8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80070bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80070be:	683b      	ldr	r3, [r7, #0]
 80070c0:	68db      	ldr	r3, [r3, #12]
 80070c2:	68fa      	ldr	r2, [r7, #12]
 80070c4:	4313      	orrs	r3, r2
 80070c6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80070ce:	683b      	ldr	r3, [r7, #0]
 80070d0:	695b      	ldr	r3, [r3, #20]
 80070d2:	4313      	orrs	r3, r2
 80070d4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	68fa      	ldr	r2, [r7, #12]
 80070da:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80070dc:	683b      	ldr	r3, [r7, #0]
 80070de:	689a      	ldr	r2, [r3, #8]
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80070e4:	683b      	ldr	r3, [r7, #0]
 80070e6:	681a      	ldr	r2, [r3, #0]
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	4a0a      	ldr	r2, [pc, #40]	; (8007118 <TIM_Base_SetConfig+0x114>)
 80070f0:	4293      	cmp	r3, r2
 80070f2:	d003      	beq.n	80070fc <TIM_Base_SetConfig+0xf8>
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	4a0c      	ldr	r2, [pc, #48]	; (8007128 <TIM_Base_SetConfig+0x124>)
 80070f8:	4293      	cmp	r3, r2
 80070fa:	d103      	bne.n	8007104 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80070fc:	683b      	ldr	r3, [r7, #0]
 80070fe:	691a      	ldr	r2, [r3, #16]
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	2201      	movs	r2, #1
 8007108:	615a      	str	r2, [r3, #20]
}
 800710a:	bf00      	nop
 800710c:	3714      	adds	r7, #20
 800710e:	46bd      	mov	sp, r7
 8007110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007114:	4770      	bx	lr
 8007116:	bf00      	nop
 8007118:	40010000 	.word	0x40010000
 800711c:	40000400 	.word	0x40000400
 8007120:	40000800 	.word	0x40000800
 8007124:	40000c00 	.word	0x40000c00
 8007128:	40010400 	.word	0x40010400
 800712c:	40014000 	.word	0x40014000
 8007130:	40014400 	.word	0x40014400
 8007134:	40014800 	.word	0x40014800
 8007138:	40001800 	.word	0x40001800
 800713c:	40001c00 	.word	0x40001c00
 8007140:	40002000 	.word	0x40002000

08007144 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007144:	b480      	push	{r7}
 8007146:	b085      	sub	sp, #20
 8007148:	af00      	add	r7, sp, #0
 800714a:	6078      	str	r0, [r7, #4]
 800714c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007154:	2b01      	cmp	r3, #1
 8007156:	d101      	bne.n	800715c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007158:	2302      	movs	r3, #2
 800715a:	e06d      	b.n	8007238 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	2201      	movs	r2, #1
 8007160:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	2202      	movs	r2, #2
 8007168:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	685b      	ldr	r3, [r3, #4]
 8007172:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	689b      	ldr	r3, [r3, #8]
 800717a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	4a30      	ldr	r2, [pc, #192]	; (8007244 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007182:	4293      	cmp	r3, r2
 8007184:	d004      	beq.n	8007190 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	4a2f      	ldr	r2, [pc, #188]	; (8007248 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800718c:	4293      	cmp	r3, r2
 800718e:	d108      	bne.n	80071a2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007196:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007198:	683b      	ldr	r3, [r7, #0]
 800719a:	685b      	ldr	r3, [r3, #4]
 800719c:	68fa      	ldr	r2, [r7, #12]
 800719e:	4313      	orrs	r3, r2
 80071a0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80071a8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80071aa:	683b      	ldr	r3, [r7, #0]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	68fa      	ldr	r2, [r7, #12]
 80071b0:	4313      	orrs	r3, r2
 80071b2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	68fa      	ldr	r2, [r7, #12]
 80071ba:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	4a20      	ldr	r2, [pc, #128]	; (8007244 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80071c2:	4293      	cmp	r3, r2
 80071c4:	d022      	beq.n	800720c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80071ce:	d01d      	beq.n	800720c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	4a1d      	ldr	r2, [pc, #116]	; (800724c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80071d6:	4293      	cmp	r3, r2
 80071d8:	d018      	beq.n	800720c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	4a1c      	ldr	r2, [pc, #112]	; (8007250 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80071e0:	4293      	cmp	r3, r2
 80071e2:	d013      	beq.n	800720c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	4a1a      	ldr	r2, [pc, #104]	; (8007254 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80071ea:	4293      	cmp	r3, r2
 80071ec:	d00e      	beq.n	800720c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	4a15      	ldr	r2, [pc, #84]	; (8007248 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80071f4:	4293      	cmp	r3, r2
 80071f6:	d009      	beq.n	800720c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	4a16      	ldr	r2, [pc, #88]	; (8007258 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80071fe:	4293      	cmp	r3, r2
 8007200:	d004      	beq.n	800720c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	4a15      	ldr	r2, [pc, #84]	; (800725c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8007208:	4293      	cmp	r3, r2
 800720a:	d10c      	bne.n	8007226 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800720c:	68bb      	ldr	r3, [r7, #8]
 800720e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007212:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007214:	683b      	ldr	r3, [r7, #0]
 8007216:	689b      	ldr	r3, [r3, #8]
 8007218:	68ba      	ldr	r2, [r7, #8]
 800721a:	4313      	orrs	r3, r2
 800721c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	68ba      	ldr	r2, [r7, #8]
 8007224:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	2201      	movs	r2, #1
 800722a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	2200      	movs	r2, #0
 8007232:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007236:	2300      	movs	r3, #0
}
 8007238:	4618      	mov	r0, r3
 800723a:	3714      	adds	r7, #20
 800723c:	46bd      	mov	sp, r7
 800723e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007242:	4770      	bx	lr
 8007244:	40010000 	.word	0x40010000
 8007248:	40010400 	.word	0x40010400
 800724c:	40000400 	.word	0x40000400
 8007250:	40000800 	.word	0x40000800
 8007254:	40000c00 	.word	0x40000c00
 8007258:	40014000 	.word	0x40014000
 800725c:	40001800 	.word	0x40001800

08007260 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007260:	b480      	push	{r7}
 8007262:	b083      	sub	sp, #12
 8007264:	af00      	add	r7, sp, #0
 8007266:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007268:	bf00      	nop
 800726a:	370c      	adds	r7, #12
 800726c:	46bd      	mov	sp, r7
 800726e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007272:	4770      	bx	lr

08007274 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007274:	b480      	push	{r7}
 8007276:	b083      	sub	sp, #12
 8007278:	af00      	add	r7, sp, #0
 800727a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800727c:	bf00      	nop
 800727e:	370c      	adds	r7, #12
 8007280:	46bd      	mov	sp, r7
 8007282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007286:	4770      	bx	lr

08007288 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007288:	b480      	push	{r7}
 800728a:	b083      	sub	sp, #12
 800728c:	af00      	add	r7, sp, #0
 800728e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007290:	bf00      	nop
 8007292:	370c      	adds	r7, #12
 8007294:	46bd      	mov	sp, r7
 8007296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800729a:	4770      	bx	lr

0800729c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800729c:	b580      	push	{r7, lr}
 800729e:	b082      	sub	sp, #8
 80072a0:	af00      	add	r7, sp, #0
 80072a2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d101      	bne.n	80072ae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80072aa:	2301      	movs	r3, #1
 80072ac:	e040      	b.n	8007330 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d106      	bne.n	80072c4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	2200      	movs	r2, #0
 80072ba:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80072be:	6878      	ldr	r0, [r7, #4]
 80072c0:	f7fc fbb4 	bl	8003a2c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	2224      	movs	r2, #36	; 0x24
 80072c8:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	681a      	ldr	r2, [r3, #0]
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	f022 0201 	bic.w	r2, r2, #1
 80072d8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80072da:	6878      	ldr	r0, [r7, #4]
 80072dc:	f000 fc06 	bl	8007aec <UART_SetConfig>
 80072e0:	4603      	mov	r3, r0
 80072e2:	2b01      	cmp	r3, #1
 80072e4:	d101      	bne.n	80072ea <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80072e6:	2301      	movs	r3, #1
 80072e8:	e022      	b.n	8007330 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d002      	beq.n	80072f8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80072f2:	6878      	ldr	r0, [r7, #4]
 80072f4:	f000 fe5e 	bl	8007fb4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	685a      	ldr	r2, [r3, #4]
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007306:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	689a      	ldr	r2, [r3, #8]
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007316:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	681a      	ldr	r2, [r3, #0]
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	f042 0201 	orr.w	r2, r2, #1
 8007326:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007328:	6878      	ldr	r0, [r7, #4]
 800732a:	f000 fee5 	bl	80080f8 <UART_CheckIdleState>
 800732e:	4603      	mov	r3, r0
}
 8007330:	4618      	mov	r0, r3
 8007332:	3708      	adds	r7, #8
 8007334:	46bd      	mov	sp, r7
 8007336:	bd80      	pop	{r7, pc}

08007338 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007338:	b580      	push	{r7, lr}
 800733a:	b08a      	sub	sp, #40	; 0x28
 800733c:	af02      	add	r7, sp, #8
 800733e:	60f8      	str	r0, [r7, #12]
 8007340:	60b9      	str	r1, [r7, #8]
 8007342:	603b      	str	r3, [r7, #0]
 8007344:	4613      	mov	r3, r2
 8007346:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800734c:	2b20      	cmp	r3, #32
 800734e:	d171      	bne.n	8007434 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8007350:	68bb      	ldr	r3, [r7, #8]
 8007352:	2b00      	cmp	r3, #0
 8007354:	d002      	beq.n	800735c <HAL_UART_Transmit+0x24>
 8007356:	88fb      	ldrh	r3, [r7, #6]
 8007358:	2b00      	cmp	r3, #0
 800735a:	d101      	bne.n	8007360 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800735c:	2301      	movs	r3, #1
 800735e:	e06a      	b.n	8007436 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	2200      	movs	r2, #0
 8007364:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	2221      	movs	r2, #33	; 0x21
 800736c:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800736e:	f7fc fc3d 	bl	8003bec <HAL_GetTick>
 8007372:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	88fa      	ldrh	r2, [r7, #6]
 8007378:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	88fa      	ldrh	r2, [r7, #6]
 8007380:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	689b      	ldr	r3, [r3, #8]
 8007388:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800738c:	d108      	bne.n	80073a0 <HAL_UART_Transmit+0x68>
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	691b      	ldr	r3, [r3, #16]
 8007392:	2b00      	cmp	r3, #0
 8007394:	d104      	bne.n	80073a0 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8007396:	2300      	movs	r3, #0
 8007398:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800739a:	68bb      	ldr	r3, [r7, #8]
 800739c:	61bb      	str	r3, [r7, #24]
 800739e:	e003      	b.n	80073a8 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80073a0:	68bb      	ldr	r3, [r7, #8]
 80073a2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80073a4:	2300      	movs	r3, #0
 80073a6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80073a8:	e02c      	b.n	8007404 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80073aa:	683b      	ldr	r3, [r7, #0]
 80073ac:	9300      	str	r3, [sp, #0]
 80073ae:	697b      	ldr	r3, [r7, #20]
 80073b0:	2200      	movs	r2, #0
 80073b2:	2180      	movs	r1, #128	; 0x80
 80073b4:	68f8      	ldr	r0, [r7, #12]
 80073b6:	f000 feec 	bl	8008192 <UART_WaitOnFlagUntilTimeout>
 80073ba:	4603      	mov	r3, r0
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d001      	beq.n	80073c4 <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 80073c0:	2303      	movs	r3, #3
 80073c2:	e038      	b.n	8007436 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 80073c4:	69fb      	ldr	r3, [r7, #28]
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d10b      	bne.n	80073e2 <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80073ca:	69bb      	ldr	r3, [r7, #24]
 80073cc:	881b      	ldrh	r3, [r3, #0]
 80073ce:	461a      	mov	r2, r3
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80073d8:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80073da:	69bb      	ldr	r3, [r7, #24]
 80073dc:	3302      	adds	r3, #2
 80073de:	61bb      	str	r3, [r7, #24]
 80073e0:	e007      	b.n	80073f2 <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80073e2:	69fb      	ldr	r3, [r7, #28]
 80073e4:	781a      	ldrb	r2, [r3, #0]
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80073ec:	69fb      	ldr	r3, [r7, #28]
 80073ee:	3301      	adds	r3, #1
 80073f0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80073f8:	b29b      	uxth	r3, r3
 80073fa:	3b01      	subs	r3, #1
 80073fc:	b29a      	uxth	r2, r3
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800740a:	b29b      	uxth	r3, r3
 800740c:	2b00      	cmp	r3, #0
 800740e:	d1cc      	bne.n	80073aa <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007410:	683b      	ldr	r3, [r7, #0]
 8007412:	9300      	str	r3, [sp, #0]
 8007414:	697b      	ldr	r3, [r7, #20]
 8007416:	2200      	movs	r2, #0
 8007418:	2140      	movs	r1, #64	; 0x40
 800741a:	68f8      	ldr	r0, [r7, #12]
 800741c:	f000 feb9 	bl	8008192 <UART_WaitOnFlagUntilTimeout>
 8007420:	4603      	mov	r3, r0
 8007422:	2b00      	cmp	r3, #0
 8007424:	d001      	beq.n	800742a <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 8007426:	2303      	movs	r3, #3
 8007428:	e005      	b.n	8007436 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	2220      	movs	r2, #32
 800742e:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8007430:	2300      	movs	r3, #0
 8007432:	e000      	b.n	8007436 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8007434:	2302      	movs	r3, #2
  }
}
 8007436:	4618      	mov	r0, r3
 8007438:	3720      	adds	r7, #32
 800743a:	46bd      	mov	sp, r7
 800743c:	bd80      	pop	{r7, pc}

0800743e <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800743e:	b580      	push	{r7, lr}
 8007440:	b08a      	sub	sp, #40	; 0x28
 8007442:	af00      	add	r7, sp, #0
 8007444:	60f8      	str	r0, [r7, #12]
 8007446:	60b9      	str	r1, [r7, #8]
 8007448:	4613      	mov	r3, r2
 800744a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007452:	2b20      	cmp	r3, #32
 8007454:	d132      	bne.n	80074bc <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 8007456:	68bb      	ldr	r3, [r7, #8]
 8007458:	2b00      	cmp	r3, #0
 800745a:	d002      	beq.n	8007462 <HAL_UART_Receive_IT+0x24>
 800745c:	88fb      	ldrh	r3, [r7, #6]
 800745e:	2b00      	cmp	r3, #0
 8007460:	d101      	bne.n	8007466 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8007462:	2301      	movs	r3, #1
 8007464:	e02b      	b.n	80074be <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	2200      	movs	r2, #0
 800746a:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	685b      	ldr	r3, [r3, #4]
 8007472:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007476:	2b00      	cmp	r3, #0
 8007478:	d018      	beq.n	80074ac <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007480:	697b      	ldr	r3, [r7, #20]
 8007482:	e853 3f00 	ldrex	r3, [r3]
 8007486:	613b      	str	r3, [r7, #16]
   return(result);
 8007488:	693b      	ldr	r3, [r7, #16]
 800748a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800748e:	627b      	str	r3, [r7, #36]	; 0x24
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	461a      	mov	r2, r3
 8007496:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007498:	623b      	str	r3, [r7, #32]
 800749a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800749c:	69f9      	ldr	r1, [r7, #28]
 800749e:	6a3a      	ldr	r2, [r7, #32]
 80074a0:	e841 2300 	strex	r3, r2, [r1]
 80074a4:	61bb      	str	r3, [r7, #24]
   return(result);
 80074a6:	69bb      	ldr	r3, [r7, #24]
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d1e6      	bne.n	800747a <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80074ac:	88fb      	ldrh	r3, [r7, #6]
 80074ae:	461a      	mov	r2, r3
 80074b0:	68b9      	ldr	r1, [r7, #8]
 80074b2:	68f8      	ldr	r0, [r7, #12]
 80074b4:	f000 ff34 	bl	8008320 <UART_Start_Receive_IT>
 80074b8:	4603      	mov	r3, r0
 80074ba:	e000      	b.n	80074be <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 80074bc:	2302      	movs	r3, #2
  }
}
 80074be:	4618      	mov	r0, r3
 80074c0:	3728      	adds	r7, #40	; 0x28
 80074c2:	46bd      	mov	sp, r7
 80074c4:	bd80      	pop	{r7, pc}
	...

080074c8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80074c8:	b580      	push	{r7, lr}
 80074ca:	b0ba      	sub	sp, #232	; 0xe8
 80074cc:	af00      	add	r7, sp, #0
 80074ce:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	69db      	ldr	r3, [r3, #28]
 80074d6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	689b      	ldr	r3, [r3, #8]
 80074ea:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80074ee:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80074f2:	f640 030f 	movw	r3, #2063	; 0x80f
 80074f6:	4013      	ands	r3, r2
 80074f8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80074fc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007500:	2b00      	cmp	r3, #0
 8007502:	d115      	bne.n	8007530 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8007504:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007508:	f003 0320 	and.w	r3, r3, #32
 800750c:	2b00      	cmp	r3, #0
 800750e:	d00f      	beq.n	8007530 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007510:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007514:	f003 0320 	and.w	r3, r3, #32
 8007518:	2b00      	cmp	r3, #0
 800751a:	d009      	beq.n	8007530 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007520:	2b00      	cmp	r3, #0
 8007522:	f000 82ac 	beq.w	8007a7e <HAL_UART_IRQHandler+0x5b6>
      {
        huart->RxISR(huart);
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800752a:	6878      	ldr	r0, [r7, #4]
 800752c:	4798      	blx	r3
      }
      return;
 800752e:	e2a6      	b.n	8007a7e <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007530:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007534:	2b00      	cmp	r3, #0
 8007536:	f000 8117 	beq.w	8007768 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800753a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800753e:	f003 0301 	and.w	r3, r3, #1
 8007542:	2b00      	cmp	r3, #0
 8007544:	d106      	bne.n	8007554 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8007546:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800754a:	4b85      	ldr	r3, [pc, #532]	; (8007760 <HAL_UART_IRQHandler+0x298>)
 800754c:	4013      	ands	r3, r2
 800754e:	2b00      	cmp	r3, #0
 8007550:	f000 810a 	beq.w	8007768 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007554:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007558:	f003 0301 	and.w	r3, r3, #1
 800755c:	2b00      	cmp	r3, #0
 800755e:	d011      	beq.n	8007584 <HAL_UART_IRQHandler+0xbc>
 8007560:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007564:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007568:	2b00      	cmp	r3, #0
 800756a:	d00b      	beq.n	8007584 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	2201      	movs	r2, #1
 8007572:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800757a:	f043 0201 	orr.w	r2, r3, #1
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007584:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007588:	f003 0302 	and.w	r3, r3, #2
 800758c:	2b00      	cmp	r3, #0
 800758e:	d011      	beq.n	80075b4 <HAL_UART_IRQHandler+0xec>
 8007590:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007594:	f003 0301 	and.w	r3, r3, #1
 8007598:	2b00      	cmp	r3, #0
 800759a:	d00b      	beq.n	80075b4 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	2202      	movs	r2, #2
 80075a2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80075aa:	f043 0204 	orr.w	r2, r3, #4
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80075b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80075b8:	f003 0304 	and.w	r3, r3, #4
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d011      	beq.n	80075e4 <HAL_UART_IRQHandler+0x11c>
 80075c0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80075c4:	f003 0301 	and.w	r3, r3, #1
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d00b      	beq.n	80075e4 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	2204      	movs	r2, #4
 80075d2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80075da:	f043 0202 	orr.w	r2, r3, #2
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80075e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80075e8:	f003 0308 	and.w	r3, r3, #8
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d017      	beq.n	8007620 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80075f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80075f4:	f003 0320 	and.w	r3, r3, #32
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d105      	bne.n	8007608 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80075fc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007600:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007604:	2b00      	cmp	r3, #0
 8007606:	d00b      	beq.n	8007620 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	2208      	movs	r2, #8
 800760e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007616:	f043 0208 	orr.w	r2, r3, #8
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007620:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007624:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007628:	2b00      	cmp	r3, #0
 800762a:	d012      	beq.n	8007652 <HAL_UART_IRQHandler+0x18a>
 800762c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007630:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007634:	2b00      	cmp	r3, #0
 8007636:	d00c      	beq.n	8007652 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007640:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007648:	f043 0220 	orr.w	r2, r3, #32
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007658:	2b00      	cmp	r3, #0
 800765a:	f000 8212 	beq.w	8007a82 <HAL_UART_IRQHandler+0x5ba>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800765e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007662:	f003 0320 	and.w	r3, r3, #32
 8007666:	2b00      	cmp	r3, #0
 8007668:	d00d      	beq.n	8007686 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800766a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800766e:	f003 0320 	and.w	r3, r3, #32
 8007672:	2b00      	cmp	r3, #0
 8007674:	d007      	beq.n	8007686 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800767a:	2b00      	cmp	r3, #0
 800767c:	d003      	beq.n	8007686 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007682:	6878      	ldr	r0, [r7, #4]
 8007684:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800768c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	689b      	ldr	r3, [r3, #8]
 8007696:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800769a:	2b40      	cmp	r3, #64	; 0x40
 800769c:	d005      	beq.n	80076aa <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800769e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80076a2:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d04f      	beq.n	800774a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80076aa:	6878      	ldr	r0, [r7, #4]
 80076ac:	f000 fefe 	bl	80084ac <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	689b      	ldr	r3, [r3, #8]
 80076b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076ba:	2b40      	cmp	r3, #64	; 0x40
 80076bc:	d141      	bne.n	8007742 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	3308      	adds	r3, #8
 80076c4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076c8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80076cc:	e853 3f00 	ldrex	r3, [r3]
 80076d0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80076d4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80076d8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80076dc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	3308      	adds	r3, #8
 80076e6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80076ea:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80076ee:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076f2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80076f6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80076fa:	e841 2300 	strex	r3, r2, [r1]
 80076fe:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8007702:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007706:	2b00      	cmp	r3, #0
 8007708:	d1d9      	bne.n	80076be <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800770e:	2b00      	cmp	r3, #0
 8007710:	d013      	beq.n	800773a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007716:	4a13      	ldr	r2, [pc, #76]	; (8007764 <HAL_UART_IRQHandler+0x29c>)
 8007718:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800771e:	4618      	mov	r0, r3
 8007720:	f7fd ff31 	bl	8005586 <HAL_DMA_Abort_IT>
 8007724:	4603      	mov	r3, r0
 8007726:	2b00      	cmp	r3, #0
 8007728:	d017      	beq.n	800775a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800772e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007730:	687a      	ldr	r2, [r7, #4]
 8007732:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8007734:	4610      	mov	r0, r2
 8007736:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007738:	e00f      	b.n	800775a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800773a:	6878      	ldr	r0, [r7, #4]
 800773c:	f000 f9b6 	bl	8007aac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007740:	e00b      	b.n	800775a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007742:	6878      	ldr	r0, [r7, #4]
 8007744:	f000 f9b2 	bl	8007aac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007748:	e007      	b.n	800775a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800774a:	6878      	ldr	r0, [r7, #4]
 800774c:	f000 f9ae 	bl	8007aac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	2200      	movs	r2, #0
 8007754:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8007758:	e193      	b.n	8007a82 <HAL_UART_IRQHandler+0x5ba>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800775a:	bf00      	nop
    return;
 800775c:	e191      	b.n	8007a82 <HAL_UART_IRQHandler+0x5ba>
 800775e:	bf00      	nop
 8007760:	04000120 	.word	0x04000120
 8007764:	08008575 	.word	0x08008575

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800776c:	2b01      	cmp	r3, #1
 800776e:	f040 814c 	bne.w	8007a0a <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007772:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007776:	f003 0310 	and.w	r3, r3, #16
 800777a:	2b00      	cmp	r3, #0
 800777c:	f000 8145 	beq.w	8007a0a <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007780:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007784:	f003 0310 	and.w	r3, r3, #16
 8007788:	2b00      	cmp	r3, #0
 800778a:	f000 813e 	beq.w	8007a0a <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	2210      	movs	r2, #16
 8007794:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	689b      	ldr	r3, [r3, #8]
 800779c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80077a0:	2b40      	cmp	r3, #64	; 0x40
 80077a2:	f040 80b6 	bne.w	8007912 <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	685b      	ldr	r3, [r3, #4]
 80077ae:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80077b2:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	f000 8165 	beq.w	8007a86 <HAL_UART_IRQHandler+0x5be>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80077c2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80077c6:	429a      	cmp	r2, r3
 80077c8:	f080 815d 	bcs.w	8007a86 <HAL_UART_IRQHandler+0x5be>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80077d2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80077da:	69db      	ldr	r3, [r3, #28]
 80077dc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80077e0:	f000 8086 	beq.w	80078f0 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077ec:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80077f0:	e853 3f00 	ldrex	r3, [r3]
 80077f4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80077f8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80077fc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007800:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	461a      	mov	r2, r3
 800780a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800780e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8007812:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007816:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800781a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800781e:	e841 2300 	strex	r3, r2, [r1]
 8007822:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007826:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800782a:	2b00      	cmp	r3, #0
 800782c:	d1da      	bne.n	80077e4 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	3308      	adds	r3, #8
 8007834:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007836:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007838:	e853 3f00 	ldrex	r3, [r3]
 800783c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800783e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007840:	f023 0301 	bic.w	r3, r3, #1
 8007844:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	3308      	adds	r3, #8
 800784e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007852:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007856:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007858:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800785a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800785e:	e841 2300 	strex	r3, r2, [r1]
 8007862:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007864:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007866:	2b00      	cmp	r3, #0
 8007868:	d1e1      	bne.n	800782e <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	3308      	adds	r3, #8
 8007870:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007872:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007874:	e853 3f00 	ldrex	r3, [r3]
 8007878:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800787a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800787c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007880:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	3308      	adds	r3, #8
 800788a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800788e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007890:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007892:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007894:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007896:	e841 2300 	strex	r3, r2, [r1]
 800789a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800789c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d1e3      	bne.n	800786a <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	2220      	movs	r2, #32
 80078a6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	2200      	movs	r2, #0
 80078ae:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078b6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80078b8:	e853 3f00 	ldrex	r3, [r3]
 80078bc:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80078be:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80078c0:	f023 0310 	bic.w	r3, r3, #16
 80078c4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	461a      	mov	r2, r3
 80078ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80078d2:	65bb      	str	r3, [r7, #88]	; 0x58
 80078d4:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078d6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80078d8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80078da:	e841 2300 	strex	r3, r2, [r1]
 80078de:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80078e0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d1e4      	bne.n	80078b0 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80078ea:	4618      	mov	r0, r3
 80078ec:	f7fd fddb 	bl	80054a6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	2202      	movs	r2, #2
 80078f4:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007902:	b29b      	uxth	r3, r3
 8007904:	1ad3      	subs	r3, r2, r3
 8007906:	b29b      	uxth	r3, r3
 8007908:	4619      	mov	r1, r3
 800790a:	6878      	ldr	r0, [r7, #4]
 800790c:	f000 f8d8 	bl	8007ac0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007910:	e0b9      	b.n	8007a86 <HAL_UART_IRQHandler+0x5be>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800791e:	b29b      	uxth	r3, r3
 8007920:	1ad3      	subs	r3, r2, r3
 8007922:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800792c:	b29b      	uxth	r3, r3
 800792e:	2b00      	cmp	r3, #0
 8007930:	f000 80ab 	beq.w	8007a8a <HAL_UART_IRQHandler+0x5c2>
          && (nb_rx_data > 0U))
 8007934:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007938:	2b00      	cmp	r3, #0
 800793a:	f000 80a6 	beq.w	8007a8a <HAL_UART_IRQHandler+0x5c2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007944:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007946:	e853 3f00 	ldrex	r3, [r3]
 800794a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800794c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800794e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007952:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	461a      	mov	r2, r3
 800795c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007960:	647b      	str	r3, [r7, #68]	; 0x44
 8007962:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007964:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007966:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007968:	e841 2300 	strex	r3, r2, [r1]
 800796c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800796e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007970:	2b00      	cmp	r3, #0
 8007972:	d1e4      	bne.n	800793e <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	3308      	adds	r3, #8
 800797a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800797c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800797e:	e853 3f00 	ldrex	r3, [r3]
 8007982:	623b      	str	r3, [r7, #32]
   return(result);
 8007984:	6a3b      	ldr	r3, [r7, #32]
 8007986:	f023 0301 	bic.w	r3, r3, #1
 800798a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	3308      	adds	r3, #8
 8007994:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8007998:	633a      	str	r2, [r7, #48]	; 0x30
 800799a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800799c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800799e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80079a0:	e841 2300 	strex	r3, r2, [r1]
 80079a4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80079a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d1e3      	bne.n	8007974 <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	2220      	movs	r2, #32
 80079b0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	2200      	movs	r2, #0
 80079b8:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	2200      	movs	r2, #0
 80079be:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079c6:	693b      	ldr	r3, [r7, #16]
 80079c8:	e853 3f00 	ldrex	r3, [r3]
 80079cc:	60fb      	str	r3, [r7, #12]
   return(result);
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	f023 0310 	bic.w	r3, r3, #16
 80079d4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	461a      	mov	r2, r3
 80079de:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80079e2:	61fb      	str	r3, [r7, #28]
 80079e4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079e6:	69b9      	ldr	r1, [r7, #24]
 80079e8:	69fa      	ldr	r2, [r7, #28]
 80079ea:	e841 2300 	strex	r3, r2, [r1]
 80079ee:	617b      	str	r3, [r7, #20]
   return(result);
 80079f0:	697b      	ldr	r3, [r7, #20]
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d1e4      	bne.n	80079c0 <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	2202      	movs	r2, #2
 80079fa:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80079fc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007a00:	4619      	mov	r1, r3
 8007a02:	6878      	ldr	r0, [r7, #4]
 8007a04:	f000 f85c 	bl	8007ac0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007a08:	e03f      	b.n	8007a8a <HAL_UART_IRQHandler+0x5c2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007a0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007a0e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d00e      	beq.n	8007a34 <HAL_UART_IRQHandler+0x56c>
 8007a16:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007a1a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d008      	beq.n	8007a34 <HAL_UART_IRQHandler+0x56c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8007a2a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007a2c:	6878      	ldr	r0, [r7, #4]
 8007a2e:	f000 f853 	bl	8007ad8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007a32:	e02d      	b.n	8007a90 <HAL_UART_IRQHandler+0x5c8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8007a34:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007a38:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d00e      	beq.n	8007a5e <HAL_UART_IRQHandler+0x596>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8007a40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007a44:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d008      	beq.n	8007a5e <HAL_UART_IRQHandler+0x596>
  {
    if (huart->TxISR != NULL)
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d01c      	beq.n	8007a8e <HAL_UART_IRQHandler+0x5c6>
    {
      huart->TxISR(huart);
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007a58:	6878      	ldr	r0, [r7, #4]
 8007a5a:	4798      	blx	r3
    }
    return;
 8007a5c:	e017      	b.n	8007a8e <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007a5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007a62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d012      	beq.n	8007a90 <HAL_UART_IRQHandler+0x5c8>
 8007a6a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007a6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d00c      	beq.n	8007a90 <HAL_UART_IRQHandler+0x5c8>
  {
    UART_EndTransmit_IT(huart);
 8007a76:	6878      	ldr	r0, [r7, #4]
 8007a78:	f000 fd92 	bl	80085a0 <UART_EndTransmit_IT>
    return;
 8007a7c:	e008      	b.n	8007a90 <HAL_UART_IRQHandler+0x5c8>
      return;
 8007a7e:	bf00      	nop
 8007a80:	e006      	b.n	8007a90 <HAL_UART_IRQHandler+0x5c8>
    return;
 8007a82:	bf00      	nop
 8007a84:	e004      	b.n	8007a90 <HAL_UART_IRQHandler+0x5c8>
      return;
 8007a86:	bf00      	nop
 8007a88:	e002      	b.n	8007a90 <HAL_UART_IRQHandler+0x5c8>
      return;
 8007a8a:	bf00      	nop
 8007a8c:	e000      	b.n	8007a90 <HAL_UART_IRQHandler+0x5c8>
    return;
 8007a8e:	bf00      	nop
  }

}
 8007a90:	37e8      	adds	r7, #232	; 0xe8
 8007a92:	46bd      	mov	sp, r7
 8007a94:	bd80      	pop	{r7, pc}
 8007a96:	bf00      	nop

08007a98 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007a98:	b480      	push	{r7}
 8007a9a:	b083      	sub	sp, #12
 8007a9c:	af00      	add	r7, sp, #0
 8007a9e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007aa0:	bf00      	nop
 8007aa2:	370c      	adds	r7, #12
 8007aa4:	46bd      	mov	sp, r7
 8007aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aaa:	4770      	bx	lr

08007aac <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007aac:	b480      	push	{r7}
 8007aae:	b083      	sub	sp, #12
 8007ab0:	af00      	add	r7, sp, #0
 8007ab2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007ab4:	bf00      	nop
 8007ab6:	370c      	adds	r7, #12
 8007ab8:	46bd      	mov	sp, r7
 8007aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007abe:	4770      	bx	lr

08007ac0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007ac0:	b480      	push	{r7}
 8007ac2:	b083      	sub	sp, #12
 8007ac4:	af00      	add	r7, sp, #0
 8007ac6:	6078      	str	r0, [r7, #4]
 8007ac8:	460b      	mov	r3, r1
 8007aca:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007acc:	bf00      	nop
 8007ace:	370c      	adds	r7, #12
 8007ad0:	46bd      	mov	sp, r7
 8007ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad6:	4770      	bx	lr

08007ad8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007ad8:	b480      	push	{r7}
 8007ada:	b083      	sub	sp, #12
 8007adc:	af00      	add	r7, sp, #0
 8007ade:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007ae0:	bf00      	nop
 8007ae2:	370c      	adds	r7, #12
 8007ae4:	46bd      	mov	sp, r7
 8007ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aea:	4770      	bx	lr

08007aec <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007aec:	b580      	push	{r7, lr}
 8007aee:	b088      	sub	sp, #32
 8007af0:	af00      	add	r7, sp, #0
 8007af2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007af4:	2300      	movs	r3, #0
 8007af6:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	689a      	ldr	r2, [r3, #8]
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	691b      	ldr	r3, [r3, #16]
 8007b00:	431a      	orrs	r2, r3
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	695b      	ldr	r3, [r3, #20]
 8007b06:	431a      	orrs	r2, r3
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	69db      	ldr	r3, [r3, #28]
 8007b0c:	4313      	orrs	r3, r2
 8007b0e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	681a      	ldr	r2, [r3, #0]
 8007b16:	4ba6      	ldr	r3, [pc, #664]	; (8007db0 <UART_SetConfig+0x2c4>)
 8007b18:	4013      	ands	r3, r2
 8007b1a:	687a      	ldr	r2, [r7, #4]
 8007b1c:	6812      	ldr	r2, [r2, #0]
 8007b1e:	6979      	ldr	r1, [r7, #20]
 8007b20:	430b      	orrs	r3, r1
 8007b22:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	685b      	ldr	r3, [r3, #4]
 8007b2a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	68da      	ldr	r2, [r3, #12]
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	430a      	orrs	r2, r1
 8007b38:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	699b      	ldr	r3, [r3, #24]
 8007b3e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	6a1b      	ldr	r3, [r3, #32]
 8007b44:	697a      	ldr	r2, [r7, #20]
 8007b46:	4313      	orrs	r3, r2
 8007b48:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	689b      	ldr	r3, [r3, #8]
 8007b50:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	697a      	ldr	r2, [r7, #20]
 8007b5a:	430a      	orrs	r2, r1
 8007b5c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	4a94      	ldr	r2, [pc, #592]	; (8007db4 <UART_SetConfig+0x2c8>)
 8007b64:	4293      	cmp	r3, r2
 8007b66:	d120      	bne.n	8007baa <UART_SetConfig+0xbe>
 8007b68:	4b93      	ldr	r3, [pc, #588]	; (8007db8 <UART_SetConfig+0x2cc>)
 8007b6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007b6e:	f003 0303 	and.w	r3, r3, #3
 8007b72:	2b03      	cmp	r3, #3
 8007b74:	d816      	bhi.n	8007ba4 <UART_SetConfig+0xb8>
 8007b76:	a201      	add	r2, pc, #4	; (adr r2, 8007b7c <UART_SetConfig+0x90>)
 8007b78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b7c:	08007b8d 	.word	0x08007b8d
 8007b80:	08007b99 	.word	0x08007b99
 8007b84:	08007b93 	.word	0x08007b93
 8007b88:	08007b9f 	.word	0x08007b9f
 8007b8c:	2301      	movs	r3, #1
 8007b8e:	77fb      	strb	r3, [r7, #31]
 8007b90:	e150      	b.n	8007e34 <UART_SetConfig+0x348>
 8007b92:	2302      	movs	r3, #2
 8007b94:	77fb      	strb	r3, [r7, #31]
 8007b96:	e14d      	b.n	8007e34 <UART_SetConfig+0x348>
 8007b98:	2304      	movs	r3, #4
 8007b9a:	77fb      	strb	r3, [r7, #31]
 8007b9c:	e14a      	b.n	8007e34 <UART_SetConfig+0x348>
 8007b9e:	2308      	movs	r3, #8
 8007ba0:	77fb      	strb	r3, [r7, #31]
 8007ba2:	e147      	b.n	8007e34 <UART_SetConfig+0x348>
 8007ba4:	2310      	movs	r3, #16
 8007ba6:	77fb      	strb	r3, [r7, #31]
 8007ba8:	e144      	b.n	8007e34 <UART_SetConfig+0x348>
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	4a83      	ldr	r2, [pc, #524]	; (8007dbc <UART_SetConfig+0x2d0>)
 8007bb0:	4293      	cmp	r3, r2
 8007bb2:	d132      	bne.n	8007c1a <UART_SetConfig+0x12e>
 8007bb4:	4b80      	ldr	r3, [pc, #512]	; (8007db8 <UART_SetConfig+0x2cc>)
 8007bb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007bba:	f003 030c 	and.w	r3, r3, #12
 8007bbe:	2b0c      	cmp	r3, #12
 8007bc0:	d828      	bhi.n	8007c14 <UART_SetConfig+0x128>
 8007bc2:	a201      	add	r2, pc, #4	; (adr r2, 8007bc8 <UART_SetConfig+0xdc>)
 8007bc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007bc8:	08007bfd 	.word	0x08007bfd
 8007bcc:	08007c15 	.word	0x08007c15
 8007bd0:	08007c15 	.word	0x08007c15
 8007bd4:	08007c15 	.word	0x08007c15
 8007bd8:	08007c09 	.word	0x08007c09
 8007bdc:	08007c15 	.word	0x08007c15
 8007be0:	08007c15 	.word	0x08007c15
 8007be4:	08007c15 	.word	0x08007c15
 8007be8:	08007c03 	.word	0x08007c03
 8007bec:	08007c15 	.word	0x08007c15
 8007bf0:	08007c15 	.word	0x08007c15
 8007bf4:	08007c15 	.word	0x08007c15
 8007bf8:	08007c0f 	.word	0x08007c0f
 8007bfc:	2300      	movs	r3, #0
 8007bfe:	77fb      	strb	r3, [r7, #31]
 8007c00:	e118      	b.n	8007e34 <UART_SetConfig+0x348>
 8007c02:	2302      	movs	r3, #2
 8007c04:	77fb      	strb	r3, [r7, #31]
 8007c06:	e115      	b.n	8007e34 <UART_SetConfig+0x348>
 8007c08:	2304      	movs	r3, #4
 8007c0a:	77fb      	strb	r3, [r7, #31]
 8007c0c:	e112      	b.n	8007e34 <UART_SetConfig+0x348>
 8007c0e:	2308      	movs	r3, #8
 8007c10:	77fb      	strb	r3, [r7, #31]
 8007c12:	e10f      	b.n	8007e34 <UART_SetConfig+0x348>
 8007c14:	2310      	movs	r3, #16
 8007c16:	77fb      	strb	r3, [r7, #31]
 8007c18:	e10c      	b.n	8007e34 <UART_SetConfig+0x348>
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	4a68      	ldr	r2, [pc, #416]	; (8007dc0 <UART_SetConfig+0x2d4>)
 8007c20:	4293      	cmp	r3, r2
 8007c22:	d120      	bne.n	8007c66 <UART_SetConfig+0x17a>
 8007c24:	4b64      	ldr	r3, [pc, #400]	; (8007db8 <UART_SetConfig+0x2cc>)
 8007c26:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007c2a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007c2e:	2b30      	cmp	r3, #48	; 0x30
 8007c30:	d013      	beq.n	8007c5a <UART_SetConfig+0x16e>
 8007c32:	2b30      	cmp	r3, #48	; 0x30
 8007c34:	d814      	bhi.n	8007c60 <UART_SetConfig+0x174>
 8007c36:	2b20      	cmp	r3, #32
 8007c38:	d009      	beq.n	8007c4e <UART_SetConfig+0x162>
 8007c3a:	2b20      	cmp	r3, #32
 8007c3c:	d810      	bhi.n	8007c60 <UART_SetConfig+0x174>
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d002      	beq.n	8007c48 <UART_SetConfig+0x15c>
 8007c42:	2b10      	cmp	r3, #16
 8007c44:	d006      	beq.n	8007c54 <UART_SetConfig+0x168>
 8007c46:	e00b      	b.n	8007c60 <UART_SetConfig+0x174>
 8007c48:	2300      	movs	r3, #0
 8007c4a:	77fb      	strb	r3, [r7, #31]
 8007c4c:	e0f2      	b.n	8007e34 <UART_SetConfig+0x348>
 8007c4e:	2302      	movs	r3, #2
 8007c50:	77fb      	strb	r3, [r7, #31]
 8007c52:	e0ef      	b.n	8007e34 <UART_SetConfig+0x348>
 8007c54:	2304      	movs	r3, #4
 8007c56:	77fb      	strb	r3, [r7, #31]
 8007c58:	e0ec      	b.n	8007e34 <UART_SetConfig+0x348>
 8007c5a:	2308      	movs	r3, #8
 8007c5c:	77fb      	strb	r3, [r7, #31]
 8007c5e:	e0e9      	b.n	8007e34 <UART_SetConfig+0x348>
 8007c60:	2310      	movs	r3, #16
 8007c62:	77fb      	strb	r3, [r7, #31]
 8007c64:	e0e6      	b.n	8007e34 <UART_SetConfig+0x348>
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	4a56      	ldr	r2, [pc, #344]	; (8007dc4 <UART_SetConfig+0x2d8>)
 8007c6c:	4293      	cmp	r3, r2
 8007c6e:	d120      	bne.n	8007cb2 <UART_SetConfig+0x1c6>
 8007c70:	4b51      	ldr	r3, [pc, #324]	; (8007db8 <UART_SetConfig+0x2cc>)
 8007c72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007c76:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8007c7a:	2bc0      	cmp	r3, #192	; 0xc0
 8007c7c:	d013      	beq.n	8007ca6 <UART_SetConfig+0x1ba>
 8007c7e:	2bc0      	cmp	r3, #192	; 0xc0
 8007c80:	d814      	bhi.n	8007cac <UART_SetConfig+0x1c0>
 8007c82:	2b80      	cmp	r3, #128	; 0x80
 8007c84:	d009      	beq.n	8007c9a <UART_SetConfig+0x1ae>
 8007c86:	2b80      	cmp	r3, #128	; 0x80
 8007c88:	d810      	bhi.n	8007cac <UART_SetConfig+0x1c0>
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d002      	beq.n	8007c94 <UART_SetConfig+0x1a8>
 8007c8e:	2b40      	cmp	r3, #64	; 0x40
 8007c90:	d006      	beq.n	8007ca0 <UART_SetConfig+0x1b4>
 8007c92:	e00b      	b.n	8007cac <UART_SetConfig+0x1c0>
 8007c94:	2300      	movs	r3, #0
 8007c96:	77fb      	strb	r3, [r7, #31]
 8007c98:	e0cc      	b.n	8007e34 <UART_SetConfig+0x348>
 8007c9a:	2302      	movs	r3, #2
 8007c9c:	77fb      	strb	r3, [r7, #31]
 8007c9e:	e0c9      	b.n	8007e34 <UART_SetConfig+0x348>
 8007ca0:	2304      	movs	r3, #4
 8007ca2:	77fb      	strb	r3, [r7, #31]
 8007ca4:	e0c6      	b.n	8007e34 <UART_SetConfig+0x348>
 8007ca6:	2308      	movs	r3, #8
 8007ca8:	77fb      	strb	r3, [r7, #31]
 8007caa:	e0c3      	b.n	8007e34 <UART_SetConfig+0x348>
 8007cac:	2310      	movs	r3, #16
 8007cae:	77fb      	strb	r3, [r7, #31]
 8007cb0:	e0c0      	b.n	8007e34 <UART_SetConfig+0x348>
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	4a44      	ldr	r2, [pc, #272]	; (8007dc8 <UART_SetConfig+0x2dc>)
 8007cb8:	4293      	cmp	r3, r2
 8007cba:	d125      	bne.n	8007d08 <UART_SetConfig+0x21c>
 8007cbc:	4b3e      	ldr	r3, [pc, #248]	; (8007db8 <UART_SetConfig+0x2cc>)
 8007cbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007cc2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007cc6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007cca:	d017      	beq.n	8007cfc <UART_SetConfig+0x210>
 8007ccc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007cd0:	d817      	bhi.n	8007d02 <UART_SetConfig+0x216>
 8007cd2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007cd6:	d00b      	beq.n	8007cf0 <UART_SetConfig+0x204>
 8007cd8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007cdc:	d811      	bhi.n	8007d02 <UART_SetConfig+0x216>
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d003      	beq.n	8007cea <UART_SetConfig+0x1fe>
 8007ce2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007ce6:	d006      	beq.n	8007cf6 <UART_SetConfig+0x20a>
 8007ce8:	e00b      	b.n	8007d02 <UART_SetConfig+0x216>
 8007cea:	2300      	movs	r3, #0
 8007cec:	77fb      	strb	r3, [r7, #31]
 8007cee:	e0a1      	b.n	8007e34 <UART_SetConfig+0x348>
 8007cf0:	2302      	movs	r3, #2
 8007cf2:	77fb      	strb	r3, [r7, #31]
 8007cf4:	e09e      	b.n	8007e34 <UART_SetConfig+0x348>
 8007cf6:	2304      	movs	r3, #4
 8007cf8:	77fb      	strb	r3, [r7, #31]
 8007cfa:	e09b      	b.n	8007e34 <UART_SetConfig+0x348>
 8007cfc:	2308      	movs	r3, #8
 8007cfe:	77fb      	strb	r3, [r7, #31]
 8007d00:	e098      	b.n	8007e34 <UART_SetConfig+0x348>
 8007d02:	2310      	movs	r3, #16
 8007d04:	77fb      	strb	r3, [r7, #31]
 8007d06:	e095      	b.n	8007e34 <UART_SetConfig+0x348>
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	4a2f      	ldr	r2, [pc, #188]	; (8007dcc <UART_SetConfig+0x2e0>)
 8007d0e:	4293      	cmp	r3, r2
 8007d10:	d125      	bne.n	8007d5e <UART_SetConfig+0x272>
 8007d12:	4b29      	ldr	r3, [pc, #164]	; (8007db8 <UART_SetConfig+0x2cc>)
 8007d14:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007d18:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007d1c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007d20:	d017      	beq.n	8007d52 <UART_SetConfig+0x266>
 8007d22:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007d26:	d817      	bhi.n	8007d58 <UART_SetConfig+0x26c>
 8007d28:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007d2c:	d00b      	beq.n	8007d46 <UART_SetConfig+0x25a>
 8007d2e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007d32:	d811      	bhi.n	8007d58 <UART_SetConfig+0x26c>
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d003      	beq.n	8007d40 <UART_SetConfig+0x254>
 8007d38:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007d3c:	d006      	beq.n	8007d4c <UART_SetConfig+0x260>
 8007d3e:	e00b      	b.n	8007d58 <UART_SetConfig+0x26c>
 8007d40:	2301      	movs	r3, #1
 8007d42:	77fb      	strb	r3, [r7, #31]
 8007d44:	e076      	b.n	8007e34 <UART_SetConfig+0x348>
 8007d46:	2302      	movs	r3, #2
 8007d48:	77fb      	strb	r3, [r7, #31]
 8007d4a:	e073      	b.n	8007e34 <UART_SetConfig+0x348>
 8007d4c:	2304      	movs	r3, #4
 8007d4e:	77fb      	strb	r3, [r7, #31]
 8007d50:	e070      	b.n	8007e34 <UART_SetConfig+0x348>
 8007d52:	2308      	movs	r3, #8
 8007d54:	77fb      	strb	r3, [r7, #31]
 8007d56:	e06d      	b.n	8007e34 <UART_SetConfig+0x348>
 8007d58:	2310      	movs	r3, #16
 8007d5a:	77fb      	strb	r3, [r7, #31]
 8007d5c:	e06a      	b.n	8007e34 <UART_SetConfig+0x348>
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	4a1b      	ldr	r2, [pc, #108]	; (8007dd0 <UART_SetConfig+0x2e4>)
 8007d64:	4293      	cmp	r3, r2
 8007d66:	d138      	bne.n	8007dda <UART_SetConfig+0x2ee>
 8007d68:	4b13      	ldr	r3, [pc, #76]	; (8007db8 <UART_SetConfig+0x2cc>)
 8007d6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007d6e:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8007d72:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007d76:	d017      	beq.n	8007da8 <UART_SetConfig+0x2bc>
 8007d78:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007d7c:	d82a      	bhi.n	8007dd4 <UART_SetConfig+0x2e8>
 8007d7e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007d82:	d00b      	beq.n	8007d9c <UART_SetConfig+0x2b0>
 8007d84:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007d88:	d824      	bhi.n	8007dd4 <UART_SetConfig+0x2e8>
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d003      	beq.n	8007d96 <UART_SetConfig+0x2aa>
 8007d8e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007d92:	d006      	beq.n	8007da2 <UART_SetConfig+0x2b6>
 8007d94:	e01e      	b.n	8007dd4 <UART_SetConfig+0x2e8>
 8007d96:	2300      	movs	r3, #0
 8007d98:	77fb      	strb	r3, [r7, #31]
 8007d9a:	e04b      	b.n	8007e34 <UART_SetConfig+0x348>
 8007d9c:	2302      	movs	r3, #2
 8007d9e:	77fb      	strb	r3, [r7, #31]
 8007da0:	e048      	b.n	8007e34 <UART_SetConfig+0x348>
 8007da2:	2304      	movs	r3, #4
 8007da4:	77fb      	strb	r3, [r7, #31]
 8007da6:	e045      	b.n	8007e34 <UART_SetConfig+0x348>
 8007da8:	2308      	movs	r3, #8
 8007daa:	77fb      	strb	r3, [r7, #31]
 8007dac:	e042      	b.n	8007e34 <UART_SetConfig+0x348>
 8007dae:	bf00      	nop
 8007db0:	efff69f3 	.word	0xefff69f3
 8007db4:	40011000 	.word	0x40011000
 8007db8:	40023800 	.word	0x40023800
 8007dbc:	40004400 	.word	0x40004400
 8007dc0:	40004800 	.word	0x40004800
 8007dc4:	40004c00 	.word	0x40004c00
 8007dc8:	40005000 	.word	0x40005000
 8007dcc:	40011400 	.word	0x40011400
 8007dd0:	40007800 	.word	0x40007800
 8007dd4:	2310      	movs	r3, #16
 8007dd6:	77fb      	strb	r3, [r7, #31]
 8007dd8:	e02c      	b.n	8007e34 <UART_SetConfig+0x348>
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	4a72      	ldr	r2, [pc, #456]	; (8007fa8 <UART_SetConfig+0x4bc>)
 8007de0:	4293      	cmp	r3, r2
 8007de2:	d125      	bne.n	8007e30 <UART_SetConfig+0x344>
 8007de4:	4b71      	ldr	r3, [pc, #452]	; (8007fac <UART_SetConfig+0x4c0>)
 8007de6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007dea:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8007dee:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8007df2:	d017      	beq.n	8007e24 <UART_SetConfig+0x338>
 8007df4:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8007df8:	d817      	bhi.n	8007e2a <UART_SetConfig+0x33e>
 8007dfa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007dfe:	d00b      	beq.n	8007e18 <UART_SetConfig+0x32c>
 8007e00:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007e04:	d811      	bhi.n	8007e2a <UART_SetConfig+0x33e>
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d003      	beq.n	8007e12 <UART_SetConfig+0x326>
 8007e0a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007e0e:	d006      	beq.n	8007e1e <UART_SetConfig+0x332>
 8007e10:	e00b      	b.n	8007e2a <UART_SetConfig+0x33e>
 8007e12:	2300      	movs	r3, #0
 8007e14:	77fb      	strb	r3, [r7, #31]
 8007e16:	e00d      	b.n	8007e34 <UART_SetConfig+0x348>
 8007e18:	2302      	movs	r3, #2
 8007e1a:	77fb      	strb	r3, [r7, #31]
 8007e1c:	e00a      	b.n	8007e34 <UART_SetConfig+0x348>
 8007e1e:	2304      	movs	r3, #4
 8007e20:	77fb      	strb	r3, [r7, #31]
 8007e22:	e007      	b.n	8007e34 <UART_SetConfig+0x348>
 8007e24:	2308      	movs	r3, #8
 8007e26:	77fb      	strb	r3, [r7, #31]
 8007e28:	e004      	b.n	8007e34 <UART_SetConfig+0x348>
 8007e2a:	2310      	movs	r3, #16
 8007e2c:	77fb      	strb	r3, [r7, #31]
 8007e2e:	e001      	b.n	8007e34 <UART_SetConfig+0x348>
 8007e30:	2310      	movs	r3, #16
 8007e32:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	69db      	ldr	r3, [r3, #28]
 8007e38:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007e3c:	d15b      	bne.n	8007ef6 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8007e3e:	7ffb      	ldrb	r3, [r7, #31]
 8007e40:	2b08      	cmp	r3, #8
 8007e42:	d828      	bhi.n	8007e96 <UART_SetConfig+0x3aa>
 8007e44:	a201      	add	r2, pc, #4	; (adr r2, 8007e4c <UART_SetConfig+0x360>)
 8007e46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e4a:	bf00      	nop
 8007e4c:	08007e71 	.word	0x08007e71
 8007e50:	08007e79 	.word	0x08007e79
 8007e54:	08007e81 	.word	0x08007e81
 8007e58:	08007e97 	.word	0x08007e97
 8007e5c:	08007e87 	.word	0x08007e87
 8007e60:	08007e97 	.word	0x08007e97
 8007e64:	08007e97 	.word	0x08007e97
 8007e68:	08007e97 	.word	0x08007e97
 8007e6c:	08007e8f 	.word	0x08007e8f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007e70:	f7fe fa60 	bl	8006334 <HAL_RCC_GetPCLK1Freq>
 8007e74:	61b8      	str	r0, [r7, #24]
        break;
 8007e76:	e013      	b.n	8007ea0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007e78:	f7fe fa70 	bl	800635c <HAL_RCC_GetPCLK2Freq>
 8007e7c:	61b8      	str	r0, [r7, #24]
        break;
 8007e7e:	e00f      	b.n	8007ea0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007e80:	4b4b      	ldr	r3, [pc, #300]	; (8007fb0 <UART_SetConfig+0x4c4>)
 8007e82:	61bb      	str	r3, [r7, #24]
        break;
 8007e84:	e00c      	b.n	8007ea0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007e86:	f7fe f983 	bl	8006190 <HAL_RCC_GetSysClockFreq>
 8007e8a:	61b8      	str	r0, [r7, #24]
        break;
 8007e8c:	e008      	b.n	8007ea0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007e8e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007e92:	61bb      	str	r3, [r7, #24]
        break;
 8007e94:	e004      	b.n	8007ea0 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8007e96:	2300      	movs	r3, #0
 8007e98:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007e9a:	2301      	movs	r3, #1
 8007e9c:	77bb      	strb	r3, [r7, #30]
        break;
 8007e9e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007ea0:	69bb      	ldr	r3, [r7, #24]
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d074      	beq.n	8007f90 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007ea6:	69bb      	ldr	r3, [r7, #24]
 8007ea8:	005a      	lsls	r2, r3, #1
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	685b      	ldr	r3, [r3, #4]
 8007eae:	085b      	lsrs	r3, r3, #1
 8007eb0:	441a      	add	r2, r3
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	685b      	ldr	r3, [r3, #4]
 8007eb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8007eba:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007ebc:	693b      	ldr	r3, [r7, #16]
 8007ebe:	2b0f      	cmp	r3, #15
 8007ec0:	d916      	bls.n	8007ef0 <UART_SetConfig+0x404>
 8007ec2:	693b      	ldr	r3, [r7, #16]
 8007ec4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007ec8:	d212      	bcs.n	8007ef0 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007eca:	693b      	ldr	r3, [r7, #16]
 8007ecc:	b29b      	uxth	r3, r3
 8007ece:	f023 030f 	bic.w	r3, r3, #15
 8007ed2:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007ed4:	693b      	ldr	r3, [r7, #16]
 8007ed6:	085b      	lsrs	r3, r3, #1
 8007ed8:	b29b      	uxth	r3, r3
 8007eda:	f003 0307 	and.w	r3, r3, #7
 8007ede:	b29a      	uxth	r2, r3
 8007ee0:	89fb      	ldrh	r3, [r7, #14]
 8007ee2:	4313      	orrs	r3, r2
 8007ee4:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	89fa      	ldrh	r2, [r7, #14]
 8007eec:	60da      	str	r2, [r3, #12]
 8007eee:	e04f      	b.n	8007f90 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8007ef0:	2301      	movs	r3, #1
 8007ef2:	77bb      	strb	r3, [r7, #30]
 8007ef4:	e04c      	b.n	8007f90 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007ef6:	7ffb      	ldrb	r3, [r7, #31]
 8007ef8:	2b08      	cmp	r3, #8
 8007efa:	d828      	bhi.n	8007f4e <UART_SetConfig+0x462>
 8007efc:	a201      	add	r2, pc, #4	; (adr r2, 8007f04 <UART_SetConfig+0x418>)
 8007efe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f02:	bf00      	nop
 8007f04:	08007f29 	.word	0x08007f29
 8007f08:	08007f31 	.word	0x08007f31
 8007f0c:	08007f39 	.word	0x08007f39
 8007f10:	08007f4f 	.word	0x08007f4f
 8007f14:	08007f3f 	.word	0x08007f3f
 8007f18:	08007f4f 	.word	0x08007f4f
 8007f1c:	08007f4f 	.word	0x08007f4f
 8007f20:	08007f4f 	.word	0x08007f4f
 8007f24:	08007f47 	.word	0x08007f47
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007f28:	f7fe fa04 	bl	8006334 <HAL_RCC_GetPCLK1Freq>
 8007f2c:	61b8      	str	r0, [r7, #24]
        break;
 8007f2e:	e013      	b.n	8007f58 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007f30:	f7fe fa14 	bl	800635c <HAL_RCC_GetPCLK2Freq>
 8007f34:	61b8      	str	r0, [r7, #24]
        break;
 8007f36:	e00f      	b.n	8007f58 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007f38:	4b1d      	ldr	r3, [pc, #116]	; (8007fb0 <UART_SetConfig+0x4c4>)
 8007f3a:	61bb      	str	r3, [r7, #24]
        break;
 8007f3c:	e00c      	b.n	8007f58 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007f3e:	f7fe f927 	bl	8006190 <HAL_RCC_GetSysClockFreq>
 8007f42:	61b8      	str	r0, [r7, #24]
        break;
 8007f44:	e008      	b.n	8007f58 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007f46:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007f4a:	61bb      	str	r3, [r7, #24]
        break;
 8007f4c:	e004      	b.n	8007f58 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8007f4e:	2300      	movs	r3, #0
 8007f50:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007f52:	2301      	movs	r3, #1
 8007f54:	77bb      	strb	r3, [r7, #30]
        break;
 8007f56:	bf00      	nop
    }

    if (pclk != 0U)
 8007f58:	69bb      	ldr	r3, [r7, #24]
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d018      	beq.n	8007f90 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	685b      	ldr	r3, [r3, #4]
 8007f62:	085a      	lsrs	r2, r3, #1
 8007f64:	69bb      	ldr	r3, [r7, #24]
 8007f66:	441a      	add	r2, r3
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	685b      	ldr	r3, [r3, #4]
 8007f6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f70:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007f72:	693b      	ldr	r3, [r7, #16]
 8007f74:	2b0f      	cmp	r3, #15
 8007f76:	d909      	bls.n	8007f8c <UART_SetConfig+0x4a0>
 8007f78:	693b      	ldr	r3, [r7, #16]
 8007f7a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007f7e:	d205      	bcs.n	8007f8c <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007f80:	693b      	ldr	r3, [r7, #16]
 8007f82:	b29a      	uxth	r2, r3
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	60da      	str	r2, [r3, #12]
 8007f8a:	e001      	b.n	8007f90 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8007f8c:	2301      	movs	r3, #1
 8007f8e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	2200      	movs	r2, #0
 8007f94:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	2200      	movs	r2, #0
 8007f9a:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8007f9c:	7fbb      	ldrb	r3, [r7, #30]
}
 8007f9e:	4618      	mov	r0, r3
 8007fa0:	3720      	adds	r7, #32
 8007fa2:	46bd      	mov	sp, r7
 8007fa4:	bd80      	pop	{r7, pc}
 8007fa6:	bf00      	nop
 8007fa8:	40007c00 	.word	0x40007c00
 8007fac:	40023800 	.word	0x40023800
 8007fb0:	00f42400 	.word	0x00f42400

08007fb4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007fb4:	b480      	push	{r7}
 8007fb6:	b083      	sub	sp, #12
 8007fb8:	af00      	add	r7, sp, #0
 8007fba:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fc0:	f003 0301 	and.w	r3, r3, #1
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d00a      	beq.n	8007fde <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	685b      	ldr	r3, [r3, #4]
 8007fce:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	430a      	orrs	r2, r1
 8007fdc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fe2:	f003 0302 	and.w	r3, r3, #2
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d00a      	beq.n	8008000 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	685b      	ldr	r3, [r3, #4]
 8007ff0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	430a      	orrs	r2, r1
 8007ffe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008004:	f003 0304 	and.w	r3, r3, #4
 8008008:	2b00      	cmp	r3, #0
 800800a:	d00a      	beq.n	8008022 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	685b      	ldr	r3, [r3, #4]
 8008012:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	430a      	orrs	r2, r1
 8008020:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008026:	f003 0308 	and.w	r3, r3, #8
 800802a:	2b00      	cmp	r3, #0
 800802c:	d00a      	beq.n	8008044 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	685b      	ldr	r3, [r3, #4]
 8008034:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	430a      	orrs	r2, r1
 8008042:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008048:	f003 0310 	and.w	r3, r3, #16
 800804c:	2b00      	cmp	r3, #0
 800804e:	d00a      	beq.n	8008066 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	689b      	ldr	r3, [r3, #8]
 8008056:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	430a      	orrs	r2, r1
 8008064:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800806a:	f003 0320 	and.w	r3, r3, #32
 800806e:	2b00      	cmp	r3, #0
 8008070:	d00a      	beq.n	8008088 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	689b      	ldr	r3, [r3, #8]
 8008078:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	430a      	orrs	r2, r1
 8008086:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800808c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008090:	2b00      	cmp	r3, #0
 8008092:	d01a      	beq.n	80080ca <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	685b      	ldr	r3, [r3, #4]
 800809a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	430a      	orrs	r2, r1
 80080a8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080ae:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80080b2:	d10a      	bne.n	80080ca <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	685b      	ldr	r3, [r3, #4]
 80080ba:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	430a      	orrs	r2, r1
 80080c8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d00a      	beq.n	80080ec <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	685b      	ldr	r3, [r3, #4]
 80080dc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	430a      	orrs	r2, r1
 80080ea:	605a      	str	r2, [r3, #4]
  }
}
 80080ec:	bf00      	nop
 80080ee:	370c      	adds	r7, #12
 80080f0:	46bd      	mov	sp, r7
 80080f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080f6:	4770      	bx	lr

080080f8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80080f8:	b580      	push	{r7, lr}
 80080fa:	b086      	sub	sp, #24
 80080fc:	af02      	add	r7, sp, #8
 80080fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	2200      	movs	r2, #0
 8008104:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008108:	f7fb fd70 	bl	8003bec <HAL_GetTick>
 800810c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	f003 0308 	and.w	r3, r3, #8
 8008118:	2b08      	cmp	r3, #8
 800811a:	d10e      	bne.n	800813a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800811c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008120:	9300      	str	r3, [sp, #0]
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	2200      	movs	r2, #0
 8008126:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800812a:	6878      	ldr	r0, [r7, #4]
 800812c:	f000 f831 	bl	8008192 <UART_WaitOnFlagUntilTimeout>
 8008130:	4603      	mov	r3, r0
 8008132:	2b00      	cmp	r3, #0
 8008134:	d001      	beq.n	800813a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008136:	2303      	movs	r3, #3
 8008138:	e027      	b.n	800818a <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	f003 0304 	and.w	r3, r3, #4
 8008144:	2b04      	cmp	r3, #4
 8008146:	d10e      	bne.n	8008166 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008148:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800814c:	9300      	str	r3, [sp, #0]
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	2200      	movs	r2, #0
 8008152:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008156:	6878      	ldr	r0, [r7, #4]
 8008158:	f000 f81b 	bl	8008192 <UART_WaitOnFlagUntilTimeout>
 800815c:	4603      	mov	r3, r0
 800815e:	2b00      	cmp	r3, #0
 8008160:	d001      	beq.n	8008166 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008162:	2303      	movs	r3, #3
 8008164:	e011      	b.n	800818a <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	2220      	movs	r2, #32
 800816a:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	2220      	movs	r2, #32
 8008170:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	2200      	movs	r2, #0
 8008178:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	2200      	movs	r2, #0
 800817e:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	2200      	movs	r2, #0
 8008184:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8008188:	2300      	movs	r3, #0
}
 800818a:	4618      	mov	r0, r3
 800818c:	3710      	adds	r7, #16
 800818e:	46bd      	mov	sp, r7
 8008190:	bd80      	pop	{r7, pc}

08008192 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008192:	b580      	push	{r7, lr}
 8008194:	b09c      	sub	sp, #112	; 0x70
 8008196:	af00      	add	r7, sp, #0
 8008198:	60f8      	str	r0, [r7, #12]
 800819a:	60b9      	str	r1, [r7, #8]
 800819c:	603b      	str	r3, [r7, #0]
 800819e:	4613      	mov	r3, r2
 80081a0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80081a2:	e0a7      	b.n	80082f4 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80081a4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80081a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081aa:	f000 80a3 	beq.w	80082f4 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80081ae:	f7fb fd1d 	bl	8003bec <HAL_GetTick>
 80081b2:	4602      	mov	r2, r0
 80081b4:	683b      	ldr	r3, [r7, #0]
 80081b6:	1ad3      	subs	r3, r2, r3
 80081b8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80081ba:	429a      	cmp	r2, r3
 80081bc:	d302      	bcc.n	80081c4 <UART_WaitOnFlagUntilTimeout+0x32>
 80081be:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d13f      	bne.n	8008244 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081ca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80081cc:	e853 3f00 	ldrex	r3, [r3]
 80081d0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80081d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80081d4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80081d8:	667b      	str	r3, [r7, #100]	; 0x64
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	461a      	mov	r2, r3
 80081e0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80081e2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80081e4:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081e6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80081e8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80081ea:	e841 2300 	strex	r3, r2, [r1]
 80081ee:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80081f0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d1e6      	bne.n	80081c4 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	3308      	adds	r3, #8
 80081fc:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008200:	e853 3f00 	ldrex	r3, [r3]
 8008204:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008206:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008208:	f023 0301 	bic.w	r3, r3, #1
 800820c:	663b      	str	r3, [r7, #96]	; 0x60
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	3308      	adds	r3, #8
 8008214:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8008216:	64ba      	str	r2, [r7, #72]	; 0x48
 8008218:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800821a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800821c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800821e:	e841 2300 	strex	r3, r2, [r1]
 8008222:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8008224:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008226:	2b00      	cmp	r3, #0
 8008228:	d1e5      	bne.n	80081f6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	2220      	movs	r2, #32
 800822e:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	2220      	movs	r2, #32
 8008234:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	2200      	movs	r2, #0
 800823c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 8008240:	2303      	movs	r3, #3
 8008242:	e068      	b.n	8008316 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	f003 0304 	and.w	r3, r3, #4
 800824e:	2b00      	cmp	r3, #0
 8008250:	d050      	beq.n	80082f4 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	69db      	ldr	r3, [r3, #28]
 8008258:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800825c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008260:	d148      	bne.n	80082f4 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800826a:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008272:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008274:	e853 3f00 	ldrex	r3, [r3]
 8008278:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800827a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800827c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008280:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	461a      	mov	r2, r3
 8008288:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800828a:	637b      	str	r3, [r7, #52]	; 0x34
 800828c:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800828e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008290:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008292:	e841 2300 	strex	r3, r2, [r1]
 8008296:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008298:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800829a:	2b00      	cmp	r3, #0
 800829c:	d1e6      	bne.n	800826c <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	3308      	adds	r3, #8
 80082a4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082a6:	697b      	ldr	r3, [r7, #20]
 80082a8:	e853 3f00 	ldrex	r3, [r3]
 80082ac:	613b      	str	r3, [r7, #16]
   return(result);
 80082ae:	693b      	ldr	r3, [r7, #16]
 80082b0:	f023 0301 	bic.w	r3, r3, #1
 80082b4:	66bb      	str	r3, [r7, #104]	; 0x68
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	3308      	adds	r3, #8
 80082bc:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80082be:	623a      	str	r2, [r7, #32]
 80082c0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082c2:	69f9      	ldr	r1, [r7, #28]
 80082c4:	6a3a      	ldr	r2, [r7, #32]
 80082c6:	e841 2300 	strex	r3, r2, [r1]
 80082ca:	61bb      	str	r3, [r7, #24]
   return(result);
 80082cc:	69bb      	ldr	r3, [r7, #24]
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d1e5      	bne.n	800829e <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	2220      	movs	r2, #32
 80082d6:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	2220      	movs	r2, #32
 80082dc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	2220      	movs	r2, #32
 80082e4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	2200      	movs	r2, #0
 80082ec:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 80082f0:	2303      	movs	r3, #3
 80082f2:	e010      	b.n	8008316 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	69da      	ldr	r2, [r3, #28]
 80082fa:	68bb      	ldr	r3, [r7, #8]
 80082fc:	4013      	ands	r3, r2
 80082fe:	68ba      	ldr	r2, [r7, #8]
 8008300:	429a      	cmp	r2, r3
 8008302:	bf0c      	ite	eq
 8008304:	2301      	moveq	r3, #1
 8008306:	2300      	movne	r3, #0
 8008308:	b2db      	uxtb	r3, r3
 800830a:	461a      	mov	r2, r3
 800830c:	79fb      	ldrb	r3, [r7, #7]
 800830e:	429a      	cmp	r2, r3
 8008310:	f43f af48 	beq.w	80081a4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008314:	2300      	movs	r3, #0
}
 8008316:	4618      	mov	r0, r3
 8008318:	3770      	adds	r7, #112	; 0x70
 800831a:	46bd      	mov	sp, r7
 800831c:	bd80      	pop	{r7, pc}
	...

08008320 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008320:	b480      	push	{r7}
 8008322:	b097      	sub	sp, #92	; 0x5c
 8008324:	af00      	add	r7, sp, #0
 8008326:	60f8      	str	r0, [r7, #12]
 8008328:	60b9      	str	r1, [r7, #8]
 800832a:	4613      	mov	r3, r2
 800832c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	68ba      	ldr	r2, [r7, #8]
 8008332:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	88fa      	ldrh	r2, [r7, #6]
 8008338:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	88fa      	ldrh	r2, [r7, #6]
 8008340:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	2200      	movs	r2, #0
 8008348:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	689b      	ldr	r3, [r3, #8]
 800834e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008352:	d10e      	bne.n	8008372 <UART_Start_Receive_IT+0x52>
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	691b      	ldr	r3, [r3, #16]
 8008358:	2b00      	cmp	r3, #0
 800835a:	d105      	bne.n	8008368 <UART_Start_Receive_IT+0x48>
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	f240 12ff 	movw	r2, #511	; 0x1ff
 8008362:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008366:	e02d      	b.n	80083c4 <UART_Start_Receive_IT+0xa4>
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	22ff      	movs	r2, #255	; 0xff
 800836c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008370:	e028      	b.n	80083c4 <UART_Start_Receive_IT+0xa4>
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	689b      	ldr	r3, [r3, #8]
 8008376:	2b00      	cmp	r3, #0
 8008378:	d10d      	bne.n	8008396 <UART_Start_Receive_IT+0x76>
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	691b      	ldr	r3, [r3, #16]
 800837e:	2b00      	cmp	r3, #0
 8008380:	d104      	bne.n	800838c <UART_Start_Receive_IT+0x6c>
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	22ff      	movs	r2, #255	; 0xff
 8008386:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800838a:	e01b      	b.n	80083c4 <UART_Start_Receive_IT+0xa4>
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	227f      	movs	r2, #127	; 0x7f
 8008390:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008394:	e016      	b.n	80083c4 <UART_Start_Receive_IT+0xa4>
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	689b      	ldr	r3, [r3, #8]
 800839a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800839e:	d10d      	bne.n	80083bc <UART_Start_Receive_IT+0x9c>
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	691b      	ldr	r3, [r3, #16]
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d104      	bne.n	80083b2 <UART_Start_Receive_IT+0x92>
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	227f      	movs	r2, #127	; 0x7f
 80083ac:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80083b0:	e008      	b.n	80083c4 <UART_Start_Receive_IT+0xa4>
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	223f      	movs	r2, #63	; 0x3f
 80083b6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80083ba:	e003      	b.n	80083c4 <UART_Start_Receive_IT+0xa4>
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	2200      	movs	r2, #0
 80083c0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	2200      	movs	r2, #0
 80083c8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	2222      	movs	r2, #34	; 0x22
 80083d0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	3308      	adds	r3, #8
 80083da:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80083de:	e853 3f00 	ldrex	r3, [r3]
 80083e2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80083e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80083e6:	f043 0301 	orr.w	r3, r3, #1
 80083ea:	657b      	str	r3, [r7, #84]	; 0x54
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	3308      	adds	r3, #8
 80083f2:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80083f4:	64ba      	str	r2, [r7, #72]	; 0x48
 80083f6:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083f8:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80083fa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80083fc:	e841 2300 	strex	r3, r2, [r1]
 8008400:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8008402:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008404:	2b00      	cmp	r3, #0
 8008406:	d1e5      	bne.n	80083d4 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	689b      	ldr	r3, [r3, #8]
 800840c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008410:	d107      	bne.n	8008422 <UART_Start_Receive_IT+0x102>
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	691b      	ldr	r3, [r3, #16]
 8008416:	2b00      	cmp	r3, #0
 8008418:	d103      	bne.n	8008422 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	4a21      	ldr	r2, [pc, #132]	; (80084a4 <UART_Start_Receive_IT+0x184>)
 800841e:	669a      	str	r2, [r3, #104]	; 0x68
 8008420:	e002      	b.n	8008428 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	4a20      	ldr	r2, [pc, #128]	; (80084a8 <UART_Start_Receive_IT+0x188>)
 8008426:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	691b      	ldr	r3, [r3, #16]
 800842c:	2b00      	cmp	r3, #0
 800842e:	d019      	beq.n	8008464 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008436:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008438:	e853 3f00 	ldrex	r3, [r3]
 800843c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800843e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008440:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8008444:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	461a      	mov	r2, r3
 800844c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800844e:	637b      	str	r3, [r7, #52]	; 0x34
 8008450:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008452:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008454:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008456:	e841 2300 	strex	r3, r2, [r1]
 800845a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800845c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800845e:	2b00      	cmp	r3, #0
 8008460:	d1e6      	bne.n	8008430 <UART_Start_Receive_IT+0x110>
 8008462:	e018      	b.n	8008496 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800846a:	697b      	ldr	r3, [r7, #20]
 800846c:	e853 3f00 	ldrex	r3, [r3]
 8008470:	613b      	str	r3, [r7, #16]
   return(result);
 8008472:	693b      	ldr	r3, [r7, #16]
 8008474:	f043 0320 	orr.w	r3, r3, #32
 8008478:	653b      	str	r3, [r7, #80]	; 0x50
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	461a      	mov	r2, r3
 8008480:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008482:	623b      	str	r3, [r7, #32]
 8008484:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008486:	69f9      	ldr	r1, [r7, #28]
 8008488:	6a3a      	ldr	r2, [r7, #32]
 800848a:	e841 2300 	strex	r3, r2, [r1]
 800848e:	61bb      	str	r3, [r7, #24]
   return(result);
 8008490:	69bb      	ldr	r3, [r7, #24]
 8008492:	2b00      	cmp	r3, #0
 8008494:	d1e6      	bne.n	8008464 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 8008496:	2300      	movs	r3, #0
}
 8008498:	4618      	mov	r0, r3
 800849a:	375c      	adds	r7, #92	; 0x5c
 800849c:	46bd      	mov	sp, r7
 800849e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084a2:	4770      	bx	lr
 80084a4:	0800875b 	.word	0x0800875b
 80084a8:	080085f5 	.word	0x080085f5

080084ac <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80084ac:	b480      	push	{r7}
 80084ae:	b095      	sub	sp, #84	; 0x54
 80084b0:	af00      	add	r7, sp, #0
 80084b2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80084bc:	e853 3f00 	ldrex	r3, [r3]
 80084c0:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80084c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084c4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80084c8:	64fb      	str	r3, [r7, #76]	; 0x4c
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	461a      	mov	r2, r3
 80084d0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80084d2:	643b      	str	r3, [r7, #64]	; 0x40
 80084d4:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084d6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80084d8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80084da:	e841 2300 	strex	r3, r2, [r1]
 80084de:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80084e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d1e6      	bne.n	80084b4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	3308      	adds	r3, #8
 80084ec:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084ee:	6a3b      	ldr	r3, [r7, #32]
 80084f0:	e853 3f00 	ldrex	r3, [r3]
 80084f4:	61fb      	str	r3, [r7, #28]
   return(result);
 80084f6:	69fb      	ldr	r3, [r7, #28]
 80084f8:	f023 0301 	bic.w	r3, r3, #1
 80084fc:	64bb      	str	r3, [r7, #72]	; 0x48
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	3308      	adds	r3, #8
 8008504:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008506:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008508:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800850a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800850c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800850e:	e841 2300 	strex	r3, r2, [r1]
 8008512:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008514:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008516:	2b00      	cmp	r3, #0
 8008518:	d1e5      	bne.n	80084e6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800851e:	2b01      	cmp	r3, #1
 8008520:	d118      	bne.n	8008554 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	e853 3f00 	ldrex	r3, [r3]
 800852e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008530:	68bb      	ldr	r3, [r7, #8]
 8008532:	f023 0310 	bic.w	r3, r3, #16
 8008536:	647b      	str	r3, [r7, #68]	; 0x44
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	461a      	mov	r2, r3
 800853e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008540:	61bb      	str	r3, [r7, #24]
 8008542:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008544:	6979      	ldr	r1, [r7, #20]
 8008546:	69ba      	ldr	r2, [r7, #24]
 8008548:	e841 2300 	strex	r3, r2, [r1]
 800854c:	613b      	str	r3, [r7, #16]
   return(result);
 800854e:	693b      	ldr	r3, [r7, #16]
 8008550:	2b00      	cmp	r3, #0
 8008552:	d1e6      	bne.n	8008522 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	2220      	movs	r2, #32
 8008558:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	2200      	movs	r2, #0
 8008560:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	2200      	movs	r2, #0
 8008566:	669a      	str	r2, [r3, #104]	; 0x68
}
 8008568:	bf00      	nop
 800856a:	3754      	adds	r7, #84	; 0x54
 800856c:	46bd      	mov	sp, r7
 800856e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008572:	4770      	bx	lr

08008574 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008574:	b580      	push	{r7, lr}
 8008576:	b084      	sub	sp, #16
 8008578:	af00      	add	r7, sp, #0
 800857a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008580:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	2200      	movs	r2, #0
 8008586:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	2200      	movs	r2, #0
 800858e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008592:	68f8      	ldr	r0, [r7, #12]
 8008594:	f7ff fa8a 	bl	8007aac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008598:	bf00      	nop
 800859a:	3710      	adds	r7, #16
 800859c:	46bd      	mov	sp, r7
 800859e:	bd80      	pop	{r7, pc}

080085a0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80085a0:	b580      	push	{r7, lr}
 80085a2:	b088      	sub	sp, #32
 80085a4:	af00      	add	r7, sp, #0
 80085a6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	e853 3f00 	ldrex	r3, [r3]
 80085b4:	60bb      	str	r3, [r7, #8]
   return(result);
 80085b6:	68bb      	ldr	r3, [r7, #8]
 80085b8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80085bc:	61fb      	str	r3, [r7, #28]
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	461a      	mov	r2, r3
 80085c4:	69fb      	ldr	r3, [r7, #28]
 80085c6:	61bb      	str	r3, [r7, #24]
 80085c8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085ca:	6979      	ldr	r1, [r7, #20]
 80085cc:	69ba      	ldr	r2, [r7, #24]
 80085ce:	e841 2300 	strex	r3, r2, [r1]
 80085d2:	613b      	str	r3, [r7, #16]
   return(result);
 80085d4:	693b      	ldr	r3, [r7, #16]
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d1e6      	bne.n	80085a8 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	2220      	movs	r2, #32
 80085de:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	2200      	movs	r2, #0
 80085e4:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80085e6:	6878      	ldr	r0, [r7, #4]
 80085e8:	f7ff fa56 	bl	8007a98 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80085ec:	bf00      	nop
 80085ee:	3720      	adds	r7, #32
 80085f0:	46bd      	mov	sp, r7
 80085f2:	bd80      	pop	{r7, pc}

080085f4 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80085f4:	b580      	push	{r7, lr}
 80085f6:	b096      	sub	sp, #88	; 0x58
 80085f8:	af00      	add	r7, sp, #0
 80085fa:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008602:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800860c:	2b22      	cmp	r3, #34	; 0x22
 800860e:	f040 8098 	bne.w	8008742 <UART_RxISR_8BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008618:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800861c:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8008620:	b2d9      	uxtb	r1, r3
 8008622:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8008626:	b2da      	uxtb	r2, r3
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800862c:	400a      	ands	r2, r1
 800862e:	b2d2      	uxtb	r2, r2
 8008630:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008636:	1c5a      	adds	r2, r3, #1
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008642:	b29b      	uxth	r3, r3
 8008644:	3b01      	subs	r3, #1
 8008646:	b29a      	uxth	r2, r3
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008654:	b29b      	uxth	r3, r3
 8008656:	2b00      	cmp	r3, #0
 8008658:	d17b      	bne.n	8008752 <UART_RxISR_8BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008660:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008662:	e853 3f00 	ldrex	r3, [r3]
 8008666:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008668:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800866a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800866e:	653b      	str	r3, [r7, #80]	; 0x50
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	461a      	mov	r2, r3
 8008676:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008678:	647b      	str	r3, [r7, #68]	; 0x44
 800867a:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800867c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800867e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008680:	e841 2300 	strex	r3, r2, [r1]
 8008684:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008686:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008688:	2b00      	cmp	r3, #0
 800868a:	d1e6      	bne.n	800865a <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	3308      	adds	r3, #8
 8008692:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008694:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008696:	e853 3f00 	ldrex	r3, [r3]
 800869a:	623b      	str	r3, [r7, #32]
   return(result);
 800869c:	6a3b      	ldr	r3, [r7, #32]
 800869e:	f023 0301 	bic.w	r3, r3, #1
 80086a2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	3308      	adds	r3, #8
 80086aa:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80086ac:	633a      	str	r2, [r7, #48]	; 0x30
 80086ae:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086b0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80086b2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80086b4:	e841 2300 	strex	r3, r2, [r1]
 80086b8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80086ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d1e5      	bne.n	800868c <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	2220      	movs	r2, #32
 80086c4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	2200      	movs	r2, #0
 80086cc:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	2200      	movs	r2, #0
 80086d2:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80086d8:	2b01      	cmp	r3, #1
 80086da:	d12e      	bne.n	800873a <UART_RxISR_8BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	2200      	movs	r2, #0
 80086e0:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086e8:	693b      	ldr	r3, [r7, #16]
 80086ea:	e853 3f00 	ldrex	r3, [r3]
 80086ee:	60fb      	str	r3, [r7, #12]
   return(result);
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	f023 0310 	bic.w	r3, r3, #16
 80086f6:	64bb      	str	r3, [r7, #72]	; 0x48
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	461a      	mov	r2, r3
 80086fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008700:	61fb      	str	r3, [r7, #28]
 8008702:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008704:	69b9      	ldr	r1, [r7, #24]
 8008706:	69fa      	ldr	r2, [r7, #28]
 8008708:	e841 2300 	strex	r3, r2, [r1]
 800870c:	617b      	str	r3, [r7, #20]
   return(result);
 800870e:	697b      	ldr	r3, [r7, #20]
 8008710:	2b00      	cmp	r3, #0
 8008712:	d1e6      	bne.n	80086e2 <UART_RxISR_8BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	69db      	ldr	r3, [r3, #28]
 800871a:	f003 0310 	and.w	r3, r3, #16
 800871e:	2b10      	cmp	r3, #16
 8008720:	d103      	bne.n	800872a <UART_RxISR_8BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	2210      	movs	r2, #16
 8008728:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8008730:	4619      	mov	r1, r3
 8008732:	6878      	ldr	r0, [r7, #4]
 8008734:	f7ff f9c4 	bl	8007ac0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008738:	e00b      	b.n	8008752 <UART_RxISR_8BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 800873a:	6878      	ldr	r0, [r7, #4]
 800873c:	f7fa ff28 	bl	8003590 <HAL_UART_RxCpltCallback>
}
 8008740:	e007      	b.n	8008752 <UART_RxISR_8BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	699a      	ldr	r2, [r3, #24]
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	f042 0208 	orr.w	r2, r2, #8
 8008750:	619a      	str	r2, [r3, #24]
}
 8008752:	bf00      	nop
 8008754:	3758      	adds	r7, #88	; 0x58
 8008756:	46bd      	mov	sp, r7
 8008758:	bd80      	pop	{r7, pc}

0800875a <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800875a:	b580      	push	{r7, lr}
 800875c:	b096      	sub	sp, #88	; 0x58
 800875e:	af00      	add	r7, sp, #0
 8008760:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008768:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008772:	2b22      	cmp	r3, #34	; 0x22
 8008774:	f040 8098 	bne.w	80088a8 <UART_RxISR_16BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800877e:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008786:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8008788:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 800878c:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8008790:	4013      	ands	r3, r2
 8008792:	b29a      	uxth	r2, r3
 8008794:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008796:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800879c:	1c9a      	adds	r2, r3, #2
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80087a8:	b29b      	uxth	r3, r3
 80087aa:	3b01      	subs	r3, #1
 80087ac:	b29a      	uxth	r2, r3
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80087ba:	b29b      	uxth	r3, r3
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d17b      	bne.n	80088b8 <UART_RxISR_16BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80087c8:	e853 3f00 	ldrex	r3, [r3]
 80087cc:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80087ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087d0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80087d4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	461a      	mov	r2, r3
 80087dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80087de:	643b      	str	r3, [r7, #64]	; 0x40
 80087e0:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087e2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80087e4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80087e6:	e841 2300 	strex	r3, r2, [r1]
 80087ea:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80087ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d1e6      	bne.n	80087c0 <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	3308      	adds	r3, #8
 80087f8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087fa:	6a3b      	ldr	r3, [r7, #32]
 80087fc:	e853 3f00 	ldrex	r3, [r3]
 8008800:	61fb      	str	r3, [r7, #28]
   return(result);
 8008802:	69fb      	ldr	r3, [r7, #28]
 8008804:	f023 0301 	bic.w	r3, r3, #1
 8008808:	64bb      	str	r3, [r7, #72]	; 0x48
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	3308      	adds	r3, #8
 8008810:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008812:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008814:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008816:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008818:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800881a:	e841 2300 	strex	r3, r2, [r1]
 800881e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008820:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008822:	2b00      	cmp	r3, #0
 8008824:	d1e5      	bne.n	80087f2 <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	2220      	movs	r2, #32
 800882a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	2200      	movs	r2, #0
 8008832:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	2200      	movs	r2, #0
 8008838:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800883e:	2b01      	cmp	r3, #1
 8008840:	d12e      	bne.n	80088a0 <UART_RxISR_16BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	2200      	movs	r2, #0
 8008846:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	e853 3f00 	ldrex	r3, [r3]
 8008854:	60bb      	str	r3, [r7, #8]
   return(result);
 8008856:	68bb      	ldr	r3, [r7, #8]
 8008858:	f023 0310 	bic.w	r3, r3, #16
 800885c:	647b      	str	r3, [r7, #68]	; 0x44
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	461a      	mov	r2, r3
 8008864:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008866:	61bb      	str	r3, [r7, #24]
 8008868:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800886a:	6979      	ldr	r1, [r7, #20]
 800886c:	69ba      	ldr	r2, [r7, #24]
 800886e:	e841 2300 	strex	r3, r2, [r1]
 8008872:	613b      	str	r3, [r7, #16]
   return(result);
 8008874:	693b      	ldr	r3, [r7, #16]
 8008876:	2b00      	cmp	r3, #0
 8008878:	d1e6      	bne.n	8008848 <UART_RxISR_16BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	69db      	ldr	r3, [r3, #28]
 8008880:	f003 0310 	and.w	r3, r3, #16
 8008884:	2b10      	cmp	r3, #16
 8008886:	d103      	bne.n	8008890 <UART_RxISR_16BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	2210      	movs	r2, #16
 800888e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8008896:	4619      	mov	r1, r3
 8008898:	6878      	ldr	r0, [r7, #4]
 800889a:	f7ff f911 	bl	8007ac0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800889e:	e00b      	b.n	80088b8 <UART_RxISR_16BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 80088a0:	6878      	ldr	r0, [r7, #4]
 80088a2:	f7fa fe75 	bl	8003590 <HAL_UART_RxCpltCallback>
}
 80088a6:	e007      	b.n	80088b8 <UART_RxISR_16BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	699a      	ldr	r2, [r3, #24]
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	f042 0208 	orr.w	r2, r2, #8
 80088b6:	619a      	str	r2, [r3, #24]
}
 80088b8:	bf00      	nop
 80088ba:	3758      	adds	r7, #88	; 0x58
 80088bc:	46bd      	mov	sp, r7
 80088be:	bd80      	pop	{r7, pc}

080088c0 <__libc_init_array>:
 80088c0:	b570      	push	{r4, r5, r6, lr}
 80088c2:	4d0d      	ldr	r5, [pc, #52]	; (80088f8 <__libc_init_array+0x38>)
 80088c4:	4c0d      	ldr	r4, [pc, #52]	; (80088fc <__libc_init_array+0x3c>)
 80088c6:	1b64      	subs	r4, r4, r5
 80088c8:	10a4      	asrs	r4, r4, #2
 80088ca:	2600      	movs	r6, #0
 80088cc:	42a6      	cmp	r6, r4
 80088ce:	d109      	bne.n	80088e4 <__libc_init_array+0x24>
 80088d0:	4d0b      	ldr	r5, [pc, #44]	; (8008900 <__libc_init_array+0x40>)
 80088d2:	4c0c      	ldr	r4, [pc, #48]	; (8008904 <__libc_init_array+0x44>)
 80088d4:	f000 f864 	bl	80089a0 <_init>
 80088d8:	1b64      	subs	r4, r4, r5
 80088da:	10a4      	asrs	r4, r4, #2
 80088dc:	2600      	movs	r6, #0
 80088de:	42a6      	cmp	r6, r4
 80088e0:	d105      	bne.n	80088ee <__libc_init_array+0x2e>
 80088e2:	bd70      	pop	{r4, r5, r6, pc}
 80088e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80088e8:	4798      	blx	r3
 80088ea:	3601      	adds	r6, #1
 80088ec:	e7ee      	b.n	80088cc <__libc_init_array+0xc>
 80088ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80088f2:	4798      	blx	r3
 80088f4:	3601      	adds	r6, #1
 80088f6:	e7f2      	b.n	80088de <__libc_init_array+0x1e>
 80088f8:	08009168 	.word	0x08009168
 80088fc:	08009168 	.word	0x08009168
 8008900:	08009168 	.word	0x08009168
 8008904:	0800916c 	.word	0x0800916c

08008908 <memset>:
 8008908:	4402      	add	r2, r0
 800890a:	4603      	mov	r3, r0
 800890c:	4293      	cmp	r3, r2
 800890e:	d100      	bne.n	8008912 <memset+0xa>
 8008910:	4770      	bx	lr
 8008912:	f803 1b01 	strb.w	r1, [r3], #1
 8008916:	e7f9      	b.n	800890c <memset+0x4>

08008918 <__utoa>:
 8008918:	b5f0      	push	{r4, r5, r6, r7, lr}
 800891a:	4c1f      	ldr	r4, [pc, #124]	; (8008998 <__utoa+0x80>)
 800891c:	b08b      	sub	sp, #44	; 0x2c
 800891e:	4605      	mov	r5, r0
 8008920:	460b      	mov	r3, r1
 8008922:	466e      	mov	r6, sp
 8008924:	f104 0c20 	add.w	ip, r4, #32
 8008928:	6820      	ldr	r0, [r4, #0]
 800892a:	6861      	ldr	r1, [r4, #4]
 800892c:	4637      	mov	r7, r6
 800892e:	c703      	stmia	r7!, {r0, r1}
 8008930:	3408      	adds	r4, #8
 8008932:	4564      	cmp	r4, ip
 8008934:	463e      	mov	r6, r7
 8008936:	d1f7      	bne.n	8008928 <__utoa+0x10>
 8008938:	7921      	ldrb	r1, [r4, #4]
 800893a:	7139      	strb	r1, [r7, #4]
 800893c:	1e91      	subs	r1, r2, #2
 800893e:	6820      	ldr	r0, [r4, #0]
 8008940:	6038      	str	r0, [r7, #0]
 8008942:	2922      	cmp	r1, #34	; 0x22
 8008944:	f04f 0100 	mov.w	r1, #0
 8008948:	d904      	bls.n	8008954 <__utoa+0x3c>
 800894a:	7019      	strb	r1, [r3, #0]
 800894c:	460b      	mov	r3, r1
 800894e:	4618      	mov	r0, r3
 8008950:	b00b      	add	sp, #44	; 0x2c
 8008952:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008954:	1e58      	subs	r0, r3, #1
 8008956:	4684      	mov	ip, r0
 8008958:	fbb5 f7f2 	udiv	r7, r5, r2
 800895c:	fb02 5617 	mls	r6, r2, r7, r5
 8008960:	3628      	adds	r6, #40	; 0x28
 8008962:	446e      	add	r6, sp
 8008964:	460c      	mov	r4, r1
 8008966:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 800896a:	f80c 6f01 	strb.w	r6, [ip, #1]!
 800896e:	462e      	mov	r6, r5
 8008970:	42b2      	cmp	r2, r6
 8008972:	f101 0101 	add.w	r1, r1, #1
 8008976:	463d      	mov	r5, r7
 8008978:	d9ee      	bls.n	8008958 <__utoa+0x40>
 800897a:	2200      	movs	r2, #0
 800897c:	545a      	strb	r2, [r3, r1]
 800897e:	1919      	adds	r1, r3, r4
 8008980:	1aa5      	subs	r5, r4, r2
 8008982:	42aa      	cmp	r2, r5
 8008984:	dae3      	bge.n	800894e <__utoa+0x36>
 8008986:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 800898a:	780e      	ldrb	r6, [r1, #0]
 800898c:	7006      	strb	r6, [r0, #0]
 800898e:	3201      	adds	r2, #1
 8008990:	f801 5901 	strb.w	r5, [r1], #-1
 8008994:	e7f4      	b.n	8008980 <__utoa+0x68>
 8008996:	bf00      	nop
 8008998:	08009138 	.word	0x08009138

0800899c <utoa>:
 800899c:	f7ff bfbc 	b.w	8008918 <__utoa>

080089a0 <_init>:
 80089a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80089a2:	bf00      	nop
 80089a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80089a6:	bc08      	pop	{r3}
 80089a8:	469e      	mov	lr, r3
 80089aa:	4770      	bx	lr

080089ac <_fini>:
 80089ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80089ae:	bf00      	nop
 80089b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80089b2:	bc08      	pop	{r3}
 80089b4:	469e      	mov	lr, r3
 80089b6:	4770      	bx	lr
