{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1561450660018 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561450660019 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 25 10:17:39 2019 " "Processing started: Tue Jun 25 10:17:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561450660019 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561450660019 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips32cpu -c mips32cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips32cpu -c mips32cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561450660019 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1561450660269 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1561450660269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/engl/git/mips32cpu/src/serial_port/serial_port_75Mhz.qxp 1 1 " "Found 1 design units, including 1 entities, in source file /home/engl/git/mips32cpu/src/serial_port/serial_port_75Mhz.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 serial_port " "Found entity 1: serial_port" {  } { { "../src/serial_port/serial_port_75Mhz.qxp" "" { Text "/home/engl/git/mips32cpu/src/serial_port/serial_port_75Mhz.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561450672267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561450672267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/engl/git/mips32cpu/src/wb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/engl/git/mips32cpu/src/wb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb-rtl " "Found design unit 1: wb-rtl" {  } { { "../src/wb.vhd" "" { Text "/home/engl/git/mips32cpu/src/wb.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561450672741 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb " "Found entity 1: wb" {  } { { "../src/wb.vhd" "" { Text "/home/engl/git/mips32cpu/src/wb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561450672741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561450672741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/engl/git/mips32cpu/src/serial_port_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/engl/git/mips32cpu/src/serial_port_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial_port_wrapper-behavior " "Found design unit 1: serial_port_wrapper-behavior" {  } { { "../src/serial_port_wrapper.vhd" "" { Text "/home/engl/git/mips32cpu/src/serial_port_wrapper.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561450672742 ""} { "Info" "ISGN_ENTITY_NAME" "1 serial_port_wrapper " "Found entity 1: serial_port_wrapper" {  } { { "../src/serial_port_wrapper.vhd" "" { Text "/home/engl/git/mips32cpu/src/serial_port_wrapper.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561450672742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561450672742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/engl/git/mips32cpu/src/serial_port_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/engl/git/mips32cpu/src/serial_port_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial_port_pkg " "Found design unit 1: serial_port_pkg" {  } { { "../src/serial_port_pkg.vhd" "" { Text "/home/engl/git/mips32cpu/src/serial_port_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561450672743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561450672743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/engl/git/mips32cpu/src/regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/engl/git/mips32cpu/src/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-rtl " "Found design unit 1: regfile-rtl" {  } { { "../src/regfile.vhd" "" { Text "/home/engl/git/mips32cpu/src/regfile.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561450672744 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../src/regfile.vhd" "" { Text "/home/engl/git/mips32cpu/src/regfile.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561450672744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561450672744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/engl/git/mips32cpu/src/pll_altera.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/engl/git/mips32cpu/src/pll_altera.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "../src/pll_altera.vhd" "" { Text "/home/engl/git/mips32cpu/src/pll_altera.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561450672745 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "../src/pll_altera.vhd" "" { Text "/home/engl/git/mips32cpu/src/pll_altera.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561450672745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561450672745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/engl/git/mips32cpu/src/pipeline.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/engl/git/mips32cpu/src/pipeline.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipeline-rtl " "Found design unit 1: pipeline-rtl" {  } { { "../src/pipeline.vhd" "" { Text "/home/engl/git/mips32cpu/src/pipeline.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561450672746 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipeline " "Found entity 1: pipeline" {  } { { "../src/pipeline.vhd" "" { Text "/home/engl/git/mips32cpu/src/pipeline.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561450672746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561450672746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/engl/git/mips32cpu/src/op_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/engl/git/mips32cpu/src/op_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 op_pack " "Found design unit 1: op_pack" {  } { { "../src/op_pack.vhd" "" { Text "/home/engl/git/mips32cpu/src/op_pack.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561450672747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561450672747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/engl/git/mips32cpu/src/ocram_altera.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/engl/git/mips32cpu/src/ocram_altera.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ocram_altera-SYN " "Found design unit 1: ocram_altera-SYN" {  } { { "../src/ocram_altera.vhd" "" { Text "/home/engl/git/mips32cpu/src/ocram_altera.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561450672747 ""} { "Info" "ISGN_ENTITY_NAME" "1 ocram_altera " "Found entity 1: ocram_altera" {  } { { "../src/ocram_altera.vhd" "" { Text "/home/engl/git/mips32cpu/src/ocram_altera.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561450672747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561450672747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/engl/git/mips32cpu/src/mimi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/engl/git/mips32cpu/src/mimi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mimi-rtl " "Found design unit 1: mimi-rtl" {  } { { "../src/mimi.vhd" "" { Text "/home/engl/git/mips32cpu/src/mimi.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561450672748 ""} { "Info" "ISGN_ENTITY_NAME" "1 mimi " "Found entity 1: mimi" {  } { { "../src/mimi.vhd" "" { Text "/home/engl/git/mips32cpu/src/mimi.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561450672748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561450672748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/engl/git/mips32cpu/src/memu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/engl/git/mips32cpu/src/memu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memu-rtl " "Found design unit 1: memu-rtl" {  } { { "../src/memu.vhd" "" { Text "/home/engl/git/mips32cpu/src/memu.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561450672749 ""} { "Info" "ISGN_ENTITY_NAME" "1 memu " "Found entity 1: memu" {  } { { "../src/memu.vhd" "" { Text "/home/engl/git/mips32cpu/src/memu.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561450672749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561450672749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/engl/git/mips32cpu/src/mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/engl/git/mips32cpu/src/mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-rtl " "Found design unit 1: mem-rtl" {  } { { "../src/mem.vhd" "" { Text "/home/engl/git/mips32cpu/src/mem.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561450672750 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "../src/mem.vhd" "" { Text "/home/engl/git/mips32cpu/src/mem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561450672750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561450672750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/engl/git/mips32cpu/src/jmpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/engl/git/mips32cpu/src/jmpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jmpu-rtl " "Found design unit 1: jmpu-rtl" {  } { { "../src/jmpu.vhd" "" { Text "/home/engl/git/mips32cpu/src/jmpu.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561450672750 ""} { "Info" "ISGN_ENTITY_NAME" "1 jmpu " "Found entity 1: jmpu" {  } { { "../src/jmpu.vhd" "" { Text "/home/engl/git/mips32cpu/src/jmpu.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561450672750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561450672750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/engl/git/mips32cpu/src/imem_altera.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/engl/git/mips32cpu/src/imem_altera.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imem_altera-SYN " "Found design unit 1: imem_altera-SYN" {  } { { "../src/imem_altera.vhd" "" { Text "/home/engl/git/mips32cpu/src/imem_altera.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561450672751 ""} { "Info" "ISGN_ENTITY_NAME" "1 imem_altera " "Found entity 1: imem_altera" {  } { { "../src/imem_altera.vhd" "" { Text "/home/engl/git/mips32cpu/src/imem_altera.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561450672751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561450672751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/engl/git/mips32cpu/src/fwd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/engl/git/mips32cpu/src/fwd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fwd-rtl " "Found design unit 1: fwd-rtl" {  } { { "../src/fwd.vhd" "" { Text "/home/engl/git/mips32cpu/src/fwd.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561450672752 ""} { "Info" "ISGN_ENTITY_NAME" "1 fwd " "Found entity 1: fwd" {  } { { "../src/fwd.vhd" "" { Text "/home/engl/git/mips32cpu/src/fwd.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561450672752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561450672752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/engl/git/mips32cpu/src/fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/engl/git/mips32cpu/src/fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch-rtl " "Found design unit 1: fetch-rtl" {  } { { "../src/fetch.vhd" "" { Text "/home/engl/git/mips32cpu/src/fetch.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561450672753 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "../src/fetch.vhd" "" { Text "/home/engl/git/mips32cpu/src/fetch.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561450672753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561450672753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/engl/git/mips32cpu/src/exec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/engl/git/mips32cpu/src/exec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exec-rtl " "Found design unit 1: exec-rtl" {  } { { "../src/exec.vhd" "" { Text "/home/engl/git/mips32cpu/src/exec.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561450672753 ""} { "Info" "ISGN_ENTITY_NAME" "1 exec " "Found entity 1: exec" {  } { { "../src/exec.vhd" "" { Text "/home/engl/git/mips32cpu/src/exec.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561450672753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561450672753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/engl/git/mips32cpu/src/decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/engl/git/mips32cpu/src/decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode-rtl " "Found design unit 1: decode-rtl" {  } { { "../src/decode.vhd" "" { Text "/home/engl/git/mips32cpu/src/decode.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561450672755 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "../src/decode.vhd" "" { Text "/home/engl/git/mips32cpu/src/decode.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561450672755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561450672755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/engl/git/mips32cpu/src/ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/engl/git/mips32cpu/src/ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl-rtl " "Found design unit 1: ctrl-rtl" {  } { { "../src/ctrl.vhd" "" { Text "/home/engl/git/mips32cpu/src/ctrl.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561450672756 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "../src/ctrl.vhd" "" { Text "/home/engl/git/mips32cpu/src/ctrl.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561450672756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561450672756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/engl/git/mips32cpu/src/core_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/engl/git/mips32cpu/src/core_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 core_pack " "Found design unit 1: core_pack" {  } { { "../src/core_pack.vhd" "" { Text "/home/engl/git/mips32cpu/src/core_pack.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561450672757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561450672757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/engl/git/mips32cpu/src/core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/engl/git/mips32cpu/src/core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 core-rtl " "Found design unit 1: core-rtl" {  } { { "../src/core.vhd" "" { Text "/home/engl/git/mips32cpu/src/core.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561450672757 ""} { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "../src/core.vhd" "" { Text "/home/engl/git/mips32cpu/src/core.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561450672757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561450672757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/engl/git/mips32cpu/src/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/engl/git/mips32cpu/src/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-rtl " "Found design unit 1: alu-rtl" {  } { { "../src/alu.vhd" "" { Text "/home/engl/git/mips32cpu/src/alu.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561450672758 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../src/alu.vhd" "" { Text "/home/engl/git/mips32cpu/src/alu.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561450672758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561450672758 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mimi " "Elaborating entity \"mimi\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1561450672845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core core:core " "Elaborating entity \"core\" for hierarchy \"core:core\"" {  } { { "../src/mimi.vhd" "core" { Text "/home/engl/git/mips32cpu/src/mimi.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561450672847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline core:core\|pipeline:pipeline " "Elaborating entity \"pipeline\" for hierarchy \"core:core\|pipeline:pipeline\"" {  } { { "../src/core.vhd" "pipeline" { Text "/home/engl/git/mips32cpu/src/core.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561450672849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch core:core\|pipeline:pipeline\|fetch:fetch_inst " "Elaborating entity \"fetch\" for hierarchy \"core:core\|pipeline:pipeline\|fetch:fetch_inst\"" {  } { { "../src/pipeline.vhd" "fetch_inst" { Text "/home/engl/git/mips32cpu/src/pipeline.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561450672853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem_altera core:core\|pipeline:pipeline\|fetch:fetch_inst\|imem_altera:imem " "Elaborating entity \"imem_altera\" for hierarchy \"core:core\|pipeline:pipeline\|fetch:fetch_inst\|imem_altera:imem\"" {  } { { "../src/fetch.vhd" "imem" { Text "/home/engl/git/mips32cpu/src/fetch.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561450672855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram core:core\|pipeline:pipeline\|fetch:fetch_inst\|imem_altera:imem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"core:core\|pipeline:pipeline\|fetch:fetch_inst\|imem_altera:imem\|altsyncram:altsyncram_component\"" {  } { { "../src/imem_altera.vhd" "altsyncram_component" { Text "/home/engl/git/mips32cpu/src/imem_altera.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561450672907 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:core\|pipeline:pipeline\|fetch:fetch_inst\|imem_altera:imem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"core:core\|pipeline:pipeline\|fetch:fetch_inst\|imem_altera:imem\|altsyncram:altsyncram_component\"" {  } { { "../src/imem_altera.vhd" "" { Text "/home/engl/git/mips32cpu/src/imem_altera.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561450672909 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:core\|pipeline:pipeline\|fetch:fetch_inst\|imem_altera:imem\|altsyncram:altsyncram_component " "Instantiated megafunction \"core:core\|pipeline:pipeline\|fetch:fetch_inst\|imem_altera:imem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450672909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450672909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../src/imem.mif " "Parameter \"init_file\" = \"../src/imem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450672909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450672909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450672909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450672909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450672909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450672909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450672909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450672909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450672909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450672909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450672909 ""}  } { { "../src/imem_altera.vhd" "" { Text "/home/engl/git/mips32cpu/src/imem_altera.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561450672909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lc81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lc81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lc81 " "Found entity 1: altsyncram_lc81" {  } { { "db/altsyncram_lc81.tdf" "" { Text "/home/engl/git/mips32cpu/quartus/db/altsyncram_lc81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561450672959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561450672959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lc81 core:core\|pipeline:pipeline\|fetch:fetch_inst\|imem_altera:imem\|altsyncram:altsyncram_component\|altsyncram_lc81:auto_generated " "Elaborating entity \"altsyncram_lc81\" for hierarchy \"core:core\|pipeline:pipeline\|fetch:fetch_inst\|imem_altera:imem\|altsyncram:altsyncram_component\|altsyncram_lc81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561450672959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode core:core\|pipeline:pipeline\|decode:decode_inst " "Elaborating entity \"decode\" for hierarchy \"core:core\|pipeline:pipeline\|decode:decode_inst\"" {  } { { "../src/pipeline.vhd" "decode_inst" { Text "/home/engl/git/mips32cpu/src/pipeline.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561450672966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile core:core\|pipeline:pipeline\|decode:decode_inst\|regfile:regfile_inst " "Elaborating entity \"regfile\" for hierarchy \"core:core\|pipeline:pipeline\|decode:decode_inst\|regfile:regfile_inst\"" {  } { { "../src/decode.vhd" "regfile_inst" { Text "/home/engl/git/mips32cpu/src/decode.vhd" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561450672973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exec core:core\|pipeline:pipeline\|exec:exec_inst " "Elaborating entity \"exec\" for hierarchy \"core:core\|pipeline:pipeline\|exec:exec_inst\"" {  } { { "../src/pipeline.vhd" "exec_inst" { Text "/home/engl/git/mips32cpu/src/pipeline.vhd" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561450672983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu core:core\|pipeline:pipeline\|exec:exec_inst\|alu:alu_inst " "Elaborating entity \"alu\" for hierarchy \"core:core\|pipeline:pipeline\|exec:exec_inst\|alu:alu_inst\"" {  } { { "../src/exec.vhd" "alu_inst" { Text "/home/engl/git/mips32cpu/src/exec.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561450672987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem core:core\|pipeline:pipeline\|mem:mem_inst " "Elaborating entity \"mem\" for hierarchy \"core:core\|pipeline:pipeline\|mem:mem_inst\"" {  } { { "../src/pipeline.vhd" "mem_inst" { Text "/home/engl/git/mips32cpu/src/pipeline.vhd" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561450672990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jmpu core:core\|pipeline:pipeline\|mem:mem_inst\|jmpu:jmpu_inst " "Elaborating entity \"jmpu\" for hierarchy \"core:core\|pipeline:pipeline\|mem:mem_inst\|jmpu:jmpu_inst\"" {  } { { "../src/mem.vhd" "jmpu_inst" { Text "/home/engl/git/mips32cpu/src/mem.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561450672993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memu core:core\|pipeline:pipeline\|mem:mem_inst\|memu:memu_inst " "Elaborating entity \"memu\" for hierarchy \"core:core\|pipeline:pipeline\|mem:mem_inst\|memu:memu_inst\"" {  } { { "../src/mem.vhd" "memu_inst" { Text "/home/engl/git/mips32cpu/src/mem.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561450672994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb core:core\|pipeline:pipeline\|wb:wb_inst " "Elaborating entity \"wb\" for hierarchy \"core:core\|pipeline:pipeline\|wb:wb_inst\"" {  } { { "../src/pipeline.vhd" "wb_inst" { Text "/home/engl/git/mips32cpu/src/pipeline.vhd" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561450672997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl core:core\|pipeline:pipeline\|ctrl:ctrl_inst " "Elaborating entity \"ctrl\" for hierarchy \"core:core\|pipeline:pipeline\|ctrl:ctrl_inst\"" {  } { { "../src/pipeline.vhd" "ctrl_inst" { Text "/home/engl/git/mips32cpu/src/pipeline.vhd" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561450672998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fwd core:core\|pipeline:pipeline\|fwd:fwd_inst " "Elaborating entity \"fwd\" for hierarchy \"core:core\|pipeline:pipeline\|fwd:fwd_inst\"" {  } { { "../src/pipeline.vhd" "fwd_inst" { Text "/home/engl/git/mips32cpu/src/pipeline.vhd" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561450673004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ocram_altera core:core\|ocram_altera:ocram " "Elaborating entity \"ocram_altera\" for hierarchy \"core:core\|ocram_altera:ocram\"" {  } { { "../src/core.vhd" "ocram" { Text "/home/engl/git/mips32cpu/src/core.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561450673006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram core:core\|ocram_altera:ocram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"core:core\|ocram_altera:ocram\|altsyncram:altsyncram_component\"" {  } { { "../src/ocram_altera.vhd" "altsyncram_component" { Text "/home/engl/git/mips32cpu/src/ocram_altera.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561450673012 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:core\|ocram_altera:ocram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"core:core\|ocram_altera:ocram\|altsyncram:altsyncram_component\"" {  } { { "../src/ocram_altera.vhd" "" { Text "/home/engl/git/mips32cpu/src/ocram_altera.vhd" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561450673014 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:core\|ocram_altera:ocram\|altsyncram:altsyncram_component " "Instantiated megafunction \"core:core\|ocram_altera:ocram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450673014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450673014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450673014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../src/dmem.mif " "Parameter \"init_file\" = \"../src/dmem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450673014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450673014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450673014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450673014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450673014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450673014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450673014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450673014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450673014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450673014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450673014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450673014 ""}  } { { "../src/ocram_altera.vhd" "" { Text "/home/engl/git/mips32cpu/src/ocram_altera.vhd" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561450673014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jgf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jgf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jgf1 " "Found entity 1: altsyncram_jgf1" {  } { { "db/altsyncram_jgf1.tdf" "" { Text "/home/engl/git/mips32cpu/quartus/db/altsyncram_jgf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561450673062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561450673062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jgf1 core:core\|ocram_altera:ocram\|altsyncram:altsyncram_component\|altsyncram_jgf1:auto_generated " "Elaborating entity \"altsyncram_jgf1\" for hierarchy \"core:core\|ocram_altera:ocram\|altsyncram:altsyncram_component\|altsyncram_jgf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561450673062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_port_wrapper core:core\|serial_port_wrapper:uart " "Elaborating entity \"serial_port_wrapper\" for hierarchy \"core:core\|serial_port_wrapper:uart\"" {  } { { "../src/core.vhd" "uart" { Text "/home/engl/git/mips32cpu/src/core.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561450673067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_port core:core\|serial_port_wrapper:uart\|serial_port:sp " "Elaborating entity \"serial_port\" for hierarchy \"core:core\|serial_port_wrapper:uart\|serial_port:sp\"" {  } { { "../src/serial_port_wrapper.vhd" "sp" { Text "/home/engl/git/mips32cpu/src/serial_port_wrapper.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561450673069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll " "Elaborating entity \"pll\" for hierarchy \"pll:pll\"" {  } { { "../src/mimi.vhd" "pll" { Text "/home/engl/git/mips32cpu/src/mimi.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561450673078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll\|altpll:altpll_component\"" {  } { { "../src/pll_altera.vhd" "altpll_component" { Text "/home/engl/git/mips32cpu/src/pll_altera.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561450673105 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll\|altpll:altpll_component\"" {  } { { "../src/pll_altera.vhd" "" { Text "/home/engl/git/mips32cpu/src/pll_altera.vhd" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561450673107 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll\|altpll:altpll_component " "Instantiated megafunction \"pll:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450673107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450673107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 3 " "Parameter \"clk0_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450673107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450673107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450673107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450673107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450673107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450673107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450673107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_altera " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_altera\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450673107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450673107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450673107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450673107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450673107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450673107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450673107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450673107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450673107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450673107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450673107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450673107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450673107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450673107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450673107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450673107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450673107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450673107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450673107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450673107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450673107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450673107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450673107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450673107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450673107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450673107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450673107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450673107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450673107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450673107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450673107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450673107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450673107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450673107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450673107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450673107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450673107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450673107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450673107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450673107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450673107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450673107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450673107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450673107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561450673107 ""}  } { { "../src/pll_altera.vhd" "" { Text "/home/engl/git/mips32cpu/src/pll_altera.vhd" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561450673107 ""}
{ "Warning" "WSGN_TIMING_DRIVEN_SYNTHESIS_IMPORTED_PARTITION" "" "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" {  } {  } 0 12240 "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" 0 0 "Analysis & Synthesis" 0 -1 1561450673595 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/fetch.vhd" "" { Text "/home/engl/git/mips32cpu/src/fetch.vhd" 34 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1561450677244 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1561450677244 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561450679926 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1561450684418 ""}
{ "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO_TOP" "46 " "Attempting to remove 46 I/O cell(s) that do not connect to top-level pins or have illegal connectivity" { { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "core:core\|serial_port_wrapper:uart\|serial_port:sp\|tx_free~output " "Removed I/O cell \"core:core\|serial_port_wrapper:uart\|serial_port:sp\|tx_free~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561450684766 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "core:core\|serial_port_wrapper:uart\|serial_port:sp\|tx_free " "Removed I/O cell \"core:core\|serial_port_wrapper:uart\|serial_port:sp\|tx_free\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561450684766 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "core:core\|serial_port_wrapper:uart\|serial_port:sp\|rx_data\[0\]~output " "Removed I/O cell \"core:core\|serial_port_wrapper:uart\|serial_port:sp\|rx_data\[0\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561450684766 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "core:core\|serial_port_wrapper:uart\|serial_port:sp\|rx_data\[0\] " "Removed I/O cell \"core:core\|serial_port_wrapper:uart\|serial_port:sp\|rx_data\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561450684766 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "core:core\|serial_port_wrapper:uart\|serial_port:sp\|rx_data\[1\]~output " "Removed I/O cell \"core:core\|serial_port_wrapper:uart\|serial_port:sp\|rx_data\[1\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561450684766 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "core:core\|serial_port_wrapper:uart\|serial_port:sp\|rx_data\[1\] " "Removed I/O cell \"core:core\|serial_port_wrapper:uart\|serial_port:sp\|rx_data\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561450684766 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "core:core\|serial_port_wrapper:uart\|serial_port:sp\|rx_data\[2\]~output " "Removed I/O cell \"core:core\|serial_port_wrapper:uart\|serial_port:sp\|rx_data\[2\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561450684766 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "core:core\|serial_port_wrapper:uart\|serial_port:sp\|rx_data\[2\] " "Removed I/O cell \"core:core\|serial_port_wrapper:uart\|serial_port:sp\|rx_data\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561450684766 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "core:core\|serial_port_wrapper:uart\|serial_port:sp\|rx_data\[3\]~output " "Removed I/O cell \"core:core\|serial_port_wrapper:uart\|serial_port:sp\|rx_data\[3\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561450684766 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "core:core\|serial_port_wrapper:uart\|serial_port:sp\|rx_data\[3\] " "Removed I/O cell \"core:core\|serial_port_wrapper:uart\|serial_port:sp\|rx_data\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561450684766 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "core:core\|serial_port_wrapper:uart\|serial_port:sp\|rx_data\[4\]~output " "Removed I/O cell \"core:core\|serial_port_wrapper:uart\|serial_port:sp\|rx_data\[4\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561450684766 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "core:core\|serial_port_wrapper:uart\|serial_port:sp\|rx_data\[4\] " "Removed I/O cell \"core:core\|serial_port_wrapper:uart\|serial_port:sp\|rx_data\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561450684766 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "core:core\|serial_port_wrapper:uart\|serial_port:sp\|rx_data\[5\]~output " "Removed I/O cell \"core:core\|serial_port_wrapper:uart\|serial_port:sp\|rx_data\[5\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561450684766 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "core:core\|serial_port_wrapper:uart\|serial_port:sp\|rx_data\[5\] " "Removed I/O cell \"core:core\|serial_port_wrapper:uart\|serial_port:sp\|rx_data\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561450684766 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "core:core\|serial_port_wrapper:uart\|serial_port:sp\|rx_data\[6\]~output " "Removed I/O cell \"core:core\|serial_port_wrapper:uart\|serial_port:sp\|rx_data\[6\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561450684766 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "core:core\|serial_port_wrapper:uart\|serial_port:sp\|rx_data\[6\] " "Removed I/O cell \"core:core\|serial_port_wrapper:uart\|serial_port:sp\|rx_data\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561450684766 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "core:core\|serial_port_wrapper:uart\|serial_port:sp\|rx_data\[7\]~output " "Removed I/O cell \"core:core\|serial_port_wrapper:uart\|serial_port:sp\|rx_data\[7\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561450684766 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "core:core\|serial_port_wrapper:uart\|serial_port:sp\|rx_data\[7\] " "Removed I/O cell \"core:core\|serial_port_wrapper:uart\|serial_port:sp\|rx_data\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561450684766 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "core:core\|serial_port_wrapper:uart\|serial_port:sp\|rx_data_empty~output " "Removed I/O cell \"core:core\|serial_port_wrapper:uart\|serial_port:sp\|rx_data_empty~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561450684766 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "core:core\|serial_port_wrapper:uart\|serial_port:sp\|rx_data_empty " "Removed I/O cell \"core:core\|serial_port_wrapper:uart\|serial_port:sp\|rx_data_empty\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561450684766 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "core:core\|serial_port_wrapper:uart\|serial_port:sp\|rx_data_full~output " "Removed I/O cell \"core:core\|serial_port_wrapper:uart\|serial_port:sp\|rx_data_full~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561450684766 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "core:core\|serial_port_wrapper:uart\|serial_port:sp\|rx_data_full " "Removed I/O cell \"core:core\|serial_port_wrapper:uart\|serial_port:sp\|rx_data_full\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561450684766 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "core:core\|serial_port_wrapper:uart\|serial_port:sp\|tx_wr~input " "Removed I/O cell \"core:core\|serial_port_wrapper:uart\|serial_port:sp\|tx_wr~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561450684766 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "core:core\|serial_port_wrapper:uart\|serial_port:sp\|tx_wr " "Removed I/O cell \"core:core\|serial_port_wrapper:uart\|serial_port:sp\|tx_wr\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561450684766 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "core:core\|serial_port_wrapper:uart\|serial_port:sp\|clk~input " "Removed I/O cell \"core:core\|serial_port_wrapper:uart\|serial_port:sp\|clk~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561450684766 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "core:core\|serial_port_wrapper:uart\|serial_port:sp\|clk " "Removed I/O cell \"core:core\|serial_port_wrapper:uart\|serial_port:sp\|clk\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561450684766 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "core:core\|serial_port_wrapper:uart\|serial_port:sp\|res_n~input " "Removed I/O cell \"core:core\|serial_port_wrapper:uart\|serial_port:sp\|res_n~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561450684766 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "core:core\|serial_port_wrapper:uart\|serial_port:sp\|res_n " "Removed I/O cell \"core:core\|serial_port_wrapper:uart\|serial_port:sp\|res_n\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561450684766 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "core:core\|serial_port_wrapper:uart\|serial_port:sp\|rx_rd~input " "Removed I/O cell \"core:core\|serial_port_wrapper:uart\|serial_port:sp\|rx_rd~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561450684766 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "core:core\|serial_port_wrapper:uart\|serial_port:sp\|rx_rd " "Removed I/O cell \"core:core\|serial_port_wrapper:uart\|serial_port:sp\|rx_rd\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561450684766 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "core:core\|serial_port_wrapper:uart\|serial_port:sp\|tx_data\[0\]~input " "Removed I/O cell \"core:core\|serial_port_wrapper:uart\|serial_port:sp\|tx_data\[0\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561450684766 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "core:core\|serial_port_wrapper:uart\|serial_port:sp\|tx_data\[0\] " "Removed I/O cell \"core:core\|serial_port_wrapper:uart\|serial_port:sp\|tx_data\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561450684766 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "core:core\|serial_port_wrapper:uart\|serial_port:sp\|tx_data\[1\]~input " "Removed I/O cell \"core:core\|serial_port_wrapper:uart\|serial_port:sp\|tx_data\[1\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561450684766 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "core:core\|serial_port_wrapper:uart\|serial_port:sp\|tx_data\[1\] " "Removed I/O cell \"core:core\|serial_port_wrapper:uart\|serial_port:sp\|tx_data\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561450684766 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "core:core\|serial_port_wrapper:uart\|serial_port:sp\|tx_data\[2\]~input " "Removed I/O cell \"core:core\|serial_port_wrapper:uart\|serial_port:sp\|tx_data\[2\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561450684766 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "core:core\|serial_port_wrapper:uart\|serial_port:sp\|tx_data\[2\] " "Removed I/O cell \"core:core\|serial_port_wrapper:uart\|serial_port:sp\|tx_data\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561450684766 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "core:core\|serial_port_wrapper:uart\|serial_port:sp\|tx_data\[3\]~input " "Removed I/O cell \"core:core\|serial_port_wrapper:uart\|serial_port:sp\|tx_data\[3\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561450684766 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "core:core\|serial_port_wrapper:uart\|serial_port:sp\|tx_data\[3\] " "Removed I/O cell \"core:core\|serial_port_wrapper:uart\|serial_port:sp\|tx_data\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561450684766 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "core:core\|serial_port_wrapper:uart\|serial_port:sp\|tx_data\[4\]~input " "Removed I/O cell \"core:core\|serial_port_wrapper:uart\|serial_port:sp\|tx_data\[4\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561450684766 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "core:core\|serial_port_wrapper:uart\|serial_port:sp\|tx_data\[4\] " "Removed I/O cell \"core:core\|serial_port_wrapper:uart\|serial_port:sp\|tx_data\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561450684766 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "core:core\|serial_port_wrapper:uart\|serial_port:sp\|tx_data\[5\]~input " "Removed I/O cell \"core:core\|serial_port_wrapper:uart\|serial_port:sp\|tx_data\[5\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561450684766 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "core:core\|serial_port_wrapper:uart\|serial_port:sp\|tx_data\[5\] " "Removed I/O cell \"core:core\|serial_port_wrapper:uart\|serial_port:sp\|tx_data\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561450684766 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "core:core\|serial_port_wrapper:uart\|serial_port:sp\|tx_data\[6\]~input " "Removed I/O cell \"core:core\|serial_port_wrapper:uart\|serial_port:sp\|tx_data\[6\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561450684766 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "core:core\|serial_port_wrapper:uart\|serial_port:sp\|tx_data\[6\] " "Removed I/O cell \"core:core\|serial_port_wrapper:uart\|serial_port:sp\|tx_data\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561450684766 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "core:core\|serial_port_wrapper:uart\|serial_port:sp\|tx_data\[7\]~input " "Removed I/O cell \"core:core\|serial_port_wrapper:uart\|serial_port:sp\|tx_data\[7\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561450684766 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "core:core\|serial_port_wrapper:uart\|serial_port:sp\|tx_data\[7\] " "Removed I/O cell \"core:core\|serial_port_wrapper:uart\|serial_port:sp\|tx_data\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1561450684766 ""}  } {  } 0 35026 "Attempting to remove %1!d! I/O cell(s) that do not connect to top-level pins or have illegal connectivity" 0 0 "Analysis & Synthesis" 0 -1 1561450684766 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1561450684837 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561450684837 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4915 " "Implemented 4915 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1561450685236 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1561450685236 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4843 " "Implemented 4843 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1561450685236 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1561450685236 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1561450685236 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1561450685236 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1076 " "Peak virtual memory: 1076 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561450685257 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 25 10:18:05 2019 " "Processing ended: Tue Jun 25 10:18:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561450685257 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561450685257 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561450685257 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1561450685257 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1561450686320 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561450686321 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 25 10:18:05 2019 " "Processing started: Tue Jun 25 10:18:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561450686321 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1561450686321 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mips32cpu -c mips32cpu " "Command: quartus_fit --read_settings_files=off --write_settings_files=off mips32cpu -c mips32cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1561450686321 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1561450686372 ""}
{ "Info" "0" "" "Project  = mips32cpu" {  } {  } 0 0 "Project  = mips32cpu" 0 0 "Fitter" 0 0 1561450686373 ""}
{ "Info" "0" "" "Revision = mips32cpu" {  } {  } 0 0 "Revision = mips32cpu" 0 0 "Fitter" 0 0 1561450686373 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1561450686493 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1561450686493 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "mips32cpu EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"mips32cpu\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1561450686519 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1561450686605 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1561450686606 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll\|altpll:altpll_component\|pll Cyclone IV E PLL " "Implemented PLL \"pll:pll\|altpll:altpll_component\|pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll\|altpll:altpll_component\|_clk0 3 2 0 0 " "Implementing clock multiplication of 3, clock division of 2, and phase shift of 0 degrees (0 ps) for pll:pll\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "/home/engl/git/mips32cpu/quartus/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1561450686694 ""}  } { { "altpll.tdf" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "/home/engl/git/mips32cpu/quartus/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1561450686694 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1561450687114 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1561450687122 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1561450687246 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1561450687246 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1561450687246 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1561450687246 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1561450687246 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1561450687246 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1561450687246 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1561450687246 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1561450687246 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1561450687246 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/engl/git/mips32cpu/quartus/" { { 0 { 0 ""} 0 7244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1561450687265 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/engl/git/mips32cpu/quartus/" { { 0 { 0 ""} 0 7246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1561450687265 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/engl/git/mips32cpu/quartus/" { { 0 { 0 ""} 0 7248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1561450687265 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/engl/git/mips32cpu/quartus/" { { 0 { 0 ""} 0 7250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1561450687265 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/engl/git/mips32cpu/quartus/" { { 0 { 0 ""} 0 7252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1561450687265 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1561450687265 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1561450687268 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1561450688446 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1561450690154 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -multiply_by 3 -duty_cycle 50.00 -name \{pll\|altpll_component\|pll\|clk\[0\]\} \{pll\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{pll\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -multiply_by 3 -duty_cycle 50.00 -name \{pll\|altpll_component\|pll\|clk\[0\]\} \{pll\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1561450690187 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1561450690187 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1561450690187 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1561450690230 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1561450690231 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1561450690231 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1561450690231 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1561450690231 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.333 pll\|altpll_component\|pll\|clk\[0\] " "  13.333 pll\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1561450690231 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1561450690231 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Automatically promoted node pll:pll\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1561450691126 ""}  } { { "altpll.tdf" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "temporary_test_loc" "" { Generic "/home/engl/git/mips32cpu/quartus/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561450691126 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset  " "Automatically promoted node reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1561450691126 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core\|pipeline:pipeline\|mem:mem_inst\|wbop_out.memtoreg~1 " "Destination node core:core\|pipeline:pipeline\|mem:mem_inst\|wbop_out.memtoreg~1" {  } { { "../src/mem.vhd" "" { Text "/home/engl/git/mips32cpu/src/mem.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "/home/engl/git/mips32cpu/quartus/" { { 0 { 0 ""} 0 2905 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1561450691126 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core\|pipeline:pipeline\|mem:mem_inst\|stall_reg~0 " "Destination node core:core\|pipeline:pipeline\|mem:mem_inst\|stall_reg~0" {  } { { "../src/mem.vhd" "" { Text "/home/engl/git/mips32cpu/src/mem.vhd" 57 -1 0 } } { "temporary_test_loc" "" { Generic "/home/engl/git/mips32cpu/quartus/" { { 0 { 0 ""} 0 2906 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1561450691126 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core\|pipeline:pipeline\|exec:exec_inst\|current_op.rd\[4\]~5 " "Destination node core:core\|pipeline:pipeline\|exec:exec_inst\|current_op.rd\[4\]~5" {  } { { "../src/exec.vhd" "" { Text "/home/engl/git/mips32cpu/src/exec.vhd" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/home/engl/git/mips32cpu/quartus/" { { 0 { 0 ""} 0 3408 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1561450691126 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core\|pipeline:pipeline\|wb:wb_inst\|wb~0 " "Destination node core:core\|pipeline:pipeline\|wb:wb_inst\|wb~0" {  } { { "temporary_test_loc" "" { Generic "/home/engl/git/mips32cpu/quartus/" { { 0 { 0 ""} 0 3473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1561450691126 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core\|pipeline:pipeline\|fetch:fetch_inst\|pc_next\[2\]~1 " "Destination node core:core\|pipeline:pipeline\|fetch:fetch_inst\|pc_next\[2\]~1" {  } { { "../src/fetch.vhd" "" { Text "/home/engl/git/mips32cpu/src/fetch.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "/home/engl/git/mips32cpu/quartus/" { { 0 { 0 ""} 0 5300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1561450691126 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core\|pipeline:pipeline\|decode:decode_inst\|instr_reg\[31\]~0 " "Destination node core:core\|pipeline:pipeline\|decode:decode_inst\|instr_reg\[31\]~0" {  } { { "../src/decode.vhd" "" { Text "/home/engl/git/mips32cpu/src/decode.vhd" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/engl/git/mips32cpu/quartus/" { { 0 { 0 ""} 0 5301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1561450691126 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core\|pipeline:pipeline\|fetch:fetch_inst\|pc_next\[13\]~3 " "Destination node core:core\|pipeline:pipeline\|fetch:fetch_inst\|pc_next\[13\]~3" {  } { { "../src/fetch.vhd" "" { Text "/home/engl/git/mips32cpu/src/fetch.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "/home/engl/git/mips32cpu/quartus/" { { 0 { 0 ""} 0 5501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1561450691126 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core\|pipeline:pipeline\|fetch:fetch_inst\|pc_next\[12\]~5 " "Destination node core:core\|pipeline:pipeline\|fetch:fetch_inst\|pc_next\[12\]~5" {  } { { "../src/fetch.vhd" "" { Text "/home/engl/git/mips32cpu/src/fetch.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "/home/engl/git/mips32cpu/quartus/" { { 0 { 0 ""} 0 5503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1561450691126 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core\|pipeline:pipeline\|fetch:fetch_inst\|pc_next\[11\]~7 " "Destination node core:core\|pipeline:pipeline\|fetch:fetch_inst\|pc_next\[11\]~7" {  } { { "../src/fetch.vhd" "" { Text "/home/engl/git/mips32cpu/src/fetch.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "/home/engl/git/mips32cpu/quartus/" { { 0 { 0 ""} 0 5505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1561450691126 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core\|pipeline:pipeline\|fetch:fetch_inst\|pc_next\[10\]~9 " "Destination node core:core\|pipeline:pipeline\|fetch:fetch_inst\|pc_next\[10\]~9" {  } { { "../src/fetch.vhd" "" { Text "/home/engl/git/mips32cpu/src/fetch.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "/home/engl/git/mips32cpu/quartus/" { { 0 { 0 ""} 0 5507 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1561450691126 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1561450691126 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1561450691126 ""}  } { { "../src/mimi.vhd" "" { Text "/home/engl/git/mips32cpu/src/mimi.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/engl/git/mips32cpu/quartus/" { { 0 { 0 ""} 0 2379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561450691126 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1561450691820 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1561450691827 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1561450691828 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1561450691838 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1561450691852 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1561450691868 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1561450691868 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1561450691875 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1561450692164 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1561450692172 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1561450692172 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561450693380 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1561450693391 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1561450696223 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561450697443 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1561450697532 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1561450704922 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561450704922 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1561450705928 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X81_Y24 X91_Y36 " "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X81_Y24 to location X91_Y36" {  } { { "loc" "" { Generic "/home/engl/git/mips32cpu/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X81_Y24 to location X91_Y36"} { { 12 { 0 ""} 81 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1561450712464 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1561450712464 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1561450714611 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1561450714611 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1561450714611 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561450714612 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.59 " "Total time spent on timing analysis during the Fitter is 1.59 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1561450714889 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1561450714935 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1561450715718 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1561450715722 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1561450716479 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561450717825 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "6 Cyclone IV E " "6 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rx 3.3-V LVTTL G12 " "Pin rx uses I/O standard 3.3-V LVTTL at G12" {  } { { "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" { rx } } } { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rx" } } } } { "../src/mimi.vhd" "" { Text "/home/engl/git/mips32cpu/src/mimi.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/engl/git/mips32cpu/quartus/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1561450719465 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_pin 3.3-V LVTTL Y2 " "Pin clk_pin uses I/O standard 3.3-V LVTTL at Y2" {  } { { "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" { clk_pin } } } { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk_pin" } } } } { "../src/mimi.vhd" "" { Text "/home/engl/git/mips32cpu/src/mimi.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/engl/git/mips32cpu/quartus/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1561450719465 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset_pin 3.3-V LVTTL M23 " "Pin reset_pin uses I/O standard 3.3-V LVTTL at M23" {  } { { "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" { reset_pin } } } { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "reset_pin" } } } } { "../src/mimi.vhd" "" { Text "/home/engl/git/mips32cpu/src/mimi.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/engl/git/mips32cpu/quartus/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1561450719465 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "intr_pin\[0\] 3.3-V LVTTL M21 " "Pin intr_pin\[0\] uses I/O standard 3.3-V LVTTL at M21" {  } { { "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" { intr_pin[0] } } } { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "intr_pin\[0\]" } } } } { "../src/mimi.vhd" "" { Text "/home/engl/git/mips32cpu/src/mimi.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/engl/git/mips32cpu/quartus/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1561450719465 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "intr_pin\[1\] 3.3-V LVTTL N21 " "Pin intr_pin\[1\] uses I/O standard 3.3-V LVTTL at N21" {  } { { "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" { intr_pin[1] } } } { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "intr_pin\[1\]" } } } } { "../src/mimi.vhd" "" { Text "/home/engl/git/mips32cpu/src/mimi.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/engl/git/mips32cpu/quartus/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1561450719465 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "intr_pin\[2\] 3.3-V LVTTL R24 " "Pin intr_pin\[2\] uses I/O standard 3.3-V LVTTL at R24" {  } { { "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/18.1/quartus/linux64/pin_planner.ppl" { intr_pin[2] } } } { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "intr_pin\[2\]" } } } } { "../src/mimi.vhd" "" { Text "/home/engl/git/mips32cpu/src/mimi.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/engl/git/mips32cpu/quartus/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1561450719465 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1561450719465 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/engl/git/mips32cpu/quartus/output_files/mips32cpu.fit.smsg " "Generated suppressed messages file /home/engl/git/mips32cpu/quartus/output_files/mips32cpu.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1561450719813 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1731 " "Peak virtual memory: 1731 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561450720796 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 25 10:18:40 2019 " "Processing ended: Tue Jun 25 10:18:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561450720796 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561450720796 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561450720796 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1561450720796 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1561450721855 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561450721856 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 25 10:18:41 2019 " "Processing started: Tue Jun 25 10:18:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561450721856 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1561450721856 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off mips32cpu -c mips32cpu " "Command: quartus_asm --read_settings_files=off --write_settings_files=off mips32cpu -c mips32cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1561450721857 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1561450722213 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1561450725478 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1561450725614 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "814 " "Peak virtual memory: 814 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561450725984 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 25 10:18:45 2019 " "Processing ended: Tue Jun 25 10:18:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561450725984 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561450725984 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561450725984 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1561450725984 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1561450726149 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1561450726951 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561450726951 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 25 10:18:46 2019 " "Processing started: Tue Jun 25 10:18:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561450726951 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1561450726951 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta mips32cpu -c mips32cpu " "Command: quartus_sta mips32cpu -c mips32cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1561450726952 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1561450727005 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1561450727177 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1561450727177 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561450727269 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561450727269 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1561450728126 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -multiply_by 3 -duty_cycle 50.00 -name \{pll\|altpll_component\|pll\|clk\[0\]\} \{pll\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{pll\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -multiply_by 3 -duty_cycle 50.00 -name \{pll\|altpll_component\|pll\|clk\[0\]\} \{pll\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1561450728152 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1561450728152 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1561450728152 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1561450728180 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1561450728182 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1561450728191 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.824 " "Worst-case setup slack is 1.824" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561450728277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561450728277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.824               0.000 pll\|altpll_component\|pll\|clk\[0\]  " "    1.824               0.000 pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561450728277 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561450728277 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561450728294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561450728294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 pll\|altpll_component\|pll\|clk\[0\]  " "    0.402               0.000 pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561450728294 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561450728294 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.854 " "Worst-case recovery slack is 4.854" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561450728301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561450728301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.854               0.000 pll\|altpll_component\|pll\|clk\[0\]  " "    4.854               0.000 pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561450728301 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561450728301 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.066 " "Worst-case removal slack is 2.066" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561450728308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561450728308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.066               0.000 pll\|altpll_component\|pll\|clk\[0\]  " "    2.066               0.000 pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561450728308 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561450728308 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 6.374 " "Worst-case minimum pulse width slack is 6.374" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561450728311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561450728311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.374               0.000 pll\|altpll_component\|pll\|clk\[0\]  " "    6.374               0.000 pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561450728311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.819               0.000 clk  " "    9.819               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561450728311 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561450728311 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1561450728414 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1561450728414 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1561450728414 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1561450728414 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 20.081 ns " "Worst Case Available Settling Time: 20.081 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1561450728414 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1561450728414 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1561450728414 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1561450728417 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1561450728453 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1561450729267 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1561450729502 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.676 " "Worst-case setup slack is 2.676" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561450729546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561450729546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.676               0.000 pll\|altpll_component\|pll\|clk\[0\]  " "    2.676               0.000 pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561450729546 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561450729546 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561450729563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561450729563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 pll\|altpll_component\|pll\|clk\[0\]  " "    0.354               0.000 pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561450729563 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561450729563 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.419 " "Worst-case recovery slack is 5.419" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561450729573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561450729573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.419               0.000 pll\|altpll_component\|pll\|clk\[0\]  " "    5.419               0.000 pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561450729573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561450729573 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.894 " "Worst-case removal slack is 1.894" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561450729581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561450729581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.894               0.000 pll\|altpll_component\|pll\|clk\[0\]  " "    1.894               0.000 pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561450729581 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561450729581 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 6.375 " "Worst-case minimum pulse width slack is 6.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561450729585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561450729585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.375               0.000 pll\|altpll_component\|pll\|clk\[0\]  " "    6.375               0.000 pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561450729585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.799               0.000 clk  " "    9.799               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561450729585 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561450729585 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1561450729689 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1561450729689 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1561450729689 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1561450729689 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 20.584 ns " "Worst Case Available Settling Time: 20.584 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1561450729689 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1561450729689 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1561450729689 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1561450729693 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1561450729891 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.375 " "Worst-case setup slack is 7.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561450729911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561450729911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.375               0.000 pll\|altpll_component\|pll\|clk\[0\]  " "    7.375               0.000 pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561450729911 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561450729911 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561450729928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561450729928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 pll\|altpll_component\|pll\|clk\[0\]  " "    0.181               0.000 pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561450729928 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561450729928 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 8.931 " "Worst-case recovery slack is 8.931" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561450729937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561450729937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.931               0.000 pll\|altpll_component\|pll\|clk\[0\]  " "    8.931               0.000 pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561450729937 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561450729937 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.990 " "Worst-case removal slack is 0.990" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561450729946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561450729946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.990               0.000 pll\|altpll_component\|pll\|clk\[0\]  " "    0.990               0.000 pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561450729946 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561450729946 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 6.416 " "Worst-case minimum pulse width slack is 6.416" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561450729951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561450729951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.416               0.000 pll\|altpll_component\|pll\|clk\[0\]  " "    6.416               0.000 pll\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561450729951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.400               0.000 clk  " "    9.400               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561450729951 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561450729951 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1561450730059 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1561450730059 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1561450730059 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1561450730059 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 23.171 ns " "Worst Case Available Settling Time: 23.171 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1561450730059 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1561450730059 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1561450730059 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1561450730468 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1561450730468 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "961 " "Peak virtual memory: 961 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561450730544 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 25 10:18:50 2019 " "Processing ended: Tue Jun 25 10:18:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561450730544 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561450730544 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561450730544 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1561450730544 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1561450731720 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561450731721 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 25 10:18:51 2019 " "Processing started: Tue Jun 25 10:18:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561450731721 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1561450731721 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off mips32cpu -c mips32cpu " "Command: quartus_eda --read_settings_files=off --write_settings_files=off mips32cpu -c mips32cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1561450731721 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1561450732143 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mips32cpu_7_1200mv_85c_slow.vho /home/engl/git/mips32cpu/quartus/simulation/modelsim/ simulation " "Generated file mips32cpu_7_1200mv_85c_slow.vho in folder \"/home/engl/git/mips32cpu/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1561450733105 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mips32cpu_7_1200mv_0c_slow.vho /home/engl/git/mips32cpu/quartus/simulation/modelsim/ simulation " "Generated file mips32cpu_7_1200mv_0c_slow.vho in folder \"/home/engl/git/mips32cpu/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1561450733737 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mips32cpu_min_1200mv_0c_fast.vho /home/engl/git/mips32cpu/quartus/simulation/modelsim/ simulation " "Generated file mips32cpu_min_1200mv_0c_fast.vho in folder \"/home/engl/git/mips32cpu/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1561450734367 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mips32cpu.vho /home/engl/git/mips32cpu/quartus/simulation/modelsim/ simulation " "Generated file mips32cpu.vho in folder \"/home/engl/git/mips32cpu/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1561450734995 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mips32cpu_7_1200mv_85c_vhd_slow.sdo /home/engl/git/mips32cpu/quartus/simulation/modelsim/ simulation " "Generated file mips32cpu_7_1200mv_85c_vhd_slow.sdo in folder \"/home/engl/git/mips32cpu/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1561450735445 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mips32cpu_7_1200mv_0c_vhd_slow.sdo /home/engl/git/mips32cpu/quartus/simulation/modelsim/ simulation " "Generated file mips32cpu_7_1200mv_0c_vhd_slow.sdo in folder \"/home/engl/git/mips32cpu/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1561450735888 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mips32cpu_min_1200mv_0c_vhd_fast.sdo /home/engl/git/mips32cpu/quartus/simulation/modelsim/ simulation " "Generated file mips32cpu_min_1200mv_0c_vhd_fast.sdo in folder \"/home/engl/git/mips32cpu/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1561450736328 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mips32cpu_vhd.sdo /home/engl/git/mips32cpu/quartus/simulation/modelsim/ simulation " "Generated file mips32cpu_vhd.sdo in folder \"/home/engl/git/mips32cpu/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1561450736774 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1079 " "Peak virtual memory: 1079 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561450736855 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 25 10:18:56 2019 " "Processing ended: Tue Jun 25 10:18:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561450736855 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561450736855 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561450736855 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1561450736855 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 9 s " "Quartus Prime Full Compilation was successful. 0 errors, 9 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1561450737005 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1561452350777 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561452350778 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 25 10:45:50 2019 " "Processing started: Tue Jun 25 10:45:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561452350778 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1561452350778 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp mips32cpu -c mips32cpu --netlist_type=sgate " "Command: quartus_npp mips32cpu -c mips32cpu --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1561452350778 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1561452350879 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "796 " "Peak virtual memory: 796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561452351311 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 25 10:45:51 2019 " "Processing ended: Tue Jun 25 10:45:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561452351311 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561452351311 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561452351311 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1561452351311 ""}
