/home/valerio/Scrivania/RIOT_devices/RIOT/tests/pkg_semtech-loramac/bin/b-l072z-lrwan1/core/bitarithm.o: \
 /home/valerio/Scrivania/RIOT_devices/RIOT/core/bitarithm.c \
 /home/valerio/Scrivania/RIOT_devices/RIOT/tests/pkg_semtech-loramac/bin/b-l072z-lrwan1/riotbuild/riotbuild.h \
 /opt/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/stdio.h \
 /opt/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/_ansi.h \
 /opt/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/newlib-nano/newlib.h \
 /opt/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/_newlib_version.h \
 /opt/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/config.h \
 /opt/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/machine/ieeefp.h \
 /opt/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/features.h \
 /opt/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/cdefs.h \
 /opt/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/machine/_default_types.h \
 /opt/gcc-arm-none-eabi-7-2018-q2-update/lib/gcc/arm-none-eabi/7.3.1/include/stddef.h \
 /opt/gcc-arm-none-eabi-7-2018-q2-update/lib/gcc/arm-none-eabi/7.3.1/include/stdarg.h \
 /opt/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/reent.h \
 /opt/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/_ansi.h \
 /opt/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/_types.h \
 /opt/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/machine/_types.h \
 /opt/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/lock.h \
 /opt/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/types.h \
 /opt/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/_stdint.h \
 /opt/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/_pthreadtypes.h \
 /opt/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/machine/types.h \
 /opt/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/stdio.h \
 /home/valerio/Scrivania/RIOT_devices/RIOT/core/include/bitarithm.h \
 /opt/gcc-arm-none-eabi-7-2018-q2-update/lib/gcc/arm-none-eabi/7.3.1/include/stdint.h \
 /opt/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/stdint.h \
 /opt/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/_intsup.h \
 /home/valerio/Scrivania/RIOT_devices/RIOT/cpu/stm32l0/include/cpu_conf.h \
 /home/valerio/Scrivania/RIOT_devices/RIOT/cpu/cortexm_common/include/cpu_conf_common.h \
 /home/valerio/Scrivania/RIOT_devices/RIOT/cpu/stm32l0/include/vendor/stm32l0xx.h \
 /home/valerio/Scrivania/RIOT_devices/RIOT/cpu/stm32l0/include/vendor/stm32l072xx.h \
 /home/valerio/Scrivania/RIOT_devices/RIOT/cpu/cortexm_common/include/vendor/core_cm0plus.h \
 /home/valerio/Scrivania/RIOT_devices/RIOT/cpu/cortexm_common/include/vendor/cmsis_version.h \
 /home/valerio/Scrivania/RIOT_devices/RIOT/cpu/cortexm_common/include/vendor/cmsis_compiler.h \
 /home/valerio/Scrivania/RIOT_devices/RIOT/cpu/cortexm_common/include/vendor/cmsis_gcc.h

/home/valerio/Scrivania/RIOT_devices/RIOT/tests/pkg_semtech-loramac/bin/b-l072z-lrwan1/riotbuild/riotbuild.h:

/opt/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/stdio.h:

/opt/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/_ansi.h:

/opt/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/newlib-nano/newlib.h:

/opt/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/_newlib_version.h:

/opt/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/config.h:

/opt/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/machine/ieeefp.h:

/opt/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/features.h:

/opt/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/cdefs.h:

/opt/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/machine/_default_types.h:

/opt/gcc-arm-none-eabi-7-2018-q2-update/lib/gcc/arm-none-eabi/7.3.1/include/stddef.h:

/opt/gcc-arm-none-eabi-7-2018-q2-update/lib/gcc/arm-none-eabi/7.3.1/include/stdarg.h:

/opt/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/reent.h:

/opt/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/_ansi.h:

/opt/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/_types.h:

/opt/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/machine/_types.h:

/opt/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/lock.h:

/opt/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/types.h:

/opt/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/_stdint.h:

/opt/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/_pthreadtypes.h:

/opt/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/machine/types.h:

/opt/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/stdio.h:

/home/valerio/Scrivania/RIOT_devices/RIOT/core/include/bitarithm.h:

/opt/gcc-arm-none-eabi-7-2018-q2-update/lib/gcc/arm-none-eabi/7.3.1/include/stdint.h:

/opt/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/stdint.h:

/opt/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/_intsup.h:

/home/valerio/Scrivania/RIOT_devices/RIOT/cpu/stm32l0/include/cpu_conf.h:

/home/valerio/Scrivania/RIOT_devices/RIOT/cpu/cortexm_common/include/cpu_conf_common.h:

/home/valerio/Scrivania/RIOT_devices/RIOT/cpu/stm32l0/include/vendor/stm32l0xx.h:

/home/valerio/Scrivania/RIOT_devices/RIOT/cpu/stm32l0/include/vendor/stm32l072xx.h:

/home/valerio/Scrivania/RIOT_devices/RIOT/cpu/cortexm_common/include/vendor/core_cm0plus.h:

/home/valerio/Scrivania/RIOT_devices/RIOT/cpu/cortexm_common/include/vendor/cmsis_version.h:

/home/valerio/Scrivania/RIOT_devices/RIOT/cpu/cortexm_common/include/vendor/cmsis_compiler.h:

/home/valerio/Scrivania/RIOT_devices/RIOT/cpu/cortexm_common/include/vendor/cmsis_gcc.h:
