// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_10 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_380_p2;
reg   [0:0] icmp_ln86_reg_1378;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1378_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1378_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1378_pp0_iter3_reg;
wire   [0:0] icmp_ln86_256_fu_386_p2;
reg   [0:0] icmp_ln86_256_reg_1389;
wire   [0:0] icmp_ln86_257_fu_392_p2;
reg   [0:0] icmp_ln86_257_reg_1394;
reg   [0:0] icmp_ln86_257_reg_1394_pp0_iter1_reg;
reg   [0:0] icmp_ln86_257_reg_1394_pp0_iter2_reg;
wire   [0:0] icmp_ln86_2033_fu_408_p2;
reg   [0:0] icmp_ln86_2033_reg_1400;
wire   [0:0] icmp_ln86_259_fu_414_p2;
reg   [0:0] icmp_ln86_259_reg_1406;
reg   [0:0] icmp_ln86_259_reg_1406_pp0_iter1_reg;
wire   [0:0] icmp_ln86_260_fu_420_p2;
reg   [0:0] icmp_ln86_260_reg_1412;
reg   [0:0] icmp_ln86_260_reg_1412_pp0_iter1_reg;
reg   [0:0] icmp_ln86_260_reg_1412_pp0_iter2_reg;
reg   [0:0] icmp_ln86_260_reg_1412_pp0_iter3_reg;
wire   [0:0] icmp_ln86_261_fu_426_p2;
reg   [0:0] icmp_ln86_261_reg_1418;
reg   [0:0] icmp_ln86_261_reg_1418_pp0_iter1_reg;
reg   [0:0] icmp_ln86_261_reg_1418_pp0_iter2_reg;
reg   [0:0] icmp_ln86_261_reg_1418_pp0_iter3_reg;
wire   [0:0] icmp_ln86_262_fu_432_p2;
reg   [0:0] icmp_ln86_262_reg_1424;
wire   [0:0] icmp_ln86_263_fu_438_p2;
reg   [0:0] icmp_ln86_263_reg_1430;
reg   [0:0] icmp_ln86_263_reg_1430_pp0_iter1_reg;
wire   [0:0] icmp_ln86_264_fu_444_p2;
reg   [0:0] icmp_ln86_264_reg_1436;
reg   [0:0] icmp_ln86_264_reg_1436_pp0_iter1_reg;
reg   [0:0] icmp_ln86_264_reg_1436_pp0_iter2_reg;
wire   [0:0] icmp_ln86_265_fu_450_p2;
reg   [0:0] icmp_ln86_265_reg_1442;
reg   [0:0] icmp_ln86_265_reg_1442_pp0_iter1_reg;
reg   [0:0] icmp_ln86_265_reg_1442_pp0_iter2_reg;
reg   [0:0] icmp_ln86_265_reg_1442_pp0_iter3_reg;
wire   [0:0] icmp_ln86_266_fu_456_p2;
reg   [0:0] icmp_ln86_266_reg_1448;
reg   [0:0] icmp_ln86_266_reg_1448_pp0_iter1_reg;
reg   [0:0] icmp_ln86_266_reg_1448_pp0_iter2_reg;
reg   [0:0] icmp_ln86_266_reg_1448_pp0_iter3_reg;
wire   [0:0] icmp_ln86_267_fu_462_p2;
reg   [0:0] icmp_ln86_267_reg_1454;
reg   [0:0] icmp_ln86_267_reg_1454_pp0_iter1_reg;
reg   [0:0] icmp_ln86_267_reg_1454_pp0_iter2_reg;
reg   [0:0] icmp_ln86_267_reg_1454_pp0_iter3_reg;
reg   [0:0] icmp_ln86_267_reg_1454_pp0_iter4_reg;
wire   [0:0] icmp_ln86_268_fu_468_p2;
reg   [0:0] icmp_ln86_268_reg_1460;
reg   [0:0] icmp_ln86_268_reg_1460_pp0_iter1_reg;
reg   [0:0] icmp_ln86_268_reg_1460_pp0_iter2_reg;
reg   [0:0] icmp_ln86_268_reg_1460_pp0_iter3_reg;
reg   [0:0] icmp_ln86_268_reg_1460_pp0_iter4_reg;
reg   [0:0] icmp_ln86_268_reg_1460_pp0_iter5_reg;
wire   [0:0] icmp_ln86_269_fu_474_p2;
reg   [0:0] icmp_ln86_269_reg_1466;
reg   [0:0] icmp_ln86_269_reg_1466_pp0_iter1_reg;
reg   [0:0] icmp_ln86_269_reg_1466_pp0_iter2_reg;
reg   [0:0] icmp_ln86_269_reg_1466_pp0_iter3_reg;
reg   [0:0] icmp_ln86_269_reg_1466_pp0_iter4_reg;
reg   [0:0] icmp_ln86_269_reg_1466_pp0_iter5_reg;
reg   [0:0] icmp_ln86_269_reg_1466_pp0_iter6_reg;
wire   [0:0] icmp_ln86_270_fu_480_p2;
reg   [0:0] icmp_ln86_270_reg_1472;
reg   [0:0] icmp_ln86_270_reg_1472_pp0_iter1_reg;
wire   [0:0] icmp_ln86_271_fu_486_p2;
reg   [0:0] icmp_ln86_271_reg_1477;
wire   [0:0] icmp_ln86_272_fu_492_p2;
reg   [0:0] icmp_ln86_272_reg_1482;
reg   [0:0] icmp_ln86_272_reg_1482_pp0_iter1_reg;
wire   [0:0] icmp_ln86_273_fu_498_p2;
reg   [0:0] icmp_ln86_273_reg_1487;
reg   [0:0] icmp_ln86_273_reg_1487_pp0_iter1_reg;
wire   [0:0] icmp_ln86_274_fu_504_p2;
reg   [0:0] icmp_ln86_274_reg_1492;
reg   [0:0] icmp_ln86_274_reg_1492_pp0_iter1_reg;
reg   [0:0] icmp_ln86_274_reg_1492_pp0_iter2_reg;
wire   [0:0] icmp_ln86_275_fu_510_p2;
reg   [0:0] icmp_ln86_275_reg_1497;
reg   [0:0] icmp_ln86_275_reg_1497_pp0_iter1_reg;
reg   [0:0] icmp_ln86_275_reg_1497_pp0_iter2_reg;
wire   [0:0] icmp_ln86_276_fu_516_p2;
reg   [0:0] icmp_ln86_276_reg_1502;
reg   [0:0] icmp_ln86_276_reg_1502_pp0_iter1_reg;
reg   [0:0] icmp_ln86_276_reg_1502_pp0_iter2_reg;
wire   [0:0] icmp_ln86_277_fu_522_p2;
reg   [0:0] icmp_ln86_277_reg_1507;
reg   [0:0] icmp_ln86_277_reg_1507_pp0_iter1_reg;
reg   [0:0] icmp_ln86_277_reg_1507_pp0_iter2_reg;
reg   [0:0] icmp_ln86_277_reg_1507_pp0_iter3_reg;
wire   [0:0] icmp_ln86_278_fu_528_p2;
reg   [0:0] icmp_ln86_278_reg_1512;
reg   [0:0] icmp_ln86_278_reg_1512_pp0_iter1_reg;
reg   [0:0] icmp_ln86_278_reg_1512_pp0_iter2_reg;
reg   [0:0] icmp_ln86_278_reg_1512_pp0_iter3_reg;
wire   [0:0] icmp_ln86_279_fu_534_p2;
reg   [0:0] icmp_ln86_279_reg_1517;
reg   [0:0] icmp_ln86_279_reg_1517_pp0_iter1_reg;
reg   [0:0] icmp_ln86_279_reg_1517_pp0_iter2_reg;
reg   [0:0] icmp_ln86_279_reg_1517_pp0_iter3_reg;
wire   [0:0] icmp_ln86_280_fu_540_p2;
reg   [0:0] icmp_ln86_280_reg_1522;
reg   [0:0] icmp_ln86_280_reg_1522_pp0_iter1_reg;
reg   [0:0] icmp_ln86_280_reg_1522_pp0_iter2_reg;
reg   [0:0] icmp_ln86_280_reg_1522_pp0_iter3_reg;
reg   [0:0] icmp_ln86_280_reg_1522_pp0_iter4_reg;
wire   [0:0] icmp_ln86_281_fu_546_p2;
reg   [0:0] icmp_ln86_281_reg_1527;
reg   [0:0] icmp_ln86_281_reg_1527_pp0_iter1_reg;
reg   [0:0] icmp_ln86_281_reg_1527_pp0_iter2_reg;
reg   [0:0] icmp_ln86_281_reg_1527_pp0_iter3_reg;
reg   [0:0] icmp_ln86_281_reg_1527_pp0_iter4_reg;
wire   [0:0] icmp_ln86_282_fu_552_p2;
reg   [0:0] icmp_ln86_282_reg_1532;
reg   [0:0] icmp_ln86_282_reg_1532_pp0_iter1_reg;
reg   [0:0] icmp_ln86_282_reg_1532_pp0_iter2_reg;
reg   [0:0] icmp_ln86_282_reg_1532_pp0_iter3_reg;
reg   [0:0] icmp_ln86_282_reg_1532_pp0_iter4_reg;
wire   [0:0] icmp_ln86_283_fu_558_p2;
reg   [0:0] icmp_ln86_283_reg_1537;
reg   [0:0] icmp_ln86_283_reg_1537_pp0_iter1_reg;
reg   [0:0] icmp_ln86_283_reg_1537_pp0_iter2_reg;
reg   [0:0] icmp_ln86_283_reg_1537_pp0_iter3_reg;
reg   [0:0] icmp_ln86_283_reg_1537_pp0_iter4_reg;
reg   [0:0] icmp_ln86_283_reg_1537_pp0_iter5_reg;
wire   [0:0] icmp_ln86_284_fu_564_p2;
reg   [0:0] icmp_ln86_284_reg_1542;
reg   [0:0] icmp_ln86_284_reg_1542_pp0_iter1_reg;
reg   [0:0] icmp_ln86_284_reg_1542_pp0_iter2_reg;
reg   [0:0] icmp_ln86_284_reg_1542_pp0_iter3_reg;
reg   [0:0] icmp_ln86_284_reg_1542_pp0_iter4_reg;
reg   [0:0] icmp_ln86_284_reg_1542_pp0_iter5_reg;
wire   [0:0] icmp_ln86_285_fu_570_p2;
reg   [0:0] icmp_ln86_285_reg_1547;
reg   [0:0] icmp_ln86_285_reg_1547_pp0_iter1_reg;
reg   [0:0] icmp_ln86_285_reg_1547_pp0_iter2_reg;
reg   [0:0] icmp_ln86_285_reg_1547_pp0_iter3_reg;
reg   [0:0] icmp_ln86_285_reg_1547_pp0_iter4_reg;
reg   [0:0] icmp_ln86_285_reg_1547_pp0_iter5_reg;
reg   [0:0] icmp_ln86_285_reg_1547_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_576_p2;
reg   [0:0] and_ln102_reg_1552;
reg   [0:0] and_ln102_reg_1552_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1552_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_587_p2;
reg   [0:0] and_ln104_reg_1562;
wire   [0:0] and_ln102_246_fu_592_p2;
reg   [0:0] and_ln102_246_reg_1568;
wire   [0:0] and_ln104_50_fu_601_p2;
reg   [0:0] and_ln104_50_reg_1575;
wire   [0:0] and_ln102_250_fu_606_p2;
reg   [0:0] and_ln102_250_reg_1580;
wire   [0:0] and_ln102_251_fu_616_p2;
reg   [0:0] and_ln102_251_reg_1586;
wire   [0:0] or_ln117_fu_632_p2;
reg   [0:0] or_ln117_reg_1592;
wire   [0:0] xor_ln104_fu_638_p2;
reg   [0:0] xor_ln104_reg_1597;
wire   [0:0] and_ln102_247_fu_643_p2;
reg   [0:0] and_ln102_247_reg_1603;
wire   [0:0] and_ln104_51_fu_652_p2;
reg   [0:0] and_ln104_51_reg_1609;
reg   [0:0] and_ln104_51_reg_1609_pp0_iter3_reg;
wire   [0:0] and_ln102_252_fu_662_p2;
reg   [0:0] and_ln102_252_reg_1615;
wire   [3:0] select_ln117_255_fu_763_p3;
reg   [3:0] select_ln117_255_reg_1620;
wire   [0:0] or_ln117_245_fu_770_p2;
reg   [0:0] or_ln117_245_reg_1625;
wire   [0:0] and_ln102_245_fu_775_p2;
reg   [0:0] and_ln102_245_reg_1631;
wire   [0:0] and_ln104_49_fu_784_p2;
reg   [0:0] and_ln104_49_reg_1637;
wire   [0:0] and_ln102_248_fu_789_p2;
reg   [0:0] and_ln102_248_reg_1643;
wire   [0:0] and_ln102_254_fu_803_p2;
reg   [0:0] and_ln102_254_reg_1649;
wire   [0:0] or_ln117_249_fu_877_p2;
reg   [0:0] or_ln117_249_reg_1655;
wire   [3:0] select_ln117_261_fu_891_p3;
reg   [3:0] select_ln117_261_reg_1660;
wire   [0:0] and_ln104_52_fu_904_p2;
reg   [0:0] and_ln104_52_reg_1665;
wire   [0:0] and_ln102_249_fu_909_p2;
reg   [0:0] and_ln102_249_reg_1670;
reg   [0:0] and_ln102_249_reg_1670_pp0_iter5_reg;
wire   [0:0] and_ln104_53_fu_918_p2;
reg   [0:0] and_ln104_53_reg_1677;
reg   [0:0] and_ln104_53_reg_1677_pp0_iter5_reg;
reg   [0:0] and_ln104_53_reg_1677_pp0_iter6_reg;
wire   [0:0] and_ln102_255_fu_933_p2;
reg   [0:0] and_ln102_255_reg_1683;
wire   [0:0] or_ln117_254_fu_1016_p2;
reg   [0:0] or_ln117_254_reg_1688;
wire   [4:0] select_ln117_267_fu_1028_p3;
reg   [4:0] select_ln117_267_reg_1693;
wire   [0:0] or_ln117_256_fu_1036_p2;
reg   [0:0] or_ln117_256_reg_1698;
wire   [0:0] or_ln117_258_fu_1042_p2;
reg   [0:0] or_ln117_258_reg_1704;
reg   [0:0] or_ln117_258_reg_1704_pp0_iter5_reg;
wire   [0:0] or_ln117_260_fu_1118_p2;
reg   [0:0] or_ln117_260_reg_1712;
wire   [4:0] select_ln117_273_fu_1131_p3;
reg   [4:0] select_ln117_273_reg_1717;
wire   [0:0] or_ln117_264_fu_1193_p2;
reg   [0:0] or_ln117_264_reg_1722;
wire   [4:0] select_ln117_277_fu_1207_p3;
reg   [4:0] select_ln117_277_reg_1727;
wire    ap_block_pp0_stage0;
wire   [16:0] tmp_fu_398_p4;
wire   [0:0] xor_ln104_123_fu_582_p2;
wire   [0:0] xor_ln104_125_fu_596_p2;
wire   [0:0] xor_ln104_129_fu_611_p2;
wire   [0:0] and_ln102_274_fu_621_p2;
wire   [0:0] and_ln102_259_fu_626_p2;
wire   [0:0] xor_ln104_126_fu_647_p2;
wire   [0:0] xor_ln104_130_fu_657_p2;
wire   [0:0] and_ln102_275_fu_675_p2;
wire   [0:0] and_ln102_258_fu_667_p2;
wire   [0:0] xor_ln117_fu_685_p2;
wire   [1:0] zext_ln117_fu_691_p1;
wire   [1:0] select_ln117_fu_695_p3;
wire   [1:0] select_ln117_250_fu_702_p3;
wire   [0:0] and_ln102_260_fu_671_p2;
wire   [2:0] zext_ln117_27_fu_709_p1;
wire   [0:0] or_ln117_241_fu_713_p2;
wire   [2:0] select_ln117_251_fu_718_p3;
wire   [0:0] or_ln117_242_fu_725_p2;
wire   [0:0] and_ln102_261_fu_680_p2;
wire   [2:0] select_ln117_252_fu_729_p3;
wire   [0:0] or_ln117_243_fu_737_p2;
wire   [2:0] select_ln117_253_fu_743_p3;
wire   [2:0] select_ln117_254_fu_751_p3;
wire   [3:0] zext_ln117_28_fu_759_p1;
wire   [0:0] xor_ln104_124_fu_779_p2;
wire   [0:0] xor_ln104_131_fu_794_p2;
wire   [0:0] and_ln102_276_fu_812_p2;
wire   [0:0] and_ln102_253_fu_799_p2;
wire   [0:0] and_ln102_262_fu_808_p2;
wire   [0:0] or_ln117_244_fu_827_p2;
wire   [0:0] and_ln102_263_fu_817_p2;
wire   [3:0] select_ln117_256_fu_832_p3;
wire   [0:0] or_ln117_246_fu_839_p2;
wire   [3:0] select_ln117_257_fu_844_p3;
wire   [0:0] or_ln117_247_fu_851_p2;
wire   [0:0] and_ln102_264_fu_822_p2;
wire   [3:0] select_ln117_258_fu_855_p3;
wire   [0:0] or_ln117_248_fu_863_p2;
wire   [3:0] select_ln117_259_fu_869_p3;
wire   [3:0] select_ln117_260_fu_883_p3;
wire   [0:0] xor_ln104_127_fu_899_p2;
wire   [0:0] xor_ln104_128_fu_913_p2;
wire   [0:0] xor_ln104_132_fu_923_p2;
wire   [0:0] and_ln102_277_fu_938_p2;
wire   [0:0] xor_ln104_133_fu_928_p2;
wire   [0:0] and_ln102_278_fu_952_p2;
wire   [0:0] and_ln102_265_fu_943_p2;
wire   [0:0] or_ln117_250_fu_962_p2;
wire   [3:0] select_ln117_262_fu_967_p3;
wire   [0:0] and_ln102_266_fu_948_p2;
wire   [4:0] zext_ln117_29_fu_974_p1;
wire   [0:0] or_ln117_251_fu_978_p2;
wire   [4:0] select_ln117_263_fu_983_p3;
wire   [0:0] or_ln117_252_fu_990_p2;
wire   [0:0] and_ln102_267_fu_957_p2;
wire   [4:0] select_ln117_264_fu_994_p3;
wire   [0:0] or_ln117_253_fu_1002_p2;
wire   [4:0] select_ln117_265_fu_1008_p3;
wire   [4:0] select_ln117_266_fu_1020_p3;
wire   [0:0] xor_ln104_134_fu_1046_p2;
wire   [0:0] and_ln102_279_fu_1059_p2;
wire   [0:0] and_ln102_256_fu_1051_p2;
wire   [0:0] and_ln102_268_fu_1055_p2;
wire   [0:0] or_ln117_255_fu_1074_p2;
wire   [0:0] and_ln102_269_fu_1064_p2;
wire   [4:0] select_ln117_268_fu_1079_p3;
wire   [0:0] or_ln117_257_fu_1086_p2;
wire   [4:0] select_ln117_269_fu_1091_p3;
wire   [0:0] and_ln102_270_fu_1069_p2;
wire   [4:0] select_ln117_270_fu_1098_p3;
wire   [0:0] or_ln117_259_fu_1106_p2;
wire   [4:0] select_ln117_271_fu_1111_p3;
wire   [4:0] select_ln117_272_fu_1123_p3;
wire   [0:0] xor_ln104_135_fu_1139_p2;
wire   [0:0] and_ln102_280_fu_1148_p2;
wire   [0:0] and_ln102_257_fu_1144_p2;
wire   [0:0] and_ln102_271_fu_1153_p2;
wire   [0:0] or_ln117_261_fu_1163_p2;
wire   [0:0] or_ln117_262_fu_1168_p2;
wire   [0:0] and_ln102_272_fu_1158_p2;
wire   [4:0] select_ln117_274_fu_1172_p3;
wire   [0:0] or_ln117_263_fu_1179_p2;
wire   [4:0] select_ln117_275_fu_1185_p3;
wire   [4:0] select_ln117_276_fu_1199_p3;
wire   [0:0] xor_ln104_136_fu_1215_p2;
wire   [0:0] and_ln102_281_fu_1220_p2;
wire   [0:0] and_ln102_273_fu_1225_p2;
wire   [0:0] or_ln117_265_fu_1230_p2;
wire   [11:0] agg_result_fu_1242_p65;
wire   [4:0] agg_result_fu_1242_p66;
wire   [11:0] agg_result_fu_1242_p67;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
wire   [4:0] agg_result_fu_1242_p1;
wire   [4:0] agg_result_fu_1242_p3;
wire   [4:0] agg_result_fu_1242_p5;
wire   [4:0] agg_result_fu_1242_p7;
wire   [4:0] agg_result_fu_1242_p9;
wire   [4:0] agg_result_fu_1242_p11;
wire   [4:0] agg_result_fu_1242_p13;
wire   [4:0] agg_result_fu_1242_p15;
wire   [4:0] agg_result_fu_1242_p17;
wire   [4:0] agg_result_fu_1242_p19;
wire   [4:0] agg_result_fu_1242_p21;
wire   [4:0] agg_result_fu_1242_p23;
wire   [4:0] agg_result_fu_1242_p25;
wire   [4:0] agg_result_fu_1242_p27;
wire   [4:0] agg_result_fu_1242_p29;
wire   [4:0] agg_result_fu_1242_p31;
wire  signed [4:0] agg_result_fu_1242_p33;
wire  signed [4:0] agg_result_fu_1242_p35;
wire  signed [4:0] agg_result_fu_1242_p37;
wire  signed [4:0] agg_result_fu_1242_p39;
wire  signed [4:0] agg_result_fu_1242_p41;
wire  signed [4:0] agg_result_fu_1242_p43;
wire  signed [4:0] agg_result_fu_1242_p45;
wire  signed [4:0] agg_result_fu_1242_p47;
wire  signed [4:0] agg_result_fu_1242_p49;
wire  signed [4:0] agg_result_fu_1242_p51;
wire  signed [4:0] agg_result_fu_1242_p53;
wire  signed [4:0] agg_result_fu_1242_p55;
wire  signed [4:0] agg_result_fu_1242_p57;
wire  signed [4:0] agg_result_fu_1242_p59;
wire  signed [4:0] agg_result_fu_1242_p61;
wire  signed [4:0] agg_result_fu_1242_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_12_1_1_x1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 12 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_65_5_12_1_1_x1_U318(
    .din0(12'd3651),
    .din1(12'd3854),
    .din2(12'd20),
    .din3(12'd1656),
    .din4(12'd362),
    .din5(12'd3717),
    .din6(12'd3779),
    .din7(12'd20),
    .din8(12'd3571),
    .din9(12'd733),
    .din10(12'd3764),
    .din11(12'd3634),
    .din12(12'd3732),
    .din13(12'd3588),
    .din14(12'd285),
    .din15(12'd3823),
    .din16(12'd146),
    .din17(12'd486),
    .din18(12'd3770),
    .din19(12'd182),
    .din20(12'd3966),
    .din21(12'd337),
    .din22(12'd2837),
    .din23(12'd3535),
    .din24(12'd448),
    .din25(12'd116),
    .din26(12'd593),
    .din27(12'd279),
    .din28(12'd16),
    .din29(12'd3706),
    .din30(12'd4001),
    .din31(12'd425),
    .def(agg_result_fu_1242_p65),
    .sel(agg_result_fu_1242_p66),
    .dout(agg_result_fu_1242_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_245_reg_1631 <= and_ln102_245_fu_775_p2;
        and_ln102_246_reg_1568 <= and_ln102_246_fu_592_p2;
        and_ln102_247_reg_1603 <= and_ln102_247_fu_643_p2;
        and_ln102_248_reg_1643 <= and_ln102_248_fu_789_p2;
        and_ln102_249_reg_1670 <= and_ln102_249_fu_909_p2;
        and_ln102_249_reg_1670_pp0_iter5_reg <= and_ln102_249_reg_1670;
        and_ln102_250_reg_1580 <= and_ln102_250_fu_606_p2;
        and_ln102_251_reg_1586 <= and_ln102_251_fu_616_p2;
        and_ln102_252_reg_1615 <= and_ln102_252_fu_662_p2;
        and_ln102_254_reg_1649 <= and_ln102_254_fu_803_p2;
        and_ln102_255_reg_1683 <= and_ln102_255_fu_933_p2;
        and_ln102_reg_1552 <= and_ln102_fu_576_p2;
        and_ln102_reg_1552_pp0_iter1_reg <= and_ln102_reg_1552;
        and_ln102_reg_1552_pp0_iter2_reg <= and_ln102_reg_1552_pp0_iter1_reg;
        and_ln104_49_reg_1637 <= and_ln104_49_fu_784_p2;
        and_ln104_50_reg_1575 <= and_ln104_50_fu_601_p2;
        and_ln104_51_reg_1609 <= and_ln104_51_fu_652_p2;
        and_ln104_51_reg_1609_pp0_iter3_reg <= and_ln104_51_reg_1609;
        and_ln104_52_reg_1665 <= and_ln104_52_fu_904_p2;
        and_ln104_53_reg_1677 <= and_ln104_53_fu_918_p2;
        and_ln104_53_reg_1677_pp0_iter5_reg <= and_ln104_53_reg_1677;
        and_ln104_53_reg_1677_pp0_iter6_reg <= and_ln104_53_reg_1677_pp0_iter5_reg;
        and_ln104_reg_1562 <= and_ln104_fu_587_p2;
        icmp_ln86_2033_reg_1400 <= icmp_ln86_2033_fu_408_p2;
        icmp_ln86_256_reg_1389 <= icmp_ln86_256_fu_386_p2;
        icmp_ln86_257_reg_1394 <= icmp_ln86_257_fu_392_p2;
        icmp_ln86_257_reg_1394_pp0_iter1_reg <= icmp_ln86_257_reg_1394;
        icmp_ln86_257_reg_1394_pp0_iter2_reg <= icmp_ln86_257_reg_1394_pp0_iter1_reg;
        icmp_ln86_259_reg_1406 <= icmp_ln86_259_fu_414_p2;
        icmp_ln86_259_reg_1406_pp0_iter1_reg <= icmp_ln86_259_reg_1406;
        icmp_ln86_260_reg_1412 <= icmp_ln86_260_fu_420_p2;
        icmp_ln86_260_reg_1412_pp0_iter1_reg <= icmp_ln86_260_reg_1412;
        icmp_ln86_260_reg_1412_pp0_iter2_reg <= icmp_ln86_260_reg_1412_pp0_iter1_reg;
        icmp_ln86_260_reg_1412_pp0_iter3_reg <= icmp_ln86_260_reg_1412_pp0_iter2_reg;
        icmp_ln86_261_reg_1418 <= icmp_ln86_261_fu_426_p2;
        icmp_ln86_261_reg_1418_pp0_iter1_reg <= icmp_ln86_261_reg_1418;
        icmp_ln86_261_reg_1418_pp0_iter2_reg <= icmp_ln86_261_reg_1418_pp0_iter1_reg;
        icmp_ln86_261_reg_1418_pp0_iter3_reg <= icmp_ln86_261_reg_1418_pp0_iter2_reg;
        icmp_ln86_262_reg_1424 <= icmp_ln86_262_fu_432_p2;
        icmp_ln86_263_reg_1430 <= icmp_ln86_263_fu_438_p2;
        icmp_ln86_263_reg_1430_pp0_iter1_reg <= icmp_ln86_263_reg_1430;
        icmp_ln86_264_reg_1436 <= icmp_ln86_264_fu_444_p2;
        icmp_ln86_264_reg_1436_pp0_iter1_reg <= icmp_ln86_264_reg_1436;
        icmp_ln86_264_reg_1436_pp0_iter2_reg <= icmp_ln86_264_reg_1436_pp0_iter1_reg;
        icmp_ln86_265_reg_1442 <= icmp_ln86_265_fu_450_p2;
        icmp_ln86_265_reg_1442_pp0_iter1_reg <= icmp_ln86_265_reg_1442;
        icmp_ln86_265_reg_1442_pp0_iter2_reg <= icmp_ln86_265_reg_1442_pp0_iter1_reg;
        icmp_ln86_265_reg_1442_pp0_iter3_reg <= icmp_ln86_265_reg_1442_pp0_iter2_reg;
        icmp_ln86_266_reg_1448 <= icmp_ln86_266_fu_456_p2;
        icmp_ln86_266_reg_1448_pp0_iter1_reg <= icmp_ln86_266_reg_1448;
        icmp_ln86_266_reg_1448_pp0_iter2_reg <= icmp_ln86_266_reg_1448_pp0_iter1_reg;
        icmp_ln86_266_reg_1448_pp0_iter3_reg <= icmp_ln86_266_reg_1448_pp0_iter2_reg;
        icmp_ln86_267_reg_1454 <= icmp_ln86_267_fu_462_p2;
        icmp_ln86_267_reg_1454_pp0_iter1_reg <= icmp_ln86_267_reg_1454;
        icmp_ln86_267_reg_1454_pp0_iter2_reg <= icmp_ln86_267_reg_1454_pp0_iter1_reg;
        icmp_ln86_267_reg_1454_pp0_iter3_reg <= icmp_ln86_267_reg_1454_pp0_iter2_reg;
        icmp_ln86_267_reg_1454_pp0_iter4_reg <= icmp_ln86_267_reg_1454_pp0_iter3_reg;
        icmp_ln86_268_reg_1460 <= icmp_ln86_268_fu_468_p2;
        icmp_ln86_268_reg_1460_pp0_iter1_reg <= icmp_ln86_268_reg_1460;
        icmp_ln86_268_reg_1460_pp0_iter2_reg <= icmp_ln86_268_reg_1460_pp0_iter1_reg;
        icmp_ln86_268_reg_1460_pp0_iter3_reg <= icmp_ln86_268_reg_1460_pp0_iter2_reg;
        icmp_ln86_268_reg_1460_pp0_iter4_reg <= icmp_ln86_268_reg_1460_pp0_iter3_reg;
        icmp_ln86_268_reg_1460_pp0_iter5_reg <= icmp_ln86_268_reg_1460_pp0_iter4_reg;
        icmp_ln86_269_reg_1466 <= icmp_ln86_269_fu_474_p2;
        icmp_ln86_269_reg_1466_pp0_iter1_reg <= icmp_ln86_269_reg_1466;
        icmp_ln86_269_reg_1466_pp0_iter2_reg <= icmp_ln86_269_reg_1466_pp0_iter1_reg;
        icmp_ln86_269_reg_1466_pp0_iter3_reg <= icmp_ln86_269_reg_1466_pp0_iter2_reg;
        icmp_ln86_269_reg_1466_pp0_iter4_reg <= icmp_ln86_269_reg_1466_pp0_iter3_reg;
        icmp_ln86_269_reg_1466_pp0_iter5_reg <= icmp_ln86_269_reg_1466_pp0_iter4_reg;
        icmp_ln86_269_reg_1466_pp0_iter6_reg <= icmp_ln86_269_reg_1466_pp0_iter5_reg;
        icmp_ln86_270_reg_1472 <= icmp_ln86_270_fu_480_p2;
        icmp_ln86_270_reg_1472_pp0_iter1_reg <= icmp_ln86_270_reg_1472;
        icmp_ln86_271_reg_1477 <= icmp_ln86_271_fu_486_p2;
        icmp_ln86_272_reg_1482 <= icmp_ln86_272_fu_492_p2;
        icmp_ln86_272_reg_1482_pp0_iter1_reg <= icmp_ln86_272_reg_1482;
        icmp_ln86_273_reg_1487 <= icmp_ln86_273_fu_498_p2;
        icmp_ln86_273_reg_1487_pp0_iter1_reg <= icmp_ln86_273_reg_1487;
        icmp_ln86_274_reg_1492 <= icmp_ln86_274_fu_504_p2;
        icmp_ln86_274_reg_1492_pp0_iter1_reg <= icmp_ln86_274_reg_1492;
        icmp_ln86_274_reg_1492_pp0_iter2_reg <= icmp_ln86_274_reg_1492_pp0_iter1_reg;
        icmp_ln86_275_reg_1497 <= icmp_ln86_275_fu_510_p2;
        icmp_ln86_275_reg_1497_pp0_iter1_reg <= icmp_ln86_275_reg_1497;
        icmp_ln86_275_reg_1497_pp0_iter2_reg <= icmp_ln86_275_reg_1497_pp0_iter1_reg;
        icmp_ln86_276_reg_1502 <= icmp_ln86_276_fu_516_p2;
        icmp_ln86_276_reg_1502_pp0_iter1_reg <= icmp_ln86_276_reg_1502;
        icmp_ln86_276_reg_1502_pp0_iter2_reg <= icmp_ln86_276_reg_1502_pp0_iter1_reg;
        icmp_ln86_277_reg_1507 <= icmp_ln86_277_fu_522_p2;
        icmp_ln86_277_reg_1507_pp0_iter1_reg <= icmp_ln86_277_reg_1507;
        icmp_ln86_277_reg_1507_pp0_iter2_reg <= icmp_ln86_277_reg_1507_pp0_iter1_reg;
        icmp_ln86_277_reg_1507_pp0_iter3_reg <= icmp_ln86_277_reg_1507_pp0_iter2_reg;
        icmp_ln86_278_reg_1512 <= icmp_ln86_278_fu_528_p2;
        icmp_ln86_278_reg_1512_pp0_iter1_reg <= icmp_ln86_278_reg_1512;
        icmp_ln86_278_reg_1512_pp0_iter2_reg <= icmp_ln86_278_reg_1512_pp0_iter1_reg;
        icmp_ln86_278_reg_1512_pp0_iter3_reg <= icmp_ln86_278_reg_1512_pp0_iter2_reg;
        icmp_ln86_279_reg_1517 <= icmp_ln86_279_fu_534_p2;
        icmp_ln86_279_reg_1517_pp0_iter1_reg <= icmp_ln86_279_reg_1517;
        icmp_ln86_279_reg_1517_pp0_iter2_reg <= icmp_ln86_279_reg_1517_pp0_iter1_reg;
        icmp_ln86_279_reg_1517_pp0_iter3_reg <= icmp_ln86_279_reg_1517_pp0_iter2_reg;
        icmp_ln86_280_reg_1522 <= icmp_ln86_280_fu_540_p2;
        icmp_ln86_280_reg_1522_pp0_iter1_reg <= icmp_ln86_280_reg_1522;
        icmp_ln86_280_reg_1522_pp0_iter2_reg <= icmp_ln86_280_reg_1522_pp0_iter1_reg;
        icmp_ln86_280_reg_1522_pp0_iter3_reg <= icmp_ln86_280_reg_1522_pp0_iter2_reg;
        icmp_ln86_280_reg_1522_pp0_iter4_reg <= icmp_ln86_280_reg_1522_pp0_iter3_reg;
        icmp_ln86_281_reg_1527 <= icmp_ln86_281_fu_546_p2;
        icmp_ln86_281_reg_1527_pp0_iter1_reg <= icmp_ln86_281_reg_1527;
        icmp_ln86_281_reg_1527_pp0_iter2_reg <= icmp_ln86_281_reg_1527_pp0_iter1_reg;
        icmp_ln86_281_reg_1527_pp0_iter3_reg <= icmp_ln86_281_reg_1527_pp0_iter2_reg;
        icmp_ln86_281_reg_1527_pp0_iter4_reg <= icmp_ln86_281_reg_1527_pp0_iter3_reg;
        icmp_ln86_282_reg_1532 <= icmp_ln86_282_fu_552_p2;
        icmp_ln86_282_reg_1532_pp0_iter1_reg <= icmp_ln86_282_reg_1532;
        icmp_ln86_282_reg_1532_pp0_iter2_reg <= icmp_ln86_282_reg_1532_pp0_iter1_reg;
        icmp_ln86_282_reg_1532_pp0_iter3_reg <= icmp_ln86_282_reg_1532_pp0_iter2_reg;
        icmp_ln86_282_reg_1532_pp0_iter4_reg <= icmp_ln86_282_reg_1532_pp0_iter3_reg;
        icmp_ln86_283_reg_1537 <= icmp_ln86_283_fu_558_p2;
        icmp_ln86_283_reg_1537_pp0_iter1_reg <= icmp_ln86_283_reg_1537;
        icmp_ln86_283_reg_1537_pp0_iter2_reg <= icmp_ln86_283_reg_1537_pp0_iter1_reg;
        icmp_ln86_283_reg_1537_pp0_iter3_reg <= icmp_ln86_283_reg_1537_pp0_iter2_reg;
        icmp_ln86_283_reg_1537_pp0_iter4_reg <= icmp_ln86_283_reg_1537_pp0_iter3_reg;
        icmp_ln86_283_reg_1537_pp0_iter5_reg <= icmp_ln86_283_reg_1537_pp0_iter4_reg;
        icmp_ln86_284_reg_1542 <= icmp_ln86_284_fu_564_p2;
        icmp_ln86_284_reg_1542_pp0_iter1_reg <= icmp_ln86_284_reg_1542;
        icmp_ln86_284_reg_1542_pp0_iter2_reg <= icmp_ln86_284_reg_1542_pp0_iter1_reg;
        icmp_ln86_284_reg_1542_pp0_iter3_reg <= icmp_ln86_284_reg_1542_pp0_iter2_reg;
        icmp_ln86_284_reg_1542_pp0_iter4_reg <= icmp_ln86_284_reg_1542_pp0_iter3_reg;
        icmp_ln86_284_reg_1542_pp0_iter5_reg <= icmp_ln86_284_reg_1542_pp0_iter4_reg;
        icmp_ln86_285_reg_1547 <= icmp_ln86_285_fu_570_p2;
        icmp_ln86_285_reg_1547_pp0_iter1_reg <= icmp_ln86_285_reg_1547;
        icmp_ln86_285_reg_1547_pp0_iter2_reg <= icmp_ln86_285_reg_1547_pp0_iter1_reg;
        icmp_ln86_285_reg_1547_pp0_iter3_reg <= icmp_ln86_285_reg_1547_pp0_iter2_reg;
        icmp_ln86_285_reg_1547_pp0_iter4_reg <= icmp_ln86_285_reg_1547_pp0_iter3_reg;
        icmp_ln86_285_reg_1547_pp0_iter5_reg <= icmp_ln86_285_reg_1547_pp0_iter4_reg;
        icmp_ln86_285_reg_1547_pp0_iter6_reg <= icmp_ln86_285_reg_1547_pp0_iter5_reg;
        icmp_ln86_reg_1378 <= icmp_ln86_fu_380_p2;
        icmp_ln86_reg_1378_pp0_iter1_reg <= icmp_ln86_reg_1378;
        icmp_ln86_reg_1378_pp0_iter2_reg <= icmp_ln86_reg_1378_pp0_iter1_reg;
        icmp_ln86_reg_1378_pp0_iter3_reg <= icmp_ln86_reg_1378_pp0_iter2_reg;
        or_ln117_245_reg_1625 <= or_ln117_245_fu_770_p2;
        or_ln117_249_reg_1655 <= or_ln117_249_fu_877_p2;
        or_ln117_254_reg_1688 <= or_ln117_254_fu_1016_p2;
        or_ln117_256_reg_1698 <= or_ln117_256_fu_1036_p2;
        or_ln117_258_reg_1704 <= or_ln117_258_fu_1042_p2;
        or_ln117_258_reg_1704_pp0_iter5_reg <= or_ln117_258_reg_1704;
        or_ln117_260_reg_1712 <= or_ln117_260_fu_1118_p2;
        or_ln117_264_reg_1722 <= or_ln117_264_fu_1193_p2;
        or_ln117_reg_1592 <= or_ln117_fu_632_p2;
        select_ln117_255_reg_1620 <= select_ln117_255_fu_763_p3;
        select_ln117_261_reg_1660 <= select_ln117_261_fu_891_p3;
        select_ln117_267_reg_1693 <= select_ln117_267_fu_1028_p3;
        select_ln117_273_reg_1717 <= select_ln117_273_fu_1131_p3;
        select_ln117_277_reg_1727 <= select_ln117_277_fu_1207_p3;
        xor_ln104_reg_1597 <= xor_ln104_fu_638_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1242_p65 = 'bx;

assign agg_result_fu_1242_p66 = ((or_ln117_265_fu_1230_p2[0:0] == 1'b1) ? select_ln117_277_reg_1727 : 5'd31);

assign and_ln102_245_fu_775_p2 = (xor_ln104_reg_1597 & icmp_ln86_257_reg_1394_pp0_iter2_reg);

assign and_ln102_246_fu_592_p2 = (icmp_ln86_2033_reg_1400 & and_ln102_reg_1552);

assign and_ln102_247_fu_643_p2 = (icmp_ln86_259_reg_1406_pp0_iter1_reg & and_ln104_reg_1562);

assign and_ln102_248_fu_789_p2 = (icmp_ln86_260_reg_1412_pp0_iter2_reg & and_ln102_245_fu_775_p2);

assign and_ln102_249_fu_909_p2 = (icmp_ln86_261_reg_1418_pp0_iter3_reg & and_ln104_49_reg_1637);

assign and_ln102_250_fu_606_p2 = (icmp_ln86_262_reg_1424 & and_ln102_246_fu_592_p2);

assign and_ln102_251_fu_616_p2 = (icmp_ln86_263_reg_1430 & and_ln104_50_fu_601_p2);

assign and_ln102_252_fu_662_p2 = (icmp_ln86_264_reg_1436_pp0_iter1_reg & and_ln102_247_fu_643_p2);

assign and_ln102_253_fu_799_p2 = (icmp_ln86_265_reg_1442_pp0_iter2_reg & and_ln104_51_reg_1609);

assign and_ln102_254_fu_803_p2 = (icmp_ln86_266_reg_1448_pp0_iter2_reg & and_ln102_248_fu_789_p2);

assign and_ln102_255_fu_933_p2 = (icmp_ln86_267_reg_1454_pp0_iter3_reg & and_ln104_52_fu_904_p2);

assign and_ln102_256_fu_1051_p2 = (icmp_ln86_268_reg_1460_pp0_iter4_reg & and_ln102_249_reg_1670);

assign and_ln102_257_fu_1144_p2 = (icmp_ln86_269_reg_1466_pp0_iter5_reg & and_ln104_53_reg_1677_pp0_iter5_reg);

assign and_ln102_258_fu_667_p2 = (icmp_ln86_270_reg_1472_pp0_iter1_reg & and_ln102_250_reg_1580);

assign and_ln102_259_fu_626_p2 = (and_ln102_274_fu_621_p2 & and_ln102_246_fu_592_p2);

assign and_ln102_260_fu_671_p2 = (icmp_ln86_272_reg_1482_pp0_iter1_reg & and_ln102_251_reg_1586);

assign and_ln102_261_fu_680_p2 = (and_ln104_50_reg_1575 & and_ln102_275_fu_675_p2);

assign and_ln102_262_fu_808_p2 = (icmp_ln86_274_reg_1492_pp0_iter2_reg & and_ln102_252_reg_1615);

assign and_ln102_263_fu_817_p2 = (and_ln102_276_fu_812_p2 & and_ln102_247_reg_1603);

assign and_ln102_264_fu_822_p2 = (icmp_ln86_276_reg_1502_pp0_iter2_reg & and_ln102_253_fu_799_p2);

assign and_ln102_265_fu_943_p2 = (and_ln104_51_reg_1609_pp0_iter3_reg & and_ln102_277_fu_938_p2);

assign and_ln102_266_fu_948_p2 = (icmp_ln86_278_reg_1512_pp0_iter3_reg & and_ln102_254_reg_1649);

assign and_ln102_267_fu_957_p2 = (and_ln102_278_fu_952_p2 & and_ln102_248_reg_1643);

assign and_ln102_268_fu_1055_p2 = (icmp_ln86_280_reg_1522_pp0_iter4_reg & and_ln102_255_reg_1683);

assign and_ln102_269_fu_1064_p2 = (and_ln104_52_reg_1665 & and_ln102_279_fu_1059_p2);

assign and_ln102_270_fu_1069_p2 = (icmp_ln86_282_reg_1532_pp0_iter4_reg & and_ln102_256_fu_1051_p2);

assign and_ln102_271_fu_1153_p2 = (and_ln102_280_fu_1148_p2 & and_ln102_249_reg_1670_pp0_iter5_reg);

assign and_ln102_272_fu_1158_p2 = (icmp_ln86_284_reg_1542_pp0_iter5_reg & and_ln102_257_fu_1144_p2);

assign and_ln102_273_fu_1225_p2 = (and_ln104_53_reg_1677_pp0_iter6_reg & and_ln102_281_fu_1220_p2);

assign and_ln102_274_fu_621_p2 = (xor_ln104_129_fu_611_p2 & icmp_ln86_271_reg_1477);

assign and_ln102_275_fu_675_p2 = (xor_ln104_130_fu_657_p2 & icmp_ln86_273_reg_1487_pp0_iter1_reg);

assign and_ln102_276_fu_812_p2 = (xor_ln104_131_fu_794_p2 & icmp_ln86_275_reg_1497_pp0_iter2_reg);

assign and_ln102_277_fu_938_p2 = (xor_ln104_132_fu_923_p2 & icmp_ln86_277_reg_1507_pp0_iter3_reg);

assign and_ln102_278_fu_952_p2 = (xor_ln104_133_fu_928_p2 & icmp_ln86_279_reg_1517_pp0_iter3_reg);

assign and_ln102_279_fu_1059_p2 = (xor_ln104_134_fu_1046_p2 & icmp_ln86_281_reg_1527_pp0_iter4_reg);

assign and_ln102_280_fu_1148_p2 = (xor_ln104_135_fu_1139_p2 & icmp_ln86_283_reg_1537_pp0_iter5_reg);

assign and_ln102_281_fu_1220_p2 = (xor_ln104_136_fu_1215_p2 & icmp_ln86_285_reg_1547_pp0_iter6_reg);

assign and_ln102_fu_576_p2 = (icmp_ln86_fu_380_p2 & icmp_ln86_256_fu_386_p2);

assign and_ln104_49_fu_784_p2 = (xor_ln104_reg_1597 & xor_ln104_124_fu_779_p2);

assign and_ln104_50_fu_601_p2 = (xor_ln104_125_fu_596_p2 & and_ln102_reg_1552);

assign and_ln104_51_fu_652_p2 = (xor_ln104_126_fu_647_p2 & and_ln104_reg_1562);

assign and_ln104_52_fu_904_p2 = (xor_ln104_127_fu_899_p2 & and_ln102_245_reg_1631);

assign and_ln104_53_fu_918_p2 = (xor_ln104_128_fu_913_p2 & and_ln104_49_reg_1637);

assign and_ln104_fu_587_p2 = (xor_ln104_123_fu_582_p2 & icmp_ln86_reg_1378);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1242_p67;

assign icmp_ln86_2033_fu_408_p2 = (($signed(tmp_fu_398_p4) < $signed(17'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_256_fu_386_p2 = (($signed(p_read1_int_reg) < $signed(18'd226059)) ? 1'b1 : 1'b0);

assign icmp_ln86_257_fu_392_p2 = (($signed(p_read4_int_reg) < $signed(18'd6715)) ? 1'b1 : 1'b0);

assign icmp_ln86_259_fu_414_p2 = (($signed(p_read11_int_reg) < $signed(18'd3)) ? 1'b1 : 1'b0);

assign icmp_ln86_260_fu_420_p2 = (($signed(p_read1_int_reg) < $signed(18'd232820)) ? 1'b1 : 1'b0);

assign icmp_ln86_261_fu_426_p2 = (($signed(p_read18_int_reg) < $signed(18'd94721)) ? 1'b1 : 1'b0);

assign icmp_ln86_262_fu_432_p2 = (($signed(p_read6_int_reg) < $signed(18'd6)) ? 1'b1 : 1'b0);

assign icmp_ln86_263_fu_438_p2 = (($signed(p_read13_int_reg) < $signed(18'd1893)) ? 1'b1 : 1'b0);

assign icmp_ln86_264_fu_444_p2 = (($signed(p_read5_int_reg) < $signed(18'd25)) ? 1'b1 : 1'b0);

assign icmp_ln86_265_fu_450_p2 = (($signed(p_read8_int_reg) < $signed(18'd1082)) ? 1'b1 : 1'b0);

assign icmp_ln86_266_fu_456_p2 = (($signed(p_read12_int_reg) < $signed(18'd72)) ? 1'b1 : 1'b0);

assign icmp_ln86_267_fu_462_p2 = (($signed(p_read15_int_reg) < $signed(18'd191285)) ? 1'b1 : 1'b0);

assign icmp_ln86_268_fu_468_p2 = (($signed(p_read17_int_reg) < $signed(18'd157540)) ? 1'b1 : 1'b0);

assign icmp_ln86_269_fu_474_p2 = (($signed(p_read17_int_reg) < $signed(18'd158988)) ? 1'b1 : 1'b0);

assign icmp_ln86_270_fu_480_p2 = (($signed(p_read5_int_reg) < $signed(18'd18)) ? 1'b1 : 1'b0);

assign icmp_ln86_271_fu_486_p2 = (($signed(p_read7_int_reg) < $signed(18'd6533)) ? 1'b1 : 1'b0);

assign icmp_ln86_272_fu_492_p2 = (($signed(p_read10_int_reg) < $signed(18'd7771)) ? 1'b1 : 1'b0);

assign icmp_ln86_273_fu_498_p2 = (($signed(p_read3_int_reg) < $signed(18'd6396)) ? 1'b1 : 1'b0);

assign icmp_ln86_274_fu_504_p2 = (($signed(p_read1_int_reg) < $signed(18'd135077)) ? 1'b1 : 1'b0);

assign icmp_ln86_275_fu_510_p2 = (($signed(p_read1_int_reg) < $signed(18'd236751)) ? 1'b1 : 1'b0);

assign icmp_ln86_276_fu_516_p2 = (($signed(p_read15_int_reg) < $signed(18'd90593)) ? 1'b1 : 1'b0);

assign icmp_ln86_277_fu_522_p2 = (($signed(p_read14_int_reg) < $signed(18'd75)) ? 1'b1 : 1'b0);

assign icmp_ln86_278_fu_528_p2 = (($signed(p_read16_int_reg) < $signed(18'd70747)) ? 1'b1 : 1'b0);

assign icmp_ln86_279_fu_534_p2 = (($signed(p_read1_int_reg) < $signed(18'd70861)) ? 1'b1 : 1'b0);

assign icmp_ln86_280_fu_540_p2 = (($signed(p_read2_int_reg) < $signed(18'd171247)) ? 1'b1 : 1'b0);

assign icmp_ln86_281_fu_546_p2 = (($signed(p_read1_int_reg) < $signed(18'd40598)) ? 1'b1 : 1'b0);

assign icmp_ln86_282_fu_552_p2 = (($signed(p_read1_int_reg) < $signed(18'd237205)) ? 1'b1 : 1'b0);

assign icmp_ln86_283_fu_558_p2 = (($signed(p_read16_int_reg) < $signed(18'd187414)) ? 1'b1 : 1'b0);

assign icmp_ln86_284_fu_564_p2 = (($signed(p_read1_int_reg) < $signed(18'd220892)) ? 1'b1 : 1'b0);

assign icmp_ln86_285_fu_570_p2 = (($signed(p_read9_int_reg) < $signed(18'd60)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_380_p2 = (($signed(p_read6_int_reg) < $signed(18'd9)) ? 1'b1 : 1'b0);

assign or_ln117_241_fu_713_p2 = (and_ln102_260_fu_671_p2 | and_ln102_246_reg_1568);

assign or_ln117_242_fu_725_p2 = (and_ln102_251_reg_1586 | and_ln102_246_reg_1568);

assign or_ln117_243_fu_737_p2 = (or_ln117_242_fu_725_p2 | and_ln102_261_fu_680_p2);

assign or_ln117_244_fu_827_p2 = (and_ln102_reg_1552_pp0_iter2_reg | and_ln102_262_fu_808_p2);

assign or_ln117_245_fu_770_p2 = (and_ln102_reg_1552_pp0_iter1_reg | and_ln102_252_fu_662_p2);

assign or_ln117_246_fu_839_p2 = (or_ln117_245_reg_1625 | and_ln102_263_fu_817_p2);

assign or_ln117_247_fu_851_p2 = (and_ln102_reg_1552_pp0_iter2_reg | and_ln102_247_reg_1603);

assign or_ln117_248_fu_863_p2 = (or_ln117_247_fu_851_p2 | and_ln102_264_fu_822_p2);

assign or_ln117_249_fu_877_p2 = (or_ln117_247_fu_851_p2 | and_ln102_253_fu_799_p2);

assign or_ln117_250_fu_962_p2 = (or_ln117_249_reg_1655 | and_ln102_265_fu_943_p2);

assign or_ln117_251_fu_978_p2 = (icmp_ln86_reg_1378_pp0_iter3_reg | and_ln102_266_fu_948_p2);

assign or_ln117_252_fu_990_p2 = (icmp_ln86_reg_1378_pp0_iter3_reg | and_ln102_254_reg_1649);

assign or_ln117_253_fu_1002_p2 = (or_ln117_252_fu_990_p2 | and_ln102_267_fu_957_p2);

assign or_ln117_254_fu_1016_p2 = (icmp_ln86_reg_1378_pp0_iter3_reg | and_ln102_248_reg_1643);

assign or_ln117_255_fu_1074_p2 = (or_ln117_254_reg_1688 | and_ln102_268_fu_1055_p2);

assign or_ln117_256_fu_1036_p2 = (or_ln117_254_fu_1016_p2 | and_ln102_255_fu_933_p2);

assign or_ln117_257_fu_1086_p2 = (or_ln117_256_reg_1698 | and_ln102_269_fu_1064_p2);

assign or_ln117_258_fu_1042_p2 = (icmp_ln86_reg_1378_pp0_iter3_reg | and_ln102_245_reg_1631);

assign or_ln117_259_fu_1106_p2 = (or_ln117_258_reg_1704 | and_ln102_270_fu_1069_p2);

assign or_ln117_260_fu_1118_p2 = (or_ln117_258_reg_1704 | and_ln102_256_fu_1051_p2);

assign or_ln117_261_fu_1163_p2 = (or_ln117_260_reg_1712 | and_ln102_271_fu_1153_p2);

assign or_ln117_262_fu_1168_p2 = (or_ln117_258_reg_1704_pp0_iter5_reg | and_ln102_249_reg_1670_pp0_iter5_reg);

assign or_ln117_263_fu_1179_p2 = (or_ln117_262_fu_1168_p2 | and_ln102_272_fu_1158_p2);

assign or_ln117_264_fu_1193_p2 = (or_ln117_262_fu_1168_p2 | and_ln102_257_fu_1144_p2);

assign or_ln117_265_fu_1230_p2 = (or_ln117_264_reg_1722 | and_ln102_273_fu_1225_p2);

assign or_ln117_fu_632_p2 = (and_ln102_259_fu_626_p2 | and_ln102_250_fu_606_p2);

assign select_ln117_250_fu_702_p3 = ((or_ln117_reg_1592[0:0] == 1'b1) ? select_ln117_fu_695_p3 : 2'd3);

assign select_ln117_251_fu_718_p3 = ((and_ln102_246_reg_1568[0:0] == 1'b1) ? zext_ln117_27_fu_709_p1 : 3'd4);

assign select_ln117_252_fu_729_p3 = ((or_ln117_241_fu_713_p2[0:0] == 1'b1) ? select_ln117_251_fu_718_p3 : 3'd5);

assign select_ln117_253_fu_743_p3 = ((or_ln117_242_fu_725_p2[0:0] == 1'b1) ? select_ln117_252_fu_729_p3 : 3'd6);

assign select_ln117_254_fu_751_p3 = ((or_ln117_243_fu_737_p2[0:0] == 1'b1) ? select_ln117_253_fu_743_p3 : 3'd7);

assign select_ln117_255_fu_763_p3 = ((and_ln102_reg_1552_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_28_fu_759_p1 : 4'd8);

assign select_ln117_256_fu_832_p3 = ((or_ln117_244_fu_827_p2[0:0] == 1'b1) ? select_ln117_255_reg_1620 : 4'd9);

assign select_ln117_257_fu_844_p3 = ((or_ln117_245_reg_1625[0:0] == 1'b1) ? select_ln117_256_fu_832_p3 : 4'd10);

assign select_ln117_258_fu_855_p3 = ((or_ln117_246_fu_839_p2[0:0] == 1'b1) ? select_ln117_257_fu_844_p3 : 4'd11);

assign select_ln117_259_fu_869_p3 = ((or_ln117_247_fu_851_p2[0:0] == 1'b1) ? select_ln117_258_fu_855_p3 : 4'd12);

assign select_ln117_260_fu_883_p3 = ((or_ln117_248_fu_863_p2[0:0] == 1'b1) ? select_ln117_259_fu_869_p3 : 4'd13);

assign select_ln117_261_fu_891_p3 = ((or_ln117_249_fu_877_p2[0:0] == 1'b1) ? select_ln117_260_fu_883_p3 : 4'd14);

assign select_ln117_262_fu_967_p3 = ((or_ln117_250_fu_962_p2[0:0] == 1'b1) ? select_ln117_261_reg_1660 : 4'd15);

assign select_ln117_263_fu_983_p3 = ((icmp_ln86_reg_1378_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_29_fu_974_p1 : 5'd16);

assign select_ln117_264_fu_994_p3 = ((or_ln117_251_fu_978_p2[0:0] == 1'b1) ? select_ln117_263_fu_983_p3 : 5'd17);

assign select_ln117_265_fu_1008_p3 = ((or_ln117_252_fu_990_p2[0:0] == 1'b1) ? select_ln117_264_fu_994_p3 : 5'd18);

assign select_ln117_266_fu_1020_p3 = ((or_ln117_253_fu_1002_p2[0:0] == 1'b1) ? select_ln117_265_fu_1008_p3 : 5'd19);

assign select_ln117_267_fu_1028_p3 = ((or_ln117_254_fu_1016_p2[0:0] == 1'b1) ? select_ln117_266_fu_1020_p3 : 5'd20);

assign select_ln117_268_fu_1079_p3 = ((or_ln117_255_fu_1074_p2[0:0] == 1'b1) ? select_ln117_267_reg_1693 : 5'd21);

assign select_ln117_269_fu_1091_p3 = ((or_ln117_256_reg_1698[0:0] == 1'b1) ? select_ln117_268_fu_1079_p3 : 5'd22);

assign select_ln117_270_fu_1098_p3 = ((or_ln117_257_fu_1086_p2[0:0] == 1'b1) ? select_ln117_269_fu_1091_p3 : 5'd23);

assign select_ln117_271_fu_1111_p3 = ((or_ln117_258_reg_1704[0:0] == 1'b1) ? select_ln117_270_fu_1098_p3 : 5'd24);

assign select_ln117_272_fu_1123_p3 = ((or_ln117_259_fu_1106_p2[0:0] == 1'b1) ? select_ln117_271_fu_1111_p3 : 5'd25);

assign select_ln117_273_fu_1131_p3 = ((or_ln117_260_fu_1118_p2[0:0] == 1'b1) ? select_ln117_272_fu_1123_p3 : 5'd26);

assign select_ln117_274_fu_1172_p3 = ((or_ln117_261_fu_1163_p2[0:0] == 1'b1) ? select_ln117_273_reg_1717 : 5'd27);

assign select_ln117_275_fu_1185_p3 = ((or_ln117_262_fu_1168_p2[0:0] == 1'b1) ? select_ln117_274_fu_1172_p3 : 5'd28);

assign select_ln117_276_fu_1199_p3 = ((or_ln117_263_fu_1179_p2[0:0] == 1'b1) ? select_ln117_275_fu_1185_p3 : 5'd29);

assign select_ln117_277_fu_1207_p3 = ((or_ln117_264_fu_1193_p2[0:0] == 1'b1) ? select_ln117_276_fu_1199_p3 : 5'd30);

assign select_ln117_fu_695_p3 = ((and_ln102_250_reg_1580[0:0] == 1'b1) ? zext_ln117_fu_691_p1 : 2'd2);

assign tmp_fu_398_p4 = {{p_read11_int_reg[17:1]}};

assign xor_ln104_123_fu_582_p2 = (icmp_ln86_256_reg_1389 ^ 1'd1);

assign xor_ln104_124_fu_779_p2 = (icmp_ln86_257_reg_1394_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_125_fu_596_p2 = (icmp_ln86_2033_reg_1400 ^ 1'd1);

assign xor_ln104_126_fu_647_p2 = (icmp_ln86_259_reg_1406_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_127_fu_899_p2 = (icmp_ln86_260_reg_1412_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_128_fu_913_p2 = (icmp_ln86_261_reg_1418_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_129_fu_611_p2 = (icmp_ln86_262_reg_1424 ^ 1'd1);

assign xor_ln104_130_fu_657_p2 = (icmp_ln86_263_reg_1430_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_131_fu_794_p2 = (icmp_ln86_264_reg_1436_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_132_fu_923_p2 = (icmp_ln86_265_reg_1442_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_133_fu_928_p2 = (icmp_ln86_266_reg_1448_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_134_fu_1046_p2 = (icmp_ln86_267_reg_1454_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_135_fu_1139_p2 = (icmp_ln86_268_reg_1460_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_136_fu_1215_p2 = (icmp_ln86_269_reg_1466_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_638_p2 = (icmp_ln86_reg_1378_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_685_p2 = (1'd1 ^ and_ln102_258_fu_667_p2);

assign zext_ln117_27_fu_709_p1 = select_ln117_250_fu_702_p3;

assign zext_ln117_28_fu_759_p1 = select_ln117_254_fu_751_p3;

assign zext_ln117_29_fu_974_p1 = select_ln117_262_fu_967_p3;

assign zext_ln117_fu_691_p1 = xor_ln117_fu_685_p2;

endmodule //conifer_jettag_accelerator_decision_function_10
