
Switch Control Led.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000278c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b0  0800284c  0800284c  0001284c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080028fc  080028fc  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  080028fc  080028fc  000128fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002904  08002904  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002904  08002904  00012904  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002908  08002908  00012908  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  0800290c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000a0  2000000c  08002918  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000ac  08002918  000200ac  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00005db8  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000012dc  00000000  00000000  00025dec  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000680  00000000  00000000  000270c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000005d8  00000000  00000000  00027748  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000140ac  00000000  00000000  00027d20  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00005b13  00000000  00000000  0003bdcc  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00077c7b  00000000  00000000  000418df  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000b955a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001624  00000000  00000000  000b95d8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08002834 	.word	0x08002834

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08002834 	.word	0x08002834

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	1c08      	adds	r0, r1, #0
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	; (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	; (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			; (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f806 	bl	8000260 <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__udivmoddi4>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	464f      	mov	r7, r9
 8000264:	4646      	mov	r6, r8
 8000266:	46d6      	mov	lr, sl
 8000268:	b5c0      	push	{r6, r7, lr}
 800026a:	0004      	movs	r4, r0
 800026c:	b082      	sub	sp, #8
 800026e:	000d      	movs	r5, r1
 8000270:	4691      	mov	r9, r2
 8000272:	4698      	mov	r8, r3
 8000274:	428b      	cmp	r3, r1
 8000276:	d82f      	bhi.n	80002d8 <__udivmoddi4+0x78>
 8000278:	d02c      	beq.n	80002d4 <__udivmoddi4+0x74>
 800027a:	4641      	mov	r1, r8
 800027c:	4648      	mov	r0, r9
 800027e:	f000 f8b1 	bl	80003e4 <__clzdi2>
 8000282:	0029      	movs	r1, r5
 8000284:	0006      	movs	r6, r0
 8000286:	0020      	movs	r0, r4
 8000288:	f000 f8ac 	bl	80003e4 <__clzdi2>
 800028c:	1a33      	subs	r3, r6, r0
 800028e:	469c      	mov	ip, r3
 8000290:	3b20      	subs	r3, #32
 8000292:	469a      	mov	sl, r3
 8000294:	d500      	bpl.n	8000298 <__udivmoddi4+0x38>
 8000296:	e076      	b.n	8000386 <__udivmoddi4+0x126>
 8000298:	464b      	mov	r3, r9
 800029a:	4652      	mov	r2, sl
 800029c:	4093      	lsls	r3, r2
 800029e:	001f      	movs	r7, r3
 80002a0:	464b      	mov	r3, r9
 80002a2:	4662      	mov	r2, ip
 80002a4:	4093      	lsls	r3, r2
 80002a6:	001e      	movs	r6, r3
 80002a8:	42af      	cmp	r7, r5
 80002aa:	d828      	bhi.n	80002fe <__udivmoddi4+0x9e>
 80002ac:	d025      	beq.n	80002fa <__udivmoddi4+0x9a>
 80002ae:	4653      	mov	r3, sl
 80002b0:	1ba4      	subs	r4, r4, r6
 80002b2:	41bd      	sbcs	r5, r7
 80002b4:	2b00      	cmp	r3, #0
 80002b6:	da00      	bge.n	80002ba <__udivmoddi4+0x5a>
 80002b8:	e07b      	b.n	80003b2 <__udivmoddi4+0x152>
 80002ba:	2200      	movs	r2, #0
 80002bc:	2300      	movs	r3, #0
 80002be:	9200      	str	r2, [sp, #0]
 80002c0:	9301      	str	r3, [sp, #4]
 80002c2:	2301      	movs	r3, #1
 80002c4:	4652      	mov	r2, sl
 80002c6:	4093      	lsls	r3, r2
 80002c8:	9301      	str	r3, [sp, #4]
 80002ca:	2301      	movs	r3, #1
 80002cc:	4662      	mov	r2, ip
 80002ce:	4093      	lsls	r3, r2
 80002d0:	9300      	str	r3, [sp, #0]
 80002d2:	e018      	b.n	8000306 <__udivmoddi4+0xa6>
 80002d4:	4282      	cmp	r2, r0
 80002d6:	d9d0      	bls.n	800027a <__udivmoddi4+0x1a>
 80002d8:	2200      	movs	r2, #0
 80002da:	2300      	movs	r3, #0
 80002dc:	9200      	str	r2, [sp, #0]
 80002de:	9301      	str	r3, [sp, #4]
 80002e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80002e2:	2b00      	cmp	r3, #0
 80002e4:	d001      	beq.n	80002ea <__udivmoddi4+0x8a>
 80002e6:	601c      	str	r4, [r3, #0]
 80002e8:	605d      	str	r5, [r3, #4]
 80002ea:	9800      	ldr	r0, [sp, #0]
 80002ec:	9901      	ldr	r1, [sp, #4]
 80002ee:	b002      	add	sp, #8
 80002f0:	bc1c      	pop	{r2, r3, r4}
 80002f2:	4690      	mov	r8, r2
 80002f4:	4699      	mov	r9, r3
 80002f6:	46a2      	mov	sl, r4
 80002f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002fa:	42a3      	cmp	r3, r4
 80002fc:	d9d7      	bls.n	80002ae <__udivmoddi4+0x4e>
 80002fe:	2200      	movs	r2, #0
 8000300:	2300      	movs	r3, #0
 8000302:	9200      	str	r2, [sp, #0]
 8000304:	9301      	str	r3, [sp, #4]
 8000306:	4663      	mov	r3, ip
 8000308:	2b00      	cmp	r3, #0
 800030a:	d0e9      	beq.n	80002e0 <__udivmoddi4+0x80>
 800030c:	07fb      	lsls	r3, r7, #31
 800030e:	4698      	mov	r8, r3
 8000310:	4641      	mov	r1, r8
 8000312:	0872      	lsrs	r2, r6, #1
 8000314:	430a      	orrs	r2, r1
 8000316:	087b      	lsrs	r3, r7, #1
 8000318:	4666      	mov	r6, ip
 800031a:	e00e      	b.n	800033a <__udivmoddi4+0xda>
 800031c:	42ab      	cmp	r3, r5
 800031e:	d101      	bne.n	8000324 <__udivmoddi4+0xc4>
 8000320:	42a2      	cmp	r2, r4
 8000322:	d80c      	bhi.n	800033e <__udivmoddi4+0xde>
 8000324:	1aa4      	subs	r4, r4, r2
 8000326:	419d      	sbcs	r5, r3
 8000328:	2001      	movs	r0, #1
 800032a:	1924      	adds	r4, r4, r4
 800032c:	416d      	adcs	r5, r5
 800032e:	2100      	movs	r1, #0
 8000330:	3e01      	subs	r6, #1
 8000332:	1824      	adds	r4, r4, r0
 8000334:	414d      	adcs	r5, r1
 8000336:	2e00      	cmp	r6, #0
 8000338:	d006      	beq.n	8000348 <__udivmoddi4+0xe8>
 800033a:	42ab      	cmp	r3, r5
 800033c:	d9ee      	bls.n	800031c <__udivmoddi4+0xbc>
 800033e:	3e01      	subs	r6, #1
 8000340:	1924      	adds	r4, r4, r4
 8000342:	416d      	adcs	r5, r5
 8000344:	2e00      	cmp	r6, #0
 8000346:	d1f8      	bne.n	800033a <__udivmoddi4+0xda>
 8000348:	9800      	ldr	r0, [sp, #0]
 800034a:	9901      	ldr	r1, [sp, #4]
 800034c:	4653      	mov	r3, sl
 800034e:	1900      	adds	r0, r0, r4
 8000350:	4169      	adcs	r1, r5
 8000352:	2b00      	cmp	r3, #0
 8000354:	db23      	blt.n	800039e <__udivmoddi4+0x13e>
 8000356:	002b      	movs	r3, r5
 8000358:	4652      	mov	r2, sl
 800035a:	40d3      	lsrs	r3, r2
 800035c:	002a      	movs	r2, r5
 800035e:	4664      	mov	r4, ip
 8000360:	40e2      	lsrs	r2, r4
 8000362:	001c      	movs	r4, r3
 8000364:	4653      	mov	r3, sl
 8000366:	0015      	movs	r5, r2
 8000368:	2b00      	cmp	r3, #0
 800036a:	db2d      	blt.n	80003c8 <__udivmoddi4+0x168>
 800036c:	0026      	movs	r6, r4
 800036e:	4657      	mov	r7, sl
 8000370:	40be      	lsls	r6, r7
 8000372:	0033      	movs	r3, r6
 8000374:	0026      	movs	r6, r4
 8000376:	4667      	mov	r7, ip
 8000378:	40be      	lsls	r6, r7
 800037a:	0032      	movs	r2, r6
 800037c:	1a80      	subs	r0, r0, r2
 800037e:	4199      	sbcs	r1, r3
 8000380:	9000      	str	r0, [sp, #0]
 8000382:	9101      	str	r1, [sp, #4]
 8000384:	e7ac      	b.n	80002e0 <__udivmoddi4+0x80>
 8000386:	4662      	mov	r2, ip
 8000388:	2320      	movs	r3, #32
 800038a:	1a9b      	subs	r3, r3, r2
 800038c:	464a      	mov	r2, r9
 800038e:	40da      	lsrs	r2, r3
 8000390:	4661      	mov	r1, ip
 8000392:	0013      	movs	r3, r2
 8000394:	4642      	mov	r2, r8
 8000396:	408a      	lsls	r2, r1
 8000398:	0017      	movs	r7, r2
 800039a:	431f      	orrs	r7, r3
 800039c:	e780      	b.n	80002a0 <__udivmoddi4+0x40>
 800039e:	4662      	mov	r2, ip
 80003a0:	2320      	movs	r3, #32
 80003a2:	1a9b      	subs	r3, r3, r2
 80003a4:	002a      	movs	r2, r5
 80003a6:	4666      	mov	r6, ip
 80003a8:	409a      	lsls	r2, r3
 80003aa:	0023      	movs	r3, r4
 80003ac:	40f3      	lsrs	r3, r6
 80003ae:	4313      	orrs	r3, r2
 80003b0:	e7d4      	b.n	800035c <__udivmoddi4+0xfc>
 80003b2:	4662      	mov	r2, ip
 80003b4:	2320      	movs	r3, #32
 80003b6:	2100      	movs	r1, #0
 80003b8:	1a9b      	subs	r3, r3, r2
 80003ba:	2200      	movs	r2, #0
 80003bc:	9100      	str	r1, [sp, #0]
 80003be:	9201      	str	r2, [sp, #4]
 80003c0:	2201      	movs	r2, #1
 80003c2:	40da      	lsrs	r2, r3
 80003c4:	9201      	str	r2, [sp, #4]
 80003c6:	e780      	b.n	80002ca <__udivmoddi4+0x6a>
 80003c8:	2320      	movs	r3, #32
 80003ca:	4662      	mov	r2, ip
 80003cc:	0026      	movs	r6, r4
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	40de      	lsrs	r6, r3
 80003d2:	002f      	movs	r7, r5
 80003d4:	46b0      	mov	r8, r6
 80003d6:	4666      	mov	r6, ip
 80003d8:	40b7      	lsls	r7, r6
 80003da:	4646      	mov	r6, r8
 80003dc:	003b      	movs	r3, r7
 80003de:	4333      	orrs	r3, r6
 80003e0:	e7c8      	b.n	8000374 <__udivmoddi4+0x114>
 80003e2:	46c0      	nop			; (mov r8, r8)

080003e4 <__clzdi2>:
 80003e4:	b510      	push	{r4, lr}
 80003e6:	2900      	cmp	r1, #0
 80003e8:	d103      	bne.n	80003f2 <__clzdi2+0xe>
 80003ea:	f000 f807 	bl	80003fc <__clzsi2>
 80003ee:	3020      	adds	r0, #32
 80003f0:	e002      	b.n	80003f8 <__clzdi2+0x14>
 80003f2:	1c08      	adds	r0, r1, #0
 80003f4:	f000 f802 	bl	80003fc <__clzsi2>
 80003f8:	bd10      	pop	{r4, pc}
 80003fa:	46c0      	nop			; (mov r8, r8)

080003fc <__clzsi2>:
 80003fc:	211c      	movs	r1, #28
 80003fe:	2301      	movs	r3, #1
 8000400:	041b      	lsls	r3, r3, #16
 8000402:	4298      	cmp	r0, r3
 8000404:	d301      	bcc.n	800040a <__clzsi2+0xe>
 8000406:	0c00      	lsrs	r0, r0, #16
 8000408:	3910      	subs	r1, #16
 800040a:	0a1b      	lsrs	r3, r3, #8
 800040c:	4298      	cmp	r0, r3
 800040e:	d301      	bcc.n	8000414 <__clzsi2+0x18>
 8000410:	0a00      	lsrs	r0, r0, #8
 8000412:	3908      	subs	r1, #8
 8000414:	091b      	lsrs	r3, r3, #4
 8000416:	4298      	cmp	r0, r3
 8000418:	d301      	bcc.n	800041e <__clzsi2+0x22>
 800041a:	0900      	lsrs	r0, r0, #4
 800041c:	3904      	subs	r1, #4
 800041e:	a202      	add	r2, pc, #8	; (adr r2, 8000428 <__clzsi2+0x2c>)
 8000420:	5c10      	ldrb	r0, [r2, r0]
 8000422:	1840      	adds	r0, r0, r1
 8000424:	4770      	bx	lr
 8000426:	46c0      	nop			; (mov r8, r8)
 8000428:	02020304 	.word	0x02020304
 800042c:	01010101 	.word	0x01010101
	...

08000438 <_ZN9ConfigPinC1Eci>:
class ConfigPin
{
	public:
		uint16_t PIN;
		GPIO_TypeDef* ALPHA;
		ConfigPin(char a,int p)
 8000438:	b580      	push	{r7, lr}
 800043a:	b084      	sub	sp, #16
 800043c:	af00      	add	r7, sp, #0
 800043e:	60f8      	str	r0, [r7, #12]
 8000440:	607a      	str	r2, [r7, #4]
 8000442:	200b      	movs	r0, #11
 8000444:	183b      	adds	r3, r7, r0
 8000446:	1c0a      	adds	r2, r1, #0
 8000448:	701a      	strb	r2, [r3, #0]
		{
			switch(a)
 800044a:	183b      	adds	r3, r7, r0
 800044c:	781b      	ldrb	r3, [r3, #0]
 800044e:	2b42      	cmp	r3, #66	; 0x42
 8000450:	d00d      	beq.n	800046e <_ZN9ConfigPinC1Eci+0x36>
 8000452:	dc02      	bgt.n	800045a <_ZN9ConfigPinC1Eci+0x22>
 8000454:	2b41      	cmp	r3, #65	; 0x41
 8000456:	d005      	beq.n	8000464 <_ZN9ConfigPinC1Eci+0x2c>
 8000458:	e015      	b.n	8000486 <_ZN9ConfigPinC1Eci+0x4e>
 800045a:	2b43      	cmp	r3, #67	; 0x43
 800045c:	d00b      	beq.n	8000476 <_ZN9ConfigPinC1Eci+0x3e>
 800045e:	2b48      	cmp	r3, #72	; 0x48
 8000460:	d00d      	beq.n	800047e <_ZN9ConfigPinC1Eci+0x46>
 8000462:	e010      	b.n	8000486 <_ZN9ConfigPinC1Eci+0x4e>
			{
				case 'A':ALPHA=GPIOA;break;
 8000464:	68fb      	ldr	r3, [r7, #12]
 8000466:	22a0      	movs	r2, #160	; 0xa0
 8000468:	05d2      	lsls	r2, r2, #23
 800046a:	605a      	str	r2, [r3, #4]
 800046c:	e00b      	b.n	8000486 <_ZN9ConfigPinC1Eci+0x4e>
				case 'B':ALPHA=GPIOB;break;
 800046e:	68fb      	ldr	r3, [r7, #12]
 8000470:	4a2f      	ldr	r2, [pc, #188]	; (8000530 <_ZN9ConfigPinC1Eci+0xf8>)
 8000472:	605a      	str	r2, [r3, #4]
 8000474:	e007      	b.n	8000486 <_ZN9ConfigPinC1Eci+0x4e>
				case 'C':ALPHA=GPIOC;break;
 8000476:	68fb      	ldr	r3, [r7, #12]
 8000478:	4a2e      	ldr	r2, [pc, #184]	; (8000534 <_ZN9ConfigPinC1Eci+0xfc>)
 800047a:	605a      	str	r2, [r3, #4]
 800047c:	e003      	b.n	8000486 <_ZN9ConfigPinC1Eci+0x4e>
				case 'H':ALPHA=GPIOH;break;
 800047e:	68fb      	ldr	r3, [r7, #12]
 8000480:	4a2d      	ldr	r2, [pc, #180]	; (8000538 <_ZN9ConfigPinC1Eci+0x100>)
 8000482:	605a      	str	r2, [r3, #4]
 8000484:	46c0      	nop			; (mov r8, r8)
				//default: throw "Invalid PIN";
			}
			switch(p+1)
 8000486:	687b      	ldr	r3, [r7, #4]
 8000488:	3301      	adds	r3, #1
 800048a:	2b10      	cmp	r3, #16
 800048c:	d84b      	bhi.n	8000526 <_ZN9ConfigPinC1Eci+0xee>
 800048e:	009a      	lsls	r2, r3, #2
 8000490:	4b2a      	ldr	r3, [pc, #168]	; (800053c <_ZN9ConfigPinC1Eci+0x104>)
 8000492:	18d3      	adds	r3, r2, r3
 8000494:	681b      	ldr	r3, [r3, #0]
 8000496:	469f      	mov	pc, r3
			{
				case 1:PIN=GPIO_PIN_0;break;
 8000498:	68fb      	ldr	r3, [r7, #12]
 800049a:	2201      	movs	r2, #1
 800049c:	801a      	strh	r2, [r3, #0]
 800049e:	e042      	b.n	8000526 <_ZN9ConfigPinC1Eci+0xee>
				case 2:PIN=GPIO_PIN_1;break;
 80004a0:	68fb      	ldr	r3, [r7, #12]
 80004a2:	2202      	movs	r2, #2
 80004a4:	801a      	strh	r2, [r3, #0]
 80004a6:	e03e      	b.n	8000526 <_ZN9ConfigPinC1Eci+0xee>
				case 3:PIN=GPIO_PIN_2;break;
 80004a8:	68fb      	ldr	r3, [r7, #12]
 80004aa:	2204      	movs	r2, #4
 80004ac:	801a      	strh	r2, [r3, #0]
 80004ae:	e03a      	b.n	8000526 <_ZN9ConfigPinC1Eci+0xee>
				case 4:PIN=GPIO_PIN_3;break;
 80004b0:	68fb      	ldr	r3, [r7, #12]
 80004b2:	2208      	movs	r2, #8
 80004b4:	801a      	strh	r2, [r3, #0]
 80004b6:	e036      	b.n	8000526 <_ZN9ConfigPinC1Eci+0xee>
				case 5:PIN=GPIO_PIN_4;break;
 80004b8:	68fb      	ldr	r3, [r7, #12]
 80004ba:	2210      	movs	r2, #16
 80004bc:	801a      	strh	r2, [r3, #0]
 80004be:	e032      	b.n	8000526 <_ZN9ConfigPinC1Eci+0xee>
				case 6:PIN=GPIO_PIN_5;break;
 80004c0:	68fb      	ldr	r3, [r7, #12]
 80004c2:	2220      	movs	r2, #32
 80004c4:	801a      	strh	r2, [r3, #0]
 80004c6:	e02e      	b.n	8000526 <_ZN9ConfigPinC1Eci+0xee>
				case 7:PIN=GPIO_PIN_6;break;
 80004c8:	68fb      	ldr	r3, [r7, #12]
 80004ca:	2240      	movs	r2, #64	; 0x40
 80004cc:	801a      	strh	r2, [r3, #0]
 80004ce:	e02a      	b.n	8000526 <_ZN9ConfigPinC1Eci+0xee>
				case 8:PIN=GPIO_PIN_7;break;
 80004d0:	68fb      	ldr	r3, [r7, #12]
 80004d2:	2280      	movs	r2, #128	; 0x80
 80004d4:	801a      	strh	r2, [r3, #0]
 80004d6:	e026      	b.n	8000526 <_ZN9ConfigPinC1Eci+0xee>
				case 9:PIN=GPIO_PIN_8;break;
 80004d8:	68fb      	ldr	r3, [r7, #12]
 80004da:	2280      	movs	r2, #128	; 0x80
 80004dc:	0052      	lsls	r2, r2, #1
 80004de:	801a      	strh	r2, [r3, #0]
 80004e0:	e021      	b.n	8000526 <_ZN9ConfigPinC1Eci+0xee>
				case 10:PIN=GPIO_PIN_9;break;
 80004e2:	68fb      	ldr	r3, [r7, #12]
 80004e4:	2280      	movs	r2, #128	; 0x80
 80004e6:	0092      	lsls	r2, r2, #2
 80004e8:	801a      	strh	r2, [r3, #0]
 80004ea:	e01c      	b.n	8000526 <_ZN9ConfigPinC1Eci+0xee>
				case 11:PIN=GPIO_PIN_10;break;
 80004ec:	68fb      	ldr	r3, [r7, #12]
 80004ee:	2280      	movs	r2, #128	; 0x80
 80004f0:	00d2      	lsls	r2, r2, #3
 80004f2:	801a      	strh	r2, [r3, #0]
 80004f4:	e017      	b.n	8000526 <_ZN9ConfigPinC1Eci+0xee>
				case 12:PIN=GPIO_PIN_11;break;
 80004f6:	68fb      	ldr	r3, [r7, #12]
 80004f8:	2280      	movs	r2, #128	; 0x80
 80004fa:	0112      	lsls	r2, r2, #4
 80004fc:	801a      	strh	r2, [r3, #0]
 80004fe:	e012      	b.n	8000526 <_ZN9ConfigPinC1Eci+0xee>
				case 13:PIN=GPIO_PIN_12;break;
 8000500:	68fb      	ldr	r3, [r7, #12]
 8000502:	2280      	movs	r2, #128	; 0x80
 8000504:	0152      	lsls	r2, r2, #5
 8000506:	801a      	strh	r2, [r3, #0]
 8000508:	e00d      	b.n	8000526 <_ZN9ConfigPinC1Eci+0xee>
				case 14:PIN=GPIO_PIN_13;break;
 800050a:	68fb      	ldr	r3, [r7, #12]
 800050c:	2280      	movs	r2, #128	; 0x80
 800050e:	0192      	lsls	r2, r2, #6
 8000510:	801a      	strh	r2, [r3, #0]
 8000512:	e008      	b.n	8000526 <_ZN9ConfigPinC1Eci+0xee>
				case 15:PIN=GPIO_PIN_14;break;
 8000514:	68fb      	ldr	r3, [r7, #12]
 8000516:	2280      	movs	r2, #128	; 0x80
 8000518:	01d2      	lsls	r2, r2, #7
 800051a:	801a      	strh	r2, [r3, #0]
 800051c:	e003      	b.n	8000526 <_ZN9ConfigPinC1Eci+0xee>
				case 16:PIN=GPIO_PIN_15;break;
 800051e:	68fb      	ldr	r3, [r7, #12]
 8000520:	4a07      	ldr	r2, [pc, #28]	; (8000540 <_ZN9ConfigPinC1Eci+0x108>)
 8000522:	801a      	strh	r2, [r3, #0]
 8000524:	46c0      	nop			; (mov r8, r8)
				//default: throw "Invalid PIN";
			}
		}
 8000526:	68fb      	ldr	r3, [r7, #12]
 8000528:	0018      	movs	r0, r3
 800052a:	46bd      	mov	sp, r7
 800052c:	b004      	add	sp, #16
 800052e:	bd80      	pop	{r7, pc}
 8000530:	50000400 	.word	0x50000400
 8000534:	50000800 	.word	0x50000800
 8000538:	50001c00 	.word	0x50001c00
 800053c:	0800284c 	.word	0x0800284c
 8000540:	ffff8000 	.word	0xffff8000

08000544 <_ZN9ConfigPin5writeEh>:
		void write(uint8_t val)
 8000544:	b580      	push	{r7, lr}
 8000546:	b084      	sub	sp, #16
 8000548:	af00      	add	r7, sp, #0
 800054a:	6078      	str	r0, [r7, #4]
 800054c:	000a      	movs	r2, r1
 800054e:	1cfb      	adds	r3, r7, #3
 8000550:	701a      	strb	r2, [r3, #0]
		{
			GPIO_PinState value;
			if(val==1)
 8000552:	1cfb      	adds	r3, r7, #3
 8000554:	781b      	ldrb	r3, [r3, #0]
 8000556:	2b01      	cmp	r3, #1
 8000558:	d104      	bne.n	8000564 <_ZN9ConfigPin5writeEh+0x20>
			value=GPIO_PIN_SET;
 800055a:	230f      	movs	r3, #15
 800055c:	18fb      	adds	r3, r7, r3
 800055e:	2201      	movs	r2, #1
 8000560:	701a      	strb	r2, [r3, #0]
 8000562:	e003      	b.n	800056c <_ZN9ConfigPin5writeEh+0x28>
			else
			value=GPIO_PIN_RESET;
 8000564:	230f      	movs	r3, #15
 8000566:	18fb      	adds	r3, r7, r3
 8000568:	2200      	movs	r2, #0
 800056a:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(ALPHA,PIN,value);
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	6858      	ldr	r0, [r3, #4]
 8000570:	687b      	ldr	r3, [r7, #4]
 8000572:	8819      	ldrh	r1, [r3, #0]
 8000574:	230f      	movs	r3, #15
 8000576:	18fb      	adds	r3, r7, r3
 8000578:	781b      	ldrb	r3, [r3, #0]
 800057a:	001a      	movs	r2, r3
 800057c:	f000 fd1d 	bl	8000fba <HAL_GPIO_WritePin>
		}
 8000580:	46c0      	nop			; (mov r8, r8)
 8000582:	46bd      	mov	sp, r7
 8000584:	b004      	add	sp, #16
 8000586:	bd80      	pop	{r7, pc}

08000588 <_ZN9ConfigPin4readEv>:
		bool read()
 8000588:	b5b0      	push	{r4, r5, r7, lr}
 800058a:	b084      	sub	sp, #16
 800058c:	af00      	add	r7, sp, #0
 800058e:	6078      	str	r0, [r7, #4]
		{
			GPIO_PinState value;
			value=HAL_GPIO_ReadPin(ALPHA,PIN);
 8000590:	687b      	ldr	r3, [r7, #4]
 8000592:	685a      	ldr	r2, [r3, #4]
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	881b      	ldrh	r3, [r3, #0]
 8000598:	250f      	movs	r5, #15
 800059a:	197c      	adds	r4, r7, r5
 800059c:	0019      	movs	r1, r3
 800059e:	0010      	movs	r0, r2
 80005a0:	f000 fcee 	bl	8000f80 <HAL_GPIO_ReadPin>
 80005a4:	0003      	movs	r3, r0
 80005a6:	7023      	strb	r3, [r4, #0]
			if(value==GPIO_PIN_SET)
 80005a8:	197b      	adds	r3, r7, r5
 80005aa:	781b      	ldrb	r3, [r3, #0]
 80005ac:	2b01      	cmp	r3, #1
 80005ae:	d101      	bne.n	80005b4 <_ZN9ConfigPin4readEv+0x2c>
				return 1;
 80005b0:	2301      	movs	r3, #1
 80005b2:	e000      	b.n	80005b6 <_ZN9ConfigPin4readEv+0x2e>
			else
				return 0;
 80005b4:	2300      	movs	r3, #0
		}
 80005b6:	0018      	movs	r0, r3
 80005b8:	46bd      	mov	sp, r7
 80005ba:	b004      	add	sp, #16
 80005bc:	bdb0      	pop	{r4, r5, r7, pc}

080005be <main>:
UART_HandleTypeDef huart2;
void SystemClock_Config(void);
static void MX_GPIO_Init(void);
static void MX_USART2_UART_Init(void);
int main(void)
{
 80005be:	b580      	push	{r7, lr}
 80005c0:	b084      	sub	sp, #16
 80005c2:	af00      	add	r7, sp, #0
  HAL_Init();
 80005c4:	f000 fa18 	bl	80009f8 <HAL_Init>
  SystemClock_Config();
 80005c8:	f000 f834 	bl	8000634 <_Z18SystemClock_Configv>
  MX_GPIO_Init();
 80005cc:	f000 f8de 	bl	800078c <_ZL12MX_GPIO_Initv>
  MX_USART2_UART_Init();
 80005d0:	f000 f8a8 	bl	8000724 <_ZL19MX_USART2_UART_Initv>

  ConfigPin led('A',5);      //PA_5
 80005d4:	2308      	movs	r3, #8
 80005d6:	18fb      	adds	r3, r7, r3
 80005d8:	2205      	movs	r2, #5
 80005da:	2141      	movs	r1, #65	; 0x41
 80005dc:	0018      	movs	r0, r3
 80005de:	f7ff ff2b 	bl	8000438 <_ZN9ConfigPinC1Eci>
  ConfigPin Switch('C',13);  //PC_13
 80005e2:	003b      	movs	r3, r7
 80005e4:	220d      	movs	r2, #13
 80005e6:	2143      	movs	r1, #67	; 0x43
 80005e8:	0018      	movs	r0, r3
 80005ea:	f7ff ff25 	bl	8000438 <_ZN9ConfigPinC1Eci>
  while (1)
  {
	  if(!Switch.read())
 80005ee:	003b      	movs	r3, r7
 80005f0:	0018      	movs	r0, r3
 80005f2:	f7ff ffc9 	bl	8000588 <_ZN9ConfigPin4readEv>
 80005f6:	0003      	movs	r3, r0
 80005f8:	001a      	movs	r2, r3
 80005fa:	2301      	movs	r3, #1
 80005fc:	4053      	eors	r3, r2
 80005fe:	b2db      	uxtb	r3, r3
 8000600:	2b00      	cmp	r3, #0
 8000602:	d0f4      	beq.n	80005ee <main+0x30>
	  {
		  if(led.read())
 8000604:	2308      	movs	r3, #8
 8000606:	18fb      	adds	r3, r7, r3
 8000608:	0018      	movs	r0, r3
 800060a:	f7ff ffbd 	bl	8000588 <_ZN9ConfigPin4readEv>
 800060e:	1e03      	subs	r3, r0, #0
 8000610:	d006      	beq.n	8000620 <main+0x62>
		  led.write(0);
 8000612:	2308      	movs	r3, #8
 8000614:	18fb      	adds	r3, r7, r3
 8000616:	2100      	movs	r1, #0
 8000618:	0018      	movs	r0, r3
 800061a:	f7ff ff93 	bl	8000544 <_ZN9ConfigPin5writeEh>
 800061e:	e005      	b.n	800062c <main+0x6e>
		  else
		  led.write(1);
 8000620:	2308      	movs	r3, #8
 8000622:	18fb      	adds	r3, r7, r3
 8000624:	2101      	movs	r1, #1
 8000626:	0018      	movs	r0, r3
 8000628:	f7ff ff8c 	bl	8000544 <_ZN9ConfigPin5writeEh>
		  HAL_Delay(200);
 800062c:	20c8      	movs	r0, #200	; 0xc8
 800062e:	f000 fa53 	bl	8000ad8 <HAL_Delay>
	  if(!Switch.read())
 8000632:	e7dc      	b.n	80005ee <main+0x30>

08000634 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000634:	b590      	push	{r4, r7, lr}
 8000636:	b09f      	sub	sp, #124	; 0x7c
 8000638:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800063a:	2440      	movs	r4, #64	; 0x40
 800063c:	193b      	adds	r3, r7, r4
 800063e:	0018      	movs	r0, r3
 8000640:	2338      	movs	r3, #56	; 0x38
 8000642:	001a      	movs	r2, r3
 8000644:	2100      	movs	r1, #0
 8000646:	f002 f8ed 	bl	8002824 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800064a:	232c      	movs	r3, #44	; 0x2c
 800064c:	18fb      	adds	r3, r7, r3
 800064e:	0018      	movs	r0, r3
 8000650:	2314      	movs	r3, #20
 8000652:	001a      	movs	r2, r3
 8000654:	2100      	movs	r1, #0
 8000656:	f002 f8e5 	bl	8002824 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800065a:	1d3b      	adds	r3, r7, #4
 800065c:	0018      	movs	r0, r3
 800065e:	2328      	movs	r3, #40	; 0x28
 8000660:	001a      	movs	r2, r3
 8000662:	2100      	movs	r1, #0
 8000664:	f002 f8de 	bl	8002824 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000668:	4b2c      	ldr	r3, [pc, #176]	; (800071c <_Z18SystemClock_Configv+0xe8>)
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	4a2c      	ldr	r2, [pc, #176]	; (8000720 <_Z18SystemClock_Configv+0xec>)
 800066e:	401a      	ands	r2, r3
 8000670:	4b2a      	ldr	r3, [pc, #168]	; (800071c <_Z18SystemClock_Configv+0xe8>)
 8000672:	2180      	movs	r1, #128	; 0x80
 8000674:	0109      	lsls	r1, r1, #4
 8000676:	430a      	orrs	r2, r1
 8000678:	601a      	str	r2, [r3, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800067a:	0021      	movs	r1, r4
 800067c:	187b      	adds	r3, r7, r1
 800067e:	2210      	movs	r2, #16
 8000680:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000682:	187b      	adds	r3, r7, r1
 8000684:	2201      	movs	r2, #1
 8000686:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000688:	187b      	adds	r3, r7, r1
 800068a:	2200      	movs	r2, #0
 800068c:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 800068e:	187b      	adds	r3, r7, r1
 8000690:	22a0      	movs	r2, #160	; 0xa0
 8000692:	0212      	lsls	r2, r2, #8
 8000694:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000696:	187b      	adds	r3, r7, r1
 8000698:	2200      	movs	r2, #0
 800069a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800069c:	187b      	adds	r3, r7, r1
 800069e:	0018      	movs	r0, r3
 80006a0:	f000 fca8 	bl	8000ff4 <HAL_RCC_OscConfig>
 80006a4:	0003      	movs	r3, r0
 80006a6:	1e5a      	subs	r2, r3, #1
 80006a8:	4193      	sbcs	r3, r2
 80006aa:	b2db      	uxtb	r3, r3
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	d001      	beq.n	80006b4 <_Z18SystemClock_Configv+0x80>
  {
    Error_Handler();
 80006b0:	f000 f8c2 	bl	8000838 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006b4:	212c      	movs	r1, #44	; 0x2c
 80006b6:	187b      	adds	r3, r7, r1
 80006b8:	220f      	movs	r2, #15
 80006ba:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80006bc:	187b      	adds	r3, r7, r1
 80006be:	2200      	movs	r2, #0
 80006c0:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006c2:	187b      	adds	r3, r7, r1
 80006c4:	2200      	movs	r2, #0
 80006c6:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006c8:	187b      	adds	r3, r7, r1
 80006ca:	2200      	movs	r2, #0
 80006cc:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006ce:	187b      	adds	r3, r7, r1
 80006d0:	2200      	movs	r2, #0
 80006d2:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80006d4:	187b      	adds	r3, r7, r1
 80006d6:	2100      	movs	r1, #0
 80006d8:	0018      	movs	r0, r3
 80006da:	f001 f85b 	bl	8001794 <HAL_RCC_ClockConfig>
 80006de:	0003      	movs	r3, r0
 80006e0:	1e5a      	subs	r2, r3, #1
 80006e2:	4193      	sbcs	r3, r2
 80006e4:	b2db      	uxtb	r3, r3
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	d001      	beq.n	80006ee <_Z18SystemClock_Configv+0xba>
  {
    Error_Handler();
 80006ea:	f000 f8a5 	bl	8000838 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80006ee:	1d3b      	adds	r3, r7, #4
 80006f0:	2202      	movs	r2, #2
 80006f2:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80006f4:	1d3b      	adds	r3, r7, #4
 80006f6:	2200      	movs	r2, #0
 80006f8:	611a      	str	r2, [r3, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80006fa:	1d3b      	adds	r3, r7, #4
 80006fc:	0018      	movs	r0, r3
 80006fe:	f001 fa2d 	bl	8001b5c <HAL_RCCEx_PeriphCLKConfig>
 8000702:	0003      	movs	r3, r0
 8000704:	1e5a      	subs	r2, r3, #1
 8000706:	4193      	sbcs	r3, r2
 8000708:	b2db      	uxtb	r3, r3
 800070a:	2b00      	cmp	r3, #0
 800070c:	d001      	beq.n	8000712 <_Z18SystemClock_Configv+0xde>
  {
    Error_Handler();
 800070e:	f000 f893 	bl	8000838 <Error_Handler>
  }
}
 8000712:	46c0      	nop			; (mov r8, r8)
 8000714:	46bd      	mov	sp, r7
 8000716:	b01f      	add	sp, #124	; 0x7c
 8000718:	bd90      	pop	{r4, r7, pc}
 800071a:	46c0      	nop			; (mov r8, r8)
 800071c:	40007000 	.word	0x40007000
 8000720:	ffffe7ff 	.word	0xffffe7ff

08000724 <_ZL19MX_USART2_UART_Initv>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000728:	4b16      	ldr	r3, [pc, #88]	; (8000784 <_ZL19MX_USART2_UART_Initv+0x60>)
 800072a:	4a17      	ldr	r2, [pc, #92]	; (8000788 <_ZL19MX_USART2_UART_Initv+0x64>)
 800072c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800072e:	4b15      	ldr	r3, [pc, #84]	; (8000784 <_ZL19MX_USART2_UART_Initv+0x60>)
 8000730:	22e1      	movs	r2, #225	; 0xe1
 8000732:	0252      	lsls	r2, r2, #9
 8000734:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000736:	4b13      	ldr	r3, [pc, #76]	; (8000784 <_ZL19MX_USART2_UART_Initv+0x60>)
 8000738:	2200      	movs	r2, #0
 800073a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800073c:	4b11      	ldr	r3, [pc, #68]	; (8000784 <_ZL19MX_USART2_UART_Initv+0x60>)
 800073e:	2200      	movs	r2, #0
 8000740:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000742:	4b10      	ldr	r3, [pc, #64]	; (8000784 <_ZL19MX_USART2_UART_Initv+0x60>)
 8000744:	2200      	movs	r2, #0
 8000746:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000748:	4b0e      	ldr	r3, [pc, #56]	; (8000784 <_ZL19MX_USART2_UART_Initv+0x60>)
 800074a:	220c      	movs	r2, #12
 800074c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800074e:	4b0d      	ldr	r3, [pc, #52]	; (8000784 <_ZL19MX_USART2_UART_Initv+0x60>)
 8000750:	2200      	movs	r2, #0
 8000752:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000754:	4b0b      	ldr	r3, [pc, #44]	; (8000784 <_ZL19MX_USART2_UART_Initv+0x60>)
 8000756:	2200      	movs	r2, #0
 8000758:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800075a:	4b0a      	ldr	r3, [pc, #40]	; (8000784 <_ZL19MX_USART2_UART_Initv+0x60>)
 800075c:	2200      	movs	r2, #0
 800075e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000760:	4b08      	ldr	r3, [pc, #32]	; (8000784 <_ZL19MX_USART2_UART_Initv+0x60>)
 8000762:	2200      	movs	r2, #0
 8000764:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000766:	4b07      	ldr	r3, [pc, #28]	; (8000784 <_ZL19MX_USART2_UART_Initv+0x60>)
 8000768:	0018      	movs	r0, r3
 800076a:	f001 fb6b 	bl	8001e44 <HAL_UART_Init>
 800076e:	0003      	movs	r3, r0
 8000770:	1e5a      	subs	r2, r3, #1
 8000772:	4193      	sbcs	r3, r2
 8000774:	b2db      	uxtb	r3, r3
 8000776:	2b00      	cmp	r3, #0
 8000778:	d001      	beq.n	800077e <_ZL19MX_USART2_UART_Initv+0x5a>
  {
    Error_Handler();
 800077a:	f000 f85d 	bl	8000838 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800077e:	46c0      	nop			; (mov r8, r8)
 8000780:	46bd      	mov	sp, r7
 8000782:	bd80      	pop	{r7, pc}
 8000784:	20000028 	.word	0x20000028
 8000788:	40004400 	.word	0x40004400

0800078c <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800078c:	b590      	push	{r4, r7, lr}
 800078e:	b089      	sub	sp, #36	; 0x24
 8000790:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000792:	240c      	movs	r4, #12
 8000794:	193b      	adds	r3, r7, r4
 8000796:	0018      	movs	r0, r3
 8000798:	2314      	movs	r3, #20
 800079a:	001a      	movs	r2, r3
 800079c:	2100      	movs	r1, #0
 800079e:	f002 f841 	bl	8002824 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007a2:	4b23      	ldr	r3, [pc, #140]	; (8000830 <_ZL12MX_GPIO_Initv+0xa4>)
 80007a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80007a6:	4b22      	ldr	r3, [pc, #136]	; (8000830 <_ZL12MX_GPIO_Initv+0xa4>)
 80007a8:	2104      	movs	r1, #4
 80007aa:	430a      	orrs	r2, r1
 80007ac:	62da      	str	r2, [r3, #44]	; 0x2c
 80007ae:	4b20      	ldr	r3, [pc, #128]	; (8000830 <_ZL12MX_GPIO_Initv+0xa4>)
 80007b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80007b2:	2204      	movs	r2, #4
 80007b4:	4013      	ands	r3, r2
 80007b6:	60bb      	str	r3, [r7, #8]
 80007b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007ba:	4b1d      	ldr	r3, [pc, #116]	; (8000830 <_ZL12MX_GPIO_Initv+0xa4>)
 80007bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80007be:	4b1c      	ldr	r3, [pc, #112]	; (8000830 <_ZL12MX_GPIO_Initv+0xa4>)
 80007c0:	2101      	movs	r1, #1
 80007c2:	430a      	orrs	r2, r1
 80007c4:	62da      	str	r2, [r3, #44]	; 0x2c
 80007c6:	4b1a      	ldr	r3, [pc, #104]	; (8000830 <_ZL12MX_GPIO_Initv+0xa4>)
 80007c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80007ca:	2201      	movs	r2, #1
 80007cc:	4013      	ands	r3, r2
 80007ce:	607b      	str	r3, [r7, #4]
 80007d0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 80007d2:	23a0      	movs	r3, #160	; 0xa0
 80007d4:	05db      	lsls	r3, r3, #23
 80007d6:	2200      	movs	r2, #0
 80007d8:	2120      	movs	r1, #32
 80007da:	0018      	movs	r0, r3
 80007dc:	f000 fbed 	bl	8000fba <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80007e0:	193b      	adds	r3, r7, r4
 80007e2:	2280      	movs	r2, #128	; 0x80
 80007e4:	0192      	lsls	r2, r2, #6
 80007e6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007e8:	193b      	adds	r3, r7, r4
 80007ea:	2200      	movs	r2, #0
 80007ec:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ee:	193b      	adds	r3, r7, r4
 80007f0:	2200      	movs	r2, #0
 80007f2:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80007f4:	193b      	adds	r3, r7, r4
 80007f6:	4a0f      	ldr	r2, [pc, #60]	; (8000834 <_ZL12MX_GPIO_Initv+0xa8>)
 80007f8:	0019      	movs	r1, r3
 80007fa:	0010      	movs	r0, r2
 80007fc:	f000 fa42 	bl	8000c84 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000800:	0021      	movs	r1, r4
 8000802:	187b      	adds	r3, r7, r1
 8000804:	2220      	movs	r2, #32
 8000806:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000808:	187b      	adds	r3, r7, r1
 800080a:	2201      	movs	r2, #1
 800080c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800080e:	187b      	adds	r3, r7, r1
 8000810:	2200      	movs	r2, #0
 8000812:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000814:	187b      	adds	r3, r7, r1
 8000816:	2200      	movs	r2, #0
 8000818:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800081a:	187a      	adds	r2, r7, r1
 800081c:	23a0      	movs	r3, #160	; 0xa0
 800081e:	05db      	lsls	r3, r3, #23
 8000820:	0011      	movs	r1, r2
 8000822:	0018      	movs	r0, r3
 8000824:	f000 fa2e 	bl	8000c84 <HAL_GPIO_Init>

}
 8000828:	46c0      	nop			; (mov r8, r8)
 800082a:	46bd      	mov	sp, r7
 800082c:	b009      	add	sp, #36	; 0x24
 800082e:	bd90      	pop	{r4, r7, pc}
 8000830:	40021000 	.word	0x40021000
 8000834:	50000800 	.word	0x50000800

08000838 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800083c:	46c0      	nop			; (mov r8, r8)
 800083e:	46bd      	mov	sp, r7
 8000840:	bd80      	pop	{r7, pc}
	...

08000844 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000848:	4b07      	ldr	r3, [pc, #28]	; (8000868 <HAL_MspInit+0x24>)
 800084a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800084c:	4b06      	ldr	r3, [pc, #24]	; (8000868 <HAL_MspInit+0x24>)
 800084e:	2101      	movs	r1, #1
 8000850:	430a      	orrs	r2, r1
 8000852:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000854:	4b04      	ldr	r3, [pc, #16]	; (8000868 <HAL_MspInit+0x24>)
 8000856:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000858:	4b03      	ldr	r3, [pc, #12]	; (8000868 <HAL_MspInit+0x24>)
 800085a:	2180      	movs	r1, #128	; 0x80
 800085c:	0549      	lsls	r1, r1, #21
 800085e:	430a      	orrs	r2, r1
 8000860:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000862:	46c0      	nop			; (mov r8, r8)
 8000864:	46bd      	mov	sp, r7
 8000866:	bd80      	pop	{r7, pc}
 8000868:	40021000 	.word	0x40021000

0800086c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	b088      	sub	sp, #32
 8000870:	af00      	add	r7, sp, #0
 8000872:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000874:	230c      	movs	r3, #12
 8000876:	18fb      	adds	r3, r7, r3
 8000878:	0018      	movs	r0, r3
 800087a:	2314      	movs	r3, #20
 800087c:	001a      	movs	r2, r3
 800087e:	2100      	movs	r1, #0
 8000880:	f001 ffd0 	bl	8002824 <memset>
  if(huart->Instance==USART2)
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	4a18      	ldr	r2, [pc, #96]	; (80008ec <HAL_UART_MspInit+0x80>)
 800088a:	4293      	cmp	r3, r2
 800088c:	d129      	bne.n	80008e2 <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800088e:	4b18      	ldr	r3, [pc, #96]	; (80008f0 <HAL_UART_MspInit+0x84>)
 8000890:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000892:	4b17      	ldr	r3, [pc, #92]	; (80008f0 <HAL_UART_MspInit+0x84>)
 8000894:	2180      	movs	r1, #128	; 0x80
 8000896:	0289      	lsls	r1, r1, #10
 8000898:	430a      	orrs	r2, r1
 800089a:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800089c:	4b14      	ldr	r3, [pc, #80]	; (80008f0 <HAL_UART_MspInit+0x84>)
 800089e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80008a0:	4b13      	ldr	r3, [pc, #76]	; (80008f0 <HAL_UART_MspInit+0x84>)
 80008a2:	2101      	movs	r1, #1
 80008a4:	430a      	orrs	r2, r1
 80008a6:	62da      	str	r2, [r3, #44]	; 0x2c
 80008a8:	4b11      	ldr	r3, [pc, #68]	; (80008f0 <HAL_UART_MspInit+0x84>)
 80008aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80008ac:	2201      	movs	r2, #1
 80008ae:	4013      	ands	r3, r2
 80008b0:	60bb      	str	r3, [r7, #8]
 80008b2:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80008b4:	210c      	movs	r1, #12
 80008b6:	187b      	adds	r3, r7, r1
 80008b8:	220c      	movs	r2, #12
 80008ba:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008bc:	187b      	adds	r3, r7, r1
 80008be:	2202      	movs	r2, #2
 80008c0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c2:	187b      	adds	r3, r7, r1
 80008c4:	2200      	movs	r2, #0
 80008c6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008c8:	187b      	adds	r3, r7, r1
 80008ca:	2203      	movs	r2, #3
 80008cc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 80008ce:	187b      	adds	r3, r7, r1
 80008d0:	2204      	movs	r2, #4
 80008d2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008d4:	187a      	adds	r2, r7, r1
 80008d6:	23a0      	movs	r3, #160	; 0xa0
 80008d8:	05db      	lsls	r3, r3, #23
 80008da:	0011      	movs	r1, r2
 80008dc:	0018      	movs	r0, r3
 80008de:	f000 f9d1 	bl	8000c84 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80008e2:	46c0      	nop			; (mov r8, r8)
 80008e4:	46bd      	mov	sp, r7
 80008e6:	b008      	add	sp, #32
 80008e8:	bd80      	pop	{r7, pc}
 80008ea:	46c0      	nop			; (mov r8, r8)
 80008ec:	40004400 	.word	0x40004400
 80008f0:	40021000 	.word	0x40021000

080008f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80008f8:	46c0      	nop			; (mov r8, r8)
 80008fa:	46bd      	mov	sp, r7
 80008fc:	bd80      	pop	{r7, pc}

080008fe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008fe:	b580      	push	{r7, lr}
 8000900:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000902:	e7fe      	b.n	8000902 <HardFault_Handler+0x4>

08000904 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000908:	46c0      	nop			; (mov r8, r8)
 800090a:	46bd      	mov	sp, r7
 800090c:	bd80      	pop	{r7, pc}

0800090e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800090e:	b580      	push	{r7, lr}
 8000910:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000912:	46c0      	nop			; (mov r8, r8)
 8000914:	46bd      	mov	sp, r7
 8000916:	bd80      	pop	{r7, pc}

08000918 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800091c:	f000 f8c0 	bl	8000aa0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000920:	46c0      	nop			; (mov r8, r8)
 8000922:	46bd      	mov	sp, r7
 8000924:	bd80      	pop	{r7, pc}
	...

08000928 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	af00      	add	r7, sp, #0
/*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100U;
 800092c:	4b17      	ldr	r3, [pc, #92]	; (800098c <SystemInit+0x64>)
 800092e:	681a      	ldr	r2, [r3, #0]
 8000930:	4b16      	ldr	r3, [pc, #88]	; (800098c <SystemInit+0x64>)
 8000932:	2180      	movs	r1, #128	; 0x80
 8000934:	0049      	lsls	r1, r1, #1
 8000936:	430a      	orrs	r2, r1
 8000938:	601a      	str	r2, [r3, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t) 0x88FF400CU;
 800093a:	4b14      	ldr	r3, [pc, #80]	; (800098c <SystemInit+0x64>)
 800093c:	68da      	ldr	r2, [r3, #12]
 800093e:	4b13      	ldr	r3, [pc, #76]	; (800098c <SystemInit+0x64>)
 8000940:	4913      	ldr	r1, [pc, #76]	; (8000990 <SystemInit+0x68>)
 8000942:	400a      	ands	r2, r1
 8000944:	60da      	str	r2, [r3, #12]

  /*!< Reset HSION, HSIDIVEN, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 8000946:	4b11      	ldr	r3, [pc, #68]	; (800098c <SystemInit+0x64>)
 8000948:	681a      	ldr	r2, [r3, #0]
 800094a:	4b10      	ldr	r3, [pc, #64]	; (800098c <SystemInit+0x64>)
 800094c:	4911      	ldr	r1, [pc, #68]	; (8000994 <SystemInit+0x6c>)
 800094e:	400a      	ands	r2, r1
 8000950:	601a      	str	r2, [r3, #0]

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8000952:	4b0e      	ldr	r3, [pc, #56]	; (800098c <SystemInit+0x64>)
 8000954:	689a      	ldr	r2, [r3, #8]
 8000956:	4b0d      	ldr	r3, [pc, #52]	; (800098c <SystemInit+0x64>)
 8000958:	2101      	movs	r1, #1
 800095a:	438a      	bics	r2, r1
 800095c:	609a      	str	r2, [r3, #8]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 800095e:	4b0b      	ldr	r3, [pc, #44]	; (800098c <SystemInit+0x64>)
 8000960:	681a      	ldr	r2, [r3, #0]
 8000962:	4b0a      	ldr	r3, [pc, #40]	; (800098c <SystemInit+0x64>)
 8000964:	490c      	ldr	r1, [pc, #48]	; (8000998 <SystemInit+0x70>)
 8000966:	400a      	ands	r2, r1
 8000968:	601a      	str	r2, [r3, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFFU;
 800096a:	4b08      	ldr	r3, [pc, #32]	; (800098c <SystemInit+0x64>)
 800096c:	68da      	ldr	r2, [r3, #12]
 800096e:	4b07      	ldr	r3, [pc, #28]	; (800098c <SystemInit+0x64>)
 8000970:	490a      	ldr	r1, [pc, #40]	; (800099c <SystemInit+0x74>)
 8000972:	400a      	ands	r2, r1
 8000974:	60da      	str	r2, [r3, #12]

  /*!< Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8000976:	4b05      	ldr	r3, [pc, #20]	; (800098c <SystemInit+0x64>)
 8000978:	2200      	movs	r2, #0
 800097a:	611a      	str	r2, [r3, #16]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800097c:	4b08      	ldr	r3, [pc, #32]	; (80009a0 <SystemInit+0x78>)
 800097e:	2280      	movs	r2, #128	; 0x80
 8000980:	0512      	lsls	r2, r2, #20
 8000982:	609a      	str	r2, [r3, #8]
#endif
}
 8000984:	46c0      	nop			; (mov r8, r8)
 8000986:	46bd      	mov	sp, r7
 8000988:	bd80      	pop	{r7, pc}
 800098a:	46c0      	nop			; (mov r8, r8)
 800098c:	40021000 	.word	0x40021000
 8000990:	88ff400c 	.word	0x88ff400c
 8000994:	fef6fff6 	.word	0xfef6fff6
 8000998:	fffbffff 	.word	0xfffbffff
 800099c:	ff02ffff 	.word	0xff02ffff
 80009a0:	e000ed00 	.word	0xe000ed00

080009a4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 80009a4:	480d      	ldr	r0, [pc, #52]	; (80009dc <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 80009a6:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 80009a8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80009aa:	e003      	b.n	80009b4 <LoopCopyDataInit>

080009ac <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80009ac:	4b0c      	ldr	r3, [pc, #48]	; (80009e0 <LoopForever+0x6>)
  ldr  r3, [r3, r1]
 80009ae:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80009b0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80009b2:	3104      	adds	r1, #4

080009b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 80009b4:	480b      	ldr	r0, [pc, #44]	; (80009e4 <LoopForever+0xa>)
  ldr  r3, =_edata
 80009b6:	4b0c      	ldr	r3, [pc, #48]	; (80009e8 <LoopForever+0xe>)
  adds  r2, r0, r1
 80009b8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80009ba:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80009bc:	d3f6      	bcc.n	80009ac <CopyDataInit>
  ldr  r2, =_sbss
 80009be:	4a0b      	ldr	r2, [pc, #44]	; (80009ec <LoopForever+0x12>)
  b  LoopFillZerobss
 80009c0:	e002      	b.n	80009c8 <LoopFillZerobss>

080009c2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 80009c2:	2300      	movs	r3, #0
  str  r3, [r2]
 80009c4:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009c6:	3204      	adds	r2, #4

080009c8 <LoopFillZerobss>:


LoopFillZerobss:
  ldr  r3, = _ebss
 80009c8:	4b09      	ldr	r3, [pc, #36]	; (80009f0 <LoopForever+0x16>)
  cmp  r2, r3
 80009ca:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80009cc:	d3f9      	bcc.n	80009c2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80009ce:	f7ff ffab 	bl	8000928 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80009d2:	f001 ff03 	bl	80027dc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80009d6:	f7ff fdf2 	bl	80005be <main>

080009da <LoopForever>:

LoopForever:
    b LoopForever
 80009da:	e7fe      	b.n	80009da <LoopForever>
   ldr   r0, =_estack
 80009dc:	20005000 	.word	0x20005000
  ldr  r3, =_sidata
 80009e0:	0800290c 	.word	0x0800290c
  ldr  r0, =_sdata
 80009e4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80009e8:	2000000c 	.word	0x2000000c
  ldr  r2, =_sbss
 80009ec:	2000000c 	.word	0x2000000c
  ldr  r3, = _ebss
 80009f0:	200000ac 	.word	0x200000ac

080009f4 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80009f4:	e7fe      	b.n	80009f4 <ADC1_COMP_IRQHandler>
	...

080009f8 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	b082      	sub	sp, #8
 80009fc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80009fe:	1dfb      	adds	r3, r7, #7
 8000a00:	2200      	movs	r2, #0
 8000a02:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000a04:	4b0b      	ldr	r3, [pc, #44]	; (8000a34 <HAL_Init+0x3c>)
 8000a06:	681a      	ldr	r2, [r3, #0]
 8000a08:	4b0a      	ldr	r3, [pc, #40]	; (8000a34 <HAL_Init+0x3c>)
 8000a0a:	2140      	movs	r1, #64	; 0x40
 8000a0c:	430a      	orrs	r2, r1
 8000a0e:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000a10:	2000      	movs	r0, #0
 8000a12:	f000 f811 	bl	8000a38 <HAL_InitTick>
 8000a16:	1e03      	subs	r3, r0, #0
 8000a18:	d003      	beq.n	8000a22 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8000a1a:	1dfb      	adds	r3, r7, #7
 8000a1c:	2201      	movs	r2, #1
 8000a1e:	701a      	strb	r2, [r3, #0]
 8000a20:	e001      	b.n	8000a26 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000a22:	f7ff ff0f 	bl	8000844 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000a26:	1dfb      	adds	r3, r7, #7
 8000a28:	781b      	ldrb	r3, [r3, #0]
}
 8000a2a:	0018      	movs	r0, r3
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	b002      	add	sp, #8
 8000a30:	bd80      	pop	{r7, pc}
 8000a32:	46c0      	nop			; (mov r8, r8)
 8000a34:	40022000 	.word	0x40022000

08000a38 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a38:	b590      	push	{r4, r7, lr}
 8000a3a:	b083      	sub	sp, #12
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a40:	4b14      	ldr	r3, [pc, #80]	; (8000a94 <HAL_InitTick+0x5c>)
 8000a42:	681c      	ldr	r4, [r3, #0]
 8000a44:	4b14      	ldr	r3, [pc, #80]	; (8000a98 <HAL_InitTick+0x60>)
 8000a46:	781b      	ldrb	r3, [r3, #0]
 8000a48:	0019      	movs	r1, r3
 8000a4a:	23fa      	movs	r3, #250	; 0xfa
 8000a4c:	0098      	lsls	r0, r3, #2
 8000a4e:	f7ff fb5b 	bl	8000108 <__udivsi3>
 8000a52:	0003      	movs	r3, r0
 8000a54:	0019      	movs	r1, r3
 8000a56:	0020      	movs	r0, r4
 8000a58:	f7ff fb56 	bl	8000108 <__udivsi3>
 8000a5c:	0003      	movs	r3, r0
 8000a5e:	0018      	movs	r0, r3
 8000a60:	f000 f903 	bl	8000c6a <HAL_SYSTICK_Config>
 8000a64:	1e03      	subs	r3, r0, #0
 8000a66:	d001      	beq.n	8000a6c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000a68:	2301      	movs	r3, #1
 8000a6a:	e00f      	b.n	8000a8c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	2b03      	cmp	r3, #3
 8000a70:	d80b      	bhi.n	8000a8a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a72:	6879      	ldr	r1, [r7, #4]
 8000a74:	2301      	movs	r3, #1
 8000a76:	425b      	negs	r3, r3
 8000a78:	2200      	movs	r2, #0
 8000a7a:	0018      	movs	r0, r3
 8000a7c:	f000 f8e0 	bl	8000c40 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a80:	4b06      	ldr	r3, [pc, #24]	; (8000a9c <HAL_InitTick+0x64>)
 8000a82:	687a      	ldr	r2, [r7, #4]
 8000a84:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000a86:	2300      	movs	r3, #0
 8000a88:	e000      	b.n	8000a8c <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000a8a:	2301      	movs	r3, #1
}
 8000a8c:	0018      	movs	r0, r3
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	b003      	add	sp, #12
 8000a92:	bd90      	pop	{r4, r7, pc}
 8000a94:	20000000 	.word	0x20000000
 8000a98:	20000008 	.word	0x20000008
 8000a9c:	20000004 	.word	0x20000004

08000aa0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000aa4:	4b05      	ldr	r3, [pc, #20]	; (8000abc <HAL_IncTick+0x1c>)
 8000aa6:	781b      	ldrb	r3, [r3, #0]
 8000aa8:	001a      	movs	r2, r3
 8000aaa:	4b05      	ldr	r3, [pc, #20]	; (8000ac0 <HAL_IncTick+0x20>)
 8000aac:	681b      	ldr	r3, [r3, #0]
 8000aae:	18d2      	adds	r2, r2, r3
 8000ab0:	4b03      	ldr	r3, [pc, #12]	; (8000ac0 <HAL_IncTick+0x20>)
 8000ab2:	601a      	str	r2, [r3, #0]
}
 8000ab4:	46c0      	nop			; (mov r8, r8)
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	bd80      	pop	{r7, pc}
 8000aba:	46c0      	nop			; (mov r8, r8)
 8000abc:	20000008 	.word	0x20000008
 8000ac0:	200000a8 	.word	0x200000a8

08000ac4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	af00      	add	r7, sp, #0
  return uwTick;
 8000ac8:	4b02      	ldr	r3, [pc, #8]	; (8000ad4 <HAL_GetTick+0x10>)
 8000aca:	681b      	ldr	r3, [r3, #0]
}
 8000acc:	0018      	movs	r0, r3
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	bd80      	pop	{r7, pc}
 8000ad2:	46c0      	nop			; (mov r8, r8)
 8000ad4:	200000a8 	.word	0x200000a8

08000ad8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b084      	sub	sp, #16
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ae0:	f7ff fff0 	bl	8000ac4 <HAL_GetTick>
 8000ae4:	0003      	movs	r3, r0
 8000ae6:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000aec:	68fb      	ldr	r3, [r7, #12]
 8000aee:	3301      	adds	r3, #1
 8000af0:	d005      	beq.n	8000afe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000af2:	4b09      	ldr	r3, [pc, #36]	; (8000b18 <HAL_Delay+0x40>)
 8000af4:	781b      	ldrb	r3, [r3, #0]
 8000af6:	001a      	movs	r2, r3
 8000af8:	68fb      	ldr	r3, [r7, #12]
 8000afa:	189b      	adds	r3, r3, r2
 8000afc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000afe:	46c0      	nop			; (mov r8, r8)
 8000b00:	f7ff ffe0 	bl	8000ac4 <HAL_GetTick>
 8000b04:	0002      	movs	r2, r0
 8000b06:	68bb      	ldr	r3, [r7, #8]
 8000b08:	1ad3      	subs	r3, r2, r3
 8000b0a:	68fa      	ldr	r2, [r7, #12]
 8000b0c:	429a      	cmp	r2, r3
 8000b0e:	d8f7      	bhi.n	8000b00 <HAL_Delay+0x28>
  {
  }
}
 8000b10:	46c0      	nop			; (mov r8, r8)
 8000b12:	46bd      	mov	sp, r7
 8000b14:	b004      	add	sp, #16
 8000b16:	bd80      	pop	{r7, pc}
 8000b18:	20000008 	.word	0x20000008

08000b1c <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b1c:	b590      	push	{r4, r7, lr}
 8000b1e:	b083      	sub	sp, #12
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	0002      	movs	r2, r0
 8000b24:	6039      	str	r1, [r7, #0]
 8000b26:	1dfb      	adds	r3, r7, #7
 8000b28:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 8000b2a:	1dfb      	adds	r3, r7, #7
 8000b2c:	781b      	ldrb	r3, [r3, #0]
 8000b2e:	2b7f      	cmp	r3, #127	; 0x7f
 8000b30:	d932      	bls.n	8000b98 <NVIC_SetPriority+0x7c>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b32:	4a2f      	ldr	r2, [pc, #188]	; (8000bf0 <NVIC_SetPriority+0xd4>)
 8000b34:	1dfb      	adds	r3, r7, #7
 8000b36:	781b      	ldrb	r3, [r3, #0]
 8000b38:	0019      	movs	r1, r3
 8000b3a:	230f      	movs	r3, #15
 8000b3c:	400b      	ands	r3, r1
 8000b3e:	3b08      	subs	r3, #8
 8000b40:	089b      	lsrs	r3, r3, #2
 8000b42:	3306      	adds	r3, #6
 8000b44:	009b      	lsls	r3, r3, #2
 8000b46:	18d3      	adds	r3, r2, r3
 8000b48:	3304      	adds	r3, #4
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	1dfa      	adds	r2, r7, #7
 8000b4e:	7812      	ldrb	r2, [r2, #0]
 8000b50:	0011      	movs	r1, r2
 8000b52:	2203      	movs	r2, #3
 8000b54:	400a      	ands	r2, r1
 8000b56:	00d2      	lsls	r2, r2, #3
 8000b58:	21ff      	movs	r1, #255	; 0xff
 8000b5a:	4091      	lsls	r1, r2
 8000b5c:	000a      	movs	r2, r1
 8000b5e:	43d2      	mvns	r2, r2
 8000b60:	401a      	ands	r2, r3
 8000b62:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000b64:	683b      	ldr	r3, [r7, #0]
 8000b66:	019b      	lsls	r3, r3, #6
 8000b68:	22ff      	movs	r2, #255	; 0xff
 8000b6a:	401a      	ands	r2, r3
 8000b6c:	1dfb      	adds	r3, r7, #7
 8000b6e:	781b      	ldrb	r3, [r3, #0]
 8000b70:	0018      	movs	r0, r3
 8000b72:	2303      	movs	r3, #3
 8000b74:	4003      	ands	r3, r0
 8000b76:	00db      	lsls	r3, r3, #3
 8000b78:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b7a:	481d      	ldr	r0, [pc, #116]	; (8000bf0 <NVIC_SetPriority+0xd4>)
 8000b7c:	1dfb      	adds	r3, r7, #7
 8000b7e:	781b      	ldrb	r3, [r3, #0]
 8000b80:	001c      	movs	r4, r3
 8000b82:	230f      	movs	r3, #15
 8000b84:	4023      	ands	r3, r4
 8000b86:	3b08      	subs	r3, #8
 8000b88:	089b      	lsrs	r3, r3, #2
 8000b8a:	430a      	orrs	r2, r1
 8000b8c:	3306      	adds	r3, #6
 8000b8e:	009b      	lsls	r3, r3, #2
 8000b90:	18c3      	adds	r3, r0, r3
 8000b92:	3304      	adds	r3, #4
 8000b94:	601a      	str	r2, [r3, #0]
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000b96:	e027      	b.n	8000be8 <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b98:	4a16      	ldr	r2, [pc, #88]	; (8000bf4 <NVIC_SetPriority+0xd8>)
 8000b9a:	1dfb      	adds	r3, r7, #7
 8000b9c:	781b      	ldrb	r3, [r3, #0]
 8000b9e:	b25b      	sxtb	r3, r3
 8000ba0:	089b      	lsrs	r3, r3, #2
 8000ba2:	33c0      	adds	r3, #192	; 0xc0
 8000ba4:	009b      	lsls	r3, r3, #2
 8000ba6:	589b      	ldr	r3, [r3, r2]
 8000ba8:	1dfa      	adds	r2, r7, #7
 8000baa:	7812      	ldrb	r2, [r2, #0]
 8000bac:	0011      	movs	r1, r2
 8000bae:	2203      	movs	r2, #3
 8000bb0:	400a      	ands	r2, r1
 8000bb2:	00d2      	lsls	r2, r2, #3
 8000bb4:	21ff      	movs	r1, #255	; 0xff
 8000bb6:	4091      	lsls	r1, r2
 8000bb8:	000a      	movs	r2, r1
 8000bba:	43d2      	mvns	r2, r2
 8000bbc:	401a      	ands	r2, r3
 8000bbe:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000bc0:	683b      	ldr	r3, [r7, #0]
 8000bc2:	019b      	lsls	r3, r3, #6
 8000bc4:	22ff      	movs	r2, #255	; 0xff
 8000bc6:	401a      	ands	r2, r3
 8000bc8:	1dfb      	adds	r3, r7, #7
 8000bca:	781b      	ldrb	r3, [r3, #0]
 8000bcc:	0018      	movs	r0, r3
 8000bce:	2303      	movs	r3, #3
 8000bd0:	4003      	ands	r3, r0
 8000bd2:	00db      	lsls	r3, r3, #3
 8000bd4:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000bd6:	4807      	ldr	r0, [pc, #28]	; (8000bf4 <NVIC_SetPriority+0xd8>)
 8000bd8:	1dfb      	adds	r3, r7, #7
 8000bda:	781b      	ldrb	r3, [r3, #0]
 8000bdc:	b25b      	sxtb	r3, r3
 8000bde:	089b      	lsrs	r3, r3, #2
 8000be0:	430a      	orrs	r2, r1
 8000be2:	33c0      	adds	r3, #192	; 0xc0
 8000be4:	009b      	lsls	r3, r3, #2
 8000be6:	501a      	str	r2, [r3, r0]
}
 8000be8:	46c0      	nop			; (mov r8, r8)
 8000bea:	46bd      	mov	sp, r7
 8000bec:	b003      	add	sp, #12
 8000bee:	bd90      	pop	{r4, r7, pc}
 8000bf0:	e000ed00 	.word	0xe000ed00
 8000bf4:	e000e100 	.word	0xe000e100

08000bf8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b082      	sub	sp, #8
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	3b01      	subs	r3, #1
 8000c04:	4a0c      	ldr	r2, [pc, #48]	; (8000c38 <SysTick_Config+0x40>)
 8000c06:	4293      	cmp	r3, r2
 8000c08:	d901      	bls.n	8000c0e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c0a:	2301      	movs	r3, #1
 8000c0c:	e010      	b.n	8000c30 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c0e:	4b0b      	ldr	r3, [pc, #44]	; (8000c3c <SysTick_Config+0x44>)
 8000c10:	687a      	ldr	r2, [r7, #4]
 8000c12:	3a01      	subs	r2, #1
 8000c14:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c16:	2301      	movs	r3, #1
 8000c18:	425b      	negs	r3, r3
 8000c1a:	2103      	movs	r1, #3
 8000c1c:	0018      	movs	r0, r3
 8000c1e:	f7ff ff7d 	bl	8000b1c <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c22:	4b06      	ldr	r3, [pc, #24]	; (8000c3c <SysTick_Config+0x44>)
 8000c24:	2200      	movs	r2, #0
 8000c26:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c28:	4b04      	ldr	r3, [pc, #16]	; (8000c3c <SysTick_Config+0x44>)
 8000c2a:	2207      	movs	r2, #7
 8000c2c:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c2e:	2300      	movs	r3, #0
}
 8000c30:	0018      	movs	r0, r3
 8000c32:	46bd      	mov	sp, r7
 8000c34:	b002      	add	sp, #8
 8000c36:	bd80      	pop	{r7, pc}
 8000c38:	00ffffff 	.word	0x00ffffff
 8000c3c:	e000e010 	.word	0xe000e010

08000c40 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b084      	sub	sp, #16
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	60b9      	str	r1, [r7, #8]
 8000c48:	607a      	str	r2, [r7, #4]
 8000c4a:	210f      	movs	r1, #15
 8000c4c:	187b      	adds	r3, r7, r1
 8000c4e:	1c02      	adds	r2, r0, #0
 8000c50:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000c52:	68ba      	ldr	r2, [r7, #8]
 8000c54:	187b      	adds	r3, r7, r1
 8000c56:	781b      	ldrb	r3, [r3, #0]
 8000c58:	b25b      	sxtb	r3, r3
 8000c5a:	0011      	movs	r1, r2
 8000c5c:	0018      	movs	r0, r3
 8000c5e:	f7ff ff5d 	bl	8000b1c <NVIC_SetPriority>
}
 8000c62:	46c0      	nop			; (mov r8, r8)
 8000c64:	46bd      	mov	sp, r7
 8000c66:	b004      	add	sp, #16
 8000c68:	bd80      	pop	{r7, pc}

08000c6a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c6a:	b580      	push	{r7, lr}
 8000c6c:	b082      	sub	sp, #8
 8000c6e:	af00      	add	r7, sp, #0
 8000c70:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	0018      	movs	r0, r3
 8000c76:	f7ff ffbf 	bl	8000bf8 <SysTick_Config>
 8000c7a:	0003      	movs	r3, r0
}
 8000c7c:	0018      	movs	r0, r3
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	b002      	add	sp, #8
 8000c82:	bd80      	pop	{r7, pc}

08000c84 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b086      	sub	sp, #24
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	6078      	str	r0, [r7, #4]
 8000c8c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000c8e:	2300      	movs	r3, #0
 8000c90:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000c92:	2300      	movs	r3, #0
 8000c94:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8000c96:	2300      	movs	r3, #0
 8000c98:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8000c9a:	e155      	b.n	8000f48 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000c9c:	683b      	ldr	r3, [r7, #0]
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	2101      	movs	r1, #1
 8000ca2:	697a      	ldr	r2, [r7, #20]
 8000ca4:	4091      	lsls	r1, r2
 8000ca6:	000a      	movs	r2, r1
 8000ca8:	4013      	ands	r3, r2
 8000caa:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8000cac:	68fb      	ldr	r3, [r7, #12]
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d100      	bne.n	8000cb4 <HAL_GPIO_Init+0x30>
 8000cb2:	e146      	b.n	8000f42 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000cb4:	683b      	ldr	r3, [r7, #0]
 8000cb6:	685b      	ldr	r3, [r3, #4]
 8000cb8:	2b01      	cmp	r3, #1
 8000cba:	d00b      	beq.n	8000cd4 <HAL_GPIO_Init+0x50>
 8000cbc:	683b      	ldr	r3, [r7, #0]
 8000cbe:	685b      	ldr	r3, [r3, #4]
 8000cc0:	2b02      	cmp	r3, #2
 8000cc2:	d007      	beq.n	8000cd4 <HAL_GPIO_Init+0x50>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000cc4:	683b      	ldr	r3, [r7, #0]
 8000cc6:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000cc8:	2b11      	cmp	r3, #17
 8000cca:	d003      	beq.n	8000cd4 <HAL_GPIO_Init+0x50>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000ccc:	683b      	ldr	r3, [r7, #0]
 8000cce:	685b      	ldr	r3, [r3, #4]
 8000cd0:	2b12      	cmp	r3, #18
 8000cd2:	d130      	bne.n	8000d36 <HAL_GPIO_Init+0xb2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	689b      	ldr	r3, [r3, #8]
 8000cd8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8000cda:	697b      	ldr	r3, [r7, #20]
 8000cdc:	005b      	lsls	r3, r3, #1
 8000cde:	2203      	movs	r2, #3
 8000ce0:	409a      	lsls	r2, r3
 8000ce2:	0013      	movs	r3, r2
 8000ce4:	43da      	mvns	r2, r3
 8000ce6:	693b      	ldr	r3, [r7, #16]
 8000ce8:	4013      	ands	r3, r2
 8000cea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000cec:	683b      	ldr	r3, [r7, #0]
 8000cee:	68da      	ldr	r2, [r3, #12]
 8000cf0:	697b      	ldr	r3, [r7, #20]
 8000cf2:	005b      	lsls	r3, r3, #1
 8000cf4:	409a      	lsls	r2, r3
 8000cf6:	0013      	movs	r3, r2
 8000cf8:	693a      	ldr	r2, [r7, #16]
 8000cfa:	4313      	orrs	r3, r2
 8000cfc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	693a      	ldr	r2, [r7, #16]
 8000d02:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	685b      	ldr	r3, [r3, #4]
 8000d08:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000d0a:	2201      	movs	r2, #1
 8000d0c:	697b      	ldr	r3, [r7, #20]
 8000d0e:	409a      	lsls	r2, r3
 8000d10:	0013      	movs	r3, r2
 8000d12:	43da      	mvns	r2, r3
 8000d14:	693b      	ldr	r3, [r7, #16]
 8000d16:	4013      	ands	r3, r2
 8000d18:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000d1a:	683b      	ldr	r3, [r7, #0]
 8000d1c:	685b      	ldr	r3, [r3, #4]
 8000d1e:	091b      	lsrs	r3, r3, #4
 8000d20:	2201      	movs	r2, #1
 8000d22:	401a      	ands	r2, r3
 8000d24:	697b      	ldr	r3, [r7, #20]
 8000d26:	409a      	lsls	r2, r3
 8000d28:	0013      	movs	r3, r2
 8000d2a:	693a      	ldr	r2, [r7, #16]
 8000d2c:	4313      	orrs	r3, r2
 8000d2e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	693a      	ldr	r2, [r7, #16]
 8000d34:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	68db      	ldr	r3, [r3, #12]
 8000d3a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000d3c:	697b      	ldr	r3, [r7, #20]
 8000d3e:	005b      	lsls	r3, r3, #1
 8000d40:	2203      	movs	r2, #3
 8000d42:	409a      	lsls	r2, r3
 8000d44:	0013      	movs	r3, r2
 8000d46:	43da      	mvns	r2, r3
 8000d48:	693b      	ldr	r3, [r7, #16]
 8000d4a:	4013      	ands	r3, r2
 8000d4c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000d4e:	683b      	ldr	r3, [r7, #0]
 8000d50:	689a      	ldr	r2, [r3, #8]
 8000d52:	697b      	ldr	r3, [r7, #20]
 8000d54:	005b      	lsls	r3, r3, #1
 8000d56:	409a      	lsls	r2, r3
 8000d58:	0013      	movs	r3, r2
 8000d5a:	693a      	ldr	r2, [r7, #16]
 8000d5c:	4313      	orrs	r3, r2
 8000d5e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	693a      	ldr	r2, [r7, #16]
 8000d64:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000d66:	683b      	ldr	r3, [r7, #0]
 8000d68:	685b      	ldr	r3, [r3, #4]
 8000d6a:	2b02      	cmp	r3, #2
 8000d6c:	d003      	beq.n	8000d76 <HAL_GPIO_Init+0xf2>
 8000d6e:	683b      	ldr	r3, [r7, #0]
 8000d70:	685b      	ldr	r3, [r3, #4]
 8000d72:	2b12      	cmp	r3, #18
 8000d74:	d123      	bne.n	8000dbe <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000d76:	697b      	ldr	r3, [r7, #20]
 8000d78:	08da      	lsrs	r2, r3, #3
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	3208      	adds	r2, #8
 8000d7e:	0092      	lsls	r2, r2, #2
 8000d80:	58d3      	ldr	r3, [r2, r3]
 8000d82:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U));
 8000d84:	697b      	ldr	r3, [r7, #20]
 8000d86:	2207      	movs	r2, #7
 8000d88:	4013      	ands	r3, r2
 8000d8a:	009b      	lsls	r3, r3, #2
 8000d8c:	220f      	movs	r2, #15
 8000d8e:	409a      	lsls	r2, r3
 8000d90:	0013      	movs	r3, r2
 8000d92:	43da      	mvns	r2, r3
 8000d94:	693b      	ldr	r3, [r7, #16]
 8000d96:	4013      	ands	r3, r2
 8000d98:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8000d9a:	683b      	ldr	r3, [r7, #0]
 8000d9c:	691a      	ldr	r2, [r3, #16]
 8000d9e:	697b      	ldr	r3, [r7, #20]
 8000da0:	2107      	movs	r1, #7
 8000da2:	400b      	ands	r3, r1
 8000da4:	009b      	lsls	r3, r3, #2
 8000da6:	409a      	lsls	r2, r3
 8000da8:	0013      	movs	r3, r2
 8000daa:	693a      	ldr	r2, [r7, #16]
 8000dac:	4313      	orrs	r3, r2
 8000dae:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000db0:	697b      	ldr	r3, [r7, #20]
 8000db2:	08da      	lsrs	r2, r3, #3
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	3208      	adds	r2, #8
 8000db8:	0092      	lsls	r2, r2, #2
 8000dba:	6939      	ldr	r1, [r7, #16]
 8000dbc:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000dc4:	697b      	ldr	r3, [r7, #20]
 8000dc6:	005b      	lsls	r3, r3, #1
 8000dc8:	2203      	movs	r2, #3
 8000dca:	409a      	lsls	r2, r3
 8000dcc:	0013      	movs	r3, r2
 8000dce:	43da      	mvns	r2, r3
 8000dd0:	693b      	ldr	r3, [r7, #16]
 8000dd2:	4013      	ands	r3, r2
 8000dd4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000dd6:	683b      	ldr	r3, [r7, #0]
 8000dd8:	685b      	ldr	r3, [r3, #4]
 8000dda:	2203      	movs	r2, #3
 8000ddc:	401a      	ands	r2, r3
 8000dde:	697b      	ldr	r3, [r7, #20]
 8000de0:	005b      	lsls	r3, r3, #1
 8000de2:	409a      	lsls	r2, r3
 8000de4:	0013      	movs	r3, r2
 8000de6:	693a      	ldr	r2, [r7, #16]
 8000de8:	4313      	orrs	r3, r2
 8000dea:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	693a      	ldr	r2, [r7, #16]
 8000df0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000df2:	683b      	ldr	r3, [r7, #0]
 8000df4:	685a      	ldr	r2, [r3, #4]
 8000df6:	2380      	movs	r3, #128	; 0x80
 8000df8:	055b      	lsls	r3, r3, #21
 8000dfa:	4013      	ands	r3, r2
 8000dfc:	d100      	bne.n	8000e00 <HAL_GPIO_Init+0x17c>
 8000dfe:	e0a0      	b.n	8000f42 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e00:	4b57      	ldr	r3, [pc, #348]	; (8000f60 <HAL_GPIO_Init+0x2dc>)
 8000e02:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000e04:	4b56      	ldr	r3, [pc, #344]	; (8000f60 <HAL_GPIO_Init+0x2dc>)
 8000e06:	2101      	movs	r1, #1
 8000e08:	430a      	orrs	r2, r1
 8000e0a:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8000e0c:	4a55      	ldr	r2, [pc, #340]	; (8000f64 <HAL_GPIO_Init+0x2e0>)
 8000e0e:	697b      	ldr	r3, [r7, #20]
 8000e10:	089b      	lsrs	r3, r3, #2
 8000e12:	3302      	adds	r3, #2
 8000e14:	009b      	lsls	r3, r3, #2
 8000e16:	589b      	ldr	r3, [r3, r2]
 8000e18:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8000e1a:	697b      	ldr	r3, [r7, #20]
 8000e1c:	2203      	movs	r2, #3
 8000e1e:	4013      	ands	r3, r2
 8000e20:	009b      	lsls	r3, r3, #2
 8000e22:	220f      	movs	r2, #15
 8000e24:	409a      	lsls	r2, r3
 8000e26:	0013      	movs	r3, r2
 8000e28:	43da      	mvns	r2, r3
 8000e2a:	693b      	ldr	r3, [r7, #16]
 8000e2c:	4013      	ands	r3, r2
 8000e2e:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8000e30:	687a      	ldr	r2, [r7, #4]
 8000e32:	23a0      	movs	r3, #160	; 0xa0
 8000e34:	05db      	lsls	r3, r3, #23
 8000e36:	429a      	cmp	r2, r3
 8000e38:	d01f      	beq.n	8000e7a <HAL_GPIO_Init+0x1f6>
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	4a4a      	ldr	r2, [pc, #296]	; (8000f68 <HAL_GPIO_Init+0x2e4>)
 8000e3e:	4293      	cmp	r3, r2
 8000e40:	d019      	beq.n	8000e76 <HAL_GPIO_Init+0x1f2>
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	4a49      	ldr	r2, [pc, #292]	; (8000f6c <HAL_GPIO_Init+0x2e8>)
 8000e46:	4293      	cmp	r3, r2
 8000e48:	d013      	beq.n	8000e72 <HAL_GPIO_Init+0x1ee>
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	4a48      	ldr	r2, [pc, #288]	; (8000f70 <HAL_GPIO_Init+0x2ec>)
 8000e4e:	4293      	cmp	r3, r2
 8000e50:	d00d      	beq.n	8000e6e <HAL_GPIO_Init+0x1ea>
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	4a47      	ldr	r2, [pc, #284]	; (8000f74 <HAL_GPIO_Init+0x2f0>)
 8000e56:	4293      	cmp	r3, r2
 8000e58:	d007      	beq.n	8000e6a <HAL_GPIO_Init+0x1e6>
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	4a46      	ldr	r2, [pc, #280]	; (8000f78 <HAL_GPIO_Init+0x2f4>)
 8000e5e:	4293      	cmp	r3, r2
 8000e60:	d101      	bne.n	8000e66 <HAL_GPIO_Init+0x1e2>
 8000e62:	2305      	movs	r3, #5
 8000e64:	e00a      	b.n	8000e7c <HAL_GPIO_Init+0x1f8>
 8000e66:	2306      	movs	r3, #6
 8000e68:	e008      	b.n	8000e7c <HAL_GPIO_Init+0x1f8>
 8000e6a:	2304      	movs	r3, #4
 8000e6c:	e006      	b.n	8000e7c <HAL_GPIO_Init+0x1f8>
 8000e6e:	2303      	movs	r3, #3
 8000e70:	e004      	b.n	8000e7c <HAL_GPIO_Init+0x1f8>
 8000e72:	2302      	movs	r3, #2
 8000e74:	e002      	b.n	8000e7c <HAL_GPIO_Init+0x1f8>
 8000e76:	2301      	movs	r3, #1
 8000e78:	e000      	b.n	8000e7c <HAL_GPIO_Init+0x1f8>
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	697a      	ldr	r2, [r7, #20]
 8000e7e:	2103      	movs	r1, #3
 8000e80:	400a      	ands	r2, r1
 8000e82:	0092      	lsls	r2, r2, #2
 8000e84:	4093      	lsls	r3, r2
 8000e86:	693a      	ldr	r2, [r7, #16]
 8000e88:	4313      	orrs	r3, r2
 8000e8a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000e8c:	4935      	ldr	r1, [pc, #212]	; (8000f64 <HAL_GPIO_Init+0x2e0>)
 8000e8e:	697b      	ldr	r3, [r7, #20]
 8000e90:	089b      	lsrs	r3, r3, #2
 8000e92:	3302      	adds	r3, #2
 8000e94:	009b      	lsls	r3, r3, #2
 8000e96:	693a      	ldr	r2, [r7, #16]
 8000e98:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000e9a:	4b38      	ldr	r3, [pc, #224]	; (8000f7c <HAL_GPIO_Init+0x2f8>)
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000ea0:	68fb      	ldr	r3, [r7, #12]
 8000ea2:	43da      	mvns	r2, r3
 8000ea4:	693b      	ldr	r3, [r7, #16]
 8000ea6:	4013      	ands	r3, r2
 8000ea8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000eaa:	683b      	ldr	r3, [r7, #0]
 8000eac:	685a      	ldr	r2, [r3, #4]
 8000eae:	2380      	movs	r3, #128	; 0x80
 8000eb0:	025b      	lsls	r3, r3, #9
 8000eb2:	4013      	ands	r3, r2
 8000eb4:	d003      	beq.n	8000ebe <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8000eb6:	693a      	ldr	r2, [r7, #16]
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	4313      	orrs	r3, r2
 8000ebc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000ebe:	4b2f      	ldr	r3, [pc, #188]	; (8000f7c <HAL_GPIO_Init+0x2f8>)
 8000ec0:	693a      	ldr	r2, [r7, #16]
 8000ec2:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8000ec4:	4b2d      	ldr	r3, [pc, #180]	; (8000f7c <HAL_GPIO_Init+0x2f8>)
 8000ec6:	685b      	ldr	r3, [r3, #4]
 8000ec8:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000eca:	68fb      	ldr	r3, [r7, #12]
 8000ecc:	43da      	mvns	r2, r3
 8000ece:	693b      	ldr	r3, [r7, #16]
 8000ed0:	4013      	ands	r3, r2
 8000ed2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000ed4:	683b      	ldr	r3, [r7, #0]
 8000ed6:	685a      	ldr	r2, [r3, #4]
 8000ed8:	2380      	movs	r3, #128	; 0x80
 8000eda:	029b      	lsls	r3, r3, #10
 8000edc:	4013      	ands	r3, r2
 8000ede:	d003      	beq.n	8000ee8 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8000ee0:	693a      	ldr	r2, [r7, #16]
 8000ee2:	68fb      	ldr	r3, [r7, #12]
 8000ee4:	4313      	orrs	r3, r2
 8000ee6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000ee8:	4b24      	ldr	r3, [pc, #144]	; (8000f7c <HAL_GPIO_Init+0x2f8>)
 8000eea:	693a      	ldr	r2, [r7, #16]
 8000eec:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000eee:	4b23      	ldr	r3, [pc, #140]	; (8000f7c <HAL_GPIO_Init+0x2f8>)
 8000ef0:	689b      	ldr	r3, [r3, #8]
 8000ef2:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000ef4:	68fb      	ldr	r3, [r7, #12]
 8000ef6:	43da      	mvns	r2, r3
 8000ef8:	693b      	ldr	r3, [r7, #16]
 8000efa:	4013      	ands	r3, r2
 8000efc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000efe:	683b      	ldr	r3, [r7, #0]
 8000f00:	685a      	ldr	r2, [r3, #4]
 8000f02:	2380      	movs	r3, #128	; 0x80
 8000f04:	035b      	lsls	r3, r3, #13
 8000f06:	4013      	ands	r3, r2
 8000f08:	d003      	beq.n	8000f12 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8000f0a:	693a      	ldr	r2, [r7, #16]
 8000f0c:	68fb      	ldr	r3, [r7, #12]
 8000f0e:	4313      	orrs	r3, r2
 8000f10:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000f12:	4b1a      	ldr	r3, [pc, #104]	; (8000f7c <HAL_GPIO_Init+0x2f8>)
 8000f14:	693a      	ldr	r2, [r7, #16]
 8000f16:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000f18:	4b18      	ldr	r3, [pc, #96]	; (8000f7c <HAL_GPIO_Init+0x2f8>)
 8000f1a:	68db      	ldr	r3, [r3, #12]
 8000f1c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000f1e:	68fb      	ldr	r3, [r7, #12]
 8000f20:	43da      	mvns	r2, r3
 8000f22:	693b      	ldr	r3, [r7, #16]
 8000f24:	4013      	ands	r3, r2
 8000f26:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000f28:	683b      	ldr	r3, [r7, #0]
 8000f2a:	685a      	ldr	r2, [r3, #4]
 8000f2c:	2380      	movs	r3, #128	; 0x80
 8000f2e:	039b      	lsls	r3, r3, #14
 8000f30:	4013      	ands	r3, r2
 8000f32:	d003      	beq.n	8000f3c <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8000f34:	693a      	ldr	r2, [r7, #16]
 8000f36:	68fb      	ldr	r3, [r7, #12]
 8000f38:	4313      	orrs	r3, r2
 8000f3a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000f3c:	4b0f      	ldr	r3, [pc, #60]	; (8000f7c <HAL_GPIO_Init+0x2f8>)
 8000f3e:	693a      	ldr	r2, [r7, #16]
 8000f40:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 8000f42:	697b      	ldr	r3, [r7, #20]
 8000f44:	3301      	adds	r3, #1
 8000f46:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8000f48:	683b      	ldr	r3, [r7, #0]
 8000f4a:	681a      	ldr	r2, [r3, #0]
 8000f4c:	697b      	ldr	r3, [r7, #20]
 8000f4e:	40da      	lsrs	r2, r3
 8000f50:	1e13      	subs	r3, r2, #0
 8000f52:	d000      	beq.n	8000f56 <HAL_GPIO_Init+0x2d2>
 8000f54:	e6a2      	b.n	8000c9c <HAL_GPIO_Init+0x18>
  }
}
 8000f56:	46c0      	nop			; (mov r8, r8)
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	b006      	add	sp, #24
 8000f5c:	bd80      	pop	{r7, pc}
 8000f5e:	46c0      	nop			; (mov r8, r8)
 8000f60:	40021000 	.word	0x40021000
 8000f64:	40010000 	.word	0x40010000
 8000f68:	50000400 	.word	0x50000400
 8000f6c:	50000800 	.word	0x50000800
 8000f70:	50000c00 	.word	0x50000c00
 8000f74:	50001000 	.word	0x50001000
 8000f78:	50001c00 	.word	0x50001c00
 8000f7c:	40010400 	.word	0x40010400

08000f80 <HAL_GPIO_ReadPin>:
  *                   This parameter can be GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b084      	sub	sp, #16
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
 8000f88:	000a      	movs	r2, r1
 8000f8a:	1cbb      	adds	r3, r7, #2
 8000f8c:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	691b      	ldr	r3, [r3, #16]
 8000f92:	1cba      	adds	r2, r7, #2
 8000f94:	8812      	ldrh	r2, [r2, #0]
 8000f96:	4013      	ands	r3, r2
 8000f98:	d004      	beq.n	8000fa4 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8000f9a:	230f      	movs	r3, #15
 8000f9c:	18fb      	adds	r3, r7, r3
 8000f9e:	2201      	movs	r2, #1
 8000fa0:	701a      	strb	r2, [r3, #0]
 8000fa2:	e003      	b.n	8000fac <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000fa4:	230f      	movs	r3, #15
 8000fa6:	18fb      	adds	r3, r7, r3
 8000fa8:	2200      	movs	r2, #0
 8000faa:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8000fac:	230f      	movs	r3, #15
 8000fae:	18fb      	adds	r3, r7, r3
 8000fb0:	781b      	ldrb	r3, [r3, #0]
}
 8000fb2:	0018      	movs	r0, r3
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	b004      	add	sp, #16
 8000fb8:	bd80      	pop	{r7, pc}

08000fba <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000fba:	b580      	push	{r7, lr}
 8000fbc:	b082      	sub	sp, #8
 8000fbe:	af00      	add	r7, sp, #0
 8000fc0:	6078      	str	r0, [r7, #4]
 8000fc2:	0008      	movs	r0, r1
 8000fc4:	0011      	movs	r1, r2
 8000fc6:	1cbb      	adds	r3, r7, #2
 8000fc8:	1c02      	adds	r2, r0, #0
 8000fca:	801a      	strh	r2, [r3, #0]
 8000fcc:	1c7b      	adds	r3, r7, #1
 8000fce:	1c0a      	adds	r2, r1, #0
 8000fd0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000fd2:	1c7b      	adds	r3, r7, #1
 8000fd4:	781b      	ldrb	r3, [r3, #0]
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d004      	beq.n	8000fe4 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000fda:	1cbb      	adds	r3, r7, #2
 8000fdc:	881a      	ldrh	r2, [r3, #0]
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8000fe2:	e003      	b.n	8000fec <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8000fe4:	1cbb      	adds	r3, r7, #2
 8000fe6:	881a      	ldrh	r2, [r3, #0]
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000fec:	46c0      	nop			; (mov r8, r8)
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	b002      	add	sp, #8
 8000ff2:	bd80      	pop	{r7, pc}

08000ff4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000ff4:	b5b0      	push	{r4, r5, r7, lr}
 8000ff6:	b08a      	sub	sp, #40	; 0x28
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d102      	bne.n	8001008 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001002:	2301      	movs	r3, #1
 8001004:	f000 fbbc 	bl	8001780 <HAL_RCC_OscConfig+0x78c>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001008:	4bc8      	ldr	r3, [pc, #800]	; (800132c <HAL_RCC_OscConfig+0x338>)
 800100a:	68db      	ldr	r3, [r3, #12]
 800100c:	220c      	movs	r2, #12
 800100e:	4013      	ands	r3, r2
 8001010:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001012:	4bc6      	ldr	r3, [pc, #792]	; (800132c <HAL_RCC_OscConfig+0x338>)
 8001014:	68da      	ldr	r2, [r3, #12]
 8001016:	2380      	movs	r3, #128	; 0x80
 8001018:	025b      	lsls	r3, r3, #9
 800101a:	4013      	ands	r3, r2
 800101c:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	2201      	movs	r2, #1
 8001024:	4013      	ands	r3, r2
 8001026:	d100      	bne.n	800102a <HAL_RCC_OscConfig+0x36>
 8001028:	e07e      	b.n	8001128 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800102a:	69fb      	ldr	r3, [r7, #28]
 800102c:	2b08      	cmp	r3, #8
 800102e:	d007      	beq.n	8001040 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001030:	69fb      	ldr	r3, [r7, #28]
 8001032:	2b0c      	cmp	r3, #12
 8001034:	d112      	bne.n	800105c <HAL_RCC_OscConfig+0x68>
 8001036:	69ba      	ldr	r2, [r7, #24]
 8001038:	2380      	movs	r3, #128	; 0x80
 800103a:	025b      	lsls	r3, r3, #9
 800103c:	429a      	cmp	r2, r3
 800103e:	d10d      	bne.n	800105c <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001040:	4bba      	ldr	r3, [pc, #744]	; (800132c <HAL_RCC_OscConfig+0x338>)
 8001042:	681a      	ldr	r2, [r3, #0]
 8001044:	2380      	movs	r3, #128	; 0x80
 8001046:	029b      	lsls	r3, r3, #10
 8001048:	4013      	ands	r3, r2
 800104a:	d100      	bne.n	800104e <HAL_RCC_OscConfig+0x5a>
 800104c:	e06b      	b.n	8001126 <HAL_RCC_OscConfig+0x132>
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	685b      	ldr	r3, [r3, #4]
 8001052:	2b00      	cmp	r3, #0
 8001054:	d167      	bne.n	8001126 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8001056:	2301      	movs	r3, #1
 8001058:	f000 fb92 	bl	8001780 <HAL_RCC_OscConfig+0x78c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	685a      	ldr	r2, [r3, #4]
 8001060:	2380      	movs	r3, #128	; 0x80
 8001062:	025b      	lsls	r3, r3, #9
 8001064:	429a      	cmp	r2, r3
 8001066:	d107      	bne.n	8001078 <HAL_RCC_OscConfig+0x84>
 8001068:	4bb0      	ldr	r3, [pc, #704]	; (800132c <HAL_RCC_OscConfig+0x338>)
 800106a:	681a      	ldr	r2, [r3, #0]
 800106c:	4baf      	ldr	r3, [pc, #700]	; (800132c <HAL_RCC_OscConfig+0x338>)
 800106e:	2180      	movs	r1, #128	; 0x80
 8001070:	0249      	lsls	r1, r1, #9
 8001072:	430a      	orrs	r2, r1
 8001074:	601a      	str	r2, [r3, #0]
 8001076:	e027      	b.n	80010c8 <HAL_RCC_OscConfig+0xd4>
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	685a      	ldr	r2, [r3, #4]
 800107c:	23a0      	movs	r3, #160	; 0xa0
 800107e:	02db      	lsls	r3, r3, #11
 8001080:	429a      	cmp	r2, r3
 8001082:	d10e      	bne.n	80010a2 <HAL_RCC_OscConfig+0xae>
 8001084:	4ba9      	ldr	r3, [pc, #676]	; (800132c <HAL_RCC_OscConfig+0x338>)
 8001086:	681a      	ldr	r2, [r3, #0]
 8001088:	4ba8      	ldr	r3, [pc, #672]	; (800132c <HAL_RCC_OscConfig+0x338>)
 800108a:	2180      	movs	r1, #128	; 0x80
 800108c:	02c9      	lsls	r1, r1, #11
 800108e:	430a      	orrs	r2, r1
 8001090:	601a      	str	r2, [r3, #0]
 8001092:	4ba6      	ldr	r3, [pc, #664]	; (800132c <HAL_RCC_OscConfig+0x338>)
 8001094:	681a      	ldr	r2, [r3, #0]
 8001096:	4ba5      	ldr	r3, [pc, #660]	; (800132c <HAL_RCC_OscConfig+0x338>)
 8001098:	2180      	movs	r1, #128	; 0x80
 800109a:	0249      	lsls	r1, r1, #9
 800109c:	430a      	orrs	r2, r1
 800109e:	601a      	str	r2, [r3, #0]
 80010a0:	e012      	b.n	80010c8 <HAL_RCC_OscConfig+0xd4>
 80010a2:	4ba2      	ldr	r3, [pc, #648]	; (800132c <HAL_RCC_OscConfig+0x338>)
 80010a4:	681a      	ldr	r2, [r3, #0]
 80010a6:	4ba1      	ldr	r3, [pc, #644]	; (800132c <HAL_RCC_OscConfig+0x338>)
 80010a8:	49a1      	ldr	r1, [pc, #644]	; (8001330 <HAL_RCC_OscConfig+0x33c>)
 80010aa:	400a      	ands	r2, r1
 80010ac:	601a      	str	r2, [r3, #0]
 80010ae:	4b9f      	ldr	r3, [pc, #636]	; (800132c <HAL_RCC_OscConfig+0x338>)
 80010b0:	681a      	ldr	r2, [r3, #0]
 80010b2:	2380      	movs	r3, #128	; 0x80
 80010b4:	025b      	lsls	r3, r3, #9
 80010b6:	4013      	ands	r3, r2
 80010b8:	60fb      	str	r3, [r7, #12]
 80010ba:	68fb      	ldr	r3, [r7, #12]
 80010bc:	4b9b      	ldr	r3, [pc, #620]	; (800132c <HAL_RCC_OscConfig+0x338>)
 80010be:	681a      	ldr	r2, [r3, #0]
 80010c0:	4b9a      	ldr	r3, [pc, #616]	; (800132c <HAL_RCC_OscConfig+0x338>)
 80010c2:	499c      	ldr	r1, [pc, #624]	; (8001334 <HAL_RCC_OscConfig+0x340>)
 80010c4:	400a      	ands	r2, r1
 80010c6:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	685b      	ldr	r3, [r3, #4]
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d015      	beq.n	80010fc <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010d0:	f7ff fcf8 	bl	8000ac4 <HAL_GetTick>
 80010d4:	0003      	movs	r3, r0
 80010d6:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80010d8:	e009      	b.n	80010ee <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80010da:	f7ff fcf3 	bl	8000ac4 <HAL_GetTick>
 80010de:	0002      	movs	r2, r0
 80010e0:	697b      	ldr	r3, [r7, #20]
 80010e2:	1ad3      	subs	r3, r2, r3
 80010e4:	2b64      	cmp	r3, #100	; 0x64
 80010e6:	d902      	bls.n	80010ee <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80010e8:	2303      	movs	r3, #3
 80010ea:	f000 fb49 	bl	8001780 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80010ee:	4b8f      	ldr	r3, [pc, #572]	; (800132c <HAL_RCC_OscConfig+0x338>)
 80010f0:	681a      	ldr	r2, [r3, #0]
 80010f2:	2380      	movs	r3, #128	; 0x80
 80010f4:	029b      	lsls	r3, r3, #10
 80010f6:	4013      	ands	r3, r2
 80010f8:	d0ef      	beq.n	80010da <HAL_RCC_OscConfig+0xe6>
 80010fa:	e015      	b.n	8001128 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010fc:	f7ff fce2 	bl	8000ac4 <HAL_GetTick>
 8001100:	0003      	movs	r3, r0
 8001102:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001104:	e008      	b.n	8001118 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001106:	f7ff fcdd 	bl	8000ac4 <HAL_GetTick>
 800110a:	0002      	movs	r2, r0
 800110c:	697b      	ldr	r3, [r7, #20]
 800110e:	1ad3      	subs	r3, r2, r3
 8001110:	2b64      	cmp	r3, #100	; 0x64
 8001112:	d901      	bls.n	8001118 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8001114:	2303      	movs	r3, #3
 8001116:	e333      	b.n	8001780 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001118:	4b84      	ldr	r3, [pc, #528]	; (800132c <HAL_RCC_OscConfig+0x338>)
 800111a:	681a      	ldr	r2, [r3, #0]
 800111c:	2380      	movs	r3, #128	; 0x80
 800111e:	029b      	lsls	r3, r3, #10
 8001120:	4013      	ands	r3, r2
 8001122:	d1f0      	bne.n	8001106 <HAL_RCC_OscConfig+0x112>
 8001124:	e000      	b.n	8001128 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001126:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	2202      	movs	r2, #2
 800112e:	4013      	ands	r3, r2
 8001130:	d100      	bne.n	8001134 <HAL_RCC_OscConfig+0x140>
 8001132:	e098      	b.n	8001266 <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	68db      	ldr	r3, [r3, #12]
 8001138:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 800113a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800113c:	2220      	movs	r2, #32
 800113e:	4013      	ands	r3, r2
 8001140:	d009      	beq.n	8001156 <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8001142:	4b7a      	ldr	r3, [pc, #488]	; (800132c <HAL_RCC_OscConfig+0x338>)
 8001144:	681a      	ldr	r2, [r3, #0]
 8001146:	4b79      	ldr	r3, [pc, #484]	; (800132c <HAL_RCC_OscConfig+0x338>)
 8001148:	2120      	movs	r1, #32
 800114a:	430a      	orrs	r2, r1
 800114c:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 800114e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001150:	2220      	movs	r2, #32
 8001152:	4393      	bics	r3, r2
 8001154:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001156:	69fb      	ldr	r3, [r7, #28]
 8001158:	2b04      	cmp	r3, #4
 800115a:	d005      	beq.n	8001168 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800115c:	69fb      	ldr	r3, [r7, #28]
 800115e:	2b0c      	cmp	r3, #12
 8001160:	d13d      	bne.n	80011de <HAL_RCC_OscConfig+0x1ea>
 8001162:	69bb      	ldr	r3, [r7, #24]
 8001164:	2b00      	cmp	r3, #0
 8001166:	d13a      	bne.n	80011de <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8001168:	4b70      	ldr	r3, [pc, #448]	; (800132c <HAL_RCC_OscConfig+0x338>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	2204      	movs	r2, #4
 800116e:	4013      	ands	r3, r2
 8001170:	d004      	beq.n	800117c <HAL_RCC_OscConfig+0x188>
 8001172:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001174:	2b00      	cmp	r3, #0
 8001176:	d101      	bne.n	800117c <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8001178:	2301      	movs	r3, #1
 800117a:	e301      	b.n	8001780 <HAL_RCC_OscConfig+0x78c>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800117c:	4b6b      	ldr	r3, [pc, #428]	; (800132c <HAL_RCC_OscConfig+0x338>)
 800117e:	685b      	ldr	r3, [r3, #4]
 8001180:	4a6d      	ldr	r2, [pc, #436]	; (8001338 <HAL_RCC_OscConfig+0x344>)
 8001182:	4013      	ands	r3, r2
 8001184:	0019      	movs	r1, r3
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	691b      	ldr	r3, [r3, #16]
 800118a:	021a      	lsls	r2, r3, #8
 800118c:	4b67      	ldr	r3, [pc, #412]	; (800132c <HAL_RCC_OscConfig+0x338>)
 800118e:	430a      	orrs	r2, r1
 8001190:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001192:	4b66      	ldr	r3, [pc, #408]	; (800132c <HAL_RCC_OscConfig+0x338>)
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	2209      	movs	r2, #9
 8001198:	4393      	bics	r3, r2
 800119a:	0019      	movs	r1, r3
 800119c:	4b63      	ldr	r3, [pc, #396]	; (800132c <HAL_RCC_OscConfig+0x338>)
 800119e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80011a0:	430a      	orrs	r2, r1
 80011a2:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80011a4:	f000 fc20 	bl	80019e8 <HAL_RCC_GetSysClockFreq>
 80011a8:	0001      	movs	r1, r0
 80011aa:	4b60      	ldr	r3, [pc, #384]	; (800132c <HAL_RCC_OscConfig+0x338>)
 80011ac:	68db      	ldr	r3, [r3, #12]
 80011ae:	091b      	lsrs	r3, r3, #4
 80011b0:	220f      	movs	r2, #15
 80011b2:	4013      	ands	r3, r2
 80011b4:	4a61      	ldr	r2, [pc, #388]	; (800133c <HAL_RCC_OscConfig+0x348>)
 80011b6:	5cd3      	ldrb	r3, [r2, r3]
 80011b8:	000a      	movs	r2, r1
 80011ba:	40da      	lsrs	r2, r3
 80011bc:	4b60      	ldr	r3, [pc, #384]	; (8001340 <HAL_RCC_OscConfig+0x34c>)
 80011be:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (TICK_INT_PRIORITY);
 80011c0:	2513      	movs	r5, #19
 80011c2:	197c      	adds	r4, r7, r5
 80011c4:	2000      	movs	r0, #0
 80011c6:	f7ff fc37 	bl	8000a38 <HAL_InitTick>
 80011ca:	0003      	movs	r3, r0
 80011cc:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 80011ce:	197b      	adds	r3, r7, r5
 80011d0:	781b      	ldrb	r3, [r3, #0]
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d047      	beq.n	8001266 <HAL_RCC_OscConfig+0x272>
      {
        return status;
 80011d6:	2313      	movs	r3, #19
 80011d8:	18fb      	adds	r3, r7, r3
 80011da:	781b      	ldrb	r3, [r3, #0]
 80011dc:	e2d0      	b.n	8001780 <HAL_RCC_OscConfig+0x78c>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 80011de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d027      	beq.n	8001234 <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80011e4:	4b51      	ldr	r3, [pc, #324]	; (800132c <HAL_RCC_OscConfig+0x338>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	2209      	movs	r2, #9
 80011ea:	4393      	bics	r3, r2
 80011ec:	0019      	movs	r1, r3
 80011ee:	4b4f      	ldr	r3, [pc, #316]	; (800132c <HAL_RCC_OscConfig+0x338>)
 80011f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80011f2:	430a      	orrs	r2, r1
 80011f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011f6:	f7ff fc65 	bl	8000ac4 <HAL_GetTick>
 80011fa:	0003      	movs	r3, r0
 80011fc:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80011fe:	e008      	b.n	8001212 <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001200:	f7ff fc60 	bl	8000ac4 <HAL_GetTick>
 8001204:	0002      	movs	r2, r0
 8001206:	697b      	ldr	r3, [r7, #20]
 8001208:	1ad3      	subs	r3, r2, r3
 800120a:	2b02      	cmp	r3, #2
 800120c:	d901      	bls.n	8001212 <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 800120e:	2303      	movs	r3, #3
 8001210:	e2b6      	b.n	8001780 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001212:	4b46      	ldr	r3, [pc, #280]	; (800132c <HAL_RCC_OscConfig+0x338>)
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	2204      	movs	r2, #4
 8001218:	4013      	ands	r3, r2
 800121a:	d0f1      	beq.n	8001200 <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800121c:	4b43      	ldr	r3, [pc, #268]	; (800132c <HAL_RCC_OscConfig+0x338>)
 800121e:	685b      	ldr	r3, [r3, #4]
 8001220:	4a45      	ldr	r2, [pc, #276]	; (8001338 <HAL_RCC_OscConfig+0x344>)
 8001222:	4013      	ands	r3, r2
 8001224:	0019      	movs	r1, r3
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	691b      	ldr	r3, [r3, #16]
 800122a:	021a      	lsls	r2, r3, #8
 800122c:	4b3f      	ldr	r3, [pc, #252]	; (800132c <HAL_RCC_OscConfig+0x338>)
 800122e:	430a      	orrs	r2, r1
 8001230:	605a      	str	r2, [r3, #4]
 8001232:	e018      	b.n	8001266 <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001234:	4b3d      	ldr	r3, [pc, #244]	; (800132c <HAL_RCC_OscConfig+0x338>)
 8001236:	681a      	ldr	r2, [r3, #0]
 8001238:	4b3c      	ldr	r3, [pc, #240]	; (800132c <HAL_RCC_OscConfig+0x338>)
 800123a:	2101      	movs	r1, #1
 800123c:	438a      	bics	r2, r1
 800123e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001240:	f7ff fc40 	bl	8000ac4 <HAL_GetTick>
 8001244:	0003      	movs	r3, r0
 8001246:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001248:	e008      	b.n	800125c <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800124a:	f7ff fc3b 	bl	8000ac4 <HAL_GetTick>
 800124e:	0002      	movs	r2, r0
 8001250:	697b      	ldr	r3, [r7, #20]
 8001252:	1ad3      	subs	r3, r2, r3
 8001254:	2b02      	cmp	r3, #2
 8001256:	d901      	bls.n	800125c <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8001258:	2303      	movs	r3, #3
 800125a:	e291      	b.n	8001780 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800125c:	4b33      	ldr	r3, [pc, #204]	; (800132c <HAL_RCC_OscConfig+0x338>)
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	2204      	movs	r2, #4
 8001262:	4013      	ands	r3, r2
 8001264:	d1f1      	bne.n	800124a <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	2210      	movs	r2, #16
 800126c:	4013      	ands	r3, r2
 800126e:	d100      	bne.n	8001272 <HAL_RCC_OscConfig+0x27e>
 8001270:	e09f      	b.n	80013b2 <HAL_RCC_OscConfig+0x3be>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if((sysclk_source == RCC_CFGR_SWS_MSI) )
 8001272:	69fb      	ldr	r3, [r7, #28]
 8001274:	2b00      	cmp	r3, #0
 8001276:	d13f      	bne.n	80012f8 <HAL_RCC_OscConfig+0x304>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001278:	4b2c      	ldr	r3, [pc, #176]	; (800132c <HAL_RCC_OscConfig+0x338>)
 800127a:	681a      	ldr	r2, [r3, #0]
 800127c:	2380      	movs	r3, #128	; 0x80
 800127e:	009b      	lsls	r3, r3, #2
 8001280:	4013      	ands	r3, r2
 8001282:	d005      	beq.n	8001290 <HAL_RCC_OscConfig+0x29c>
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	69db      	ldr	r3, [r3, #28]
 8001288:	2b00      	cmp	r3, #0
 800128a:	d101      	bne.n	8001290 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 800128c:	2301      	movs	r3, #1
 800128e:	e277      	b.n	8001780 <HAL_RCC_OscConfig+0x78c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001290:	4b26      	ldr	r3, [pc, #152]	; (800132c <HAL_RCC_OscConfig+0x338>)
 8001292:	685b      	ldr	r3, [r3, #4]
 8001294:	4a2b      	ldr	r2, [pc, #172]	; (8001344 <HAL_RCC_OscConfig+0x350>)
 8001296:	4013      	ands	r3, r2
 8001298:	0019      	movs	r1, r3
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800129e:	4b23      	ldr	r3, [pc, #140]	; (800132c <HAL_RCC_OscConfig+0x338>)
 80012a0:	430a      	orrs	r2, r1
 80012a2:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80012a4:	4b21      	ldr	r3, [pc, #132]	; (800132c <HAL_RCC_OscConfig+0x338>)
 80012a6:	685b      	ldr	r3, [r3, #4]
 80012a8:	021b      	lsls	r3, r3, #8
 80012aa:	0a19      	lsrs	r1, r3, #8
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	6a1b      	ldr	r3, [r3, #32]
 80012b0:	061a      	lsls	r2, r3, #24
 80012b2:	4b1e      	ldr	r3, [pc, #120]	; (800132c <HAL_RCC_OscConfig+0x338>)
 80012b4:	430a      	orrs	r2, r1
 80012b6:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012bc:	0b5b      	lsrs	r3, r3, #13
 80012be:	3301      	adds	r3, #1
 80012c0:	2280      	movs	r2, #128	; 0x80
 80012c2:	0212      	lsls	r2, r2, #8
 80012c4:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80012c6:	4b19      	ldr	r3, [pc, #100]	; (800132c <HAL_RCC_OscConfig+0x338>)
 80012c8:	68db      	ldr	r3, [r3, #12]
 80012ca:	091b      	lsrs	r3, r3, #4
 80012cc:	210f      	movs	r1, #15
 80012ce:	400b      	ands	r3, r1
 80012d0:	491a      	ldr	r1, [pc, #104]	; (800133c <HAL_RCC_OscConfig+0x348>)
 80012d2:	5ccb      	ldrb	r3, [r1, r3]
 80012d4:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80012d6:	4b1a      	ldr	r3, [pc, #104]	; (8001340 <HAL_RCC_OscConfig+0x34c>)
 80012d8:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (TICK_INT_PRIORITY);
 80012da:	2513      	movs	r5, #19
 80012dc:	197c      	adds	r4, r7, r5
 80012de:	2000      	movs	r0, #0
 80012e0:	f7ff fbaa 	bl	8000a38 <HAL_InitTick>
 80012e4:	0003      	movs	r3, r0
 80012e6:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 80012e8:	197b      	adds	r3, r7, r5
 80012ea:	781b      	ldrb	r3, [r3, #0]
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d060      	beq.n	80013b2 <HAL_RCC_OscConfig+0x3be>
        {
          return status;
 80012f0:	2313      	movs	r3, #19
 80012f2:	18fb      	adds	r3, r7, r3
 80012f4:	781b      	ldrb	r3, [r3, #0]
 80012f6:	e243      	b.n	8001780 <HAL_RCC_OscConfig+0x78c>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	69db      	ldr	r3, [r3, #28]
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d03e      	beq.n	800137e <HAL_RCC_OscConfig+0x38a>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001300:	4b0a      	ldr	r3, [pc, #40]	; (800132c <HAL_RCC_OscConfig+0x338>)
 8001302:	681a      	ldr	r2, [r3, #0]
 8001304:	4b09      	ldr	r3, [pc, #36]	; (800132c <HAL_RCC_OscConfig+0x338>)
 8001306:	2180      	movs	r1, #128	; 0x80
 8001308:	0049      	lsls	r1, r1, #1
 800130a:	430a      	orrs	r2, r1
 800130c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800130e:	f7ff fbd9 	bl	8000ac4 <HAL_GetTick>
 8001312:	0003      	movs	r3, r0
 8001314:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001316:	e017      	b.n	8001348 <HAL_RCC_OscConfig+0x354>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001318:	f7ff fbd4 	bl	8000ac4 <HAL_GetTick>
 800131c:	0002      	movs	r2, r0
 800131e:	697b      	ldr	r3, [r7, #20]
 8001320:	1ad3      	subs	r3, r2, r3
 8001322:	2b02      	cmp	r3, #2
 8001324:	d910      	bls.n	8001348 <HAL_RCC_OscConfig+0x354>
          {
            return HAL_TIMEOUT;
 8001326:	2303      	movs	r3, #3
 8001328:	e22a      	b.n	8001780 <HAL_RCC_OscConfig+0x78c>
 800132a:	46c0      	nop			; (mov r8, r8)
 800132c:	40021000 	.word	0x40021000
 8001330:	fffeffff 	.word	0xfffeffff
 8001334:	fffbffff 	.word	0xfffbffff
 8001338:	ffffe0ff 	.word	0xffffe0ff
 800133c:	08002890 	.word	0x08002890
 8001340:	20000000 	.word	0x20000000
 8001344:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001348:	4bc6      	ldr	r3, [pc, #792]	; (8001664 <HAL_RCC_OscConfig+0x670>)
 800134a:	681a      	ldr	r2, [r3, #0]
 800134c:	2380      	movs	r3, #128	; 0x80
 800134e:	009b      	lsls	r3, r3, #2
 8001350:	4013      	ands	r3, r2
 8001352:	d0e1      	beq.n	8001318 <HAL_RCC_OscConfig+0x324>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001354:	4bc3      	ldr	r3, [pc, #780]	; (8001664 <HAL_RCC_OscConfig+0x670>)
 8001356:	685b      	ldr	r3, [r3, #4]
 8001358:	4ac3      	ldr	r2, [pc, #780]	; (8001668 <HAL_RCC_OscConfig+0x674>)
 800135a:	4013      	ands	r3, r2
 800135c:	0019      	movs	r1, r3
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001362:	4bc0      	ldr	r3, [pc, #768]	; (8001664 <HAL_RCC_OscConfig+0x670>)
 8001364:	430a      	orrs	r2, r1
 8001366:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001368:	4bbe      	ldr	r3, [pc, #760]	; (8001664 <HAL_RCC_OscConfig+0x670>)
 800136a:	685b      	ldr	r3, [r3, #4]
 800136c:	021b      	lsls	r3, r3, #8
 800136e:	0a19      	lsrs	r1, r3, #8
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	6a1b      	ldr	r3, [r3, #32]
 8001374:	061a      	lsls	r2, r3, #24
 8001376:	4bbb      	ldr	r3, [pc, #748]	; (8001664 <HAL_RCC_OscConfig+0x670>)
 8001378:	430a      	orrs	r2, r1
 800137a:	605a      	str	r2, [r3, #4]
 800137c:	e019      	b.n	80013b2 <HAL_RCC_OscConfig+0x3be>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800137e:	4bb9      	ldr	r3, [pc, #740]	; (8001664 <HAL_RCC_OscConfig+0x670>)
 8001380:	681a      	ldr	r2, [r3, #0]
 8001382:	4bb8      	ldr	r3, [pc, #736]	; (8001664 <HAL_RCC_OscConfig+0x670>)
 8001384:	49b9      	ldr	r1, [pc, #740]	; (800166c <HAL_RCC_OscConfig+0x678>)
 8001386:	400a      	ands	r2, r1
 8001388:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800138a:	f7ff fb9b 	bl	8000ac4 <HAL_GetTick>
 800138e:	0003      	movs	r3, r0
 8001390:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001392:	e008      	b.n	80013a6 <HAL_RCC_OscConfig+0x3b2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001394:	f7ff fb96 	bl	8000ac4 <HAL_GetTick>
 8001398:	0002      	movs	r2, r0
 800139a:	697b      	ldr	r3, [r7, #20]
 800139c:	1ad3      	subs	r3, r2, r3
 800139e:	2b02      	cmp	r3, #2
 80013a0:	d901      	bls.n	80013a6 <HAL_RCC_OscConfig+0x3b2>
          {
            return HAL_TIMEOUT;
 80013a2:	2303      	movs	r3, #3
 80013a4:	e1ec      	b.n	8001780 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80013a6:	4baf      	ldr	r3, [pc, #700]	; (8001664 <HAL_RCC_OscConfig+0x670>)
 80013a8:	681a      	ldr	r2, [r3, #0]
 80013aa:	2380      	movs	r3, #128	; 0x80
 80013ac:	009b      	lsls	r3, r3, #2
 80013ae:	4013      	ands	r3, r2
 80013b0:	d1f0      	bne.n	8001394 <HAL_RCC_OscConfig+0x3a0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	2208      	movs	r2, #8
 80013b8:	4013      	ands	r3, r2
 80013ba:	d036      	beq.n	800142a <HAL_RCC_OscConfig+0x436>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	695b      	ldr	r3, [r3, #20]
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d019      	beq.n	80013f8 <HAL_RCC_OscConfig+0x404>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80013c4:	4ba7      	ldr	r3, [pc, #668]	; (8001664 <HAL_RCC_OscConfig+0x670>)
 80013c6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80013c8:	4ba6      	ldr	r3, [pc, #664]	; (8001664 <HAL_RCC_OscConfig+0x670>)
 80013ca:	2101      	movs	r1, #1
 80013cc:	430a      	orrs	r2, r1
 80013ce:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013d0:	f7ff fb78 	bl	8000ac4 <HAL_GetTick>
 80013d4:	0003      	movs	r3, r0
 80013d6:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80013d8:	e008      	b.n	80013ec <HAL_RCC_OscConfig+0x3f8>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80013da:	f7ff fb73 	bl	8000ac4 <HAL_GetTick>
 80013de:	0002      	movs	r2, r0
 80013e0:	697b      	ldr	r3, [r7, #20]
 80013e2:	1ad3      	subs	r3, r2, r3
 80013e4:	2b02      	cmp	r3, #2
 80013e6:	d901      	bls.n	80013ec <HAL_RCC_OscConfig+0x3f8>
        {
          return HAL_TIMEOUT;
 80013e8:	2303      	movs	r3, #3
 80013ea:	e1c9      	b.n	8001780 <HAL_RCC_OscConfig+0x78c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80013ec:	4b9d      	ldr	r3, [pc, #628]	; (8001664 <HAL_RCC_OscConfig+0x670>)
 80013ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80013f0:	2202      	movs	r2, #2
 80013f2:	4013      	ands	r3, r2
 80013f4:	d0f1      	beq.n	80013da <HAL_RCC_OscConfig+0x3e6>
 80013f6:	e018      	b.n	800142a <HAL_RCC_OscConfig+0x436>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80013f8:	4b9a      	ldr	r3, [pc, #616]	; (8001664 <HAL_RCC_OscConfig+0x670>)
 80013fa:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80013fc:	4b99      	ldr	r3, [pc, #612]	; (8001664 <HAL_RCC_OscConfig+0x670>)
 80013fe:	2101      	movs	r1, #1
 8001400:	438a      	bics	r2, r1
 8001402:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001404:	f7ff fb5e 	bl	8000ac4 <HAL_GetTick>
 8001408:	0003      	movs	r3, r0
 800140a:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800140c:	e008      	b.n	8001420 <HAL_RCC_OscConfig+0x42c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800140e:	f7ff fb59 	bl	8000ac4 <HAL_GetTick>
 8001412:	0002      	movs	r2, r0
 8001414:	697b      	ldr	r3, [r7, #20]
 8001416:	1ad3      	subs	r3, r2, r3
 8001418:	2b02      	cmp	r3, #2
 800141a:	d901      	bls.n	8001420 <HAL_RCC_OscConfig+0x42c>
        {
          return HAL_TIMEOUT;
 800141c:	2303      	movs	r3, #3
 800141e:	e1af      	b.n	8001780 <HAL_RCC_OscConfig+0x78c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001420:	4b90      	ldr	r3, [pc, #576]	; (8001664 <HAL_RCC_OscConfig+0x670>)
 8001422:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001424:	2202      	movs	r2, #2
 8001426:	4013      	ands	r3, r2
 8001428:	d1f1      	bne.n	800140e <HAL_RCC_OscConfig+0x41a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	2204      	movs	r2, #4
 8001430:	4013      	ands	r3, r2
 8001432:	d100      	bne.n	8001436 <HAL_RCC_OscConfig+0x442>
 8001434:	e0af      	b.n	8001596 <HAL_RCC_OscConfig+0x5a2>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001436:	2323      	movs	r3, #35	; 0x23
 8001438:	18fb      	adds	r3, r7, r3
 800143a:	2200      	movs	r2, #0
 800143c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800143e:	4b89      	ldr	r3, [pc, #548]	; (8001664 <HAL_RCC_OscConfig+0x670>)
 8001440:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001442:	2380      	movs	r3, #128	; 0x80
 8001444:	055b      	lsls	r3, r3, #21
 8001446:	4013      	ands	r3, r2
 8001448:	d10a      	bne.n	8001460 <HAL_RCC_OscConfig+0x46c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800144a:	4b86      	ldr	r3, [pc, #536]	; (8001664 <HAL_RCC_OscConfig+0x670>)
 800144c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800144e:	4b85      	ldr	r3, [pc, #532]	; (8001664 <HAL_RCC_OscConfig+0x670>)
 8001450:	2180      	movs	r1, #128	; 0x80
 8001452:	0549      	lsls	r1, r1, #21
 8001454:	430a      	orrs	r2, r1
 8001456:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8001458:	2323      	movs	r3, #35	; 0x23
 800145a:	18fb      	adds	r3, r7, r3
 800145c:	2201      	movs	r2, #1
 800145e:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001460:	4b83      	ldr	r3, [pc, #524]	; (8001670 <HAL_RCC_OscConfig+0x67c>)
 8001462:	681a      	ldr	r2, [r3, #0]
 8001464:	2380      	movs	r3, #128	; 0x80
 8001466:	005b      	lsls	r3, r3, #1
 8001468:	4013      	ands	r3, r2
 800146a:	d11a      	bne.n	80014a2 <HAL_RCC_OscConfig+0x4ae>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800146c:	4b80      	ldr	r3, [pc, #512]	; (8001670 <HAL_RCC_OscConfig+0x67c>)
 800146e:	681a      	ldr	r2, [r3, #0]
 8001470:	4b7f      	ldr	r3, [pc, #508]	; (8001670 <HAL_RCC_OscConfig+0x67c>)
 8001472:	2180      	movs	r1, #128	; 0x80
 8001474:	0049      	lsls	r1, r1, #1
 8001476:	430a      	orrs	r2, r1
 8001478:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800147a:	f7ff fb23 	bl	8000ac4 <HAL_GetTick>
 800147e:	0003      	movs	r3, r0
 8001480:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001482:	e008      	b.n	8001496 <HAL_RCC_OscConfig+0x4a2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001484:	f7ff fb1e 	bl	8000ac4 <HAL_GetTick>
 8001488:	0002      	movs	r2, r0
 800148a:	697b      	ldr	r3, [r7, #20]
 800148c:	1ad3      	subs	r3, r2, r3
 800148e:	2b64      	cmp	r3, #100	; 0x64
 8001490:	d901      	bls.n	8001496 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8001492:	2303      	movs	r3, #3
 8001494:	e174      	b.n	8001780 <HAL_RCC_OscConfig+0x78c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001496:	4b76      	ldr	r3, [pc, #472]	; (8001670 <HAL_RCC_OscConfig+0x67c>)
 8001498:	681a      	ldr	r2, [r3, #0]
 800149a:	2380      	movs	r3, #128	; 0x80
 800149c:	005b      	lsls	r3, r3, #1
 800149e:	4013      	ands	r3, r2
 80014a0:	d0f0      	beq.n	8001484 <HAL_RCC_OscConfig+0x490>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	689a      	ldr	r2, [r3, #8]
 80014a6:	2380      	movs	r3, #128	; 0x80
 80014a8:	005b      	lsls	r3, r3, #1
 80014aa:	429a      	cmp	r2, r3
 80014ac:	d107      	bne.n	80014be <HAL_RCC_OscConfig+0x4ca>
 80014ae:	4b6d      	ldr	r3, [pc, #436]	; (8001664 <HAL_RCC_OscConfig+0x670>)
 80014b0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80014b2:	4b6c      	ldr	r3, [pc, #432]	; (8001664 <HAL_RCC_OscConfig+0x670>)
 80014b4:	2180      	movs	r1, #128	; 0x80
 80014b6:	0049      	lsls	r1, r1, #1
 80014b8:	430a      	orrs	r2, r1
 80014ba:	651a      	str	r2, [r3, #80]	; 0x50
 80014bc:	e031      	b.n	8001522 <HAL_RCC_OscConfig+0x52e>
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	689b      	ldr	r3, [r3, #8]
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d10c      	bne.n	80014e0 <HAL_RCC_OscConfig+0x4ec>
 80014c6:	4b67      	ldr	r3, [pc, #412]	; (8001664 <HAL_RCC_OscConfig+0x670>)
 80014c8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80014ca:	4b66      	ldr	r3, [pc, #408]	; (8001664 <HAL_RCC_OscConfig+0x670>)
 80014cc:	4967      	ldr	r1, [pc, #412]	; (800166c <HAL_RCC_OscConfig+0x678>)
 80014ce:	400a      	ands	r2, r1
 80014d0:	651a      	str	r2, [r3, #80]	; 0x50
 80014d2:	4b64      	ldr	r3, [pc, #400]	; (8001664 <HAL_RCC_OscConfig+0x670>)
 80014d4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80014d6:	4b63      	ldr	r3, [pc, #396]	; (8001664 <HAL_RCC_OscConfig+0x670>)
 80014d8:	4966      	ldr	r1, [pc, #408]	; (8001674 <HAL_RCC_OscConfig+0x680>)
 80014da:	400a      	ands	r2, r1
 80014dc:	651a      	str	r2, [r3, #80]	; 0x50
 80014de:	e020      	b.n	8001522 <HAL_RCC_OscConfig+0x52e>
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	689a      	ldr	r2, [r3, #8]
 80014e4:	23a0      	movs	r3, #160	; 0xa0
 80014e6:	00db      	lsls	r3, r3, #3
 80014e8:	429a      	cmp	r2, r3
 80014ea:	d10e      	bne.n	800150a <HAL_RCC_OscConfig+0x516>
 80014ec:	4b5d      	ldr	r3, [pc, #372]	; (8001664 <HAL_RCC_OscConfig+0x670>)
 80014ee:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80014f0:	4b5c      	ldr	r3, [pc, #368]	; (8001664 <HAL_RCC_OscConfig+0x670>)
 80014f2:	2180      	movs	r1, #128	; 0x80
 80014f4:	00c9      	lsls	r1, r1, #3
 80014f6:	430a      	orrs	r2, r1
 80014f8:	651a      	str	r2, [r3, #80]	; 0x50
 80014fa:	4b5a      	ldr	r3, [pc, #360]	; (8001664 <HAL_RCC_OscConfig+0x670>)
 80014fc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80014fe:	4b59      	ldr	r3, [pc, #356]	; (8001664 <HAL_RCC_OscConfig+0x670>)
 8001500:	2180      	movs	r1, #128	; 0x80
 8001502:	0049      	lsls	r1, r1, #1
 8001504:	430a      	orrs	r2, r1
 8001506:	651a      	str	r2, [r3, #80]	; 0x50
 8001508:	e00b      	b.n	8001522 <HAL_RCC_OscConfig+0x52e>
 800150a:	4b56      	ldr	r3, [pc, #344]	; (8001664 <HAL_RCC_OscConfig+0x670>)
 800150c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800150e:	4b55      	ldr	r3, [pc, #340]	; (8001664 <HAL_RCC_OscConfig+0x670>)
 8001510:	4956      	ldr	r1, [pc, #344]	; (800166c <HAL_RCC_OscConfig+0x678>)
 8001512:	400a      	ands	r2, r1
 8001514:	651a      	str	r2, [r3, #80]	; 0x50
 8001516:	4b53      	ldr	r3, [pc, #332]	; (8001664 <HAL_RCC_OscConfig+0x670>)
 8001518:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800151a:	4b52      	ldr	r3, [pc, #328]	; (8001664 <HAL_RCC_OscConfig+0x670>)
 800151c:	4955      	ldr	r1, [pc, #340]	; (8001674 <HAL_RCC_OscConfig+0x680>)
 800151e:	400a      	ands	r2, r1
 8001520:	651a      	str	r2, [r3, #80]	; 0x50
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	689b      	ldr	r3, [r3, #8]
 8001526:	2b00      	cmp	r3, #0
 8001528:	d015      	beq.n	8001556 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800152a:	f7ff facb 	bl	8000ac4 <HAL_GetTick>
 800152e:	0003      	movs	r3, r0
 8001530:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001532:	e009      	b.n	8001548 <HAL_RCC_OscConfig+0x554>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001534:	f7ff fac6 	bl	8000ac4 <HAL_GetTick>
 8001538:	0002      	movs	r2, r0
 800153a:	697b      	ldr	r3, [r7, #20]
 800153c:	1ad3      	subs	r3, r2, r3
 800153e:	4a4e      	ldr	r2, [pc, #312]	; (8001678 <HAL_RCC_OscConfig+0x684>)
 8001540:	4293      	cmp	r3, r2
 8001542:	d901      	bls.n	8001548 <HAL_RCC_OscConfig+0x554>
        {
          return HAL_TIMEOUT;
 8001544:	2303      	movs	r3, #3
 8001546:	e11b      	b.n	8001780 <HAL_RCC_OscConfig+0x78c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001548:	4b46      	ldr	r3, [pc, #280]	; (8001664 <HAL_RCC_OscConfig+0x670>)
 800154a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800154c:	2380      	movs	r3, #128	; 0x80
 800154e:	009b      	lsls	r3, r3, #2
 8001550:	4013      	ands	r3, r2
 8001552:	d0ef      	beq.n	8001534 <HAL_RCC_OscConfig+0x540>
 8001554:	e014      	b.n	8001580 <HAL_RCC_OscConfig+0x58c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001556:	f7ff fab5 	bl	8000ac4 <HAL_GetTick>
 800155a:	0003      	movs	r3, r0
 800155c:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800155e:	e009      	b.n	8001574 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001560:	f7ff fab0 	bl	8000ac4 <HAL_GetTick>
 8001564:	0002      	movs	r2, r0
 8001566:	697b      	ldr	r3, [r7, #20]
 8001568:	1ad3      	subs	r3, r2, r3
 800156a:	4a43      	ldr	r2, [pc, #268]	; (8001678 <HAL_RCC_OscConfig+0x684>)
 800156c:	4293      	cmp	r3, r2
 800156e:	d901      	bls.n	8001574 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001570:	2303      	movs	r3, #3
 8001572:	e105      	b.n	8001780 <HAL_RCC_OscConfig+0x78c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001574:	4b3b      	ldr	r3, [pc, #236]	; (8001664 <HAL_RCC_OscConfig+0x670>)
 8001576:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001578:	2380      	movs	r3, #128	; 0x80
 800157a:	009b      	lsls	r3, r3, #2
 800157c:	4013      	ands	r3, r2
 800157e:	d1ef      	bne.n	8001560 <HAL_RCC_OscConfig+0x56c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001580:	2323      	movs	r3, #35	; 0x23
 8001582:	18fb      	adds	r3, r7, r3
 8001584:	781b      	ldrb	r3, [r3, #0]
 8001586:	2b01      	cmp	r3, #1
 8001588:	d105      	bne.n	8001596 <HAL_RCC_OscConfig+0x5a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800158a:	4b36      	ldr	r3, [pc, #216]	; (8001664 <HAL_RCC_OscConfig+0x670>)
 800158c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800158e:	4b35      	ldr	r3, [pc, #212]	; (8001664 <HAL_RCC_OscConfig+0x670>)
 8001590:	493a      	ldr	r1, [pc, #232]	; (800167c <HAL_RCC_OscConfig+0x688>)
 8001592:	400a      	ands	r2, r1
 8001594:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	2220      	movs	r2, #32
 800159c:	4013      	ands	r3, r2
 800159e:	d049      	beq.n	8001634 <HAL_RCC_OscConfig+0x640>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	699b      	ldr	r3, [r3, #24]
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d026      	beq.n	80015f6 <HAL_RCC_OscConfig+0x602>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80015a8:	4b2e      	ldr	r3, [pc, #184]	; (8001664 <HAL_RCC_OscConfig+0x670>)
 80015aa:	689a      	ldr	r2, [r3, #8]
 80015ac:	4b2d      	ldr	r3, [pc, #180]	; (8001664 <HAL_RCC_OscConfig+0x670>)
 80015ae:	2101      	movs	r1, #1
 80015b0:	430a      	orrs	r2, r1
 80015b2:	609a      	str	r2, [r3, #8]
 80015b4:	4b2b      	ldr	r3, [pc, #172]	; (8001664 <HAL_RCC_OscConfig+0x670>)
 80015b6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80015b8:	4b2a      	ldr	r3, [pc, #168]	; (8001664 <HAL_RCC_OscConfig+0x670>)
 80015ba:	2101      	movs	r1, #1
 80015bc:	430a      	orrs	r2, r1
 80015be:	635a      	str	r2, [r3, #52]	; 0x34
 80015c0:	4b2f      	ldr	r3, [pc, #188]	; (8001680 <HAL_RCC_OscConfig+0x68c>)
 80015c2:	6a1a      	ldr	r2, [r3, #32]
 80015c4:	4b2e      	ldr	r3, [pc, #184]	; (8001680 <HAL_RCC_OscConfig+0x68c>)
 80015c6:	2180      	movs	r1, #128	; 0x80
 80015c8:	0189      	lsls	r1, r1, #6
 80015ca:	430a      	orrs	r2, r1
 80015cc:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015ce:	f7ff fa79 	bl	8000ac4 <HAL_GetTick>
 80015d2:	0003      	movs	r3, r0
 80015d4:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80015d6:	e008      	b.n	80015ea <HAL_RCC_OscConfig+0x5f6>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80015d8:	f7ff fa74 	bl	8000ac4 <HAL_GetTick>
 80015dc:	0002      	movs	r2, r0
 80015de:	697b      	ldr	r3, [r7, #20]
 80015e0:	1ad3      	subs	r3, r2, r3
 80015e2:	2b02      	cmp	r3, #2
 80015e4:	d901      	bls.n	80015ea <HAL_RCC_OscConfig+0x5f6>
          {
            return HAL_TIMEOUT;
 80015e6:	2303      	movs	r3, #3
 80015e8:	e0ca      	b.n	8001780 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80015ea:	4b1e      	ldr	r3, [pc, #120]	; (8001664 <HAL_RCC_OscConfig+0x670>)
 80015ec:	689b      	ldr	r3, [r3, #8]
 80015ee:	2202      	movs	r2, #2
 80015f0:	4013      	ands	r3, r2
 80015f2:	d0f1      	beq.n	80015d8 <HAL_RCC_OscConfig+0x5e4>
 80015f4:	e01e      	b.n	8001634 <HAL_RCC_OscConfig+0x640>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 80015f6:	4b1b      	ldr	r3, [pc, #108]	; (8001664 <HAL_RCC_OscConfig+0x670>)
 80015f8:	689a      	ldr	r2, [r3, #8]
 80015fa:	4b1a      	ldr	r3, [pc, #104]	; (8001664 <HAL_RCC_OscConfig+0x670>)
 80015fc:	2101      	movs	r1, #1
 80015fe:	438a      	bics	r2, r1
 8001600:	609a      	str	r2, [r3, #8]
 8001602:	4b1f      	ldr	r3, [pc, #124]	; (8001680 <HAL_RCC_OscConfig+0x68c>)
 8001604:	6a1a      	ldr	r2, [r3, #32]
 8001606:	4b1e      	ldr	r3, [pc, #120]	; (8001680 <HAL_RCC_OscConfig+0x68c>)
 8001608:	491e      	ldr	r1, [pc, #120]	; (8001684 <HAL_RCC_OscConfig+0x690>)
 800160a:	400a      	ands	r2, r1
 800160c:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800160e:	f7ff fa59 	bl	8000ac4 <HAL_GetTick>
 8001612:	0003      	movs	r3, r0
 8001614:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001616:	e008      	b.n	800162a <HAL_RCC_OscConfig+0x636>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001618:	f7ff fa54 	bl	8000ac4 <HAL_GetTick>
 800161c:	0002      	movs	r2, r0
 800161e:	697b      	ldr	r3, [r7, #20]
 8001620:	1ad3      	subs	r3, r2, r3
 8001622:	2b02      	cmp	r3, #2
 8001624:	d901      	bls.n	800162a <HAL_RCC_OscConfig+0x636>
          {
            return HAL_TIMEOUT;
 8001626:	2303      	movs	r3, #3
 8001628:	e0aa      	b.n	8001780 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800162a:	4b0e      	ldr	r3, [pc, #56]	; (8001664 <HAL_RCC_OscConfig+0x670>)
 800162c:	689b      	ldr	r3, [r3, #8]
 800162e:	2202      	movs	r2, #2
 8001630:	4013      	ands	r3, r2
 8001632:	d1f1      	bne.n	8001618 <HAL_RCC_OscConfig+0x624>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001638:	2b00      	cmp	r3, #0
 800163a:	d100      	bne.n	800163e <HAL_RCC_OscConfig+0x64a>
 800163c:	e09f      	b.n	800177e <HAL_RCC_OscConfig+0x78a>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800163e:	69fb      	ldr	r3, [r7, #28]
 8001640:	2b0c      	cmp	r3, #12
 8001642:	d100      	bne.n	8001646 <HAL_RCC_OscConfig+0x652>
 8001644:	e078      	b.n	8001738 <HAL_RCC_OscConfig+0x744>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800164a:	2b02      	cmp	r3, #2
 800164c:	d159      	bne.n	8001702 <HAL_RCC_OscConfig+0x70e>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800164e:	4b05      	ldr	r3, [pc, #20]	; (8001664 <HAL_RCC_OscConfig+0x670>)
 8001650:	681a      	ldr	r2, [r3, #0]
 8001652:	4b04      	ldr	r3, [pc, #16]	; (8001664 <HAL_RCC_OscConfig+0x670>)
 8001654:	490c      	ldr	r1, [pc, #48]	; (8001688 <HAL_RCC_OscConfig+0x694>)
 8001656:	400a      	ands	r2, r1
 8001658:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800165a:	f7ff fa33 	bl	8000ac4 <HAL_GetTick>
 800165e:	0003      	movs	r3, r0
 8001660:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001662:	e01c      	b.n	800169e <HAL_RCC_OscConfig+0x6aa>
 8001664:	40021000 	.word	0x40021000
 8001668:	ffff1fff 	.word	0xffff1fff
 800166c:	fffffeff 	.word	0xfffffeff
 8001670:	40007000 	.word	0x40007000
 8001674:	fffffbff 	.word	0xfffffbff
 8001678:	00001388 	.word	0x00001388
 800167c:	efffffff 	.word	0xefffffff
 8001680:	40010000 	.word	0x40010000
 8001684:	ffffdfff 	.word	0xffffdfff
 8001688:	feffffff 	.word	0xfeffffff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800168c:	f7ff fa1a 	bl	8000ac4 <HAL_GetTick>
 8001690:	0002      	movs	r2, r0
 8001692:	697b      	ldr	r3, [r7, #20]
 8001694:	1ad3      	subs	r3, r2, r3
 8001696:	2b02      	cmp	r3, #2
 8001698:	d901      	bls.n	800169e <HAL_RCC_OscConfig+0x6aa>
          {
            return HAL_TIMEOUT;
 800169a:	2303      	movs	r3, #3
 800169c:	e070      	b.n	8001780 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800169e:	4b3a      	ldr	r3, [pc, #232]	; (8001788 <HAL_RCC_OscConfig+0x794>)
 80016a0:	681a      	ldr	r2, [r3, #0]
 80016a2:	2380      	movs	r3, #128	; 0x80
 80016a4:	049b      	lsls	r3, r3, #18
 80016a6:	4013      	ands	r3, r2
 80016a8:	d1f0      	bne.n	800168c <HAL_RCC_OscConfig+0x698>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80016aa:	4b37      	ldr	r3, [pc, #220]	; (8001788 <HAL_RCC_OscConfig+0x794>)
 80016ac:	68db      	ldr	r3, [r3, #12]
 80016ae:	4a37      	ldr	r2, [pc, #220]	; (800178c <HAL_RCC_OscConfig+0x798>)
 80016b0:	4013      	ands	r3, r2
 80016b2:	0019      	movs	r1, r3
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016bc:	431a      	orrs	r2, r3
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80016c2:	431a      	orrs	r2, r3
 80016c4:	4b30      	ldr	r3, [pc, #192]	; (8001788 <HAL_RCC_OscConfig+0x794>)
 80016c6:	430a      	orrs	r2, r1
 80016c8:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80016ca:	4b2f      	ldr	r3, [pc, #188]	; (8001788 <HAL_RCC_OscConfig+0x794>)
 80016cc:	681a      	ldr	r2, [r3, #0]
 80016ce:	4b2e      	ldr	r3, [pc, #184]	; (8001788 <HAL_RCC_OscConfig+0x794>)
 80016d0:	2180      	movs	r1, #128	; 0x80
 80016d2:	0449      	lsls	r1, r1, #17
 80016d4:	430a      	orrs	r2, r1
 80016d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016d8:	f7ff f9f4 	bl	8000ac4 <HAL_GetTick>
 80016dc:	0003      	movs	r3, r0
 80016de:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80016e0:	e008      	b.n	80016f4 <HAL_RCC_OscConfig+0x700>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016e2:	f7ff f9ef 	bl	8000ac4 <HAL_GetTick>
 80016e6:	0002      	movs	r2, r0
 80016e8:	697b      	ldr	r3, [r7, #20]
 80016ea:	1ad3      	subs	r3, r2, r3
 80016ec:	2b02      	cmp	r3, #2
 80016ee:	d901      	bls.n	80016f4 <HAL_RCC_OscConfig+0x700>
          {
            return HAL_TIMEOUT;
 80016f0:	2303      	movs	r3, #3
 80016f2:	e045      	b.n	8001780 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80016f4:	4b24      	ldr	r3, [pc, #144]	; (8001788 <HAL_RCC_OscConfig+0x794>)
 80016f6:	681a      	ldr	r2, [r3, #0]
 80016f8:	2380      	movs	r3, #128	; 0x80
 80016fa:	049b      	lsls	r3, r3, #18
 80016fc:	4013      	ands	r3, r2
 80016fe:	d0f0      	beq.n	80016e2 <HAL_RCC_OscConfig+0x6ee>
 8001700:	e03d      	b.n	800177e <HAL_RCC_OscConfig+0x78a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001702:	4b21      	ldr	r3, [pc, #132]	; (8001788 <HAL_RCC_OscConfig+0x794>)
 8001704:	681a      	ldr	r2, [r3, #0]
 8001706:	4b20      	ldr	r3, [pc, #128]	; (8001788 <HAL_RCC_OscConfig+0x794>)
 8001708:	4921      	ldr	r1, [pc, #132]	; (8001790 <HAL_RCC_OscConfig+0x79c>)
 800170a:	400a      	ands	r2, r1
 800170c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800170e:	f7ff f9d9 	bl	8000ac4 <HAL_GetTick>
 8001712:	0003      	movs	r3, r0
 8001714:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001716:	e008      	b.n	800172a <HAL_RCC_OscConfig+0x736>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001718:	f7ff f9d4 	bl	8000ac4 <HAL_GetTick>
 800171c:	0002      	movs	r2, r0
 800171e:	697b      	ldr	r3, [r7, #20]
 8001720:	1ad3      	subs	r3, r2, r3
 8001722:	2b02      	cmp	r3, #2
 8001724:	d901      	bls.n	800172a <HAL_RCC_OscConfig+0x736>
          {
            return HAL_TIMEOUT;
 8001726:	2303      	movs	r3, #3
 8001728:	e02a      	b.n	8001780 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800172a:	4b17      	ldr	r3, [pc, #92]	; (8001788 <HAL_RCC_OscConfig+0x794>)
 800172c:	681a      	ldr	r2, [r3, #0]
 800172e:	2380      	movs	r3, #128	; 0x80
 8001730:	049b      	lsls	r3, r3, #18
 8001732:	4013      	ands	r3, r2
 8001734:	d1f0      	bne.n	8001718 <HAL_RCC_OscConfig+0x724>
 8001736:	e022      	b.n	800177e <HAL_RCC_OscConfig+0x78a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800173c:	2b01      	cmp	r3, #1
 800173e:	d101      	bne.n	8001744 <HAL_RCC_OscConfig+0x750>
      {
        return HAL_ERROR;
 8001740:	2301      	movs	r3, #1
 8001742:	e01d      	b.n	8001780 <HAL_RCC_OscConfig+0x78c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001744:	4b10      	ldr	r3, [pc, #64]	; (8001788 <HAL_RCC_OscConfig+0x794>)
 8001746:	68db      	ldr	r3, [r3, #12]
 8001748:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800174a:	69ba      	ldr	r2, [r7, #24]
 800174c:	2380      	movs	r3, #128	; 0x80
 800174e:	025b      	lsls	r3, r3, #9
 8001750:	401a      	ands	r2, r3
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001756:	429a      	cmp	r2, r3
 8001758:	d10f      	bne.n	800177a <HAL_RCC_OscConfig+0x786>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800175a:	69ba      	ldr	r2, [r7, #24]
 800175c:	23f0      	movs	r3, #240	; 0xf0
 800175e:	039b      	lsls	r3, r3, #14
 8001760:	401a      	ands	r2, r3
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001766:	429a      	cmp	r2, r3
 8001768:	d107      	bne.n	800177a <HAL_RCC_OscConfig+0x786>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 800176a:	69ba      	ldr	r2, [r7, #24]
 800176c:	23c0      	movs	r3, #192	; 0xc0
 800176e:	041b      	lsls	r3, r3, #16
 8001770:	401a      	ands	r2, r3
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001776:	429a      	cmp	r2, r3
 8001778:	d001      	beq.n	800177e <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_ERROR;
 800177a:	2301      	movs	r3, #1
 800177c:	e000      	b.n	8001780 <HAL_RCC_OscConfig+0x78c>
        }
      }
    }
  }

  return HAL_OK;
 800177e:	2300      	movs	r3, #0
}
 8001780:	0018      	movs	r0, r3
 8001782:	46bd      	mov	sp, r7
 8001784:	b00a      	add	sp, #40	; 0x28
 8001786:	bdb0      	pop	{r4, r5, r7, pc}
 8001788:	40021000 	.word	0x40021000
 800178c:	ff02ffff 	.word	0xff02ffff
 8001790:	feffffff 	.word	0xfeffffff

08001794 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001794:	b5b0      	push	{r4, r5, r7, lr}
 8001796:	b084      	sub	sp, #16
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
 800179c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d101      	bne.n	80017a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80017a4:	2301      	movs	r3, #1
 80017a6:	e10d      	b.n	80019c4 <HAL_RCC_ClockConfig+0x230>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80017a8:	4b88      	ldr	r3, [pc, #544]	; (80019cc <HAL_RCC_ClockConfig+0x238>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	2201      	movs	r2, #1
 80017ae:	4013      	ands	r3, r2
 80017b0:	683a      	ldr	r2, [r7, #0]
 80017b2:	429a      	cmp	r2, r3
 80017b4:	d911      	bls.n	80017da <HAL_RCC_ClockConfig+0x46>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017b6:	4b85      	ldr	r3, [pc, #532]	; (80019cc <HAL_RCC_ClockConfig+0x238>)
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	2201      	movs	r2, #1
 80017bc:	4393      	bics	r3, r2
 80017be:	0019      	movs	r1, r3
 80017c0:	4b82      	ldr	r3, [pc, #520]	; (80019cc <HAL_RCC_ClockConfig+0x238>)
 80017c2:	683a      	ldr	r2, [r7, #0]
 80017c4:	430a      	orrs	r2, r1
 80017c6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80017c8:	4b80      	ldr	r3, [pc, #512]	; (80019cc <HAL_RCC_ClockConfig+0x238>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	2201      	movs	r2, #1
 80017ce:	4013      	ands	r3, r2
 80017d0:	683a      	ldr	r2, [r7, #0]
 80017d2:	429a      	cmp	r2, r3
 80017d4:	d001      	beq.n	80017da <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80017d6:	2301      	movs	r3, #1
 80017d8:	e0f4      	b.n	80019c4 <HAL_RCC_ClockConfig+0x230>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	2202      	movs	r2, #2
 80017e0:	4013      	ands	r3, r2
 80017e2:	d009      	beq.n	80017f8 <HAL_RCC_ClockConfig+0x64>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80017e4:	4b7a      	ldr	r3, [pc, #488]	; (80019d0 <HAL_RCC_ClockConfig+0x23c>)
 80017e6:	68db      	ldr	r3, [r3, #12]
 80017e8:	22f0      	movs	r2, #240	; 0xf0
 80017ea:	4393      	bics	r3, r2
 80017ec:	0019      	movs	r1, r3
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	689a      	ldr	r2, [r3, #8]
 80017f2:	4b77      	ldr	r3, [pc, #476]	; (80019d0 <HAL_RCC_ClockConfig+0x23c>)
 80017f4:	430a      	orrs	r2, r1
 80017f6:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	2201      	movs	r2, #1
 80017fe:	4013      	ands	r3, r2
 8001800:	d100      	bne.n	8001804 <HAL_RCC_ClockConfig+0x70>
 8001802:	e089      	b.n	8001918 <HAL_RCC_ClockConfig+0x184>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	685b      	ldr	r3, [r3, #4]
 8001808:	2b02      	cmp	r3, #2
 800180a:	d107      	bne.n	800181c <HAL_RCC_ClockConfig+0x88>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800180c:	4b70      	ldr	r3, [pc, #448]	; (80019d0 <HAL_RCC_ClockConfig+0x23c>)
 800180e:	681a      	ldr	r2, [r3, #0]
 8001810:	2380      	movs	r3, #128	; 0x80
 8001812:	029b      	lsls	r3, r3, #10
 8001814:	4013      	ands	r3, r2
 8001816:	d120      	bne.n	800185a <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 8001818:	2301      	movs	r3, #1
 800181a:	e0d3      	b.n	80019c4 <HAL_RCC_ClockConfig+0x230>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	685b      	ldr	r3, [r3, #4]
 8001820:	2b03      	cmp	r3, #3
 8001822:	d107      	bne.n	8001834 <HAL_RCC_ClockConfig+0xa0>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001824:	4b6a      	ldr	r3, [pc, #424]	; (80019d0 <HAL_RCC_ClockConfig+0x23c>)
 8001826:	681a      	ldr	r2, [r3, #0]
 8001828:	2380      	movs	r3, #128	; 0x80
 800182a:	049b      	lsls	r3, r3, #18
 800182c:	4013      	ands	r3, r2
 800182e:	d114      	bne.n	800185a <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 8001830:	2301      	movs	r3, #1
 8001832:	e0c7      	b.n	80019c4 <HAL_RCC_ClockConfig+0x230>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	685b      	ldr	r3, [r3, #4]
 8001838:	2b01      	cmp	r3, #1
 800183a:	d106      	bne.n	800184a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800183c:	4b64      	ldr	r3, [pc, #400]	; (80019d0 <HAL_RCC_ClockConfig+0x23c>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	2204      	movs	r2, #4
 8001842:	4013      	ands	r3, r2
 8001844:	d109      	bne.n	800185a <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 8001846:	2301      	movs	r3, #1
 8001848:	e0bc      	b.n	80019c4 <HAL_RCC_ClockConfig+0x230>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800184a:	4b61      	ldr	r3, [pc, #388]	; (80019d0 <HAL_RCC_ClockConfig+0x23c>)
 800184c:	681a      	ldr	r2, [r3, #0]
 800184e:	2380      	movs	r3, #128	; 0x80
 8001850:	009b      	lsls	r3, r3, #2
 8001852:	4013      	ands	r3, r2
 8001854:	d101      	bne.n	800185a <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 8001856:	2301      	movs	r3, #1
 8001858:	e0b4      	b.n	80019c4 <HAL_RCC_ClockConfig+0x230>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800185a:	4b5d      	ldr	r3, [pc, #372]	; (80019d0 <HAL_RCC_ClockConfig+0x23c>)
 800185c:	68db      	ldr	r3, [r3, #12]
 800185e:	2203      	movs	r2, #3
 8001860:	4393      	bics	r3, r2
 8001862:	0019      	movs	r1, r3
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	685a      	ldr	r2, [r3, #4]
 8001868:	4b59      	ldr	r3, [pc, #356]	; (80019d0 <HAL_RCC_ClockConfig+0x23c>)
 800186a:	430a      	orrs	r2, r1
 800186c:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800186e:	f7ff f929 	bl	8000ac4 <HAL_GetTick>
 8001872:	0003      	movs	r3, r0
 8001874:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	685b      	ldr	r3, [r3, #4]
 800187a:	2b02      	cmp	r3, #2
 800187c:	d111      	bne.n	80018a2 <HAL_RCC_ClockConfig+0x10e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800187e:	e009      	b.n	8001894 <HAL_RCC_ClockConfig+0x100>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001880:	f7ff f920 	bl	8000ac4 <HAL_GetTick>
 8001884:	0002      	movs	r2, r0
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	1ad3      	subs	r3, r2, r3
 800188a:	4a52      	ldr	r2, [pc, #328]	; (80019d4 <HAL_RCC_ClockConfig+0x240>)
 800188c:	4293      	cmp	r3, r2
 800188e:	d901      	bls.n	8001894 <HAL_RCC_ClockConfig+0x100>
        {
          return HAL_TIMEOUT;
 8001890:	2303      	movs	r3, #3
 8001892:	e097      	b.n	80019c4 <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001894:	4b4e      	ldr	r3, [pc, #312]	; (80019d0 <HAL_RCC_ClockConfig+0x23c>)
 8001896:	68db      	ldr	r3, [r3, #12]
 8001898:	220c      	movs	r2, #12
 800189a:	4013      	ands	r3, r2
 800189c:	2b08      	cmp	r3, #8
 800189e:	d1ef      	bne.n	8001880 <HAL_RCC_ClockConfig+0xec>
 80018a0:	e03a      	b.n	8001918 <HAL_RCC_ClockConfig+0x184>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	685b      	ldr	r3, [r3, #4]
 80018a6:	2b03      	cmp	r3, #3
 80018a8:	d111      	bne.n	80018ce <HAL_RCC_ClockConfig+0x13a>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80018aa:	e009      	b.n	80018c0 <HAL_RCC_ClockConfig+0x12c>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018ac:	f7ff f90a 	bl	8000ac4 <HAL_GetTick>
 80018b0:	0002      	movs	r2, r0
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	1ad3      	subs	r3, r2, r3
 80018b6:	4a47      	ldr	r2, [pc, #284]	; (80019d4 <HAL_RCC_ClockConfig+0x240>)
 80018b8:	4293      	cmp	r3, r2
 80018ba:	d901      	bls.n	80018c0 <HAL_RCC_ClockConfig+0x12c>
        {
          return HAL_TIMEOUT;
 80018bc:	2303      	movs	r3, #3
 80018be:	e081      	b.n	80019c4 <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80018c0:	4b43      	ldr	r3, [pc, #268]	; (80019d0 <HAL_RCC_ClockConfig+0x23c>)
 80018c2:	68db      	ldr	r3, [r3, #12]
 80018c4:	220c      	movs	r2, #12
 80018c6:	4013      	ands	r3, r2
 80018c8:	2b0c      	cmp	r3, #12
 80018ca:	d1ef      	bne.n	80018ac <HAL_RCC_ClockConfig+0x118>
 80018cc:	e024      	b.n	8001918 <HAL_RCC_ClockConfig+0x184>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	685b      	ldr	r3, [r3, #4]
 80018d2:	2b01      	cmp	r3, #1
 80018d4:	d11b      	bne.n	800190e <HAL_RCC_ClockConfig+0x17a>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80018d6:	e009      	b.n	80018ec <HAL_RCC_ClockConfig+0x158>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018d8:	f7ff f8f4 	bl	8000ac4 <HAL_GetTick>
 80018dc:	0002      	movs	r2, r0
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	1ad3      	subs	r3, r2, r3
 80018e2:	4a3c      	ldr	r2, [pc, #240]	; (80019d4 <HAL_RCC_ClockConfig+0x240>)
 80018e4:	4293      	cmp	r3, r2
 80018e6:	d901      	bls.n	80018ec <HAL_RCC_ClockConfig+0x158>
        {
          return HAL_TIMEOUT;
 80018e8:	2303      	movs	r3, #3
 80018ea:	e06b      	b.n	80019c4 <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80018ec:	4b38      	ldr	r3, [pc, #224]	; (80019d0 <HAL_RCC_ClockConfig+0x23c>)
 80018ee:	68db      	ldr	r3, [r3, #12]
 80018f0:	220c      	movs	r2, #12
 80018f2:	4013      	ands	r3, r2
 80018f4:	2b04      	cmp	r3, #4
 80018f6:	d1ef      	bne.n	80018d8 <HAL_RCC_ClockConfig+0x144>
 80018f8:	e00e      	b.n	8001918 <HAL_RCC_ClockConfig+0x184>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018fa:	f7ff f8e3 	bl	8000ac4 <HAL_GetTick>
 80018fe:	0002      	movs	r2, r0
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	1ad3      	subs	r3, r2, r3
 8001904:	4a33      	ldr	r2, [pc, #204]	; (80019d4 <HAL_RCC_ClockConfig+0x240>)
 8001906:	4293      	cmp	r3, r2
 8001908:	d901      	bls.n	800190e <HAL_RCC_ClockConfig+0x17a>
        {
          return HAL_TIMEOUT;
 800190a:	2303      	movs	r3, #3
 800190c:	e05a      	b.n	80019c4 <HAL_RCC_ClockConfig+0x230>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800190e:	4b30      	ldr	r3, [pc, #192]	; (80019d0 <HAL_RCC_ClockConfig+0x23c>)
 8001910:	68db      	ldr	r3, [r3, #12]
 8001912:	220c      	movs	r2, #12
 8001914:	4013      	ands	r3, r2
 8001916:	d1f0      	bne.n	80018fa <HAL_RCC_ClockConfig+0x166>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001918:	4b2c      	ldr	r3, [pc, #176]	; (80019cc <HAL_RCC_ClockConfig+0x238>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	2201      	movs	r2, #1
 800191e:	4013      	ands	r3, r2
 8001920:	683a      	ldr	r2, [r7, #0]
 8001922:	429a      	cmp	r2, r3
 8001924:	d211      	bcs.n	800194a <HAL_RCC_ClockConfig+0x1b6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001926:	4b29      	ldr	r3, [pc, #164]	; (80019cc <HAL_RCC_ClockConfig+0x238>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	2201      	movs	r2, #1
 800192c:	4393      	bics	r3, r2
 800192e:	0019      	movs	r1, r3
 8001930:	4b26      	ldr	r3, [pc, #152]	; (80019cc <HAL_RCC_ClockConfig+0x238>)
 8001932:	683a      	ldr	r2, [r7, #0]
 8001934:	430a      	orrs	r2, r1
 8001936:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001938:	4b24      	ldr	r3, [pc, #144]	; (80019cc <HAL_RCC_ClockConfig+0x238>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	2201      	movs	r2, #1
 800193e:	4013      	ands	r3, r2
 8001940:	683a      	ldr	r2, [r7, #0]
 8001942:	429a      	cmp	r2, r3
 8001944:	d001      	beq.n	800194a <HAL_RCC_ClockConfig+0x1b6>
    {
      return HAL_ERROR;
 8001946:	2301      	movs	r3, #1
 8001948:	e03c      	b.n	80019c4 <HAL_RCC_ClockConfig+0x230>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	2204      	movs	r2, #4
 8001950:	4013      	ands	r3, r2
 8001952:	d009      	beq.n	8001968 <HAL_RCC_ClockConfig+0x1d4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001954:	4b1e      	ldr	r3, [pc, #120]	; (80019d0 <HAL_RCC_ClockConfig+0x23c>)
 8001956:	68db      	ldr	r3, [r3, #12]
 8001958:	4a1f      	ldr	r2, [pc, #124]	; (80019d8 <HAL_RCC_ClockConfig+0x244>)
 800195a:	4013      	ands	r3, r2
 800195c:	0019      	movs	r1, r3
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	68da      	ldr	r2, [r3, #12]
 8001962:	4b1b      	ldr	r3, [pc, #108]	; (80019d0 <HAL_RCC_ClockConfig+0x23c>)
 8001964:	430a      	orrs	r2, r1
 8001966:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	2208      	movs	r2, #8
 800196e:	4013      	ands	r3, r2
 8001970:	d00a      	beq.n	8001988 <HAL_RCC_ClockConfig+0x1f4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001972:	4b17      	ldr	r3, [pc, #92]	; (80019d0 <HAL_RCC_ClockConfig+0x23c>)
 8001974:	68db      	ldr	r3, [r3, #12]
 8001976:	4a19      	ldr	r2, [pc, #100]	; (80019dc <HAL_RCC_ClockConfig+0x248>)
 8001978:	4013      	ands	r3, r2
 800197a:	0019      	movs	r1, r3
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	691b      	ldr	r3, [r3, #16]
 8001980:	00da      	lsls	r2, r3, #3
 8001982:	4b13      	ldr	r3, [pc, #76]	; (80019d0 <HAL_RCC_ClockConfig+0x23c>)
 8001984:	430a      	orrs	r2, r1
 8001986:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001988:	f000 f82e 	bl	80019e8 <HAL_RCC_GetSysClockFreq>
 800198c:	0001      	movs	r1, r0
 800198e:	4b10      	ldr	r3, [pc, #64]	; (80019d0 <HAL_RCC_ClockConfig+0x23c>)
 8001990:	68db      	ldr	r3, [r3, #12]
 8001992:	091b      	lsrs	r3, r3, #4
 8001994:	220f      	movs	r2, #15
 8001996:	4013      	ands	r3, r2
 8001998:	4a11      	ldr	r2, [pc, #68]	; (80019e0 <HAL_RCC_ClockConfig+0x24c>)
 800199a:	5cd3      	ldrb	r3, [r2, r3]
 800199c:	000a      	movs	r2, r1
 800199e:	40da      	lsrs	r2, r3
 80019a0:	4b10      	ldr	r3, [pc, #64]	; (80019e4 <HAL_RCC_ClockConfig+0x250>)
 80019a2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(TICK_INT_PRIORITY);
 80019a4:	250b      	movs	r5, #11
 80019a6:	197c      	adds	r4, r7, r5
 80019a8:	2000      	movs	r0, #0
 80019aa:	f7ff f845 	bl	8000a38 <HAL_InitTick>
 80019ae:	0003      	movs	r3, r0
 80019b0:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 80019b2:	197b      	adds	r3, r7, r5
 80019b4:	781b      	ldrb	r3, [r3, #0]
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d003      	beq.n	80019c2 <HAL_RCC_ClockConfig+0x22e>
  {
    return status;
 80019ba:	230b      	movs	r3, #11
 80019bc:	18fb      	adds	r3, r7, r3
 80019be:	781b      	ldrb	r3, [r3, #0]
 80019c0:	e000      	b.n	80019c4 <HAL_RCC_ClockConfig+0x230>
  }

  return HAL_OK;
 80019c2:	2300      	movs	r3, #0
}
 80019c4:	0018      	movs	r0, r3
 80019c6:	46bd      	mov	sp, r7
 80019c8:	b004      	add	sp, #16
 80019ca:	bdb0      	pop	{r4, r5, r7, pc}
 80019cc:	40022000 	.word	0x40022000
 80019d0:	40021000 	.word	0x40021000
 80019d4:	00001388 	.word	0x00001388
 80019d8:	fffff8ff 	.word	0xfffff8ff
 80019dc:	ffffc7ff 	.word	0xffffc7ff
 80019e0:	08002890 	.word	0x08002890
 80019e4:	20000000 	.word	0x20000000

080019e8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b086      	sub	sp, #24
 80019ec:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 80019ee:	4b3b      	ldr	r3, [pc, #236]	; (8001adc <HAL_RCC_GetSysClockFreq+0xf4>)
 80019f0:	68db      	ldr	r3, [r3, #12]
 80019f2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	220c      	movs	r2, #12
 80019f8:	4013      	ands	r3, r2
 80019fa:	2b08      	cmp	r3, #8
 80019fc:	d00e      	beq.n	8001a1c <HAL_RCC_GetSysClockFreq+0x34>
 80019fe:	2b0c      	cmp	r3, #12
 8001a00:	d00f      	beq.n	8001a22 <HAL_RCC_GetSysClockFreq+0x3a>
 8001a02:	2b04      	cmp	r3, #4
 8001a04:	d157      	bne.n	8001ab6 <HAL_RCC_GetSysClockFreq+0xce>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001a06:	4b35      	ldr	r3, [pc, #212]	; (8001adc <HAL_RCC_GetSysClockFreq+0xf4>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	2210      	movs	r2, #16
 8001a0c:	4013      	ands	r3, r2
 8001a0e:	d002      	beq.n	8001a16 <HAL_RCC_GetSysClockFreq+0x2e>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8001a10:	4b33      	ldr	r3, [pc, #204]	; (8001ae0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a12:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8001a14:	e05d      	b.n	8001ad2 <HAL_RCC_GetSysClockFreq+0xea>
        sysclockfreq =  HSI_VALUE;
 8001a16:	4b33      	ldr	r3, [pc, #204]	; (8001ae4 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001a18:	613b      	str	r3, [r7, #16]
      break;
 8001a1a:	e05a      	b.n	8001ad2 <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001a1c:	4b32      	ldr	r3, [pc, #200]	; (8001ae8 <HAL_RCC_GetSysClockFreq+0x100>)
 8001a1e:	613b      	str	r3, [r7, #16]
      break;
 8001a20:	e057      	b.n	8001ad2 <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	0c9b      	lsrs	r3, r3, #18
 8001a26:	220f      	movs	r2, #15
 8001a28:	4013      	ands	r3, r2
 8001a2a:	4a30      	ldr	r2, [pc, #192]	; (8001aec <HAL_RCC_GetSysClockFreq+0x104>)
 8001a2c:	5cd3      	ldrb	r3, [r2, r3]
 8001a2e:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	0d9b      	lsrs	r3, r3, #22
 8001a34:	2203      	movs	r2, #3
 8001a36:	4013      	ands	r3, r2
 8001a38:	3301      	adds	r3, #1
 8001a3a:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001a3c:	4b27      	ldr	r3, [pc, #156]	; (8001adc <HAL_RCC_GetSysClockFreq+0xf4>)
 8001a3e:	68da      	ldr	r2, [r3, #12]
 8001a40:	2380      	movs	r3, #128	; 0x80
 8001a42:	025b      	lsls	r3, r3, #9
 8001a44:	4013      	ands	r3, r2
 8001a46:	d00f      	beq.n	8001a68 <HAL_RCC_GetSysClockFreq+0x80>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE * pllm) / plld;
 8001a48:	68b9      	ldr	r1, [r7, #8]
 8001a4a:	000a      	movs	r2, r1
 8001a4c:	0152      	lsls	r2, r2, #5
 8001a4e:	1a52      	subs	r2, r2, r1
 8001a50:	0193      	lsls	r3, r2, #6
 8001a52:	1a9b      	subs	r3, r3, r2
 8001a54:	00db      	lsls	r3, r3, #3
 8001a56:	185b      	adds	r3, r3, r1
 8001a58:	025b      	lsls	r3, r3, #9
 8001a5a:	6879      	ldr	r1, [r7, #4]
 8001a5c:	0018      	movs	r0, r3
 8001a5e:	f7fe fb53 	bl	8000108 <__udivsi3>
 8001a62:	0003      	movs	r3, r0
 8001a64:	617b      	str	r3, [r7, #20]
 8001a66:	e023      	b.n	8001ab0 <HAL_RCC_GetSysClockFreq+0xc8>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001a68:	4b1c      	ldr	r3, [pc, #112]	; (8001adc <HAL_RCC_GetSysClockFreq+0xf4>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	2210      	movs	r2, #16
 8001a6e:	4013      	ands	r3, r2
 8001a70:	d00f      	beq.n	8001a92 <HAL_RCC_GetSysClockFreq+0xaa>
        {
          pllvco = ((HSI_VALUE >> 2) * pllm) / plld;
 8001a72:	68b9      	ldr	r1, [r7, #8]
 8001a74:	000a      	movs	r2, r1
 8001a76:	0152      	lsls	r2, r2, #5
 8001a78:	1a52      	subs	r2, r2, r1
 8001a7a:	0193      	lsls	r3, r2, #6
 8001a7c:	1a9b      	subs	r3, r3, r2
 8001a7e:	00db      	lsls	r3, r3, #3
 8001a80:	185b      	adds	r3, r3, r1
 8001a82:	021b      	lsls	r3, r3, #8
 8001a84:	6879      	ldr	r1, [r7, #4]
 8001a86:	0018      	movs	r0, r3
 8001a88:	f7fe fb3e 	bl	8000108 <__udivsi3>
 8001a8c:	0003      	movs	r3, r0
 8001a8e:	617b      	str	r3, [r7, #20]
 8001a90:	e00e      	b.n	8001ab0 <HAL_RCC_GetSysClockFreq+0xc8>
        }
        else
        {
         pllvco = (HSI_VALUE * pllm) / plld;
 8001a92:	68b9      	ldr	r1, [r7, #8]
 8001a94:	000a      	movs	r2, r1
 8001a96:	0152      	lsls	r2, r2, #5
 8001a98:	1a52      	subs	r2, r2, r1
 8001a9a:	0193      	lsls	r3, r2, #6
 8001a9c:	1a9b      	subs	r3, r3, r2
 8001a9e:	00db      	lsls	r3, r3, #3
 8001aa0:	185b      	adds	r3, r3, r1
 8001aa2:	029b      	lsls	r3, r3, #10
 8001aa4:	6879      	ldr	r1, [r7, #4]
 8001aa6:	0018      	movs	r0, r3
 8001aa8:	f7fe fb2e 	bl	8000108 <__udivsi3>
 8001aac:	0003      	movs	r3, r0
 8001aae:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8001ab0:	697b      	ldr	r3, [r7, #20]
 8001ab2:	613b      	str	r3, [r7, #16]
      break;
 8001ab4:	e00d      	b.n	8001ad2 <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001ab6:	4b09      	ldr	r3, [pc, #36]	; (8001adc <HAL_RCC_GetSysClockFreq+0xf4>)
 8001ab8:	685b      	ldr	r3, [r3, #4]
 8001aba:	0b5b      	lsrs	r3, r3, #13
 8001abc:	2207      	movs	r2, #7
 8001abe:	4013      	ands	r3, r2
 8001ac0:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8001ac2:	683b      	ldr	r3, [r7, #0]
 8001ac4:	3301      	adds	r3, #1
 8001ac6:	2280      	movs	r2, #128	; 0x80
 8001ac8:	0212      	lsls	r2, r2, #8
 8001aca:	409a      	lsls	r2, r3
 8001acc:	0013      	movs	r3, r2
 8001ace:	613b      	str	r3, [r7, #16]
      break;
 8001ad0:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001ad2:	693b      	ldr	r3, [r7, #16]
}
 8001ad4:	0018      	movs	r0, r3
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	b006      	add	sp, #24
 8001ada:	bd80      	pop	{r7, pc}
 8001adc:	40021000 	.word	0x40021000
 8001ae0:	003d0900 	.word	0x003d0900
 8001ae4:	00f42400 	.word	0x00f42400
 8001ae8:	007a1200 	.word	0x007a1200
 8001aec:	080028a8 	.word	0x080028a8

08001af0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001af4:	4b02      	ldr	r3, [pc, #8]	; (8001b00 <HAL_RCC_GetHCLKFreq+0x10>)
 8001af6:	681b      	ldr	r3, [r3, #0]
}
 8001af8:	0018      	movs	r0, r3
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bd80      	pop	{r7, pc}
 8001afe:	46c0      	nop			; (mov r8, r8)
 8001b00:	20000000 	.word	0x20000000

08001b04 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001b08:	f7ff fff2 	bl	8001af0 <HAL_RCC_GetHCLKFreq>
 8001b0c:	0001      	movs	r1, r0
 8001b0e:	4b06      	ldr	r3, [pc, #24]	; (8001b28 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001b10:	68db      	ldr	r3, [r3, #12]
 8001b12:	0a1b      	lsrs	r3, r3, #8
 8001b14:	2207      	movs	r2, #7
 8001b16:	4013      	ands	r3, r2
 8001b18:	4a04      	ldr	r2, [pc, #16]	; (8001b2c <HAL_RCC_GetPCLK1Freq+0x28>)
 8001b1a:	5cd3      	ldrb	r3, [r2, r3]
 8001b1c:	40d9      	lsrs	r1, r3
 8001b1e:	000b      	movs	r3, r1
}
 8001b20:	0018      	movs	r0, r3
 8001b22:	46bd      	mov	sp, r7
 8001b24:	bd80      	pop	{r7, pc}
 8001b26:	46c0      	nop			; (mov r8, r8)
 8001b28:	40021000 	.word	0x40021000
 8001b2c:	080028a0 	.word	0x080028a0

08001b30 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001b34:	f7ff ffdc 	bl	8001af0 <HAL_RCC_GetHCLKFreq>
 8001b38:	0001      	movs	r1, r0
 8001b3a:	4b06      	ldr	r3, [pc, #24]	; (8001b54 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001b3c:	68db      	ldr	r3, [r3, #12]
 8001b3e:	0adb      	lsrs	r3, r3, #11
 8001b40:	2207      	movs	r2, #7
 8001b42:	4013      	ands	r3, r2
 8001b44:	4a04      	ldr	r2, [pc, #16]	; (8001b58 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001b46:	5cd3      	ldrb	r3, [r2, r3]
 8001b48:	40d9      	lsrs	r1, r3
 8001b4a:	000b      	movs	r3, r1
}
 8001b4c:	0018      	movs	r0, r3
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}
 8001b52:	46c0      	nop			; (mov r8, r8)
 8001b54:	40021000 	.word	0x40021000
 8001b58:	080028a0 	.word	0x080028a0

08001b5c <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b086      	sub	sp, #24
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	2220      	movs	r2, #32
 8001b6a:	4013      	ands	r3, r2
 8001b6c:	d106      	bne.n	8001b7c <HAL_RCCEx_PeriphCLKConfig+0x20>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681a      	ldr	r2, [r3, #0]
 8001b72:	2380      	movs	r3, #128	; 0x80
 8001b74:	011b      	lsls	r3, r3, #4
 8001b76:	4013      	ands	r3, r2
 8001b78:	d100      	bne.n	8001b7c <HAL_RCCEx_PeriphCLKConfig+0x20>
 8001b7a:	e0dd      	b.n	8001d38 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
    {
      assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->LCDClockSelection));
    }
#endif /* LCD */

    FlagStatus       pwrclkchanged = RESET;
 8001b7c:	2317      	movs	r3, #23
 8001b7e:	18fb      	adds	r3, r7, r3
 8001b80:	2200      	movs	r2, #0
 8001b82:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b84:	4ba4      	ldr	r3, [pc, #656]	; (8001e18 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001b86:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001b88:	2380      	movs	r3, #128	; 0x80
 8001b8a:	055b      	lsls	r3, r3, #21
 8001b8c:	4013      	ands	r3, r2
 8001b8e:	d10a      	bne.n	8001ba6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b90:	4ba1      	ldr	r3, [pc, #644]	; (8001e18 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001b92:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001b94:	4ba0      	ldr	r3, [pc, #640]	; (8001e18 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001b96:	2180      	movs	r1, #128	; 0x80
 8001b98:	0549      	lsls	r1, r1, #21
 8001b9a:	430a      	orrs	r2, r1
 8001b9c:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8001b9e:	2317      	movs	r3, #23
 8001ba0:	18fb      	adds	r3, r7, r3
 8001ba2:	2201      	movs	r2, #1
 8001ba4:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ba6:	4b9d      	ldr	r3, [pc, #628]	; (8001e1c <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8001ba8:	681a      	ldr	r2, [r3, #0]
 8001baa:	2380      	movs	r3, #128	; 0x80
 8001bac:	005b      	lsls	r3, r3, #1
 8001bae:	4013      	ands	r3, r2
 8001bb0:	d11a      	bne.n	8001be8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001bb2:	4b9a      	ldr	r3, [pc, #616]	; (8001e1c <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8001bb4:	681a      	ldr	r2, [r3, #0]
 8001bb6:	4b99      	ldr	r3, [pc, #612]	; (8001e1c <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8001bb8:	2180      	movs	r1, #128	; 0x80
 8001bba:	0049      	lsls	r1, r1, #1
 8001bbc:	430a      	orrs	r2, r1
 8001bbe:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001bc0:	f7fe ff80 	bl	8000ac4 <HAL_GetTick>
 8001bc4:	0003      	movs	r3, r0
 8001bc6:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bc8:	e008      	b.n	8001bdc <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001bca:	f7fe ff7b 	bl	8000ac4 <HAL_GetTick>
 8001bce:	0002      	movs	r2, r0
 8001bd0:	693b      	ldr	r3, [r7, #16]
 8001bd2:	1ad3      	subs	r3, r2, r3
 8001bd4:	2b64      	cmp	r3, #100	; 0x64
 8001bd6:	d901      	bls.n	8001bdc <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8001bd8:	2303      	movs	r3, #3
 8001bda:	e118      	b.n	8001e0e <HAL_RCCEx_PeriphCLKConfig+0x2b2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bdc:	4b8f      	ldr	r3, [pc, #572]	; (8001e1c <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8001bde:	681a      	ldr	r2, [r3, #0]
 8001be0:	2380      	movs	r3, #128	; 0x80
 8001be2:	005b      	lsls	r3, r3, #1
 8001be4:	4013      	ands	r3, r2
 8001be6:	d0f0      	beq.n	8001bca <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8001be8:	4b8b      	ldr	r3, [pc, #556]	; (8001e18 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001bea:	681a      	ldr	r2, [r3, #0]
 8001bec:	23c0      	movs	r3, #192	; 0xc0
 8001bee:	039b      	lsls	r3, r3, #14
 8001bf0:	4013      	ands	r3, r2
 8001bf2:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	685a      	ldr	r2, [r3, #4]
 8001bf8:	23c0      	movs	r3, #192	; 0xc0
 8001bfa:	039b      	lsls	r3, r3, #14
 8001bfc:	4013      	ands	r3, r2
 8001bfe:	68fa      	ldr	r2, [r7, #12]
 8001c00:	429a      	cmp	r2, r3
 8001c02:	d107      	bne.n	8001c14 <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	689a      	ldr	r2, [r3, #8]
 8001c08:	23c0      	movs	r3, #192	; 0xc0
 8001c0a:	039b      	lsls	r3, r3, #14
 8001c0c:	4013      	ands	r3, r2
 8001c0e:	68fa      	ldr	r2, [r7, #12]
 8001c10:	429a      	cmp	r2, r3
 8001c12:	d013      	beq.n	8001c3c <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	685a      	ldr	r2, [r3, #4]
 8001c18:	23c0      	movs	r3, #192	; 0xc0
 8001c1a:	029b      	lsls	r3, r3, #10
 8001c1c:	401a      	ands	r2, r3
 8001c1e:	23c0      	movs	r3, #192	; 0xc0
 8001c20:	029b      	lsls	r3, r3, #10
 8001c22:	429a      	cmp	r2, r3
 8001c24:	d10a      	bne.n	8001c3c <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8001c26:	4b7c      	ldr	r3, [pc, #496]	; (8001e18 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001c28:	681a      	ldr	r2, [r3, #0]
 8001c2a:	2380      	movs	r3, #128	; 0x80
 8001c2c:	029b      	lsls	r3, r3, #10
 8001c2e:	401a      	ands	r2, r3
 8001c30:	2380      	movs	r3, #128	; 0x80
 8001c32:	029b      	lsls	r3, r3, #10
 8001c34:	429a      	cmp	r2, r3
 8001c36:	d101      	bne.n	8001c3c <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8001c38:	2301      	movs	r3, #1
 8001c3a:	e0e8      	b.n	8001e0e <HAL_RCCEx_PeriphCLKConfig+0x2b2>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8001c3c:	4b76      	ldr	r3, [pc, #472]	; (8001e18 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001c3e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001c40:	23c0      	movs	r3, #192	; 0xc0
 8001c42:	029b      	lsls	r3, r3, #10
 8001c44:	4013      	ands	r3, r2
 8001c46:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d049      	beq.n	8001ce2 <HAL_RCCEx_PeriphCLKConfig+0x186>
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	685a      	ldr	r2, [r3, #4]
 8001c52:	23c0      	movs	r3, #192	; 0xc0
 8001c54:	029b      	lsls	r3, r3, #10
 8001c56:	4013      	ands	r3, r2
 8001c58:	68fa      	ldr	r2, [r7, #12]
 8001c5a:	429a      	cmp	r2, r3
 8001c5c:	d004      	beq.n	8001c68 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	2220      	movs	r2, #32
 8001c64:	4013      	ands	r3, r2
 8001c66:	d10d      	bne.n	8001c84 <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	689a      	ldr	r2, [r3, #8]
 8001c6c:	23c0      	movs	r3, #192	; 0xc0
 8001c6e:	029b      	lsls	r3, r3, #10
 8001c70:	4013      	ands	r3, r2
 8001c72:	68fa      	ldr	r2, [r7, #12]
 8001c74:	429a      	cmp	r2, r3
 8001c76:	d034      	beq.n	8001ce2 <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681a      	ldr	r2, [r3, #0]
 8001c7c:	2380      	movs	r3, #128	; 0x80
 8001c7e:	011b      	lsls	r3, r3, #4
 8001c80:	4013      	ands	r3, r2
 8001c82:	d02e      	beq.n	8001ce2 <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8001c84:	4b64      	ldr	r3, [pc, #400]	; (8001e18 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001c86:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001c88:	4a65      	ldr	r2, [pc, #404]	; (8001e20 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001c8a:	4013      	ands	r3, r2
 8001c8c:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001c8e:	4b62      	ldr	r3, [pc, #392]	; (8001e18 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001c90:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001c92:	4b61      	ldr	r3, [pc, #388]	; (8001e18 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001c94:	2180      	movs	r1, #128	; 0x80
 8001c96:	0309      	lsls	r1, r1, #12
 8001c98:	430a      	orrs	r2, r1
 8001c9a:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001c9c:	4b5e      	ldr	r3, [pc, #376]	; (8001e18 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001c9e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001ca0:	4b5d      	ldr	r3, [pc, #372]	; (8001e18 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001ca2:	4960      	ldr	r1, [pc, #384]	; (8001e24 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8001ca4:	400a      	ands	r2, r1
 8001ca6:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8001ca8:	4b5b      	ldr	r3, [pc, #364]	; (8001e18 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001caa:	68fa      	ldr	r2, [r7, #12]
 8001cac:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8001cae:	68fa      	ldr	r2, [r7, #12]
 8001cb0:	2380      	movs	r3, #128	; 0x80
 8001cb2:	005b      	lsls	r3, r3, #1
 8001cb4:	4013      	ands	r3, r2
 8001cb6:	d014      	beq.n	8001ce2 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cb8:	f7fe ff04 	bl	8000ac4 <HAL_GetTick>
 8001cbc:	0003      	movs	r3, r0
 8001cbe:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001cc0:	e009      	b.n	8001cd6 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001cc2:	f7fe feff 	bl	8000ac4 <HAL_GetTick>
 8001cc6:	0002      	movs	r2, r0
 8001cc8:	693b      	ldr	r3, [r7, #16]
 8001cca:	1ad3      	subs	r3, r2, r3
 8001ccc:	4a56      	ldr	r2, [pc, #344]	; (8001e28 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8001cce:	4293      	cmp	r3, r2
 8001cd0:	d901      	bls.n	8001cd6 <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 8001cd2:	2303      	movs	r3, #3
 8001cd4:	e09b      	b.n	8001e0e <HAL_RCCEx_PeriphCLKConfig+0x2b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001cd6:	4b50      	ldr	r3, [pc, #320]	; (8001e18 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001cd8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001cda:	2380      	movs	r3, #128	; 0x80
 8001cdc:	009b      	lsls	r3, r3, #2
 8001cde:	4013      	ands	r3, r2
 8001ce0:	d0ef      	beq.n	8001cc2 <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	685a      	ldr	r2, [r3, #4]
 8001ce6:	23c0      	movs	r3, #192	; 0xc0
 8001ce8:	029b      	lsls	r3, r3, #10
 8001cea:	401a      	ands	r2, r3
 8001cec:	23c0      	movs	r3, #192	; 0xc0
 8001cee:	029b      	lsls	r3, r3, #10
 8001cf0:	429a      	cmp	r2, r3
 8001cf2:	d10c      	bne.n	8001d0e <HAL_RCCEx_PeriphCLKConfig+0x1b2>
 8001cf4:	4b48      	ldr	r3, [pc, #288]	; (8001e18 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	4a4c      	ldr	r2, [pc, #304]	; (8001e2c <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 8001cfa:	4013      	ands	r3, r2
 8001cfc:	0019      	movs	r1, r3
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	685a      	ldr	r2, [r3, #4]
 8001d02:	23c0      	movs	r3, #192	; 0xc0
 8001d04:	039b      	lsls	r3, r3, #14
 8001d06:	401a      	ands	r2, r3
 8001d08:	4b43      	ldr	r3, [pc, #268]	; (8001e18 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001d0a:	430a      	orrs	r2, r1
 8001d0c:	601a      	str	r2, [r3, #0]
 8001d0e:	4b42      	ldr	r3, [pc, #264]	; (8001e18 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001d10:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	685a      	ldr	r2, [r3, #4]
 8001d16:	23c0      	movs	r3, #192	; 0xc0
 8001d18:	029b      	lsls	r3, r3, #10
 8001d1a:	401a      	ands	r2, r3
 8001d1c:	4b3e      	ldr	r3, [pc, #248]	; (8001e18 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001d1e:	430a      	orrs	r2, r1
 8001d20:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001d22:	2317      	movs	r3, #23
 8001d24:	18fb      	adds	r3, r7, r3
 8001d26:	781b      	ldrb	r3, [r3, #0]
 8001d28:	2b01      	cmp	r3, #1
 8001d2a:	d105      	bne.n	8001d38 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d2c:	4b3a      	ldr	r3, [pc, #232]	; (8001e18 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001d2e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001d30:	4b39      	ldr	r3, [pc, #228]	; (8001e18 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001d32:	493f      	ldr	r1, [pc, #252]	; (8001e30 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8001d34:	400a      	ands	r2, r1
 8001d36:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	2201      	movs	r2, #1
 8001d3e:	4013      	ands	r3, r2
 8001d40:	d009      	beq.n	8001d56 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001d42:	4b35      	ldr	r3, [pc, #212]	; (8001e18 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001d44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d46:	2203      	movs	r2, #3
 8001d48:	4393      	bics	r3, r2
 8001d4a:	0019      	movs	r1, r3
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	68da      	ldr	r2, [r3, #12]
 8001d50:	4b31      	ldr	r3, [pc, #196]	; (8001e18 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001d52:	430a      	orrs	r2, r1
 8001d54:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	2202      	movs	r2, #2
 8001d5c:	4013      	ands	r3, r2
 8001d5e:	d009      	beq.n	8001d74 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001d60:	4b2d      	ldr	r3, [pc, #180]	; (8001e18 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001d62:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d64:	220c      	movs	r2, #12
 8001d66:	4393      	bics	r3, r2
 8001d68:	0019      	movs	r1, r3
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	691a      	ldr	r2, [r3, #16]
 8001d6e:	4b2a      	ldr	r3, [pc, #168]	; (8001e18 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001d70:	430a      	orrs	r2, r1
 8001d72:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	2204      	movs	r2, #4
 8001d7a:	4013      	ands	r3, r2
 8001d7c:	d009      	beq.n	8001d92 <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001d7e:	4b26      	ldr	r3, [pc, #152]	; (8001e18 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001d80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d82:	4a2c      	ldr	r2, [pc, #176]	; (8001e34 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8001d84:	4013      	ands	r3, r2
 8001d86:	0019      	movs	r1, r3
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	695a      	ldr	r2, [r3, #20]
 8001d8c:	4b22      	ldr	r3, [pc, #136]	; (8001e18 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001d8e:	430a      	orrs	r2, r1
 8001d90:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	2208      	movs	r2, #8
 8001d98:	4013      	ands	r3, r2
 8001d9a:	d009      	beq.n	8001db0 <HAL_RCCEx_PeriphCLKConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001d9c:	4b1e      	ldr	r3, [pc, #120]	; (8001e18 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001d9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001da0:	4a25      	ldr	r2, [pc, #148]	; (8001e38 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8001da2:	4013      	ands	r3, r2
 8001da4:	0019      	movs	r1, r3
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	699a      	ldr	r2, [r3, #24]
 8001daa:	4b1b      	ldr	r3, [pc, #108]	; (8001e18 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001dac:	430a      	orrs	r2, r1
 8001dae:	64da      	str	r2, [r3, #76]	; 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681a      	ldr	r2, [r3, #0]
 8001db4:	2380      	movs	r3, #128	; 0x80
 8001db6:	005b      	lsls	r3, r3, #1
 8001db8:	4013      	ands	r3, r2
 8001dba:	d009      	beq.n	8001dd0 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8001dbc:	4b16      	ldr	r3, [pc, #88]	; (8001e18 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001dbe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dc0:	4a17      	ldr	r2, [pc, #92]	; (8001e20 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001dc2:	4013      	ands	r3, r2
 8001dc4:	0019      	movs	r1, r3
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	69da      	ldr	r2, [r3, #28]
 8001dca:	4b13      	ldr	r3, [pc, #76]	; (8001e18 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001dcc:	430a      	orrs	r2, r1
 8001dce:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	2240      	movs	r2, #64	; 0x40
 8001dd6:	4013      	ands	r3, r2
 8001dd8:	d009      	beq.n	8001dee <HAL_RCCEx_PeriphCLKConfig+0x292>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001dda:	4b0f      	ldr	r3, [pc, #60]	; (8001e18 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001ddc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dde:	4a17      	ldr	r2, [pc, #92]	; (8001e3c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8001de0:	4013      	ands	r3, r2
 8001de2:	0019      	movs	r1, r3
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001de8:	4b0b      	ldr	r3, [pc, #44]	; (8001e18 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001dea:	430a      	orrs	r2, r1
 8001dec:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	2280      	movs	r2, #128	; 0x80
 8001df4:	4013      	ands	r3, r2
 8001df6:	d009      	beq.n	8001e0c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8001df8:	4b07      	ldr	r3, [pc, #28]	; (8001e18 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001dfa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dfc:	4a10      	ldr	r2, [pc, #64]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8001dfe:	4013      	ands	r3, r2
 8001e00:	0019      	movs	r1, r3
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	6a1a      	ldr	r2, [r3, #32]
 8001e06:	4b04      	ldr	r3, [pc, #16]	; (8001e18 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001e08:	430a      	orrs	r2, r1
 8001e0a:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8001e0c:	2300      	movs	r3, #0
}
 8001e0e:	0018      	movs	r0, r3
 8001e10:	46bd      	mov	sp, r7
 8001e12:	b006      	add	sp, #24
 8001e14:	bd80      	pop	{r7, pc}
 8001e16:	46c0      	nop			; (mov r8, r8)
 8001e18:	40021000 	.word	0x40021000
 8001e1c:	40007000 	.word	0x40007000
 8001e20:	fffcffff 	.word	0xfffcffff
 8001e24:	fff7ffff 	.word	0xfff7ffff
 8001e28:	00001388 	.word	0x00001388
 8001e2c:	ffcfffff 	.word	0xffcfffff
 8001e30:	efffffff 	.word	0xefffffff
 8001e34:	fffff3ff 	.word	0xfffff3ff
 8001e38:	ffffcfff 	.word	0xffffcfff
 8001e3c:	fbffffff 	.word	0xfbffffff
 8001e40:	fff3ffff 	.word	0xfff3ffff

08001e44 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b082      	sub	sp, #8
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d101      	bne.n	8001e56 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001e52:	2301      	movs	r3, #1
 8001e54:	e044      	b.n	8001ee0 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d107      	bne.n	8001e6e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	2270      	movs	r2, #112	; 0x70
 8001e62:	2100      	movs	r1, #0
 8001e64:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	0018      	movs	r0, r3
 8001e6a:	f7fe fcff 	bl	800086c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	2224      	movs	r2, #36	; 0x24
 8001e72:	675a      	str	r2, [r3, #116]	; 0x74

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	681a      	ldr	r2, [r3, #0]
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	2101      	movs	r1, #1
 8001e80:	438a      	bics	r2, r1
 8001e82:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	0018      	movs	r0, r3
 8001e88:	f000 f830 	bl	8001eec <UART_SetConfig>
 8001e8c:	0003      	movs	r3, r0
 8001e8e:	2b01      	cmp	r3, #1
 8001e90:	d101      	bne.n	8001e96 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8001e92:	2301      	movs	r3, #1
 8001e94:	e024      	b.n	8001ee0 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d003      	beq.n	8001ea6 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	0018      	movs	r0, r3
 8001ea2:	f000 fb57 	bl	8002554 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	685a      	ldr	r2, [r3, #4]
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	490d      	ldr	r1, [pc, #52]	; (8001ee8 <HAL_UART_Init+0xa4>)
 8001eb2:	400a      	ands	r2, r1
 8001eb4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	689a      	ldr	r2, [r3, #8]
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	212a      	movs	r1, #42	; 0x2a
 8001ec2:	438a      	bics	r2, r1
 8001ec4:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	681a      	ldr	r2, [r3, #0]
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	2101      	movs	r1, #1
 8001ed2:	430a      	orrs	r2, r1
 8001ed4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	0018      	movs	r0, r3
 8001eda:	f000 fbef 	bl	80026bc <UART_CheckIdleState>
 8001ede:	0003      	movs	r3, r0
}
 8001ee0:	0018      	movs	r0, r3
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	b002      	add	sp, #8
 8001ee6:	bd80      	pop	{r7, pc}
 8001ee8:	ffffb7ff 	.word	0xffffb7ff

08001eec <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001eec:	b5b0      	push	{r4, r5, r7, lr}
 8001eee:	b08e      	sub	sp, #56	; 0x38
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 8001ef4:	231b      	movs	r3, #27
 8001ef6:	2218      	movs	r2, #24
 8001ef8:	4694      	mov	ip, r2
 8001efa:	44bc      	add	ip, r7
 8001efc:	4463      	add	r3, ip
 8001efe:	2210      	movs	r2, #16
 8001f00:	701a      	strb	r2, [r3, #0]
  uint32_t usartdiv                   = 0x00000000U;
 8001f02:	2300      	movs	r3, #0
 8001f04:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef ret               = HAL_OK;
 8001f06:	2313      	movs	r3, #19
 8001f08:	2218      	movs	r2, #24
 8001f0a:	4694      	mov	ip, r2
 8001f0c:	44bc      	add	ip, r7
 8001f0e:	4463      	add	r3, ip
 8001f10:	2200      	movs	r2, #0
 8001f12:	701a      	strb	r2, [r3, #0]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 8001f14:	2300      	movs	r3, #0
 8001f16:	627b      	str	r3, [r7, #36]	; 0x24
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001f18:	69fb      	ldr	r3, [r7, #28]
 8001f1a:	689a      	ldr	r2, [r3, #8]
 8001f1c:	69fb      	ldr	r3, [r7, #28]
 8001f1e:	691b      	ldr	r3, [r3, #16]
 8001f20:	431a      	orrs	r2, r3
 8001f22:	69fb      	ldr	r3, [r7, #28]
 8001f24:	695b      	ldr	r3, [r3, #20]
 8001f26:	431a      	orrs	r2, r3
 8001f28:	69fb      	ldr	r3, [r7, #28]
 8001f2a:	69db      	ldr	r3, [r3, #28]
 8001f2c:	4313      	orrs	r3, r2
 8001f2e:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001f30:	69fb      	ldr	r3, [r7, #28]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	4aca      	ldr	r2, [pc, #808]	; (8002260 <UART_SetConfig+0x374>)
 8001f38:	4013      	ands	r3, r2
 8001f3a:	0019      	movs	r1, r3
 8001f3c:	69fb      	ldr	r3, [r7, #28]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001f42:	430a      	orrs	r2, r1
 8001f44:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001f46:	69fb      	ldr	r3, [r7, #28]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	685b      	ldr	r3, [r3, #4]
 8001f4c:	4ac5      	ldr	r2, [pc, #788]	; (8002264 <UART_SetConfig+0x378>)
 8001f4e:	4013      	ands	r3, r2
 8001f50:	0019      	movs	r1, r3
 8001f52:	69fb      	ldr	r3, [r7, #28]
 8001f54:	68da      	ldr	r2, [r3, #12]
 8001f56:	69fb      	ldr	r3, [r7, #28]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	430a      	orrs	r2, r1
 8001f5c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8001f5e:	69fb      	ldr	r3, [r7, #28]
 8001f60:	699b      	ldr	r3, [r3, #24]
 8001f62:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8001f64:	69fb      	ldr	r3, [r7, #28]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	4abf      	ldr	r2, [pc, #764]	; (8002268 <UART_SetConfig+0x37c>)
 8001f6a:	4293      	cmp	r3, r2
 8001f6c:	d004      	beq.n	8001f78 <UART_SetConfig+0x8c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8001f6e:	69fb      	ldr	r3, [r7, #28]
 8001f70:	6a1b      	ldr	r3, [r3, #32]
 8001f72:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001f74:	4313      	orrs	r3, r2
 8001f76:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8001f78:	69fb      	ldr	r3, [r7, #28]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	689b      	ldr	r3, [r3, #8]
 8001f7e:	4abb      	ldr	r2, [pc, #748]	; (800226c <UART_SetConfig+0x380>)
 8001f80:	4013      	ands	r3, r2
 8001f82:	0019      	movs	r1, r3
 8001f84:	69fb      	ldr	r3, [r7, #28]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001f8a:	430a      	orrs	r2, r1
 8001f8c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001f8e:	69fb      	ldr	r3, [r7, #28]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	4ab7      	ldr	r2, [pc, #732]	; (8002270 <UART_SetConfig+0x384>)
 8001f94:	4293      	cmp	r3, r2
 8001f96:	d134      	bne.n	8002002 <UART_SetConfig+0x116>
 8001f98:	4bb6      	ldr	r3, [pc, #728]	; (8002274 <UART_SetConfig+0x388>)
 8001f9a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f9c:	2203      	movs	r2, #3
 8001f9e:	4013      	ands	r3, r2
 8001fa0:	2b01      	cmp	r3, #1
 8001fa2:	d015      	beq.n	8001fd0 <UART_SetConfig+0xe4>
 8001fa4:	d304      	bcc.n	8001fb0 <UART_SetConfig+0xc4>
 8001fa6:	2b02      	cmp	r3, #2
 8001fa8:	d00a      	beq.n	8001fc0 <UART_SetConfig+0xd4>
 8001faa:	2b03      	cmp	r3, #3
 8001fac:	d018      	beq.n	8001fe0 <UART_SetConfig+0xf4>
 8001fae:	e01f      	b.n	8001ff0 <UART_SetConfig+0x104>
 8001fb0:	231b      	movs	r3, #27
 8001fb2:	2218      	movs	r2, #24
 8001fb4:	4694      	mov	ip, r2
 8001fb6:	44bc      	add	ip, r7
 8001fb8:	4463      	add	r3, ip
 8001fba:	2201      	movs	r2, #1
 8001fbc:	701a      	strb	r2, [r3, #0]
 8001fbe:	e0c5      	b.n	800214c <UART_SetConfig+0x260>
 8001fc0:	231b      	movs	r3, #27
 8001fc2:	2218      	movs	r2, #24
 8001fc4:	4694      	mov	ip, r2
 8001fc6:	44bc      	add	ip, r7
 8001fc8:	4463      	add	r3, ip
 8001fca:	2202      	movs	r2, #2
 8001fcc:	701a      	strb	r2, [r3, #0]
 8001fce:	e0bd      	b.n	800214c <UART_SetConfig+0x260>
 8001fd0:	231b      	movs	r3, #27
 8001fd2:	2218      	movs	r2, #24
 8001fd4:	4694      	mov	ip, r2
 8001fd6:	44bc      	add	ip, r7
 8001fd8:	4463      	add	r3, ip
 8001fda:	2204      	movs	r2, #4
 8001fdc:	701a      	strb	r2, [r3, #0]
 8001fde:	e0b5      	b.n	800214c <UART_SetConfig+0x260>
 8001fe0:	231b      	movs	r3, #27
 8001fe2:	2218      	movs	r2, #24
 8001fe4:	4694      	mov	ip, r2
 8001fe6:	44bc      	add	ip, r7
 8001fe8:	4463      	add	r3, ip
 8001fea:	2208      	movs	r2, #8
 8001fec:	701a      	strb	r2, [r3, #0]
 8001fee:	e0ad      	b.n	800214c <UART_SetConfig+0x260>
 8001ff0:	231b      	movs	r3, #27
 8001ff2:	2218      	movs	r2, #24
 8001ff4:	4694      	mov	ip, r2
 8001ff6:	44bc      	add	ip, r7
 8001ff8:	4463      	add	r3, ip
 8001ffa:	2210      	movs	r2, #16
 8001ffc:	701a      	strb	r2, [r3, #0]
 8001ffe:	46c0      	nop			; (mov r8, r8)
 8002000:	e0a4      	b.n	800214c <UART_SetConfig+0x260>
 8002002:	69fb      	ldr	r3, [r7, #28]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	4a9c      	ldr	r2, [pc, #624]	; (8002278 <UART_SetConfig+0x38c>)
 8002008:	4293      	cmp	r3, r2
 800200a:	d137      	bne.n	800207c <UART_SetConfig+0x190>
 800200c:	4b99      	ldr	r3, [pc, #612]	; (8002274 <UART_SetConfig+0x388>)
 800200e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002010:	220c      	movs	r2, #12
 8002012:	4013      	ands	r3, r2
 8002014:	2b04      	cmp	r3, #4
 8002016:	d018      	beq.n	800204a <UART_SetConfig+0x15e>
 8002018:	d802      	bhi.n	8002020 <UART_SetConfig+0x134>
 800201a:	2b00      	cmp	r3, #0
 800201c:	d005      	beq.n	800202a <UART_SetConfig+0x13e>
 800201e:	e024      	b.n	800206a <UART_SetConfig+0x17e>
 8002020:	2b08      	cmp	r3, #8
 8002022:	d00a      	beq.n	800203a <UART_SetConfig+0x14e>
 8002024:	2b0c      	cmp	r3, #12
 8002026:	d018      	beq.n	800205a <UART_SetConfig+0x16e>
 8002028:	e01f      	b.n	800206a <UART_SetConfig+0x17e>
 800202a:	231b      	movs	r3, #27
 800202c:	2218      	movs	r2, #24
 800202e:	4694      	mov	ip, r2
 8002030:	44bc      	add	ip, r7
 8002032:	4463      	add	r3, ip
 8002034:	2200      	movs	r2, #0
 8002036:	701a      	strb	r2, [r3, #0]
 8002038:	e088      	b.n	800214c <UART_SetConfig+0x260>
 800203a:	231b      	movs	r3, #27
 800203c:	2218      	movs	r2, #24
 800203e:	4694      	mov	ip, r2
 8002040:	44bc      	add	ip, r7
 8002042:	4463      	add	r3, ip
 8002044:	2202      	movs	r2, #2
 8002046:	701a      	strb	r2, [r3, #0]
 8002048:	e080      	b.n	800214c <UART_SetConfig+0x260>
 800204a:	231b      	movs	r3, #27
 800204c:	2218      	movs	r2, #24
 800204e:	4694      	mov	ip, r2
 8002050:	44bc      	add	ip, r7
 8002052:	4463      	add	r3, ip
 8002054:	2204      	movs	r2, #4
 8002056:	701a      	strb	r2, [r3, #0]
 8002058:	e078      	b.n	800214c <UART_SetConfig+0x260>
 800205a:	231b      	movs	r3, #27
 800205c:	2218      	movs	r2, #24
 800205e:	4694      	mov	ip, r2
 8002060:	44bc      	add	ip, r7
 8002062:	4463      	add	r3, ip
 8002064:	2208      	movs	r2, #8
 8002066:	701a      	strb	r2, [r3, #0]
 8002068:	e070      	b.n	800214c <UART_SetConfig+0x260>
 800206a:	231b      	movs	r3, #27
 800206c:	2218      	movs	r2, #24
 800206e:	4694      	mov	ip, r2
 8002070:	44bc      	add	ip, r7
 8002072:	4463      	add	r3, ip
 8002074:	2210      	movs	r2, #16
 8002076:	701a      	strb	r2, [r3, #0]
 8002078:	46c0      	nop			; (mov r8, r8)
 800207a:	e067      	b.n	800214c <UART_SetConfig+0x260>
 800207c:	69fb      	ldr	r3, [r7, #28]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	4a7e      	ldr	r2, [pc, #504]	; (800227c <UART_SetConfig+0x390>)
 8002082:	4293      	cmp	r3, r2
 8002084:	d107      	bne.n	8002096 <UART_SetConfig+0x1aa>
 8002086:	231b      	movs	r3, #27
 8002088:	2218      	movs	r2, #24
 800208a:	4694      	mov	ip, r2
 800208c:	44bc      	add	ip, r7
 800208e:	4463      	add	r3, ip
 8002090:	2200      	movs	r2, #0
 8002092:	701a      	strb	r2, [r3, #0]
 8002094:	e05a      	b.n	800214c <UART_SetConfig+0x260>
 8002096:	69fb      	ldr	r3, [r7, #28]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	4a79      	ldr	r2, [pc, #484]	; (8002280 <UART_SetConfig+0x394>)
 800209c:	4293      	cmp	r3, r2
 800209e:	d107      	bne.n	80020b0 <UART_SetConfig+0x1c4>
 80020a0:	231b      	movs	r3, #27
 80020a2:	2218      	movs	r2, #24
 80020a4:	4694      	mov	ip, r2
 80020a6:	44bc      	add	ip, r7
 80020a8:	4463      	add	r3, ip
 80020aa:	2200      	movs	r2, #0
 80020ac:	701a      	strb	r2, [r3, #0]
 80020ae:	e04d      	b.n	800214c <UART_SetConfig+0x260>
 80020b0:	69fb      	ldr	r3, [r7, #28]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	4a6c      	ldr	r2, [pc, #432]	; (8002268 <UART_SetConfig+0x37c>)
 80020b6:	4293      	cmp	r3, r2
 80020b8:	d141      	bne.n	800213e <UART_SetConfig+0x252>
 80020ba:	4b6e      	ldr	r3, [pc, #440]	; (8002274 <UART_SetConfig+0x388>)
 80020bc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80020be:	23c0      	movs	r3, #192	; 0xc0
 80020c0:	011b      	lsls	r3, r3, #4
 80020c2:	4013      	ands	r3, r2
 80020c4:	2280      	movs	r2, #128	; 0x80
 80020c6:	00d2      	lsls	r2, r2, #3
 80020c8:	4293      	cmp	r3, r2
 80020ca:	d01f      	beq.n	800210c <UART_SetConfig+0x220>
 80020cc:	2280      	movs	r2, #128	; 0x80
 80020ce:	00d2      	lsls	r2, r2, #3
 80020d0:	4293      	cmp	r3, r2
 80020d2:	d802      	bhi.n	80020da <UART_SetConfig+0x1ee>
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d009      	beq.n	80020ec <UART_SetConfig+0x200>
 80020d8:	e028      	b.n	800212c <UART_SetConfig+0x240>
 80020da:	2280      	movs	r2, #128	; 0x80
 80020dc:	0112      	lsls	r2, r2, #4
 80020de:	4293      	cmp	r3, r2
 80020e0:	d00c      	beq.n	80020fc <UART_SetConfig+0x210>
 80020e2:	22c0      	movs	r2, #192	; 0xc0
 80020e4:	0112      	lsls	r2, r2, #4
 80020e6:	4293      	cmp	r3, r2
 80020e8:	d018      	beq.n	800211c <UART_SetConfig+0x230>
 80020ea:	e01f      	b.n	800212c <UART_SetConfig+0x240>
 80020ec:	231b      	movs	r3, #27
 80020ee:	2218      	movs	r2, #24
 80020f0:	4694      	mov	ip, r2
 80020f2:	44bc      	add	ip, r7
 80020f4:	4463      	add	r3, ip
 80020f6:	2200      	movs	r2, #0
 80020f8:	701a      	strb	r2, [r3, #0]
 80020fa:	e027      	b.n	800214c <UART_SetConfig+0x260>
 80020fc:	231b      	movs	r3, #27
 80020fe:	2218      	movs	r2, #24
 8002100:	4694      	mov	ip, r2
 8002102:	44bc      	add	ip, r7
 8002104:	4463      	add	r3, ip
 8002106:	2202      	movs	r2, #2
 8002108:	701a      	strb	r2, [r3, #0]
 800210a:	e01f      	b.n	800214c <UART_SetConfig+0x260>
 800210c:	231b      	movs	r3, #27
 800210e:	2218      	movs	r2, #24
 8002110:	4694      	mov	ip, r2
 8002112:	44bc      	add	ip, r7
 8002114:	4463      	add	r3, ip
 8002116:	2204      	movs	r2, #4
 8002118:	701a      	strb	r2, [r3, #0]
 800211a:	e017      	b.n	800214c <UART_SetConfig+0x260>
 800211c:	231b      	movs	r3, #27
 800211e:	2218      	movs	r2, #24
 8002120:	4694      	mov	ip, r2
 8002122:	44bc      	add	ip, r7
 8002124:	4463      	add	r3, ip
 8002126:	2208      	movs	r2, #8
 8002128:	701a      	strb	r2, [r3, #0]
 800212a:	e00f      	b.n	800214c <UART_SetConfig+0x260>
 800212c:	231b      	movs	r3, #27
 800212e:	2218      	movs	r2, #24
 8002130:	4694      	mov	ip, r2
 8002132:	44bc      	add	ip, r7
 8002134:	4463      	add	r3, ip
 8002136:	2210      	movs	r2, #16
 8002138:	701a      	strb	r2, [r3, #0]
 800213a:	46c0      	nop			; (mov r8, r8)
 800213c:	e006      	b.n	800214c <UART_SetConfig+0x260>
 800213e:	231b      	movs	r3, #27
 8002140:	2218      	movs	r2, #24
 8002142:	4694      	mov	ip, r2
 8002144:	44bc      	add	ip, r7
 8002146:	4463      	add	r3, ip
 8002148:	2210      	movs	r2, #16
 800214a:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800214c:	69fb      	ldr	r3, [r7, #28]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	4a45      	ldr	r2, [pc, #276]	; (8002268 <UART_SetConfig+0x37c>)
 8002152:	4293      	cmp	r3, r2
 8002154:	d000      	beq.n	8002158 <UART_SetConfig+0x26c>
 8002156:	e09d      	b.n	8002294 <UART_SetConfig+0x3a8>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002158:	231b      	movs	r3, #27
 800215a:	2218      	movs	r2, #24
 800215c:	4694      	mov	ip, r2
 800215e:	44bc      	add	ip, r7
 8002160:	4463      	add	r3, ip
 8002162:	781b      	ldrb	r3, [r3, #0]
 8002164:	2b02      	cmp	r3, #2
 8002166:	d00d      	beq.n	8002184 <UART_SetConfig+0x298>
 8002168:	dc02      	bgt.n	8002170 <UART_SetConfig+0x284>
 800216a:	2b00      	cmp	r3, #0
 800216c:	d005      	beq.n	800217a <UART_SetConfig+0x28e>
 800216e:	e01d      	b.n	80021ac <UART_SetConfig+0x2c0>
 8002170:	2b04      	cmp	r3, #4
 8002172:	d012      	beq.n	800219a <UART_SetConfig+0x2ae>
 8002174:	2b08      	cmp	r3, #8
 8002176:	d015      	beq.n	80021a4 <UART_SetConfig+0x2b8>
 8002178:	e018      	b.n	80021ac <UART_SetConfig+0x2c0>
    {
      case UART_CLOCKSOURCE_PCLK1:
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 800217a:	f7ff fcc3 	bl	8001b04 <HAL_RCC_GetPCLK1Freq>
 800217e:	0003      	movs	r3, r0
 8002180:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8002182:	e01b      	b.n	80021bc <UART_SetConfig+0x2d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002184:	4b3b      	ldr	r3, [pc, #236]	; (8002274 <UART_SetConfig+0x388>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	2210      	movs	r2, #16
 800218a:	4013      	ands	r3, r2
 800218c:	d002      	beq.n	8002194 <UART_SetConfig+0x2a8>
        {
          lpuart_ker_ck_pres = (uint32_t)(HSI_VALUE >> 2U);
 800218e:	4b3d      	ldr	r3, [pc, #244]	; (8002284 <UART_SetConfig+0x398>)
 8002190:	627b      	str	r3, [r7, #36]	; 0x24
        }
        else
        {
          lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
        }
        break;
 8002192:	e013      	b.n	80021bc <UART_SetConfig+0x2d0>
          lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8002194:	4b3c      	ldr	r3, [pc, #240]	; (8002288 <UART_SetConfig+0x39c>)
 8002196:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8002198:	e010      	b.n	80021bc <UART_SetConfig+0x2d0>
      case UART_CLOCKSOURCE_SYSCLK:
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 800219a:	f7ff fc25 	bl	80019e8 <HAL_RCC_GetSysClockFreq>
 800219e:	0003      	movs	r3, r0
 80021a0:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80021a2:	e00b      	b.n	80021bc <UART_SetConfig+0x2d0>
      case UART_CLOCKSOURCE_LSE:
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 80021a4:	2380      	movs	r3, #128	; 0x80
 80021a6:	021b      	lsls	r3, r3, #8
 80021a8:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80021aa:	e007      	b.n	80021bc <UART_SetConfig+0x2d0>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 80021ac:	2313      	movs	r3, #19
 80021ae:	2218      	movs	r2, #24
 80021b0:	4694      	mov	ip, r2
 80021b2:	44bc      	add	ip, r7
 80021b4:	4463      	add	r3, ip
 80021b6:	2201      	movs	r2, #1
 80021b8:	701a      	strb	r2, [r3, #0]
        break;
 80021ba:	46c0      	nop			; (mov r8, r8)
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 80021bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d100      	bne.n	80021c4 <UART_SetConfig+0x2d8>
 80021c2:	e1a6      	b.n	8002512 <UART_SetConfig+0x626>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80021c4:	69fb      	ldr	r3, [r7, #28]
 80021c6:	685a      	ldr	r2, [r3, #4]
 80021c8:	0013      	movs	r3, r2
 80021ca:	005b      	lsls	r3, r3, #1
 80021cc:	189b      	adds	r3, r3, r2
 80021ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80021d0:	429a      	cmp	r2, r3
 80021d2:	d305      	bcc.n	80021e0 <UART_SetConfig+0x2f4>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80021d4:	69fb      	ldr	r3, [r7, #28]
 80021d6:	685b      	ldr	r3, [r3, #4]
 80021d8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80021da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80021dc:	429a      	cmp	r2, r3
 80021de:	d907      	bls.n	80021f0 <UART_SetConfig+0x304>
      {
        ret = HAL_ERROR;
 80021e0:	2313      	movs	r3, #19
 80021e2:	2218      	movs	r2, #24
 80021e4:	4694      	mov	ip, r2
 80021e6:	44bc      	add	ip, r7
 80021e8:	4463      	add	r3, ip
 80021ea:	2201      	movs	r2, #1
 80021ec:	701a      	strb	r2, [r3, #0]
 80021ee:	e190      	b.n	8002512 <UART_SetConfig+0x626>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(lpuart_ker_ck_pres, huart->Init.BaudRate));
 80021f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021f2:	613b      	str	r3, [r7, #16]
 80021f4:	2300      	movs	r3, #0
 80021f6:	617b      	str	r3, [r7, #20]
 80021f8:	6939      	ldr	r1, [r7, #16]
 80021fa:	697a      	ldr	r2, [r7, #20]
 80021fc:	000b      	movs	r3, r1
 80021fe:	0e1b      	lsrs	r3, r3, #24
 8002200:	0010      	movs	r0, r2
 8002202:	0205      	lsls	r5, r0, #8
 8002204:	431d      	orrs	r5, r3
 8002206:	000b      	movs	r3, r1
 8002208:	021c      	lsls	r4, r3, #8
 800220a:	69fb      	ldr	r3, [r7, #28]
 800220c:	685b      	ldr	r3, [r3, #4]
 800220e:	085b      	lsrs	r3, r3, #1
 8002210:	60bb      	str	r3, [r7, #8]
 8002212:	2300      	movs	r3, #0
 8002214:	60fb      	str	r3, [r7, #12]
 8002216:	68b8      	ldr	r0, [r7, #8]
 8002218:	68f9      	ldr	r1, [r7, #12]
 800221a:	1900      	adds	r0, r0, r4
 800221c:	4169      	adcs	r1, r5
 800221e:	69fb      	ldr	r3, [r7, #28]
 8002220:	685b      	ldr	r3, [r3, #4]
 8002222:	603b      	str	r3, [r7, #0]
 8002224:	2300      	movs	r3, #0
 8002226:	607b      	str	r3, [r7, #4]
 8002228:	683a      	ldr	r2, [r7, #0]
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	f7fd fff8 	bl	8000220 <__aeabi_uldivmod>
 8002230:	0003      	movs	r3, r0
 8002232:	000c      	movs	r4, r1
 8002234:	62fb      	str	r3, [r7, #44]	; 0x2c

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002236:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002238:	4a14      	ldr	r2, [pc, #80]	; (800228c <UART_SetConfig+0x3a0>)
 800223a:	4293      	cmp	r3, r2
 800223c:	d908      	bls.n	8002250 <UART_SetConfig+0x364>
 800223e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002240:	4a13      	ldr	r2, [pc, #76]	; (8002290 <UART_SetConfig+0x3a4>)
 8002242:	4293      	cmp	r3, r2
 8002244:	d804      	bhi.n	8002250 <UART_SetConfig+0x364>
        {
          huart->Instance->BRR = usartdiv;
 8002246:	69fb      	ldr	r3, [r7, #28]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800224c:	60da      	str	r2, [r3, #12]
 800224e:	e160      	b.n	8002512 <UART_SetConfig+0x626>
        }
        else
        {
          ret = HAL_ERROR;
 8002250:	2313      	movs	r3, #19
 8002252:	2218      	movs	r2, #24
 8002254:	4694      	mov	ip, r2
 8002256:	44bc      	add	ip, r7
 8002258:	4463      	add	r3, ip
 800225a:	2201      	movs	r2, #1
 800225c:	701a      	strb	r2, [r3, #0]
 800225e:	e158      	b.n	8002512 <UART_SetConfig+0x626>
 8002260:	efff69f3 	.word	0xefff69f3
 8002264:	ffffcfff 	.word	0xffffcfff
 8002268:	40004800 	.word	0x40004800
 800226c:	fffff4ff 	.word	0xfffff4ff
 8002270:	40013800 	.word	0x40013800
 8002274:	40021000 	.word	0x40021000
 8002278:	40004400 	.word	0x40004400
 800227c:	40004c00 	.word	0x40004c00
 8002280:	40005000 	.word	0x40005000
 8002284:	003d0900 	.word	0x003d0900
 8002288:	00f42400 	.word	0x00f42400
 800228c:	000002ff 	.word	0x000002ff
 8002290:	000fffff 	.word	0x000fffff
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002294:	69fb      	ldr	r3, [r7, #28]
 8002296:	69da      	ldr	r2, [r3, #28]
 8002298:	2380      	movs	r3, #128	; 0x80
 800229a:	021b      	lsls	r3, r3, #8
 800229c:	429a      	cmp	r2, r3
 800229e:	d000      	beq.n	80022a2 <UART_SetConfig+0x3b6>
 80022a0:	e0a9      	b.n	80023f6 <UART_SetConfig+0x50a>
  {
    switch (clocksource)
 80022a2:	231b      	movs	r3, #27
 80022a4:	2218      	movs	r2, #24
 80022a6:	4694      	mov	ip, r2
 80022a8:	44bc      	add	ip, r7
 80022aa:	4463      	add	r3, ip
 80022ac:	781b      	ldrb	r3, [r3, #0]
 80022ae:	2b08      	cmp	r3, #8
 80022b0:	d86d      	bhi.n	800238e <UART_SetConfig+0x4a2>
 80022b2:	009a      	lsls	r2, r3, #2
 80022b4:	4b9f      	ldr	r3, [pc, #636]	; (8002534 <UART_SetConfig+0x648>)
 80022b6:	18d3      	adds	r3, r2, r3
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80022bc:	f7ff fc22 	bl	8001b04 <HAL_RCC_GetPCLK1Freq>
 80022c0:	0003      	movs	r3, r0
 80022c2:	005a      	lsls	r2, r3, #1
 80022c4:	69fb      	ldr	r3, [r7, #28]
 80022c6:	685b      	ldr	r3, [r3, #4]
 80022c8:	085b      	lsrs	r3, r3, #1
 80022ca:	18d2      	adds	r2, r2, r3
 80022cc:	69fb      	ldr	r3, [r7, #28]
 80022ce:	685b      	ldr	r3, [r3, #4]
 80022d0:	0019      	movs	r1, r3
 80022d2:	0010      	movs	r0, r2
 80022d4:	f7fd ff18 	bl	8000108 <__udivsi3>
 80022d8:	0003      	movs	r3, r0
 80022da:	b29b      	uxth	r3, r3
 80022dc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80022de:	e05e      	b.n	800239e <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80022e0:	f7ff fc26 	bl	8001b30 <HAL_RCC_GetPCLK2Freq>
 80022e4:	0003      	movs	r3, r0
 80022e6:	005a      	lsls	r2, r3, #1
 80022e8:	69fb      	ldr	r3, [r7, #28]
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	085b      	lsrs	r3, r3, #1
 80022ee:	18d2      	adds	r2, r2, r3
 80022f0:	69fb      	ldr	r3, [r7, #28]
 80022f2:	685b      	ldr	r3, [r3, #4]
 80022f4:	0019      	movs	r1, r3
 80022f6:	0010      	movs	r0, r2
 80022f8:	f7fd ff06 	bl	8000108 <__udivsi3>
 80022fc:	0003      	movs	r3, r0
 80022fe:	b29b      	uxth	r3, r3
 8002300:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002302:	e04c      	b.n	800239e <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002304:	4b8c      	ldr	r3, [pc, #560]	; (8002538 <UART_SetConfig+0x64c>)
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	2210      	movs	r2, #16
 800230a:	4013      	ands	r3, r2
 800230c:	d00e      	beq.n	800232c <UART_SetConfig+0x440>
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8((HSI_VALUE >> 2U), huart->Init.BaudRate));
 800230e:	69fb      	ldr	r3, [r7, #28]
 8002310:	685b      	ldr	r3, [r3, #4]
 8002312:	085b      	lsrs	r3, r3, #1
 8002314:	4a89      	ldr	r2, [pc, #548]	; (800253c <UART_SetConfig+0x650>)
 8002316:	189a      	adds	r2, r3, r2
 8002318:	69fb      	ldr	r3, [r7, #28]
 800231a:	685b      	ldr	r3, [r3, #4]
 800231c:	0019      	movs	r1, r3
 800231e:	0010      	movs	r0, r2
 8002320:	f7fd fef2 	bl	8000108 <__udivsi3>
 8002324:	0003      	movs	r3, r0
 8002326:	b29b      	uxth	r3, r3
 8002328:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
        }
        break;
 800232a:	e038      	b.n	800239e <UART_SetConfig+0x4b2>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800232c:	69fb      	ldr	r3, [r7, #28]
 800232e:	685b      	ldr	r3, [r3, #4]
 8002330:	085b      	lsrs	r3, r3, #1
 8002332:	4a83      	ldr	r2, [pc, #524]	; (8002540 <UART_SetConfig+0x654>)
 8002334:	189a      	adds	r2, r3, r2
 8002336:	69fb      	ldr	r3, [r7, #28]
 8002338:	685b      	ldr	r3, [r3, #4]
 800233a:	0019      	movs	r1, r3
 800233c:	0010      	movs	r0, r2
 800233e:	f7fd fee3 	bl	8000108 <__udivsi3>
 8002342:	0003      	movs	r3, r0
 8002344:	b29b      	uxth	r3, r3
 8002346:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002348:	e029      	b.n	800239e <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800234a:	f7ff fb4d 	bl	80019e8 <HAL_RCC_GetSysClockFreq>
 800234e:	0003      	movs	r3, r0
 8002350:	005a      	lsls	r2, r3, #1
 8002352:	69fb      	ldr	r3, [r7, #28]
 8002354:	685b      	ldr	r3, [r3, #4]
 8002356:	085b      	lsrs	r3, r3, #1
 8002358:	18d2      	adds	r2, r2, r3
 800235a:	69fb      	ldr	r3, [r7, #28]
 800235c:	685b      	ldr	r3, [r3, #4]
 800235e:	0019      	movs	r1, r3
 8002360:	0010      	movs	r0, r2
 8002362:	f7fd fed1 	bl	8000108 <__udivsi3>
 8002366:	0003      	movs	r3, r0
 8002368:	b29b      	uxth	r3, r3
 800236a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800236c:	e017      	b.n	800239e <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800236e:	69fb      	ldr	r3, [r7, #28]
 8002370:	685b      	ldr	r3, [r3, #4]
 8002372:	085b      	lsrs	r3, r3, #1
 8002374:	2280      	movs	r2, #128	; 0x80
 8002376:	0252      	lsls	r2, r2, #9
 8002378:	189a      	adds	r2, r3, r2
 800237a:	69fb      	ldr	r3, [r7, #28]
 800237c:	685b      	ldr	r3, [r3, #4]
 800237e:	0019      	movs	r1, r3
 8002380:	0010      	movs	r0, r2
 8002382:	f7fd fec1 	bl	8000108 <__udivsi3>
 8002386:	0003      	movs	r3, r0
 8002388:	b29b      	uxth	r3, r3
 800238a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800238c:	e007      	b.n	800239e <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 800238e:	2313      	movs	r3, #19
 8002390:	2218      	movs	r2, #24
 8002392:	4694      	mov	ip, r2
 8002394:	44bc      	add	ip, r7
 8002396:	4463      	add	r3, ip
 8002398:	2201      	movs	r2, #1
 800239a:	701a      	strb	r2, [r3, #0]
        break;
 800239c:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800239e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80023a0:	2b0f      	cmp	r3, #15
 80023a2:	d920      	bls.n	80023e6 <UART_SetConfig+0x4fa>
 80023a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80023a6:	4a67      	ldr	r2, [pc, #412]	; (8002544 <UART_SetConfig+0x658>)
 80023a8:	4293      	cmp	r3, r2
 80023aa:	d81c      	bhi.n	80023e6 <UART_SetConfig+0x4fa>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80023ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80023ae:	b29a      	uxth	r2, r3
 80023b0:	200a      	movs	r0, #10
 80023b2:	2418      	movs	r4, #24
 80023b4:	193b      	adds	r3, r7, r4
 80023b6:	181b      	adds	r3, r3, r0
 80023b8:	210f      	movs	r1, #15
 80023ba:	438a      	bics	r2, r1
 80023bc:	801a      	strh	r2, [r3, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80023be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80023c0:	085b      	lsrs	r3, r3, #1
 80023c2:	b29b      	uxth	r3, r3
 80023c4:	2207      	movs	r2, #7
 80023c6:	4013      	ands	r3, r2
 80023c8:	b299      	uxth	r1, r3
 80023ca:	193b      	adds	r3, r7, r4
 80023cc:	181b      	adds	r3, r3, r0
 80023ce:	193a      	adds	r2, r7, r4
 80023d0:	1812      	adds	r2, r2, r0
 80023d2:	8812      	ldrh	r2, [r2, #0]
 80023d4:	430a      	orrs	r2, r1
 80023d6:	801a      	strh	r2, [r3, #0]
      huart->Instance->BRR = brrtemp;
 80023d8:	69fb      	ldr	r3, [r7, #28]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	193a      	adds	r2, r7, r4
 80023de:	1812      	adds	r2, r2, r0
 80023e0:	8812      	ldrh	r2, [r2, #0]
 80023e2:	60da      	str	r2, [r3, #12]
 80023e4:	e095      	b.n	8002512 <UART_SetConfig+0x626>
    }
    else
    {
      ret = HAL_ERROR;
 80023e6:	2313      	movs	r3, #19
 80023e8:	2218      	movs	r2, #24
 80023ea:	4694      	mov	ip, r2
 80023ec:	44bc      	add	ip, r7
 80023ee:	4463      	add	r3, ip
 80023f0:	2201      	movs	r2, #1
 80023f2:	701a      	strb	r2, [r3, #0]
 80023f4:	e08d      	b.n	8002512 <UART_SetConfig+0x626>
    }
  }
  else
  {
    switch (clocksource)
 80023f6:	231b      	movs	r3, #27
 80023f8:	2218      	movs	r2, #24
 80023fa:	4694      	mov	ip, r2
 80023fc:	44bc      	add	ip, r7
 80023fe:	4463      	add	r3, ip
 8002400:	781b      	ldrb	r3, [r3, #0]
 8002402:	2b08      	cmp	r3, #8
 8002404:	d86a      	bhi.n	80024dc <UART_SetConfig+0x5f0>
 8002406:	009a      	lsls	r2, r3, #2
 8002408:	4b4f      	ldr	r3, [pc, #316]	; (8002548 <UART_SetConfig+0x65c>)
 800240a:	18d3      	adds	r3, r2, r3
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002410:	f7ff fb78 	bl	8001b04 <HAL_RCC_GetPCLK1Freq>
 8002414:	0002      	movs	r2, r0
 8002416:	69fb      	ldr	r3, [r7, #28]
 8002418:	685b      	ldr	r3, [r3, #4]
 800241a:	085b      	lsrs	r3, r3, #1
 800241c:	18d2      	adds	r2, r2, r3
 800241e:	69fb      	ldr	r3, [r7, #28]
 8002420:	685b      	ldr	r3, [r3, #4]
 8002422:	0019      	movs	r1, r3
 8002424:	0010      	movs	r0, r2
 8002426:	f7fd fe6f 	bl	8000108 <__udivsi3>
 800242a:	0003      	movs	r3, r0
 800242c:	b29b      	uxth	r3, r3
 800242e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002430:	e05c      	b.n	80024ec <UART_SetConfig+0x600>
      case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002432:	f7ff fb7d 	bl	8001b30 <HAL_RCC_GetPCLK2Freq>
 8002436:	0002      	movs	r2, r0
 8002438:	69fb      	ldr	r3, [r7, #28]
 800243a:	685b      	ldr	r3, [r3, #4]
 800243c:	085b      	lsrs	r3, r3, #1
 800243e:	18d2      	adds	r2, r2, r3
 8002440:	69fb      	ldr	r3, [r7, #28]
 8002442:	685b      	ldr	r3, [r3, #4]
 8002444:	0019      	movs	r1, r3
 8002446:	0010      	movs	r0, r2
 8002448:	f7fd fe5e 	bl	8000108 <__udivsi3>
 800244c:	0003      	movs	r3, r0
 800244e:	b29b      	uxth	r3, r3
 8002450:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002452:	e04b      	b.n	80024ec <UART_SetConfig+0x600>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002454:	4b38      	ldr	r3, [pc, #224]	; (8002538 <UART_SetConfig+0x64c>)
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	2210      	movs	r2, #16
 800245a:	4013      	ands	r3, r2
 800245c:	d00e      	beq.n	800247c <UART_SetConfig+0x590>
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16((HSI_VALUE >> 2U), huart->Init.BaudRate));
 800245e:	69fb      	ldr	r3, [r7, #28]
 8002460:	685b      	ldr	r3, [r3, #4]
 8002462:	085b      	lsrs	r3, r3, #1
 8002464:	4a39      	ldr	r2, [pc, #228]	; (800254c <UART_SetConfig+0x660>)
 8002466:	189a      	adds	r2, r3, r2
 8002468:	69fb      	ldr	r3, [r7, #28]
 800246a:	685b      	ldr	r3, [r3, #4]
 800246c:	0019      	movs	r1, r3
 800246e:	0010      	movs	r0, r2
 8002470:	f7fd fe4a 	bl	8000108 <__udivsi3>
 8002474:	0003      	movs	r3, r0
 8002476:	b29b      	uxth	r3, r3
 8002478:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
        }
        break;
 800247a:	e037      	b.n	80024ec <UART_SetConfig+0x600>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800247c:	69fb      	ldr	r3, [r7, #28]
 800247e:	685b      	ldr	r3, [r3, #4]
 8002480:	085b      	lsrs	r3, r3, #1
 8002482:	4a33      	ldr	r2, [pc, #204]	; (8002550 <UART_SetConfig+0x664>)
 8002484:	189a      	adds	r2, r3, r2
 8002486:	69fb      	ldr	r3, [r7, #28]
 8002488:	685b      	ldr	r3, [r3, #4]
 800248a:	0019      	movs	r1, r3
 800248c:	0010      	movs	r0, r2
 800248e:	f7fd fe3b 	bl	8000108 <__udivsi3>
 8002492:	0003      	movs	r3, r0
 8002494:	b29b      	uxth	r3, r3
 8002496:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002498:	e028      	b.n	80024ec <UART_SetConfig+0x600>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800249a:	f7ff faa5 	bl	80019e8 <HAL_RCC_GetSysClockFreq>
 800249e:	0002      	movs	r2, r0
 80024a0:	69fb      	ldr	r3, [r7, #28]
 80024a2:	685b      	ldr	r3, [r3, #4]
 80024a4:	085b      	lsrs	r3, r3, #1
 80024a6:	18d2      	adds	r2, r2, r3
 80024a8:	69fb      	ldr	r3, [r7, #28]
 80024aa:	685b      	ldr	r3, [r3, #4]
 80024ac:	0019      	movs	r1, r3
 80024ae:	0010      	movs	r0, r2
 80024b0:	f7fd fe2a 	bl	8000108 <__udivsi3>
 80024b4:	0003      	movs	r3, r0
 80024b6:	b29b      	uxth	r3, r3
 80024b8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80024ba:	e017      	b.n	80024ec <UART_SetConfig+0x600>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80024bc:	69fb      	ldr	r3, [r7, #28]
 80024be:	685b      	ldr	r3, [r3, #4]
 80024c0:	085b      	lsrs	r3, r3, #1
 80024c2:	2280      	movs	r2, #128	; 0x80
 80024c4:	0212      	lsls	r2, r2, #8
 80024c6:	189a      	adds	r2, r3, r2
 80024c8:	69fb      	ldr	r3, [r7, #28]
 80024ca:	685b      	ldr	r3, [r3, #4]
 80024cc:	0019      	movs	r1, r3
 80024ce:	0010      	movs	r0, r2
 80024d0:	f7fd fe1a 	bl	8000108 <__udivsi3>
 80024d4:	0003      	movs	r3, r0
 80024d6:	b29b      	uxth	r3, r3
 80024d8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80024da:	e007      	b.n	80024ec <UART_SetConfig+0x600>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 80024dc:	2313      	movs	r3, #19
 80024de:	2218      	movs	r2, #24
 80024e0:	4694      	mov	ip, r2
 80024e2:	44bc      	add	ip, r7
 80024e4:	4463      	add	r3, ip
 80024e6:	2201      	movs	r2, #1
 80024e8:	701a      	strb	r2, [r3, #0]
        break;
 80024ea:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80024ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024ee:	2b0f      	cmp	r3, #15
 80024f0:	d908      	bls.n	8002504 <UART_SetConfig+0x618>
 80024f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024f4:	4a13      	ldr	r2, [pc, #76]	; (8002544 <UART_SetConfig+0x658>)
 80024f6:	4293      	cmp	r3, r2
 80024f8:	d804      	bhi.n	8002504 <UART_SetConfig+0x618>
    {
      huart->Instance->BRR = usartdiv;
 80024fa:	69fb      	ldr	r3, [r7, #28]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002500:	60da      	str	r2, [r3, #12]
 8002502:	e006      	b.n	8002512 <UART_SetConfig+0x626>
    }
    else
    {
      ret = HAL_ERROR;
 8002504:	2313      	movs	r3, #19
 8002506:	2218      	movs	r2, #24
 8002508:	4694      	mov	ip, r2
 800250a:	44bc      	add	ip, r7
 800250c:	4463      	add	r3, ip
 800250e:	2201      	movs	r2, #1
 8002510:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002512:	69fb      	ldr	r3, [r7, #28]
 8002514:	2200      	movs	r2, #0
 8002516:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8002518:	69fb      	ldr	r3, [r7, #28]
 800251a:	2200      	movs	r2, #0
 800251c:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 800251e:	2313      	movs	r3, #19
 8002520:	2218      	movs	r2, #24
 8002522:	4694      	mov	ip, r2
 8002524:	44bc      	add	ip, r7
 8002526:	4463      	add	r3, ip
 8002528:	781b      	ldrb	r3, [r3, #0]
}
 800252a:	0018      	movs	r0, r3
 800252c:	46bd      	mov	sp, r7
 800252e:	b00e      	add	sp, #56	; 0x38
 8002530:	bdb0      	pop	{r4, r5, r7, pc}
 8002532:	46c0      	nop			; (mov r8, r8)
 8002534:	080028b4 	.word	0x080028b4
 8002538:	40021000 	.word	0x40021000
 800253c:	007a1200 	.word	0x007a1200
 8002540:	01e84800 	.word	0x01e84800
 8002544:	0000ffff 	.word	0x0000ffff
 8002548:	080028d8 	.word	0x080028d8
 800254c:	003d0900 	.word	0x003d0900
 8002550:	00f42400 	.word	0x00f42400

08002554 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	b082      	sub	sp, #8
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002560:	2201      	movs	r2, #1
 8002562:	4013      	ands	r3, r2
 8002564:	d00b      	beq.n	800257e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	685b      	ldr	r3, [r3, #4]
 800256c:	4a4a      	ldr	r2, [pc, #296]	; (8002698 <UART_AdvFeatureConfig+0x144>)
 800256e:	4013      	ands	r3, r2
 8002570:	0019      	movs	r1, r3
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	430a      	orrs	r2, r1
 800257c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002582:	2202      	movs	r2, #2
 8002584:	4013      	ands	r3, r2
 8002586:	d00b      	beq.n	80025a0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	685b      	ldr	r3, [r3, #4]
 800258e:	4a43      	ldr	r2, [pc, #268]	; (800269c <UART_AdvFeatureConfig+0x148>)
 8002590:	4013      	ands	r3, r2
 8002592:	0019      	movs	r1, r3
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	430a      	orrs	r2, r1
 800259e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025a4:	2204      	movs	r2, #4
 80025a6:	4013      	ands	r3, r2
 80025a8:	d00b      	beq.n	80025c2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	685b      	ldr	r3, [r3, #4]
 80025b0:	4a3b      	ldr	r2, [pc, #236]	; (80026a0 <UART_AdvFeatureConfig+0x14c>)
 80025b2:	4013      	ands	r3, r2
 80025b4:	0019      	movs	r1, r3
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	430a      	orrs	r2, r1
 80025c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025c6:	2208      	movs	r2, #8
 80025c8:	4013      	ands	r3, r2
 80025ca:	d00b      	beq.n	80025e4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	685b      	ldr	r3, [r3, #4]
 80025d2:	4a34      	ldr	r2, [pc, #208]	; (80026a4 <UART_AdvFeatureConfig+0x150>)
 80025d4:	4013      	ands	r3, r2
 80025d6:	0019      	movs	r1, r3
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	430a      	orrs	r2, r1
 80025e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025e8:	2210      	movs	r2, #16
 80025ea:	4013      	ands	r3, r2
 80025ec:	d00b      	beq.n	8002606 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	689b      	ldr	r3, [r3, #8]
 80025f4:	4a2c      	ldr	r2, [pc, #176]	; (80026a8 <UART_AdvFeatureConfig+0x154>)
 80025f6:	4013      	ands	r3, r2
 80025f8:	0019      	movs	r1, r3
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	430a      	orrs	r2, r1
 8002604:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800260a:	2220      	movs	r2, #32
 800260c:	4013      	ands	r3, r2
 800260e:	d00b      	beq.n	8002628 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	689b      	ldr	r3, [r3, #8]
 8002616:	4a25      	ldr	r2, [pc, #148]	; (80026ac <UART_AdvFeatureConfig+0x158>)
 8002618:	4013      	ands	r3, r2
 800261a:	0019      	movs	r1, r3
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	430a      	orrs	r2, r1
 8002626:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800262c:	2240      	movs	r2, #64	; 0x40
 800262e:	4013      	ands	r3, r2
 8002630:	d01d      	beq.n	800266e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	4a1d      	ldr	r2, [pc, #116]	; (80026b0 <UART_AdvFeatureConfig+0x15c>)
 800263a:	4013      	ands	r3, r2
 800263c:	0019      	movs	r1, r3
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	430a      	orrs	r2, r1
 8002648:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800264e:	2380      	movs	r3, #128	; 0x80
 8002650:	035b      	lsls	r3, r3, #13
 8002652:	429a      	cmp	r2, r3
 8002654:	d10b      	bne.n	800266e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	685b      	ldr	r3, [r3, #4]
 800265c:	4a15      	ldr	r2, [pc, #84]	; (80026b4 <UART_AdvFeatureConfig+0x160>)
 800265e:	4013      	ands	r3, r2
 8002660:	0019      	movs	r1, r3
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	430a      	orrs	r2, r1
 800266c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002672:	2280      	movs	r2, #128	; 0x80
 8002674:	4013      	ands	r3, r2
 8002676:	d00b      	beq.n	8002690 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	685b      	ldr	r3, [r3, #4]
 800267e:	4a0e      	ldr	r2, [pc, #56]	; (80026b8 <UART_AdvFeatureConfig+0x164>)
 8002680:	4013      	ands	r3, r2
 8002682:	0019      	movs	r1, r3
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	430a      	orrs	r2, r1
 800268e:	605a      	str	r2, [r3, #4]
  }
}
 8002690:	46c0      	nop			; (mov r8, r8)
 8002692:	46bd      	mov	sp, r7
 8002694:	b002      	add	sp, #8
 8002696:	bd80      	pop	{r7, pc}
 8002698:	fffdffff 	.word	0xfffdffff
 800269c:	fffeffff 	.word	0xfffeffff
 80026a0:	fffbffff 	.word	0xfffbffff
 80026a4:	ffff7fff 	.word	0xffff7fff
 80026a8:	ffffefff 	.word	0xffffefff
 80026ac:	ffffdfff 	.word	0xffffdfff
 80026b0:	ffefffff 	.word	0xffefffff
 80026b4:	ff9fffff 	.word	0xff9fffff
 80026b8:	fff7ffff 	.word	0xfff7ffff

080026bc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	b086      	sub	sp, #24
 80026c0:	af02      	add	r7, sp, #8
 80026c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	2200      	movs	r2, #0
 80026c8:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80026ca:	f7fe f9fb 	bl	8000ac4 <HAL_GetTick>
 80026ce:	0003      	movs	r3, r0
 80026d0:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	2208      	movs	r2, #8
 80026da:	4013      	ands	r3, r2
 80026dc:	2b08      	cmp	r3, #8
 80026de:	d10d      	bne.n	80026fc <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80026e0:	68fa      	ldr	r2, [r7, #12]
 80026e2:	2380      	movs	r3, #128	; 0x80
 80026e4:	0399      	lsls	r1, r3, #14
 80026e6:	6878      	ldr	r0, [r7, #4]
 80026e8:	4b16      	ldr	r3, [pc, #88]	; (8002744 <UART_CheckIdleState+0x88>)
 80026ea:	9300      	str	r3, [sp, #0]
 80026ec:	0013      	movs	r3, r2
 80026ee:	2200      	movs	r2, #0
 80026f0:	f000 f82a 	bl	8002748 <UART_WaitOnFlagUntilTimeout>
 80026f4:	1e03      	subs	r3, r0, #0
 80026f6:	d001      	beq.n	80026fc <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80026f8:	2303      	movs	r3, #3
 80026fa:	e01f      	b.n	800273c <UART_CheckIdleState+0x80>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	2204      	movs	r2, #4
 8002704:	4013      	ands	r3, r2
 8002706:	2b04      	cmp	r3, #4
 8002708:	d10d      	bne.n	8002726 <UART_CheckIdleState+0x6a>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800270a:	68fa      	ldr	r2, [r7, #12]
 800270c:	2380      	movs	r3, #128	; 0x80
 800270e:	03d9      	lsls	r1, r3, #15
 8002710:	6878      	ldr	r0, [r7, #4]
 8002712:	4b0c      	ldr	r3, [pc, #48]	; (8002744 <UART_CheckIdleState+0x88>)
 8002714:	9300      	str	r3, [sp, #0]
 8002716:	0013      	movs	r3, r2
 8002718:	2200      	movs	r2, #0
 800271a:	f000 f815 	bl	8002748 <UART_WaitOnFlagUntilTimeout>
 800271e:	1e03      	subs	r3, r0, #0
 8002720:	d001      	beq.n	8002726 <UART_CheckIdleState+0x6a>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002722:	2303      	movs	r3, #3
 8002724:	e00a      	b.n	800273c <UART_CheckIdleState+0x80>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	2220      	movs	r2, #32
 800272a:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	2220      	movs	r2, #32
 8002730:	679a      	str	r2, [r3, #120]	; 0x78

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	2270      	movs	r2, #112	; 0x70
 8002736:	2100      	movs	r1, #0
 8002738:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800273a:	2300      	movs	r3, #0
}
 800273c:	0018      	movs	r0, r3
 800273e:	46bd      	mov	sp, r7
 8002740:	b004      	add	sp, #16
 8002742:	bd80      	pop	{r7, pc}
 8002744:	01ffffff 	.word	0x01ffffff

08002748 <UART_WaitOnFlagUntilTimeout>:
  * @param Tickstart Tick start value
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b084      	sub	sp, #16
 800274c:	af00      	add	r7, sp, #0
 800274e:	60f8      	str	r0, [r7, #12]
 8002750:	60b9      	str	r1, [r7, #8]
 8002752:	603b      	str	r3, [r7, #0]
 8002754:	1dfb      	adds	r3, r7, #7
 8002756:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002758:	e029      	b.n	80027ae <UART_WaitOnFlagUntilTimeout+0x66>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800275a:	69bb      	ldr	r3, [r7, #24]
 800275c:	3301      	adds	r3, #1
 800275e:	d026      	beq.n	80027ae <UART_WaitOnFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002760:	f7fe f9b0 	bl	8000ac4 <HAL_GetTick>
 8002764:	0002      	movs	r2, r0
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	1ad3      	subs	r3, r2, r3
 800276a:	69ba      	ldr	r2, [r7, #24]
 800276c:	429a      	cmp	r2, r3
 800276e:	d302      	bcc.n	8002776 <UART_WaitOnFlagUntilTimeout+0x2e>
 8002770:	69bb      	ldr	r3, [r7, #24]
 8002772:	2b00      	cmp	r3, #0
 8002774:	d11b      	bne.n	80027ae <UART_WaitOnFlagUntilTimeout+0x66>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	681a      	ldr	r2, [r3, #0]
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	4915      	ldr	r1, [pc, #84]	; (80027d8 <UART_WaitOnFlagUntilTimeout+0x90>)
 8002782:	400a      	ands	r2, r1
 8002784:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	689a      	ldr	r2, [r3, #8]
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	2101      	movs	r1, #1
 8002792:	438a      	bics	r2, r1
 8002794:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	2220      	movs	r2, #32
 800279a:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	2220      	movs	r2, #32
 80027a0:	679a      	str	r2, [r3, #120]	; 0x78

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	2270      	movs	r2, #112	; 0x70
 80027a6:	2100      	movs	r1, #0
 80027a8:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80027aa:	2303      	movs	r3, #3
 80027ac:	e00f      	b.n	80027ce <UART_WaitOnFlagUntilTimeout+0x86>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	69db      	ldr	r3, [r3, #28]
 80027b4:	68ba      	ldr	r2, [r7, #8]
 80027b6:	4013      	ands	r3, r2
 80027b8:	68ba      	ldr	r2, [r7, #8]
 80027ba:	1ad3      	subs	r3, r2, r3
 80027bc:	425a      	negs	r2, r3
 80027be:	4153      	adcs	r3, r2
 80027c0:	b2db      	uxtb	r3, r3
 80027c2:	001a      	movs	r2, r3
 80027c4:	1dfb      	adds	r3, r7, #7
 80027c6:	781b      	ldrb	r3, [r3, #0]
 80027c8:	429a      	cmp	r2, r3
 80027ca:	d0c6      	beq.n	800275a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80027cc:	2300      	movs	r3, #0
}
 80027ce:	0018      	movs	r0, r3
 80027d0:	46bd      	mov	sp, r7
 80027d2:	b004      	add	sp, #16
 80027d4:	bd80      	pop	{r7, pc}
 80027d6:	46c0      	nop			; (mov r8, r8)
 80027d8:	fffffe5f 	.word	0xfffffe5f

080027dc <__libc_init_array>:
 80027dc:	b570      	push	{r4, r5, r6, lr}
 80027de:	2600      	movs	r6, #0
 80027e0:	4d0c      	ldr	r5, [pc, #48]	; (8002814 <__libc_init_array+0x38>)
 80027e2:	4c0d      	ldr	r4, [pc, #52]	; (8002818 <__libc_init_array+0x3c>)
 80027e4:	1b64      	subs	r4, r4, r5
 80027e6:	10a4      	asrs	r4, r4, #2
 80027e8:	42a6      	cmp	r6, r4
 80027ea:	d109      	bne.n	8002800 <__libc_init_array+0x24>
 80027ec:	2600      	movs	r6, #0
 80027ee:	f000 f821 	bl	8002834 <_init>
 80027f2:	4d0a      	ldr	r5, [pc, #40]	; (800281c <__libc_init_array+0x40>)
 80027f4:	4c0a      	ldr	r4, [pc, #40]	; (8002820 <__libc_init_array+0x44>)
 80027f6:	1b64      	subs	r4, r4, r5
 80027f8:	10a4      	asrs	r4, r4, #2
 80027fa:	42a6      	cmp	r6, r4
 80027fc:	d105      	bne.n	800280a <__libc_init_array+0x2e>
 80027fe:	bd70      	pop	{r4, r5, r6, pc}
 8002800:	00b3      	lsls	r3, r6, #2
 8002802:	58eb      	ldr	r3, [r5, r3]
 8002804:	4798      	blx	r3
 8002806:	3601      	adds	r6, #1
 8002808:	e7ee      	b.n	80027e8 <__libc_init_array+0xc>
 800280a:	00b3      	lsls	r3, r6, #2
 800280c:	58eb      	ldr	r3, [r5, r3]
 800280e:	4798      	blx	r3
 8002810:	3601      	adds	r6, #1
 8002812:	e7f2      	b.n	80027fa <__libc_init_array+0x1e>
 8002814:	08002904 	.word	0x08002904
 8002818:	08002904 	.word	0x08002904
 800281c:	08002904 	.word	0x08002904
 8002820:	08002908 	.word	0x08002908

08002824 <memset>:
 8002824:	0003      	movs	r3, r0
 8002826:	1812      	adds	r2, r2, r0
 8002828:	4293      	cmp	r3, r2
 800282a:	d100      	bne.n	800282e <memset+0xa>
 800282c:	4770      	bx	lr
 800282e:	7019      	strb	r1, [r3, #0]
 8002830:	3301      	adds	r3, #1
 8002832:	e7f9      	b.n	8002828 <memset+0x4>

08002834 <_init>:
 8002834:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002836:	46c0      	nop			; (mov r8, r8)
 8002838:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800283a:	bc08      	pop	{r3}
 800283c:	469e      	mov	lr, r3
 800283e:	4770      	bx	lr

08002840 <_fini>:
 8002840:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002842:	46c0      	nop			; (mov r8, r8)
 8002844:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002846:	bc08      	pop	{r3}
 8002848:	469e      	mov	lr, r3
 800284a:	4770      	bx	lr
