|Datapath
clk => clk.IN1
rst => rst.IN1
ALU_out_[0] << ALU_out[0].DB_MAX_OUTPUT_PORT_TYPE
ALU_out_[1] << ALU_out[1].DB_MAX_OUTPUT_PORT_TYPE
ALU_out_[2] << ALU_out[2].DB_MAX_OUTPUT_PORT_TYPE
ALU_out_[3] << ALU_out[3].DB_MAX_OUTPUT_PORT_TYPE
ALU_out_[4] << ALU_out[4].DB_MAX_OUTPUT_PORT_TYPE
ALU_out_[5] << ALU_out[5].DB_MAX_OUTPUT_PORT_TYPE
ALU_out_[6] << ALU_out[6].DB_MAX_OUTPUT_PORT_TYPE
ALU_out_[7] << ALU_out[7].DB_MAX_OUTPUT_PORT_TYPE
ALU_out_[8] << ALU_out[8].DB_MAX_OUTPUT_PORT_TYPE
ALU_out_[9] << ALU_out[9].DB_MAX_OUTPUT_PORT_TYPE
ALU_out_[10] << ALU_out[10].DB_MAX_OUTPUT_PORT_TYPE
ALU_out_[11] << ALU_out[11].DB_MAX_OUTPUT_PORT_TYPE
ALU_out_[12] << ALU_out[12].DB_MAX_OUTPUT_PORT_TYPE
ALU_out_[13] << ALU_out[13].DB_MAX_OUTPUT_PORT_TYPE
ALU_out_[14] << ALU_out[14].DB_MAX_OUTPUT_PORT_TYPE
ALU_out_[15] << ALU_out[15].DB_MAX_OUTPUT_PORT_TYPE
address_1[0] << address_1[0].DB_MAX_OUTPUT_PORT_TYPE
address_1[1] << address_1[1].DB_MAX_OUTPUT_PORT_TYPE
address_1[2] << address_1[2].DB_MAX_OUTPUT_PORT_TYPE
address_1[3] << address_1[3].DB_MAX_OUTPUT_PORT_TYPE
address_1[4] << address_1[4].DB_MAX_OUTPUT_PORT_TYPE
address_1[5] << address_1[5].DB_MAX_OUTPUT_PORT_TYPE
address_1[6] << address_1[6].DB_MAX_OUTPUT_PORT_TYPE
address_1[7] << address_1[7].DB_MAX_OUTPUT_PORT_TYPE
address_1[8] << address_1[8].DB_MAX_OUTPUT_PORT_TYPE
address_1[9] << address_1[9].DB_MAX_OUTPUT_PORT_TYPE
address_1[10] << address_1[10].DB_MAX_OUTPUT_PORT_TYPE
address_1[11] << address_1[11].DB_MAX_OUTPUT_PORT_TYPE
address_1[12] << address_1[12].DB_MAX_OUTPUT_PORT_TYPE
address_1[13] << address_1[13].DB_MAX_OUTPUT_PORT_TYPE
address_1[14] << address_1[14].DB_MAX_OUTPUT_PORT_TYPE
address_1[15] << address_1[15].DB_MAX_OUTPUT_PORT_TYPE
address_2[0] << address_2[0].DB_MAX_OUTPUT_PORT_TYPE
address_2[1] << address_2[1].DB_MAX_OUTPUT_PORT_TYPE
address_2[2] << address_2[2].DB_MAX_OUTPUT_PORT_TYPE
address_2[3] << address_2[3].DB_MAX_OUTPUT_PORT_TYPE
address_2[4] << address_2[4].DB_MAX_OUTPUT_PORT_TYPE
address_2[5] << address_2[5].DB_MAX_OUTPUT_PORT_TYPE
address_2[6] << address_2[6].DB_MAX_OUTPUT_PORT_TYPE
address_2[7] << address_2[7].DB_MAX_OUTPUT_PORT_TYPE
address_2[8] << address_2[8].DB_MAX_OUTPUT_PORT_TYPE
address_2[9] << address_2[9].DB_MAX_OUTPUT_PORT_TYPE
address_2[10] << address_2[10].DB_MAX_OUTPUT_PORT_TYPE
address_2[11] << address_2[11].DB_MAX_OUTPUT_PORT_TYPE
address_2[12] << address_2[12].DB_MAX_OUTPUT_PORT_TYPE
address_2[13] << address_2[13].DB_MAX_OUTPUT_PORT_TYPE
address_2[14] << address_2[14].DB_MAX_OUTPUT_PORT_TYPE
address_2[15] << address_2[15].DB_MAX_OUTPUT_PORT_TYPE
read_address_1[0] => read_address_1[0].IN2
read_address_1[1] => read_address_1[1].IN2
read_address_1[2] => read_address_1[2].IN2
read_address_1[3] => read_address_1[3].IN2
read_address_1[4] => read_address_1[4].IN2
read_address_1[5] => read_address_1[5].IN1
read_address_1[6] => read_address_1[6].IN1
read_address_1[7] => read_address_1[7].IN1
read_address_1[8] => read_address_1[8].IN1
read_address_1[9] => read_address_1[9].IN1
read_address_1[10] => ~NO_FANOUT~
read_address_1[11] => ~NO_FANOUT~
read_address_1[12] => ~NO_FANOUT~
read_address_1[13] => ~NO_FANOUT~
read_address_1[14] => ~NO_FANOUT~
read_address_1[15] => ~NO_FANOUT~
read_address_2[0] => Multiplexer:branch_multiplexer.data[1][0]
read_address_2[0] => Multiplexer:pc_control_multiplexer.data[1][0]
read_address_2[0] => Multiplexer:ALU_source_2_multiplexer.data[1][0]
read_address_2[0] => Multiplexer:general_register_result_select_multiplexer.data[3][0]
read_address_2[1] => Multiplexer:branch_multiplexer.data[1][1]
read_address_2[1] => Multiplexer:pc_control_multiplexer.data[1][1]
read_address_2[1] => Multiplexer:ALU_source_2_multiplexer.data[1][1]
read_address_2[1] => Multiplexer:general_register_result_select_multiplexer.data[3][1]
read_address_2[2] => Multiplexer:branch_multiplexer.data[1][2]
read_address_2[2] => Multiplexer:pc_control_multiplexer.data[1][2]
read_address_2[2] => Multiplexer:ALU_source_2_multiplexer.data[1][2]
read_address_2[2] => Multiplexer:general_register_result_select_multiplexer.data[3][2]
read_address_2[3] => Multiplexer:branch_multiplexer.data[1][3]
read_address_2[3] => Multiplexer:pc_control_multiplexer.data[1][3]
read_address_2[3] => Multiplexer:ALU_source_2_multiplexer.data[1][3]
read_address_2[3] => Multiplexer:general_register_result_select_multiplexer.data[3][3]
read_address_2[4] => Multiplexer:branch_multiplexer.data[1][4]
read_address_2[4] => Multiplexer:pc_control_multiplexer.data[1][4]
read_address_2[4] => Multiplexer:ALU_source_2_multiplexer.data[1][4]
read_address_2[4] => Multiplexer:general_register_result_select_multiplexer.data[3][4]
read_address_2[5] => Multiplexer:branch_multiplexer.data[1][5]
read_address_2[5] => Multiplexer:pc_control_multiplexer.data[1][5]
read_address_2[5] => Multiplexer:ALU_source_2_multiplexer.data[1][5]
read_address_2[5] => Multiplexer:general_register_result_select_multiplexer.data[3][5]
read_address_2[6] => Multiplexer:branch_multiplexer.data[1][6]
read_address_2[6] => Multiplexer:pc_control_multiplexer.data[1][6]
read_address_2[6] => Multiplexer:ALU_source_2_multiplexer.data[1][6]
read_address_2[6] => Multiplexer:general_register_result_select_multiplexer.data[3][6]
read_address_2[7] => Multiplexer:branch_multiplexer.data[1][7]
read_address_2[7] => Multiplexer:pc_control_multiplexer.data[1][7]
read_address_2[7] => Multiplexer:ALU_source_2_multiplexer.data[1][7]
read_address_2[7] => Multiplexer:general_register_result_select_multiplexer.data[3][7]
read_address_2[8] => Multiplexer:branch_multiplexer.data[1][8]
read_address_2[8] => Multiplexer:pc_control_multiplexer.data[1][8]
read_address_2[8] => Multiplexer:ALU_source_2_multiplexer.data[1][8]
read_address_2[8] => Multiplexer:general_register_result_select_multiplexer.data[3][8]
read_address_2[9] => Multiplexer:branch_multiplexer.data[1][9]
read_address_2[9] => Multiplexer:pc_control_multiplexer.data[1][9]
read_address_2[9] => Multiplexer:ALU_source_2_multiplexer.data[1][9]
read_address_2[9] => Multiplexer:general_register_result_select_multiplexer.data[3][9]
read_address_2[10] => Multiplexer:branch_multiplexer.data[1][10]
read_address_2[10] => Multiplexer:pc_control_multiplexer.data[1][10]
read_address_2[10] => Multiplexer:ALU_source_2_multiplexer.data[1][10]
read_address_2[10] => Multiplexer:general_register_result_select_multiplexer.data[3][10]
read_address_2[11] => Multiplexer:branch_multiplexer.data[1][11]
read_address_2[11] => Multiplexer:pc_control_multiplexer.data[1][11]
read_address_2[11] => Multiplexer:ALU_source_2_multiplexer.data[1][11]
read_address_2[11] => Multiplexer:general_register_result_select_multiplexer.data[3][11]
read_address_2[12] => Multiplexer:branch_multiplexer.data[1][12]
read_address_2[12] => Multiplexer:pc_control_multiplexer.data[1][12]
read_address_2[12] => Multiplexer:ALU_source_2_multiplexer.data[1][12]
read_address_2[12] => Multiplexer:general_register_result_select_multiplexer.data[3][12]
read_address_2[13] => Multiplexer:branch_multiplexer.data[1][13]
read_address_2[13] => Multiplexer:pc_control_multiplexer.data[1][13]
read_address_2[13] => Multiplexer:ALU_source_2_multiplexer.data[1][13]
read_address_2[13] => Multiplexer:general_register_result_select_multiplexer.data[3][13]
read_address_2[14] => Multiplexer:branch_multiplexer.data[1][14]
read_address_2[14] => Multiplexer:pc_control_multiplexer.data[1][14]
read_address_2[14] => Multiplexer:ALU_source_2_multiplexer.data[1][14]
read_address_2[14] => Multiplexer:general_register_result_select_multiplexer.data[3][14]
read_address_2[15] => Multiplexer:branch_multiplexer.data[1][15]
read_address_2[15] => Multiplexer:pc_control_multiplexer.data[1][15]
read_address_2[15] => Multiplexer:ALU_source_2_multiplexer.data[1][15]
read_address_2[15] => Multiplexer:general_register_result_select_multiplexer.data[3][15]
address_rw[0] << ALU:stack_access_subber.port3
address_rw[1] << ALU:stack_access_subber.port3
address_rw[2] << ALU:stack_access_subber.port3
address_rw[3] << ALU:stack_access_subber.port3
address_rw[4] << ALU:stack_access_subber.port3
data_in[0] << Multiplexer:WD_control_multiplexer.multiplexer_out[0]
data_in[1] << Multiplexer:WD_control_multiplexer.multiplexer_out[1]
data_in[2] << Multiplexer:WD_control_multiplexer.multiplexer_out[2]
data_in[3] << Multiplexer:WD_control_multiplexer.multiplexer_out[3]
data_in[4] << Multiplexer:WD_control_multiplexer.multiplexer_out[4]
data_in[5] << Multiplexer:WD_control_multiplexer.multiplexer_out[5]
data_in[6] << Multiplexer:WD_control_multiplexer.multiplexer_out[6]
data_in[7] << Multiplexer:WD_control_multiplexer.multiplexer_out[7]
data_in[8] << Multiplexer:WD_control_multiplexer.multiplexer_out[8]
data_in[9] << Multiplexer:WD_control_multiplexer.multiplexer_out[9]
data_in[10] << Multiplexer:WD_control_multiplexer.multiplexer_out[10]
data_in[11] << Multiplexer:WD_control_multiplexer.multiplexer_out[11]
data_in[12] << Multiplexer:WD_control_multiplexer.multiplexer_out[12]
data_in[13] << Multiplexer:WD_control_multiplexer.multiplexer_out[13]
data_in[14] << Multiplexer:WD_control_multiplexer.multiplexer_out[14]
data_in[15] << Multiplexer:WD_control_multiplexer.multiplexer_out[15]
data_out[0] => Multiplexer:general_register_result_select_multiplexer.data[0][0]
data_out[1] => Multiplexer:general_register_result_select_multiplexer.data[0][1]
data_out[2] => Multiplexer:general_register_result_select_multiplexer.data[0][2]
data_out[3] => Multiplexer:general_register_result_select_multiplexer.data[0][3]
data_out[4] => Multiplexer:general_register_result_select_multiplexer.data[0][4]
data_out[5] => Multiplexer:general_register_result_select_multiplexer.data[0][5]
data_out[6] => Multiplexer:general_register_result_select_multiplexer.data[0][6]
data_out[7] => Multiplexer:general_register_result_select_multiplexer.data[0][7]
data_out[8] => Multiplexer:general_register_result_select_multiplexer.data[0][8]
data_out[9] => Multiplexer:general_register_result_select_multiplexer.data[0][9]
data_out[10] => Multiplexer:general_register_result_select_multiplexer.data[0][10]
data_out[11] => Multiplexer:general_register_result_select_multiplexer.data[0][11]
data_out[12] => Multiplexer:general_register_result_select_multiplexer.data[0][12]
data_out[13] => Multiplexer:general_register_result_select_multiplexer.data[0][13]
data_out[14] => Multiplexer:general_register_result_select_multiplexer.data[0][14]
data_out[15] => Multiplexer:general_register_result_select_multiplexer.data[0][15]
pc_increment_control => pc_increment_choose.IN1
pc_control[0] => Multiplexer:pc_control_multiplexer.control_signals[0]
pc_control[1] => Multiplexer:pc_control_multiplexer.control_signals[1]
general_register_write_enable => general_register_write_enable.IN1
stack_write_enable => stack_write_enable.IN1
stack_control => Multiplexer:stack_control_multiplexer.control_signals[0]
write_data_enable[0] => Multiplexer:WD_control_multiplexer.control_signals[0]
write_data_enable[1] => Multiplexer:WD_control_multiplexer.control_signals[1]
ALU_source_1[0] => Multiplexer:ALU_source_1_multiplexer.control_signals[0]
ALU_source_1[1] => Multiplexer:ALU_source_1_multiplexer.control_signals[1]
ALU_source_2[0] => Multiplexer:ALU_source_2_multiplexer.control_signals[0]
ALU_source_2[1] => Multiplexer:ALU_source_2_multiplexer.control_signals[1]
ALU_control[0] => ALU_control[0].IN1
ALU_control[1] => ALU_control[1].IN1
flags_write_enable => Flags_Register:flag_reg.flags_reg_write_enable
jump_zero_control => jump_zero_control.IN1
jump_below_control => jump_below_control.IN1
jump_below_equal_control => jump_below_equal_control.IN1
jump_above_control => jump_above_control.IN1
jump_above_equal_control => jump_above_equal_control.IN1
jump_greater_control => jump_greater_control.IN1
jump_greater_equal_control => jump_greater_equal_control.IN1
jump_less_control => jump_less_control.IN1
jump_less_equal_control => jump_less_equal_control.IN1
memory_write_enable => ~NO_FANOUT~
general_register_result_select[0] => Multiplexer:general_register_result_select_multiplexer.control_signals[0]
general_register_result_select[1] => Multiplexer:general_register_result_select_multiplexer.control_signals[1]


|Datapath|Multiplexer:branch_multiplexer
control_signals[0] => Decoder0.IN0
data[0][0] => multiplexer_out.DATAA
data[0][1] => multiplexer_out.DATAA
data[0][2] => multiplexer_out.DATAA
data[0][3] => multiplexer_out.DATAA
data[0][4] => multiplexer_out.DATAA
data[0][5] => multiplexer_out.DATAA
data[0][6] => multiplexer_out.DATAA
data[0][7] => multiplexer_out.DATAA
data[0][8] => multiplexer_out.DATAA
data[0][9] => multiplexer_out.DATAA
data[0][10] => multiplexer_out.DATAA
data[0][11] => multiplexer_out.DATAA
data[0][12] => multiplexer_out.DATAA
data[0][13] => multiplexer_out.DATAA
data[0][14] => multiplexer_out.DATAA
data[0][15] => multiplexer_out.DATAA
data[1][0] => multiplexer_out.DATAB
data[1][1] => multiplexer_out.DATAB
data[1][2] => multiplexer_out.DATAB
data[1][3] => multiplexer_out.DATAB
data[1][4] => multiplexer_out.DATAB
data[1][5] => multiplexer_out.DATAB
data[1][6] => multiplexer_out.DATAB
data[1][7] => multiplexer_out.DATAB
data[1][8] => multiplexer_out.DATAB
data[1][9] => multiplexer_out.DATAB
data[1][10] => multiplexer_out.DATAB
data[1][11] => multiplexer_out.DATAB
data[1][12] => multiplexer_out.DATAB
data[1][13] => multiplexer_out.DATAB
data[1][14] => multiplexer_out.DATAB
data[1][15] => multiplexer_out.DATAB
multiplexer_out[0] <= multiplexer_out.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[1] <= multiplexer_out.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[2] <= multiplexer_out.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[3] <= multiplexer_out.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[4] <= multiplexer_out.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[5] <= multiplexer_out.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[6] <= multiplexer_out.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[7] <= multiplexer_out.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[8] <= multiplexer_out.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[9] <= multiplexer_out.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[10] <= multiplexer_out.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[11] <= multiplexer_out.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[12] <= multiplexer_out.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[13] <= multiplexer_out.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[14] <= multiplexer_out.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[15] <= multiplexer_out.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|Multiplexer:pc_control_multiplexer
control_signals[0] => Mux0.IN1
control_signals[0] => Mux1.IN1
control_signals[0] => Mux2.IN1
control_signals[0] => Mux3.IN1
control_signals[0] => Mux4.IN1
control_signals[0] => Mux5.IN1
control_signals[0] => Mux6.IN1
control_signals[0] => Mux7.IN1
control_signals[0] => Mux8.IN1
control_signals[0] => Mux9.IN1
control_signals[0] => Mux10.IN1
control_signals[0] => Mux11.IN1
control_signals[0] => Mux12.IN1
control_signals[0] => Mux13.IN1
control_signals[0] => Mux14.IN1
control_signals[0] => Mux15.IN1
control_signals[1] => Mux0.IN0
control_signals[1] => Mux1.IN0
control_signals[1] => Mux2.IN0
control_signals[1] => Mux3.IN0
control_signals[1] => Mux4.IN0
control_signals[1] => Mux5.IN0
control_signals[1] => Mux6.IN0
control_signals[1] => Mux7.IN0
control_signals[1] => Mux8.IN0
control_signals[1] => Mux9.IN0
control_signals[1] => Mux10.IN0
control_signals[1] => Mux11.IN0
control_signals[1] => Mux12.IN0
control_signals[1] => Mux13.IN0
control_signals[1] => Mux14.IN0
control_signals[1] => Mux15.IN0
data[0][0] => Mux15.IN5
data[0][1] => Mux14.IN5
data[0][2] => Mux13.IN5
data[0][3] => Mux12.IN5
data[0][4] => Mux11.IN5
data[0][5] => Mux10.IN5
data[0][6] => Mux9.IN5
data[0][7] => Mux8.IN5
data[0][8] => Mux7.IN5
data[0][9] => Mux6.IN5
data[0][10] => Mux5.IN5
data[0][11] => Mux4.IN5
data[0][12] => Mux3.IN5
data[0][13] => Mux2.IN5
data[0][14] => Mux1.IN5
data[0][15] => Mux0.IN5
data[1][0] => Mux15.IN4
data[1][1] => Mux14.IN4
data[1][2] => Mux13.IN4
data[1][3] => Mux12.IN4
data[1][4] => Mux11.IN4
data[1][5] => Mux10.IN4
data[1][6] => Mux9.IN4
data[1][7] => Mux8.IN4
data[1][8] => Mux7.IN4
data[1][9] => Mux6.IN4
data[1][10] => Mux5.IN4
data[1][11] => Mux4.IN4
data[1][12] => Mux3.IN4
data[1][13] => Mux2.IN4
data[1][14] => Mux1.IN4
data[1][15] => Mux0.IN4
data[2][0] => Mux15.IN3
data[2][1] => Mux14.IN3
data[2][2] => Mux13.IN3
data[2][3] => Mux12.IN3
data[2][4] => Mux11.IN3
data[2][5] => Mux10.IN3
data[2][6] => Mux9.IN3
data[2][7] => Mux8.IN3
data[2][8] => Mux7.IN3
data[2][9] => Mux6.IN3
data[2][10] => Mux5.IN3
data[2][11] => Mux4.IN3
data[2][12] => Mux3.IN3
data[2][13] => Mux2.IN3
data[2][14] => Mux1.IN3
data[2][15] => Mux0.IN3
data[3][0] => Mux15.IN2
data[3][1] => Mux14.IN2
data[3][2] => Mux13.IN2
data[3][3] => Mux12.IN2
data[3][4] => Mux11.IN2
data[3][5] => Mux10.IN2
data[3][6] => Mux9.IN2
data[3][7] => Mux8.IN2
data[3][8] => Mux7.IN2
data[3][9] => Mux6.IN2
data[3][10] => Mux5.IN2
data[3][11] => Mux4.IN2
data[3][12] => Mux3.IN2
data[3][13] => Mux2.IN2
data[3][14] => Mux1.IN2
data[3][15] => Mux0.IN2
multiplexer_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|PC_set:pc_set
rst => PC_out.OUTPUTSELECT
rst => PC_out.OUTPUTSELECT
rst => PC_out.OUTPUTSELECT
rst => PC_out.OUTPUTSELECT
rst => PC_out.OUTPUTSELECT
rst => PC_out.OUTPUTSELECT
rst => PC_out.OUTPUTSELECT
rst => PC_out.OUTPUTSELECT
rst => PC_out.OUTPUTSELECT
rst => PC_out.OUTPUTSELECT
rst => PC_out.OUTPUTSELECT
rst => PC_out.OUTPUTSELECT
rst => PC_out.OUTPUTSELECT
rst => PC_out.OUTPUTSELECT
rst => PC_out.OUTPUTSELECT
rst => PC_out.OUTPUTSELECT
PC_in[0] => PC_out.DATAA
PC_in[1] => PC_out.DATAA
PC_in[2] => PC_out.DATAA
PC_in[3] => PC_out.DATAA
PC_in[4] => PC_out.DATAA
PC_in[5] => PC_out.DATAA
PC_in[6] => PC_out.DATAA
PC_in[7] => PC_out.DATAA
PC_in[8] => PC_out.DATAA
PC_in[9] => PC_out.DATAA
PC_in[10] => PC_out.DATAA
PC_in[11] => PC_out.DATAA
PC_in[12] => PC_out.DATAA
PC_in[13] => PC_out.DATAA
PC_in[14] => PC_out.DATAA
PC_in[15] => PC_out.DATAA
PC_out[0] <= PC_out.DB_MAX_OUTPUT_PORT_TYPE
PC_out[1] <= PC_out.DB_MAX_OUTPUT_PORT_TYPE
PC_out[2] <= PC_out.DB_MAX_OUTPUT_PORT_TYPE
PC_out[3] <= PC_out.DB_MAX_OUTPUT_PORT_TYPE
PC_out[4] <= PC_out.DB_MAX_OUTPUT_PORT_TYPE
PC_out[5] <= PC_out.DB_MAX_OUTPUT_PORT_TYPE
PC_out[6] <= PC_out.DB_MAX_OUTPUT_PORT_TYPE
PC_out[7] <= PC_out.DB_MAX_OUTPUT_PORT_TYPE
PC_out[8] <= PC_out.DB_MAX_OUTPUT_PORT_TYPE
PC_out[9] <= PC_out.DB_MAX_OUTPUT_PORT_TYPE
PC_out[10] <= PC_out.DB_MAX_OUTPUT_PORT_TYPE
PC_out[11] <= PC_out.DB_MAX_OUTPUT_PORT_TYPE
PC_out[12] <= PC_out.DB_MAX_OUTPUT_PORT_TYPE
PC_out[13] <= PC_out.DB_MAX_OUTPUT_PORT_TYPE
PC_out[14] <= PC_out.DB_MAX_OUTPUT_PORT_TYPE
PC_out[15] <= PC_out.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|ALU:pc_adder
src_a[0] => Add0.IN16
src_a[0] => Add1.IN32
src_a[0] => ALU_out.IN0
src_a[0] => ALU_out.IN0
src_a[1] => Add0.IN15
src_a[1] => Add1.IN31
src_a[1] => ALU_out.IN0
src_a[1] => ALU_out.IN0
src_a[2] => Add0.IN14
src_a[2] => Add1.IN30
src_a[2] => ALU_out.IN0
src_a[2] => ALU_out.IN0
src_a[3] => Add0.IN13
src_a[3] => Add1.IN29
src_a[3] => ALU_out.IN0
src_a[3] => ALU_out.IN0
src_a[4] => Add0.IN12
src_a[4] => Add1.IN28
src_a[4] => ALU_out.IN0
src_a[4] => ALU_out.IN0
src_a[5] => Add0.IN11
src_a[5] => Add1.IN27
src_a[5] => ALU_out.IN0
src_a[5] => ALU_out.IN0
src_a[6] => Add0.IN10
src_a[6] => Add1.IN26
src_a[6] => ALU_out.IN0
src_a[6] => ALU_out.IN0
src_a[7] => Add0.IN9
src_a[7] => Add1.IN25
src_a[7] => ALU_out.IN0
src_a[7] => ALU_out.IN0
src_a[8] => Add0.IN8
src_a[8] => Add1.IN24
src_a[8] => ALU_out.IN0
src_a[8] => ALU_out.IN0
src_a[9] => Add0.IN7
src_a[9] => Add1.IN23
src_a[9] => ALU_out.IN0
src_a[9] => ALU_out.IN0
src_a[10] => Add0.IN6
src_a[10] => Add1.IN22
src_a[10] => ALU_out.IN0
src_a[10] => ALU_out.IN0
src_a[11] => Add0.IN5
src_a[11] => Add1.IN21
src_a[11] => ALU_out.IN0
src_a[11] => ALU_out.IN0
src_a[12] => Add0.IN4
src_a[12] => Add1.IN20
src_a[12] => ALU_out.IN0
src_a[12] => ALU_out.IN0
src_a[13] => Add0.IN3
src_a[13] => Add1.IN19
src_a[13] => ALU_out.IN0
src_a[13] => ALU_out.IN0
src_a[14] => Add0.IN2
src_a[14] => Add1.IN18
src_a[14] => ALU_out.IN0
src_a[14] => ALU_out.IN0
src_a[15] => Add0.IN1
src_a[15] => Add1.IN17
src_a[15] => ALU_out.IN0
src_a[15] => ALU_out.IN0
src_b[0] => Add0.IN32
src_b[0] => ALU_out.IN1
src_b[0] => ALU_out.IN1
src_b[0] => Add1.IN16
src_b[1] => Add0.IN31
src_b[1] => ALU_out.IN1
src_b[1] => ALU_out.IN1
src_b[1] => Add1.IN15
src_b[2] => Add0.IN30
src_b[2] => ALU_out.IN1
src_b[2] => ALU_out.IN1
src_b[2] => Add1.IN14
src_b[3] => Add0.IN29
src_b[3] => ALU_out.IN1
src_b[3] => ALU_out.IN1
src_b[3] => Add1.IN13
src_b[4] => Add0.IN28
src_b[4] => ALU_out.IN1
src_b[4] => ALU_out.IN1
src_b[4] => Add1.IN12
src_b[5] => Add0.IN27
src_b[5] => ALU_out.IN1
src_b[5] => ALU_out.IN1
src_b[5] => Add1.IN11
src_b[6] => Add0.IN26
src_b[6] => ALU_out.IN1
src_b[6] => ALU_out.IN1
src_b[6] => Add1.IN10
src_b[7] => Add0.IN25
src_b[7] => ALU_out.IN1
src_b[7] => ALU_out.IN1
src_b[7] => Add1.IN9
src_b[8] => Add0.IN24
src_b[8] => ALU_out.IN1
src_b[8] => ALU_out.IN1
src_b[8] => Add1.IN8
src_b[9] => Add0.IN23
src_b[9] => ALU_out.IN1
src_b[9] => ALU_out.IN1
src_b[9] => Add1.IN7
src_b[10] => Add0.IN22
src_b[10] => ALU_out.IN1
src_b[10] => ALU_out.IN1
src_b[10] => Add1.IN6
src_b[11] => Add0.IN21
src_b[11] => ALU_out.IN1
src_b[11] => ALU_out.IN1
src_b[11] => Add1.IN5
src_b[12] => Add0.IN20
src_b[12] => ALU_out.IN1
src_b[12] => ALU_out.IN1
src_b[12] => Add1.IN4
src_b[13] => Add0.IN19
src_b[13] => ALU_out.IN1
src_b[13] => ALU_out.IN1
src_b[13] => Add1.IN3
src_b[14] => Add0.IN18
src_b[14] => ALU_out.IN1
src_b[14] => ALU_out.IN1
src_b[14] => Add1.IN2
src_b[15] => Add0.IN17
src_b[15] => ALU_out.IN1
src_b[15] => ALU_out.IN1
src_b[15] => Add1.IN1
ALU_Control[0] => Mux0.IN5
ALU_Control[0] => Mux1.IN5
ALU_Control[0] => Mux2.IN5
ALU_Control[0] => Mux3.IN5
ALU_Control[0] => Mux4.IN5
ALU_Control[0] => Mux5.IN5
ALU_Control[0] => Mux6.IN5
ALU_Control[0] => Mux7.IN5
ALU_Control[0] => Mux8.IN5
ALU_Control[0] => Mux9.IN5
ALU_Control[0] => Mux10.IN5
ALU_Control[0] => Mux11.IN5
ALU_Control[0] => Mux12.IN5
ALU_Control[0] => Mux13.IN5
ALU_Control[0] => Mux14.IN5
ALU_Control[0] => Mux15.IN5
ALU_Control[1] => Mux0.IN4
ALU_Control[1] => Mux1.IN4
ALU_Control[1] => Mux2.IN4
ALU_Control[1] => Mux3.IN4
ALU_Control[1] => Mux4.IN4
ALU_Control[1] => Mux5.IN4
ALU_Control[1] => Mux6.IN4
ALU_Control[1] => Mux7.IN4
ALU_Control[1] => Mux8.IN4
ALU_Control[1] => Mux9.IN4
ALU_Control[1] => Mux10.IN4
ALU_Control[1] => Mux11.IN4
ALU_Control[1] => Mux12.IN4
ALU_Control[1] => Mux13.IN4
ALU_Control[1] => Mux14.IN4
ALU_Control[1] => Mux15.IN4
ALU_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|Multiplexer:pc_increment_multiplexer
control_signals[0] => Decoder0.IN0
data[0][0] => multiplexer_out.DATAA
data[0][1] => multiplexer_out.DATAA
data[0][2] => multiplexer_out.DATAA
data[0][3] => multiplexer_out.DATAA
data[0][4] => multiplexer_out.DATAA
data[0][5] => multiplexer_out.DATAA
data[0][6] => multiplexer_out.DATAA
data[0][7] => multiplexer_out.DATAA
data[0][8] => multiplexer_out.DATAA
data[0][9] => multiplexer_out.DATAA
data[0][10] => multiplexer_out.DATAA
data[0][11] => multiplexer_out.DATAA
data[0][12] => multiplexer_out.DATAA
data[0][13] => multiplexer_out.DATAA
data[0][14] => multiplexer_out.DATAA
data[0][15] => multiplexer_out.DATAA
data[1][0] => multiplexer_out.DATAB
data[1][1] => multiplexer_out.DATAB
data[1][2] => multiplexer_out.DATAB
data[1][3] => multiplexer_out.DATAB
data[1][4] => multiplexer_out.DATAB
data[1][5] => multiplexer_out.DATAB
data[1][6] => multiplexer_out.DATAB
data[1][7] => multiplexer_out.DATAB
data[1][8] => multiplexer_out.DATAB
data[1][9] => multiplexer_out.DATAB
data[1][10] => multiplexer_out.DATAB
data[1][11] => multiplexer_out.DATAB
data[1][12] => multiplexer_out.DATAB
data[1][13] => multiplexer_out.DATAB
data[1][14] => multiplexer_out.DATAB
data[1][15] => multiplexer_out.DATAB
multiplexer_out[0] <= multiplexer_out.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[1] <= multiplexer_out.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[2] <= multiplexer_out.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[3] <= multiplexer_out.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[4] <= multiplexer_out.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[5] <= multiplexer_out.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[6] <= multiplexer_out.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[7] <= multiplexer_out.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[8] <= multiplexer_out.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[9] <= multiplexer_out.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[10] <= multiplexer_out.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[11] <= multiplexer_out.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[12] <= multiplexer_out.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[13] <= multiplexer_out.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[14] <= multiplexer_out.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[15] <= multiplexer_out.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|ALU:pc_increment_adder
src_a[0] => Add0.IN16
src_a[0] => Add1.IN32
src_a[0] => ALU_out.IN0
src_a[0] => ALU_out.IN0
src_a[1] => Add0.IN15
src_a[1] => Add1.IN31
src_a[1] => ALU_out.IN0
src_a[1] => ALU_out.IN0
src_a[2] => Add0.IN14
src_a[2] => Add1.IN30
src_a[2] => ALU_out.IN0
src_a[2] => ALU_out.IN0
src_a[3] => Add0.IN13
src_a[3] => Add1.IN29
src_a[3] => ALU_out.IN0
src_a[3] => ALU_out.IN0
src_a[4] => Add0.IN12
src_a[4] => Add1.IN28
src_a[4] => ALU_out.IN0
src_a[4] => ALU_out.IN0
src_a[5] => Add0.IN11
src_a[5] => Add1.IN27
src_a[5] => ALU_out.IN0
src_a[5] => ALU_out.IN0
src_a[6] => Add0.IN10
src_a[6] => Add1.IN26
src_a[6] => ALU_out.IN0
src_a[6] => ALU_out.IN0
src_a[7] => Add0.IN9
src_a[7] => Add1.IN25
src_a[7] => ALU_out.IN0
src_a[7] => ALU_out.IN0
src_a[8] => Add0.IN8
src_a[8] => Add1.IN24
src_a[8] => ALU_out.IN0
src_a[8] => ALU_out.IN0
src_a[9] => Add0.IN7
src_a[9] => Add1.IN23
src_a[9] => ALU_out.IN0
src_a[9] => ALU_out.IN0
src_a[10] => Add0.IN6
src_a[10] => Add1.IN22
src_a[10] => ALU_out.IN0
src_a[10] => ALU_out.IN0
src_a[11] => Add0.IN5
src_a[11] => Add1.IN21
src_a[11] => ALU_out.IN0
src_a[11] => ALU_out.IN0
src_a[12] => Add0.IN4
src_a[12] => Add1.IN20
src_a[12] => ALU_out.IN0
src_a[12] => ALU_out.IN0
src_a[13] => Add0.IN3
src_a[13] => Add1.IN19
src_a[13] => ALU_out.IN0
src_a[13] => ALU_out.IN0
src_a[14] => Add0.IN2
src_a[14] => Add1.IN18
src_a[14] => ALU_out.IN0
src_a[14] => ALU_out.IN0
src_a[15] => Add0.IN1
src_a[15] => Add1.IN17
src_a[15] => ALU_out.IN0
src_a[15] => ALU_out.IN0
src_b[0] => Add0.IN32
src_b[0] => ALU_out.IN1
src_b[0] => ALU_out.IN1
src_b[0] => Add1.IN16
src_b[1] => Add0.IN31
src_b[1] => ALU_out.IN1
src_b[1] => ALU_out.IN1
src_b[1] => Add1.IN15
src_b[2] => Add0.IN30
src_b[2] => ALU_out.IN1
src_b[2] => ALU_out.IN1
src_b[2] => Add1.IN14
src_b[3] => Add0.IN29
src_b[3] => ALU_out.IN1
src_b[3] => ALU_out.IN1
src_b[3] => Add1.IN13
src_b[4] => Add0.IN28
src_b[4] => ALU_out.IN1
src_b[4] => ALU_out.IN1
src_b[4] => Add1.IN12
src_b[5] => Add0.IN27
src_b[5] => ALU_out.IN1
src_b[5] => ALU_out.IN1
src_b[5] => Add1.IN11
src_b[6] => Add0.IN26
src_b[6] => ALU_out.IN1
src_b[6] => ALU_out.IN1
src_b[6] => Add1.IN10
src_b[7] => Add0.IN25
src_b[7] => ALU_out.IN1
src_b[7] => ALU_out.IN1
src_b[7] => Add1.IN9
src_b[8] => Add0.IN24
src_b[8] => ALU_out.IN1
src_b[8] => ALU_out.IN1
src_b[8] => Add1.IN8
src_b[9] => Add0.IN23
src_b[9] => ALU_out.IN1
src_b[9] => ALU_out.IN1
src_b[9] => Add1.IN7
src_b[10] => Add0.IN22
src_b[10] => ALU_out.IN1
src_b[10] => ALU_out.IN1
src_b[10] => Add1.IN6
src_b[11] => Add0.IN21
src_b[11] => ALU_out.IN1
src_b[11] => ALU_out.IN1
src_b[11] => Add1.IN5
src_b[12] => Add0.IN20
src_b[12] => ALU_out.IN1
src_b[12] => ALU_out.IN1
src_b[12] => Add1.IN4
src_b[13] => Add0.IN19
src_b[13] => ALU_out.IN1
src_b[13] => ALU_out.IN1
src_b[13] => Add1.IN3
src_b[14] => Add0.IN18
src_b[14] => ALU_out.IN1
src_b[14] => ALU_out.IN1
src_b[14] => Add1.IN2
src_b[15] => Add0.IN17
src_b[15] => ALU_out.IN1
src_b[15] => ALU_out.IN1
src_b[15] => Add1.IN1
ALU_Control[0] => Mux0.IN5
ALU_Control[0] => Mux1.IN5
ALU_Control[0] => Mux2.IN5
ALU_Control[0] => Mux3.IN5
ALU_Control[0] => Mux4.IN5
ALU_Control[0] => Mux5.IN5
ALU_Control[0] => Mux6.IN5
ALU_Control[0] => Mux7.IN5
ALU_Control[0] => Mux8.IN5
ALU_Control[0] => Mux9.IN5
ALU_Control[0] => Mux10.IN5
ALU_Control[0] => Mux11.IN5
ALU_Control[0] => Mux12.IN5
ALU_Control[0] => Mux13.IN5
ALU_Control[0] => Mux14.IN5
ALU_Control[0] => Mux15.IN5
ALU_Control[1] => Mux0.IN4
ALU_Control[1] => Mux1.IN4
ALU_Control[1] => Mux2.IN4
ALU_Control[1] => Mux3.IN4
ALU_Control[1] => Mux4.IN4
ALU_Control[1] => Mux5.IN4
ALU_Control[1] => Mux6.IN4
ALU_Control[1] => Mux7.IN4
ALU_Control[1] => Mux8.IN4
ALU_Control[1] => Mux9.IN4
ALU_Control[1] => Mux10.IN4
ALU_Control[1] => Mux11.IN4
ALU_Control[1] => Mux12.IN4
ALU_Control[1] => Mux13.IN4
ALU_Control[1] => Mux14.IN4
ALU_Control[1] => Mux15.IN4
ALU_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|General_Purpose_Register_File:register_file_0
clk => registers[0][0].CLK
clk => registers[0][1].CLK
clk => registers[0][2].CLK
clk => registers[0][3].CLK
clk => registers[0][4].CLK
clk => registers[0][5].CLK
clk => registers[0][6].CLK
clk => registers[0][7].CLK
clk => registers[0][8].CLK
clk => registers[0][9].CLK
clk => registers[0][10].CLK
clk => registers[0][11].CLK
clk => registers[0][12].CLK
clk => registers[0][13].CLK
clk => registers[0][14].CLK
clk => registers[0][15].CLK
clk => registers[1][0].CLK
clk => registers[1][1].CLK
clk => registers[1][2].CLK
clk => registers[1][3].CLK
clk => registers[1][4].CLK
clk => registers[1][5].CLK
clk => registers[1][6].CLK
clk => registers[1][7].CLK
clk => registers[1][8].CLK
clk => registers[1][9].CLK
clk => registers[1][10].CLK
clk => registers[1][11].CLK
clk => registers[1][12].CLK
clk => registers[1][13].CLK
clk => registers[1][14].CLK
clk => registers[1][15].CLK
clk => registers[2][0].CLK
clk => registers[2][1].CLK
clk => registers[2][2].CLK
clk => registers[2][3].CLK
clk => registers[2][4].CLK
clk => registers[2][5].CLK
clk => registers[2][6].CLK
clk => registers[2][7].CLK
clk => registers[2][8].CLK
clk => registers[2][9].CLK
clk => registers[2][10].CLK
clk => registers[2][11].CLK
clk => registers[2][12].CLK
clk => registers[2][13].CLK
clk => registers[2][14].CLK
clk => registers[2][15].CLK
clk => registers[3][0].CLK
clk => registers[3][1].CLK
clk => registers[3][2].CLK
clk => registers[3][3].CLK
clk => registers[3][4].CLK
clk => registers[3][5].CLK
clk => registers[3][6].CLK
clk => registers[3][7].CLK
clk => registers[3][8].CLK
clk => registers[3][9].CLK
clk => registers[3][10].CLK
clk => registers[3][11].CLK
clk => registers[3][12].CLK
clk => registers[3][13].CLK
clk => registers[3][14].CLK
clk => registers[3][15].CLK
clk => registers[4][0].CLK
clk => registers[4][1].CLK
clk => registers[4][2].CLK
clk => registers[4][3].CLK
clk => registers[4][4].CLK
clk => registers[4][5].CLK
clk => registers[4][6].CLK
clk => registers[4][7].CLK
clk => registers[4][8].CLK
clk => registers[4][9].CLK
clk => registers[4][10].CLK
clk => registers[4][11].CLK
clk => registers[4][12].CLK
clk => registers[4][13].CLK
clk => registers[4][14].CLK
clk => registers[4][15].CLK
clk => registers[5][0].CLK
clk => registers[5][1].CLK
clk => registers[5][2].CLK
clk => registers[5][3].CLK
clk => registers[5][4].CLK
clk => registers[5][5].CLK
clk => registers[5][6].CLK
clk => registers[5][7].CLK
clk => registers[5][8].CLK
clk => registers[5][9].CLK
clk => registers[5][10].CLK
clk => registers[5][11].CLK
clk => registers[5][12].CLK
clk => registers[5][13].CLK
clk => registers[5][14].CLK
clk => registers[5][15].CLK
clk => registers[6][0].CLK
clk => registers[6][1].CLK
clk => registers[6][2].CLK
clk => registers[6][3].CLK
clk => registers[6][4].CLK
clk => registers[6][5].CLK
clk => registers[6][6].CLK
clk => registers[6][7].CLK
clk => registers[6][8].CLK
clk => registers[6][9].CLK
clk => registers[6][10].CLK
clk => registers[6][11].CLK
clk => registers[6][12].CLK
clk => registers[6][13].CLK
clk => registers[6][14].CLK
clk => registers[6][15].CLK
clk => registers[7][0].CLK
clk => registers[7][1].CLK
clk => registers[7][2].CLK
clk => registers[7][3].CLK
clk => registers[7][4].CLK
clk => registers[7][5].CLK
clk => registers[7][6].CLK
clk => registers[7][7].CLK
clk => registers[7][8].CLK
clk => registers[7][9].CLK
clk => registers[7][10].CLK
clk => registers[7][11].CLK
clk => registers[7][12].CLK
clk => registers[7][13].CLK
clk => registers[7][14].CLK
clk => registers[7][15].CLK
clk => registers[8][0].CLK
clk => registers[8][1].CLK
clk => registers[8][2].CLK
clk => registers[8][3].CLK
clk => registers[8][4].CLK
clk => registers[8][5].CLK
clk => registers[8][6].CLK
clk => registers[8][7].CLK
clk => registers[8][8].CLK
clk => registers[8][9].CLK
clk => registers[8][10].CLK
clk => registers[8][11].CLK
clk => registers[8][12].CLK
clk => registers[8][13].CLK
clk => registers[8][14].CLK
clk => registers[8][15].CLK
clk => registers[9][0].CLK
clk => registers[9][1].CLK
clk => registers[9][2].CLK
clk => registers[9][3].CLK
clk => registers[9][4].CLK
clk => registers[9][5].CLK
clk => registers[9][6].CLK
clk => registers[9][7].CLK
clk => registers[9][8].CLK
clk => registers[9][9].CLK
clk => registers[9][10].CLK
clk => registers[9][11].CLK
clk => registers[9][12].CLK
clk => registers[9][13].CLK
clk => registers[9][14].CLK
clk => registers[9][15].CLK
clk => registers[10][0].CLK
clk => registers[10][1].CLK
clk => registers[10][2].CLK
clk => registers[10][3].CLK
clk => registers[10][4].CLK
clk => registers[10][5].CLK
clk => registers[10][6].CLK
clk => registers[10][7].CLK
clk => registers[10][8].CLK
clk => registers[10][9].CLK
clk => registers[10][10].CLK
clk => registers[10][11].CLK
clk => registers[10][12].CLK
clk => registers[10][13].CLK
clk => registers[10][14].CLK
clk => registers[10][15].CLK
clk => registers[11][0].CLK
clk => registers[11][1].CLK
clk => registers[11][2].CLK
clk => registers[11][3].CLK
clk => registers[11][4].CLK
clk => registers[11][5].CLK
clk => registers[11][6].CLK
clk => registers[11][7].CLK
clk => registers[11][8].CLK
clk => registers[11][9].CLK
clk => registers[11][10].CLK
clk => registers[11][11].CLK
clk => registers[11][12].CLK
clk => registers[11][13].CLK
clk => registers[11][14].CLK
clk => registers[11][15].CLK
clk => registers[12][0].CLK
clk => registers[12][1].CLK
clk => registers[12][2].CLK
clk => registers[12][3].CLK
clk => registers[12][4].CLK
clk => registers[12][5].CLK
clk => registers[12][6].CLK
clk => registers[12][7].CLK
clk => registers[12][8].CLK
clk => registers[12][9].CLK
clk => registers[12][10].CLK
clk => registers[12][11].CLK
clk => registers[12][12].CLK
clk => registers[12][13].CLK
clk => registers[12][14].CLK
clk => registers[12][15].CLK
clk => registers[13][0].CLK
clk => registers[13][1].CLK
clk => registers[13][2].CLK
clk => registers[13][3].CLK
clk => registers[13][4].CLK
clk => registers[13][5].CLK
clk => registers[13][6].CLK
clk => registers[13][7].CLK
clk => registers[13][8].CLK
clk => registers[13][9].CLK
clk => registers[13][10].CLK
clk => registers[13][11].CLK
clk => registers[13][12].CLK
clk => registers[13][13].CLK
clk => registers[13][14].CLK
clk => registers[13][15].CLK
clk => registers[14][0].CLK
clk => registers[14][1].CLK
clk => registers[14][2].CLK
clk => registers[14][3].CLK
clk => registers[14][4].CLK
clk => registers[14][5].CLK
clk => registers[14][6].CLK
clk => registers[14][7].CLK
clk => registers[14][8].CLK
clk => registers[14][9].CLK
clk => registers[14][10].CLK
clk => registers[14][11].CLK
clk => registers[14][12].CLK
clk => registers[14][13].CLK
clk => registers[14][14].CLK
clk => registers[14][15].CLK
clk => registers[15][0].CLK
clk => registers[15][1].CLK
clk => registers[15][2].CLK
clk => registers[15][3].CLK
clk => registers[15][4].CLK
clk => registers[15][5].CLK
clk => registers[15][6].CLK
clk => registers[15][7].CLK
clk => registers[15][8].CLK
clk => registers[15][9].CLK
clk => registers[15][10].CLK
clk => registers[15][11].CLK
clk => registers[15][12].CLK
clk => registers[15][13].CLK
clk => registers[15][14].CLK
clk => registers[15][15].CLK
clk => registers[16][0].CLK
clk => registers[16][1].CLK
clk => registers[16][2].CLK
clk => registers[16][3].CLK
clk => registers[16][4].CLK
clk => registers[16][5].CLK
clk => registers[16][6].CLK
clk => registers[16][7].CLK
clk => registers[16][8].CLK
clk => registers[16][9].CLK
clk => registers[16][10].CLK
clk => registers[16][11].CLK
clk => registers[16][12].CLK
clk => registers[16][13].CLK
clk => registers[16][14].CLK
clk => registers[16][15].CLK
clk => registers[17][0].CLK
clk => registers[17][1].CLK
clk => registers[17][2].CLK
clk => registers[17][3].CLK
clk => registers[17][4].CLK
clk => registers[17][5].CLK
clk => registers[17][6].CLK
clk => registers[17][7].CLK
clk => registers[17][8].CLK
clk => registers[17][9].CLK
clk => registers[17][10].CLK
clk => registers[17][11].CLK
clk => registers[17][12].CLK
clk => registers[17][13].CLK
clk => registers[17][14].CLK
clk => registers[17][15].CLK
clk => registers[18][0].CLK
clk => registers[18][1].CLK
clk => registers[18][2].CLK
clk => registers[18][3].CLK
clk => registers[18][4].CLK
clk => registers[18][5].CLK
clk => registers[18][6].CLK
clk => registers[18][7].CLK
clk => registers[18][8].CLK
clk => registers[18][9].CLK
clk => registers[18][10].CLK
clk => registers[18][11].CLK
clk => registers[18][12].CLK
clk => registers[18][13].CLK
clk => registers[18][14].CLK
clk => registers[18][15].CLK
clk => registers[19][0].CLK
clk => registers[19][1].CLK
clk => registers[19][2].CLK
clk => registers[19][3].CLK
clk => registers[19][4].CLK
clk => registers[19][5].CLK
clk => registers[19][6].CLK
clk => registers[19][7].CLK
clk => registers[19][8].CLK
clk => registers[19][9].CLK
clk => registers[19][10].CLK
clk => registers[19][11].CLK
clk => registers[19][12].CLK
clk => registers[19][13].CLK
clk => registers[19][14].CLK
clk => registers[19][15].CLK
clk => registers[20][0].CLK
clk => registers[20][1].CLK
clk => registers[20][2].CLK
clk => registers[20][3].CLK
clk => registers[20][4].CLK
clk => registers[20][5].CLK
clk => registers[20][6].CLK
clk => registers[20][7].CLK
clk => registers[20][8].CLK
clk => registers[20][9].CLK
clk => registers[20][10].CLK
clk => registers[20][11].CLK
clk => registers[20][12].CLK
clk => registers[20][13].CLK
clk => registers[20][14].CLK
clk => registers[20][15].CLK
clk => registers[21][0].CLK
clk => registers[21][1].CLK
clk => registers[21][2].CLK
clk => registers[21][3].CLK
clk => registers[21][4].CLK
clk => registers[21][5].CLK
clk => registers[21][6].CLK
clk => registers[21][7].CLK
clk => registers[21][8].CLK
clk => registers[21][9].CLK
clk => registers[21][10].CLK
clk => registers[21][11].CLK
clk => registers[21][12].CLK
clk => registers[21][13].CLK
clk => registers[21][14].CLK
clk => registers[21][15].CLK
clk => registers[22][0].CLK
clk => registers[22][1].CLK
clk => registers[22][2].CLK
clk => registers[22][3].CLK
clk => registers[22][4].CLK
clk => registers[22][5].CLK
clk => registers[22][6].CLK
clk => registers[22][7].CLK
clk => registers[22][8].CLK
clk => registers[22][9].CLK
clk => registers[22][10].CLK
clk => registers[22][11].CLK
clk => registers[22][12].CLK
clk => registers[22][13].CLK
clk => registers[22][14].CLK
clk => registers[22][15].CLK
clk => registers[23][0].CLK
clk => registers[23][1].CLK
clk => registers[23][2].CLK
clk => registers[23][3].CLK
clk => registers[23][4].CLK
clk => registers[23][5].CLK
clk => registers[23][6].CLK
clk => registers[23][7].CLK
clk => registers[23][8].CLK
clk => registers[23][9].CLK
clk => registers[23][10].CLK
clk => registers[23][11].CLK
clk => registers[23][12].CLK
clk => registers[23][13].CLK
clk => registers[23][14].CLK
clk => registers[23][15].CLK
clk => registers[24][0].CLK
clk => registers[24][1].CLK
clk => registers[24][2].CLK
clk => registers[24][3].CLK
clk => registers[24][4].CLK
clk => registers[24][5].CLK
clk => registers[24][6].CLK
clk => registers[24][7].CLK
clk => registers[24][8].CLK
clk => registers[24][9].CLK
clk => registers[24][10].CLK
clk => registers[24][11].CLK
clk => registers[24][12].CLK
clk => registers[24][13].CLK
clk => registers[24][14].CLK
clk => registers[24][15].CLK
clk => registers[25][0].CLK
clk => registers[25][1].CLK
clk => registers[25][2].CLK
clk => registers[25][3].CLK
clk => registers[25][4].CLK
clk => registers[25][5].CLK
clk => registers[25][6].CLK
clk => registers[25][7].CLK
clk => registers[25][8].CLK
clk => registers[25][9].CLK
clk => registers[25][10].CLK
clk => registers[25][11].CLK
clk => registers[25][12].CLK
clk => registers[25][13].CLK
clk => registers[25][14].CLK
clk => registers[25][15].CLK
clk => registers[26][0].CLK
clk => registers[26][1].CLK
clk => registers[26][2].CLK
clk => registers[26][3].CLK
clk => registers[26][4].CLK
clk => registers[26][5].CLK
clk => registers[26][6].CLK
clk => registers[26][7].CLK
clk => registers[26][8].CLK
clk => registers[26][9].CLK
clk => registers[26][10].CLK
clk => registers[26][11].CLK
clk => registers[26][12].CLK
clk => registers[26][13].CLK
clk => registers[26][14].CLK
clk => registers[26][15].CLK
clk => registers[27][0].CLK
clk => registers[27][1].CLK
clk => registers[27][2].CLK
clk => registers[27][3].CLK
clk => registers[27][4].CLK
clk => registers[27][5].CLK
clk => registers[27][6].CLK
clk => registers[27][7].CLK
clk => registers[27][8].CLK
clk => registers[27][9].CLK
clk => registers[27][10].CLK
clk => registers[27][11].CLK
clk => registers[27][12].CLK
clk => registers[27][13].CLK
clk => registers[27][14].CLK
clk => registers[27][15].CLK
clk => registers[28][0].CLK
clk => registers[28][1].CLK
clk => registers[28][2].CLK
clk => registers[28][3].CLK
clk => registers[28][4].CLK
clk => registers[28][5].CLK
clk => registers[28][6].CLK
clk => registers[28][7].CLK
clk => registers[28][8].CLK
clk => registers[28][9].CLK
clk => registers[28][10].CLK
clk => registers[28][11].CLK
clk => registers[28][12].CLK
clk => registers[28][13].CLK
clk => registers[28][14].CLK
clk => registers[28][15].CLK
clk => registers[29][0].CLK
clk => registers[29][1].CLK
clk => registers[29][2].CLK
clk => registers[29][3].CLK
clk => registers[29][4].CLK
clk => registers[29][5].CLK
clk => registers[29][6].CLK
clk => registers[29][7].CLK
clk => registers[29][8].CLK
clk => registers[29][9].CLK
clk => registers[29][10].CLK
clk => registers[29][11].CLK
clk => registers[29][12].CLK
clk => registers[29][13].CLK
clk => registers[29][14].CLK
clk => registers[29][15].CLK
clk => registers[30][0].CLK
clk => registers[30][1].CLK
clk => registers[30][2].CLK
clk => registers[30][3].CLK
clk => registers[30][4].CLK
clk => registers[30][5].CLK
clk => registers[30][6].CLK
clk => registers[30][7].CLK
clk => registers[30][8].CLK
clk => registers[30][9].CLK
clk => registers[30][10].CLK
clk => registers[30][11].CLK
clk => registers[30][12].CLK
clk => registers[30][13].CLK
clk => registers[30][14].CLK
clk => registers[30][15].CLK
clk => registers[31][0].CLK
clk => registers[31][1].CLK
clk => registers[31][2].CLK
clk => registers[31][3].CLK
clk => registers[31][4].CLK
clk => registers[31][5].CLK
clk => registers[31][6].CLK
clk => registers[31][7].CLK
clk => registers[31][8].CLK
clk => registers[31][9].CLK
clk => registers[31][10].CLK
clk => registers[31][11].CLK
clk => registers[31][12].CLK
clk => registers[31][13].CLK
clk => registers[31][14].CLK
clk => registers[31][15].CLK
general_register_write_enable => registers.OUTPUTSELECT
general_register_write_enable => registers.OUTPUTSELECT
general_register_write_enable => registers.OUTPUTSELECT
general_register_write_enable => registers.OUTPUTSELECT
general_register_write_enable => registers.OUTPUTSELECT
general_register_write_enable => registers.OUTPUTSELECT
general_register_write_enable => registers.OUTPUTSELECT
general_register_write_enable => registers.OUTPUTSELECT
general_register_write_enable => registers.OUTPUTSELECT
general_register_write_enable => registers.OUTPUTSELECT
general_register_write_enable => registers.OUTPUTSELECT
general_register_write_enable => registers.OUTPUTSELECT
general_register_write_enable => registers.OUTPUTSELECT
general_register_write_enable => registers.OUTPUTSELECT
general_register_write_enable => registers.OUTPUTSELECT
general_register_write_enable => registers.OUTPUTSELECT
general_register_write_enable => registers[1][0].ENA
general_register_write_enable => registers[1][1].ENA
general_register_write_enable => registers[1][2].ENA
general_register_write_enable => registers[1][3].ENA
general_register_write_enable => registers[1][4].ENA
general_register_write_enable => registers[1][5].ENA
general_register_write_enable => registers[1][6].ENA
general_register_write_enable => registers[1][7].ENA
general_register_write_enable => registers[1][8].ENA
general_register_write_enable => registers[1][9].ENA
general_register_write_enable => registers[1][10].ENA
general_register_write_enable => registers[1][11].ENA
general_register_write_enable => registers[1][12].ENA
general_register_write_enable => registers[1][13].ENA
general_register_write_enable => registers[1][14].ENA
general_register_write_enable => registers[1][15].ENA
general_register_write_enable => registers[2][0].ENA
general_register_write_enable => registers[2][1].ENA
general_register_write_enable => registers[2][2].ENA
general_register_write_enable => registers[2][3].ENA
general_register_write_enable => registers[2][4].ENA
general_register_write_enable => registers[2][5].ENA
general_register_write_enable => registers[2][6].ENA
general_register_write_enable => registers[2][7].ENA
general_register_write_enable => registers[2][8].ENA
general_register_write_enable => registers[2][9].ENA
general_register_write_enable => registers[2][10].ENA
general_register_write_enable => registers[2][11].ENA
general_register_write_enable => registers[2][12].ENA
general_register_write_enable => registers[2][13].ENA
general_register_write_enable => registers[2][14].ENA
general_register_write_enable => registers[2][15].ENA
general_register_write_enable => registers[3][0].ENA
general_register_write_enable => registers[3][1].ENA
general_register_write_enable => registers[3][2].ENA
general_register_write_enable => registers[3][3].ENA
general_register_write_enable => registers[3][4].ENA
general_register_write_enable => registers[3][5].ENA
general_register_write_enable => registers[3][6].ENA
general_register_write_enable => registers[3][7].ENA
general_register_write_enable => registers[3][8].ENA
general_register_write_enable => registers[3][9].ENA
general_register_write_enable => registers[3][10].ENA
general_register_write_enable => registers[3][11].ENA
general_register_write_enable => registers[3][12].ENA
general_register_write_enable => registers[3][13].ENA
general_register_write_enable => registers[3][14].ENA
general_register_write_enable => registers[3][15].ENA
general_register_write_enable => registers[4][0].ENA
general_register_write_enable => registers[4][1].ENA
general_register_write_enable => registers[4][2].ENA
general_register_write_enable => registers[4][3].ENA
general_register_write_enable => registers[4][4].ENA
general_register_write_enable => registers[4][5].ENA
general_register_write_enable => registers[4][6].ENA
general_register_write_enable => registers[4][7].ENA
general_register_write_enable => registers[4][8].ENA
general_register_write_enable => registers[4][9].ENA
general_register_write_enable => registers[4][10].ENA
general_register_write_enable => registers[4][11].ENA
general_register_write_enable => registers[4][12].ENA
general_register_write_enable => registers[4][13].ENA
general_register_write_enable => registers[4][14].ENA
general_register_write_enable => registers[4][15].ENA
general_register_write_enable => registers[5][0].ENA
general_register_write_enable => registers[5][1].ENA
general_register_write_enable => registers[5][2].ENA
general_register_write_enable => registers[5][3].ENA
general_register_write_enable => registers[5][4].ENA
general_register_write_enable => registers[5][5].ENA
general_register_write_enable => registers[5][6].ENA
general_register_write_enable => registers[5][7].ENA
general_register_write_enable => registers[5][8].ENA
general_register_write_enable => registers[5][9].ENA
general_register_write_enable => registers[5][10].ENA
general_register_write_enable => registers[5][11].ENA
general_register_write_enable => registers[5][12].ENA
general_register_write_enable => registers[5][13].ENA
general_register_write_enable => registers[5][14].ENA
general_register_write_enable => registers[5][15].ENA
general_register_write_enable => registers[6][0].ENA
general_register_write_enable => registers[6][1].ENA
general_register_write_enable => registers[6][2].ENA
general_register_write_enable => registers[6][3].ENA
general_register_write_enable => registers[6][4].ENA
general_register_write_enable => registers[6][5].ENA
general_register_write_enable => registers[6][6].ENA
general_register_write_enable => registers[6][7].ENA
general_register_write_enable => registers[6][8].ENA
general_register_write_enable => registers[6][9].ENA
general_register_write_enable => registers[6][10].ENA
general_register_write_enable => registers[6][11].ENA
general_register_write_enable => registers[6][12].ENA
general_register_write_enable => registers[6][13].ENA
general_register_write_enable => registers[6][14].ENA
general_register_write_enable => registers[6][15].ENA
general_register_write_enable => registers[7][0].ENA
general_register_write_enable => registers[7][1].ENA
general_register_write_enable => registers[7][2].ENA
general_register_write_enable => registers[7][3].ENA
general_register_write_enable => registers[7][4].ENA
general_register_write_enable => registers[7][5].ENA
general_register_write_enable => registers[7][6].ENA
general_register_write_enable => registers[7][7].ENA
general_register_write_enable => registers[7][8].ENA
general_register_write_enable => registers[7][9].ENA
general_register_write_enable => registers[7][10].ENA
general_register_write_enable => registers[7][11].ENA
general_register_write_enable => registers[7][12].ENA
general_register_write_enable => registers[7][13].ENA
general_register_write_enable => registers[7][14].ENA
general_register_write_enable => registers[7][15].ENA
general_register_write_enable => registers[8][0].ENA
general_register_write_enable => registers[8][1].ENA
general_register_write_enable => registers[8][2].ENA
general_register_write_enable => registers[8][3].ENA
general_register_write_enable => registers[8][4].ENA
general_register_write_enable => registers[8][5].ENA
general_register_write_enable => registers[8][6].ENA
general_register_write_enable => registers[8][7].ENA
general_register_write_enable => registers[8][8].ENA
general_register_write_enable => registers[8][9].ENA
general_register_write_enable => registers[8][10].ENA
general_register_write_enable => registers[8][11].ENA
general_register_write_enable => registers[8][12].ENA
general_register_write_enable => registers[8][13].ENA
general_register_write_enable => registers[8][14].ENA
general_register_write_enable => registers[8][15].ENA
general_register_write_enable => registers[9][0].ENA
general_register_write_enable => registers[9][1].ENA
general_register_write_enable => registers[9][2].ENA
general_register_write_enable => registers[9][3].ENA
general_register_write_enable => registers[9][4].ENA
general_register_write_enable => registers[9][5].ENA
general_register_write_enable => registers[9][6].ENA
general_register_write_enable => registers[9][7].ENA
general_register_write_enable => registers[9][8].ENA
general_register_write_enable => registers[9][9].ENA
general_register_write_enable => registers[9][10].ENA
general_register_write_enable => registers[9][11].ENA
general_register_write_enable => registers[9][12].ENA
general_register_write_enable => registers[9][13].ENA
general_register_write_enable => registers[9][14].ENA
general_register_write_enable => registers[9][15].ENA
general_register_write_enable => registers[10][0].ENA
general_register_write_enable => registers[10][1].ENA
general_register_write_enable => registers[10][2].ENA
general_register_write_enable => registers[10][3].ENA
general_register_write_enable => registers[10][4].ENA
general_register_write_enable => registers[10][5].ENA
general_register_write_enable => registers[10][6].ENA
general_register_write_enable => registers[10][7].ENA
general_register_write_enable => registers[10][8].ENA
general_register_write_enable => registers[10][9].ENA
general_register_write_enable => registers[10][10].ENA
general_register_write_enable => registers[10][11].ENA
general_register_write_enable => registers[10][12].ENA
general_register_write_enable => registers[10][13].ENA
general_register_write_enable => registers[10][14].ENA
general_register_write_enable => registers[10][15].ENA
general_register_write_enable => registers[11][0].ENA
general_register_write_enable => registers[11][1].ENA
general_register_write_enable => registers[11][2].ENA
general_register_write_enable => registers[11][3].ENA
general_register_write_enable => registers[11][4].ENA
general_register_write_enable => registers[11][5].ENA
general_register_write_enable => registers[11][6].ENA
general_register_write_enable => registers[11][7].ENA
general_register_write_enable => registers[11][8].ENA
general_register_write_enable => registers[11][9].ENA
general_register_write_enable => registers[11][10].ENA
general_register_write_enable => registers[11][11].ENA
general_register_write_enable => registers[11][12].ENA
general_register_write_enable => registers[11][13].ENA
general_register_write_enable => registers[11][14].ENA
general_register_write_enable => registers[11][15].ENA
general_register_write_enable => registers[12][0].ENA
general_register_write_enable => registers[12][1].ENA
general_register_write_enable => registers[12][2].ENA
general_register_write_enable => registers[12][3].ENA
general_register_write_enable => registers[12][4].ENA
general_register_write_enable => registers[12][5].ENA
general_register_write_enable => registers[12][6].ENA
general_register_write_enable => registers[12][7].ENA
general_register_write_enable => registers[12][8].ENA
general_register_write_enable => registers[12][9].ENA
general_register_write_enable => registers[12][10].ENA
general_register_write_enable => registers[12][11].ENA
general_register_write_enable => registers[12][12].ENA
general_register_write_enable => registers[12][13].ENA
general_register_write_enable => registers[12][14].ENA
general_register_write_enable => registers[12][15].ENA
general_register_write_enable => registers[13][0].ENA
general_register_write_enable => registers[13][1].ENA
general_register_write_enable => registers[13][2].ENA
general_register_write_enable => registers[13][3].ENA
general_register_write_enable => registers[13][4].ENA
general_register_write_enable => registers[13][5].ENA
general_register_write_enable => registers[13][6].ENA
general_register_write_enable => registers[13][7].ENA
general_register_write_enable => registers[13][8].ENA
general_register_write_enable => registers[13][9].ENA
general_register_write_enable => registers[13][10].ENA
general_register_write_enable => registers[13][11].ENA
general_register_write_enable => registers[13][12].ENA
general_register_write_enable => registers[13][13].ENA
general_register_write_enable => registers[13][14].ENA
general_register_write_enable => registers[13][15].ENA
general_register_write_enable => registers[14][0].ENA
general_register_write_enable => registers[14][1].ENA
general_register_write_enable => registers[14][2].ENA
general_register_write_enable => registers[14][3].ENA
general_register_write_enable => registers[14][4].ENA
general_register_write_enable => registers[14][5].ENA
general_register_write_enable => registers[14][6].ENA
general_register_write_enable => registers[14][7].ENA
general_register_write_enable => registers[14][8].ENA
general_register_write_enable => registers[14][9].ENA
general_register_write_enable => registers[14][10].ENA
general_register_write_enable => registers[14][11].ENA
general_register_write_enable => registers[14][12].ENA
general_register_write_enable => registers[14][13].ENA
general_register_write_enable => registers[14][14].ENA
general_register_write_enable => registers[14][15].ENA
general_register_write_enable => registers[15][0].ENA
general_register_write_enable => registers[15][1].ENA
general_register_write_enable => registers[15][2].ENA
general_register_write_enable => registers[15][3].ENA
general_register_write_enable => registers[15][4].ENA
general_register_write_enable => registers[15][5].ENA
general_register_write_enable => registers[15][6].ENA
general_register_write_enable => registers[15][7].ENA
general_register_write_enable => registers[15][8].ENA
general_register_write_enable => registers[15][9].ENA
general_register_write_enable => registers[15][10].ENA
general_register_write_enable => registers[15][11].ENA
general_register_write_enable => registers[15][12].ENA
general_register_write_enable => registers[15][13].ENA
general_register_write_enable => registers[15][14].ENA
general_register_write_enable => registers[15][15].ENA
general_register_write_enable => registers[16][0].ENA
general_register_write_enable => registers[16][1].ENA
general_register_write_enable => registers[16][2].ENA
general_register_write_enable => registers[16][3].ENA
general_register_write_enable => registers[16][4].ENA
general_register_write_enable => registers[16][5].ENA
general_register_write_enable => registers[16][6].ENA
general_register_write_enable => registers[16][7].ENA
general_register_write_enable => registers[16][8].ENA
general_register_write_enable => registers[16][9].ENA
general_register_write_enable => registers[16][10].ENA
general_register_write_enable => registers[16][11].ENA
general_register_write_enable => registers[16][12].ENA
general_register_write_enable => registers[16][13].ENA
general_register_write_enable => registers[16][14].ENA
general_register_write_enable => registers[16][15].ENA
general_register_write_enable => registers[17][0].ENA
general_register_write_enable => registers[17][1].ENA
general_register_write_enable => registers[17][2].ENA
general_register_write_enable => registers[17][3].ENA
general_register_write_enable => registers[17][4].ENA
general_register_write_enable => registers[17][5].ENA
general_register_write_enable => registers[17][6].ENA
general_register_write_enable => registers[17][7].ENA
general_register_write_enable => registers[17][8].ENA
general_register_write_enable => registers[17][9].ENA
general_register_write_enable => registers[17][10].ENA
general_register_write_enable => registers[17][11].ENA
general_register_write_enable => registers[17][12].ENA
general_register_write_enable => registers[17][13].ENA
general_register_write_enable => registers[17][14].ENA
general_register_write_enable => registers[17][15].ENA
general_register_write_enable => registers[18][0].ENA
general_register_write_enable => registers[18][1].ENA
general_register_write_enable => registers[18][2].ENA
general_register_write_enable => registers[18][3].ENA
general_register_write_enable => registers[18][4].ENA
general_register_write_enable => registers[18][5].ENA
general_register_write_enable => registers[18][6].ENA
general_register_write_enable => registers[18][7].ENA
general_register_write_enable => registers[18][8].ENA
general_register_write_enable => registers[18][9].ENA
general_register_write_enable => registers[18][10].ENA
general_register_write_enable => registers[18][11].ENA
general_register_write_enable => registers[18][12].ENA
general_register_write_enable => registers[18][13].ENA
general_register_write_enable => registers[18][14].ENA
general_register_write_enable => registers[18][15].ENA
general_register_write_enable => registers[19][0].ENA
general_register_write_enable => registers[19][1].ENA
general_register_write_enable => registers[19][2].ENA
general_register_write_enable => registers[19][3].ENA
general_register_write_enable => registers[19][4].ENA
general_register_write_enable => registers[19][5].ENA
general_register_write_enable => registers[19][6].ENA
general_register_write_enable => registers[19][7].ENA
general_register_write_enable => registers[19][8].ENA
general_register_write_enable => registers[19][9].ENA
general_register_write_enable => registers[19][10].ENA
general_register_write_enable => registers[19][11].ENA
general_register_write_enable => registers[19][12].ENA
general_register_write_enable => registers[19][13].ENA
general_register_write_enable => registers[19][14].ENA
general_register_write_enable => registers[19][15].ENA
general_register_write_enable => registers[20][0].ENA
general_register_write_enable => registers[20][1].ENA
general_register_write_enable => registers[20][2].ENA
general_register_write_enable => registers[20][3].ENA
general_register_write_enable => registers[20][4].ENA
general_register_write_enable => registers[20][5].ENA
general_register_write_enable => registers[20][6].ENA
general_register_write_enable => registers[20][7].ENA
general_register_write_enable => registers[20][8].ENA
general_register_write_enable => registers[20][9].ENA
general_register_write_enable => registers[20][10].ENA
general_register_write_enable => registers[20][11].ENA
general_register_write_enable => registers[20][12].ENA
general_register_write_enable => registers[20][13].ENA
general_register_write_enable => registers[20][14].ENA
general_register_write_enable => registers[20][15].ENA
general_register_write_enable => registers[21][0].ENA
general_register_write_enable => registers[21][1].ENA
general_register_write_enable => registers[21][2].ENA
general_register_write_enable => registers[21][3].ENA
general_register_write_enable => registers[21][4].ENA
general_register_write_enable => registers[21][5].ENA
general_register_write_enable => registers[21][6].ENA
general_register_write_enable => registers[21][7].ENA
general_register_write_enable => registers[21][8].ENA
general_register_write_enable => registers[21][9].ENA
general_register_write_enable => registers[21][10].ENA
general_register_write_enable => registers[21][11].ENA
general_register_write_enable => registers[21][12].ENA
general_register_write_enable => registers[21][13].ENA
general_register_write_enable => registers[21][14].ENA
general_register_write_enable => registers[21][15].ENA
general_register_write_enable => registers[22][0].ENA
general_register_write_enable => registers[22][1].ENA
general_register_write_enable => registers[22][2].ENA
general_register_write_enable => registers[22][3].ENA
general_register_write_enable => registers[22][4].ENA
general_register_write_enable => registers[22][5].ENA
general_register_write_enable => registers[22][6].ENA
general_register_write_enable => registers[22][7].ENA
general_register_write_enable => registers[22][8].ENA
general_register_write_enable => registers[22][9].ENA
general_register_write_enable => registers[22][10].ENA
general_register_write_enable => registers[22][11].ENA
general_register_write_enable => registers[22][12].ENA
general_register_write_enable => registers[22][13].ENA
general_register_write_enable => registers[22][14].ENA
general_register_write_enable => registers[22][15].ENA
general_register_write_enable => registers[23][0].ENA
general_register_write_enable => registers[23][1].ENA
general_register_write_enable => registers[23][2].ENA
general_register_write_enable => registers[23][3].ENA
general_register_write_enable => registers[23][4].ENA
general_register_write_enable => registers[23][5].ENA
general_register_write_enable => registers[23][6].ENA
general_register_write_enable => registers[23][7].ENA
general_register_write_enable => registers[23][8].ENA
general_register_write_enable => registers[23][9].ENA
general_register_write_enable => registers[23][10].ENA
general_register_write_enable => registers[23][11].ENA
general_register_write_enable => registers[23][12].ENA
general_register_write_enable => registers[23][13].ENA
general_register_write_enable => registers[23][14].ENA
general_register_write_enable => registers[23][15].ENA
general_register_write_enable => registers[24][0].ENA
general_register_write_enable => registers[24][1].ENA
general_register_write_enable => registers[24][2].ENA
general_register_write_enable => registers[24][3].ENA
general_register_write_enable => registers[24][4].ENA
general_register_write_enable => registers[24][5].ENA
general_register_write_enable => registers[24][6].ENA
general_register_write_enable => registers[24][7].ENA
general_register_write_enable => registers[24][8].ENA
general_register_write_enable => registers[24][9].ENA
general_register_write_enable => registers[24][10].ENA
general_register_write_enable => registers[24][11].ENA
general_register_write_enable => registers[24][12].ENA
general_register_write_enable => registers[24][13].ENA
general_register_write_enable => registers[24][14].ENA
general_register_write_enable => registers[24][15].ENA
general_register_write_enable => registers[25][0].ENA
general_register_write_enable => registers[25][1].ENA
general_register_write_enable => registers[25][2].ENA
general_register_write_enable => registers[25][3].ENA
general_register_write_enable => registers[25][4].ENA
general_register_write_enable => registers[25][5].ENA
general_register_write_enable => registers[25][6].ENA
general_register_write_enable => registers[25][7].ENA
general_register_write_enable => registers[25][8].ENA
general_register_write_enable => registers[25][9].ENA
general_register_write_enable => registers[25][10].ENA
general_register_write_enable => registers[25][11].ENA
general_register_write_enable => registers[25][12].ENA
general_register_write_enable => registers[25][13].ENA
general_register_write_enable => registers[25][14].ENA
general_register_write_enable => registers[25][15].ENA
general_register_write_enable => registers[26][0].ENA
general_register_write_enable => registers[26][1].ENA
general_register_write_enable => registers[26][2].ENA
general_register_write_enable => registers[26][3].ENA
general_register_write_enable => registers[26][4].ENA
general_register_write_enable => registers[26][5].ENA
general_register_write_enable => registers[26][6].ENA
general_register_write_enable => registers[26][7].ENA
general_register_write_enable => registers[26][8].ENA
general_register_write_enable => registers[26][9].ENA
general_register_write_enable => registers[26][10].ENA
general_register_write_enable => registers[26][11].ENA
general_register_write_enable => registers[26][12].ENA
general_register_write_enable => registers[26][13].ENA
general_register_write_enable => registers[26][14].ENA
general_register_write_enable => registers[26][15].ENA
general_register_write_enable => registers[27][0].ENA
general_register_write_enable => registers[27][1].ENA
general_register_write_enable => registers[27][2].ENA
general_register_write_enable => registers[27][3].ENA
general_register_write_enable => registers[27][4].ENA
general_register_write_enable => registers[27][5].ENA
general_register_write_enable => registers[27][6].ENA
general_register_write_enable => registers[27][7].ENA
general_register_write_enable => registers[27][8].ENA
general_register_write_enable => registers[27][9].ENA
general_register_write_enable => registers[27][10].ENA
general_register_write_enable => registers[27][11].ENA
general_register_write_enable => registers[27][12].ENA
general_register_write_enable => registers[27][13].ENA
general_register_write_enable => registers[27][14].ENA
general_register_write_enable => registers[27][15].ENA
general_register_write_enable => registers[28][0].ENA
general_register_write_enable => registers[28][1].ENA
general_register_write_enable => registers[28][2].ENA
general_register_write_enable => registers[28][3].ENA
general_register_write_enable => registers[28][4].ENA
general_register_write_enable => registers[28][5].ENA
general_register_write_enable => registers[28][6].ENA
general_register_write_enable => registers[28][7].ENA
general_register_write_enable => registers[28][8].ENA
general_register_write_enable => registers[28][9].ENA
general_register_write_enable => registers[28][10].ENA
general_register_write_enable => registers[28][11].ENA
general_register_write_enable => registers[28][12].ENA
general_register_write_enable => registers[28][13].ENA
general_register_write_enable => registers[28][14].ENA
general_register_write_enable => registers[28][15].ENA
general_register_write_enable => registers[29][0].ENA
general_register_write_enable => registers[29][1].ENA
general_register_write_enable => registers[29][2].ENA
general_register_write_enable => registers[29][3].ENA
general_register_write_enable => registers[29][4].ENA
general_register_write_enable => registers[29][5].ENA
general_register_write_enable => registers[29][6].ENA
general_register_write_enable => registers[29][7].ENA
general_register_write_enable => registers[29][8].ENA
general_register_write_enable => registers[29][9].ENA
general_register_write_enable => registers[29][10].ENA
general_register_write_enable => registers[29][11].ENA
general_register_write_enable => registers[29][12].ENA
general_register_write_enable => registers[29][13].ENA
general_register_write_enable => registers[29][14].ENA
general_register_write_enable => registers[29][15].ENA
general_register_write_enable => registers[30][0].ENA
general_register_write_enable => registers[30][1].ENA
general_register_write_enable => registers[30][2].ENA
general_register_write_enable => registers[30][3].ENA
general_register_write_enable => registers[30][4].ENA
general_register_write_enable => registers[30][5].ENA
general_register_write_enable => registers[30][6].ENA
general_register_write_enable => registers[30][7].ENA
general_register_write_enable => registers[30][8].ENA
general_register_write_enable => registers[30][9].ENA
general_register_write_enable => registers[30][10].ENA
general_register_write_enable => registers[30][11].ENA
general_register_write_enable => registers[30][12].ENA
general_register_write_enable => registers[30][13].ENA
general_register_write_enable => registers[30][14].ENA
general_register_write_enable => registers[30][15].ENA
general_register_write_enable => registers[31][0].ENA
general_register_write_enable => registers[31][1].ENA
general_register_write_enable => registers[31][2].ENA
general_register_write_enable => registers[31][3].ENA
general_register_write_enable => registers[31][4].ENA
general_register_write_enable => registers[31][5].ENA
general_register_write_enable => registers[31][6].ENA
general_register_write_enable => registers[31][7].ENA
general_register_write_enable => registers[31][8].ENA
general_register_write_enable => registers[31][9].ENA
general_register_write_enable => registers[31][10].ENA
general_register_write_enable => registers[31][11].ENA
general_register_write_enable => registers[31][12].ENA
general_register_write_enable => registers[31][13].ENA
general_register_write_enable => registers[31][14].ENA
general_register_write_enable => registers[31][15].ENA
stack_write_enable => registers.OUTPUTSELECT
stack_write_enable => registers.OUTPUTSELECT
stack_write_enable => registers.OUTPUTSELECT
stack_write_enable => registers.OUTPUTSELECT
stack_write_enable => registers.OUTPUTSELECT
stack_write_enable => registers.OUTPUTSELECT
stack_write_enable => registers.OUTPUTSELECT
stack_write_enable => registers.OUTPUTSELECT
stack_write_enable => registers.OUTPUTSELECT
stack_write_enable => registers.OUTPUTSELECT
stack_write_enable => registers.OUTPUTSELECT
stack_write_enable => registers.OUTPUTSELECT
stack_write_enable => registers.OUTPUTSELECT
stack_write_enable => registers.OUTPUTSELECT
stack_write_enable => registers.OUTPUTSELECT
stack_write_enable => registers.OUTPUTSELECT
address_1[0] => Mux0.IN4
address_1[0] => Mux1.IN4
address_1[0] => Mux2.IN4
address_1[0] => Mux3.IN4
address_1[0] => Mux4.IN4
address_1[0] => Mux5.IN4
address_1[0] => Mux6.IN4
address_1[0] => Mux7.IN4
address_1[0] => Mux8.IN4
address_1[0] => Mux9.IN4
address_1[0] => Mux10.IN4
address_1[0] => Mux11.IN4
address_1[0] => Mux12.IN4
address_1[0] => Mux13.IN4
address_1[0] => Mux14.IN4
address_1[0] => Mux15.IN4
address_1[1] => Mux0.IN3
address_1[1] => Mux1.IN3
address_1[1] => Mux2.IN3
address_1[1] => Mux3.IN3
address_1[1] => Mux4.IN3
address_1[1] => Mux5.IN3
address_1[1] => Mux6.IN3
address_1[1] => Mux7.IN3
address_1[1] => Mux8.IN3
address_1[1] => Mux9.IN3
address_1[1] => Mux10.IN3
address_1[1] => Mux11.IN3
address_1[1] => Mux12.IN3
address_1[1] => Mux13.IN3
address_1[1] => Mux14.IN3
address_1[1] => Mux15.IN3
address_1[2] => Mux0.IN2
address_1[2] => Mux1.IN2
address_1[2] => Mux2.IN2
address_1[2] => Mux3.IN2
address_1[2] => Mux4.IN2
address_1[2] => Mux5.IN2
address_1[2] => Mux6.IN2
address_1[2] => Mux7.IN2
address_1[2] => Mux8.IN2
address_1[2] => Mux9.IN2
address_1[2] => Mux10.IN2
address_1[2] => Mux11.IN2
address_1[2] => Mux12.IN2
address_1[2] => Mux13.IN2
address_1[2] => Mux14.IN2
address_1[2] => Mux15.IN2
address_1[3] => Mux0.IN1
address_1[3] => Mux1.IN1
address_1[3] => Mux2.IN1
address_1[3] => Mux3.IN1
address_1[3] => Mux4.IN1
address_1[3] => Mux5.IN1
address_1[3] => Mux6.IN1
address_1[3] => Mux7.IN1
address_1[3] => Mux8.IN1
address_1[3] => Mux9.IN1
address_1[3] => Mux10.IN1
address_1[3] => Mux11.IN1
address_1[3] => Mux12.IN1
address_1[3] => Mux13.IN1
address_1[3] => Mux14.IN1
address_1[3] => Mux15.IN1
address_1[4] => Mux0.IN0
address_1[4] => Mux1.IN0
address_1[4] => Mux2.IN0
address_1[4] => Mux3.IN0
address_1[4] => Mux4.IN0
address_1[4] => Mux5.IN0
address_1[4] => Mux6.IN0
address_1[4] => Mux7.IN0
address_1[4] => Mux8.IN0
address_1[4] => Mux9.IN0
address_1[4] => Mux10.IN0
address_1[4] => Mux11.IN0
address_1[4] => Mux12.IN0
address_1[4] => Mux13.IN0
address_1[4] => Mux14.IN0
address_1[4] => Mux15.IN0
address_2[0] => Mux16.IN4
address_2[0] => Mux17.IN4
address_2[0] => Mux18.IN4
address_2[0] => Mux19.IN4
address_2[0] => Mux20.IN4
address_2[0] => Mux21.IN4
address_2[0] => Mux22.IN4
address_2[0] => Mux23.IN4
address_2[0] => Mux24.IN4
address_2[0] => Mux25.IN4
address_2[0] => Mux26.IN4
address_2[0] => Mux27.IN4
address_2[0] => Mux28.IN4
address_2[0] => Mux29.IN4
address_2[0] => Mux30.IN4
address_2[0] => Mux31.IN4
address_2[1] => Mux16.IN3
address_2[1] => Mux17.IN3
address_2[1] => Mux18.IN3
address_2[1] => Mux19.IN3
address_2[1] => Mux20.IN3
address_2[1] => Mux21.IN3
address_2[1] => Mux22.IN3
address_2[1] => Mux23.IN3
address_2[1] => Mux24.IN3
address_2[1] => Mux25.IN3
address_2[1] => Mux26.IN3
address_2[1] => Mux27.IN3
address_2[1] => Mux28.IN3
address_2[1] => Mux29.IN3
address_2[1] => Mux30.IN3
address_2[1] => Mux31.IN3
address_2[2] => Mux16.IN2
address_2[2] => Mux17.IN2
address_2[2] => Mux18.IN2
address_2[2] => Mux19.IN2
address_2[2] => Mux20.IN2
address_2[2] => Mux21.IN2
address_2[2] => Mux22.IN2
address_2[2] => Mux23.IN2
address_2[2] => Mux24.IN2
address_2[2] => Mux25.IN2
address_2[2] => Mux26.IN2
address_2[2] => Mux27.IN2
address_2[2] => Mux28.IN2
address_2[2] => Mux29.IN2
address_2[2] => Mux30.IN2
address_2[2] => Mux31.IN2
address_2[3] => Mux16.IN1
address_2[3] => Mux17.IN1
address_2[3] => Mux18.IN1
address_2[3] => Mux19.IN1
address_2[3] => Mux20.IN1
address_2[3] => Mux21.IN1
address_2[3] => Mux22.IN1
address_2[3] => Mux23.IN1
address_2[3] => Mux24.IN1
address_2[3] => Mux25.IN1
address_2[3] => Mux26.IN1
address_2[3] => Mux27.IN1
address_2[3] => Mux28.IN1
address_2[3] => Mux29.IN1
address_2[3] => Mux30.IN1
address_2[3] => Mux31.IN1
address_2[4] => Mux16.IN0
address_2[4] => Mux17.IN0
address_2[4] => Mux18.IN0
address_2[4] => Mux19.IN0
address_2[4] => Mux20.IN0
address_2[4] => Mux21.IN0
address_2[4] => Mux22.IN0
address_2[4] => Mux23.IN0
address_2[4] => Mux24.IN0
address_2[4] => Mux25.IN0
address_2[4] => Mux26.IN0
address_2[4] => Mux27.IN0
address_2[4] => Mux28.IN0
address_2[4] => Mux29.IN0
address_2[4] => Mux30.IN0
address_2[4] => Mux31.IN0
address_3[0] => Decoder0.IN4
address_3[1] => Decoder0.IN3
address_3[2] => Decoder0.IN2
address_3[3] => Decoder0.IN1
address_3[4] => Decoder0.IN0
general_register_write_data[0] => registers.DATAB
general_register_write_data[0] => registers.DATAB
general_register_write_data[0] => registers.DATAB
general_register_write_data[0] => registers.DATAB
general_register_write_data[0] => registers.DATAB
general_register_write_data[0] => registers.DATAB
general_register_write_data[0] => registers.DATAB
general_register_write_data[0] => registers.DATAB
general_register_write_data[0] => registers.DATAB
general_register_write_data[0] => registers.DATAB
general_register_write_data[0] => registers.DATAB
general_register_write_data[0] => registers.DATAB
general_register_write_data[0] => registers.DATAB
general_register_write_data[0] => registers.DATAB
general_register_write_data[0] => registers.DATAB
general_register_write_data[0] => registers.DATAB
general_register_write_data[0] => registers.DATAB
general_register_write_data[0] => registers.DATAB
general_register_write_data[0] => registers.DATAB
general_register_write_data[0] => registers.DATAB
general_register_write_data[0] => registers.DATAB
general_register_write_data[0] => registers.DATAB
general_register_write_data[0] => registers.DATAB
general_register_write_data[0] => registers.DATAB
general_register_write_data[0] => registers.DATAB
general_register_write_data[0] => registers.DATAB
general_register_write_data[0] => registers.DATAB
general_register_write_data[0] => registers.DATAB
general_register_write_data[0] => registers.DATAB
general_register_write_data[0] => registers.DATAB
general_register_write_data[0] => registers.DATAB
general_register_write_data[0] => registers.DATAB
general_register_write_data[1] => registers.DATAB
general_register_write_data[1] => registers.DATAB
general_register_write_data[1] => registers.DATAB
general_register_write_data[1] => registers.DATAB
general_register_write_data[1] => registers.DATAB
general_register_write_data[1] => registers.DATAB
general_register_write_data[1] => registers.DATAB
general_register_write_data[1] => registers.DATAB
general_register_write_data[1] => registers.DATAB
general_register_write_data[1] => registers.DATAB
general_register_write_data[1] => registers.DATAB
general_register_write_data[1] => registers.DATAB
general_register_write_data[1] => registers.DATAB
general_register_write_data[1] => registers.DATAB
general_register_write_data[1] => registers.DATAB
general_register_write_data[1] => registers.DATAB
general_register_write_data[1] => registers.DATAB
general_register_write_data[1] => registers.DATAB
general_register_write_data[1] => registers.DATAB
general_register_write_data[1] => registers.DATAB
general_register_write_data[1] => registers.DATAB
general_register_write_data[1] => registers.DATAB
general_register_write_data[1] => registers.DATAB
general_register_write_data[1] => registers.DATAB
general_register_write_data[1] => registers.DATAB
general_register_write_data[1] => registers.DATAB
general_register_write_data[1] => registers.DATAB
general_register_write_data[1] => registers.DATAB
general_register_write_data[1] => registers.DATAB
general_register_write_data[1] => registers.DATAB
general_register_write_data[1] => registers.DATAB
general_register_write_data[1] => registers.DATAB
general_register_write_data[2] => registers.DATAB
general_register_write_data[2] => registers.DATAB
general_register_write_data[2] => registers.DATAB
general_register_write_data[2] => registers.DATAB
general_register_write_data[2] => registers.DATAB
general_register_write_data[2] => registers.DATAB
general_register_write_data[2] => registers.DATAB
general_register_write_data[2] => registers.DATAB
general_register_write_data[2] => registers.DATAB
general_register_write_data[2] => registers.DATAB
general_register_write_data[2] => registers.DATAB
general_register_write_data[2] => registers.DATAB
general_register_write_data[2] => registers.DATAB
general_register_write_data[2] => registers.DATAB
general_register_write_data[2] => registers.DATAB
general_register_write_data[2] => registers.DATAB
general_register_write_data[2] => registers.DATAB
general_register_write_data[2] => registers.DATAB
general_register_write_data[2] => registers.DATAB
general_register_write_data[2] => registers.DATAB
general_register_write_data[2] => registers.DATAB
general_register_write_data[2] => registers.DATAB
general_register_write_data[2] => registers.DATAB
general_register_write_data[2] => registers.DATAB
general_register_write_data[2] => registers.DATAB
general_register_write_data[2] => registers.DATAB
general_register_write_data[2] => registers.DATAB
general_register_write_data[2] => registers.DATAB
general_register_write_data[2] => registers.DATAB
general_register_write_data[2] => registers.DATAB
general_register_write_data[2] => registers.DATAB
general_register_write_data[2] => registers.DATAB
general_register_write_data[3] => registers.DATAB
general_register_write_data[3] => registers.DATAB
general_register_write_data[3] => registers.DATAB
general_register_write_data[3] => registers.DATAB
general_register_write_data[3] => registers.DATAB
general_register_write_data[3] => registers.DATAB
general_register_write_data[3] => registers.DATAB
general_register_write_data[3] => registers.DATAB
general_register_write_data[3] => registers.DATAB
general_register_write_data[3] => registers.DATAB
general_register_write_data[3] => registers.DATAB
general_register_write_data[3] => registers.DATAB
general_register_write_data[3] => registers.DATAB
general_register_write_data[3] => registers.DATAB
general_register_write_data[3] => registers.DATAB
general_register_write_data[3] => registers.DATAB
general_register_write_data[3] => registers.DATAB
general_register_write_data[3] => registers.DATAB
general_register_write_data[3] => registers.DATAB
general_register_write_data[3] => registers.DATAB
general_register_write_data[3] => registers.DATAB
general_register_write_data[3] => registers.DATAB
general_register_write_data[3] => registers.DATAB
general_register_write_data[3] => registers.DATAB
general_register_write_data[3] => registers.DATAB
general_register_write_data[3] => registers.DATAB
general_register_write_data[3] => registers.DATAB
general_register_write_data[3] => registers.DATAB
general_register_write_data[3] => registers.DATAB
general_register_write_data[3] => registers.DATAB
general_register_write_data[3] => registers.DATAB
general_register_write_data[3] => registers.DATAB
general_register_write_data[4] => registers.DATAB
general_register_write_data[4] => registers.DATAB
general_register_write_data[4] => registers.DATAB
general_register_write_data[4] => registers.DATAB
general_register_write_data[4] => registers.DATAB
general_register_write_data[4] => registers.DATAB
general_register_write_data[4] => registers.DATAB
general_register_write_data[4] => registers.DATAB
general_register_write_data[4] => registers.DATAB
general_register_write_data[4] => registers.DATAB
general_register_write_data[4] => registers.DATAB
general_register_write_data[4] => registers.DATAB
general_register_write_data[4] => registers.DATAB
general_register_write_data[4] => registers.DATAB
general_register_write_data[4] => registers.DATAB
general_register_write_data[4] => registers.DATAB
general_register_write_data[4] => registers.DATAB
general_register_write_data[4] => registers.DATAB
general_register_write_data[4] => registers.DATAB
general_register_write_data[4] => registers.DATAB
general_register_write_data[4] => registers.DATAB
general_register_write_data[4] => registers.DATAB
general_register_write_data[4] => registers.DATAB
general_register_write_data[4] => registers.DATAB
general_register_write_data[4] => registers.DATAB
general_register_write_data[4] => registers.DATAB
general_register_write_data[4] => registers.DATAB
general_register_write_data[4] => registers.DATAB
general_register_write_data[4] => registers.DATAB
general_register_write_data[4] => registers.DATAB
general_register_write_data[4] => registers.DATAB
general_register_write_data[4] => registers.DATAB
general_register_write_data[5] => registers.DATAB
general_register_write_data[5] => registers.DATAB
general_register_write_data[5] => registers.DATAB
general_register_write_data[5] => registers.DATAB
general_register_write_data[5] => registers.DATAB
general_register_write_data[5] => registers.DATAB
general_register_write_data[5] => registers.DATAB
general_register_write_data[5] => registers.DATAB
general_register_write_data[5] => registers.DATAB
general_register_write_data[5] => registers.DATAB
general_register_write_data[5] => registers.DATAB
general_register_write_data[5] => registers.DATAB
general_register_write_data[5] => registers.DATAB
general_register_write_data[5] => registers.DATAB
general_register_write_data[5] => registers.DATAB
general_register_write_data[5] => registers.DATAB
general_register_write_data[5] => registers.DATAB
general_register_write_data[5] => registers.DATAB
general_register_write_data[5] => registers.DATAB
general_register_write_data[5] => registers.DATAB
general_register_write_data[5] => registers.DATAB
general_register_write_data[5] => registers.DATAB
general_register_write_data[5] => registers.DATAB
general_register_write_data[5] => registers.DATAB
general_register_write_data[5] => registers.DATAB
general_register_write_data[5] => registers.DATAB
general_register_write_data[5] => registers.DATAB
general_register_write_data[5] => registers.DATAB
general_register_write_data[5] => registers.DATAB
general_register_write_data[5] => registers.DATAB
general_register_write_data[5] => registers.DATAB
general_register_write_data[5] => registers.DATAB
general_register_write_data[6] => registers.DATAB
general_register_write_data[6] => registers.DATAB
general_register_write_data[6] => registers.DATAB
general_register_write_data[6] => registers.DATAB
general_register_write_data[6] => registers.DATAB
general_register_write_data[6] => registers.DATAB
general_register_write_data[6] => registers.DATAB
general_register_write_data[6] => registers.DATAB
general_register_write_data[6] => registers.DATAB
general_register_write_data[6] => registers.DATAB
general_register_write_data[6] => registers.DATAB
general_register_write_data[6] => registers.DATAB
general_register_write_data[6] => registers.DATAB
general_register_write_data[6] => registers.DATAB
general_register_write_data[6] => registers.DATAB
general_register_write_data[6] => registers.DATAB
general_register_write_data[6] => registers.DATAB
general_register_write_data[6] => registers.DATAB
general_register_write_data[6] => registers.DATAB
general_register_write_data[6] => registers.DATAB
general_register_write_data[6] => registers.DATAB
general_register_write_data[6] => registers.DATAB
general_register_write_data[6] => registers.DATAB
general_register_write_data[6] => registers.DATAB
general_register_write_data[6] => registers.DATAB
general_register_write_data[6] => registers.DATAB
general_register_write_data[6] => registers.DATAB
general_register_write_data[6] => registers.DATAB
general_register_write_data[6] => registers.DATAB
general_register_write_data[6] => registers.DATAB
general_register_write_data[6] => registers.DATAB
general_register_write_data[6] => registers.DATAB
general_register_write_data[7] => registers.DATAB
general_register_write_data[7] => registers.DATAB
general_register_write_data[7] => registers.DATAB
general_register_write_data[7] => registers.DATAB
general_register_write_data[7] => registers.DATAB
general_register_write_data[7] => registers.DATAB
general_register_write_data[7] => registers.DATAB
general_register_write_data[7] => registers.DATAB
general_register_write_data[7] => registers.DATAB
general_register_write_data[7] => registers.DATAB
general_register_write_data[7] => registers.DATAB
general_register_write_data[7] => registers.DATAB
general_register_write_data[7] => registers.DATAB
general_register_write_data[7] => registers.DATAB
general_register_write_data[7] => registers.DATAB
general_register_write_data[7] => registers.DATAB
general_register_write_data[7] => registers.DATAB
general_register_write_data[7] => registers.DATAB
general_register_write_data[7] => registers.DATAB
general_register_write_data[7] => registers.DATAB
general_register_write_data[7] => registers.DATAB
general_register_write_data[7] => registers.DATAB
general_register_write_data[7] => registers.DATAB
general_register_write_data[7] => registers.DATAB
general_register_write_data[7] => registers.DATAB
general_register_write_data[7] => registers.DATAB
general_register_write_data[7] => registers.DATAB
general_register_write_data[7] => registers.DATAB
general_register_write_data[7] => registers.DATAB
general_register_write_data[7] => registers.DATAB
general_register_write_data[7] => registers.DATAB
general_register_write_data[7] => registers.DATAB
general_register_write_data[8] => registers.DATAB
general_register_write_data[8] => registers.DATAB
general_register_write_data[8] => registers.DATAB
general_register_write_data[8] => registers.DATAB
general_register_write_data[8] => registers.DATAB
general_register_write_data[8] => registers.DATAB
general_register_write_data[8] => registers.DATAB
general_register_write_data[8] => registers.DATAB
general_register_write_data[8] => registers.DATAB
general_register_write_data[8] => registers.DATAB
general_register_write_data[8] => registers.DATAB
general_register_write_data[8] => registers.DATAB
general_register_write_data[8] => registers.DATAB
general_register_write_data[8] => registers.DATAB
general_register_write_data[8] => registers.DATAB
general_register_write_data[8] => registers.DATAB
general_register_write_data[8] => registers.DATAB
general_register_write_data[8] => registers.DATAB
general_register_write_data[8] => registers.DATAB
general_register_write_data[8] => registers.DATAB
general_register_write_data[8] => registers.DATAB
general_register_write_data[8] => registers.DATAB
general_register_write_data[8] => registers.DATAB
general_register_write_data[8] => registers.DATAB
general_register_write_data[8] => registers.DATAB
general_register_write_data[8] => registers.DATAB
general_register_write_data[8] => registers.DATAB
general_register_write_data[8] => registers.DATAB
general_register_write_data[8] => registers.DATAB
general_register_write_data[8] => registers.DATAB
general_register_write_data[8] => registers.DATAB
general_register_write_data[8] => registers.DATAB
general_register_write_data[9] => registers.DATAB
general_register_write_data[9] => registers.DATAB
general_register_write_data[9] => registers.DATAB
general_register_write_data[9] => registers.DATAB
general_register_write_data[9] => registers.DATAB
general_register_write_data[9] => registers.DATAB
general_register_write_data[9] => registers.DATAB
general_register_write_data[9] => registers.DATAB
general_register_write_data[9] => registers.DATAB
general_register_write_data[9] => registers.DATAB
general_register_write_data[9] => registers.DATAB
general_register_write_data[9] => registers.DATAB
general_register_write_data[9] => registers.DATAB
general_register_write_data[9] => registers.DATAB
general_register_write_data[9] => registers.DATAB
general_register_write_data[9] => registers.DATAB
general_register_write_data[9] => registers.DATAB
general_register_write_data[9] => registers.DATAB
general_register_write_data[9] => registers.DATAB
general_register_write_data[9] => registers.DATAB
general_register_write_data[9] => registers.DATAB
general_register_write_data[9] => registers.DATAB
general_register_write_data[9] => registers.DATAB
general_register_write_data[9] => registers.DATAB
general_register_write_data[9] => registers.DATAB
general_register_write_data[9] => registers.DATAB
general_register_write_data[9] => registers.DATAB
general_register_write_data[9] => registers.DATAB
general_register_write_data[9] => registers.DATAB
general_register_write_data[9] => registers.DATAB
general_register_write_data[9] => registers.DATAB
general_register_write_data[9] => registers.DATAB
general_register_write_data[10] => registers.DATAB
general_register_write_data[10] => registers.DATAB
general_register_write_data[10] => registers.DATAB
general_register_write_data[10] => registers.DATAB
general_register_write_data[10] => registers.DATAB
general_register_write_data[10] => registers.DATAB
general_register_write_data[10] => registers.DATAB
general_register_write_data[10] => registers.DATAB
general_register_write_data[10] => registers.DATAB
general_register_write_data[10] => registers.DATAB
general_register_write_data[10] => registers.DATAB
general_register_write_data[10] => registers.DATAB
general_register_write_data[10] => registers.DATAB
general_register_write_data[10] => registers.DATAB
general_register_write_data[10] => registers.DATAB
general_register_write_data[10] => registers.DATAB
general_register_write_data[10] => registers.DATAB
general_register_write_data[10] => registers.DATAB
general_register_write_data[10] => registers.DATAB
general_register_write_data[10] => registers.DATAB
general_register_write_data[10] => registers.DATAB
general_register_write_data[10] => registers.DATAB
general_register_write_data[10] => registers.DATAB
general_register_write_data[10] => registers.DATAB
general_register_write_data[10] => registers.DATAB
general_register_write_data[10] => registers.DATAB
general_register_write_data[10] => registers.DATAB
general_register_write_data[10] => registers.DATAB
general_register_write_data[10] => registers.DATAB
general_register_write_data[10] => registers.DATAB
general_register_write_data[10] => registers.DATAB
general_register_write_data[10] => registers.DATAB
general_register_write_data[11] => registers.DATAB
general_register_write_data[11] => registers.DATAB
general_register_write_data[11] => registers.DATAB
general_register_write_data[11] => registers.DATAB
general_register_write_data[11] => registers.DATAB
general_register_write_data[11] => registers.DATAB
general_register_write_data[11] => registers.DATAB
general_register_write_data[11] => registers.DATAB
general_register_write_data[11] => registers.DATAB
general_register_write_data[11] => registers.DATAB
general_register_write_data[11] => registers.DATAB
general_register_write_data[11] => registers.DATAB
general_register_write_data[11] => registers.DATAB
general_register_write_data[11] => registers.DATAB
general_register_write_data[11] => registers.DATAB
general_register_write_data[11] => registers.DATAB
general_register_write_data[11] => registers.DATAB
general_register_write_data[11] => registers.DATAB
general_register_write_data[11] => registers.DATAB
general_register_write_data[11] => registers.DATAB
general_register_write_data[11] => registers.DATAB
general_register_write_data[11] => registers.DATAB
general_register_write_data[11] => registers.DATAB
general_register_write_data[11] => registers.DATAB
general_register_write_data[11] => registers.DATAB
general_register_write_data[11] => registers.DATAB
general_register_write_data[11] => registers.DATAB
general_register_write_data[11] => registers.DATAB
general_register_write_data[11] => registers.DATAB
general_register_write_data[11] => registers.DATAB
general_register_write_data[11] => registers.DATAB
general_register_write_data[11] => registers.DATAB
general_register_write_data[12] => registers.DATAB
general_register_write_data[12] => registers.DATAB
general_register_write_data[12] => registers.DATAB
general_register_write_data[12] => registers.DATAB
general_register_write_data[12] => registers.DATAB
general_register_write_data[12] => registers.DATAB
general_register_write_data[12] => registers.DATAB
general_register_write_data[12] => registers.DATAB
general_register_write_data[12] => registers.DATAB
general_register_write_data[12] => registers.DATAB
general_register_write_data[12] => registers.DATAB
general_register_write_data[12] => registers.DATAB
general_register_write_data[12] => registers.DATAB
general_register_write_data[12] => registers.DATAB
general_register_write_data[12] => registers.DATAB
general_register_write_data[12] => registers.DATAB
general_register_write_data[12] => registers.DATAB
general_register_write_data[12] => registers.DATAB
general_register_write_data[12] => registers.DATAB
general_register_write_data[12] => registers.DATAB
general_register_write_data[12] => registers.DATAB
general_register_write_data[12] => registers.DATAB
general_register_write_data[12] => registers.DATAB
general_register_write_data[12] => registers.DATAB
general_register_write_data[12] => registers.DATAB
general_register_write_data[12] => registers.DATAB
general_register_write_data[12] => registers.DATAB
general_register_write_data[12] => registers.DATAB
general_register_write_data[12] => registers.DATAB
general_register_write_data[12] => registers.DATAB
general_register_write_data[12] => registers.DATAB
general_register_write_data[12] => registers.DATAB
general_register_write_data[13] => registers.DATAB
general_register_write_data[13] => registers.DATAB
general_register_write_data[13] => registers.DATAB
general_register_write_data[13] => registers.DATAB
general_register_write_data[13] => registers.DATAB
general_register_write_data[13] => registers.DATAB
general_register_write_data[13] => registers.DATAB
general_register_write_data[13] => registers.DATAB
general_register_write_data[13] => registers.DATAB
general_register_write_data[13] => registers.DATAB
general_register_write_data[13] => registers.DATAB
general_register_write_data[13] => registers.DATAB
general_register_write_data[13] => registers.DATAB
general_register_write_data[13] => registers.DATAB
general_register_write_data[13] => registers.DATAB
general_register_write_data[13] => registers.DATAB
general_register_write_data[13] => registers.DATAB
general_register_write_data[13] => registers.DATAB
general_register_write_data[13] => registers.DATAB
general_register_write_data[13] => registers.DATAB
general_register_write_data[13] => registers.DATAB
general_register_write_data[13] => registers.DATAB
general_register_write_data[13] => registers.DATAB
general_register_write_data[13] => registers.DATAB
general_register_write_data[13] => registers.DATAB
general_register_write_data[13] => registers.DATAB
general_register_write_data[13] => registers.DATAB
general_register_write_data[13] => registers.DATAB
general_register_write_data[13] => registers.DATAB
general_register_write_data[13] => registers.DATAB
general_register_write_data[13] => registers.DATAB
general_register_write_data[13] => registers.DATAB
general_register_write_data[14] => registers.DATAB
general_register_write_data[14] => registers.DATAB
general_register_write_data[14] => registers.DATAB
general_register_write_data[14] => registers.DATAB
general_register_write_data[14] => registers.DATAB
general_register_write_data[14] => registers.DATAB
general_register_write_data[14] => registers.DATAB
general_register_write_data[14] => registers.DATAB
general_register_write_data[14] => registers.DATAB
general_register_write_data[14] => registers.DATAB
general_register_write_data[14] => registers.DATAB
general_register_write_data[14] => registers.DATAB
general_register_write_data[14] => registers.DATAB
general_register_write_data[14] => registers.DATAB
general_register_write_data[14] => registers.DATAB
general_register_write_data[14] => registers.DATAB
general_register_write_data[14] => registers.DATAB
general_register_write_data[14] => registers.DATAB
general_register_write_data[14] => registers.DATAB
general_register_write_data[14] => registers.DATAB
general_register_write_data[14] => registers.DATAB
general_register_write_data[14] => registers.DATAB
general_register_write_data[14] => registers.DATAB
general_register_write_data[14] => registers.DATAB
general_register_write_data[14] => registers.DATAB
general_register_write_data[14] => registers.DATAB
general_register_write_data[14] => registers.DATAB
general_register_write_data[14] => registers.DATAB
general_register_write_data[14] => registers.DATAB
general_register_write_data[14] => registers.DATAB
general_register_write_data[14] => registers.DATAB
general_register_write_data[14] => registers.DATAB
general_register_write_data[15] => registers.DATAB
general_register_write_data[15] => registers.DATAB
general_register_write_data[15] => registers.DATAB
general_register_write_data[15] => registers.DATAB
general_register_write_data[15] => registers.DATAB
general_register_write_data[15] => registers.DATAB
general_register_write_data[15] => registers.DATAB
general_register_write_data[15] => registers.DATAB
general_register_write_data[15] => registers.DATAB
general_register_write_data[15] => registers.DATAB
general_register_write_data[15] => registers.DATAB
general_register_write_data[15] => registers.DATAB
general_register_write_data[15] => registers.DATAB
general_register_write_data[15] => registers.DATAB
general_register_write_data[15] => registers.DATAB
general_register_write_data[15] => registers.DATAB
general_register_write_data[15] => registers.DATAB
general_register_write_data[15] => registers.DATAB
general_register_write_data[15] => registers.DATAB
general_register_write_data[15] => registers.DATAB
general_register_write_data[15] => registers.DATAB
general_register_write_data[15] => registers.DATAB
general_register_write_data[15] => registers.DATAB
general_register_write_data[15] => registers.DATAB
general_register_write_data[15] => registers.DATAB
general_register_write_data[15] => registers.DATAB
general_register_write_data[15] => registers.DATAB
general_register_write_data[15] => registers.DATAB
general_register_write_data[15] => registers.DATAB
general_register_write_data[15] => registers.DATAB
general_register_write_data[15] => registers.DATAB
general_register_write_data[15] => registers.DATAB
stack_register_write_data[0] => registers.DATAB
stack_register_write_data[1] => registers.DATAB
stack_register_write_data[2] => registers.DATAB
stack_register_write_data[3] => registers.DATAB
stack_register_write_data[4] => registers.DATAB
stack_register_write_data[5] => registers.DATAB
stack_register_write_data[6] => registers.DATAB
stack_register_write_data[7] => registers.DATAB
stack_register_write_data[8] => registers.DATAB
stack_register_write_data[9] => registers.DATAB
stack_register_write_data[10] => registers.DATAB
stack_register_write_data[11] => registers.DATAB
stack_register_write_data[12] => registers.DATAB
stack_register_write_data[13] => registers.DATAB
stack_register_write_data[14] => registers.DATAB
stack_register_write_data[15] => registers.DATAB
read_data_1[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|Multiplexer:stack_control_multiplexer
control_signals[0] => Decoder0.IN0
data[0][0] => multiplexer_out.DATAA
data[0][1] => multiplexer_out.DATAA
data[0][2] => multiplexer_out.DATAA
data[0][3] => multiplexer_out.DATAA
data[1][0] => multiplexer_out.DATAB
data[1][1] => multiplexer_out.DATAB
data[1][2] => multiplexer_out.DATAB
data[1][3] => multiplexer_out.DATAB
multiplexer_out[0] <= multiplexer_out.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[1] <= multiplexer_out.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[2] <= multiplexer_out.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[3] <= multiplexer_out.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|ALU:stack_access_subber
src_a[0] => Add0.IN4
src_a[0] => Add1.IN8
src_a[0] => ALU_out.IN0
src_a[0] => ALU_out.IN0
src_a[1] => Add0.IN3
src_a[1] => Add1.IN7
src_a[1] => ALU_out.IN0
src_a[1] => ALU_out.IN0
src_a[2] => Add0.IN2
src_a[2] => Add1.IN6
src_a[2] => ALU_out.IN0
src_a[2] => ALU_out.IN0
src_a[3] => Add0.IN1
src_a[3] => Add1.IN5
src_a[3] => ALU_out.IN0
src_a[3] => ALU_out.IN0
src_b[0] => Add0.IN8
src_b[0] => ALU_out.IN1
src_b[0] => ALU_out.IN1
src_b[0] => Add1.IN4
src_b[1] => Add0.IN7
src_b[1] => ALU_out.IN1
src_b[1] => ALU_out.IN1
src_b[1] => Add1.IN3
src_b[2] => Add0.IN6
src_b[2] => ALU_out.IN1
src_b[2] => ALU_out.IN1
src_b[2] => Add1.IN2
src_b[3] => Add0.IN5
src_b[3] => ALU_out.IN1
src_b[3] => ALU_out.IN1
src_b[3] => Add1.IN1
ALU_Control[0] => Mux0.IN5
ALU_Control[0] => Mux1.IN5
ALU_Control[0] => Mux2.IN5
ALU_Control[0] => Mux3.IN5
ALU_Control[1] => Mux0.IN4
ALU_Control[1] => Mux1.IN4
ALU_Control[1] => Mux2.IN4
ALU_Control[1] => Mux3.IN4
ALU_out[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|Multiplexer:WD_control_multiplexer
control_signals[0] => Mux0.IN1
control_signals[0] => Mux1.IN1
control_signals[0] => Mux2.IN1
control_signals[0] => Mux3.IN1
control_signals[0] => Mux4.IN1
control_signals[0] => Mux5.IN1
control_signals[0] => Mux6.IN1
control_signals[0] => Mux7.IN1
control_signals[0] => Mux8.IN1
control_signals[0] => Mux9.IN1
control_signals[0] => Mux10.IN1
control_signals[0] => Mux11.IN1
control_signals[0] => Mux12.IN1
control_signals[0] => Mux13.IN1
control_signals[0] => Mux14.IN1
control_signals[0] => Mux15.IN1
control_signals[1] => Mux0.IN0
control_signals[1] => Mux1.IN0
control_signals[1] => Mux2.IN0
control_signals[1] => Mux3.IN0
control_signals[1] => Mux4.IN0
control_signals[1] => Mux5.IN0
control_signals[1] => Mux6.IN0
control_signals[1] => Mux7.IN0
control_signals[1] => Mux8.IN0
control_signals[1] => Mux9.IN0
control_signals[1] => Mux10.IN0
control_signals[1] => Mux11.IN0
control_signals[1] => Mux12.IN0
control_signals[1] => Mux13.IN0
control_signals[1] => Mux14.IN0
control_signals[1] => Mux15.IN0
data[0][0] => Mux15.IN5
data[0][1] => Mux14.IN5
data[0][2] => Mux13.IN5
data[0][3] => Mux12.IN5
data[0][4] => Mux11.IN5
data[0][5] => Mux10.IN5
data[0][6] => Mux9.IN5
data[0][7] => Mux8.IN5
data[0][8] => Mux7.IN5
data[0][9] => Mux6.IN5
data[0][10] => Mux5.IN5
data[0][11] => Mux4.IN5
data[0][12] => Mux3.IN5
data[0][13] => Mux2.IN5
data[0][14] => Mux1.IN5
data[0][15] => Mux0.IN5
data[1][0] => Mux15.IN4
data[1][1] => Mux14.IN4
data[1][2] => Mux13.IN4
data[1][3] => Mux12.IN4
data[1][4] => Mux11.IN4
data[1][5] => Mux10.IN4
data[1][6] => Mux9.IN4
data[1][7] => Mux8.IN4
data[1][8] => Mux7.IN4
data[1][9] => Mux6.IN4
data[1][10] => Mux5.IN4
data[1][11] => Mux4.IN4
data[1][12] => Mux3.IN4
data[1][13] => Mux2.IN4
data[1][14] => Mux1.IN4
data[1][15] => Mux0.IN4
data[2][0] => Mux15.IN3
data[2][1] => Mux14.IN3
data[2][2] => Mux13.IN3
data[2][3] => Mux12.IN3
data[2][4] => Mux11.IN3
data[2][5] => Mux10.IN3
data[2][6] => Mux9.IN3
data[2][7] => Mux8.IN3
data[2][8] => Mux7.IN3
data[2][9] => Mux6.IN3
data[2][10] => Mux5.IN3
data[2][11] => Mux4.IN3
data[2][12] => Mux3.IN3
data[2][13] => Mux2.IN3
data[2][14] => Mux1.IN3
data[2][15] => Mux0.IN3
data[3][0] => Mux15.IN2
data[3][1] => Mux14.IN2
data[3][2] => Mux13.IN2
data[3][3] => Mux12.IN2
data[3][4] => Mux11.IN2
data[3][5] => Mux10.IN2
data[3][6] => Mux9.IN2
data[3][7] => Mux8.IN2
data[3][8] => Mux7.IN2
data[3][9] => Mux6.IN2
data[3][10] => Mux5.IN2
data[3][11] => Mux4.IN2
data[3][12] => Mux3.IN2
data[3][13] => Mux2.IN2
data[3][14] => Mux1.IN2
data[3][15] => Mux0.IN2
multiplexer_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|ALU:return_address_adder
src_a[0] => Add0.IN16
src_a[0] => Add1.IN32
src_a[0] => ALU_out.IN0
src_a[0] => ALU_out.IN0
src_a[1] => Add0.IN15
src_a[1] => Add1.IN31
src_a[1] => ALU_out.IN0
src_a[1] => ALU_out.IN0
src_a[2] => Add0.IN14
src_a[2] => Add1.IN30
src_a[2] => ALU_out.IN0
src_a[2] => ALU_out.IN0
src_a[3] => Add0.IN13
src_a[3] => Add1.IN29
src_a[3] => ALU_out.IN0
src_a[3] => ALU_out.IN0
src_a[4] => Add0.IN12
src_a[4] => Add1.IN28
src_a[4] => ALU_out.IN0
src_a[4] => ALU_out.IN0
src_a[5] => Add0.IN11
src_a[5] => Add1.IN27
src_a[5] => ALU_out.IN0
src_a[5] => ALU_out.IN0
src_a[6] => Add0.IN10
src_a[6] => Add1.IN26
src_a[6] => ALU_out.IN0
src_a[6] => ALU_out.IN0
src_a[7] => Add0.IN9
src_a[7] => Add1.IN25
src_a[7] => ALU_out.IN0
src_a[7] => ALU_out.IN0
src_a[8] => Add0.IN8
src_a[8] => Add1.IN24
src_a[8] => ALU_out.IN0
src_a[8] => ALU_out.IN0
src_a[9] => Add0.IN7
src_a[9] => Add1.IN23
src_a[9] => ALU_out.IN0
src_a[9] => ALU_out.IN0
src_a[10] => Add0.IN6
src_a[10] => Add1.IN22
src_a[10] => ALU_out.IN0
src_a[10] => ALU_out.IN0
src_a[11] => Add0.IN5
src_a[11] => Add1.IN21
src_a[11] => ALU_out.IN0
src_a[11] => ALU_out.IN0
src_a[12] => Add0.IN4
src_a[12] => Add1.IN20
src_a[12] => ALU_out.IN0
src_a[12] => ALU_out.IN0
src_a[13] => Add0.IN3
src_a[13] => Add1.IN19
src_a[13] => ALU_out.IN0
src_a[13] => ALU_out.IN0
src_a[14] => Add0.IN2
src_a[14] => Add1.IN18
src_a[14] => ALU_out.IN0
src_a[14] => ALU_out.IN0
src_a[15] => Add0.IN1
src_a[15] => Add1.IN17
src_a[15] => ALU_out.IN0
src_a[15] => ALU_out.IN0
src_b[0] => Add0.IN32
src_b[0] => ALU_out.IN1
src_b[0] => ALU_out.IN1
src_b[0] => Add1.IN16
src_b[1] => Add0.IN31
src_b[1] => ALU_out.IN1
src_b[1] => ALU_out.IN1
src_b[1] => Add1.IN15
src_b[2] => Add0.IN30
src_b[2] => ALU_out.IN1
src_b[2] => ALU_out.IN1
src_b[2] => Add1.IN14
src_b[3] => Add0.IN29
src_b[3] => ALU_out.IN1
src_b[3] => ALU_out.IN1
src_b[3] => Add1.IN13
src_b[4] => Add0.IN28
src_b[4] => ALU_out.IN1
src_b[4] => ALU_out.IN1
src_b[4] => Add1.IN12
src_b[5] => Add0.IN27
src_b[5] => ALU_out.IN1
src_b[5] => ALU_out.IN1
src_b[5] => Add1.IN11
src_b[6] => Add0.IN26
src_b[6] => ALU_out.IN1
src_b[6] => ALU_out.IN1
src_b[6] => Add1.IN10
src_b[7] => Add0.IN25
src_b[7] => ALU_out.IN1
src_b[7] => ALU_out.IN1
src_b[7] => Add1.IN9
src_b[8] => Add0.IN24
src_b[8] => ALU_out.IN1
src_b[8] => ALU_out.IN1
src_b[8] => Add1.IN8
src_b[9] => Add0.IN23
src_b[9] => ALU_out.IN1
src_b[9] => ALU_out.IN1
src_b[9] => Add1.IN7
src_b[10] => Add0.IN22
src_b[10] => ALU_out.IN1
src_b[10] => ALU_out.IN1
src_b[10] => Add1.IN6
src_b[11] => Add0.IN21
src_b[11] => ALU_out.IN1
src_b[11] => ALU_out.IN1
src_b[11] => Add1.IN5
src_b[12] => Add0.IN20
src_b[12] => ALU_out.IN1
src_b[12] => ALU_out.IN1
src_b[12] => Add1.IN4
src_b[13] => Add0.IN19
src_b[13] => ALU_out.IN1
src_b[13] => ALU_out.IN1
src_b[13] => Add1.IN3
src_b[14] => Add0.IN18
src_b[14] => ALU_out.IN1
src_b[14] => ALU_out.IN1
src_b[14] => Add1.IN2
src_b[15] => Add0.IN17
src_b[15] => ALU_out.IN1
src_b[15] => ALU_out.IN1
src_b[15] => Add1.IN1
ALU_Control[0] => Mux0.IN5
ALU_Control[0] => Mux1.IN5
ALU_Control[0] => Mux2.IN5
ALU_Control[0] => Mux3.IN5
ALU_Control[0] => Mux4.IN5
ALU_Control[0] => Mux5.IN5
ALU_Control[0] => Mux6.IN5
ALU_Control[0] => Mux7.IN5
ALU_Control[0] => Mux8.IN5
ALU_Control[0] => Mux9.IN5
ALU_Control[0] => Mux10.IN5
ALU_Control[0] => Mux11.IN5
ALU_Control[0] => Mux12.IN5
ALU_Control[0] => Mux13.IN5
ALU_Control[0] => Mux14.IN5
ALU_Control[0] => Mux15.IN5
ALU_Control[1] => Mux0.IN4
ALU_Control[1] => Mux1.IN4
ALU_Control[1] => Mux2.IN4
ALU_Control[1] => Mux3.IN4
ALU_Control[1] => Mux4.IN4
ALU_Control[1] => Mux5.IN4
ALU_Control[1] => Mux6.IN4
ALU_Control[1] => Mux7.IN4
ALU_Control[1] => Mux8.IN4
ALU_Control[1] => Mux9.IN4
ALU_Control[1] => Mux10.IN4
ALU_Control[1] => Mux11.IN4
ALU_Control[1] => Mux12.IN4
ALU_Control[1] => Mux13.IN4
ALU_Control[1] => Mux14.IN4
ALU_Control[1] => Mux15.IN4
ALU_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|Multiplexer:ALU_source_1_multiplexer
control_signals[0] => Mux0.IN1
control_signals[0] => Mux1.IN1
control_signals[0] => Mux2.IN1
control_signals[0] => Mux3.IN1
control_signals[0] => Mux4.IN1
control_signals[0] => Mux5.IN1
control_signals[0] => Mux6.IN1
control_signals[0] => Mux7.IN1
control_signals[0] => Mux8.IN1
control_signals[0] => Mux9.IN1
control_signals[0] => Mux10.IN1
control_signals[0] => Mux11.IN1
control_signals[0] => Mux12.IN1
control_signals[0] => Mux13.IN1
control_signals[0] => Mux14.IN1
control_signals[0] => Mux15.IN1
control_signals[1] => Mux0.IN0
control_signals[1] => Mux1.IN0
control_signals[1] => Mux2.IN0
control_signals[1] => Mux3.IN0
control_signals[1] => Mux4.IN0
control_signals[1] => Mux5.IN0
control_signals[1] => Mux6.IN0
control_signals[1] => Mux7.IN0
control_signals[1] => Mux8.IN0
control_signals[1] => Mux9.IN0
control_signals[1] => Mux10.IN0
control_signals[1] => Mux11.IN0
control_signals[1] => Mux12.IN0
control_signals[1] => Mux13.IN0
control_signals[1] => Mux14.IN0
control_signals[1] => Mux15.IN0
data[0][0] => Mux15.IN5
data[0][1] => Mux14.IN5
data[0][2] => Mux13.IN5
data[0][3] => Mux12.IN5
data[0][4] => Mux11.IN5
data[0][5] => Mux10.IN5
data[0][6] => Mux9.IN5
data[0][7] => Mux8.IN5
data[0][8] => Mux7.IN5
data[0][9] => Mux6.IN5
data[0][10] => Mux5.IN5
data[0][11] => Mux4.IN5
data[0][12] => Mux3.IN5
data[0][13] => Mux2.IN5
data[0][14] => Mux1.IN5
data[0][15] => Mux0.IN5
data[1][0] => Mux15.IN4
data[1][1] => Mux14.IN4
data[1][2] => Mux13.IN4
data[1][3] => Mux12.IN4
data[1][4] => Mux11.IN4
data[1][5] => Mux10.IN4
data[1][6] => Mux9.IN4
data[1][7] => Mux8.IN4
data[1][8] => Mux7.IN4
data[1][9] => Mux6.IN4
data[1][10] => Mux5.IN4
data[1][11] => Mux4.IN4
data[1][12] => Mux3.IN4
data[1][13] => Mux2.IN4
data[1][14] => Mux1.IN4
data[1][15] => Mux0.IN4
data[2][0] => Mux15.IN3
data[2][1] => Mux14.IN3
data[2][2] => Mux13.IN3
data[2][3] => Mux12.IN3
data[2][4] => Mux11.IN3
data[2][5] => Mux10.IN3
data[2][6] => Mux9.IN3
data[2][7] => Mux8.IN3
data[2][8] => Mux7.IN3
data[2][9] => Mux6.IN3
data[2][10] => Mux5.IN3
data[2][11] => Mux4.IN3
data[2][12] => Mux3.IN3
data[2][13] => Mux2.IN3
data[2][14] => Mux1.IN3
data[2][15] => Mux0.IN3
data[3][0] => Mux15.IN2
data[3][1] => Mux14.IN2
data[3][2] => Mux13.IN2
data[3][3] => Mux12.IN2
data[3][4] => Mux11.IN2
data[3][5] => Mux10.IN2
data[3][6] => Mux9.IN2
data[3][7] => Mux8.IN2
data[3][8] => Mux7.IN2
data[3][9] => Mux6.IN2
data[3][10] => Mux5.IN2
data[3][11] => Mux4.IN2
data[3][12] => Mux3.IN2
data[3][13] => Mux2.IN2
data[3][14] => Mux1.IN2
data[3][15] => Mux0.IN2
multiplexer_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|Multiplexer:ALU_source_2_multiplexer
control_signals[0] => Mux0.IN1
control_signals[0] => Mux1.IN1
control_signals[0] => Mux2.IN1
control_signals[0] => Mux3.IN1
control_signals[0] => Mux4.IN1
control_signals[0] => Mux5.IN1
control_signals[0] => Mux6.IN1
control_signals[0] => Mux7.IN1
control_signals[0] => Mux8.IN1
control_signals[0] => Mux9.IN1
control_signals[0] => Mux10.IN1
control_signals[0] => Mux11.IN1
control_signals[0] => Mux12.IN1
control_signals[0] => Mux13.IN1
control_signals[0] => Mux14.IN1
control_signals[0] => Mux15.IN1
control_signals[1] => Mux0.IN0
control_signals[1] => Mux1.IN0
control_signals[1] => Mux2.IN0
control_signals[1] => Mux3.IN0
control_signals[1] => Mux4.IN0
control_signals[1] => Mux5.IN0
control_signals[1] => Mux6.IN0
control_signals[1] => Mux7.IN0
control_signals[1] => Mux8.IN0
control_signals[1] => Mux9.IN0
control_signals[1] => Mux10.IN0
control_signals[1] => Mux11.IN0
control_signals[1] => Mux12.IN0
control_signals[1] => Mux13.IN0
control_signals[1] => Mux14.IN0
control_signals[1] => Mux15.IN0
data[0][0] => Mux15.IN5
data[0][1] => Mux14.IN5
data[0][2] => Mux13.IN5
data[0][3] => Mux12.IN5
data[0][4] => Mux11.IN5
data[0][5] => Mux10.IN5
data[0][6] => Mux9.IN5
data[0][7] => Mux8.IN5
data[0][8] => Mux7.IN5
data[0][9] => Mux6.IN5
data[0][10] => Mux5.IN5
data[0][11] => Mux4.IN5
data[0][12] => Mux3.IN5
data[0][13] => Mux2.IN5
data[0][14] => Mux1.IN5
data[0][15] => Mux0.IN5
data[1][0] => Mux15.IN4
data[1][1] => Mux14.IN4
data[1][2] => Mux13.IN4
data[1][3] => Mux12.IN4
data[1][4] => Mux11.IN4
data[1][5] => Mux10.IN4
data[1][6] => Mux9.IN4
data[1][7] => Mux8.IN4
data[1][8] => Mux7.IN4
data[1][9] => Mux6.IN4
data[1][10] => Mux5.IN4
data[1][11] => Mux4.IN4
data[1][12] => Mux3.IN4
data[1][13] => Mux2.IN4
data[1][14] => Mux1.IN4
data[1][15] => Mux0.IN4
data[2][0] => Mux15.IN3
data[2][1] => Mux14.IN3
data[2][2] => Mux13.IN3
data[2][3] => Mux12.IN3
data[2][4] => Mux11.IN3
data[2][5] => Mux10.IN3
data[2][6] => Mux9.IN3
data[2][7] => Mux8.IN3
data[2][8] => Mux7.IN3
data[2][9] => Mux6.IN3
data[2][10] => Mux5.IN3
data[2][11] => Mux4.IN3
data[2][12] => Mux3.IN3
data[2][13] => Mux2.IN3
data[2][14] => Mux1.IN3
data[2][15] => Mux0.IN3
data[3][0] => Mux15.IN2
data[3][1] => Mux14.IN2
data[3][2] => Mux13.IN2
data[3][3] => Mux12.IN2
data[3][4] => Mux11.IN2
data[3][5] => Mux10.IN2
data[3][6] => Mux9.IN2
data[3][7] => Mux8.IN2
data[3][8] => Mux7.IN2
data[3][9] => Mux6.IN2
data[3][10] => Mux5.IN2
data[3][11] => Mux4.IN2
data[3][12] => Mux3.IN2
data[3][13] => Mux2.IN2
data[3][14] => Mux1.IN2
data[3][15] => Mux0.IN2
multiplexer_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|ALU_advanced:ALU_0
src_a[0] => Add0.IN16
src_a[0] => Add1.IN32
src_a[0] => ALU_out.IN0
src_a[0] => ALU_out.IN0
src_a[1] => Add0.IN15
src_a[1] => Add1.IN31
src_a[1] => ALU_out.IN0
src_a[1] => ALU_out.IN0
src_a[2] => Add0.IN14
src_a[2] => Add1.IN30
src_a[2] => ALU_out.IN0
src_a[2] => ALU_out.IN0
src_a[3] => Add0.IN13
src_a[3] => Add1.IN29
src_a[3] => ALU_out.IN0
src_a[3] => ALU_out.IN0
src_a[4] => Add0.IN12
src_a[4] => Add1.IN28
src_a[4] => ALU_out.IN0
src_a[4] => ALU_out.IN0
src_a[5] => Add0.IN11
src_a[5] => Add1.IN27
src_a[5] => ALU_out.IN0
src_a[5] => ALU_out.IN0
src_a[6] => Add0.IN10
src_a[6] => Add1.IN26
src_a[6] => ALU_out.IN0
src_a[6] => ALU_out.IN0
src_a[7] => Add0.IN9
src_a[7] => Add1.IN25
src_a[7] => ALU_out.IN0
src_a[7] => ALU_out.IN0
src_a[8] => Add0.IN8
src_a[8] => Add1.IN24
src_a[8] => ALU_out.IN0
src_a[8] => ALU_out.IN0
src_a[9] => Add0.IN7
src_a[9] => Add1.IN23
src_a[9] => ALU_out.IN0
src_a[9] => ALU_out.IN0
src_a[10] => Add0.IN6
src_a[10] => Add1.IN22
src_a[10] => ALU_out.IN0
src_a[10] => ALU_out.IN0
src_a[11] => Add0.IN5
src_a[11] => Add1.IN21
src_a[11] => ALU_out.IN0
src_a[11] => ALU_out.IN0
src_a[12] => Add0.IN4
src_a[12] => Add1.IN20
src_a[12] => ALU_out.IN0
src_a[12] => ALU_out.IN0
src_a[13] => Add0.IN3
src_a[13] => Add1.IN19
src_a[13] => ALU_out.IN0
src_a[13] => ALU_out.IN0
src_a[14] => Add0.IN2
src_a[14] => Add1.IN18
src_a[14] => ALU_out.IN0
src_a[14] => ALU_out.IN0
src_a[15] => Add0.IN1
src_a[15] => Add1.IN17
src_a[15] => always0.IN0
src_a[15] => ALU_out.IN0
src_a[15] => ALU_out.IN0
src_a[15] => always0.IN0
src_a[15] => always0.IN0
src_b[0] => Add0.IN32
src_b[0] => ALU_out.IN1
src_b[0] => ALU_out.IN1
src_b[0] => Add1.IN16
src_b[1] => Add0.IN31
src_b[1] => ALU_out.IN1
src_b[1] => ALU_out.IN1
src_b[1] => Add1.IN15
src_b[2] => Add0.IN30
src_b[2] => ALU_out.IN1
src_b[2] => ALU_out.IN1
src_b[2] => Add1.IN14
src_b[3] => Add0.IN29
src_b[3] => ALU_out.IN1
src_b[3] => ALU_out.IN1
src_b[3] => Add1.IN13
src_b[4] => Add0.IN28
src_b[4] => ALU_out.IN1
src_b[4] => ALU_out.IN1
src_b[4] => Add1.IN12
src_b[5] => Add0.IN27
src_b[5] => ALU_out.IN1
src_b[5] => ALU_out.IN1
src_b[5] => Add1.IN11
src_b[6] => Add0.IN26
src_b[6] => ALU_out.IN1
src_b[6] => ALU_out.IN1
src_b[6] => Add1.IN10
src_b[7] => Add0.IN25
src_b[7] => ALU_out.IN1
src_b[7] => ALU_out.IN1
src_b[7] => Add1.IN9
src_b[8] => Add0.IN24
src_b[8] => ALU_out.IN1
src_b[8] => ALU_out.IN1
src_b[8] => Add1.IN8
src_b[9] => Add0.IN23
src_b[9] => ALU_out.IN1
src_b[9] => ALU_out.IN1
src_b[9] => Add1.IN7
src_b[10] => Add0.IN22
src_b[10] => ALU_out.IN1
src_b[10] => ALU_out.IN1
src_b[10] => Add1.IN6
src_b[11] => Add0.IN21
src_b[11] => ALU_out.IN1
src_b[11] => ALU_out.IN1
src_b[11] => Add1.IN5
src_b[12] => Add0.IN20
src_b[12] => ALU_out.IN1
src_b[12] => ALU_out.IN1
src_b[12] => Add1.IN4
src_b[13] => Add0.IN19
src_b[13] => ALU_out.IN1
src_b[13] => ALU_out.IN1
src_b[13] => Add1.IN3
src_b[14] => Add0.IN18
src_b[14] => ALU_out.IN1
src_b[14] => ALU_out.IN1
src_b[14] => Add1.IN2
src_b[15] => Add0.IN17
src_b[15] => always0.IN1
src_b[15] => ALU_out.IN1
src_b[15] => ALU_out.IN1
src_b[15] => Add1.IN1
src_b[15] => always0.IN1
src_b[15] => always0.IN1
ALU_Control[0] => Mux0.IN5
ALU_Control[0] => Mux1.IN5
ALU_Control[0] => Mux2.IN5
ALU_Control[0] => Mux3.IN5
ALU_Control[0] => Mux4.IN5
ALU_Control[0] => Mux5.IN5
ALU_Control[0] => Mux6.IN5
ALU_Control[0] => Mux7.IN5
ALU_Control[0] => Mux8.IN5
ALU_Control[0] => Mux9.IN5
ALU_Control[0] => Mux10.IN5
ALU_Control[0] => Mux11.IN5
ALU_Control[0] => Mux12.IN5
ALU_Control[0] => Mux13.IN5
ALU_Control[0] => Mux14.IN5
ALU_Control[0] => Mux15.IN5
ALU_Control[0] => carry_flag.OUTPUTSELECT
ALU_Control[0] => overflow_flag.OUTPUTSELECT
ALU_Control[1] => Mux0.IN4
ALU_Control[1] => Mux1.IN4
ALU_Control[1] => Mux2.IN4
ALU_Control[1] => Mux3.IN4
ALU_Control[1] => Mux4.IN4
ALU_Control[1] => Mux5.IN4
ALU_Control[1] => Mux6.IN4
ALU_Control[1] => Mux7.IN4
ALU_Control[1] => Mux8.IN4
ALU_Control[1] => Mux9.IN4
ALU_Control[1] => Mux10.IN4
ALU_Control[1] => Mux11.IN4
ALU_Control[1] => Mux12.IN4
ALU_Control[1] => Mux13.IN4
ALU_Control[1] => Mux14.IN4
ALU_Control[1] => Mux15.IN4
ALU_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
zero_flag <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
carry_flag <= carry_flag.DB_MAX_OUTPUT_PORT_TYPE
sign_flag <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
overflow_flag <= overflow_flag.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|Flags_Register:flag_reg
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
rst => q[0]~reg0.ALOAD
rst => q[1]~reg0.ALOAD
rst => q[2]~reg0.ALOAD
rst => q[3]~reg0.ALOAD
flags_reg_write_enable => q[0]~reg0.ENA
flags_reg_write_enable => q[3]~reg0.ENA
flags_reg_write_enable => q[2]~reg0.ENA
flags_reg_write_enable => q[1]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|Jump_Logic:jump_logic_0
jump_zero_control => jz.IN0
jump_below_control => jb.IN0
jump_below_equal_control => jbe.IN1
jump_above_control => ja.IN1
jump_above_equal_control => jae.IN0
jump_greater_control => jg.IN1
jump_greater_equal_control => jge.IN1
jump_less_control => jl.IN1
jump_less_equal_control => jle.IN1
zero_flag => jz.IN1
zero_flag => jbe_1.IN0
zero_flag => ja_1.IN0
zero_flag => jge_1.IN0
zero_flag => jl_1.IN0
zero_flag => jle_2.IN1
zero_flag => jg_3.IN1
carry_flag => jb.IN1
carry_flag => jbe_1.IN1
carry_flag => ja_1.IN1
carry_flag => jle_1.IN0
carry_flag => jae.IN1
sign_flag => jg_2.IN0
sign_flag => jge_1.IN1
sign_flag => jl_1.IN1
sign_flag => jle_1.IN1
overflow_flag => jg_2.IN1
jump_logic_out <= selctor.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|Multiplexer:general_register_result_select_multiplexer
control_signals[0] => Mux0.IN1
control_signals[0] => Mux1.IN1
control_signals[0] => Mux2.IN1
control_signals[0] => Mux3.IN1
control_signals[0] => Mux4.IN1
control_signals[0] => Mux5.IN1
control_signals[0] => Mux6.IN1
control_signals[0] => Mux7.IN1
control_signals[0] => Mux8.IN1
control_signals[0] => Mux9.IN1
control_signals[0] => Mux10.IN1
control_signals[0] => Mux11.IN1
control_signals[0] => Mux12.IN1
control_signals[0] => Mux13.IN1
control_signals[0] => Mux14.IN1
control_signals[0] => Mux15.IN1
control_signals[1] => Mux0.IN0
control_signals[1] => Mux1.IN0
control_signals[1] => Mux2.IN0
control_signals[1] => Mux3.IN0
control_signals[1] => Mux4.IN0
control_signals[1] => Mux5.IN0
control_signals[1] => Mux6.IN0
control_signals[1] => Mux7.IN0
control_signals[1] => Mux8.IN0
control_signals[1] => Mux9.IN0
control_signals[1] => Mux10.IN0
control_signals[1] => Mux11.IN0
control_signals[1] => Mux12.IN0
control_signals[1] => Mux13.IN0
control_signals[1] => Mux14.IN0
control_signals[1] => Mux15.IN0
data[0][0] => Mux15.IN5
data[0][1] => Mux14.IN5
data[0][2] => Mux13.IN5
data[0][3] => Mux12.IN5
data[0][4] => Mux11.IN5
data[0][5] => Mux10.IN5
data[0][6] => Mux9.IN5
data[0][7] => Mux8.IN5
data[0][8] => Mux7.IN5
data[0][9] => Mux6.IN5
data[0][10] => Mux5.IN5
data[0][11] => Mux4.IN5
data[0][12] => Mux3.IN5
data[0][13] => Mux2.IN5
data[0][14] => Mux1.IN5
data[0][15] => Mux0.IN5
data[1][0] => Mux15.IN4
data[1][1] => Mux14.IN4
data[1][2] => Mux13.IN4
data[1][3] => Mux12.IN4
data[1][4] => Mux11.IN4
data[1][5] => Mux10.IN4
data[1][6] => Mux9.IN4
data[1][7] => Mux8.IN4
data[1][8] => Mux7.IN4
data[1][9] => Mux6.IN4
data[1][10] => Mux5.IN4
data[1][11] => Mux4.IN4
data[1][12] => Mux3.IN4
data[1][13] => Mux2.IN4
data[1][14] => Mux1.IN4
data[1][15] => Mux0.IN4
data[2][0] => Mux15.IN3
data[2][1] => Mux14.IN3
data[2][2] => Mux13.IN3
data[2][3] => Mux12.IN3
data[2][4] => Mux11.IN3
data[2][5] => Mux10.IN3
data[2][6] => Mux9.IN3
data[2][7] => Mux8.IN3
data[2][8] => Mux7.IN3
data[2][9] => Mux6.IN3
data[2][10] => Mux5.IN3
data[2][11] => Mux4.IN3
data[2][12] => Mux3.IN3
data[2][13] => Mux2.IN3
data[2][14] => Mux1.IN3
data[2][15] => Mux0.IN3
data[3][0] => Mux15.IN2
data[3][1] => Mux14.IN2
data[3][2] => Mux13.IN2
data[3][3] => Mux12.IN2
data[3][4] => Mux11.IN2
data[3][5] => Mux10.IN2
data[3][6] => Mux9.IN2
data[3][7] => Mux8.IN2
data[3][8] => Mux7.IN2
data[3][9] => Mux6.IN2
data[3][10] => Mux5.IN2
data[3][11] => Mux4.IN2
data[3][12] => Mux3.IN2
data[3][13] => Mux2.IN2
data[3][14] => Mux1.IN2
data[3][15] => Mux0.IN2
multiplexer_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
multiplexer_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


