/*
 * Spreatrum clock pll driver head file
 *
 * Copyright (C) 2015~2017 Spreadtrum, Inc.
 *
 * SPDX-License-Identifier: GPL-2.0
 */

#ifndef _CCU_SC9860_H_
#define _CCU_SC9860_H_

enum ccu_index {
	CLK_FAC_4M = 0,
	CLK_FAC_2M,
	CLK_FAC_1M,
	CLK_FAC_250K = 3,
	CLK_FAC_RPLL0_26M,
	CLK_FAC_RPLL1_26M,
	CLK_FAC_RCO25M,
	CLK_FAC_RCO4M,
	CLK_FAC_RCO2M,
	CLK_FAC_3K2,
	CLK_FAC_1K,
	CLK_RPLL0_GATE,	/* GATE clock */
	CLK_RPLL1_GATE,
	CLK_MPLL0_GATE,
	CLK_MPLL1_GATE,
	CLK_DPLL0_GATE,
	CLK_DPLL1_GATE,
	CLK_GPLL_GATE,
	CLK_CPPLL_GATE,
	CLK_LTEPLL0_GATE,
	CLK_LTEPLL1_GATE,
	CLK_TWPLL_GATE,
	CLK_SDIO0_2X_EN,
	CLK_SDIO0_1X_EN,
	CLK_SDIO1_2X_EN,
	CLK_SDIO1_1X_EN,
	CLK_SDIO2_2X_EN,
	CLK_SDIO2_1X_EN,
	CLK_EMMC_1X_EN,
	CLK_EMMC_2X_EN,
	CLK_RPLL0,	/* PLL  clock */
	CLK_RPLL1,
	CLK_MPLL0,
	CLK_MPLL1,
	CLK_DPLL0,
	CLK_DPLL1,
	CLK_GPLL,
	CLK_CPPLL,
	CLK_LTEPLL0,
	CLK_LTEPLL1,
	CLK_TWPLL,
	CLK_GPLL_42M5,	/* PLL fix factor clock */
	CLK_TWPLL_768M,
	CLK_TWPLL_384M,
	CLK_TWPLL_192M,
	CLK_TWPLL_96M,
	CLK_TWPLL_48M,
	CLK_TWPLL_24M,
	CLK_TWPLL_12M,
	CLK_TWPLL_512M,
	CLK_TWPLL_256M,
	CLK_TWPLL_128M,
	CLK_TWPLL_64M,
	CLK_TWPLL_307M2,
	CLK_TWPLL_153M6,
	CLK_TWPLL_76M8,
	CLK_TWPLL_51M2,
	CLK_TWPLL_38M4,
	CLK_TWPLL_19M2,
	CLK_L0_614M4,
	CLK_L0_409M6,	/* 60 */
	CLK_L0_38M,
	CLK_L1_38M,
	CLK_RPLL0_192M,
	CLK_RPLL0_96M,
	CLK_RPLL0_48M,
	CLK_RPLL1_468M,
	CLK_RPLL1_192M,
	CLK_RPLL1_96M,
	CLK_RPLL1_64M,
	CLK_RPLL1_48M,
	CLK_DPLL0_50M,
	CLK_DPLL1_50M,
	CLK_CPPLL_50M,
	CLK_M0_39M,
	CLK_M1_63M,
	CLK_AON_APB,
	CLK_AUX0,
	CLK_AUX1,
	CLK_AUX2,
	CLK_PROBE,
	CLK_SP_AHB,
	CLK_CCI,
	CLK_GIC,
	CLK_CSSYS,
	CLK_SDIO0_2X,
	CLK_SDIO1_2X,
	CLK_SDIO2_2X,
	CLK_EMMC_2X,
	CLK_UART0,
	CLK_UART1,
	CLK_UART2,
	CLK_UART3,
	CLK_UART4,
	CLK_I2C0,
	CLK_I2C1,
	CLK_I2C2,
	CLK_I2C3,
	CLK_I2C4,
	CLK_I2C5,
	CLK_SPI0,
	CLK_SPI1,
	CLK_SPI2,
	CLK_SPI3,
	CLK_IIS0,
	CLK_IIS1,
	CLK_IIS2,
	CLK_IIS3,
	CLK_LIT_MCU,
	CLK_BIG_MCU,
	CLK_GPU,
	CLK_VSP,
	CLK_VSP_ENC,
	CLK_DISPC0_DPI,
	CLK_DISPC1_DPI,
	CLK_SENSOR0,
	CLK_SENSOR1,
	CLK_SENSOR2,
	CLK_SDIO0_1X,
	CLK_SDIO1_1X,
	CLK_SDIO2_1X,
	CLK_EMMC_1X,
	CLK_ADI,	/* MUX clock */
	CLK_PWM0,
	CLK_PWM1,
	CLK_PWM2,
	CLK_PWM3,
	CLK_EFUSE,
	CLK_CM3_UART0,
	CLK_CM3_UART1,
	CLK_THM,
	CLK_CM3_I2C0,
	CLK_CM3_I2C1,
	CLK_CM4_SPI,
	CLK_AON_I2C,
	CLK_AVS,
	CLK_CA53_DAP,
	CLK_CA53_TS,
	CLK_DJTAG_TCK,
	CLK_PMU,
	CLK_PMU_26M,
	CLK_DEBOUNCE,
	CLK_OTG2_REF,
	CLK_USB3_REF,
	CLK_AP_AXI,
	CLK_AP_APB,
	CLK_AHB_VSP,
	CLK_AHB_DISP,
	CLK_AHB_CAM,
	CLK_MIPI_CSI0_EB,
	CLK_MIPI_CSI1_EB,
	CLK_USB3_EB,
	CLK_USB3_SUSPEND_EB,
	CLK_USB3_REF_EB,
	CLK_DMA_EB,
	CLK_SDIO0_EB,
	CLK_SDIO1_EB,
	CLK_SDIO2_EB,
	CLK_EMMC_EB,
	CLK_ROM_EB,
	CLK_BUSMON_EB,
	CLK_CC63S_EB,
	CLK_CC63P_EB,
	CLK_CE0_EB,
	CLK_CE1_EB,
	CLK_AVS_LIT_EB,
	CLK_AVS_BIG_EB,
	CLK_AP_INTC5_EB,
	CLK_GPIO_EB,
	CLK_PWM0_EB,
	CLK_PWM1_EB,
	CLK_PWM2_EB,
	CLK_PWM3_EB,
	CLK_KPD_EB,
	CLK_AON_SYS_EB,
	CLK_AP_SYS_EB,
	CLK_AON_TMR_EB,
	CLK_AP_TMR0_EB,
	CLK_EFUSE_EB,
	CLK_EIC_EB,
	CLK_PUB1_REG_EB,
	CLK_ADI_EB,
	CLK_AP_INTC0_EB,
	CLK_AP_INTC1_EB,
	CLK_AP_INTC2_EB,
	CLK_AP_INTC3_EB,
	CLK_AP_INTC4_EB,
	CLK_SPLK_EB,
	CLK_MSPI_EB,
	CLK_PUB0_REG_EB,
	CLK_PIN_EB,
	CLK_AON_CKG_EB,
	CLK_GPU_EB,
	CLK_APCPU_TS0_EB,
	CLK_APCPU_TS1_EB,
	CLK_DAP_EB,
	CLK_I2C_EB,
	CLK_PMU_EB,
	CLK_THM_EB,
	CLK_AUX0_EB,
	CLK_AUX1_EB,
	CLK_AUX2_EB,
	CLK_PROBE_EB,
	CLK_GPU0_AVS_EB,
	CLK_GPU1_AVS_EB,
	CLK_APCPU_WDG_EB,
	CLK_AP_TMR1_EB,
	CLK_AP_TMR2_EB,
	CLK_DISP_EMC_EB,
	CLK_ZIP_EMC_EB,
	CLK_GSP_EMC_EB,
	CLK_OSC_AON_EB,
	CLK_LVDS_TRX_EB,
	CLK_LVDS_TCXO_EB,
	CLK_MDAR_EB,
	CLK_RTC4M0_CAL_EB,
	CLK_RCT100M_CAL_EB,
	CLK_DJTAG_EB,
	CLK_MBOX_EB,
	CLK_AON_DMA_EB,
	CLK_DBG_EMC_EB,
	CLK_LVDS_PLL_DIV_EN,
	CLK_DEF_EB,
	CLK_AON_APB_RSV0,
	CLK_ORP_JTAG_EB,
	CLK_VSP_EB,
	CLK_CAM_EB,
	CLK_DISP_EB,
	CLK_DBG_AXI_IF_EB,
	CLK_AGCP_IIS0_EB,
	CLK_AGCP_IIS1_EB,
	CLK_AGCP_IIS2_EB,
	CLK_AGCP_IIS3_EB,
	CLK_AGCP_UART_EB,
	CLK_AGCP_DMACP_EB,
	CLK_AGCP_DMAAP_EB,
	CLK_AGCP_ARC48K_EB,
	CLK_AGCP_SRC44P1K_EB,
	CLK_AGCP_MCDT_EB,
	CLK_AGCP_VBCIFD_EB,
	CLK_AGCP_VBC_EB,
	CLK_AGCP_SPINLOCK_EB,
	CLK_AGCP_ICU_EB,
	CLK_AGCP_AP_ASHB_EB,
	CLK_AGCP_CP_ASHB_EB,
	CLK_AGCP_AUD_EB,
	CLK_AGCP_AUDIF_EB,
	CLK_VSP_DEC_EB,
	CLK_VSP_CKG_EB,
	CLK_VSP_MMU_EB,
	CLK_VSP_ENC_EB,
	CLK_VPP_EB,
	CLK_VSP_26M_EB,
	CLK_VSP_AXI_GATE,
	CLK_VSP_ENC_GATE,
	CLK_VPP_AXI_GATE,
	CLK_VSP_BM_GATE,
	CLK_VSP_ENC_BM_GATE,
	CLK_VPP_BM_GATE,
	CLK_DCAM0_EB,
	CLK_DCAM1_EB,
	CLK_ISP0_EB,
	CLK_CSI0_EB,
	CLK_CSI1_EB,
	CLK_JPG0_EB,
	CLK_JPG1_EB,
	CLK_CAM_CKG_EB,
	CLK_CAM_MMU_EB,
	CLK_ISP1_EB,
	CLK_CPP_EB,
	CLK_MMU_PF_EB,
	CLK_ISP2_EB,
	CLK_DCAM2ISP_IF_EB,
	CLK_ISP2DCAM_IF_EB,
	CLK_ISP_LCLK_EB,
	CLK_ISP_ICLK_EB,
	CLK_ISP_MCLK_EB,
	CLK_ISP_PCLK_EB,
	CLK_ISP_ISP2DCAM_EB,
	CLK_DCAM0_IF_EB,
	CLK_CLK26M_IF_EB,
	CLK_CPHY0_GATE,
	CLK_MIPI_CSI0_GATE,
	CLK_CPHY1_GATE,
	CLK_MIPI_CSI1,
	CLK_DCAM0_AXI_GATE,
	CLK_DCAM1_AXI_GATE,
	CLK_SENSOR0_GATE,
	CLK_SENSOR1_GATE,
	CLK_JPG0_AXI_GATE,
	CLK_GPG1_AXI_GATE,
	CLK_ISP0_AXI_GATE,
	CLK_ISP1_AXI_GATE,
	CLK_ISP2_AXI_GATE,
	CLK_CPP_AXI_GATE,
	CLK_D0_IF_AXI_GATE,
	CLK_D2I_IF_AXI_GATE,
	CLK_I2D_IF_AXI_GATE,
	CLK_SPARE_AXI_GATE,
	CLK_SENSOR2_GATE,
	CLK_D0IF_IN_D_EN,
	CLK_D1IF_IN_D_EN,
	CLK_D0IF_IN_D2I_EN,
	CLK_D1IF_IN_D2I_EN,
	CLK_IA_IN_D2I_EN,
	CLK_IB_IN_D2I_EN,
	CLK_IC_IN_D2I_EN,
	CLK_IA_IN_I_EN,
	CLK_IB_IN_I_EN,
	CLK_IC_IN_I_EN,
	CLK_DISPC0_EB,
	CLK_DISPC1_EB,
	CLK_DISPC_MMU_EB,
	CLK_GSP0_EB,
	CLK_GSP1_EB,
	CLK_GSP0_MMU_EB,
	CLK_GSP1_MMU_EB,
	CLK_DSI0_EB,
	CLK_DSI1_EB,
	CLK_DISP_CKG_EB,
	CLK_DISP_GPU_EB,
	CLK_GPU_MTX_EB,
	CLK_GSP_MTX_EB,
	CLK_TMC_MTX_EB,
	CLK_DISPC_MTX_EB,
	CLK_DPHY0_GATE,
	CLK_DPHY1_GATE,
	CLK_GSP0_A_GATE,
	CLK_GSP1_A_GATE,
	CLK_GSP0_F_GATE,
	CLK_GSP1_F_GATE,
	CLK_D_MTX_F_GATE,
	CLK_D_MTX_A_GATE,
	CLK_D_NOC_F_GATE,
	CLK_D_NOC_A_GATE,
	CLK_GSP_MTX_F_GATE,
	CLK_GSP_MTX_A_GATE,
	CLK_GSP_NOC_F_GATE,
	CLK_GSP_NOC_A_GATE,
	CLK_DISPM0IDLE_GATE,
	CLK_GSPM0IDLE_GATE,
	CLK_SIM0_EB,
	CLK_IIS0_EB,
	CLK_IIS1_EB,
	CLK_IIS2_EB,
	CLK_IIS3_EB,
	CLK_SPI0_EB,
	CLK_SPI1_EB,
	CLK_SPI2_EB,
	CLK_I2C0_EB,
	CLK_I2C1_EB,
	CLK_I2C2_EB,
	CLK_I2C3_EB,
	CLK_I2C4_EB,
	CLK_I2C5_EB,
	CLK_UART0_EB,
	CLK_UART1_EB,
	CLK_UART2_EB,
	CLK_UART3_EB,
	CLK_UART4_EB,
	CLK_AP_CKG_EB,
	CLK_SPI3_EB,

	CLK_NUMBER_SC9860,
};

#endif
