****************************************
Report : timing
	-path_type full
	-delay_type min
	-max_paths 1
	-sort_by slack
Design : risc8
Version: O-2018.06-SP4
Date   : Wed Jun  1 18:53:19 2022
****************************************


  Startpoint: U_control/int_type_reg_1_
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_control/nmi_reg_reg
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.67       0.67
  U_control/int_type_reg_1_/CP (dfcrn1)                   0.00       0.67 r
  U_control/int_type_reg_1_/QN (dfcrn1)                   0.33 &     1.01 r
  U_control/U559/Z (aoim22d1)                             0.20 &     1.21 f
  U_control/nmi_reg_reg/D (dfcrb1)                        0.00 &     1.21 f
  data arrival time                                                  1.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.68       0.68
  clock reconvergence pessimism                           0.00       0.68
  U_control/nmi_reg_reg/CP (dfcrb1)                                  0.68 r
  library hold time                                       0.07       0.75
  data required time                                                 0.75
  ------------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.21
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.46


1
