{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "ecc_0",
    "component_reference": "xilinx.com:ip:ecc:2.0",
    "ip_revision": "14",
    "gen_directory": ".",
    "parameters": {
      "component_parameters": {
        "C_USE_CLK_ENABLE": [ { "value": "false", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "C_PIPELINE": [ { "value": "false", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "C_REG_OUTPUT": [ { "value": "false", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "C_REG_INPUT": [ { "value": "false", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "C_CHK_BIT_WIDTH": [ { "value": "8", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_DATA_WIDTH": [ { "value": "64", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_ECC_TYPE": [ { "value": "Hamming", "resolve_type": "user", "usage": "all" } ],
        "C_ECC_MODE": [ { "value": "Encoder", "resolve_type": "user", "usage": "all" } ],
        "Component_Name": [ { "value": "ecc_0", "resolve_type": "user", "usage": "all" } ]
      },
      "model_parameters": {
        "C_FAMILY": [ { "value": "kintex7", "resolve_type": "generated", "usage": "all" } ],
        "C_COMPONENT_NAME": [ { "value": "ecc_0", "resolve_type": "generated", "usage": "all" } ],
        "C_ECC_MODE": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_ECC_TYPE": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_DATA_WIDTH": [ { "value": "64", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_CHK_BIT_WIDTH": [ { "value": "8", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_REG_INPUT": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_REG_OUTPUT": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_PIPELINE": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_USE_CLK_ENABLE": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "kintex7" } ],
        "BASE_BOARD_PART": [ { "value": "" } ],
        "BOARD_CONNECTIONS": [ { "value": "" } ],
        "DEVICE": [ { "value": "xc7k160t" } ],
        "PACKAGE": [ { "value": "ffg676" } ],
        "PREFHDL": [ { "value": "VHDL" } ],
        "SILICON_REVISION": [ { "value": "" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "MIXED" } ],
        "SPEEDGRADE": [ { "value": "-2" } ],
        "STATIC_POWER": [ { "value": "" } ],
        "TEMPERATURE_GRADE": [ { "value": "" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Flow" } ],
        "IPREVISION": [ { "value": "14" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "." } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "." } ],
        "SWVERSION": [ { "value": "2023.1.1" } ],
        "SYNTHESISFLOW": [ { "value": "OUT_OF_CONTEXT" } ]
      }
    },
    "boundary": {
      "ports": {
        "ecc_data_in": [ { "direction": "in", "size_left": "63", "size_right": "0" } ],
        "ecc_data_out": [ { "direction": "out", "size_left": "63", "size_right": "0" } ],
        "ecc_chkbits_out": [ { "direction": "out", "size_left": "7", "size_right": "0" } ]
      },
      "interfaces": {
        "ECC_DATA_IN": {
          "vlnv": "xilinx.com:signal:data:1.0",
          "abstraction_type": "xilinx.com:signal:data_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "LAYERED_METADATA": [ { "value": "undef", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "DATA": [ { "physical_name": "ecc_data_in" } ]
          }
        },
        "ECC_DATA_OUT": {
          "vlnv": "xilinx.com:signal:data:1.0",
          "abstraction_type": "xilinx.com:signal:data_rtl:1.0",
          "mode": "master",
          "parameters": {
            "LAYERED_METADATA": [ { "value": "undef", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "DATA": [ { "physical_name": "ecc_data_out" } ]
          }
        },
        "ECC_CHKBITS_OUT": {
          "vlnv": "xilinx.com:signal:data:1.0",
          "abstraction_type": "xilinx.com:signal:data_rtl:1.0",
          "mode": "master",
          "parameters": {
            "LAYERED_METADATA": [ { "value": "undef", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "DATA": [ { "physical_name": "ecc_chkbits_out" } ]
          }
        }
      }
    }
  }
}