$comment
	File created using the following command:
		vcd file demo.msim.vcd -direction
$end
$date
	Tue Dec 17 22:26:23 2024
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ps
$end

$scope module demo_vhd_vec_tst $end
$var wire 1 ! CLK $end
$var wire 1 " X $end

$scope module i1 $end
$var wire 1 # devoe $end
$var wire 1 $ devclrn $end
$var wire 1 % devpor $end
$var wire 1 & ww_devoe $end
$var wire 1 ' ww_devclrn $end
$var wire 1 ( ww_devpor $end
$var wire 1 ) ww_CLK $end
$var wire 1 * ww_X $end
$var wire 1 + \Y~output_o\ $end
$var wire 1 , \CLK~input_o\ $end
$var wire 1 - \X~input_o\ $end
$var wire 1 . \inst7~0_combout\ $end
$var wire 1 / \inst5~q\ $end
$var wire 1 0 \inst3~combout\ $end
$var wire 1 1 \inst6~q\ $end
$var wire 1 2 \inst8~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1#
1$
1%
1&
1'
1(
0)
0*
0+
0,
0-
0.
0/
00
01
02
$end
#1000000
