// Seed: 1235803431
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_4;
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd4
) (
    id_1,
    _id_2
);
  inout wire _id_2;
  inout reg id_1;
  for (id_3 = id_3; -1; id_1 = 1) begin : LABEL_0
    for (genvar id_4 = {id_1, 1}; -1; id_4 = 1'b0) begin : LABEL_1
      always @({id_2{1}}, posedge id_2);
    end
    assign id_4 = -1;
  end
  logic id_5;
  ;
  assign id_3 = 1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
  parameter id_6 = -1;
  logic [7:0] id_7;
  parameter id_8 = id_6[id_2];
  logic id_9;
  ;
  assign id_7[1] = id_6 + id_3 ? id_7 : id_1.id_9;
endmodule
