{
    "nl": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-37-33/31-openroad-repairdesignpostgpl/counter.nl.v",
    "pnl": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-37-33/31-openroad-repairdesignpostgpl/counter.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-37-33/31-openroad-repairdesignpostgpl/counter.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-37-33/31-openroad-repairdesignpostgpl/counter.odb",
    "sdc": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-37-33/31-openroad-repairdesignpostgpl/counter.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-37-33/12-openroad-staprepnr/nom_tt_025C_1v80/counter__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-37-33/12-openroad-staprepnr/nom_ss_100C_1v60/counter__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-37-33/12-openroad-staprepnr/nom_ff_n40C_1v95/counter__nom_ff_n40C_1v95.sdf"
    },
    "spef": null,
    "lib": null,
    "spice": null,
    "mag": null,
    "gds": null,
    "mag_gds": null,
    "klayout_gds": null,
    "json_h": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-37-33/05-yosys-jsonheader/counter.h.json",
    "vh": "/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-37-33/28-odb-writeverilogheader/counter.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 13,
        "design__inferred_latch__count": 0,
        "design__instance__count": 974,
        "design__instance__area": 249563,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 72,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 3,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 6,
        "power__internal__total": 41872800,
        "power__switching__total": 5.05361e-06,
        "power__leakage__total": 1.94478e-05,
        "power__total": 41872800,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.54709,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.27436,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 0.456126,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 1.12422,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.456126,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 1.7527,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 45,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 3,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.40096527233382984,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.25,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 0.7834858539263982,
        "timing__setup__ws__corner:nom_ss_100C_1v60": 0.9439691517862545,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.783486,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 1.321737,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 17,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 3,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.3490075272012975,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.25,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.10116319179802734,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 1.8049554584061038,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.101163,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 1.865487,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 72,
        "design__max_fanout_violation__count": 3,
        "design__max_cap_violation__count": 6,
        "clock__skew__worst_hold": -0.54709,
        "clock__skew__worst_setup": 0.27436,
        "timing__hold__ws": 0.456126,
        "timing__setup__ws": 1.12422,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.456126,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 1.7527,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 550.0 650.0",
        "design__core__bbox": "5.52 10.88 544.18 636.48",
        "design__io": 70,
        "design__die__area": 357500,
        "design__core__area": 336986,
        "design__instance__count__stdcell": 972,
        "design__instance__area__stdcell": 2532.43,
        "design__instance__count__macros": 2,
        "design__instance__area__macros": 247031,
        "design__instance__utilization": 0.740575,
        "design__instance__utilization__stdcell": 0.0281522,
        "design__instance__count__class:macro": 2,
        "design__instance__count__class:inverter": 26,
        "design__instance__count__class:sequential_cell": 25,
        "design__instance__count__class:multi_input_combinational_cell": 35,
        "flow__warnings__count": 52,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 888,
        "design__instance__count__class:tap_cell": 772,
        "design__power_grid_violation__count__net:vssd1": 0,
        "design__power_grid_violation__count__net:vccd1": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 68,
        "design__io__hpwl": 10020458,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 2764.84,
        "design__instance__displacement__mean": 1.484,
        "design__instance__displacement__max": 104.822,
        "route__wirelength__estimated": 22025.6,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 114
    }
}