FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 52;
0"NC";
1"A7_7511_DE";
2"A7_7511_HSYNC";
3"A7_FPGA_7511_INT";
4"A7_FPGA_7511_SCL";
5"A7_FPGA_7511_SDA";
6"A7_FPGA_7511_PD";
7"A7_7511_SPDIF";
8"A7_7511_SPDIF_OUT";
9"A7_7511_VSYNC";
10"A7_7511_D0";
11"A7_7511_D1";
12"A7_7511_D2";
13"A7_7511_D3";
14"A7_7511_D4";
15"A7_7511_D5";
16"A7_7511_D6";
17"A7_7511_D7";
18"A7_7511_D8";
19"A7_7511_D9";
20"A7_7511_D10";
21"A7_7511_D11";
22"A7_7511_D12";
23"A7_7511_D13";
24"A7_7511_CLK";
25"A7_7511_D14";
26"A7_7511_D15";
27"A7_7511_D16";
28"A7_7511_D17";
29"A7_7511_D18";
30"A7_7511_D19";
31"A7_7511_D20";
32"A7_7511_D21";
33"A7_7511_D22";
34"A7_7511_D23";
35"A7_7511_D24";
36"A7_7511_D25";
37"A7_7511_D26";
38"A7_7511_D27";
39"A7_7511_D28";
40"A7_7511_D29";
41"A7_7511_D30";
42"A7_7511_D31";
43"A7_7511_D32";
44"A7_7511_D33";
45"A7_7511_D34";
46"A7_7511_D35";
47"A7_FPGA_7511_CEC_CLK";
%"XC7A200TFFG1156"
"2","(-5650,4250)","0","ic","I1";
;
VALUE"XC7A200TFFG1156"
CDS_LIB"ic"
CDS_LOCATION"U28"
CDS_SEC"2"
CDS_LMAN_SYM_OUTLINE"-125,1250,825,-100";
"AL24"0;
"AP26"0;
"AP25"0;
"AM25"47;
"AL25"46;
"AN27"45;
"AM27"44;
"AN26"43;
"AM26"42;
"AK26"41;
"AJ26"40;
"AK25"39;
"AJ25"38;
"AL27"37;
"AK27"36;
"AP28"35;
"AN28"34;
"AN29"33;
"AM29"32;
"AP30"31;
"AP29"30;
"AK28"29;
"AJ28"28;
"AL29"27;
"AL28"26;
"AM30"25;
"AL30"24;
"AK30"23;
"AJ29"22;
"AP31"21;
"AN31"20;
"AK31"19;
"AJ30"18;
"AN32"17;
"AM31"16;
"AK32"15;
"AJ31"14;
"AM32"13;
"AL32"12;
"AP33"11;
"AN33"10;
"AL33"9;
"AK33"8;
"AP34"7;
"AN34"6;
"AJ34"5;
"AJ33"4;
"AM34"3;
"AL34"2;
"AJ24"1;
END.
