Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 16c93179ae6a47babb75d94daec13e92 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cw305_top_behav xil_defaultlib.cw305_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cw305_usb_reg_fe
Compiling module xil_defaultlib.cdc_pulse
Compiling module unisims_ver.USR_ACCESSE2
Compiling module xil_defaultlib.cw305_reg_aes
Compiling module unisims_ver.BUFGCTRL(PRESELECT_I0="TRUE")
Compiling module unisims_ver.BUFGMUX_CTRL
Compiling module unisims_ver.ODDR
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.IBUFG
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clocks
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.aes_core
Compiling module xil_defaultlib.cw305_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot cw305_top_behav
