INFO: [VRFC 10-2263] Analyzing Verilog file "A:/doug/Documents/GitHub/cmpe125labs/Lab 4/alu/alu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/doug/Documents/GitHub/cmpe125labs/Lab 4/alu/alu.srcs/sources_1/new/ALU_inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_inst
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/doug/Documents/GitHub/cmpe125labs/Lab 4/alu/alu.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
