From 6970cd7d361b44f9ca52a5abd4a0e6c4ac550482 Mon Sep 17 00:00:00 2001
From: Robert Norton <ronorton@microsoft.com>
Date: Mon, 31 Oct 2022 14:49:45 +0000
Subject: [PATCH 03/10] Crash if reading or writing upper 16 registers: TODO
 this should really be reserved instruction trap.

---
 model/riscv_regs.sail | 32 --------------------------------
 1 file changed, 32 deletions(-)

diff --git a/model/riscv_regs.sail b/model/riscv_regs.sail
index a65c6c5..d9ef101 100644
--- a/model/riscv_regs.sail
+++ b/model/riscv_regs.sail
@@ -128,22 +128,6 @@ function rX r = {
       13 => x13,
       14 => x14,
       15 => x15,
-      16 => x16,
-      17 => x17,
-      18 => x18,
-      19 => x19,
-      20 => x20,
-      21 => x21,
-      22 => x22,
-      23 => x23,
-      24 => x24,
-      25 => x25,
-      26 => x26,
-      27 => x27,
-      28 => x28,
-      29 => x29,
-      30 => x30,
-      31 => x31,
       _  => {assert(false, "invalid register number"); zero_reg}
     };
   regval_from_reg(v)
@@ -181,22 +165,6 @@ function wX (r, in_v) = {
     13 => x13 = v,
     14 => x14 = v,
     15 => x15 = v,
-    16 => x16 = v,
-    17 => x17 = v,
-    18 => x18 = v,
-    19 => x19 = v,
-    20 => x20 = v,
-    21 => x21 = v,
-    22 => x22 = v,
-    23 => x23 = v,
-    24 => x24 = v,
-    25 => x25 = v,
-    26 => x26 = v,
-    27 => x27 = v,
-    28 => x28 = v,
-    29 => x29 = v,
-    30 => x30 = v,
-    31 => x31 = v,
     _  => assert(false, "invalid register number")
   };
   if (r != 0) then {
-- 
2.39.2

