$date
	Mon Dec 21 14:11:07 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module clk_tb $end
$var wire 1 ! out_clk $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module dut1 $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var reg 1 ! out_clk $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
x!
$end
#5
1"
#10
0"
1#
#15
0!
1"
#20
0"
#25
1"
#30
0"
#35
1"
#40
0"
#45
1"
#50
0"
0#
#55
1!
1"
#60
0"
#65
0!
1"
#70
0"
#75
1!
1"
#80
0"
#85
0!
1"
#90
0"
#95
1!
1"
#100
0"
#105
0!
1"
#110
0"
#115
1!
1"
#120
0"
#125
0!
1"
#130
0"
#135
1!
1"
#140
0"
#145
0!
1"
#150
0"
