Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Sep 21 16:32:09 2023
| Host         : DESKTOP-GDBJFI1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file BCD_timing_summary_routed.rpt -pb BCD_timing_summary_routed.pb -rpx BCD_timing_summary_routed.rpx -warn_on_violation
| Design       : BCD
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-20  Warning   Non-clocked latch               4           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (12)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (4)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (12)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: in[1] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: in[2] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: in[3] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 out_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.700ns  (logic 4.148ns (61.905%)  route 2.552ns (38.095%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y72         LDCE                         0.000     0.000 r  out_reg[3]/G
    SLICE_X85Y72         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  out_reg[3]/Q
                         net (fo=1, routed)           2.552     3.111    out_OBUF[3]
    V5                   OBUF (Prop_obuf_I_O)         3.589     6.700 r  out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.700    out[3]
    V5                                                                r  out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.644ns  (logic 4.143ns (62.353%)  route 2.501ns (37.647%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y72         LDCE                         0.000     0.000 r  out_reg[2]/G
    SLICE_X85Y72         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  out_reg[2]/Q
                         net (fo=1, routed)           2.501     3.060    out_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.584     6.644 r  out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.644    out[2]
    V4                                                                r  out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.415ns  (logic 4.111ns (64.093%)  route 2.303ns (35.907%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y72         LDCE                         0.000     0.000 r  out_reg[0]/G
    SLICE_X85Y72         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  out_reg[0]/Q
                         net (fo=1, routed)           2.303     2.862    out_OBUF[0]
    U5                   OBUF (Prop_obuf_I_O)         3.552     6.415 r  out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.415    out[0]
    U5                                                                r  out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.211ns  (logic 4.123ns (66.372%)  route 2.089ns (33.628%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y72         LDCE                         0.000     0.000 r  out_reg[1]/G
    SLICE_X85Y72         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  out_reg[1]/Q
                         net (fo=1, routed)           2.089     2.648    out_OBUF[1]
    V1                   OBUF (Prop_obuf_I_O)         3.564     6.211 r  out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.211    out[1]
    V1                                                                r  out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[0]
                            (input port)
  Destination:            out_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.737ns  (logic 1.647ns (44.062%)  route 2.090ns (55.938%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB3                                               0.000     0.000 r  in[0] (IN)
                         net (fo=0)                   0.000     0.000    in[0]
    AB3                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  in_IBUF[0]_inst/O
                         net (fo=4, routed)           1.434     2.956    in_IBUF[0]
    SLICE_X85Y72         LUT4 (Prop_lut4_I3_O)        0.124     3.080 r  out_reg[2]_i_1/O
                         net (fo=1, routed)           0.657     3.737    out_reg[2]_i_1_n_0
    SLICE_X85Y72         LDCE                                         r  out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[0]
                            (input port)
  Destination:            out_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.642ns  (logic 1.647ns (45.211%)  route 1.995ns (54.789%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB3                                               0.000     0.000 r  in[0] (IN)
                         net (fo=0)                   0.000     0.000    in[0]
    AB3                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  in_IBUF[0]_inst/O
                         net (fo=4, routed)           1.435     2.957    in_IBUF[0]
    SLICE_X85Y72         LUT4 (Prop_lut4_I1_O)        0.124     3.081 r  out_reg[1]_i_1/O
                         net (fo=1, routed)           0.561     3.642    out_reg[1]_i_1_n_0
    SLICE_X85Y72         LDCE                                         r  out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[0]
                            (input port)
  Destination:            out_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.491ns  (logic 1.675ns (47.972%)  route 1.816ns (52.028%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB3                                               0.000     0.000 r  in[0] (IN)
                         net (fo=0)                   0.000     0.000    in[0]
    AB3                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  in_IBUF[0]_inst/O
                         net (fo=4, routed)           1.434     2.956    in_IBUF[0]
    SLICE_X85Y72         LUT4 (Prop_lut4_I0_O)        0.152     3.108 r  out_reg[3]_i_1/O
                         net (fo=1, routed)           0.383     3.491    out_reg[3]_i_1_n_0
    SLICE_X85Y72         LDCE                                         r  out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[0]
                            (input port)
  Destination:            out_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.109ns  (logic 1.675ns (53.858%)  route 1.435ns (46.142%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB3                                               0.000     0.000 r  in[0] (IN)
                         net (fo=0)                   0.000     0.000    in[0]
    AB3                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  in_IBUF[0]_inst/O
                         net (fo=4, routed)           1.435     2.957    in_IBUF[0]
    SLICE_X85Y72         LUT4 (Prop_lut4_I1_O)        0.152     3.109 r  out_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.109    out_reg[0]_i_1_n_0
    SLICE_X85Y72         LDCE                                         r  out_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in[3]
                            (input port)
  Destination:            out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.774ns  (logic 0.336ns (43.414%)  route 0.438ns (56.586%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y5                                                0.000     0.000 r  in[3] (IN)
                         net (fo=0)                   0.000     0.000    in[3]
    Y5                   IBUF (Prop_ibuf_I_O)         0.290     0.290 r  in_IBUF[3]_inst/O
                         net (fo=5, routed)           0.438     0.728    in_IBUF[3]
    SLICE_X85Y72         LUT4 (Prop_lut4_I3_O)        0.046     0.774 r  out_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.774    out_reg[0]_i_1_n_0
    SLICE_X85Y72         LDCE                                         r  out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[3]
                            (input port)
  Destination:            out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.845ns  (logic 0.339ns (40.144%)  route 0.506ns (59.856%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y5                                                0.000     0.000 r  in[3] (IN)
                         net (fo=0)                   0.000     0.000    in[3]
    Y5                   IBUF (Prop_ibuf_I_O)         0.290     0.290 r  in_IBUF[3]_inst/O
                         net (fo=5, routed)           0.386     0.676    in_IBUF[3]
    SLICE_X85Y72         LUT4 (Prop_lut4_I3_O)        0.049     0.725 r  out_reg[3]_i_1/O
                         net (fo=1, routed)           0.120     0.845    out_reg[3]_i_1_n_0
    SLICE_X85Y72         LDCE                                         r  out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[3]
                            (input port)
  Destination:            out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.960ns  (logic 0.335ns (34.906%)  route 0.625ns (65.094%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y5                                                0.000     0.000 r  in[3] (IN)
                         net (fo=0)                   0.000     0.000    in[3]
    Y5                   IBUF (Prop_ibuf_I_O)         0.290     0.290 r  in_IBUF[3]_inst/O
                         net (fo=5, routed)           0.438     0.728    in_IBUF[3]
    SLICE_X85Y72         LUT4 (Prop_lut4_I3_O)        0.045     0.773 r  out_reg[1]_i_1/O
                         net (fo=1, routed)           0.187     0.960    out_reg[1]_i_1_n_0
    SLICE_X85Y72         LDCE                                         r  out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[3]
                            (input port)
  Destination:            out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.048ns  (logic 0.335ns (31.976%)  route 0.713ns (68.024%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y5                                                0.000     0.000 r  in[3] (IN)
                         net (fo=0)                   0.000     0.000    in[3]
    Y5                   IBUF (Prop_ibuf_I_O)         0.290     0.290 r  in_IBUF[3]_inst/O
                         net (fo=5, routed)           0.386     0.676    in_IBUF[3]
    SLICE_X85Y72         LUT4 (Prop_lut4_I0_O)        0.045     0.721 r  out_reg[2]_i_1/O
                         net (fo=1, routed)           0.327     1.048    out_reg[2]_i_1_n_0
    SLICE_X85Y72         LDCE                                         r  out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.958ns  (logic 1.422ns (72.637%)  route 0.536ns (27.363%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y72         LDCE                         0.000     0.000 r  out_reg[1]/G
    SLICE_X85Y72         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  out_reg[1]/Q
                         net (fo=1, routed)           0.536     0.694    out_OBUF[1]
    V1                   OBUF (Prop_obuf_I_O)         1.264     1.958 r  out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.958    out[1]
    V1                                                                r  out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.029ns  (logic 1.411ns (69.530%)  route 0.618ns (30.470%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y72         LDCE                         0.000     0.000 r  out_reg[0]/G
    SLICE_X85Y72         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  out_reg[0]/Q
                         net (fo=1, routed)           0.618     0.776    out_OBUF[0]
    U5                   OBUF (Prop_obuf_I_O)         1.253     2.029 r  out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.029    out[0]
    U5                                                                r  out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.135ns  (logic 1.442ns (67.535%)  route 0.693ns (32.465%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y72         LDCE                         0.000     0.000 r  out_reg[2]/G
    SLICE_X85Y72         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  out_reg[2]/Q
                         net (fo=1, routed)           0.693     0.851    out_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.284     2.135 r  out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.135    out[2]
    V4                                                                r  out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.160ns  (logic 1.447ns (66.979%)  route 0.713ns (33.021%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y72         LDCE                         0.000     0.000 r  out_reg[3]/G
    SLICE_X85Y72         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  out_reg[3]/Q
                         net (fo=1, routed)           0.713     0.871    out_OBUF[3]
    V5                   OBUF (Prop_obuf_I_O)         1.289     2.160 r  out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.160    out[3]
    V5                                                                r  out[3] (OUT)
  -------------------------------------------------------------------    -------------------





