// Seed: 3078513647
module module_0;
endmodule
module module_1 (
    input  tri0  id_0,
    output wire  id_1,
    input  uwire id_2,
    input  tri1  id_3
);
  wire id_5;
  logic id_6, id_7, id_8, id_9 = 1'b0, id_10, id_11;
  and primCall (id_1, id_10, id_11, id_2, id_3, id_5, id_6, id_7, id_8, id_9);
  module_0 modCall_1 ();
  assign id_1 = -1;
endmodule
module module_2 (
    input supply0 id_0,
    input tri1 id_1,
    output tri id_2
);
  parameter id_4 = 1;
  wire id_5;
  module_0 modCall_1 ();
endmodule
module module_3 #(
    parameter id_10 = 32'd74,
    parameter id_12 = 32'd88
) (
    input supply0 id_0,
    input wand id_1,
    input supply0 id_2,
    output tri id_3,
    output uwire id_4,
    input wire id_5,
    input wire id_6,
    input wand id_7,
    input tri0 id_8,
    input tri0 id_9,
    input wire _id_10
);
  logic [~  -1 : 1] _id_12;
  wire id_13;
  wire id_14;
  module_0 modCall_1 ();
  initial $unsigned(28);
  ;
  logic [id_12 : id_10] id_15;
  ;
endmodule
