<dec f='llvm/llvm/include/llvm/MC/MCInstrDesc.h' l='199' type='unsigned short'/>
<use f='llvm/llvm/include/llvm/MC/MCInstrDesc.h' l='213' u='r' c='_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE'/>
<use f='llvm/llvm/include/llvm/MC/MCInstrDesc.h' l='229' u='r' c='_ZNK4llvm11MCInstrDesc14getNumOperandsEv'/>
<use f='llvm/llvm/include/llvm/MC/MCInstrDesc.h' l='234' u='r' c='_ZNK4llvm11MCInstrDesc10opInfo_endEv'/>
<offset>16</offset>
<doc f='llvm/llvm/include/llvm/MC/MCInstrDesc.h' l='199'>// Num of args (may be more if variable_ops)</doc>
<use f='llvm/llvm/lib/MC/MCInstrDesc.cpp' l='49' u='r' c='_ZNK4llvm11MCInstrDesc15hasDefOfPhysRegERKNS_6MCInstEjRKNS_14MCRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='741' u='r' c='_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_12MachineInstrERKNS_14MachineOperandES6_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='757' u='r' c='_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_12MachineInstrEjRKNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='6913' u='r' c='_ZL23isRegOrImmWithInputModsRKN4llvm11MCInstrDescEj'/>
<use f='llvm/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp' l='7483' u='r' c='_ZL29findFirstVectorPredOperandIdxRKN4llvm11MCInstrDescE'/>
<use f='llvm/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp' l='10535' u='r' c='_ZN12_GLOBAL__N_112ARMAsmParser25checkTargetMatchPredicateERN4llvm6MCInstE'/>
<use f='llvm/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp' l='10612' u='r' c='_ZN12_GLOBAL__N_112ARMAsmParser25checkTargetMatchPredicateERN4llvm6MCInstE'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='733' u='r' c='_ZL13AddThumb1SBitRN4llvm6MCInstEb'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='749' u='r' c='_ZL18isVectorPredicablej'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='827' u='r' c='_ZNK12_GLOBAL__N_115ARMDisassembler17AddThumbPredicateERN4llvm6MCInstE'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='893' u='r' c='_ZNK12_GLOBAL__N_115ARMDisassembler23UpdateThumbVFPPredicateERN4llvm14MCDisassembler12DecodeStatusERNS1_6MCInstE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/MCTargetDesc/WebAssemblyInstPrinter.cpp' l='164' u='r' c='_ZN4llvm22WebAssemblyInstPrinter9printInstEPKNS_6MCInstEmNS_9StringRefERKNS_15MCSubtargetInfoERNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyMCInstLower.cpp' l='241' u='r' c='_ZNK4llvm22WebAssemblyMCInstLower5lowerEPKNS_12MachineInstrERNS_6MCInstE'/>
