/*
 * Copyright (c) 2025 GigaDevice Semiconductor Inc.
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#ifndef ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_GD32F50X_CLOCKS_H_
#define ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_GD32F50X_CLOCKS_H_

#include "gd32-clocks-common.h"

/**
 * @name Register offsets
 * @{
 */

/* GD32F50x RCU register offsets (see gd32f50x_rcu.h in the vendor HAL) */
#define GD32_AHBEN_OFFSET     0x14U
#define GD32_APB2EN_OFFSET    0x18U
#define GD32_APB1EN_OFFSET    0x1CU
#define GD32_ADDAPB1EN_OFFSET 0xE4U

/* Backward-compatible alias */
#define GD32_AHB1EN_OFFSET GD32_AHBEN_OFFSET

/** @} */

/**
 * @name Clock enable/disable definitions for peripherals
 * @{
 */

/* AHB peripherals (RCU_AHBEN) */
#define GD32_CLOCK_DMA0   GD32_CLOCK_CONFIG(AHBEN, 0U)
#define GD32_CLOCK_DMA1   GD32_CLOCK_CONFIG(AHBEN, 1U)
#define GD32_CLOCK_CRC    GD32_CLOCK_CONFIG(AHBEN, 6U)
#define GD32_CLOCK_EXMC   GD32_CLOCK_CONFIG(AHBEN, 8U)
#define GD32_CLOCK_USBFS  GD32_CLOCK_CONFIG(AHBEN, 12U)
#define GD32_CLOCK_CAU    GD32_CLOCK_CONFIG(AHBEN, 16U)
#define GD32_CLOCK_HAU    GD32_CLOCK_CONFIG(AHBEN, 17U)
#define GD32_CLOCK_TRNG   GD32_CLOCK_CONFIG(AHBEN, 18U)
#define GD32_CLOCK_DMAMUX GD32_CLOCK_CONFIG(AHBEN, 19U)

/* APB1 peripherals */
#define GD32_CLOCK_TIMER1  GD32_CLOCK_CONFIG(APB1EN, 0U)
#define GD32_CLOCK_TIMER2  GD32_CLOCK_CONFIG(APB1EN, 1U)
#define GD32_CLOCK_TIMER3  GD32_CLOCK_CONFIG(APB1EN, 2U)
#define GD32_CLOCK_TIMER4  GD32_CLOCK_CONFIG(APB1EN, 3U)
#define GD32_CLOCK_TIMER5  GD32_CLOCK_CONFIG(APB1EN, 4U)
#define GD32_CLOCK_TIMER6  GD32_CLOCK_CONFIG(APB1EN, 5U)
#define GD32_CLOCK_TIMER16 GD32_CLOCK_CONFIG(APB1EN, 6U)
#define GD32_CLOCK_WWDGT   GD32_CLOCK_CONFIG(APB1EN, 11U)
#define GD32_CLOCK_SPI1    GD32_CLOCK_CONFIG(APB1EN, 14U)
#define GD32_CLOCK_SPI2    GD32_CLOCK_CONFIG(APB1EN, 15U)
#define GD32_CLOCK_USART1  GD32_CLOCK_CONFIG(APB1EN, 17U)
#define GD32_CLOCK_USART2  GD32_CLOCK_CONFIG(APB1EN, 18U)
#define GD32_CLOCK_UART3   GD32_CLOCK_CONFIG(APB1EN, 19U)
#define GD32_CLOCK_UART4   GD32_CLOCK_CONFIG(APB1EN, 20U)
#define GD32_CLOCK_I2C0    GD32_CLOCK_CONFIG(APB1EN, 21U)
#define GD32_CLOCK_I2C1    GD32_CLOCK_CONFIG(APB1EN, 22U)
#define GD32_CLOCK_CMP     GD32_CLOCK_CONFIG(APB1EN, 23U)
#define GD32_CLOCK_CAN0    GD32_CLOCK_CONFIG(APB1EN, 25U)
#define GD32_CLOCK_CAN1    GD32_CLOCK_CONFIG(APB1EN, 26U)
#define GD32_CLOCK_BKPI    GD32_CLOCK_CONFIG(APB1EN, 27U)
#define GD32_CLOCK_BKP     GD32_CLOCK_BKPI
#define GD32_CLOCK_PMU     GD32_CLOCK_CONFIG(APB1EN, 28U)
#define GD32_CLOCK_DAC     GD32_CLOCK_CONFIG(APB1EN, 29U)

/* APB2 peripherals */
#define GD32_CLOCK_AFIO    GD32_CLOCK_CONFIG(APB2EN, 0U)
#define GD32_CLOCK_EXTI    GD32_CLOCK_CONFIG(APB2EN, 0U)
#define GD32_CLOCK_GPIOA   GD32_CLOCK_CONFIG(APB2EN, 2U)
#define GD32_CLOCK_GPIOB   GD32_CLOCK_CONFIG(APB2EN, 3U)
#define GD32_CLOCK_GPIOC   GD32_CLOCK_CONFIG(APB2EN, 4U)
#define GD32_CLOCK_GPIOD   GD32_CLOCK_CONFIG(APB2EN, 5U)
#define GD32_CLOCK_GPIOE   GD32_CLOCK_CONFIG(APB2EN, 6U)
#define GD32_CLOCK_ADC0    GD32_CLOCK_CONFIG(APB2EN, 9U)
#define GD32_CLOCK_ADC1    GD32_CLOCK_CONFIG(APB2EN, 10U)
#define GD32_CLOCK_TIMER0  GD32_CLOCK_CONFIG(APB2EN, 11U)
#define GD32_CLOCK_SPI0    GD32_CLOCK_CONFIG(APB2EN, 12U)
#define GD32_CLOCK_TIMER7  GD32_CLOCK_CONFIG(APB2EN, 13U)
#define GD32_CLOCK_USART0  GD32_CLOCK_CONFIG(APB2EN, 14U)
#define GD32_CLOCK_ADC2    GD32_CLOCK_CONFIG(APB2EN, 15U)
#define GD32_CLOCK_TIMER15 GD32_CLOCK_CONFIG(APB2EN, 20U)
#define GD32_CLOCK_TRIGSEL GD32_CLOCK_CONFIG(APB2EN, 24U)
#define GD32_CLOCK_SYSCFG  GD32_CLOCK_CONFIG(APB2EN, 25U)

/* ADDAPB1 peripherals (RCU_ADDAPB1EN) */
#define GD32_CLOCK_CTC GD32_CLOCK_CONFIG(ADDAPB1EN, 27U)

/** @} */

#endif /* ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_GD32F50X_CLOCKS_H_ */
