#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-955-gd6e01d0c)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x558d7dd814d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x558d7ddb4860 .scope module, "div_tb" "div_tb" 3 1;
 .timescale 0 0;
v0x558d7ddded10_0 .var "clk", 0 0;
v0x558d7dddedd0_0 .var "dividend", 31 0;
v0x558d7dddee90_0 .var "divisor", 31 0;
v0x558d7dddef90_0 .net "quotient", 31 0, v0x558d7ddde540_0;  1 drivers
v0x558d7dddf060_0 .net "remainder", 31 0, v0x558d7ddde5e0_0;  1 drivers
v0x558d7dddf150_0 .var "rst", 0 0;
v0x558d7dddf240_0 .var "signdiv", 0 0;
S_0x558d7ddb49f0 .scope module, "division" "div" 3 6, 4 3 0, S_0x558d7ddb4860;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "signdiv";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "divrst";
    .port_info 5 /OUTPUT 32 "q";
    .port_info 6 /OUTPUT 32 "r";
v0x558d7ddddf60_0 .net "a", 31 0, v0x558d7dddedd0_0;  1 drivers
v0x558d7ddde060_0 .var "aligncnt", 4 0;
v0x558d7ddde140_0 .net "b", 31 0, v0x558d7dddee90_0;  1 drivers
v0x558d7ddde230_0 .net "clk", 0 0, v0x558d7ddded10_0;  1 drivers
v0x558d7ddde2d0_0 .var "constind", 4 0;
v0x558d7ddde400_0 .net "divrst", 0 0, v0x558d7dddf150_0;  1 drivers
v0x558d7ddde4a0_0 .var "nxt", 0 0;
v0x558d7ddde540_0 .var "q", 31 0;
v0x558d7ddde5e0_0 .var "r", 31 0;
v0x558d7ddde750_0 .net "shiftedb", 31 0, v0x558d7dddd140_0;  1 drivers
v0x558d7ddde810_0 .net "signdiv", 0 0, v0x558d7dddf240_0;  1 drivers
v0x558d7ddde8d0_0 .var "ua", 31 0;
v0x558d7ddde9e0_0 .var "ub", 31 0;
v0x558d7dddeaf0_0 .net "uq", 31 0, v0x558d7dddd820_0;  1 drivers
v0x558d7dddebb0_0 .net "ur", 31 0, v0x558d7dddd8c0_0;  1 drivers
E_0x558d7ddadfe0/0 .event edge, v0x558d7ddde810_0, v0x558d7ddde2d0_0, v0x558d7ddddf60_0, v0x558d7dddd8c0_0;
E_0x558d7ddadfe0/1 .event edge, v0x558d7ddde140_0, v0x558d7dddd820_0;
E_0x558d7ddadfe0 .event/or E_0x558d7ddadfe0/0, E_0x558d7ddadfe0/1;
S_0x558d7ddbe4f0 .scope module, "aligner" "align" 4 16, 5 2 0, S_0x558d7ddb49f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "alrst";
    .port_info 2 /INPUT 32 "ala";
    .port_info 3 /INPUT 32 "alb";
    .port_info 4 /OUTPUT 32 "shiftb";
v0x558d7dda26e0_0 .var "ahi", 15 0;
v0x558d7dda2990_0 .net "ala", 31 0, v0x558d7ddde8d0_0;  1 drivers
v0x558d7dd9f340_0 .net "alb", 31 0, v0x558d7ddde9e0_0;  1 drivers
v0x558d7dd9e5e0_0 .var "alo", 15 0;
v0x558d7dddcb30_0 .net "alrst", 0 0, v0x558d7dddf150_0;  alias, 1 drivers
v0x558d7dddcc40_0 .var "bhi", 15 0;
v0x558d7dddcd20_0 .var "blo", 15 0;
v0x558d7dddce00_0 .var "blo_cnt", 3 0;
v0x558d7dddcee0_0 .net "clk", 0 0, v0x558d7ddded10_0;  alias, 1 drivers
v0x558d7dddcfa0_0 .var "end_lo", 0 0;
v0x558d7dddd060_0 .var "i", 3 0;
v0x558d7dddd140_0 .var "shiftb", 31 0;
v0x558d7dddd220_0 .var "shifted", 31 0;
E_0x558d7ddaf230 .event posedge, v0x558d7dddcee0_0;
E_0x558d7ddb7390 .event edge, v0x558d7dddd220_0;
S_0x558d7dddd3a0 .scope module, "divider" "divu" 4 22, 6 1 0, S_0x558d7ddb49f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "divua";
    .port_info 1 /INPUT 32 "divub";
    .port_info 2 /INPUT 32 "realb";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "divurst";
    .port_info 5 /OUTPUT 32 "divuq";
    .port_info 6 /OUTPUT 32 "divur";
v0x558d7dddd620_0 .net "clk", 0 0, v0x558d7ddded10_0;  alias, 1 drivers
v0x558d7dddd6e0_0 .net "divua", 31 0, v0x558d7ddde8d0_0;  alias, 1 drivers
v0x558d7dddd780_0 .net "divub", 31 0, v0x558d7dddd140_0;  alias, 1 drivers
v0x558d7dddd820_0 .var "divuq", 31 0;
v0x558d7dddd8c0_0 .var "divur", 31 0;
v0x558d7dddd9f0_0 .net "divurst", 0 0, v0x558d7ddde4a0_0;  1 drivers
v0x558d7ddddab0_0 .var "quotient", 31 0;
v0x558d7ddddb90_0 .net "realb", 31 0, v0x558d7ddde9e0_0;  alias, 1 drivers
v0x558d7ddddc50_0 .var "rega", 31 0;
v0x558d7ddddda0_0 .var "regb", 31 0;
E_0x558d7ddae330 .event edge, v0x558d7ddddab0_0, v0x558d7ddddc50_0;
    .scope S_0x558d7ddbe4f0;
T_0 ;
Ewait_0 .event/or E_0x558d7ddb7390, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x558d7dddd220_0;
    %store/vec4 v0x558d7dddd140_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x558d7ddbe4f0;
T_1 ;
    %wait E_0x558d7ddaf230;
    %load/vec4 v0x558d7dddcb30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x558d7dda2990_0;
    %parti/s 16, 16, 6;
    %assign/vec4 v0x558d7dda26e0_0, 0;
    %load/vec4 v0x558d7dda2990_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0x558d7dd9e5e0_0, 0;
    %load/vec4 v0x558d7dd9f340_0;
    %parti/s 16, 16, 6;
    %assign/vec4 v0x558d7dddcc40_0, 0;
    %load/vec4 v0x558d7dd9f340_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0x558d7dddcd20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x558d7dddd060_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x558d7dddce00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558d7dddcfa0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x558d7dda26e0_0;
    %load/vec4 v0x558d7dddcc40_0;
    %cmp/u;
    %jmp/0xz  T_1.2, 5;
    %load/vec4 v0x558d7dd9f340_0;
    %load/vec4 v0x558d7dddd060_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x558d7dddd220_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x558d7dddd060_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v0x558d7dd9f340_0;
    %load/vec4 v0x558d7dddce00_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x558d7dddd220_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x558d7dddd060_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x558d7dddd060_0, 0;
    %load/vec4 v0x558d7dddcc40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x558d7dddcc40_0, 0;
T_1.5 ;
T_1.3 ;
    %load/vec4 v0x558d7dddcfa0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %load/vec4 v0x558d7dd9e5e0_0;
    %load/vec4 v0x558d7dddcd20_0;
    %cmp/u;
    %jmp/0xz  T_1.8, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558d7dddcfa0_0, 0;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v0x558d7dddcd20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x558d7dddcd20_0, 0;
    %load/vec4 v0x558d7dddce00_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x558d7dddce00_0, 0;
T_1.9 ;
T_1.6 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x558d7dddd3a0;
T_2 ;
Ewait_1 .event/or E_0x558d7ddae330, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x558d7ddddab0_0;
    %store/vec4 v0x558d7dddd820_0, 0, 32;
    %load/vec4 v0x558d7ddddc50_0;
    %store/vec4 v0x558d7dddd8c0_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x558d7dddd3a0;
T_3 ;
    %wait E_0x558d7ddaf230;
    %load/vec4 v0x558d7dddd9f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x558d7ddddab0_0, 0;
    %load/vec4 v0x558d7dddd6e0_0;
    %assign/vec4 v0x558d7ddddc50_0, 0;
    %load/vec4 v0x558d7dddd780_0;
    %assign/vec4 v0x558d7ddddda0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x558d7ddddda0_0;
    %load/vec4 v0x558d7ddddb90_0;
    %cmp/u;
    %jmp/0xz  T_3.2, 5;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x558d7ddddda0_0;
    %load/vec4 v0x558d7ddddc50_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_3.4, 5;
    %load/vec4 v0x558d7ddddc50_0;
    %load/vec4 v0x558d7ddddda0_0;
    %sub;
    %assign/vec4 v0x558d7ddddc50_0, 0;
    %load/vec4 v0x558d7ddddab0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %addi 1, 0, 32;
    %assign/vec4 v0x558d7ddddab0_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x558d7ddddc50_0;
    %assign/vec4 v0x558d7ddddc50_0, 0;
    %load/vec4 v0x558d7ddddab0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x558d7ddddab0_0, 0;
T_3.5 ;
    %load/vec4 v0x558d7ddddda0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x558d7ddddda0_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x558d7ddb49f0;
T_4 ;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x558d7ddde2d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x558d7ddde060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558d7ddde4a0_0, 0;
    %end;
    .thread T_4;
    .scope S_0x558d7ddb49f0;
T_5 ;
    %wait E_0x558d7ddaf230;
    %load/vec4 v0x558d7ddde060_0;
    %cmpi/u 18, 0, 5;
    %jmp/0xz  T_5.0, 5;
    %load/vec4 v0x558d7ddde060_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x558d7ddde060_0, 0;
T_5.0 ;
    %load/vec4 v0x558d7ddde060_0;
    %cmpi/e 17, 0, 5;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558d7ddde4a0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558d7ddde4a0_0, 0;
T_5.3 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x558d7ddb49f0;
T_6 ;
Ewait_2 .event/or E_0x558d7ddadfe0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x558d7ddde810_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x558d7ddddf60_0;
    %load/vec4 v0x558d7ddde2d0_0;
    %part/u 1;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x558d7ddddf60_0;
    %subi 1, 0, 32;
    %inv;
    %store/vec4 v0x558d7ddde8d0_0, 0, 32;
    %load/vec4 v0x558d7dddebb0_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0x558d7ddde5e0_0, 0, 32;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x558d7ddddf60_0;
    %store/vec4 v0x558d7ddde8d0_0, 0, 32;
    %load/vec4 v0x558d7dddebb0_0;
    %store/vec4 v0x558d7ddde5e0_0, 0, 32;
T_6.3 ;
    %load/vec4 v0x558d7ddde140_0;
    %load/vec4 v0x558d7ddde2d0_0;
    %part/u 1;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.4, 4;
    %load/vec4 v0x558d7ddde140_0;
    %subi 1, 0, 32;
    %inv;
    %store/vec4 v0x558d7ddde9e0_0, 0, 32;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x558d7ddde140_0;
    %store/vec4 v0x558d7ddde9e0_0, 0, 32;
T_6.5 ;
    %load/vec4 v0x558d7ddddf60_0;
    %load/vec4 v0x558d7ddde2d0_0;
    %part/u 1;
    %load/vec4 v0x558d7ddde140_0;
    %load/vec4 v0x558d7ddde2d0_0;
    %part/u 1;
    %xor;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %load/vec4 v0x558d7dddeaf0_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0x558d7ddde540_0, 0, 32;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0x558d7dddeaf0_0;
    %store/vec4 v0x558d7ddde540_0, 0, 32;
T_6.7 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x558d7ddddf60_0;
    %store/vec4 v0x558d7ddde8d0_0, 0, 32;
    %load/vec4 v0x558d7ddde140_0;
    %store/vec4 v0x558d7ddde9e0_0, 0, 32;
    %load/vec4 v0x558d7dddeaf0_0;
    %store/vec4 v0x558d7ddde540_0, 0, 32;
    %load/vec4 v0x558d7dddebb0_0;
    %store/vec4 v0x558d7ddde5e0_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x558d7ddb4860;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558d7ddded10_0, 0, 1;
    %pushi/vec4 70, 0, 32;
T_7.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.1, 5;
    %jmp/1 T_7.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10, 0;
    %load/vec4 v0x558d7ddded10_0;
    %nor/r;
    %store/vec4 v0x558d7ddded10_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x558d7ddded10_0;
    %nor/r;
    %store/vec4 v0x558d7ddded10_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %pop/vec4 1;
    %end;
    .thread T_7;
    .scope S_0x558d7ddb4860;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558d7dddf150_0, 0;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v0x558d7dddedd0_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x558d7dddee90_0, 0;
    %wait E_0x558d7ddaf230;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558d7dddf150_0, 0;
    %wait E_0x558d7ddaf230;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558d7dddf150_0, 0;
    %vpi_call/w 3 32 "$dumpfile", "div_waves.vcd" {0 0 0};
    %vpi_call/w 3 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x558d7ddb49f0 {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "div_tb.v";
    "div.v";
    "align.v";
    "divu.v";
