// Seed: 1162707646
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  always id_10 = 1;
  assign id_3 = 1;
  assign id_6 = 1'b0;
endmodule
module module_1;
  initial id_1 <= 1'd0;
  wire id_2;
  wire id_3;
  always $display();
  initial id_1 = 1;
  wire id_4;
  assign id_3 = id_4;
  tri1 id_5, id_6;
  assign #1 id_1 = id_1 - 1;
  assign id_6 = 1;
  tri0 id_7;
  assign id_7 = 1;
  wire id_8, id_9, id_10, id_11;
  wor id_12;
  module_0 modCall_1 (
      id_11,
      id_4,
      id_8,
      id_5,
      id_6,
      id_5,
      id_5,
      id_7,
      id_12,
      id_8,
      id_9,
      id_10,
      id_5,
      id_7,
      id_11,
      id_5
  );
  wor id_13 = 1'b0;
  wire id_14, id_15;
  wire id_16;
  wire id_17, id_18;
  wire id_19, id_20, id_21;
  wire id_22;
  wire id_23;
  assign id_7 = id_12;
endmodule
