
smoke_monitor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000808c  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002ec  0800819c  0800819c  0000919c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008488  08008488  0000a06c  2**0
                  CONTENTS
  4 .ARM          00000000  08008488  08008488  0000a06c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008488  08008488  0000a06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008488  08008488  00009488  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800848c  0800848c  0000948c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  08008490  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000404  2000006c  080084fc  0000a06c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000470  080084fc  0000a470  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000a06c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014d64  00000000  00000000  0000a095  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000035ad  00000000  00000000  0001edf9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001578  00000000  00000000  000223a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000010a8  00000000  00000000  00023920  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a781  00000000  00000000  000249c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019a4d  00000000  00000000  0003f149  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00098431  00000000  00000000  00058b96  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f0fc7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000062f8  00000000  00000000  000f100c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000055  00000000  00000000  000f7304  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000006c 	.word	0x2000006c
 800012c:	00000000 	.word	0x00000000
 8000130:	08008184 	.word	0x08008184

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000070 	.word	0x20000070
 800014c:	08008184 	.word	0x08008184

08000150 <__aeabi_frsub>:
 8000150:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000154:	e002      	b.n	800015c <__addsf3>
 8000156:	bf00      	nop

08000158 <__aeabi_fsub>:
 8000158:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

0800015c <__addsf3>:
 800015c:	0042      	lsls	r2, r0, #1
 800015e:	bf1f      	itttt	ne
 8000160:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000164:	ea92 0f03 	teqne	r2, r3
 8000168:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 800016c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000170:	d06a      	beq.n	8000248 <__addsf3+0xec>
 8000172:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000176:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800017a:	bfc1      	itttt	gt
 800017c:	18d2      	addgt	r2, r2, r3
 800017e:	4041      	eorgt	r1, r0
 8000180:	4048      	eorgt	r0, r1
 8000182:	4041      	eorgt	r1, r0
 8000184:	bfb8      	it	lt
 8000186:	425b      	neglt	r3, r3
 8000188:	2b19      	cmp	r3, #25
 800018a:	bf88      	it	hi
 800018c:	4770      	bxhi	lr
 800018e:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000192:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000196:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 800019a:	bf18      	it	ne
 800019c:	4240      	negne	r0, r0
 800019e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001a2:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80001a6:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80001aa:	bf18      	it	ne
 80001ac:	4249      	negne	r1, r1
 80001ae:	ea92 0f03 	teq	r2, r3
 80001b2:	d03f      	beq.n	8000234 <__addsf3+0xd8>
 80001b4:	f1a2 0201 	sub.w	r2, r2, #1
 80001b8:	fa41 fc03 	asr.w	ip, r1, r3
 80001bc:	eb10 000c 	adds.w	r0, r0, ip
 80001c0:	f1c3 0320 	rsb	r3, r3, #32
 80001c4:	fa01 f103 	lsl.w	r1, r1, r3
 80001c8:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80001cc:	d502      	bpl.n	80001d4 <__addsf3+0x78>
 80001ce:	4249      	negs	r1, r1
 80001d0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001d4:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80001d8:	d313      	bcc.n	8000202 <__addsf3+0xa6>
 80001da:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80001de:	d306      	bcc.n	80001ee <__addsf3+0x92>
 80001e0:	0840      	lsrs	r0, r0, #1
 80001e2:	ea4f 0131 	mov.w	r1, r1, rrx
 80001e6:	f102 0201 	add.w	r2, r2, #1
 80001ea:	2afe      	cmp	r2, #254	@ 0xfe
 80001ec:	d251      	bcs.n	8000292 <__addsf3+0x136>
 80001ee:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 80001f2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001f6:	bf08      	it	eq
 80001f8:	f020 0001 	biceq.w	r0, r0, #1
 80001fc:	ea40 0003 	orr.w	r0, r0, r3
 8000200:	4770      	bx	lr
 8000202:	0049      	lsls	r1, r1, #1
 8000204:	eb40 0000 	adc.w	r0, r0, r0
 8000208:	3a01      	subs	r2, #1
 800020a:	bf28      	it	cs
 800020c:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000210:	d2ed      	bcs.n	80001ee <__addsf3+0x92>
 8000212:	fab0 fc80 	clz	ip, r0
 8000216:	f1ac 0c08 	sub.w	ip, ip, #8
 800021a:	ebb2 020c 	subs.w	r2, r2, ip
 800021e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000222:	bfaa      	itet	ge
 8000224:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000228:	4252      	neglt	r2, r2
 800022a:	4318      	orrge	r0, r3
 800022c:	bfbc      	itt	lt
 800022e:	40d0      	lsrlt	r0, r2
 8000230:	4318      	orrlt	r0, r3
 8000232:	4770      	bx	lr
 8000234:	f092 0f00 	teq	r2, #0
 8000238:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 800023c:	bf06      	itte	eq
 800023e:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000242:	3201      	addeq	r2, #1
 8000244:	3b01      	subne	r3, #1
 8000246:	e7b5      	b.n	80001b4 <__addsf3+0x58>
 8000248:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800024c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000250:	bf18      	it	ne
 8000252:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000256:	d021      	beq.n	800029c <__addsf3+0x140>
 8000258:	ea92 0f03 	teq	r2, r3
 800025c:	d004      	beq.n	8000268 <__addsf3+0x10c>
 800025e:	f092 0f00 	teq	r2, #0
 8000262:	bf08      	it	eq
 8000264:	4608      	moveq	r0, r1
 8000266:	4770      	bx	lr
 8000268:	ea90 0f01 	teq	r0, r1
 800026c:	bf1c      	itt	ne
 800026e:	2000      	movne	r0, #0
 8000270:	4770      	bxne	lr
 8000272:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000276:	d104      	bne.n	8000282 <__addsf3+0x126>
 8000278:	0040      	lsls	r0, r0, #1
 800027a:	bf28      	it	cs
 800027c:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000280:	4770      	bx	lr
 8000282:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000286:	bf3c      	itt	cc
 8000288:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 800028c:	4770      	bxcc	lr
 800028e:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000292:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000296:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800029a:	4770      	bx	lr
 800029c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80002a0:	bf16      	itet	ne
 80002a2:	4608      	movne	r0, r1
 80002a4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002a8:	4601      	movne	r1, r0
 80002aa:	0242      	lsls	r2, r0, #9
 80002ac:	bf06      	itte	eq
 80002ae:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002b2:	ea90 0f01 	teqeq	r0, r1
 80002b6:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 80002ba:	4770      	bx	lr

080002bc <__aeabi_ui2f>:
 80002bc:	f04f 0300 	mov.w	r3, #0
 80002c0:	e004      	b.n	80002cc <__aeabi_i2f+0x8>
 80002c2:	bf00      	nop

080002c4 <__aeabi_i2f>:
 80002c4:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 80002c8:	bf48      	it	mi
 80002ca:	4240      	negmi	r0, r0
 80002cc:	ea5f 0c00 	movs.w	ip, r0
 80002d0:	bf08      	it	eq
 80002d2:	4770      	bxeq	lr
 80002d4:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80002d8:	4601      	mov	r1, r0
 80002da:	f04f 0000 	mov.w	r0, #0
 80002de:	e01c      	b.n	800031a <__aeabi_l2f+0x2a>

080002e0 <__aeabi_ul2f>:
 80002e0:	ea50 0201 	orrs.w	r2, r0, r1
 80002e4:	bf08      	it	eq
 80002e6:	4770      	bxeq	lr
 80002e8:	f04f 0300 	mov.w	r3, #0
 80002ec:	e00a      	b.n	8000304 <__aeabi_l2f+0x14>
 80002ee:	bf00      	nop

080002f0 <__aeabi_l2f>:
 80002f0:	ea50 0201 	orrs.w	r2, r0, r1
 80002f4:	bf08      	it	eq
 80002f6:	4770      	bxeq	lr
 80002f8:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 80002fc:	d502      	bpl.n	8000304 <__aeabi_l2f+0x14>
 80002fe:	4240      	negs	r0, r0
 8000300:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000304:	ea5f 0c01 	movs.w	ip, r1
 8000308:	bf02      	ittt	eq
 800030a:	4684      	moveq	ip, r0
 800030c:	4601      	moveq	r1, r0
 800030e:	2000      	moveq	r0, #0
 8000310:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000314:	bf08      	it	eq
 8000316:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 800031a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800031e:	fabc f28c 	clz	r2, ip
 8000322:	3a08      	subs	r2, #8
 8000324:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000328:	db10      	blt.n	800034c <__aeabi_l2f+0x5c>
 800032a:	fa01 fc02 	lsl.w	ip, r1, r2
 800032e:	4463      	add	r3, ip
 8000330:	fa00 fc02 	lsl.w	ip, r0, r2
 8000334:	f1c2 0220 	rsb	r2, r2, #32
 8000338:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800033c:	fa20 f202 	lsr.w	r2, r0, r2
 8000340:	eb43 0002 	adc.w	r0, r3, r2
 8000344:	bf08      	it	eq
 8000346:	f020 0001 	biceq.w	r0, r0, #1
 800034a:	4770      	bx	lr
 800034c:	f102 0220 	add.w	r2, r2, #32
 8000350:	fa01 fc02 	lsl.w	ip, r1, r2
 8000354:	f1c2 0220 	rsb	r2, r2, #32
 8000358:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 800035c:	fa21 f202 	lsr.w	r2, r1, r2
 8000360:	eb43 0002 	adc.w	r0, r3, r2
 8000364:	bf08      	it	eq
 8000366:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800036a:	4770      	bx	lr

0800036c <__aeabi_fmul>:
 800036c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000370:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000374:	bf1e      	ittt	ne
 8000376:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800037a:	ea92 0f0c 	teqne	r2, ip
 800037e:	ea93 0f0c 	teqne	r3, ip
 8000382:	d06f      	beq.n	8000464 <__aeabi_fmul+0xf8>
 8000384:	441a      	add	r2, r3
 8000386:	ea80 0c01 	eor.w	ip, r0, r1
 800038a:	0240      	lsls	r0, r0, #9
 800038c:	bf18      	it	ne
 800038e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000392:	d01e      	beq.n	80003d2 <__aeabi_fmul+0x66>
 8000394:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000398:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 800039c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80003a0:	fba0 3101 	umull	r3, r1, r0, r1
 80003a4:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80003a8:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80003ac:	bf3e      	ittt	cc
 80003ae:	0049      	lslcc	r1, r1, #1
 80003b0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003b4:	005b      	lslcc	r3, r3, #1
 80003b6:	ea40 0001 	orr.w	r0, r0, r1
 80003ba:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80003be:	2afd      	cmp	r2, #253	@ 0xfd
 80003c0:	d81d      	bhi.n	80003fe <__aeabi_fmul+0x92>
 80003c2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80003c6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003ca:	bf08      	it	eq
 80003cc:	f020 0001 	biceq.w	r0, r0, #1
 80003d0:	4770      	bx	lr
 80003d2:	f090 0f00 	teq	r0, #0
 80003d6:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80003da:	bf08      	it	eq
 80003dc:	0249      	lsleq	r1, r1, #9
 80003de:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003e2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003e6:	3a7f      	subs	r2, #127	@ 0x7f
 80003e8:	bfc2      	ittt	gt
 80003ea:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80003ee:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003f2:	4770      	bxgt	lr
 80003f4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80003f8:	f04f 0300 	mov.w	r3, #0
 80003fc:	3a01      	subs	r2, #1
 80003fe:	dc5d      	bgt.n	80004bc <__aeabi_fmul+0x150>
 8000400:	f112 0f19 	cmn.w	r2, #25
 8000404:	bfdc      	itt	le
 8000406:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 800040a:	4770      	bxle	lr
 800040c:	f1c2 0200 	rsb	r2, r2, #0
 8000410:	0041      	lsls	r1, r0, #1
 8000412:	fa21 f102 	lsr.w	r1, r1, r2
 8000416:	f1c2 0220 	rsb	r2, r2, #32
 800041a:	fa00 fc02 	lsl.w	ip, r0, r2
 800041e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000422:	f140 0000 	adc.w	r0, r0, #0
 8000426:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800042a:	bf08      	it	eq
 800042c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000430:	4770      	bx	lr
 8000432:	f092 0f00 	teq	r2, #0
 8000436:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800043a:	bf02      	ittt	eq
 800043c:	0040      	lsleq	r0, r0, #1
 800043e:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000442:	3a01      	subeq	r2, #1
 8000444:	d0f9      	beq.n	800043a <__aeabi_fmul+0xce>
 8000446:	ea40 000c 	orr.w	r0, r0, ip
 800044a:	f093 0f00 	teq	r3, #0
 800044e:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000452:	bf02      	ittt	eq
 8000454:	0049      	lsleq	r1, r1, #1
 8000456:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800045a:	3b01      	subeq	r3, #1
 800045c:	d0f9      	beq.n	8000452 <__aeabi_fmul+0xe6>
 800045e:	ea41 010c 	orr.w	r1, r1, ip
 8000462:	e78f      	b.n	8000384 <__aeabi_fmul+0x18>
 8000464:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000468:	ea92 0f0c 	teq	r2, ip
 800046c:	bf18      	it	ne
 800046e:	ea93 0f0c 	teqne	r3, ip
 8000472:	d00a      	beq.n	800048a <__aeabi_fmul+0x11e>
 8000474:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000478:	bf18      	it	ne
 800047a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800047e:	d1d8      	bne.n	8000432 <__aeabi_fmul+0xc6>
 8000480:	ea80 0001 	eor.w	r0, r0, r1
 8000484:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000488:	4770      	bx	lr
 800048a:	f090 0f00 	teq	r0, #0
 800048e:	bf17      	itett	ne
 8000490:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000494:	4608      	moveq	r0, r1
 8000496:	f091 0f00 	teqne	r1, #0
 800049a:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 800049e:	d014      	beq.n	80004ca <__aeabi_fmul+0x15e>
 80004a0:	ea92 0f0c 	teq	r2, ip
 80004a4:	d101      	bne.n	80004aa <__aeabi_fmul+0x13e>
 80004a6:	0242      	lsls	r2, r0, #9
 80004a8:	d10f      	bne.n	80004ca <__aeabi_fmul+0x15e>
 80004aa:	ea93 0f0c 	teq	r3, ip
 80004ae:	d103      	bne.n	80004b8 <__aeabi_fmul+0x14c>
 80004b0:	024b      	lsls	r3, r1, #9
 80004b2:	bf18      	it	ne
 80004b4:	4608      	movne	r0, r1
 80004b6:	d108      	bne.n	80004ca <__aeabi_fmul+0x15e>
 80004b8:	ea80 0001 	eor.w	r0, r0, r1
 80004bc:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80004c0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004c4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80004c8:	4770      	bx	lr
 80004ca:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004ce:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80004d2:	4770      	bx	lr

080004d4 <__aeabi_fdiv>:
 80004d4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004d8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004dc:	bf1e      	ittt	ne
 80004de:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004e2:	ea92 0f0c 	teqne	r2, ip
 80004e6:	ea93 0f0c 	teqne	r3, ip
 80004ea:	d069      	beq.n	80005c0 <__aeabi_fdiv+0xec>
 80004ec:	eba2 0203 	sub.w	r2, r2, r3
 80004f0:	ea80 0c01 	eor.w	ip, r0, r1
 80004f4:	0249      	lsls	r1, r1, #9
 80004f6:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80004fa:	d037      	beq.n	800056c <__aeabi_fdiv+0x98>
 80004fc:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000500:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000504:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000508:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 800050c:	428b      	cmp	r3, r1
 800050e:	bf38      	it	cc
 8000510:	005b      	lslcc	r3, r3, #1
 8000512:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000516:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 800051a:	428b      	cmp	r3, r1
 800051c:	bf24      	itt	cs
 800051e:	1a5b      	subcs	r3, r3, r1
 8000520:	ea40 000c 	orrcs.w	r0, r0, ip
 8000524:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000528:	bf24      	itt	cs
 800052a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800052e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000532:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000536:	bf24      	itt	cs
 8000538:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 800053c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000540:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000544:	bf24      	itt	cs
 8000546:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800054a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800054e:	011b      	lsls	r3, r3, #4
 8000550:	bf18      	it	ne
 8000552:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000556:	d1e0      	bne.n	800051a <__aeabi_fdiv+0x46>
 8000558:	2afd      	cmp	r2, #253	@ 0xfd
 800055a:	f63f af50 	bhi.w	80003fe <__aeabi_fmul+0x92>
 800055e:	428b      	cmp	r3, r1
 8000560:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000564:	bf08      	it	eq
 8000566:	f020 0001 	biceq.w	r0, r0, #1
 800056a:	4770      	bx	lr
 800056c:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000570:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000574:	327f      	adds	r2, #127	@ 0x7f
 8000576:	bfc2      	ittt	gt
 8000578:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 800057c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000580:	4770      	bxgt	lr
 8000582:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000586:	f04f 0300 	mov.w	r3, #0
 800058a:	3a01      	subs	r2, #1
 800058c:	e737      	b.n	80003fe <__aeabi_fmul+0x92>
 800058e:	f092 0f00 	teq	r2, #0
 8000592:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000596:	bf02      	ittt	eq
 8000598:	0040      	lsleq	r0, r0, #1
 800059a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800059e:	3a01      	subeq	r2, #1
 80005a0:	d0f9      	beq.n	8000596 <__aeabi_fdiv+0xc2>
 80005a2:	ea40 000c 	orr.w	r0, r0, ip
 80005a6:	f093 0f00 	teq	r3, #0
 80005aa:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80005ae:	bf02      	ittt	eq
 80005b0:	0049      	lsleq	r1, r1, #1
 80005b2:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80005b6:	3b01      	subeq	r3, #1
 80005b8:	d0f9      	beq.n	80005ae <__aeabi_fdiv+0xda>
 80005ba:	ea41 010c 	orr.w	r1, r1, ip
 80005be:	e795      	b.n	80004ec <__aeabi_fdiv+0x18>
 80005c0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005c4:	ea92 0f0c 	teq	r2, ip
 80005c8:	d108      	bne.n	80005dc <__aeabi_fdiv+0x108>
 80005ca:	0242      	lsls	r2, r0, #9
 80005cc:	f47f af7d 	bne.w	80004ca <__aeabi_fmul+0x15e>
 80005d0:	ea93 0f0c 	teq	r3, ip
 80005d4:	f47f af70 	bne.w	80004b8 <__aeabi_fmul+0x14c>
 80005d8:	4608      	mov	r0, r1
 80005da:	e776      	b.n	80004ca <__aeabi_fmul+0x15e>
 80005dc:	ea93 0f0c 	teq	r3, ip
 80005e0:	d104      	bne.n	80005ec <__aeabi_fdiv+0x118>
 80005e2:	024b      	lsls	r3, r1, #9
 80005e4:	f43f af4c 	beq.w	8000480 <__aeabi_fmul+0x114>
 80005e8:	4608      	mov	r0, r1
 80005ea:	e76e      	b.n	80004ca <__aeabi_fmul+0x15e>
 80005ec:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80005f0:	bf18      	it	ne
 80005f2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80005f6:	d1ca      	bne.n	800058e <__aeabi_fdiv+0xba>
 80005f8:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 80005fc:	f47f af5c 	bne.w	80004b8 <__aeabi_fmul+0x14c>
 8000600:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000604:	f47f af3c 	bne.w	8000480 <__aeabi_fmul+0x114>
 8000608:	e75f      	b.n	80004ca <__aeabi_fmul+0x15e>
 800060a:	bf00      	nop

0800060c <__gesf2>:
 800060c:	f04f 3cff 	mov.w	ip, #4294967295
 8000610:	e006      	b.n	8000620 <__cmpsf2+0x4>
 8000612:	bf00      	nop

08000614 <__lesf2>:
 8000614:	f04f 0c01 	mov.w	ip, #1
 8000618:	e002      	b.n	8000620 <__cmpsf2+0x4>
 800061a:	bf00      	nop

0800061c <__cmpsf2>:
 800061c:	f04f 0c01 	mov.w	ip, #1
 8000620:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000624:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000628:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800062c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000630:	bf18      	it	ne
 8000632:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000636:	d011      	beq.n	800065c <__cmpsf2+0x40>
 8000638:	b001      	add	sp, #4
 800063a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800063e:	bf18      	it	ne
 8000640:	ea90 0f01 	teqne	r0, r1
 8000644:	bf58      	it	pl
 8000646:	ebb2 0003 	subspl.w	r0, r2, r3
 800064a:	bf88      	it	hi
 800064c:	17c8      	asrhi	r0, r1, #31
 800064e:	bf38      	it	cc
 8000650:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000654:	bf18      	it	ne
 8000656:	f040 0001 	orrne.w	r0, r0, #1
 800065a:	4770      	bx	lr
 800065c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000660:	d102      	bne.n	8000668 <__cmpsf2+0x4c>
 8000662:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000666:	d105      	bne.n	8000674 <__cmpsf2+0x58>
 8000668:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800066c:	d1e4      	bne.n	8000638 <__cmpsf2+0x1c>
 800066e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000672:	d0e1      	beq.n	8000638 <__cmpsf2+0x1c>
 8000674:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000678:	4770      	bx	lr
 800067a:	bf00      	nop

0800067c <__aeabi_cfrcmple>:
 800067c:	4684      	mov	ip, r0
 800067e:	4608      	mov	r0, r1
 8000680:	4661      	mov	r1, ip
 8000682:	e7ff      	b.n	8000684 <__aeabi_cfcmpeq>

08000684 <__aeabi_cfcmpeq>:
 8000684:	b50f      	push	{r0, r1, r2, r3, lr}
 8000686:	f7ff ffc9 	bl	800061c <__cmpsf2>
 800068a:	2800      	cmp	r0, #0
 800068c:	bf48      	it	mi
 800068e:	f110 0f00 	cmnmi.w	r0, #0
 8000692:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000694 <__aeabi_fcmpeq>:
 8000694:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000698:	f7ff fff4 	bl	8000684 <__aeabi_cfcmpeq>
 800069c:	bf0c      	ite	eq
 800069e:	2001      	moveq	r0, #1
 80006a0:	2000      	movne	r0, #0
 80006a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006a6:	bf00      	nop

080006a8 <__aeabi_fcmplt>:
 80006a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006ac:	f7ff ffea 	bl	8000684 <__aeabi_cfcmpeq>
 80006b0:	bf34      	ite	cc
 80006b2:	2001      	movcc	r0, #1
 80006b4:	2000      	movcs	r0, #0
 80006b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ba:	bf00      	nop

080006bc <__aeabi_fcmple>:
 80006bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006c0:	f7ff ffe0 	bl	8000684 <__aeabi_cfcmpeq>
 80006c4:	bf94      	ite	ls
 80006c6:	2001      	movls	r0, #1
 80006c8:	2000      	movhi	r0, #0
 80006ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ce:	bf00      	nop

080006d0 <__aeabi_fcmpge>:
 80006d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006d4:	f7ff ffd2 	bl	800067c <__aeabi_cfrcmple>
 80006d8:	bf94      	ite	ls
 80006da:	2001      	movls	r0, #1
 80006dc:	2000      	movhi	r0, #0
 80006de:	f85d fb08 	ldr.w	pc, [sp], #8
 80006e2:	bf00      	nop

080006e4 <__aeabi_fcmpgt>:
 80006e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006e8:	f7ff ffc8 	bl	800067c <__aeabi_cfrcmple>
 80006ec:	bf34      	ite	cc
 80006ee:	2001      	movcc	r0, #1
 80006f0:	2000      	movcs	r0, #0
 80006f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006f6:	bf00      	nop

080006f8 <__aeabi_f2iz>:
 80006f8:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80006fc:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000700:	d30f      	bcc.n	8000722 <__aeabi_f2iz+0x2a>
 8000702:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000706:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800070a:	d90d      	bls.n	8000728 <__aeabi_f2iz+0x30>
 800070c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000710:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000714:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000718:	fa23 f002 	lsr.w	r0, r3, r2
 800071c:	bf18      	it	ne
 800071e:	4240      	negne	r0, r0
 8000720:	4770      	bx	lr
 8000722:	f04f 0000 	mov.w	r0, #0
 8000726:	4770      	bx	lr
 8000728:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 800072c:	d101      	bne.n	8000732 <__aeabi_f2iz+0x3a>
 800072e:	0242      	lsls	r2, r0, #9
 8000730:	d105      	bne.n	800073e <__aeabi_f2iz+0x46>
 8000732:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000736:	bf08      	it	eq
 8000738:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 800073c:	4770      	bx	lr
 800073e:	f04f 0000 	mov.w	r0, #0
 8000742:	4770      	bx	lr

08000744 <__aeabi_f2uiz>:
 8000744:	0042      	lsls	r2, r0, #1
 8000746:	d20e      	bcs.n	8000766 <__aeabi_f2uiz+0x22>
 8000748:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 800074c:	d30b      	bcc.n	8000766 <__aeabi_f2uiz+0x22>
 800074e:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000752:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000756:	d409      	bmi.n	800076c <__aeabi_f2uiz+0x28>
 8000758:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800075c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000760:	fa23 f002 	lsr.w	r0, r3, r2
 8000764:	4770      	bx	lr
 8000766:	f04f 0000 	mov.w	r0, #0
 800076a:	4770      	bx	lr
 800076c:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000770:	d101      	bne.n	8000776 <__aeabi_f2uiz+0x32>
 8000772:	0242      	lsls	r2, r0, #9
 8000774:	d102      	bne.n	800077c <__aeabi_f2uiz+0x38>
 8000776:	f04f 30ff 	mov.w	r0, #4294967295
 800077a:	4770      	bx	lr
 800077c:	f04f 0000 	mov.w	r0, #0
 8000780:	4770      	bx	lr
 8000782:	bf00      	nop

08000784 <bme68x_init>:
/* @brief This API reads the chip-id of the sensor which is the first step to
* verify the sensor and also calibrates the sensor
* As this API is the entry point, call this API before using other APIs.
*/
int8_t bme68x_init(struct bme68x_dev *dev)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	b084      	sub	sp, #16
 8000788:	af00      	add	r7, sp, #0
 800078a:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    (void) bme68x_soft_reset(dev);
 800078c:	6878      	ldr	r0, [r7, #4]
 800078e:	f000 f8fa 	bl	8000986 <bme68x_soft_reset>

    rslt = bme68x_get_regs(BME68X_REG_CHIP_ID, &dev->chip_id, 1, dev);
 8000792:	6879      	ldr	r1, [r7, #4]
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	2201      	movs	r2, #1
 8000798:	20d0      	movs	r0, #208	@ 0xd0
 800079a:	f000 f8b0 	bl	80008fe <bme68x_get_regs>
 800079e:	4603      	mov	r3, r0
 80007a0:	73fb      	strb	r3, [r7, #15]

    if (rslt == BME68X_OK)
 80007a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d114      	bne.n	80007d4 <bme68x_init+0x50>
    {
        if (dev->chip_id == BME68X_CHIP_ID)
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	781b      	ldrb	r3, [r3, #0]
 80007ae:	2b61      	cmp	r3, #97	@ 0x61
 80007b0:	d10e      	bne.n	80007d0 <bme68x_init+0x4c>
        {
            /* Read Variant ID */
            rslt = read_variant_id(dev);
 80007b2:	6878      	ldr	r0, [r7, #4]
 80007b4:	f002 f8a0 	bl	80028f8 <read_variant_id>
 80007b8:	4603      	mov	r3, r0
 80007ba:	73fb      	strb	r3, [r7, #15]

            if (rslt == BME68X_OK)
 80007bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d107      	bne.n	80007d4 <bme68x_init+0x50>
            {
                /* Get the Calibration data */
                rslt = get_calib_data(dev);
 80007c4:	6878      	ldr	r0, [r7, #4]
 80007c6:	f001 ff88 	bl	80026da <get_calib_data>
 80007ca:	4603      	mov	r3, r0
 80007cc:	73fb      	strb	r3, [r7, #15]
 80007ce:	e001      	b.n	80007d4 <bme68x_init+0x50>
            }
        }
        else
        {
            rslt = BME68X_E_DEV_NOT_FOUND;
 80007d0:	23fd      	movs	r3, #253	@ 0xfd
 80007d2:	73fb      	strb	r3, [r7, #15]
        }
    }

    return rslt;
 80007d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80007d8:	4618      	mov	r0, r3
 80007da:	3710      	adds	r7, #16
 80007dc:	46bd      	mov	sp, r7
 80007de:	bd80      	pop	{r7, pc}

080007e0 <bme68x_set_regs>:

/*
 * @brief This API writes the given data to the register address of the sensor
 */
int8_t bme68x_set_regs(const uint8_t *reg_addr, const uint8_t *reg_data, uint32_t len, struct bme68x_dev *dev)
{
 80007e0:	b5b0      	push	{r4, r5, r7, lr}
 80007e2:	b08a      	sub	sp, #40	@ 0x28
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	60f8      	str	r0, [r7, #12]
 80007e8:	60b9      	str	r1, [r7, #8]
 80007ea:	607a      	str	r2, [r7, #4]
 80007ec:	603b      	str	r3, [r7, #0]
    int8_t rslt;

    /* Length of the temporary buffer is 2*(length of register)*/
    uint8_t tmp_buff[BME68X_LEN_INTERLEAVE_BUFF] = { 0 };
 80007ee:	f107 0310 	add.w	r3, r7, #16
 80007f2:	2200      	movs	r2, #0
 80007f4:	601a      	str	r2, [r3, #0]
 80007f6:	605a      	str	r2, [r3, #4]
 80007f8:	609a      	str	r2, [r3, #8]
 80007fa:	60da      	str	r2, [r3, #12]
 80007fc:	611a      	str	r2, [r3, #16]
    uint16_t index;

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 80007fe:	6838      	ldr	r0, [r7, #0]
 8000800:	f001 fd4b 	bl	800229a <null_ptr_check>
 8000804:	4603      	mov	r3, r0
 8000806:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if ((rslt == BME68X_OK) && reg_addr && reg_data)
 800080a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800080e:	2b00      	cmp	r3, #0
 8000810:	d16c      	bne.n	80008ec <bme68x_set_regs+0x10c>
 8000812:	68fb      	ldr	r3, [r7, #12]
 8000814:	2b00      	cmp	r3, #0
 8000816:	d069      	beq.n	80008ec <bme68x_set_regs+0x10c>
 8000818:	68bb      	ldr	r3, [r7, #8]
 800081a:	2b00      	cmp	r3, #0
 800081c:	d066      	beq.n	80008ec <bme68x_set_regs+0x10c>
    {
        if ((len > 0) && (len <= (BME68X_LEN_INTERLEAVE_BUFF / 2)))
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	2b00      	cmp	r3, #0
 8000822:	d05d      	beq.n	80008e0 <bme68x_set_regs+0x100>
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	2b0a      	cmp	r3, #10
 8000828:	d85a      	bhi.n	80008e0 <bme68x_set_regs+0x100>
        {
            /* Interleave the 2 arrays */
            for (index = 0; index < len; index++)
 800082a:	2300      	movs	r3, #0
 800082c:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800082e:	e034      	b.n	800089a <bme68x_set_regs+0xba>
            {
                if (dev->intf == BME68X_SPI_INTF)
 8000830:	683b      	ldr	r3, [r7, #0]
 8000832:	7b1b      	ldrb	r3, [r3, #12]
 8000834:	2b00      	cmp	r3, #0
 8000836:	d118      	bne.n	800086a <bme68x_set_regs+0x8a>
                {
                    /* Set the memory page */
                    rslt = set_mem_page(reg_addr[index], dev);
 8000838:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800083a:	68fa      	ldr	r2, [r7, #12]
 800083c:	4413      	add	r3, r2
 800083e:	781b      	ldrb	r3, [r3, #0]
 8000840:	6839      	ldr	r1, [r7, #0]
 8000842:	4618      	mov	r0, r3
 8000844:	f001 fc68 	bl	8002118 <set_mem_page>
 8000848:	4603      	mov	r3, r0
 800084a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                    tmp_buff[(2 * index)] = reg_addr[index] & BME68X_SPI_WR_MSK;
 800084e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000850:	68fa      	ldr	r2, [r7, #12]
 8000852:	4413      	add	r3, r2
 8000854:	781a      	ldrb	r2, [r3, #0]
 8000856:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000858:	005b      	lsls	r3, r3, #1
 800085a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800085e:	b2d2      	uxtb	r2, r2
 8000860:	3328      	adds	r3, #40	@ 0x28
 8000862:	443b      	add	r3, r7
 8000864:	f803 2c18 	strb.w	r2, [r3, #-24]
 8000868:	e009      	b.n	800087e <bme68x_set_regs+0x9e>
                }
                else
                {
                    tmp_buff[(2 * index)] = reg_addr[index];
 800086a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800086c:	68fa      	ldr	r2, [r7, #12]
 800086e:	441a      	add	r2, r3
 8000870:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000872:	005b      	lsls	r3, r3, #1
 8000874:	7812      	ldrb	r2, [r2, #0]
 8000876:	3328      	adds	r3, #40	@ 0x28
 8000878:	443b      	add	r3, r7
 800087a:	f803 2c18 	strb.w	r2, [r3, #-24]
                }

                tmp_buff[(2 * index) + 1] = reg_data[index];
 800087e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000880:	68ba      	ldr	r2, [r7, #8]
 8000882:	441a      	add	r2, r3
 8000884:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000886:	005b      	lsls	r3, r3, #1
 8000888:	3301      	adds	r3, #1
 800088a:	7812      	ldrb	r2, [r2, #0]
 800088c:	3328      	adds	r3, #40	@ 0x28
 800088e:	443b      	add	r3, r7
 8000890:	f803 2c18 	strb.w	r2, [r3, #-24]
            for (index = 0; index < len; index++)
 8000894:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000896:	3301      	adds	r3, #1
 8000898:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800089a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800089c:	687a      	ldr	r2, [r7, #4]
 800089e:	429a      	cmp	r2, r3
 80008a0:	d8c6      	bhi.n	8000830 <bme68x_set_regs+0x50>
            }

            /* Write the interleaved array */
            if (rslt == BME68X_OK)
 80008a2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d11e      	bne.n	80008e8 <bme68x_set_regs+0x108>
            {
                dev->intf_rslt = dev->write(tmp_buff[0], &tmp_buff[1], (2 * len) - 1, dev->intf_ptr);
 80008aa:	683b      	ldr	r3, [r7, #0]
 80008ac:	6c5c      	ldr	r4, [r3, #68]	@ 0x44
 80008ae:	7c38      	ldrb	r0, [r7, #16]
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	005b      	lsls	r3, r3, #1
 80008b4:	1e5a      	subs	r2, r3, #1
 80008b6:	683b      	ldr	r3, [r7, #0]
 80008b8:	685d      	ldr	r5, [r3, #4]
 80008ba:	f107 0310 	add.w	r3, r7, #16
 80008be:	1c59      	adds	r1, r3, #1
 80008c0:	462b      	mov	r3, r5
 80008c2:	47a0      	blx	r4
 80008c4:	4603      	mov	r3, r0
 80008c6:	461a      	mov	r2, r3
 80008c8:	683b      	ldr	r3, [r7, #0]
 80008ca:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
                if (dev->intf_rslt != 0)
 80008ce:	683b      	ldr	r3, [r7, #0]
 80008d0:	f993 304c 	ldrsb.w	r3, [r3, #76]	@ 0x4c
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d007      	beq.n	80008e8 <bme68x_set_regs+0x108>
                {
                    rslt = BME68X_E_COM_FAIL;
 80008d8:	23fe      	movs	r3, #254	@ 0xfe
 80008da:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            if (rslt == BME68X_OK)
 80008de:	e003      	b.n	80008e8 <bme68x_set_regs+0x108>
                }
            }
        }
        else
        {
            rslt = BME68X_E_INVALID_LENGTH;
 80008e0:	23fc      	movs	r3, #252	@ 0xfc
 80008e2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if ((len > 0) && (len <= (BME68X_LEN_INTERLEAVE_BUFF / 2)))
 80008e6:	e004      	b.n	80008f2 <bme68x_set_regs+0x112>
            if (rslt == BME68X_OK)
 80008e8:	bf00      	nop
        if ((len > 0) && (len <= (BME68X_LEN_INTERLEAVE_BUFF / 2)))
 80008ea:	e002      	b.n	80008f2 <bme68x_set_regs+0x112>
        }
    }
    else
    {
        rslt = BME68X_E_NULL_PTR;
 80008ec:	23ff      	movs	r3, #255	@ 0xff
 80008ee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    return rslt;
 80008f2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 80008f6:	4618      	mov	r0, r3
 80008f8:	3728      	adds	r7, #40	@ 0x28
 80008fa:	46bd      	mov	sp, r7
 80008fc:	bdb0      	pop	{r4, r5, r7, pc}

080008fe <bme68x_get_regs>:

/*
 * @brief This API reads the data from the given register address of sensor.
 */
int8_t bme68x_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint32_t len, struct bme68x_dev *dev)
{
 80008fe:	b590      	push	{r4, r7, lr}
 8000900:	b087      	sub	sp, #28
 8000902:	af00      	add	r7, sp, #0
 8000904:	60b9      	str	r1, [r7, #8]
 8000906:	607a      	str	r2, [r7, #4]
 8000908:	603b      	str	r3, [r7, #0]
 800090a:	4603      	mov	r3, r0
 800090c:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 800090e:	6838      	ldr	r0, [r7, #0]
 8000910:	f001 fcc3 	bl	800229a <null_ptr_check>
 8000914:	4603      	mov	r3, r0
 8000916:	75fb      	strb	r3, [r7, #23]
    if ((rslt == BME68X_OK) && reg_data)
 8000918:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800091c:	2b00      	cmp	r3, #0
 800091e:	d12a      	bne.n	8000976 <bme68x_get_regs+0x78>
 8000920:	68bb      	ldr	r3, [r7, #8]
 8000922:	2b00      	cmp	r3, #0
 8000924:	d027      	beq.n	8000976 <bme68x_get_regs+0x78>
    {
        if (dev->intf == BME68X_SPI_INTF)
 8000926:	683b      	ldr	r3, [r7, #0]
 8000928:	7b1b      	ldrb	r3, [r3, #12]
 800092a:	2b00      	cmp	r3, #0
 800092c:	d10e      	bne.n	800094c <bme68x_get_regs+0x4e>
        {
            /* Set the memory page */
            rslt = set_mem_page(reg_addr, dev);
 800092e:	7bfb      	ldrb	r3, [r7, #15]
 8000930:	6839      	ldr	r1, [r7, #0]
 8000932:	4618      	mov	r0, r3
 8000934:	f001 fbf0 	bl	8002118 <set_mem_page>
 8000938:	4603      	mov	r3, r0
 800093a:	75fb      	strb	r3, [r7, #23]
            if (rslt == BME68X_OK)
 800093c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000940:	2b00      	cmp	r3, #0
 8000942:	d103      	bne.n	800094c <bme68x_get_regs+0x4e>
            {
                reg_addr = reg_addr | BME68X_SPI_RD_MSK;
 8000944:	7bfb      	ldrb	r3, [r7, #15]
 8000946:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800094a:	73fb      	strb	r3, [r7, #15]
            }
        }

        dev->intf_rslt = dev->read(reg_addr, reg_data, len, dev->intf_ptr);
 800094c:	683b      	ldr	r3, [r7, #0]
 800094e:	6c1c      	ldr	r4, [r3, #64]	@ 0x40
 8000950:	683b      	ldr	r3, [r7, #0]
 8000952:	685b      	ldr	r3, [r3, #4]
 8000954:	7bf8      	ldrb	r0, [r7, #15]
 8000956:	687a      	ldr	r2, [r7, #4]
 8000958:	68b9      	ldr	r1, [r7, #8]
 800095a:	47a0      	blx	r4
 800095c:	4603      	mov	r3, r0
 800095e:	461a      	mov	r2, r3
 8000960:	683b      	ldr	r3, [r7, #0]
 8000962:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (dev->intf_rslt != 0)
 8000966:	683b      	ldr	r3, [r7, #0]
 8000968:	f993 304c 	ldrsb.w	r3, [r3, #76]	@ 0x4c
 800096c:	2b00      	cmp	r3, #0
 800096e:	d004      	beq.n	800097a <bme68x_get_regs+0x7c>
        {
            rslt = BME68X_E_COM_FAIL;
 8000970:	23fe      	movs	r3, #254	@ 0xfe
 8000972:	75fb      	strb	r3, [r7, #23]
        if (dev->intf_rslt != 0)
 8000974:	e001      	b.n	800097a <bme68x_get_regs+0x7c>
        }
    }
    else
    {
        rslt = BME68X_E_NULL_PTR;
 8000976:	23ff      	movs	r3, #255	@ 0xff
 8000978:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 800097a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800097e:	4618      	mov	r0, r3
 8000980:	371c      	adds	r7, #28
 8000982:	46bd      	mov	sp, r7
 8000984:	bd90      	pop	{r4, r7, pc}

08000986 <bme68x_soft_reset>:

/*
 * @brief This API soft-resets the sensor.
 */
int8_t bme68x_soft_reset(struct bme68x_dev *dev)
{
 8000986:	b580      	push	{r7, lr}
 8000988:	b084      	sub	sp, #16
 800098a:	af00      	add	r7, sp, #0
 800098c:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BME68X_REG_SOFT_RESET;
 800098e:	23e0      	movs	r3, #224	@ 0xe0
 8000990:	73bb      	strb	r3, [r7, #14]

    /* 0xb6 is the soft reset command */
    uint8_t soft_rst_cmd = BME68X_SOFT_RESET_CMD;
 8000992:	23b6      	movs	r3, #182	@ 0xb6
 8000994:	737b      	strb	r3, [r7, #13]

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 8000996:	6878      	ldr	r0, [r7, #4]
 8000998:	f001 fc7f 	bl	800229a <null_ptr_check>
 800099c:	4603      	mov	r3, r0
 800099e:	73fb      	strb	r3, [r7, #15]
    if (rslt == BME68X_OK)
 80009a0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d12b      	bne.n	8000a00 <bme68x_soft_reset+0x7a>
    {
        if (dev->intf == BME68X_SPI_INTF)
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	7b1b      	ldrb	r3, [r3, #12]
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d104      	bne.n	80009ba <bme68x_soft_reset+0x34>
        {
            rslt = get_mem_page(dev);
 80009b0:	6878      	ldr	r0, [r7, #4]
 80009b2:	f001 fc16 	bl	80021e2 <get_mem_page>
 80009b6:	4603      	mov	r3, r0
 80009b8:	73fb      	strb	r3, [r7, #15]
        }

        /* Reset the device */
        if (rslt == BME68X_OK)
 80009ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80009be:	2b00      	cmp	r3, #0
 80009c0:	d11e      	bne.n	8000a00 <bme68x_soft_reset+0x7a>
        {
            rslt = bme68x_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 80009c2:	f107 010d 	add.w	r1, r7, #13
 80009c6:	f107 000e 	add.w	r0, r7, #14
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	2201      	movs	r2, #1
 80009ce:	f7ff ff07 	bl	80007e0 <bme68x_set_regs>
 80009d2:	4603      	mov	r3, r0
 80009d4:	73fb      	strb	r3, [r7, #15]

            if (rslt == BME68X_OK)
 80009d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d110      	bne.n	8000a00 <bme68x_soft_reset+0x7a>
            {
                /* Wait for 5ms */
                dev->delay_us(BME68X_PERIOD_RESET, dev->intf_ptr);
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80009e2:	687a      	ldr	r2, [r7, #4]
 80009e4:	6852      	ldr	r2, [r2, #4]
 80009e6:	4611      	mov	r1, r2
 80009e8:	f242 7010 	movw	r0, #10000	@ 0x2710
 80009ec:	4798      	blx	r3

                /* After reset get the memory page */
                if (dev->intf == BME68X_SPI_INTF)
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	7b1b      	ldrb	r3, [r3, #12]
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d104      	bne.n	8000a00 <bme68x_soft_reset+0x7a>
                {
                    rslt = get_mem_page(dev);
 80009f6:	6878      	ldr	r0, [r7, #4]
 80009f8:	f001 fbf3 	bl	80021e2 <get_mem_page>
 80009fc:	4603      	mov	r3, r0
 80009fe:	73fb      	strb	r3, [r7, #15]
                }
            }
        }
    }

    return rslt;
 8000a00:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000a04:	4618      	mov	r0, r3
 8000a06:	3710      	adds	r7, #16
 8000a08:	46bd      	mov	sp, r7
 8000a0a:	bd80      	pop	{r7, pc}

08000a0c <bme68x_set_conf>:

/*
 * @brief This API is used to set the oversampling, filter and odr configuration
 */
int8_t bme68x_set_conf(struct bme68x_conf *conf, struct bme68x_dev *dev)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b088      	sub	sp, #32
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	6078      	str	r0, [r7, #4]
 8000a14:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t odr20 = 0, odr3 = 1;
 8000a16:	2300      	movs	r3, #0
 8000a18:	77bb      	strb	r3, [r7, #30]
 8000a1a:	2301      	movs	r3, #1
 8000a1c:	777b      	strb	r3, [r7, #29]
    uint8_t current_op_mode;

    /* Register data starting from BME68X_REG_CTRL_GAS_1(0x71) up to BME68X_REG_CONFIG(0x75) */
    uint8_t reg_array[BME68X_LEN_CONFIG] = { 0x71, 0x72, 0x73, 0x74, 0x75 };
 8000a1e:	4a7f      	ldr	r2, [pc, #508]	@ (8000c1c <bme68x_set_conf+0x210>)
 8000a20:	f107 0314 	add.w	r3, r7, #20
 8000a24:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000a28:	6018      	str	r0, [r3, #0]
 8000a2a:	3304      	adds	r3, #4
 8000a2c:	7019      	strb	r1, [r3, #0]
    uint8_t data_array[BME68X_LEN_CONFIG] = { 0 };
 8000a2e:	f107 030c 	add.w	r3, r7, #12
 8000a32:	2200      	movs	r2, #0
 8000a34:	601a      	str	r2, [r3, #0]
 8000a36:	711a      	strb	r2, [r3, #4]

    rslt = bme68x_get_op_mode(&current_op_mode, dev);
 8000a38:	f107 031c 	add.w	r3, r7, #28
 8000a3c:	6839      	ldr	r1, [r7, #0]
 8000a3e:	4618      	mov	r0, r3
 8000a40:	f000 f94f 	bl	8000ce2 <bme68x_get_op_mode>
 8000a44:	4603      	mov	r3, r0
 8000a46:	77fb      	strb	r3, [r7, #31]
    if (rslt == BME68X_OK)
 8000a48:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d105      	bne.n	8000a5c <bme68x_set_conf+0x50>
    {
        /* Configure only in the sleep mode */
        rslt = bme68x_set_op_mode(BME68X_SLEEP_MODE, dev);
 8000a50:	6839      	ldr	r1, [r7, #0]
 8000a52:	2000      	movs	r0, #0
 8000a54:	f000 f8e4 	bl	8000c20 <bme68x_set_op_mode>
 8000a58:	4603      	mov	r3, r0
 8000a5a:	77fb      	strb	r3, [r7, #31]
    }

    if (conf == NULL)
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d102      	bne.n	8000a68 <bme68x_set_conf+0x5c>
    {
        rslt = BME68X_E_NULL_PTR;
 8000a62:	23ff      	movs	r3, #255	@ 0xff
 8000a64:	77fb      	strb	r3, [r7, #31]
 8000a66:	e0b7      	b.n	8000bd8 <bme68x_set_conf+0x1cc>
    }
    else if (rslt == BME68X_OK)
 8000a68:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	f040 80b3 	bne.w	8000bd8 <bme68x_set_conf+0x1cc>
    {
        /* Read the whole configuration and write it back once later */
        rslt = bme68x_get_regs(reg_array[0], data_array, BME68X_LEN_CONFIG, dev);
 8000a72:	7d38      	ldrb	r0, [r7, #20]
 8000a74:	f107 010c 	add.w	r1, r7, #12
 8000a78:	683b      	ldr	r3, [r7, #0]
 8000a7a:	2205      	movs	r2, #5
 8000a7c:	f7ff ff3f 	bl	80008fe <bme68x_get_regs>
 8000a80:	4603      	mov	r3, r0
 8000a82:	77fb      	strb	r3, [r7, #31]
        dev->info_msg = BME68X_OK;
 8000a84:	683b      	ldr	r3, [r7, #0]
 8000a86:	2200      	movs	r2, #0
 8000a88:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
        if (rslt == BME68X_OK)
 8000a8c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d108      	bne.n	8000aa6 <bme68x_set_conf+0x9a>
        {
            rslt = boundary_check(&conf->filter, BME68X_FILTER_SIZE_127, dev);
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	3303      	adds	r3, #3
 8000a98:	683a      	ldr	r2, [r7, #0]
 8000a9a:	2107      	movs	r1, #7
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	f001 fbcf 	bl	8002240 <boundary_check>
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	77fb      	strb	r3, [r7, #31]
        }

        if (rslt == BME68X_OK)
 8000aa6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	d108      	bne.n	8000ac0 <bme68x_set_conf+0xb4>
        {
            rslt = boundary_check(&conf->os_temp, BME68X_OS_16X, dev);
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	3301      	adds	r3, #1
 8000ab2:	683a      	ldr	r2, [r7, #0]
 8000ab4:	2105      	movs	r1, #5
 8000ab6:	4618      	mov	r0, r3
 8000ab8:	f001 fbc2 	bl	8002240 <boundary_check>
 8000abc:	4603      	mov	r3, r0
 8000abe:	77fb      	strb	r3, [r7, #31]
        }

        if (rslt == BME68X_OK)
 8000ac0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d108      	bne.n	8000ada <bme68x_set_conf+0xce>
        {
            rslt = boundary_check(&conf->os_pres, BME68X_OS_16X, dev);
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	3302      	adds	r3, #2
 8000acc:	683a      	ldr	r2, [r7, #0]
 8000ace:	2105      	movs	r1, #5
 8000ad0:	4618      	mov	r0, r3
 8000ad2:	f001 fbb5 	bl	8002240 <boundary_check>
 8000ad6:	4603      	mov	r3, r0
 8000ad8:	77fb      	strb	r3, [r7, #31]
        }

        if (rslt == BME68X_OK)
 8000ada:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d107      	bne.n	8000af2 <bme68x_set_conf+0xe6>
        {
            rslt = boundary_check(&conf->os_hum, BME68X_OS_16X, dev);
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	683a      	ldr	r2, [r7, #0]
 8000ae6:	2105      	movs	r1, #5
 8000ae8:	4618      	mov	r0, r3
 8000aea:	f001 fba9 	bl	8002240 <boundary_check>
 8000aee:	4603      	mov	r3, r0
 8000af0:	77fb      	strb	r3, [r7, #31]
        }

        if (rslt == BME68X_OK)
 8000af2:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d108      	bne.n	8000b0c <bme68x_set_conf+0x100>
        {
            rslt = boundary_check(&conf->odr, BME68X_ODR_NONE, dev);
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	3304      	adds	r3, #4
 8000afe:	683a      	ldr	r2, [r7, #0]
 8000b00:	2108      	movs	r1, #8
 8000b02:	4618      	mov	r0, r3
 8000b04:	f001 fb9c 	bl	8002240 <boundary_check>
 8000b08:	4603      	mov	r3, r0
 8000b0a:	77fb      	strb	r3, [r7, #31]
        }

        if (rslt == BME68X_OK)
 8000b0c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d161      	bne.n	8000bd8 <bme68x_set_conf+0x1cc>
        {
            data_array[4] = BME68X_SET_BITS(data_array[4], BME68X_FILTER, conf->filter);
 8000b14:	7c3b      	ldrb	r3, [r7, #16]
 8000b16:	b25b      	sxtb	r3, r3
 8000b18:	f023 031c 	bic.w	r3, r3, #28
 8000b1c:	b25a      	sxtb	r2, r3
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	78db      	ldrb	r3, [r3, #3]
 8000b22:	b25b      	sxtb	r3, r3
 8000b24:	009b      	lsls	r3, r3, #2
 8000b26:	b25b      	sxtb	r3, r3
 8000b28:	f003 031c 	and.w	r3, r3, #28
 8000b2c:	b25b      	sxtb	r3, r3
 8000b2e:	4313      	orrs	r3, r2
 8000b30:	b25b      	sxtb	r3, r3
 8000b32:	b2db      	uxtb	r3, r3
 8000b34:	743b      	strb	r3, [r7, #16]
            data_array[3] = BME68X_SET_BITS(data_array[3], BME68X_OST, conf->os_temp);
 8000b36:	7bfb      	ldrb	r3, [r7, #15]
 8000b38:	b25b      	sxtb	r3, r3
 8000b3a:	f003 031f 	and.w	r3, r3, #31
 8000b3e:	b25a      	sxtb	r2, r3
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	785b      	ldrb	r3, [r3, #1]
 8000b44:	b25b      	sxtb	r3, r3
 8000b46:	015b      	lsls	r3, r3, #5
 8000b48:	b25b      	sxtb	r3, r3
 8000b4a:	4313      	orrs	r3, r2
 8000b4c:	b25b      	sxtb	r3, r3
 8000b4e:	b2db      	uxtb	r3, r3
 8000b50:	73fb      	strb	r3, [r7, #15]
            data_array[3] = BME68X_SET_BITS(data_array[3], BME68X_OSP, conf->os_pres);
 8000b52:	7bfb      	ldrb	r3, [r7, #15]
 8000b54:	b25b      	sxtb	r3, r3
 8000b56:	f023 031c 	bic.w	r3, r3, #28
 8000b5a:	b25a      	sxtb	r2, r3
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	789b      	ldrb	r3, [r3, #2]
 8000b60:	b25b      	sxtb	r3, r3
 8000b62:	009b      	lsls	r3, r3, #2
 8000b64:	b25b      	sxtb	r3, r3
 8000b66:	f003 031c 	and.w	r3, r3, #28
 8000b6a:	b25b      	sxtb	r3, r3
 8000b6c:	4313      	orrs	r3, r2
 8000b6e:	b25b      	sxtb	r3, r3
 8000b70:	b2db      	uxtb	r3, r3
 8000b72:	73fb      	strb	r3, [r7, #15]
            data_array[1] = BME68X_SET_BITS_POS_0(data_array[1], BME68X_OSH, conf->os_hum);
 8000b74:	7b7b      	ldrb	r3, [r7, #13]
 8000b76:	b25b      	sxtb	r3, r3
 8000b78:	f023 0307 	bic.w	r3, r3, #7
 8000b7c:	b25a      	sxtb	r2, r3
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	781b      	ldrb	r3, [r3, #0]
 8000b82:	b25b      	sxtb	r3, r3
 8000b84:	f003 0307 	and.w	r3, r3, #7
 8000b88:	b25b      	sxtb	r3, r3
 8000b8a:	4313      	orrs	r3, r2
 8000b8c:	b25b      	sxtb	r3, r3
 8000b8e:	b2db      	uxtb	r3, r3
 8000b90:	737b      	strb	r3, [r7, #13]
            if (conf->odr != BME68X_ODR_NONE)
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	791b      	ldrb	r3, [r3, #4]
 8000b96:	2b08      	cmp	r3, #8
 8000b98:	d004      	beq.n	8000ba4 <bme68x_set_conf+0x198>
            {
                odr20 = conf->odr;
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	791b      	ldrb	r3, [r3, #4]
 8000b9e:	77bb      	strb	r3, [r7, #30]
                odr3 = 0;
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	777b      	strb	r3, [r7, #29]
            }

            data_array[4] = BME68X_SET_BITS(data_array[4], BME68X_ODR20, odr20);
 8000ba4:	7c3b      	ldrb	r3, [r7, #16]
 8000ba6:	b25b      	sxtb	r3, r3
 8000ba8:	f003 031f 	and.w	r3, r3, #31
 8000bac:	b25a      	sxtb	r2, r3
 8000bae:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8000bb2:	015b      	lsls	r3, r3, #5
 8000bb4:	b25b      	sxtb	r3, r3
 8000bb6:	4313      	orrs	r3, r2
 8000bb8:	b25b      	sxtb	r3, r3
 8000bba:	b2db      	uxtb	r3, r3
 8000bbc:	743b      	strb	r3, [r7, #16]
            data_array[0] = BME68X_SET_BITS(data_array[0], BME68X_ODR3, odr3);
 8000bbe:	7b3b      	ldrb	r3, [r7, #12]
 8000bc0:	b25b      	sxtb	r3, r3
 8000bc2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000bc6:	b25a      	sxtb	r2, r3
 8000bc8:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8000bcc:	01db      	lsls	r3, r3, #7
 8000bce:	b25b      	sxtb	r3, r3
 8000bd0:	4313      	orrs	r3, r2
 8000bd2:	b25b      	sxtb	r3, r3
 8000bd4:	b2db      	uxtb	r3, r3
 8000bd6:	733b      	strb	r3, [r7, #12]
        }
    }

    if (rslt == BME68X_OK)
 8000bd8:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d109      	bne.n	8000bf4 <bme68x_set_conf+0x1e8>
    {
        rslt = bme68x_set_regs(reg_array, data_array, BME68X_LEN_CONFIG, dev);
 8000be0:	f107 010c 	add.w	r1, r7, #12
 8000be4:	f107 0014 	add.w	r0, r7, #20
 8000be8:	683b      	ldr	r3, [r7, #0]
 8000bea:	2205      	movs	r2, #5
 8000bec:	f7ff fdf8 	bl	80007e0 <bme68x_set_regs>
 8000bf0:	4603      	mov	r3, r0
 8000bf2:	77fb      	strb	r3, [r7, #31]
    }

    if ((current_op_mode != BME68X_SLEEP_MODE) && (rslt == BME68X_OK))
 8000bf4:	7f3b      	ldrb	r3, [r7, #28]
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d00a      	beq.n	8000c10 <bme68x_set_conf+0x204>
 8000bfa:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d106      	bne.n	8000c10 <bme68x_set_conf+0x204>
    {
        rslt = bme68x_set_op_mode(current_op_mode, dev);
 8000c02:	7f3b      	ldrb	r3, [r7, #28]
 8000c04:	6839      	ldr	r1, [r7, #0]
 8000c06:	4618      	mov	r0, r3
 8000c08:	f000 f80a 	bl	8000c20 <bme68x_set_op_mode>
 8000c0c:	4603      	mov	r3, r0
 8000c0e:	77fb      	strb	r3, [r7, #31]
    }

    return rslt;
 8000c10:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8000c14:	4618      	mov	r0, r3
 8000c16:	3720      	adds	r7, #32
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	bd80      	pop	{r7, pc}
 8000c1c:	0800819c 	.word	0x0800819c

08000c20 <bme68x_set_op_mode>:

/*
 * @brief This API is used to set the operation mode of the sensor
 */
int8_t bme68x_set_op_mode(const uint8_t op_mode, struct bme68x_dev *dev)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b084      	sub	sp, #16
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	4603      	mov	r3, r0
 8000c28:	6039      	str	r1, [r7, #0]
 8000c2a:	71fb      	strb	r3, [r7, #7]
    int8_t rslt;
    uint8_t tmp_pow_mode;
    uint8_t pow_mode = 0;
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	73bb      	strb	r3, [r7, #14]
    uint8_t reg_addr = BME68X_REG_CTRL_MEAS;
 8000c30:	2374      	movs	r3, #116	@ 0x74
 8000c32:	733b      	strb	r3, [r7, #12]

    /* Call until in sleep */
    do
    {
        rslt = bme68x_get_regs(BME68X_REG_CTRL_MEAS, &tmp_pow_mode, 1, dev);
 8000c34:	f107 010d 	add.w	r1, r7, #13
 8000c38:	683b      	ldr	r3, [r7, #0]
 8000c3a:	2201      	movs	r2, #1
 8000c3c:	2074      	movs	r0, #116	@ 0x74
 8000c3e:	f7ff fe5e 	bl	80008fe <bme68x_get_regs>
 8000c42:	4603      	mov	r3, r0
 8000c44:	73fb      	strb	r3, [r7, #15]
        if (rslt == BME68X_OK)
 8000c46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d11d      	bne.n	8000c8a <bme68x_set_op_mode+0x6a>
        {
            /* Put to sleep before changing mode */
            pow_mode = (tmp_pow_mode & BME68X_MODE_MSK);
 8000c4e:	7b7b      	ldrb	r3, [r7, #13]
 8000c50:	f003 0303 	and.w	r3, r3, #3
 8000c54:	73bb      	strb	r3, [r7, #14]
            if (pow_mode != BME68X_SLEEP_MODE)
 8000c56:	7bbb      	ldrb	r3, [r7, #14]
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d016      	beq.n	8000c8a <bme68x_set_op_mode+0x6a>
            {
                tmp_pow_mode &= ~BME68X_MODE_MSK; /* Set to sleep */
 8000c5c:	7b7b      	ldrb	r3, [r7, #13]
 8000c5e:	f023 0303 	bic.w	r3, r3, #3
 8000c62:	b2db      	uxtb	r3, r3
 8000c64:	737b      	strb	r3, [r7, #13]
                rslt = bme68x_set_regs(&reg_addr, &tmp_pow_mode, 1, dev);
 8000c66:	f107 010d 	add.w	r1, r7, #13
 8000c6a:	f107 000c 	add.w	r0, r7, #12
 8000c6e:	683b      	ldr	r3, [r7, #0]
 8000c70:	2201      	movs	r2, #1
 8000c72:	f7ff fdb5 	bl	80007e0 <bme68x_set_regs>
 8000c76:	4603      	mov	r3, r0
 8000c78:	73fb      	strb	r3, [r7, #15]
                dev->delay_us(BME68X_PERIOD_POLL, dev->intf_ptr);
 8000c7a:	683b      	ldr	r3, [r7, #0]
 8000c7c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000c7e:	683a      	ldr	r2, [r7, #0]
 8000c80:	6852      	ldr	r2, [r2, #4]
 8000c82:	4611      	mov	r1, r2
 8000c84:	f242 7010 	movw	r0, #10000	@ 0x2710
 8000c88:	4798      	blx	r3
            }
        }
    } while ((pow_mode != BME68X_SLEEP_MODE) && (rslt == BME68X_OK));
 8000c8a:	7bbb      	ldrb	r3, [r7, #14]
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d003      	beq.n	8000c98 <bme68x_set_op_mode+0x78>
 8000c90:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d0cd      	beq.n	8000c34 <bme68x_set_op_mode+0x14>

    /* Already in sleep */
    if ((op_mode != BME68X_SLEEP_MODE) && (rslt == BME68X_OK))
 8000c98:	79fb      	ldrb	r3, [r7, #7]
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d01b      	beq.n	8000cd6 <bme68x_set_op_mode+0xb6>
 8000c9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d117      	bne.n	8000cd6 <bme68x_set_op_mode+0xb6>
    {
        tmp_pow_mode = (tmp_pow_mode & ~BME68X_MODE_MSK) | (op_mode & BME68X_MODE_MSK);
 8000ca6:	7b7b      	ldrb	r3, [r7, #13]
 8000ca8:	b25b      	sxtb	r3, r3
 8000caa:	f023 0303 	bic.w	r3, r3, #3
 8000cae:	b25a      	sxtb	r2, r3
 8000cb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cb4:	f003 0303 	and.w	r3, r3, #3
 8000cb8:	b25b      	sxtb	r3, r3
 8000cba:	4313      	orrs	r3, r2
 8000cbc:	b25b      	sxtb	r3, r3
 8000cbe:	b2db      	uxtb	r3, r3
 8000cc0:	737b      	strb	r3, [r7, #13]
        rslt = bme68x_set_regs(&reg_addr, &tmp_pow_mode, 1, dev);
 8000cc2:	f107 010d 	add.w	r1, r7, #13
 8000cc6:	f107 000c 	add.w	r0, r7, #12
 8000cca:	683b      	ldr	r3, [r7, #0]
 8000ccc:	2201      	movs	r2, #1
 8000cce:	f7ff fd87 	bl	80007e0 <bme68x_set_regs>
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8000cd6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000cda:	4618      	mov	r0, r3
 8000cdc:	3710      	adds	r7, #16
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	bd80      	pop	{r7, pc}

08000ce2 <bme68x_get_op_mode>:

/*
 * @brief This API is used to get the operation mode of the sensor.
 */
int8_t bme68x_get_op_mode(uint8_t *op_mode, struct bme68x_dev *dev)
{
 8000ce2:	b580      	push	{r7, lr}
 8000ce4:	b084      	sub	sp, #16
 8000ce6:	af00      	add	r7, sp, #0
 8000ce8:	6078      	str	r0, [r7, #4]
 8000cea:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t mode;

    if (op_mode)
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d00f      	beq.n	8000d12 <bme68x_get_op_mode+0x30>
    {
        rslt = bme68x_get_regs(BME68X_REG_CTRL_MEAS, &mode, 1, dev);
 8000cf2:	f107 010e 	add.w	r1, r7, #14
 8000cf6:	683b      	ldr	r3, [r7, #0]
 8000cf8:	2201      	movs	r2, #1
 8000cfa:	2074      	movs	r0, #116	@ 0x74
 8000cfc:	f7ff fdff 	bl	80008fe <bme68x_get_regs>
 8000d00:	4603      	mov	r3, r0
 8000d02:	73fb      	strb	r3, [r7, #15]

        /* Masking the other register bit info*/
        *op_mode = mode & BME68X_MODE_MSK;
 8000d04:	7bbb      	ldrb	r3, [r7, #14]
 8000d06:	f003 0303 	and.w	r3, r3, #3
 8000d0a:	b2da      	uxtb	r2, r3
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	701a      	strb	r2, [r3, #0]
 8000d10:	e001      	b.n	8000d16 <bme68x_get_op_mode+0x34>
    }
    else
    {
        rslt = BME68X_E_NULL_PTR;
 8000d12:	23ff      	movs	r3, #255	@ 0xff
 8000d14:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8000d16:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	3710      	adds	r7, #16
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	bd80      	pop	{r7, pc}
	...

08000d24 <bme68x_get_meas_dur>:

/*
 * @brief This API is used to get the remaining duration that can be used for heating.
 */
uint32_t bme68x_get_meas_dur(const uint8_t op_mode, struct bme68x_conf *conf, struct bme68x_dev *dev)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b08a      	sub	sp, #40	@ 0x28
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	4603      	mov	r3, r0
 8000d2c:	60b9      	str	r1, [r7, #8]
 8000d2e:	607a      	str	r2, [r7, #4]
 8000d30:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;
    uint32_t meas_dur = 0; /* Calculate in us */
 8000d32:	2300      	movs	r3, #0
 8000d34:	623b      	str	r3, [r7, #32]
    uint32_t meas_cycles;
    uint8_t os_to_meas_cycles[6] = { 0, 1, 2, 4, 8, 16 };
 8000d36:	4a34      	ldr	r2, [pc, #208]	@ (8000e08 <bme68x_get_meas_dur+0xe4>)
 8000d38:	f107 0314 	add.w	r3, r7, #20
 8000d3c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000d40:	6018      	str	r0, [r3, #0]
 8000d42:	3304      	adds	r3, #4
 8000d44:	8019      	strh	r1, [r3, #0]

    if (conf != NULL)
 8000d46:	68bb      	ldr	r3, [r7, #8]
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d058      	beq.n	8000dfe <bme68x_get_meas_dur+0xda>
    {
        /* Boundary check for temperature oversampling */
        rslt = boundary_check(&conf->os_temp, BME68X_OS_16X, dev);
 8000d4c:	68bb      	ldr	r3, [r7, #8]
 8000d4e:	3301      	adds	r3, #1
 8000d50:	687a      	ldr	r2, [r7, #4]
 8000d52:	2105      	movs	r1, #5
 8000d54:	4618      	mov	r0, r3
 8000d56:	f001 fa73 	bl	8002240 <boundary_check>
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (rslt == BME68X_OK)
 8000d60:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d109      	bne.n	8000d7c <bme68x_get_meas_dur+0x58>
        {
            /* Boundary check for pressure oversampling */
            rslt = boundary_check(&conf->os_pres, BME68X_OS_16X, dev);
 8000d68:	68bb      	ldr	r3, [r7, #8]
 8000d6a:	3302      	adds	r3, #2
 8000d6c:	687a      	ldr	r2, [r7, #4]
 8000d6e:	2105      	movs	r1, #5
 8000d70:	4618      	mov	r0, r3
 8000d72:	f001 fa65 	bl	8002240 <boundary_check>
 8000d76:	4603      	mov	r3, r0
 8000d78:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        }

        if (rslt == BME68X_OK)
 8000d7c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d108      	bne.n	8000d96 <bme68x_get_meas_dur+0x72>
        {
            /* Boundary check for humidity oversampling */
            rslt = boundary_check(&conf->os_hum, BME68X_OS_16X, dev);
 8000d84:	68bb      	ldr	r3, [r7, #8]
 8000d86:	687a      	ldr	r2, [r7, #4]
 8000d88:	2105      	movs	r1, #5
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	f001 fa58 	bl	8002240 <boundary_check>
 8000d90:	4603      	mov	r3, r0
 8000d92:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        }

        if (rslt == BME68X_OK)
 8000d96:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d12f      	bne.n	8000dfe <bme68x_get_meas_dur+0xda>
        {
            meas_cycles = os_to_meas_cycles[conf->os_temp];
 8000d9e:	68bb      	ldr	r3, [r7, #8]
 8000da0:	785b      	ldrb	r3, [r3, #1]
 8000da2:	3328      	adds	r3, #40	@ 0x28
 8000da4:	443b      	add	r3, r7
 8000da6:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8000daa:	61fb      	str	r3, [r7, #28]
            meas_cycles += os_to_meas_cycles[conf->os_pres];
 8000dac:	68bb      	ldr	r3, [r7, #8]
 8000dae:	789b      	ldrb	r3, [r3, #2]
 8000db0:	3328      	adds	r3, #40	@ 0x28
 8000db2:	443b      	add	r3, r7
 8000db4:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8000db8:	461a      	mov	r2, r3
 8000dba:	69fb      	ldr	r3, [r7, #28]
 8000dbc:	4413      	add	r3, r2
 8000dbe:	61fb      	str	r3, [r7, #28]
            meas_cycles += os_to_meas_cycles[conf->os_hum];
 8000dc0:	68bb      	ldr	r3, [r7, #8]
 8000dc2:	781b      	ldrb	r3, [r3, #0]
 8000dc4:	3328      	adds	r3, #40	@ 0x28
 8000dc6:	443b      	add	r3, r7
 8000dc8:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8000dcc:	461a      	mov	r2, r3
 8000dce:	69fb      	ldr	r3, [r7, #28]
 8000dd0:	4413      	add	r3, r2
 8000dd2:	61fb      	str	r3, [r7, #28]

            /* TPH measurement duration */
            meas_dur = meas_cycles * UINT32_C(1963);
 8000dd4:	69fb      	ldr	r3, [r7, #28]
 8000dd6:	f240 72ab 	movw	r2, #1963	@ 0x7ab
 8000dda:	fb02 f303 	mul.w	r3, r2, r3
 8000dde:	623b      	str	r3, [r7, #32]
            meas_dur += UINT32_C(477 * 4); /* TPH switching duration */
 8000de0:	6a3b      	ldr	r3, [r7, #32]
 8000de2:	f203 7374 	addw	r3, r3, #1908	@ 0x774
 8000de6:	623b      	str	r3, [r7, #32]
            meas_dur += UINT32_C(477 * 5); /* Gas measurement duration */
 8000de8:	6a3b      	ldr	r3, [r7, #32]
 8000dea:	f603 1351 	addw	r3, r3, #2385	@ 0x951
 8000dee:	623b      	str	r3, [r7, #32]

            if (op_mode != BME68X_PARALLEL_MODE)
 8000df0:	7bfb      	ldrb	r3, [r7, #15]
 8000df2:	2b02      	cmp	r3, #2
 8000df4:	d003      	beq.n	8000dfe <bme68x_get_meas_dur+0xda>
            {
                meas_dur += UINT32_C(1000); /* Wake up duration of 1ms */
 8000df6:	6a3b      	ldr	r3, [r7, #32]
 8000df8:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8000dfc:	623b      	str	r3, [r7, #32]
            }
        }
    }

    return meas_dur;
 8000dfe:	6a3b      	ldr	r3, [r7, #32]
}
 8000e00:	4618      	mov	r0, r3
 8000e02:	3728      	adds	r7, #40	@ 0x28
 8000e04:	46bd      	mov	sp, r7
 8000e06:	bd80      	pop	{r7, pc}
 8000e08:	080081a4 	.word	0x080081a4

08000e0c <bme68x_get_data>:
 * @brief This API reads the pressure, temperature and humidity and gas data
 * from the sensor, compensates the data and store it in the bme68x_data
 * structure instance passed by the user.
 */
int8_t bme68x_get_data(uint8_t op_mode, struct bme68x_data *data, uint8_t *n_data, struct bme68x_dev *dev)
{
 8000e0c:	b5b0      	push	{r4, r5, r7, lr}
 8000e0e:	b09a      	sub	sp, #104	@ 0x68
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	60b9      	str	r1, [r7, #8]
 8000e14:	607a      	str	r2, [r7, #4]
 8000e16:	603b      	str	r3, [r7, #0]
 8000e18:	4603      	mov	r3, r0
 8000e1a:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;
    uint8_t i = 0, j = 0, new_fields = 0;
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
 8000e22:	2300      	movs	r3, #0
 8000e24:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
 8000e28:	2300      	movs	r3, #0
 8000e2a:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
    struct bme68x_data *field_ptr[3] = { 0 };
 8000e2e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000e32:	2200      	movs	r2, #0
 8000e34:	601a      	str	r2, [r3, #0]
 8000e36:	605a      	str	r2, [r3, #4]
 8000e38:	609a      	str	r2, [r3, #8]
    struct bme68x_data field_data[3] = { { 0 } };
 8000e3a:	f107 0310 	add.w	r3, r7, #16
 8000e3e:	2248      	movs	r2, #72	@ 0x48
 8000e40:	2100      	movs	r1, #0
 8000e42:	4618      	mov	r0, r3
 8000e44:	f006 fc1d 	bl	8007682 <memset>

    field_ptr[0] = &field_data[0];
 8000e48:	f107 0310 	add.w	r3, r7, #16
 8000e4c:	65bb      	str	r3, [r7, #88]	@ 0x58
    field_ptr[1] = &field_data[1];
 8000e4e:	f107 0310 	add.w	r3, r7, #16
 8000e52:	3318      	adds	r3, #24
 8000e54:	65fb      	str	r3, [r7, #92]	@ 0x5c
    field_ptr[2] = &field_data[2];
 8000e56:	f107 0310 	add.w	r3, r7, #16
 8000e5a:	3330      	adds	r3, #48	@ 0x30
 8000e5c:	663b      	str	r3, [r7, #96]	@ 0x60

    rslt = null_ptr_check(dev);
 8000e5e:	6838      	ldr	r0, [r7, #0]
 8000e60:	f001 fa1b 	bl	800229a <null_ptr_check>
 8000e64:	4603      	mov	r3, r0
 8000e66:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
    if ((rslt == BME68X_OK) && (data != NULL))
 8000e6a:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	f040 80c1 	bne.w	8000ff6 <bme68x_get_data+0x1ea>
 8000e74:	68bb      	ldr	r3, [r7, #8]
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	f000 80bd 	beq.w	8000ff6 <bme68x_get_data+0x1ea>
    {
        /* Reading the sensor data in forced mode only */
        if (op_mode == BME68X_FORCED_MODE)
 8000e7c:	7bfb      	ldrb	r3, [r7, #15]
 8000e7e:	2b01      	cmp	r3, #1
 8000e80:	d11c      	bne.n	8000ebc <bme68x_get_data+0xb0>
        {
            rslt = read_field_data(0, data, dev);
 8000e82:	683a      	ldr	r2, [r7, #0]
 8000e84:	68b9      	ldr	r1, [r7, #8]
 8000e86:	2000      	movs	r0, #0
 8000e88:	f000 fdf2 	bl	8001a70 <read_field_data>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
            if (rslt == BME68X_OK)
 8000e92:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	f040 80a1 	bne.w	8000fde <bme68x_get_data+0x1d2>
            {
                if (data->status & BME68X_NEW_DATA_MSK)
 8000e9c:	68bb      	ldr	r3, [r7, #8]
 8000e9e:	781b      	ldrb	r3, [r3, #0]
 8000ea0:	b25b      	sxtb	r3, r3
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	da03      	bge.n	8000eae <bme68x_get_data+0xa2>
                {
                    new_fields = 1;
 8000ea6:	2301      	movs	r3, #1
 8000ea8:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
 8000eac:	e097      	b.n	8000fde <bme68x_get_data+0x1d2>
                }
                else
                {
                    new_fields = 0;
 8000eae:	2300      	movs	r3, #0
 8000eb0:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
                    rslt = BME68X_W_NO_NEW_DATA;
 8000eb4:	2302      	movs	r3, #2
 8000eb6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8000eba:	e090      	b.n	8000fde <bme68x_get_data+0x1d2>
                }
            }
        }
        else if ((op_mode == BME68X_PARALLEL_MODE) || (op_mode == BME68X_SEQUENTIAL_MODE))
 8000ebc:	7bfb      	ldrb	r3, [r7, #15]
 8000ebe:	2b02      	cmp	r3, #2
 8000ec0:	d003      	beq.n	8000eca <bme68x_get_data+0xbe>
 8000ec2:	7bfb      	ldrb	r3, [r7, #15]
 8000ec4:	2b03      	cmp	r3, #3
 8000ec6:	f040 8087 	bne.w	8000fd8 <bme68x_get_data+0x1cc>
        {
            /* Read the 3 fields and count the number of new data fields */
            rslt = read_all_field_data(field_ptr, dev);
 8000eca:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000ece:	6839      	ldr	r1, [r7, #0]
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	f000 ff06 	bl	8001ce2 <read_all_field_data>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67

            new_fields = 0;
 8000edc:	2300      	movs	r3, #0
 8000ede:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
            for (i = 0; (i < 3) && (rslt == BME68X_OK); i++)
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
 8000ee8:	e014      	b.n	8000f14 <bme68x_get_data+0x108>
            {
                if (field_ptr[i]->status & BME68X_NEW_DATA_MSK)
 8000eea:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8000eee:	009b      	lsls	r3, r3, #2
 8000ef0:	3368      	adds	r3, #104	@ 0x68
 8000ef2:	443b      	add	r3, r7
 8000ef4:	f853 3c10 	ldr.w	r3, [r3, #-16]
 8000ef8:	781b      	ldrb	r3, [r3, #0]
 8000efa:	b25b      	sxtb	r3, r3
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	da04      	bge.n	8000f0a <bme68x_get_data+0xfe>
                {
                    new_fields++;
 8000f00:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 8000f04:	3301      	adds	r3, #1
 8000f06:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
            for (i = 0; (i < 3) && (rslt == BME68X_OK); i++)
 8000f0a:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8000f0e:	3301      	adds	r3, #1
 8000f10:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
 8000f14:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8000f18:	2b02      	cmp	r3, #2
 8000f1a:	d803      	bhi.n	8000f24 <bme68x_get_data+0x118>
 8000f1c:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d0e2      	beq.n	8000eea <bme68x_get_data+0xde>
                }
            }

            /* Sort the sensor data in parallel & sequential modes*/
            for (i = 0; (i < 2) && (rslt == BME68X_OK); i++)
 8000f24:	2300      	movs	r3, #0
 8000f26:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
 8000f2a:	e01c      	b.n	8000f66 <bme68x_get_data+0x15a>
            {
                for (j = i + 1; j < 3; j++)
 8000f2c:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8000f30:	3301      	adds	r3, #1
 8000f32:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
 8000f36:	e00d      	b.n	8000f54 <bme68x_get_data+0x148>
                {
                    sort_sensor_data(i, j, field_ptr);
 8000f38:	f107 0258 	add.w	r2, r7, #88	@ 0x58
 8000f3c:	f897 1065 	ldrb.w	r1, [r7, #101]	@ 0x65
 8000f40:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8000f44:	4618      	mov	r0, r3
 8000f46:	f001 fb4f 	bl	80025e8 <sort_sensor_data>
                for (j = i + 1; j < 3; j++)
 8000f4a:	f897 3065 	ldrb.w	r3, [r7, #101]	@ 0x65
 8000f4e:	3301      	adds	r3, #1
 8000f50:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
 8000f54:	f897 3065 	ldrb.w	r3, [r7, #101]	@ 0x65
 8000f58:	2b02      	cmp	r3, #2
 8000f5a:	d9ed      	bls.n	8000f38 <bme68x_get_data+0x12c>
            for (i = 0; (i < 2) && (rslt == BME68X_OK); i++)
 8000f5c:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8000f60:	3301      	adds	r3, #1
 8000f62:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
 8000f66:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8000f6a:	2b01      	cmp	r3, #1
 8000f6c:	d803      	bhi.n	8000f76 <bme68x_get_data+0x16a>
 8000f6e:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d0da      	beq.n	8000f2c <bme68x_get_data+0x120>
                }
            }

            /* Copy the sorted data */
            for (i = 0; ((i < 3) && (rslt == BME68X_OK)); i++)
 8000f76:	2300      	movs	r3, #0
 8000f78:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
 8000f7c:	e01c      	b.n	8000fb8 <bme68x_get_data+0x1ac>
            {
                data[i] = *field_ptr[i];
 8000f7e:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8000f82:	009b      	lsls	r3, r3, #2
 8000f84:	3368      	adds	r3, #104	@ 0x68
 8000f86:	443b      	add	r3, r7
 8000f88:	f853 1c10 	ldr.w	r1, [r3, #-16]
 8000f8c:	f897 2066 	ldrb.w	r2, [r7, #102]	@ 0x66
 8000f90:	4613      	mov	r3, r2
 8000f92:	005b      	lsls	r3, r3, #1
 8000f94:	4413      	add	r3, r2
 8000f96:	00db      	lsls	r3, r3, #3
 8000f98:	461a      	mov	r2, r3
 8000f9a:	68bb      	ldr	r3, [r7, #8]
 8000f9c:	4413      	add	r3, r2
 8000f9e:	461c      	mov	r4, r3
 8000fa0:	460d      	mov	r5, r1
 8000fa2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000fa4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000fa6:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000faa:	e884 0003 	stmia.w	r4, {r0, r1}
            for (i = 0; ((i < 3) && (rslt == BME68X_OK)); i++)
 8000fae:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8000fb2:	3301      	adds	r3, #1
 8000fb4:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
 8000fb8:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8000fbc:	2b02      	cmp	r3, #2
 8000fbe:	d803      	bhi.n	8000fc8 <bme68x_get_data+0x1bc>
 8000fc0:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d0da      	beq.n	8000f7e <bme68x_get_data+0x172>
            }

            if (new_fields == 0)
 8000fc8:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d106      	bne.n	8000fde <bme68x_get_data+0x1d2>
            {
                rslt = BME68X_W_NO_NEW_DATA;
 8000fd0:	2302      	movs	r3, #2
 8000fd2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
            if (new_fields == 0)
 8000fd6:	e002      	b.n	8000fde <bme68x_get_data+0x1d2>
            }
        }
        else
        {
            rslt = BME68X_W_DEFINE_OP_MODE;
 8000fd8:	2301      	movs	r3, #1
 8000fda:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
        }

        if (n_data == NULL)
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d103      	bne.n	8000fec <bme68x_get_data+0x1e0>
        {
            rslt = BME68X_E_NULL_PTR;
 8000fe4:	23ff      	movs	r3, #255	@ 0xff
 8000fe6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
        if (n_data == NULL)
 8000fea:	e007      	b.n	8000ffc <bme68x_get_data+0x1f0>
        }
        else
        {
            *n_data = new_fields;
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 8000ff2:	701a      	strb	r2, [r3, #0]
        if (n_data == NULL)
 8000ff4:	e002      	b.n	8000ffc <bme68x_get_data+0x1f0>
        }
    }
    else
    {
        rslt = BME68X_E_NULL_PTR;
 8000ff6:	23ff      	movs	r3, #255	@ 0xff
 8000ff8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
    }

    return rslt;
 8000ffc:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
}
 8001000:	4618      	mov	r0, r3
 8001002:	3768      	adds	r7, #104	@ 0x68
 8001004:	46bd      	mov	sp, r7
 8001006:	bdb0      	pop	{r4, r5, r7, pc}

08001008 <bme68x_set_heatr_conf>:

/*
 * @brief This API is used to set the gas configuration of the sensor.
 */
int8_t bme68x_set_heatr_conf(uint8_t op_mode, const struct bme68x_heatr_conf *conf, struct bme68x_dev *dev)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b088      	sub	sp, #32
 800100c:	af00      	add	r7, sp, #0
 800100e:	4603      	mov	r3, r0
 8001010:	60b9      	str	r1, [r7, #8]
 8001012:	607a      	str	r2, [r7, #4]
 8001014:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;
    uint8_t nb_conv = 0;
 8001016:	2300      	movs	r3, #0
 8001018:	773b      	strb	r3, [r7, #28]
    uint8_t hctrl, run_gas = 0;
 800101a:	2300      	movs	r3, #0
 800101c:	777b      	strb	r3, [r7, #29]
    uint8_t ctrl_gas_data[2];
    uint8_t ctrl_gas_addr[2] = { BME68X_REG_CTRL_GAS_0, BME68X_REG_CTRL_GAS_1 };
 800101e:	f247 1370 	movw	r3, #29040	@ 0x7170
 8001022:	82bb      	strh	r3, [r7, #20]

    if (conf != NULL)
 8001024:	68bb      	ldr	r3, [r7, #8]
 8001026:	2b00      	cmp	r3, #0
 8001028:	d070      	beq.n	800110c <bme68x_set_heatr_conf+0x104>
    {
        rslt = bme68x_set_op_mode(BME68X_SLEEP_MODE, dev);
 800102a:	6879      	ldr	r1, [r7, #4]
 800102c:	2000      	movs	r0, #0
 800102e:	f7ff fdf7 	bl	8000c20 <bme68x_set_op_mode>
 8001032:	4603      	mov	r3, r0
 8001034:	77fb      	strb	r3, [r7, #31]
        if (rslt == BME68X_OK)
 8001036:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800103a:	2b00      	cmp	r3, #0
 800103c:	d108      	bne.n	8001050 <bme68x_set_heatr_conf+0x48>
        {
            rslt = set_conf(conf, op_mode, &nb_conv, dev);
 800103e:	f107 021c 	add.w	r2, r7, #28
 8001042:	7bf9      	ldrb	r1, [r7, #15]
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	68b8      	ldr	r0, [r7, #8]
 8001048:	f001 f945 	bl	80022d6 <set_conf>
 800104c:	4603      	mov	r3, r0
 800104e:	77fb      	strb	r3, [r7, #31]
        }

        if (rslt == BME68X_OK)
 8001050:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001054:	2b00      	cmp	r3, #0
 8001056:	d15b      	bne.n	8001110 <bme68x_set_heatr_conf+0x108>
        {
            rslt = bme68x_get_regs(BME68X_REG_CTRL_GAS_0, ctrl_gas_data, 2, dev);
 8001058:	f107 0118 	add.w	r1, r7, #24
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	2202      	movs	r2, #2
 8001060:	2070      	movs	r0, #112	@ 0x70
 8001062:	f7ff fc4c 	bl	80008fe <bme68x_get_regs>
 8001066:	4603      	mov	r3, r0
 8001068:	77fb      	strb	r3, [r7, #31]
            if (rslt == BME68X_OK)
 800106a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800106e:	2b00      	cmp	r3, #0
 8001070:	d14e      	bne.n	8001110 <bme68x_set_heatr_conf+0x108>
            {
                if (conf->enable == BME68X_ENABLE)
 8001072:	68bb      	ldr	r3, [r7, #8]
 8001074:	781b      	ldrb	r3, [r3, #0]
 8001076:	2b01      	cmp	r3, #1
 8001078:	d10b      	bne.n	8001092 <bme68x_set_heatr_conf+0x8a>
                {
                    hctrl = BME68X_ENABLE_HEATER;
 800107a:	2300      	movs	r3, #0
 800107c:	77bb      	strb	r3, [r7, #30]
                    if (dev->variant_id == BME68X_VARIANT_GAS_HIGH)
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	689b      	ldr	r3, [r3, #8]
 8001082:	2b01      	cmp	r3, #1
 8001084:	d102      	bne.n	800108c <bme68x_set_heatr_conf+0x84>
                    {
                        run_gas = BME68X_ENABLE_GAS_MEAS_H;
 8001086:	2302      	movs	r3, #2
 8001088:	777b      	strb	r3, [r7, #29]
 800108a:	e006      	b.n	800109a <bme68x_set_heatr_conf+0x92>
                    }
                    else
                    {
                        run_gas = BME68X_ENABLE_GAS_MEAS_L;
 800108c:	2301      	movs	r3, #1
 800108e:	777b      	strb	r3, [r7, #29]
 8001090:	e003      	b.n	800109a <bme68x_set_heatr_conf+0x92>
                    }
                }
                else
                {
                    hctrl = BME68X_DISABLE_HEATER;
 8001092:	2301      	movs	r3, #1
 8001094:	77bb      	strb	r3, [r7, #30]
                    run_gas = BME68X_DISABLE_GAS_MEAS;
 8001096:	2300      	movs	r3, #0
 8001098:	777b      	strb	r3, [r7, #29]
                }

                ctrl_gas_data[0] = BME68X_SET_BITS(ctrl_gas_data[0], BME68X_HCTRL, hctrl);
 800109a:	7e3b      	ldrb	r3, [r7, #24]
 800109c:	b25b      	sxtb	r3, r3
 800109e:	f023 0308 	bic.w	r3, r3, #8
 80010a2:	b25a      	sxtb	r2, r3
 80010a4:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80010a8:	00db      	lsls	r3, r3, #3
 80010aa:	b25b      	sxtb	r3, r3
 80010ac:	f003 0308 	and.w	r3, r3, #8
 80010b0:	b25b      	sxtb	r3, r3
 80010b2:	4313      	orrs	r3, r2
 80010b4:	b25b      	sxtb	r3, r3
 80010b6:	b2db      	uxtb	r3, r3
 80010b8:	763b      	strb	r3, [r7, #24]
                ctrl_gas_data[1] = BME68X_SET_BITS_POS_0(ctrl_gas_data[1], BME68X_NBCONV, nb_conv);
 80010ba:	7e7b      	ldrb	r3, [r7, #25]
 80010bc:	b25b      	sxtb	r3, r3
 80010be:	f023 030f 	bic.w	r3, r3, #15
 80010c2:	b25a      	sxtb	r2, r3
 80010c4:	7f3b      	ldrb	r3, [r7, #28]
 80010c6:	b25b      	sxtb	r3, r3
 80010c8:	f003 030f 	and.w	r3, r3, #15
 80010cc:	b25b      	sxtb	r3, r3
 80010ce:	4313      	orrs	r3, r2
 80010d0:	b25b      	sxtb	r3, r3
 80010d2:	b2db      	uxtb	r3, r3
 80010d4:	767b      	strb	r3, [r7, #25]
                ctrl_gas_data[1] = BME68X_SET_BITS(ctrl_gas_data[1], BME68X_RUN_GAS, run_gas);
 80010d6:	7e7b      	ldrb	r3, [r7, #25]
 80010d8:	b25b      	sxtb	r3, r3
 80010da:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80010de:	b25a      	sxtb	r2, r3
 80010e0:	f997 301d 	ldrsb.w	r3, [r7, #29]
 80010e4:	011b      	lsls	r3, r3, #4
 80010e6:	b25b      	sxtb	r3, r3
 80010e8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80010ec:	b25b      	sxtb	r3, r3
 80010ee:	4313      	orrs	r3, r2
 80010f0:	b25b      	sxtb	r3, r3
 80010f2:	b2db      	uxtb	r3, r3
 80010f4:	767b      	strb	r3, [r7, #25]
                rslt = bme68x_set_regs(ctrl_gas_addr, ctrl_gas_data, 2, dev);
 80010f6:	f107 0118 	add.w	r1, r7, #24
 80010fa:	f107 0014 	add.w	r0, r7, #20
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	2202      	movs	r2, #2
 8001102:	f7ff fb6d 	bl	80007e0 <bme68x_set_regs>
 8001106:	4603      	mov	r3, r0
 8001108:	77fb      	strb	r3, [r7, #31]
 800110a:	e001      	b.n	8001110 <bme68x_set_heatr_conf+0x108>
            }
        }
    }
    else
    {
        rslt = BME68X_E_NULL_PTR;
 800110c:	23ff      	movs	r3, #255	@ 0xff
 800110e:	77fb      	strb	r3, [r7, #31]
    }

    return rslt;
 8001110:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8001114:	4618      	mov	r0, r3
 8001116:	3720      	adds	r7, #32
 8001118:	46bd      	mov	sp, r7
 800111a:	bd80      	pop	{r7, pc}

0800111c <calc_temperature>:

#else

/* @brief This internal API is used to calculate the temperature value. */
static float calc_temperature(uint32_t temp_adc, struct bme68x_dev *dev)
{
 800111c:	b5b0      	push	{r4, r5, r7, lr}
 800111e:	b086      	sub	sp, #24
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
 8001124:	6039      	str	r1, [r7, #0]
    float var1;
    float var2;
    float calc_temp;

    /* calculate var1 data */
    var1 = ((((float)temp_adc / 16384.0f) - ((float)dev->calib.par_t1 / 1024.0f)) * ((float)dev->calib.par_t2));
 8001126:	6878      	ldr	r0, [r7, #4]
 8001128:	f7ff f8c8 	bl	80002bc <__aeabi_ui2f>
 800112c:	4603      	mov	r3, r0
 800112e:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 8001132:	4618      	mov	r0, r3
 8001134:	f7ff f9ce 	bl	80004d4 <__aeabi_fdiv>
 8001138:	4603      	mov	r3, r0
 800113a:	461c      	mov	r4, r3
 800113c:	683b      	ldr	r3, [r7, #0]
 800113e:	8bdb      	ldrh	r3, [r3, #30]
 8001140:	4618      	mov	r0, r3
 8001142:	f7ff f8bb 	bl	80002bc <__aeabi_ui2f>
 8001146:	4603      	mov	r3, r0
 8001148:	f04f 4189 	mov.w	r1, #1149239296	@ 0x44800000
 800114c:	4618      	mov	r0, r3
 800114e:	f7ff f9c1 	bl	80004d4 <__aeabi_fdiv>
 8001152:	4603      	mov	r3, r0
 8001154:	4619      	mov	r1, r3
 8001156:	4620      	mov	r0, r4
 8001158:	f7fe fffe 	bl	8000158 <__aeabi_fsub>
 800115c:	4603      	mov	r3, r0
 800115e:	461c      	mov	r4, r3
 8001160:	683b      	ldr	r3, [r7, #0]
 8001162:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8001166:	4618      	mov	r0, r3
 8001168:	f7ff f8ac 	bl	80002c4 <__aeabi_i2f>
 800116c:	4603      	mov	r3, r0
 800116e:	4619      	mov	r1, r3
 8001170:	4620      	mov	r0, r4
 8001172:	f7ff f8fb 	bl	800036c <__aeabi_fmul>
 8001176:	4603      	mov	r3, r0
 8001178:	617b      	str	r3, [r7, #20]

    /* calculate var2 data */
    var2 =
        (((((float)temp_adc / 131072.0f) - ((float)dev->calib.par_t1 / 8192.0f)) *
 800117a:	6878      	ldr	r0, [r7, #4]
 800117c:	f7ff f89e 	bl	80002bc <__aeabi_ui2f>
 8001180:	4603      	mov	r3, r0
 8001182:	f04f 4190 	mov.w	r1, #1207959552	@ 0x48000000
 8001186:	4618      	mov	r0, r3
 8001188:	f7ff f9a4 	bl	80004d4 <__aeabi_fdiv>
 800118c:	4603      	mov	r3, r0
 800118e:	461c      	mov	r4, r3
 8001190:	683b      	ldr	r3, [r7, #0]
 8001192:	8bdb      	ldrh	r3, [r3, #30]
 8001194:	4618      	mov	r0, r3
 8001196:	f7ff f891 	bl	80002bc <__aeabi_ui2f>
 800119a:	4603      	mov	r3, r0
 800119c:	f04f 418c 	mov.w	r1, #1174405120	@ 0x46000000
 80011a0:	4618      	mov	r0, r3
 80011a2:	f7ff f997 	bl	80004d4 <__aeabi_fdiv>
 80011a6:	4603      	mov	r3, r0
 80011a8:	4619      	mov	r1, r3
 80011aa:	4620      	mov	r0, r4
 80011ac:	f7fe ffd4 	bl	8000158 <__aeabi_fsub>
 80011b0:	4603      	mov	r3, r0
 80011b2:	461c      	mov	r4, r3
          (((float)temp_adc / 131072.0f) - ((float)dev->calib.par_t1 / 8192.0f))) * ((float)dev->calib.par_t3 * 16.0f));
 80011b4:	6878      	ldr	r0, [r7, #4]
 80011b6:	f7ff f881 	bl	80002bc <__aeabi_ui2f>
 80011ba:	4603      	mov	r3, r0
 80011bc:	f04f 4190 	mov.w	r1, #1207959552	@ 0x48000000
 80011c0:	4618      	mov	r0, r3
 80011c2:	f7ff f987 	bl	80004d4 <__aeabi_fdiv>
 80011c6:	4603      	mov	r3, r0
 80011c8:	461d      	mov	r5, r3
 80011ca:	683b      	ldr	r3, [r7, #0]
 80011cc:	8bdb      	ldrh	r3, [r3, #30]
 80011ce:	4618      	mov	r0, r3
 80011d0:	f7ff f874 	bl	80002bc <__aeabi_ui2f>
 80011d4:	4603      	mov	r3, r0
 80011d6:	f04f 418c 	mov.w	r1, #1174405120	@ 0x46000000
 80011da:	4618      	mov	r0, r3
 80011dc:	f7ff f97a 	bl	80004d4 <__aeabi_fdiv>
 80011e0:	4603      	mov	r3, r0
 80011e2:	4619      	mov	r1, r3
 80011e4:	4628      	mov	r0, r5
 80011e6:	f7fe ffb7 	bl	8000158 <__aeabi_fsub>
 80011ea:	4603      	mov	r3, r0
        (((((float)temp_adc / 131072.0f) - ((float)dev->calib.par_t1 / 8192.0f)) *
 80011ec:	4619      	mov	r1, r3
 80011ee:	4620      	mov	r0, r4
 80011f0:	f7ff f8bc 	bl	800036c <__aeabi_fmul>
 80011f4:	4603      	mov	r3, r0
 80011f6:	461c      	mov	r4, r3
          (((float)temp_adc / 131072.0f) - ((float)dev->calib.par_t1 / 8192.0f))) * ((float)dev->calib.par_t3 * 16.0f));
 80011f8:	683b      	ldr	r3, [r7, #0]
 80011fa:	f993 3022 	ldrsb.w	r3, [r3, #34]	@ 0x22
 80011fe:	4618      	mov	r0, r3
 8001200:	f7ff f860 	bl	80002c4 <__aeabi_i2f>
 8001204:	4603      	mov	r3, r0
 8001206:	f04f 4183 	mov.w	r1, #1098907648	@ 0x41800000
 800120a:	4618      	mov	r0, r3
 800120c:	f7ff f8ae 	bl	800036c <__aeabi_fmul>
 8001210:	4603      	mov	r3, r0
    var2 =
 8001212:	4619      	mov	r1, r3
 8001214:	4620      	mov	r0, r4
 8001216:	f7ff f8a9 	bl	800036c <__aeabi_fmul>
 800121a:	4603      	mov	r3, r0
 800121c:	613b      	str	r3, [r7, #16]

    /* t_fine value*/
    dev->calib.t_fine = (var1 + var2);
 800121e:	6939      	ldr	r1, [r7, #16]
 8001220:	6978      	ldr	r0, [r7, #20]
 8001222:	f7fe ff9b 	bl	800015c <__addsf3>
 8001226:	4603      	mov	r3, r0
 8001228:	461a      	mov	r2, r3
 800122a:	683b      	ldr	r3, [r7, #0]
 800122c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* compensated temperature data*/
    calc_temp = ((dev->calib.t_fine) / 5120.0f);
 800122e:	683b      	ldr	r3, [r7, #0]
 8001230:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001232:	4905      	ldr	r1, [pc, #20]	@ (8001248 <calc_temperature+0x12c>)
 8001234:	4618      	mov	r0, r3
 8001236:	f7ff f94d 	bl	80004d4 <__aeabi_fdiv>
 800123a:	4603      	mov	r3, r0
 800123c:	60fb      	str	r3, [r7, #12]

    return calc_temp;
 800123e:	68fb      	ldr	r3, [r7, #12]
}
 8001240:	4618      	mov	r0, r3
 8001242:	3718      	adds	r7, #24
 8001244:	46bd      	mov	sp, r7
 8001246:	bdb0      	pop	{r4, r5, r7, pc}
 8001248:	45a00000 	.word	0x45a00000

0800124c <calc_pressure>:

/* @brief This internal API is used to calculate the pressure value. */
static float calc_pressure(uint32_t pres_adc, const struct bme68x_dev *dev)
{
 800124c:	b590      	push	{r4, r7, lr}
 800124e:	b087      	sub	sp, #28
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
 8001254:	6039      	str	r1, [r7, #0]
    float var1;
    float var2;
    float var3;
    float calc_pres;

    var1 = (((float)dev->calib.t_fine / 2.0f) - 64000.0f);
 8001256:	683b      	ldr	r3, [r7, #0]
 8001258:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800125a:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800125e:	4618      	mov	r0, r3
 8001260:	f7ff f938 	bl	80004d4 <__aeabi_fdiv>
 8001264:	4603      	mov	r3, r0
 8001266:	49a8      	ldr	r1, [pc, #672]	@ (8001508 <calc_pressure+0x2bc>)
 8001268:	4618      	mov	r0, r3
 800126a:	f7fe ff75 	bl	8000158 <__aeabi_fsub>
 800126e:	4603      	mov	r3, r0
 8001270:	613b      	str	r3, [r7, #16]
    var2 = var1 * var1 * (((float)dev->calib.par_p6) / (131072.0f));
 8001272:	6939      	ldr	r1, [r7, #16]
 8001274:	6938      	ldr	r0, [r7, #16]
 8001276:	f7ff f879 	bl	800036c <__aeabi_fmul>
 800127a:	4603      	mov	r3, r0
 800127c:	461c      	mov	r4, r3
 800127e:	683b      	ldr	r3, [r7, #0]
 8001280:	f993 302e 	ldrsb.w	r3, [r3, #46]	@ 0x2e
 8001284:	4618      	mov	r0, r3
 8001286:	f7ff f81d 	bl	80002c4 <__aeabi_i2f>
 800128a:	4603      	mov	r3, r0
 800128c:	f04f 4190 	mov.w	r1, #1207959552	@ 0x48000000
 8001290:	4618      	mov	r0, r3
 8001292:	f7ff f91f 	bl	80004d4 <__aeabi_fdiv>
 8001296:	4603      	mov	r3, r0
 8001298:	4619      	mov	r1, r3
 800129a:	4620      	mov	r0, r4
 800129c:	f7ff f866 	bl	800036c <__aeabi_fmul>
 80012a0:	4603      	mov	r3, r0
 80012a2:	60fb      	str	r3, [r7, #12]
    var2 = var2 + (var1 * ((float)dev->calib.par_p5) * 2.0f);
 80012a4:	683b      	ldr	r3, [r7, #0]
 80012a6:	f9b3 302c 	ldrsh.w	r3, [r3, #44]	@ 0x2c
 80012aa:	4618      	mov	r0, r3
 80012ac:	f7ff f80a 	bl	80002c4 <__aeabi_i2f>
 80012b0:	4603      	mov	r3, r0
 80012b2:	6939      	ldr	r1, [r7, #16]
 80012b4:	4618      	mov	r0, r3
 80012b6:	f7ff f859 	bl	800036c <__aeabi_fmul>
 80012ba:	4603      	mov	r3, r0
 80012bc:	4619      	mov	r1, r3
 80012be:	4618      	mov	r0, r3
 80012c0:	f7fe ff4c 	bl	800015c <__addsf3>
 80012c4:	4603      	mov	r3, r0
 80012c6:	4619      	mov	r1, r3
 80012c8:	68f8      	ldr	r0, [r7, #12]
 80012ca:	f7fe ff47 	bl	800015c <__addsf3>
 80012ce:	4603      	mov	r3, r0
 80012d0:	60fb      	str	r3, [r7, #12]
    var2 = (var2 / 4.0f) + (((float)dev->calib.par_p4) * 65536.0f);
 80012d2:	f04f 4181 	mov.w	r1, #1082130432	@ 0x40800000
 80012d6:	68f8      	ldr	r0, [r7, #12]
 80012d8:	f7ff f8fc 	bl	80004d4 <__aeabi_fdiv>
 80012dc:	4603      	mov	r3, r0
 80012de:	461c      	mov	r4, r3
 80012e0:	683b      	ldr	r3, [r7, #0]
 80012e2:	f9b3 302a 	ldrsh.w	r3, [r3, #42]	@ 0x2a
 80012e6:	4618      	mov	r0, r3
 80012e8:	f7fe ffec 	bl	80002c4 <__aeabi_i2f>
 80012ec:	4603      	mov	r3, r0
 80012ee:	f04f 418f 	mov.w	r1, #1199570944	@ 0x47800000
 80012f2:	4618      	mov	r0, r3
 80012f4:	f7ff f83a 	bl	800036c <__aeabi_fmul>
 80012f8:	4603      	mov	r3, r0
 80012fa:	4619      	mov	r1, r3
 80012fc:	4620      	mov	r0, r4
 80012fe:	f7fe ff2d 	bl	800015c <__addsf3>
 8001302:	4603      	mov	r3, r0
 8001304:	60fb      	str	r3, [r7, #12]
    var1 = (((((float)dev->calib.par_p3 * var1 * var1) / 16384.0f) + ((float)dev->calib.par_p2 * var1)) / 524288.0f);
 8001306:	683b      	ldr	r3, [r7, #0]
 8001308:	f993 3028 	ldrsb.w	r3, [r3, #40]	@ 0x28
 800130c:	4618      	mov	r0, r3
 800130e:	f7fe ffd9 	bl	80002c4 <__aeabi_i2f>
 8001312:	4603      	mov	r3, r0
 8001314:	6939      	ldr	r1, [r7, #16]
 8001316:	4618      	mov	r0, r3
 8001318:	f7ff f828 	bl	800036c <__aeabi_fmul>
 800131c:	4603      	mov	r3, r0
 800131e:	6939      	ldr	r1, [r7, #16]
 8001320:	4618      	mov	r0, r3
 8001322:	f7ff f823 	bl	800036c <__aeabi_fmul>
 8001326:	4603      	mov	r3, r0
 8001328:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 800132c:	4618      	mov	r0, r3
 800132e:	f7ff f8d1 	bl	80004d4 <__aeabi_fdiv>
 8001332:	4603      	mov	r3, r0
 8001334:	461c      	mov	r4, r3
 8001336:	683b      	ldr	r3, [r7, #0]
 8001338:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	@ 0x26
 800133c:	4618      	mov	r0, r3
 800133e:	f7fe ffc1 	bl	80002c4 <__aeabi_i2f>
 8001342:	4603      	mov	r3, r0
 8001344:	6939      	ldr	r1, [r7, #16]
 8001346:	4618      	mov	r0, r3
 8001348:	f7ff f810 	bl	800036c <__aeabi_fmul>
 800134c:	4603      	mov	r3, r0
 800134e:	4619      	mov	r1, r3
 8001350:	4620      	mov	r0, r4
 8001352:	f7fe ff03 	bl	800015c <__addsf3>
 8001356:	4603      	mov	r3, r0
 8001358:	f04f 4192 	mov.w	r1, #1224736768	@ 0x49000000
 800135c:	4618      	mov	r0, r3
 800135e:	f7ff f8b9 	bl	80004d4 <__aeabi_fdiv>
 8001362:	4603      	mov	r3, r0
 8001364:	613b      	str	r3, [r7, #16]
    var1 = ((1.0f + (var1 / 32768.0f)) * ((float)dev->calib.par_p1));
 8001366:	f04f 418e 	mov.w	r1, #1191182336	@ 0x47000000
 800136a:	6938      	ldr	r0, [r7, #16]
 800136c:	f7ff f8b2 	bl	80004d4 <__aeabi_fdiv>
 8001370:	4603      	mov	r3, r0
 8001372:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001376:	4618      	mov	r0, r3
 8001378:	f7fe fef0 	bl	800015c <__addsf3>
 800137c:	4603      	mov	r3, r0
 800137e:	461c      	mov	r4, r3
 8001380:	683b      	ldr	r3, [r7, #0]
 8001382:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8001384:	4618      	mov	r0, r3
 8001386:	f7fe ff99 	bl	80002bc <__aeabi_ui2f>
 800138a:	4603      	mov	r3, r0
 800138c:	4619      	mov	r1, r3
 800138e:	4620      	mov	r0, r4
 8001390:	f7fe ffec 	bl	800036c <__aeabi_fmul>
 8001394:	4603      	mov	r3, r0
 8001396:	613b      	str	r3, [r7, #16]
    calc_pres = (1048576.0f - ((float)pres_adc));
 8001398:	6878      	ldr	r0, [r7, #4]
 800139a:	f7fe ff8f 	bl	80002bc <__aeabi_ui2f>
 800139e:	4603      	mov	r3, r0
 80013a0:	4619      	mov	r1, r3
 80013a2:	f04f 4093 	mov.w	r0, #1233125376	@ 0x49800000
 80013a6:	f7fe fed7 	bl	8000158 <__aeabi_fsub>
 80013aa:	4603      	mov	r3, r0
 80013ac:	617b      	str	r3, [r7, #20]

    /* Avoid exception caused by division by zero */
    if ((int)var1 != 0)
 80013ae:	6938      	ldr	r0, [r7, #16]
 80013b0:	f7ff f9a2 	bl	80006f8 <__aeabi_f2iz>
 80013b4:	4603      	mov	r3, r0
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	f000 809d 	beq.w	80014f6 <calc_pressure+0x2aa>
    {
        calc_pres = (((calc_pres - (var2 / 4096.0f)) * 6250.0f) / var1);
 80013bc:	f04f 418b 	mov.w	r1, #1166016512	@ 0x45800000
 80013c0:	68f8      	ldr	r0, [r7, #12]
 80013c2:	f7ff f887 	bl	80004d4 <__aeabi_fdiv>
 80013c6:	4603      	mov	r3, r0
 80013c8:	4619      	mov	r1, r3
 80013ca:	6978      	ldr	r0, [r7, #20]
 80013cc:	f7fe fec4 	bl	8000158 <__aeabi_fsub>
 80013d0:	4603      	mov	r3, r0
 80013d2:	494e      	ldr	r1, [pc, #312]	@ (800150c <calc_pressure+0x2c0>)
 80013d4:	4618      	mov	r0, r3
 80013d6:	f7fe ffc9 	bl	800036c <__aeabi_fmul>
 80013da:	4603      	mov	r3, r0
 80013dc:	6939      	ldr	r1, [r7, #16]
 80013de:	4618      	mov	r0, r3
 80013e0:	f7ff f878 	bl	80004d4 <__aeabi_fdiv>
 80013e4:	4603      	mov	r3, r0
 80013e6:	617b      	str	r3, [r7, #20]
        var1 = (((float)dev->calib.par_p9) * calc_pres * calc_pres) / 2147483648.0f;
 80013e8:	683b      	ldr	r3, [r7, #0]
 80013ea:	f9b3 3032 	ldrsh.w	r3, [r3, #50]	@ 0x32
 80013ee:	4618      	mov	r0, r3
 80013f0:	f7fe ff68 	bl	80002c4 <__aeabi_i2f>
 80013f4:	4603      	mov	r3, r0
 80013f6:	6979      	ldr	r1, [r7, #20]
 80013f8:	4618      	mov	r0, r3
 80013fa:	f7fe ffb7 	bl	800036c <__aeabi_fmul>
 80013fe:	4603      	mov	r3, r0
 8001400:	6979      	ldr	r1, [r7, #20]
 8001402:	4618      	mov	r0, r3
 8001404:	f7fe ffb2 	bl	800036c <__aeabi_fmul>
 8001408:	4603      	mov	r3, r0
 800140a:	f04f 419e 	mov.w	r1, #1325400064	@ 0x4f000000
 800140e:	4618      	mov	r0, r3
 8001410:	f7ff f860 	bl	80004d4 <__aeabi_fdiv>
 8001414:	4603      	mov	r3, r0
 8001416:	613b      	str	r3, [r7, #16]
        var2 = calc_pres * (((float)dev->calib.par_p8) / 32768.0f);
 8001418:	683b      	ldr	r3, [r7, #0]
 800141a:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 800141e:	4618      	mov	r0, r3
 8001420:	f7fe ff50 	bl	80002c4 <__aeabi_i2f>
 8001424:	4603      	mov	r3, r0
 8001426:	f04f 418e 	mov.w	r1, #1191182336	@ 0x47000000
 800142a:	4618      	mov	r0, r3
 800142c:	f7ff f852 	bl	80004d4 <__aeabi_fdiv>
 8001430:	4603      	mov	r3, r0
 8001432:	4619      	mov	r1, r3
 8001434:	6978      	ldr	r0, [r7, #20]
 8001436:	f7fe ff99 	bl	800036c <__aeabi_fmul>
 800143a:	4603      	mov	r3, r0
 800143c:	60fb      	str	r3, [r7, #12]
        var3 = ((calc_pres / 256.0f) * (calc_pres / 256.0f) * (calc_pres / 256.0f) * (dev->calib.par_p10 / 131072.0f));
 800143e:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 8001442:	6978      	ldr	r0, [r7, #20]
 8001444:	f7ff f846 	bl	80004d4 <__aeabi_fdiv>
 8001448:	4603      	mov	r3, r0
 800144a:	461c      	mov	r4, r3
 800144c:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 8001450:	6978      	ldr	r0, [r7, #20]
 8001452:	f7ff f83f 	bl	80004d4 <__aeabi_fdiv>
 8001456:	4603      	mov	r3, r0
 8001458:	4619      	mov	r1, r3
 800145a:	4620      	mov	r0, r4
 800145c:	f7fe ff86 	bl	800036c <__aeabi_fmul>
 8001460:	4603      	mov	r3, r0
 8001462:	461c      	mov	r4, r3
 8001464:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 8001468:	6978      	ldr	r0, [r7, #20]
 800146a:	f7ff f833 	bl	80004d4 <__aeabi_fdiv>
 800146e:	4603      	mov	r3, r0
 8001470:	4619      	mov	r1, r3
 8001472:	4620      	mov	r0, r4
 8001474:	f7fe ff7a 	bl	800036c <__aeabi_fmul>
 8001478:	4603      	mov	r3, r0
 800147a:	461c      	mov	r4, r3
 800147c:	683b      	ldr	r3, [r7, #0]
 800147e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001482:	4618      	mov	r0, r3
 8001484:	f7fe ff1e 	bl	80002c4 <__aeabi_i2f>
 8001488:	4603      	mov	r3, r0
 800148a:	f04f 4190 	mov.w	r1, #1207959552	@ 0x48000000
 800148e:	4618      	mov	r0, r3
 8001490:	f7ff f820 	bl	80004d4 <__aeabi_fdiv>
 8001494:	4603      	mov	r3, r0
 8001496:	4619      	mov	r1, r3
 8001498:	4620      	mov	r0, r4
 800149a:	f7fe ff67 	bl	800036c <__aeabi_fmul>
 800149e:	4603      	mov	r3, r0
 80014a0:	60bb      	str	r3, [r7, #8]
        calc_pres = (calc_pres + (var1 + var2 + var3 + ((float)dev->calib.par_p7 * 128.0f)) / 16.0f);
 80014a2:	68f9      	ldr	r1, [r7, #12]
 80014a4:	6938      	ldr	r0, [r7, #16]
 80014a6:	f7fe fe59 	bl	800015c <__addsf3>
 80014aa:	4603      	mov	r3, r0
 80014ac:	68b9      	ldr	r1, [r7, #8]
 80014ae:	4618      	mov	r0, r3
 80014b0:	f7fe fe54 	bl	800015c <__addsf3>
 80014b4:	4603      	mov	r3, r0
 80014b6:	461c      	mov	r4, r3
 80014b8:	683b      	ldr	r3, [r7, #0]
 80014ba:	f993 302f 	ldrsb.w	r3, [r3, #47]	@ 0x2f
 80014be:	4618      	mov	r0, r3
 80014c0:	f7fe ff00 	bl	80002c4 <__aeabi_i2f>
 80014c4:	4603      	mov	r3, r0
 80014c6:	f04f 4186 	mov.w	r1, #1124073472	@ 0x43000000
 80014ca:	4618      	mov	r0, r3
 80014cc:	f7fe ff4e 	bl	800036c <__aeabi_fmul>
 80014d0:	4603      	mov	r3, r0
 80014d2:	4619      	mov	r1, r3
 80014d4:	4620      	mov	r0, r4
 80014d6:	f7fe fe41 	bl	800015c <__addsf3>
 80014da:	4603      	mov	r3, r0
 80014dc:	f04f 4183 	mov.w	r1, #1098907648	@ 0x41800000
 80014e0:	4618      	mov	r0, r3
 80014e2:	f7fe fff7 	bl	80004d4 <__aeabi_fdiv>
 80014e6:	4603      	mov	r3, r0
 80014e8:	4619      	mov	r1, r3
 80014ea:	6978      	ldr	r0, [r7, #20]
 80014ec:	f7fe fe36 	bl	800015c <__addsf3>
 80014f0:	4603      	mov	r3, r0
 80014f2:	617b      	str	r3, [r7, #20]
 80014f4:	e002      	b.n	80014fc <calc_pressure+0x2b0>
    }
    else
    {
        calc_pres = 0;
 80014f6:	f04f 0300 	mov.w	r3, #0
 80014fa:	617b      	str	r3, [r7, #20]
    }

    return calc_pres;
 80014fc:	697b      	ldr	r3, [r7, #20]
}
 80014fe:	4618      	mov	r0, r3
 8001500:	371c      	adds	r7, #28
 8001502:	46bd      	mov	sp, r7
 8001504:	bd90      	pop	{r4, r7, pc}
 8001506:	bf00      	nop
 8001508:	477a0000 	.word	0x477a0000
 800150c:	45c35000 	.word	0x45c35000

08001510 <calc_humidity>:

/* This internal API is used to calculate the humidity in integer */
static float calc_humidity(uint16_t hum_adc, const struct bme68x_dev *dev)
{
 8001510:	b5b0      	push	{r4, r5, r7, lr}
 8001512:	b088      	sub	sp, #32
 8001514:	af00      	add	r7, sp, #0
 8001516:	4603      	mov	r3, r0
 8001518:	6039      	str	r1, [r7, #0]
 800151a:	80fb      	strh	r3, [r7, #6]
    float var3;
    float var4;
    float temp_comp;

    /* compensated temperature data*/
    temp_comp = ((dev->calib.t_fine) / 5120.0f);
 800151c:	683b      	ldr	r3, [r7, #0]
 800151e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001520:	4968      	ldr	r1, [pc, #416]	@ (80016c4 <calc_humidity+0x1b4>)
 8001522:	4618      	mov	r0, r3
 8001524:	f7fe ffd6 	bl	80004d4 <__aeabi_fdiv>
 8001528:	4603      	mov	r3, r0
 800152a:	61bb      	str	r3, [r7, #24]
    var1 = (float)((float)hum_adc) -
 800152c:	88fb      	ldrh	r3, [r7, #6]
 800152e:	4618      	mov	r0, r3
 8001530:	f7fe fec4 	bl	80002bc <__aeabi_ui2f>
 8001534:	4604      	mov	r4, r0
           (((float)dev->calib.par_h1 * 16.0f) + (((float)dev->calib.par_h3 / 2.0f) * temp_comp));
 8001536:	683b      	ldr	r3, [r7, #0]
 8001538:	8a1b      	ldrh	r3, [r3, #16]
 800153a:	4618      	mov	r0, r3
 800153c:	f7fe febe 	bl	80002bc <__aeabi_ui2f>
 8001540:	4603      	mov	r3, r0
 8001542:	f04f 4183 	mov.w	r1, #1098907648	@ 0x41800000
 8001546:	4618      	mov	r0, r3
 8001548:	f7fe ff10 	bl	800036c <__aeabi_fmul>
 800154c:	4603      	mov	r3, r0
 800154e:	461d      	mov	r5, r3
 8001550:	683b      	ldr	r3, [r7, #0]
 8001552:	f993 3014 	ldrsb.w	r3, [r3, #20]
 8001556:	4618      	mov	r0, r3
 8001558:	f7fe feb4 	bl	80002c4 <__aeabi_i2f>
 800155c:	4603      	mov	r3, r0
 800155e:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8001562:	4618      	mov	r0, r3
 8001564:	f7fe ffb6 	bl	80004d4 <__aeabi_fdiv>
 8001568:	4603      	mov	r3, r0
 800156a:	69b9      	ldr	r1, [r7, #24]
 800156c:	4618      	mov	r0, r3
 800156e:	f7fe fefd 	bl	800036c <__aeabi_fmul>
 8001572:	4603      	mov	r3, r0
 8001574:	4619      	mov	r1, r3
 8001576:	4628      	mov	r0, r5
 8001578:	f7fe fdf0 	bl	800015c <__addsf3>
 800157c:	4603      	mov	r3, r0
    var1 = (float)((float)hum_adc) -
 800157e:	4619      	mov	r1, r3
 8001580:	4620      	mov	r0, r4
 8001582:	f7fe fde9 	bl	8000158 <__aeabi_fsub>
 8001586:	4603      	mov	r3, r0
 8001588:	617b      	str	r3, [r7, #20]
    var2 = var1 *
           ((float)(((float)dev->calib.par_h2 / 262144.0f) *
 800158a:	683b      	ldr	r3, [r7, #0]
 800158c:	8a5b      	ldrh	r3, [r3, #18]
 800158e:	4618      	mov	r0, r3
 8001590:	f7fe fe94 	bl	80002bc <__aeabi_ui2f>
 8001594:	4603      	mov	r3, r0
 8001596:	f04f 4191 	mov.w	r1, #1216348160	@ 0x48800000
 800159a:	4618      	mov	r0, r3
 800159c:	f7fe ff9a 	bl	80004d4 <__aeabi_fdiv>
 80015a0:	4603      	mov	r3, r0
 80015a2:	461c      	mov	r4, r3
                    (1.0f + (((float)dev->calib.par_h4 / 16384.0f) * temp_comp) +
 80015a4:	683b      	ldr	r3, [r7, #0]
 80015a6:	f993 3015 	ldrsb.w	r3, [r3, #21]
 80015aa:	4618      	mov	r0, r3
 80015ac:	f7fe fe8a 	bl	80002c4 <__aeabi_i2f>
 80015b0:	4603      	mov	r3, r0
 80015b2:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 80015b6:	4618      	mov	r0, r3
 80015b8:	f7fe ff8c 	bl	80004d4 <__aeabi_fdiv>
 80015bc:	4603      	mov	r3, r0
 80015be:	69b9      	ldr	r1, [r7, #24]
 80015c0:	4618      	mov	r0, r3
 80015c2:	f7fe fed3 	bl	800036c <__aeabi_fmul>
 80015c6:	4603      	mov	r3, r0
 80015c8:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80015cc:	4618      	mov	r0, r3
 80015ce:	f7fe fdc5 	bl	800015c <__addsf3>
 80015d2:	4603      	mov	r3, r0
 80015d4:	461d      	mov	r5, r3
                     (((float)dev->calib.par_h5 / 1048576.0f) * temp_comp * temp_comp))));
 80015d6:	683b      	ldr	r3, [r7, #0]
 80015d8:	f993 3016 	ldrsb.w	r3, [r3, #22]
 80015dc:	4618      	mov	r0, r3
 80015de:	f7fe fe71 	bl	80002c4 <__aeabi_i2f>
 80015e2:	4603      	mov	r3, r0
 80015e4:	f04f 4193 	mov.w	r1, #1233125376	@ 0x49800000
 80015e8:	4618      	mov	r0, r3
 80015ea:	f7fe ff73 	bl	80004d4 <__aeabi_fdiv>
 80015ee:	4603      	mov	r3, r0
 80015f0:	69b9      	ldr	r1, [r7, #24]
 80015f2:	4618      	mov	r0, r3
 80015f4:	f7fe feba 	bl	800036c <__aeabi_fmul>
 80015f8:	4603      	mov	r3, r0
 80015fa:	69b9      	ldr	r1, [r7, #24]
 80015fc:	4618      	mov	r0, r3
 80015fe:	f7fe feb5 	bl	800036c <__aeabi_fmul>
 8001602:	4603      	mov	r3, r0
                    (1.0f + (((float)dev->calib.par_h4 / 16384.0f) * temp_comp) +
 8001604:	4619      	mov	r1, r3
 8001606:	4628      	mov	r0, r5
 8001608:	f7fe fda8 	bl	800015c <__addsf3>
 800160c:	4603      	mov	r3, r0
           ((float)(((float)dev->calib.par_h2 / 262144.0f) *
 800160e:	4619      	mov	r1, r3
 8001610:	4620      	mov	r0, r4
 8001612:	f7fe feab 	bl	800036c <__aeabi_fmul>
 8001616:	4603      	mov	r3, r0
    var2 = var1 *
 8001618:	4619      	mov	r1, r3
 800161a:	6978      	ldr	r0, [r7, #20]
 800161c:	f7fe fea6 	bl	800036c <__aeabi_fmul>
 8001620:	4603      	mov	r3, r0
 8001622:	613b      	str	r3, [r7, #16]
    var3 = (float)dev->calib.par_h6 / 16384.0f;
 8001624:	683b      	ldr	r3, [r7, #0]
 8001626:	7ddb      	ldrb	r3, [r3, #23]
 8001628:	4618      	mov	r0, r3
 800162a:	f7fe fe47 	bl	80002bc <__aeabi_ui2f>
 800162e:	4603      	mov	r3, r0
 8001630:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 8001634:	4618      	mov	r0, r3
 8001636:	f7fe ff4d 	bl	80004d4 <__aeabi_fdiv>
 800163a:	4603      	mov	r3, r0
 800163c:	60fb      	str	r3, [r7, #12]
    var4 = (float)dev->calib.par_h7 / 2097152.0f;
 800163e:	683b      	ldr	r3, [r7, #0]
 8001640:	f993 3018 	ldrsb.w	r3, [r3, #24]
 8001644:	4618      	mov	r0, r3
 8001646:	f7fe fe3d 	bl	80002c4 <__aeabi_i2f>
 800164a:	4603      	mov	r3, r0
 800164c:	f04f 4194 	mov.w	r1, #1241513984	@ 0x4a000000
 8001650:	4618      	mov	r0, r3
 8001652:	f7fe ff3f 	bl	80004d4 <__aeabi_fdiv>
 8001656:	4603      	mov	r3, r0
 8001658:	60bb      	str	r3, [r7, #8]
    calc_hum = var2 + ((var3 + (var4 * temp_comp)) * var2 * var2);
 800165a:	69b9      	ldr	r1, [r7, #24]
 800165c:	68b8      	ldr	r0, [r7, #8]
 800165e:	f7fe fe85 	bl	800036c <__aeabi_fmul>
 8001662:	4603      	mov	r3, r0
 8001664:	68f9      	ldr	r1, [r7, #12]
 8001666:	4618      	mov	r0, r3
 8001668:	f7fe fd78 	bl	800015c <__addsf3>
 800166c:	4603      	mov	r3, r0
 800166e:	6939      	ldr	r1, [r7, #16]
 8001670:	4618      	mov	r0, r3
 8001672:	f7fe fe7b 	bl	800036c <__aeabi_fmul>
 8001676:	4603      	mov	r3, r0
 8001678:	6939      	ldr	r1, [r7, #16]
 800167a:	4618      	mov	r0, r3
 800167c:	f7fe fe76 	bl	800036c <__aeabi_fmul>
 8001680:	4603      	mov	r3, r0
 8001682:	4619      	mov	r1, r3
 8001684:	6938      	ldr	r0, [r7, #16]
 8001686:	f7fe fd69 	bl	800015c <__addsf3>
 800168a:	4603      	mov	r3, r0
 800168c:	61fb      	str	r3, [r7, #28]
    if (calc_hum > 100.0f)
 800168e:	490e      	ldr	r1, [pc, #56]	@ (80016c8 <calc_humidity+0x1b8>)
 8001690:	69f8      	ldr	r0, [r7, #28]
 8001692:	f7ff f827 	bl	80006e4 <__aeabi_fcmpgt>
 8001696:	4603      	mov	r3, r0
 8001698:	2b00      	cmp	r3, #0
 800169a:	d002      	beq.n	80016a2 <calc_humidity+0x192>
    {
        calc_hum = 100.0f;
 800169c:	4b0a      	ldr	r3, [pc, #40]	@ (80016c8 <calc_humidity+0x1b8>)
 800169e:	61fb      	str	r3, [r7, #28]
 80016a0:	e00a      	b.n	80016b8 <calc_humidity+0x1a8>
    }
    else if (calc_hum < 0.0f)
 80016a2:	f04f 0100 	mov.w	r1, #0
 80016a6:	69f8      	ldr	r0, [r7, #28]
 80016a8:	f7fe fffe 	bl	80006a8 <__aeabi_fcmplt>
 80016ac:	4603      	mov	r3, r0
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d002      	beq.n	80016b8 <calc_humidity+0x1a8>
    {
        calc_hum = 0.0f;
 80016b2:	f04f 0300 	mov.w	r3, #0
 80016b6:	61fb      	str	r3, [r7, #28]
    }

    return calc_hum;
 80016b8:	69fb      	ldr	r3, [r7, #28]
}
 80016ba:	4618      	mov	r0, r3
 80016bc:	3720      	adds	r7, #32
 80016be:	46bd      	mov	sp, r7
 80016c0:	bdb0      	pop	{r4, r5, r7, pc}
 80016c2:	bf00      	nop
 80016c4:	45a00000 	.word	0x45a00000
 80016c8:	42c80000 	.word	0x42c80000

080016cc <calc_gas_resistance_low>:

/* This internal API is used to calculate the gas resistance low value in float */
static float calc_gas_resistance_low(uint16_t gas_res_adc, uint8_t gas_range, const struct bme68x_dev *dev)
{
 80016cc:	b5b0      	push	{r4, r5, r7, lr}
 80016ce:	b0a8      	sub	sp, #160	@ 0xa0
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	4603      	mov	r3, r0
 80016d4:	603a      	str	r2, [r7, #0]
 80016d6:	80fb      	strh	r3, [r7, #6]
 80016d8:	460b      	mov	r3, r1
 80016da:	717b      	strb	r3, [r7, #5]
    float calc_gas_res;
    float var1;
    float var2;
    float var3;
    float gas_res_f = gas_res_adc;
 80016dc:	88fb      	ldrh	r3, [r7, #6]
 80016de:	4618      	mov	r0, r3
 80016e0:	f7fe fdec 	bl	80002bc <__aeabi_ui2f>
 80016e4:	4603      	mov	r3, r0
 80016e6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    float gas_range_f = (1U << gas_range); /*lint !e790 / Suspicious truncation, integral to float */
 80016ea:	797b      	ldrb	r3, [r7, #5]
 80016ec:	2201      	movs	r2, #1
 80016ee:	fa02 f303 	lsl.w	r3, r2, r3
 80016f2:	4618      	mov	r0, r3
 80016f4:	f7fe fde2 	bl	80002bc <__aeabi_ui2f>
 80016f8:	4603      	mov	r3, r0
 80016fa:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    const float lookup_k1_range[16] = {
 80016fe:	4b47      	ldr	r3, [pc, #284]	@ (800181c <calc_gas_resistance_low+0x150>)
 8001700:	f107 0448 	add.w	r4, r7, #72	@ 0x48
 8001704:	461d      	mov	r5, r3
 8001706:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001708:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800170a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800170c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800170e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001710:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001712:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001716:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        0.0f, 0.0f, 0.0f, 0.0f, 0.0f, -1.0f, 0.0f, -0.8f, 0.0f, 0.0f, -0.2f, -0.5f, 0.0f, -1.0f, 0.0f, 0.0f
    };
    const float lookup_k2_range[16] = {
 800171a:	4b41      	ldr	r3, [pc, #260]	@ (8001820 <calc_gas_resistance_low+0x154>)
 800171c:	f107 0408 	add.w	r4, r7, #8
 8001720:	461d      	mov	r5, r3
 8001722:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001724:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001726:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001728:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800172a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800172c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800172e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001732:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        0.0f, 0.0f, 0.0f, 0.0f, 0.1f, 0.7f, 0.0f, -0.8f, -0.1f, 0.0f, 0.0f, 0.0f, 0.0f, 0.0f, 0.0f, 0.0f
    };

    var1 = (1340.0f + (5.0f * dev->calib.range_sw_err));
 8001736:	683b      	ldr	r3, [r7, #0]
 8001738:	f993 303e 	ldrsb.w	r3, [r3, #62]	@ 0x3e
 800173c:	4618      	mov	r0, r3
 800173e:	f7fe fdc1 	bl	80002c4 <__aeabi_i2f>
 8001742:	4603      	mov	r3, r0
 8001744:	4937      	ldr	r1, [pc, #220]	@ (8001824 <calc_gas_resistance_low+0x158>)
 8001746:	4618      	mov	r0, r3
 8001748:	f7fe fe10 	bl	800036c <__aeabi_fmul>
 800174c:	4603      	mov	r3, r0
 800174e:	4936      	ldr	r1, [pc, #216]	@ (8001828 <calc_gas_resistance_low+0x15c>)
 8001750:	4618      	mov	r0, r3
 8001752:	f7fe fd03 	bl	800015c <__addsf3>
 8001756:	4603      	mov	r3, r0
 8001758:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    var2 = (var1) * (1.0f + lookup_k1_range[gas_range] / 100.0f);
 800175c:	797b      	ldrb	r3, [r7, #5]
 800175e:	009b      	lsls	r3, r3, #2
 8001760:	33a0      	adds	r3, #160	@ 0xa0
 8001762:	443b      	add	r3, r7
 8001764:	f853 3c58 	ldr.w	r3, [r3, #-88]
 8001768:	4930      	ldr	r1, [pc, #192]	@ (800182c <calc_gas_resistance_low+0x160>)
 800176a:	4618      	mov	r0, r3
 800176c:	f7fe feb2 	bl	80004d4 <__aeabi_fdiv>
 8001770:	4603      	mov	r3, r0
 8001772:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001776:	4618      	mov	r0, r3
 8001778:	f7fe fcf0 	bl	800015c <__addsf3>
 800177c:	4603      	mov	r3, r0
 800177e:	4619      	mov	r1, r3
 8001780:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 8001784:	f7fe fdf2 	bl	800036c <__aeabi_fmul>
 8001788:	4603      	mov	r3, r0
 800178a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    var3 = 1.0f + (lookup_k2_range[gas_range] / 100.0f);
 800178e:	797b      	ldrb	r3, [r7, #5]
 8001790:	009b      	lsls	r3, r3, #2
 8001792:	33a0      	adds	r3, #160	@ 0xa0
 8001794:	443b      	add	r3, r7
 8001796:	f853 3c98 	ldr.w	r3, [r3, #-152]
 800179a:	4924      	ldr	r1, [pc, #144]	@ (800182c <calc_gas_resistance_low+0x160>)
 800179c:	4618      	mov	r0, r3
 800179e:	f7fe fe99 	bl	80004d4 <__aeabi_fdiv>
 80017a2:	4603      	mov	r3, r0
 80017a4:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80017a8:	4618      	mov	r0, r3
 80017aa:	f7fe fcd7 	bl	800015c <__addsf3>
 80017ae:	4603      	mov	r3, r0
 80017b0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    calc_gas_res = 1.0f / (float)(var3 * (0.000000125f) * gas_range_f * (((gas_res_f - 512.0f) / var2) + 1.0f));
 80017b4:	491e      	ldr	r1, [pc, #120]	@ (8001830 <calc_gas_resistance_low+0x164>)
 80017b6:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 80017ba:	f7fe fdd7 	bl	800036c <__aeabi_fmul>
 80017be:	4603      	mov	r3, r0
 80017c0:	f8d7 1098 	ldr.w	r1, [r7, #152]	@ 0x98
 80017c4:	4618      	mov	r0, r3
 80017c6:	f7fe fdd1 	bl	800036c <__aeabi_fmul>
 80017ca:	4603      	mov	r3, r0
 80017cc:	461c      	mov	r4, r3
 80017ce:	f04f 4188 	mov.w	r1, #1140850688	@ 0x44000000
 80017d2:	f8d7 009c 	ldr.w	r0, [r7, #156]	@ 0x9c
 80017d6:	f7fe fcbf 	bl	8000158 <__aeabi_fsub>
 80017da:	4603      	mov	r3, r0
 80017dc:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80017e0:	4618      	mov	r0, r3
 80017e2:	f7fe fe77 	bl	80004d4 <__aeabi_fdiv>
 80017e6:	4603      	mov	r3, r0
 80017e8:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80017ec:	4618      	mov	r0, r3
 80017ee:	f7fe fcb5 	bl	800015c <__addsf3>
 80017f2:	4603      	mov	r3, r0
 80017f4:	4619      	mov	r1, r3
 80017f6:	4620      	mov	r0, r4
 80017f8:	f7fe fdb8 	bl	800036c <__aeabi_fmul>
 80017fc:	4603      	mov	r3, r0
 80017fe:	4619      	mov	r1, r3
 8001800:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8001804:	f7fe fe66 	bl	80004d4 <__aeabi_fdiv>
 8001808:	4603      	mov	r3, r0
 800180a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

    return calc_gas_res;
 800180e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
}
 8001812:	4618      	mov	r0, r3
 8001814:	37a0      	adds	r7, #160	@ 0xa0
 8001816:	46bd      	mov	sp, r7
 8001818:	bdb0      	pop	{r4, r5, r7, pc}
 800181a:	bf00      	nop
 800181c:	080081ac 	.word	0x080081ac
 8001820:	080081ec 	.word	0x080081ec
 8001824:	40a00000 	.word	0x40a00000
 8001828:	44a78000 	.word	0x44a78000
 800182c:	42c80000 	.word	0x42c80000
 8001830:	340637bd 	.word	0x340637bd

08001834 <calc_gas_resistance_high>:

/* This internal API is used to calculate the gas resistance value in float */
static float calc_gas_resistance_high(uint16_t gas_res_adc, uint8_t gas_range)
{
 8001834:	b590      	push	{r4, r7, lr}
 8001836:	b087      	sub	sp, #28
 8001838:	af00      	add	r7, sp, #0
 800183a:	4603      	mov	r3, r0
 800183c:	460a      	mov	r2, r1
 800183e:	80fb      	strh	r3, [r7, #6]
 8001840:	4613      	mov	r3, r2
 8001842:	717b      	strb	r3, [r7, #5]
    float calc_gas_res;
    uint32_t var1 = UINT32_C(262144) >> gas_range;
 8001844:	797b      	ldrb	r3, [r7, #5]
 8001846:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800184a:	fa22 f303 	lsr.w	r3, r2, r3
 800184e:	617b      	str	r3, [r7, #20]
    int32_t var2 = (int32_t)gas_res_adc - INT32_C(512);
 8001850:	88fb      	ldrh	r3, [r7, #6]
 8001852:	f5a3 7300 	sub.w	r3, r3, #512	@ 0x200
 8001856:	613b      	str	r3, [r7, #16]

    var2 *= INT32_C(3);
 8001858:	693a      	ldr	r2, [r7, #16]
 800185a:	4613      	mov	r3, r2
 800185c:	005b      	lsls	r3, r3, #1
 800185e:	4413      	add	r3, r2
 8001860:	613b      	str	r3, [r7, #16]
    var2 = INT32_C(4096) + var2;
 8001862:	693b      	ldr	r3, [r7, #16]
 8001864:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001868:	613b      	str	r3, [r7, #16]

    calc_gas_res = 1000000.0f * (float)var1 / (float)var2;
 800186a:	6978      	ldr	r0, [r7, #20]
 800186c:	f7fe fd26 	bl	80002bc <__aeabi_ui2f>
 8001870:	4603      	mov	r3, r0
 8001872:	490a      	ldr	r1, [pc, #40]	@ (800189c <calc_gas_resistance_high+0x68>)
 8001874:	4618      	mov	r0, r3
 8001876:	f7fe fd79 	bl	800036c <__aeabi_fmul>
 800187a:	4603      	mov	r3, r0
 800187c:	461c      	mov	r4, r3
 800187e:	6938      	ldr	r0, [r7, #16]
 8001880:	f7fe fd20 	bl	80002c4 <__aeabi_i2f>
 8001884:	4603      	mov	r3, r0
 8001886:	4619      	mov	r1, r3
 8001888:	4620      	mov	r0, r4
 800188a:	f7fe fe23 	bl	80004d4 <__aeabi_fdiv>
 800188e:	4603      	mov	r3, r0
 8001890:	60fb      	str	r3, [r7, #12]

    return calc_gas_res;
 8001892:	68fb      	ldr	r3, [r7, #12]
}
 8001894:	4618      	mov	r0, r3
 8001896:	371c      	adds	r7, #28
 8001898:	46bd      	mov	sp, r7
 800189a:	bd90      	pop	{r4, r7, pc}
 800189c:	49742400 	.word	0x49742400

080018a0 <calc_res_heat>:

/* This internal API is used to calculate the heater resistance value using float */
static uint8_t calc_res_heat(uint16_t temp, const struct bme68x_dev *dev)
{
 80018a0:	b590      	push	{r4, r7, lr}
 80018a2:	b089      	sub	sp, #36	@ 0x24
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	4603      	mov	r3, r0
 80018a8:	6039      	str	r1, [r7, #0]
 80018aa:	80fb      	strh	r3, [r7, #6]
    float var3;
    float var4;
    float var5;
    uint8_t res_heat;

    if (temp > 400) /* Cap temperature */
 80018ac:	88fb      	ldrh	r3, [r7, #6]
 80018ae:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 80018b2:	d902      	bls.n	80018ba <calc_res_heat+0x1a>
    {
        temp = 400;
 80018b4:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 80018b8:	80fb      	strh	r3, [r7, #6]
    }

    var1 = (((float)dev->calib.par_gh1 / (16.0f)) + 49.0f);
 80018ba:	683b      	ldr	r3, [r7, #0]
 80018bc:	f993 3019 	ldrsb.w	r3, [r3, #25]
 80018c0:	4618      	mov	r0, r3
 80018c2:	f7fe fcff 	bl	80002c4 <__aeabi_i2f>
 80018c6:	4603      	mov	r3, r0
 80018c8:	f04f 4183 	mov.w	r1, #1098907648	@ 0x41800000
 80018cc:	4618      	mov	r0, r3
 80018ce:	f7fe fe01 	bl	80004d4 <__aeabi_fdiv>
 80018d2:	4603      	mov	r3, r0
 80018d4:	494e      	ldr	r1, [pc, #312]	@ (8001a10 <calc_res_heat+0x170>)
 80018d6:	4618      	mov	r0, r3
 80018d8:	f7fe fc40 	bl	800015c <__addsf3>
 80018dc:	4603      	mov	r3, r0
 80018de:	61fb      	str	r3, [r7, #28]
    var2 = ((((float)dev->calib.par_gh2 / (32768.0f)) * (0.0005f)) + 0.00235f);
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 80018e6:	4618      	mov	r0, r3
 80018e8:	f7fe fcec 	bl	80002c4 <__aeabi_i2f>
 80018ec:	4603      	mov	r3, r0
 80018ee:	f04f 418e 	mov.w	r1, #1191182336	@ 0x47000000
 80018f2:	4618      	mov	r0, r3
 80018f4:	f7fe fdee 	bl	80004d4 <__aeabi_fdiv>
 80018f8:	4603      	mov	r3, r0
 80018fa:	4946      	ldr	r1, [pc, #280]	@ (8001a14 <calc_res_heat+0x174>)
 80018fc:	4618      	mov	r0, r3
 80018fe:	f7fe fd35 	bl	800036c <__aeabi_fmul>
 8001902:	4603      	mov	r3, r0
 8001904:	4944      	ldr	r1, [pc, #272]	@ (8001a18 <calc_res_heat+0x178>)
 8001906:	4618      	mov	r0, r3
 8001908:	f7fe fc28 	bl	800015c <__addsf3>
 800190c:	4603      	mov	r3, r0
 800190e:	61bb      	str	r3, [r7, #24]
    var3 = ((float)dev->calib.par_gh3 / (1024.0f));
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	f993 301c 	ldrsb.w	r3, [r3, #28]
 8001916:	4618      	mov	r0, r3
 8001918:	f7fe fcd4 	bl	80002c4 <__aeabi_i2f>
 800191c:	4603      	mov	r3, r0
 800191e:	f04f 4189 	mov.w	r1, #1149239296	@ 0x44800000
 8001922:	4618      	mov	r0, r3
 8001924:	f7fe fdd6 	bl	80004d4 <__aeabi_fdiv>
 8001928:	4603      	mov	r3, r0
 800192a:	617b      	str	r3, [r7, #20]
    var4 = (var1 * (1.0f + (var2 * (float)temp)));
 800192c:	88fb      	ldrh	r3, [r7, #6]
 800192e:	4618      	mov	r0, r3
 8001930:	f7fe fcc4 	bl	80002bc <__aeabi_ui2f>
 8001934:	4603      	mov	r3, r0
 8001936:	69b9      	ldr	r1, [r7, #24]
 8001938:	4618      	mov	r0, r3
 800193a:	f7fe fd17 	bl	800036c <__aeabi_fmul>
 800193e:	4603      	mov	r3, r0
 8001940:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001944:	4618      	mov	r0, r3
 8001946:	f7fe fc09 	bl	800015c <__addsf3>
 800194a:	4603      	mov	r3, r0
 800194c:	4619      	mov	r1, r3
 800194e:	69f8      	ldr	r0, [r7, #28]
 8001950:	f7fe fd0c 	bl	800036c <__aeabi_fmul>
 8001954:	4603      	mov	r3, r0
 8001956:	613b      	str	r3, [r7, #16]
    var5 = (var4 + (var3 * (float)dev->amb_temp));
 8001958:	683b      	ldr	r3, [r7, #0]
 800195a:	f993 300e 	ldrsb.w	r3, [r3, #14]
 800195e:	4618      	mov	r0, r3
 8001960:	f7fe fcb0 	bl	80002c4 <__aeabi_i2f>
 8001964:	4603      	mov	r3, r0
 8001966:	6979      	ldr	r1, [r7, #20]
 8001968:	4618      	mov	r0, r3
 800196a:	f7fe fcff 	bl	800036c <__aeabi_fmul>
 800196e:	4603      	mov	r3, r0
 8001970:	4619      	mov	r1, r3
 8001972:	6938      	ldr	r0, [r7, #16]
 8001974:	f7fe fbf2 	bl	800015c <__addsf3>
 8001978:	4603      	mov	r3, r0
 800197a:	60fb      	str	r3, [r7, #12]
    res_heat =
        (uint8_t)(3.4f *
                  ((var5 * (4 / (4 + (float)dev->calib.res_heat_range)) *
 800197c:	683b      	ldr	r3, [r7, #0]
 800197e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001982:	4618      	mov	r0, r3
 8001984:	f7fe fc9a 	bl	80002bc <__aeabi_ui2f>
 8001988:	4603      	mov	r3, r0
 800198a:	f04f 4181 	mov.w	r1, #1082130432	@ 0x40800000
 800198e:	4618      	mov	r0, r3
 8001990:	f7fe fbe4 	bl	800015c <__addsf3>
 8001994:	4603      	mov	r3, r0
 8001996:	4619      	mov	r1, r3
 8001998:	f04f 4081 	mov.w	r0, #1082130432	@ 0x40800000
 800199c:	f7fe fd9a 	bl	80004d4 <__aeabi_fdiv>
 80019a0:	4603      	mov	r3, r0
 80019a2:	68f9      	ldr	r1, [r7, #12]
 80019a4:	4618      	mov	r0, r3
 80019a6:	f7fe fce1 	bl	800036c <__aeabi_fmul>
 80019aa:	4603      	mov	r3, r0
 80019ac:	461c      	mov	r4, r3
                    (1 / (1 + ((float)dev->calib.res_heat_val * 0.002f)))) -
 80019ae:	683b      	ldr	r3, [r7, #0]
 80019b0:	f993 303d 	ldrsb.w	r3, [r3, #61]	@ 0x3d
 80019b4:	4618      	mov	r0, r3
 80019b6:	f7fe fc85 	bl	80002c4 <__aeabi_i2f>
 80019ba:	4603      	mov	r3, r0
 80019bc:	4917      	ldr	r1, [pc, #92]	@ (8001a1c <calc_res_heat+0x17c>)
 80019be:	4618      	mov	r0, r3
 80019c0:	f7fe fcd4 	bl	800036c <__aeabi_fmul>
 80019c4:	4603      	mov	r3, r0
 80019c6:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80019ca:	4618      	mov	r0, r3
 80019cc:	f7fe fbc6 	bl	800015c <__addsf3>
 80019d0:	4603      	mov	r3, r0
 80019d2:	4619      	mov	r1, r3
 80019d4:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 80019d8:	f7fe fd7c 	bl	80004d4 <__aeabi_fdiv>
 80019dc:	4603      	mov	r3, r0
                  ((var5 * (4 / (4 + (float)dev->calib.res_heat_range)) *
 80019de:	4619      	mov	r1, r3
 80019e0:	4620      	mov	r0, r4
 80019e2:	f7fe fcc3 	bl	800036c <__aeabi_fmul>
 80019e6:	4603      	mov	r3, r0
                    (1 / (1 + ((float)dev->calib.res_heat_val * 0.002f)))) -
 80019e8:	490d      	ldr	r1, [pc, #52]	@ (8001a20 <calc_res_heat+0x180>)
 80019ea:	4618      	mov	r0, r3
 80019ec:	f7fe fbb4 	bl	8000158 <__aeabi_fsub>
 80019f0:	4603      	mov	r3, r0
        (uint8_t)(3.4f *
 80019f2:	490c      	ldr	r1, [pc, #48]	@ (8001a24 <calc_res_heat+0x184>)
 80019f4:	4618      	mov	r0, r3
 80019f6:	f7fe fcb9 	bl	800036c <__aeabi_fmul>
 80019fa:	4603      	mov	r3, r0
    res_heat =
 80019fc:	4618      	mov	r0, r3
 80019fe:	f7fe fea1 	bl	8000744 <__aeabi_f2uiz>
 8001a02:	4603      	mov	r3, r0
 8001a04:	72fb      	strb	r3, [r7, #11]
                   25));

    return res_heat;
 8001a06:	7afb      	ldrb	r3, [r7, #11]
}
 8001a08:	4618      	mov	r0, r3
 8001a0a:	3724      	adds	r7, #36	@ 0x24
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	bd90      	pop	{r4, r7, pc}
 8001a10:	42440000 	.word	0x42440000
 8001a14:	3a03126f 	.word	0x3a03126f
 8001a18:	3b1a0275 	.word	0x3b1a0275
 8001a1c:	3b03126f 	.word	0x3b03126f
 8001a20:	41c80000 	.word	0x41c80000
 8001a24:	4059999a 	.word	0x4059999a

08001a28 <calc_gas_wait>:

#endif

/* This internal API is used to calculate the gas wait */
static uint8_t calc_gas_wait(uint16_t dur)
{
 8001a28:	b480      	push	{r7}
 8001a2a:	b085      	sub	sp, #20
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	4603      	mov	r3, r0
 8001a30:	80fb      	strh	r3, [r7, #6]
    uint8_t factor = 0;
 8001a32:	2300      	movs	r3, #0
 8001a34:	73fb      	strb	r3, [r7, #15]
    uint8_t durval;

    if (dur >= 0xfc0)
 8001a36:	88fb      	ldrh	r3, [r7, #6]
 8001a38:	f5b3 6f7c 	cmp.w	r3, #4032	@ 0xfc0
 8001a3c:	d308      	bcc.n	8001a50 <calc_gas_wait+0x28>
    {
        durval = 0xff; /* Max duration*/
 8001a3e:	23ff      	movs	r3, #255	@ 0xff
 8001a40:	73bb      	strb	r3, [r7, #14]
 8001a42:	e00f      	b.n	8001a64 <calc_gas_wait+0x3c>
    }
    else
    {
        while (dur > 0x3F)
        {
            dur = dur / 4;
 8001a44:	88fb      	ldrh	r3, [r7, #6]
 8001a46:	089b      	lsrs	r3, r3, #2
 8001a48:	80fb      	strh	r3, [r7, #6]
            factor += 1;
 8001a4a:	7bfb      	ldrb	r3, [r7, #15]
 8001a4c:	3301      	adds	r3, #1
 8001a4e:	73fb      	strb	r3, [r7, #15]
        while (dur > 0x3F)
 8001a50:	88fb      	ldrh	r3, [r7, #6]
 8001a52:	2b3f      	cmp	r3, #63	@ 0x3f
 8001a54:	d8f6      	bhi.n	8001a44 <calc_gas_wait+0x1c>
        }

        durval = (uint8_t)(dur + (factor * 64));
 8001a56:	88fb      	ldrh	r3, [r7, #6]
 8001a58:	b2da      	uxtb	r2, r3
 8001a5a:	7bfb      	ldrb	r3, [r7, #15]
 8001a5c:	019b      	lsls	r3, r3, #6
 8001a5e:	b2db      	uxtb	r3, r3
 8001a60:	4413      	add	r3, r2
 8001a62:	73bb      	strb	r3, [r7, #14]
    }

    return durval;
 8001a64:	7bbb      	ldrb	r3, [r7, #14]
}
 8001a66:	4618      	mov	r0, r3
 8001a68:	3714      	adds	r7, #20
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bc80      	pop	{r7}
 8001a6e:	4770      	bx	lr

08001a70 <read_field_data>:

/* This internal API is used to read a single data of the sensor */
static int8_t read_field_data(uint8_t index, struct bme68x_data *data, struct bme68x_dev *dev)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b08e      	sub	sp, #56	@ 0x38
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	4603      	mov	r3, r0
 8001a78:	60b9      	str	r1, [r7, #8]
 8001a7a:	607a      	str	r2, [r7, #4]
 8001a7c:	73fb      	strb	r3, [r7, #15]
    int8_t rslt = BME68X_OK;
 8001a7e:	2300      	movs	r3, #0
 8001a80:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    uint8_t buff[BME68X_LEN_FIELD] = { 0 };
 8001a84:	f107 0310 	add.w	r3, r7, #16
 8001a88:	2200      	movs	r2, #0
 8001a8a:	601a      	str	r2, [r3, #0]
 8001a8c:	605a      	str	r2, [r3, #4]
 8001a8e:	609a      	str	r2, [r3, #8]
 8001a90:	60da      	str	r2, [r3, #12]
 8001a92:	741a      	strb	r2, [r3, #16]
    uint8_t gas_range_l, gas_range_h;
    uint32_t adc_temp;
    uint32_t adc_pres;
    uint16_t adc_hum;
    uint16_t adc_gas_res_low, adc_gas_res_high;
    uint8_t tries = 5;
 8001a94:	2305      	movs	r3, #5
 8001a96:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    while ((tries) && (rslt == BME68X_OK))
 8001a9a:	e113      	b.n	8001cc4 <read_field_data+0x254>
    {
        rslt = bme68x_get_regs(((uint8_t)(BME68X_REG_FIELD0 + (index * BME68X_LEN_FIELD_OFFSET))),
 8001a9c:	7bfb      	ldrb	r3, [r7, #15]
 8001a9e:	461a      	mov	r2, r3
 8001aa0:	0112      	lsls	r2, r2, #4
 8001aa2:	4413      	add	r3, r2
 8001aa4:	b2db      	uxtb	r3, r3
 8001aa6:	331d      	adds	r3, #29
 8001aa8:	b2d8      	uxtb	r0, r3
 8001aaa:	f107 0110 	add.w	r1, r7, #16
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	2211      	movs	r2, #17
 8001ab2:	f7fe ff24 	bl	80008fe <bme68x_get_regs>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                               buff,
                               (uint16_t)BME68X_LEN_FIELD,
                               dev);
        if (!data)
 8001abc:	68bb      	ldr	r3, [r7, #8]
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d103      	bne.n	8001aca <read_field_data+0x5a>
        {
            rslt = BME68X_E_NULL_PTR;
 8001ac2:	23ff      	movs	r3, #255	@ 0xff
 8001ac4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            break;
 8001ac8:	e105      	b.n	8001cd6 <read_field_data+0x266>
        }

        data->status = buff[0] & BME68X_NEW_DATA_MSK;
 8001aca:	7c3b      	ldrb	r3, [r7, #16]
 8001acc:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8001ad0:	b2da      	uxtb	r2, r3
 8001ad2:	68bb      	ldr	r3, [r7, #8]
 8001ad4:	701a      	strb	r2, [r3, #0]
        data->gas_index = buff[0] & BME68X_GAS_INDEX_MSK;
 8001ad6:	7c3b      	ldrb	r3, [r7, #16]
 8001ad8:	f003 030f 	and.w	r3, r3, #15
 8001adc:	b2da      	uxtb	r2, r3
 8001ade:	68bb      	ldr	r3, [r7, #8]
 8001ae0:	705a      	strb	r2, [r3, #1]
        data->meas_index = buff[1];
 8001ae2:	7c7a      	ldrb	r2, [r7, #17]
 8001ae4:	68bb      	ldr	r3, [r7, #8]
 8001ae6:	709a      	strb	r2, [r3, #2]

        /* read the raw data from the sensor */
        adc_pres = (uint32_t)(((uint32_t)buff[2] * 4096) | ((uint32_t)buff[3] * 16) | ((uint32_t)buff[4] / 16));
 8001ae8:	7cbb      	ldrb	r3, [r7, #18]
 8001aea:	031a      	lsls	r2, r3, #12
 8001aec:	7cfb      	ldrb	r3, [r7, #19]
 8001aee:	011b      	lsls	r3, r3, #4
 8001af0:	4313      	orrs	r3, r2
 8001af2:	7d3a      	ldrb	r2, [r7, #20]
 8001af4:	0912      	lsrs	r2, r2, #4
 8001af6:	b2d2      	uxtb	r2, r2
 8001af8:	4313      	orrs	r3, r2
 8001afa:	633b      	str	r3, [r7, #48]	@ 0x30
        adc_temp = (uint32_t)(((uint32_t)buff[5] * 4096) | ((uint32_t)buff[6] * 16) | ((uint32_t)buff[7] / 16));
 8001afc:	7d7b      	ldrb	r3, [r7, #21]
 8001afe:	031a      	lsls	r2, r3, #12
 8001b00:	7dbb      	ldrb	r3, [r7, #22]
 8001b02:	011b      	lsls	r3, r3, #4
 8001b04:	4313      	orrs	r3, r2
 8001b06:	7dfa      	ldrb	r2, [r7, #23]
 8001b08:	0912      	lsrs	r2, r2, #4
 8001b0a:	b2d2      	uxtb	r2, r2
 8001b0c:	4313      	orrs	r3, r2
 8001b0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        adc_hum = (uint16_t)(((uint32_t)buff[8] * 256) | (uint32_t)buff[9]);
 8001b10:	7e3b      	ldrb	r3, [r7, #24]
 8001b12:	021b      	lsls	r3, r3, #8
 8001b14:	b29b      	uxth	r3, r3
 8001b16:	7e7a      	ldrb	r2, [r7, #25]
 8001b18:	4313      	orrs	r3, r2
 8001b1a:	857b      	strh	r3, [r7, #42]	@ 0x2a
        adc_gas_res_low = (uint16_t)((uint32_t)buff[13] * 4 | (((uint32_t)buff[14]) / 64));
 8001b1c:	7f7b      	ldrb	r3, [r7, #29]
 8001b1e:	009b      	lsls	r3, r3, #2
 8001b20:	b29b      	uxth	r3, r3
 8001b22:	7fba      	ldrb	r2, [r7, #30]
 8001b24:	0992      	lsrs	r2, r2, #6
 8001b26:	b2d2      	uxtb	r2, r2
 8001b28:	4313      	orrs	r3, r2
 8001b2a:	853b      	strh	r3, [r7, #40]	@ 0x28
        adc_gas_res_high = (uint16_t)((uint32_t)buff[15] * 4 | (((uint32_t)buff[16]) / 64));
 8001b2c:	7ffb      	ldrb	r3, [r7, #31]
 8001b2e:	009b      	lsls	r3, r3, #2
 8001b30:	b29b      	uxth	r3, r3
 8001b32:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001b36:	0992      	lsrs	r2, r2, #6
 8001b38:	b2d2      	uxtb	r2, r2
 8001b3a:	4313      	orrs	r3, r2
 8001b3c:	84fb      	strh	r3, [r7, #38]	@ 0x26
        gas_range_l = buff[14] & BME68X_GAS_RANGE_MSK;
 8001b3e:	7fbb      	ldrb	r3, [r7, #30]
 8001b40:	f003 030f 	and.w	r3, r3, #15
 8001b44:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        gas_range_h = buff[16] & BME68X_GAS_RANGE_MSK;
 8001b48:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001b4c:	f003 030f 	and.w	r3, r3, #15
 8001b50:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
        if (dev->variant_id == BME68X_VARIANT_GAS_HIGH)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	689b      	ldr	r3, [r3, #8]
 8001b58:	2b01      	cmp	r3, #1
 8001b5a:	d11c      	bne.n	8001b96 <read_field_data+0x126>
        {
            data->status |= buff[16] & BME68X_GASM_VALID_MSK;
 8001b5c:	68bb      	ldr	r3, [r7, #8]
 8001b5e:	781b      	ldrb	r3, [r3, #0]
 8001b60:	b25a      	sxtb	r2, r3
 8001b62:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001b66:	b25b      	sxtb	r3, r3
 8001b68:	f003 0320 	and.w	r3, r3, #32
 8001b6c:	b25b      	sxtb	r3, r3
 8001b6e:	4313      	orrs	r3, r2
 8001b70:	b25b      	sxtb	r3, r3
 8001b72:	b2da      	uxtb	r2, r3
 8001b74:	68bb      	ldr	r3, [r7, #8]
 8001b76:	701a      	strb	r2, [r3, #0]
            data->status |= buff[16] & BME68X_HEAT_STAB_MSK;
 8001b78:	68bb      	ldr	r3, [r7, #8]
 8001b7a:	781b      	ldrb	r3, [r3, #0]
 8001b7c:	b25a      	sxtb	r2, r3
 8001b7e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001b82:	b25b      	sxtb	r3, r3
 8001b84:	f003 0310 	and.w	r3, r3, #16
 8001b88:	b25b      	sxtb	r3, r3
 8001b8a:	4313      	orrs	r3, r2
 8001b8c:	b25b      	sxtb	r3, r3
 8001b8e:	b2da      	uxtb	r2, r3
 8001b90:	68bb      	ldr	r3, [r7, #8]
 8001b92:	701a      	strb	r2, [r3, #0]
 8001b94:	e019      	b.n	8001bca <read_field_data+0x15a>
        }
        else
        {
            data->status |= buff[14] & BME68X_GASM_VALID_MSK;
 8001b96:	68bb      	ldr	r3, [r7, #8]
 8001b98:	781b      	ldrb	r3, [r3, #0]
 8001b9a:	b25a      	sxtb	r2, r3
 8001b9c:	7fbb      	ldrb	r3, [r7, #30]
 8001b9e:	b25b      	sxtb	r3, r3
 8001ba0:	f003 0320 	and.w	r3, r3, #32
 8001ba4:	b25b      	sxtb	r3, r3
 8001ba6:	4313      	orrs	r3, r2
 8001ba8:	b25b      	sxtb	r3, r3
 8001baa:	b2da      	uxtb	r2, r3
 8001bac:	68bb      	ldr	r3, [r7, #8]
 8001bae:	701a      	strb	r2, [r3, #0]
            data->status |= buff[14] & BME68X_HEAT_STAB_MSK;
 8001bb0:	68bb      	ldr	r3, [r7, #8]
 8001bb2:	781b      	ldrb	r3, [r3, #0]
 8001bb4:	b25a      	sxtb	r2, r3
 8001bb6:	7fbb      	ldrb	r3, [r7, #30]
 8001bb8:	b25b      	sxtb	r3, r3
 8001bba:	f003 0310 	and.w	r3, r3, #16
 8001bbe:	b25b      	sxtb	r3, r3
 8001bc0:	4313      	orrs	r3, r2
 8001bc2:	b25b      	sxtb	r3, r3
 8001bc4:	b2da      	uxtb	r2, r3
 8001bc6:	68bb      	ldr	r3, [r7, #8]
 8001bc8:	701a      	strb	r2, [r3, #0]
        }

        if ((data->status & BME68X_NEW_DATA_MSK) && (rslt == BME68X_OK))
 8001bca:	68bb      	ldr	r3, [r7, #8]
 8001bcc:	781b      	ldrb	r3, [r3, #0]
 8001bce:	b25b      	sxtb	r3, r3
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	da66      	bge.n	8001ca2 <read_field_data+0x232>
 8001bd4:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d162      	bne.n	8001ca2 <read_field_data+0x232>
        {
            rslt = bme68x_get_regs(BME68X_REG_RES_HEAT0 + data->gas_index, &data->res_heat, 1, dev);
 8001bdc:	68bb      	ldr	r3, [r7, #8]
 8001bde:	785b      	ldrb	r3, [r3, #1]
 8001be0:	335a      	adds	r3, #90	@ 0x5a
 8001be2:	b2d8      	uxtb	r0, r3
 8001be4:	68bb      	ldr	r3, [r7, #8]
 8001be6:	1cd9      	adds	r1, r3, #3
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	2201      	movs	r2, #1
 8001bec:	f7fe fe87 	bl	80008fe <bme68x_get_regs>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            if (rslt == BME68X_OK)
 8001bf6:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d10c      	bne.n	8001c18 <read_field_data+0x1a8>
            {
                rslt = bme68x_get_regs(BME68X_REG_IDAC_HEAT0 + data->gas_index, &data->idac, 1, dev);
 8001bfe:	68bb      	ldr	r3, [r7, #8]
 8001c00:	785b      	ldrb	r3, [r3, #1]
 8001c02:	3350      	adds	r3, #80	@ 0x50
 8001c04:	b2d8      	uxtb	r0, r3
 8001c06:	68bb      	ldr	r3, [r7, #8]
 8001c08:	1d19      	adds	r1, r3, #4
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	2201      	movs	r2, #1
 8001c0e:	f7fe fe76 	bl	80008fe <bme68x_get_regs>
 8001c12:	4603      	mov	r3, r0
 8001c14:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            }

            if (rslt == BME68X_OK)
 8001c18:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d10c      	bne.n	8001c3a <read_field_data+0x1ca>
            {
                rslt = bme68x_get_regs(BME68X_REG_GAS_WAIT0 + data->gas_index, &data->gas_wait, 1, dev);
 8001c20:	68bb      	ldr	r3, [r7, #8]
 8001c22:	785b      	ldrb	r3, [r3, #1]
 8001c24:	3364      	adds	r3, #100	@ 0x64
 8001c26:	b2d8      	uxtb	r0, r3
 8001c28:	68bb      	ldr	r3, [r7, #8]
 8001c2a:	1d59      	adds	r1, r3, #5
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	2201      	movs	r2, #1
 8001c30:	f7fe fe65 	bl	80008fe <bme68x_get_regs>
 8001c34:	4603      	mov	r3, r0
 8001c36:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            }

            if (rslt == BME68X_OK)
 8001c3a:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d12f      	bne.n	8001ca2 <read_field_data+0x232>
            {
                data->temperature = calc_temperature(adc_temp, dev);
 8001c42:	6879      	ldr	r1, [r7, #4]
 8001c44:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001c46:	f7ff fa69 	bl	800111c <calc_temperature>
 8001c4a:	4602      	mov	r2, r0
 8001c4c:	68bb      	ldr	r3, [r7, #8]
 8001c4e:	609a      	str	r2, [r3, #8]
                data->pressure = calc_pressure(adc_pres, dev);
 8001c50:	6879      	ldr	r1, [r7, #4]
 8001c52:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001c54:	f7ff fafa 	bl	800124c <calc_pressure>
 8001c58:	4602      	mov	r2, r0
 8001c5a:	68bb      	ldr	r3, [r7, #8]
 8001c5c:	60da      	str	r2, [r3, #12]
                data->humidity = calc_humidity(adc_hum, dev);
 8001c5e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8001c60:	6879      	ldr	r1, [r7, #4]
 8001c62:	4618      	mov	r0, r3
 8001c64:	f7ff fc54 	bl	8001510 <calc_humidity>
 8001c68:	4602      	mov	r2, r0
 8001c6a:	68bb      	ldr	r3, [r7, #8]
 8001c6c:	611a      	str	r2, [r3, #16]
                if (dev->variant_id == BME68X_VARIANT_GAS_HIGH)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	689b      	ldr	r3, [r3, #8]
 8001c72:	2b01      	cmp	r3, #1
 8001c74:	d10a      	bne.n	8001c8c <read_field_data+0x21c>
                {
                    data->gas_resistance = calc_gas_resistance_high(adc_gas_res_high, gas_range_h);
 8001c76:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8001c7a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001c7c:	4611      	mov	r1, r2
 8001c7e:	4618      	mov	r0, r3
 8001c80:	f7ff fdd8 	bl	8001834 <calc_gas_resistance_high>
 8001c84:	4602      	mov	r2, r0
 8001c86:	68bb      	ldr	r3, [r7, #8]
 8001c88:	615a      	str	r2, [r3, #20]
                else
                {
                    data->gas_resistance = calc_gas_resistance_low(adc_gas_res_low, gas_range_l, dev);
                }

                break;
 8001c8a:	e024      	b.n	8001cd6 <read_field_data+0x266>
                    data->gas_resistance = calc_gas_resistance_low(adc_gas_res_low, gas_range_l, dev);
 8001c8c:	f897 1025 	ldrb.w	r1, [r7, #37]	@ 0x25
 8001c90:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001c92:	687a      	ldr	r2, [r7, #4]
 8001c94:	4618      	mov	r0, r3
 8001c96:	f7ff fd19 	bl	80016cc <calc_gas_resistance_low>
 8001c9a:	4602      	mov	r2, r0
 8001c9c:	68bb      	ldr	r3, [r7, #8]
 8001c9e:	615a      	str	r2, [r3, #20]
                break;
 8001ca0:	e019      	b.n	8001cd6 <read_field_data+0x266>
            }
        }

        if (rslt == BME68X_OK)
 8001ca2:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d107      	bne.n	8001cba <read_field_data+0x24a>
        {
            dev->delay_us(BME68X_PERIOD_POLL, dev->intf_ptr);
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001cae:	687a      	ldr	r2, [r7, #4]
 8001cb0:	6852      	ldr	r2, [r2, #4]
 8001cb2:	4611      	mov	r1, r2
 8001cb4:	f242 7010 	movw	r0, #10000	@ 0x2710
 8001cb8:	4798      	blx	r3
        }

        tries--;
 8001cba:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8001cbe:	3b01      	subs	r3, #1
 8001cc0:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    while ((tries) && (rslt == BME68X_OK))
 8001cc4:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d004      	beq.n	8001cd6 <read_field_data+0x266>
 8001ccc:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	f43f aee3 	beq.w	8001a9c <read_field_data+0x2c>
    }

    return rslt;
 8001cd6:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 8001cda:	4618      	mov	r0, r3
 8001cdc:	3738      	adds	r7, #56	@ 0x38
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}

08001ce2 <read_all_field_data>:

/* This internal API is used to read all data fields of the sensor */
static int8_t read_all_field_data(struct bme68x_data * const data[], struct bme68x_dev *dev)
{
 8001ce2:	b590      	push	{r4, r7, lr}
 8001ce4:	b09d      	sub	sp, #116	@ 0x74
 8001ce6:	af00      	add	r7, sp, #0
 8001ce8:	6078      	str	r0, [r7, #4]
 8001cea:	6039      	str	r1, [r7, #0]
    int8_t rslt = BME68X_OK;
 8001cec:	2300      	movs	r3, #0
 8001cee:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
    uint8_t buff[BME68X_LEN_FIELD * 3] = { 0 };
 8001cf2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001cf6:	2233      	movs	r2, #51	@ 0x33
 8001cf8:	2100      	movs	r1, #0
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	f005 fcc1 	bl	8007682 <memset>
    uint32_t adc_temp;
    uint32_t adc_pres;
    uint16_t adc_hum;
    uint16_t adc_gas_res_low, adc_gas_res_high;
    uint8_t off;
    uint8_t set_val[30] = { 0 }; /* idac, res_heat, gas_wait */
 8001d00:	f107 0308 	add.w	r3, r7, #8
 8001d04:	221e      	movs	r2, #30
 8001d06:	2100      	movs	r1, #0
 8001d08:	4618      	mov	r0, r3
 8001d0a:	f005 fcba 	bl	8007682 <memset>
    uint8_t i;

    if (!data[0] && !data[1] && !data[2])
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d10c      	bne.n	8001d30 <read_all_field_data+0x4e>
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	3304      	adds	r3, #4
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d107      	bne.n	8001d30 <read_all_field_data+0x4e>
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	3308      	adds	r3, #8
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d102      	bne.n	8001d30 <read_all_field_data+0x4e>
    {
        rslt = BME68X_E_NULL_PTR;
 8001d2a:	23ff      	movs	r3, #255	@ 0xff
 8001d2c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
    }

    if (rslt == BME68X_OK)
 8001d30:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d109      	bne.n	8001d4c <read_all_field_data+0x6a>
    {
        rslt = bme68x_get_regs(BME68X_REG_FIELD0, buff, (uint32_t) BME68X_LEN_FIELD * 3, dev);
 8001d38:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8001d3c:	683b      	ldr	r3, [r7, #0]
 8001d3e:	2233      	movs	r2, #51	@ 0x33
 8001d40:	201d      	movs	r0, #29
 8001d42:	f7fe fddc 	bl	80008fe <bme68x_get_regs>
 8001d46:	4603      	mov	r3, r0
 8001d48:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
    }

    if (rslt == BME68X_OK)
 8001d4c:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d109      	bne.n	8001d68 <read_all_field_data+0x86>
    {
        rslt = bme68x_get_regs(BME68X_REG_IDAC_HEAT0, set_val, 30, dev);
 8001d54:	f107 0108 	add.w	r1, r7, #8
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	221e      	movs	r2, #30
 8001d5c:	2050      	movs	r0, #80	@ 0x50
 8001d5e:	f7fe fdce 	bl	80008fe <bme68x_get_regs>
 8001d62:	4603      	mov	r3, r0
 8001d64:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
    }

    for (i = 0; ((i < 3) && (rslt == BME68X_OK)); i++)
 8001d68:	2300      	movs	r3, #0
 8001d6a:	f887 306e 	strb.w	r3, [r7, #110]	@ 0x6e
 8001d6e:	e1c4      	b.n	80020fa <read_all_field_data+0x418>
    {
        off = (uint8_t)(i * BME68X_LEN_FIELD);
 8001d70:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8001d74:	461a      	mov	r2, r3
 8001d76:	0112      	lsls	r2, r2, #4
 8001d78:	4413      	add	r3, r2
 8001d7a:	f887 306d 	strb.w	r3, [r7, #109]	@ 0x6d
        data[i]->status = buff[off] & BME68X_NEW_DATA_MSK;
 8001d7e:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8001d82:	3370      	adds	r3, #112	@ 0x70
 8001d84:	443b      	add	r3, r7
 8001d86:	f813 2c48 	ldrb.w	r2, [r3, #-72]
 8001d8a:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8001d8e:	009b      	lsls	r3, r3, #2
 8001d90:	6879      	ldr	r1, [r7, #4]
 8001d92:	440b      	add	r3, r1
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f022 027f 	bic.w	r2, r2, #127	@ 0x7f
 8001d9a:	b2d2      	uxtb	r2, r2
 8001d9c:	701a      	strb	r2, [r3, #0]
        data[i]->gas_index = buff[off] & BME68X_GAS_INDEX_MSK;
 8001d9e:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8001da2:	3370      	adds	r3, #112	@ 0x70
 8001da4:	443b      	add	r3, r7
 8001da6:	f813 2c48 	ldrb.w	r2, [r3, #-72]
 8001daa:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8001dae:	009b      	lsls	r3, r3, #2
 8001db0:	6879      	ldr	r1, [r7, #4]
 8001db2:	440b      	add	r3, r1
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f002 020f 	and.w	r2, r2, #15
 8001dba:	b2d2      	uxtb	r2, r2
 8001dbc:	705a      	strb	r2, [r3, #1]
        data[i]->meas_index = buff[off + 1];
 8001dbe:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8001dc2:	1c5a      	adds	r2, r3, #1
 8001dc4:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8001dc8:	009b      	lsls	r3, r3, #2
 8001dca:	6879      	ldr	r1, [r7, #4]
 8001dcc:	440b      	add	r3, r1
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	3270      	adds	r2, #112	@ 0x70
 8001dd2:	443a      	add	r2, r7
 8001dd4:	f812 2c48 	ldrb.w	r2, [r2, #-72]
 8001dd8:	709a      	strb	r2, [r3, #2]

        /* read the raw data from the sensor */
        adc_pres =
            (uint32_t) (((uint32_t) buff[off + 2] * 4096) | ((uint32_t) buff[off + 3] * 16) |
 8001dda:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8001dde:	3302      	adds	r3, #2
 8001de0:	3370      	adds	r3, #112	@ 0x70
 8001de2:	443b      	add	r3, r7
 8001de4:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8001de8:	031a      	lsls	r2, r3, #12
 8001dea:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8001dee:	3303      	adds	r3, #3
 8001df0:	3370      	adds	r3, #112	@ 0x70
 8001df2:	443b      	add	r3, r7
 8001df4:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8001df8:	011b      	lsls	r3, r3, #4
 8001dfa:	4313      	orrs	r3, r2
                        ((uint32_t) buff[off + 4] / 16));
 8001dfc:	f897 206d 	ldrb.w	r2, [r7, #109]	@ 0x6d
 8001e00:	3204      	adds	r2, #4
 8001e02:	3270      	adds	r2, #112	@ 0x70
 8001e04:	443a      	add	r2, r7
 8001e06:	f812 2c48 	ldrb.w	r2, [r2, #-72]
 8001e0a:	0912      	lsrs	r2, r2, #4
 8001e0c:	b2d2      	uxtb	r2, r2
        adc_pres =
 8001e0e:	4313      	orrs	r3, r2
 8001e10:	66bb      	str	r3, [r7, #104]	@ 0x68
        adc_temp =
            (uint32_t) (((uint32_t) buff[off + 5] * 4096) | ((uint32_t) buff[off + 6] * 16) |
 8001e12:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8001e16:	3305      	adds	r3, #5
 8001e18:	3370      	adds	r3, #112	@ 0x70
 8001e1a:	443b      	add	r3, r7
 8001e1c:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8001e20:	031a      	lsls	r2, r3, #12
 8001e22:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8001e26:	3306      	adds	r3, #6
 8001e28:	3370      	adds	r3, #112	@ 0x70
 8001e2a:	443b      	add	r3, r7
 8001e2c:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8001e30:	011b      	lsls	r3, r3, #4
 8001e32:	4313      	orrs	r3, r2
                        ((uint32_t) buff[off + 7] / 16));
 8001e34:	f897 206d 	ldrb.w	r2, [r7, #109]	@ 0x6d
 8001e38:	3207      	adds	r2, #7
 8001e3a:	3270      	adds	r2, #112	@ 0x70
 8001e3c:	443a      	add	r2, r7
 8001e3e:	f812 2c48 	ldrb.w	r2, [r2, #-72]
 8001e42:	0912      	lsrs	r2, r2, #4
 8001e44:	b2d2      	uxtb	r2, r2
        adc_temp =
 8001e46:	4313      	orrs	r3, r2
 8001e48:	667b      	str	r3, [r7, #100]	@ 0x64
        adc_hum = (uint16_t) (((uint32_t) buff[off + 8] * 256) | (uint32_t) buff[off + 9]);
 8001e4a:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8001e4e:	3308      	adds	r3, #8
 8001e50:	3370      	adds	r3, #112	@ 0x70
 8001e52:	443b      	add	r3, r7
 8001e54:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8001e58:	021b      	lsls	r3, r3, #8
 8001e5a:	b29b      	uxth	r3, r3
 8001e5c:	f897 206d 	ldrb.w	r2, [r7, #109]	@ 0x6d
 8001e60:	3209      	adds	r2, #9
 8001e62:	3270      	adds	r2, #112	@ 0x70
 8001e64:	443a      	add	r2, r7
 8001e66:	f812 2c48 	ldrb.w	r2, [r2, #-72]
 8001e6a:	4313      	orrs	r3, r2
 8001e6c:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
        adc_gas_res_low = (uint16_t) ((uint32_t) buff[off + 13] * 4 | (((uint32_t) buff[off + 14]) / 64));
 8001e70:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8001e74:	330d      	adds	r3, #13
 8001e76:	3370      	adds	r3, #112	@ 0x70
 8001e78:	443b      	add	r3, r7
 8001e7a:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8001e7e:	009b      	lsls	r3, r3, #2
 8001e80:	b29b      	uxth	r3, r3
 8001e82:	f897 206d 	ldrb.w	r2, [r7, #109]	@ 0x6d
 8001e86:	320e      	adds	r2, #14
 8001e88:	3270      	adds	r2, #112	@ 0x70
 8001e8a:	443a      	add	r2, r7
 8001e8c:	f812 2c48 	ldrb.w	r2, [r2, #-72]
 8001e90:	0992      	lsrs	r2, r2, #6
 8001e92:	b2d2      	uxtb	r2, r2
 8001e94:	4313      	orrs	r3, r2
 8001e96:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
        adc_gas_res_high = (uint16_t) ((uint32_t) buff[off + 15] * 4 | (((uint32_t) buff[off + 16]) / 64));
 8001e9a:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8001e9e:	330f      	adds	r3, #15
 8001ea0:	3370      	adds	r3, #112	@ 0x70
 8001ea2:	443b      	add	r3, r7
 8001ea4:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8001ea8:	009b      	lsls	r3, r3, #2
 8001eaa:	b29b      	uxth	r3, r3
 8001eac:	f897 206d 	ldrb.w	r2, [r7, #109]	@ 0x6d
 8001eb0:	3210      	adds	r2, #16
 8001eb2:	3270      	adds	r2, #112	@ 0x70
 8001eb4:	443a      	add	r2, r7
 8001eb6:	f812 2c48 	ldrb.w	r2, [r2, #-72]
 8001eba:	0992      	lsrs	r2, r2, #6
 8001ebc:	b2d2      	uxtb	r2, r2
 8001ebe:	4313      	orrs	r3, r2
 8001ec0:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
        gas_range_l = buff[off + 14] & BME68X_GAS_RANGE_MSK;
 8001ec4:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8001ec8:	330e      	adds	r3, #14
 8001eca:	3370      	adds	r3, #112	@ 0x70
 8001ecc:	443b      	add	r3, r7
 8001ece:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8001ed2:	f003 030f 	and.w	r3, r3, #15
 8001ed6:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
        gas_range_h = buff[off + 16] & BME68X_GAS_RANGE_MSK;
 8001eda:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8001ede:	3310      	adds	r3, #16
 8001ee0:	3370      	adds	r3, #112	@ 0x70
 8001ee2:	443b      	add	r3, r7
 8001ee4:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8001ee8:	f003 030f 	and.w	r3, r3, #15
 8001eec:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
        if (dev->variant_id == BME68X_VARIANT_GAS_HIGH)
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	689b      	ldr	r3, [r3, #8]
 8001ef4:	2b01      	cmp	r3, #1
 8001ef6:	d13a      	bne.n	8001f6e <read_all_field_data+0x28c>
        {
            data[i]->status |= buff[off + 16] & BME68X_GASM_VALID_MSK;
 8001ef8:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8001efc:	009b      	lsls	r3, r3, #2
 8001efe:	687a      	ldr	r2, [r7, #4]
 8001f00:	4413      	add	r3, r2
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	781b      	ldrb	r3, [r3, #0]
 8001f06:	b25a      	sxtb	r2, r3
 8001f08:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8001f0c:	3310      	adds	r3, #16
 8001f0e:	3370      	adds	r3, #112	@ 0x70
 8001f10:	443b      	add	r3, r7
 8001f12:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8001f16:	b25b      	sxtb	r3, r3
 8001f18:	f003 0320 	and.w	r3, r3, #32
 8001f1c:	b25b      	sxtb	r3, r3
 8001f1e:	4313      	orrs	r3, r2
 8001f20:	b259      	sxtb	r1, r3
 8001f22:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8001f26:	009b      	lsls	r3, r3, #2
 8001f28:	687a      	ldr	r2, [r7, #4]
 8001f2a:	4413      	add	r3, r2
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	b2ca      	uxtb	r2, r1
 8001f30:	701a      	strb	r2, [r3, #0]
            data[i]->status |= buff[off + 16] & BME68X_HEAT_STAB_MSK;
 8001f32:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8001f36:	009b      	lsls	r3, r3, #2
 8001f38:	687a      	ldr	r2, [r7, #4]
 8001f3a:	4413      	add	r3, r2
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	781b      	ldrb	r3, [r3, #0]
 8001f40:	b25a      	sxtb	r2, r3
 8001f42:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8001f46:	3310      	adds	r3, #16
 8001f48:	3370      	adds	r3, #112	@ 0x70
 8001f4a:	443b      	add	r3, r7
 8001f4c:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8001f50:	b25b      	sxtb	r3, r3
 8001f52:	f003 0310 	and.w	r3, r3, #16
 8001f56:	b25b      	sxtb	r3, r3
 8001f58:	4313      	orrs	r3, r2
 8001f5a:	b259      	sxtb	r1, r3
 8001f5c:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8001f60:	009b      	lsls	r3, r3, #2
 8001f62:	687a      	ldr	r2, [r7, #4]
 8001f64:	4413      	add	r3, r2
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	b2ca      	uxtb	r2, r1
 8001f6a:	701a      	strb	r2, [r3, #0]
 8001f6c:	e039      	b.n	8001fe2 <read_all_field_data+0x300>
        }
        else
        {
            data[i]->status |= buff[off + 14] & BME68X_GASM_VALID_MSK;
 8001f6e:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8001f72:	009b      	lsls	r3, r3, #2
 8001f74:	687a      	ldr	r2, [r7, #4]
 8001f76:	4413      	add	r3, r2
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	781b      	ldrb	r3, [r3, #0]
 8001f7c:	b25a      	sxtb	r2, r3
 8001f7e:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8001f82:	330e      	adds	r3, #14
 8001f84:	3370      	adds	r3, #112	@ 0x70
 8001f86:	443b      	add	r3, r7
 8001f88:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8001f8c:	b25b      	sxtb	r3, r3
 8001f8e:	f003 0320 	and.w	r3, r3, #32
 8001f92:	b25b      	sxtb	r3, r3
 8001f94:	4313      	orrs	r3, r2
 8001f96:	b259      	sxtb	r1, r3
 8001f98:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8001f9c:	009b      	lsls	r3, r3, #2
 8001f9e:	687a      	ldr	r2, [r7, #4]
 8001fa0:	4413      	add	r3, r2
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	b2ca      	uxtb	r2, r1
 8001fa6:	701a      	strb	r2, [r3, #0]
            data[i]->status |= buff[off + 14] & BME68X_HEAT_STAB_MSK;
 8001fa8:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8001fac:	009b      	lsls	r3, r3, #2
 8001fae:	687a      	ldr	r2, [r7, #4]
 8001fb0:	4413      	add	r3, r2
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	781b      	ldrb	r3, [r3, #0]
 8001fb6:	b25a      	sxtb	r2, r3
 8001fb8:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8001fbc:	330e      	adds	r3, #14
 8001fbe:	3370      	adds	r3, #112	@ 0x70
 8001fc0:	443b      	add	r3, r7
 8001fc2:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8001fc6:	b25b      	sxtb	r3, r3
 8001fc8:	f003 0310 	and.w	r3, r3, #16
 8001fcc:	b25b      	sxtb	r3, r3
 8001fce:	4313      	orrs	r3, r2
 8001fd0:	b259      	sxtb	r1, r3
 8001fd2:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8001fd6:	009b      	lsls	r3, r3, #2
 8001fd8:	687a      	ldr	r2, [r7, #4]
 8001fda:	4413      	add	r3, r2
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	b2ca      	uxtb	r2, r1
 8001fe0:	701a      	strb	r2, [r3, #0]
        }

        data[i]->idac = set_val[data[i]->gas_index];
 8001fe2:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8001fe6:	009b      	lsls	r3, r3, #2
 8001fe8:	687a      	ldr	r2, [r7, #4]
 8001fea:	4413      	add	r3, r2
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	785b      	ldrb	r3, [r3, #1]
 8001ff0:	4619      	mov	r1, r3
 8001ff2:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8001ff6:	009b      	lsls	r3, r3, #2
 8001ff8:	687a      	ldr	r2, [r7, #4]
 8001ffa:	4413      	add	r3, r2
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	f101 0270 	add.w	r2, r1, #112	@ 0x70
 8002002:	443a      	add	r2, r7
 8002004:	f812 2c68 	ldrb.w	r2, [r2, #-104]
 8002008:	711a      	strb	r2, [r3, #4]
        data[i]->res_heat = set_val[10 + data[i]->gas_index];
 800200a:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 800200e:	009b      	lsls	r3, r3, #2
 8002010:	687a      	ldr	r2, [r7, #4]
 8002012:	4413      	add	r3, r2
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	785b      	ldrb	r3, [r3, #1]
 8002018:	f103 020a 	add.w	r2, r3, #10
 800201c:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8002020:	009b      	lsls	r3, r3, #2
 8002022:	6879      	ldr	r1, [r7, #4]
 8002024:	440b      	add	r3, r1
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	3270      	adds	r2, #112	@ 0x70
 800202a:	443a      	add	r2, r7
 800202c:	f812 2c68 	ldrb.w	r2, [r2, #-104]
 8002030:	70da      	strb	r2, [r3, #3]
        data[i]->gas_wait = set_val[20 + data[i]->gas_index];
 8002032:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8002036:	009b      	lsls	r3, r3, #2
 8002038:	687a      	ldr	r2, [r7, #4]
 800203a:	4413      	add	r3, r2
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	785b      	ldrb	r3, [r3, #1]
 8002040:	f103 0214 	add.w	r2, r3, #20
 8002044:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8002048:	009b      	lsls	r3, r3, #2
 800204a:	6879      	ldr	r1, [r7, #4]
 800204c:	440b      	add	r3, r1
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	3270      	adds	r2, #112	@ 0x70
 8002052:	443a      	add	r2, r7
 8002054:	f812 2c68 	ldrb.w	r2, [r2, #-104]
 8002058:	715a      	strb	r2, [r3, #5]
        data[i]->temperature = calc_temperature(adc_temp, dev);
 800205a:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 800205e:	009b      	lsls	r3, r3, #2
 8002060:	687a      	ldr	r2, [r7, #4]
 8002062:	4413      	add	r3, r2
 8002064:	681c      	ldr	r4, [r3, #0]
 8002066:	6839      	ldr	r1, [r7, #0]
 8002068:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 800206a:	f7ff f857 	bl	800111c <calc_temperature>
 800206e:	4603      	mov	r3, r0
 8002070:	60a3      	str	r3, [r4, #8]
        data[i]->pressure = calc_pressure(adc_pres, dev);
 8002072:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8002076:	009b      	lsls	r3, r3, #2
 8002078:	687a      	ldr	r2, [r7, #4]
 800207a:	4413      	add	r3, r2
 800207c:	681c      	ldr	r4, [r3, #0]
 800207e:	6839      	ldr	r1, [r7, #0]
 8002080:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8002082:	f7ff f8e3 	bl	800124c <calc_pressure>
 8002086:	4603      	mov	r3, r0
 8002088:	60e3      	str	r3, [r4, #12]
        data[i]->humidity = calc_humidity(adc_hum, dev);
 800208a:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 800208e:	009b      	lsls	r3, r3, #2
 8002090:	687a      	ldr	r2, [r7, #4]
 8002092:	4413      	add	r3, r2
 8002094:	681c      	ldr	r4, [r3, #0]
 8002096:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800209a:	6839      	ldr	r1, [r7, #0]
 800209c:	4618      	mov	r0, r3
 800209e:	f7ff fa37 	bl	8001510 <calc_humidity>
 80020a2:	4603      	mov	r3, r0
 80020a4:	6123      	str	r3, [r4, #16]
        if (dev->variant_id == BME68X_VARIANT_GAS_HIGH)
 80020a6:	683b      	ldr	r3, [r7, #0]
 80020a8:	689b      	ldr	r3, [r3, #8]
 80020aa:	2b01      	cmp	r3, #1
 80020ac:	d110      	bne.n	80020d0 <read_all_field_data+0x3ee>
        {
            data[i]->gas_resistance = calc_gas_resistance_high(adc_gas_res_high, gas_range_h);
 80020ae:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 80020b2:	009b      	lsls	r3, r3, #2
 80020b4:	687a      	ldr	r2, [r7, #4]
 80020b6:	4413      	add	r3, r2
 80020b8:	681c      	ldr	r4, [r3, #0]
 80020ba:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 80020be:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 80020c2:	4611      	mov	r1, r2
 80020c4:	4618      	mov	r0, r3
 80020c6:	f7ff fbb5 	bl	8001834 <calc_gas_resistance_high>
 80020ca:	4603      	mov	r3, r0
 80020cc:	6163      	str	r3, [r4, #20]
 80020ce:	e00f      	b.n	80020f0 <read_all_field_data+0x40e>
        }
        else
        {
            data[i]->gas_resistance = calc_gas_resistance_low(adc_gas_res_low, gas_range_l, dev);
 80020d0:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 80020d4:	009b      	lsls	r3, r3, #2
 80020d6:	687a      	ldr	r2, [r7, #4]
 80020d8:	4413      	add	r3, r2
 80020da:	681c      	ldr	r4, [r3, #0]
 80020dc:	f897 105d 	ldrb.w	r1, [r7, #93]	@ 0x5d
 80020e0:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 80020e4:	683a      	ldr	r2, [r7, #0]
 80020e6:	4618      	mov	r0, r3
 80020e8:	f7ff faf0 	bl	80016cc <calc_gas_resistance_low>
 80020ec:	4603      	mov	r3, r0
 80020ee:	6163      	str	r3, [r4, #20]
    for (i = 0; ((i < 3) && (rslt == BME68X_OK)); i++)
 80020f0:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 80020f4:	3301      	adds	r3, #1
 80020f6:	f887 306e 	strb.w	r3, [r7, #110]	@ 0x6e
 80020fa:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 80020fe:	2b02      	cmp	r3, #2
 8002100:	d804      	bhi.n	800210c <read_all_field_data+0x42a>
 8002102:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8002106:	2b00      	cmp	r3, #0
 8002108:	f43f ae32 	beq.w	8001d70 <read_all_field_data+0x8e>
        }
    }

    return rslt;
 800210c:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
}
 8002110:	4618      	mov	r0, r3
 8002112:	3774      	adds	r7, #116	@ 0x74
 8002114:	46bd      	mov	sp, r7
 8002116:	bd90      	pop	{r4, r7, pc}

08002118 <set_mem_page>:

/* This internal API is used to switch between SPI memory pages */
static int8_t set_mem_page(uint8_t reg_addr, struct bme68x_dev *dev)
{
 8002118:	b590      	push	{r4, r7, lr}
 800211a:	b085      	sub	sp, #20
 800211c:	af00      	add	r7, sp, #0
 800211e:	4603      	mov	r3, r0
 8002120:	6039      	str	r1, [r7, #0]
 8002122:	71fb      	strb	r3, [r7, #7]
    int8_t rslt;
    uint8_t reg;
    uint8_t mem_page;

    /* Check for null pointers in the device structure*/
    rslt = null_ptr_check(dev);
 8002124:	6838      	ldr	r0, [r7, #0]
 8002126:	f000 f8b8 	bl	800229a <null_ptr_check>
 800212a:	4603      	mov	r3, r0
 800212c:	73fb      	strb	r3, [r7, #15]
    if (rslt == BME68X_OK)
 800212e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002132:	2b00      	cmp	r3, #0
 8002134:	d14f      	bne.n	80021d6 <set_mem_page+0xbe>
    {
        if (reg_addr > 0x7f)
 8002136:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800213a:	2b00      	cmp	r3, #0
 800213c:	da02      	bge.n	8002144 <set_mem_page+0x2c>
        {
            mem_page = BME68X_MEM_PAGE1;
 800213e:	2300      	movs	r3, #0
 8002140:	73bb      	strb	r3, [r7, #14]
 8002142:	e001      	b.n	8002148 <set_mem_page+0x30>
        }
        else
        {
            mem_page = BME68X_MEM_PAGE0;
 8002144:	2310      	movs	r3, #16
 8002146:	73bb      	strb	r3, [r7, #14]
        }

        if (mem_page != dev->mem_page)
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	7b5b      	ldrb	r3, [r3, #13]
 800214c:	7bba      	ldrb	r2, [r7, #14]
 800214e:	429a      	cmp	r2, r3
 8002150:	d041      	beq.n	80021d6 <set_mem_page+0xbe>
        {
            dev->mem_page = mem_page;
 8002152:	683b      	ldr	r3, [r7, #0]
 8002154:	7bba      	ldrb	r2, [r7, #14]
 8002156:	735a      	strb	r2, [r3, #13]
            dev->intf_rslt = dev->read(BME68X_REG_MEM_PAGE | BME68X_SPI_RD_MSK, &reg, 1, dev->intf_ptr);
 8002158:	683b      	ldr	r3, [r7, #0]
 800215a:	6c1c      	ldr	r4, [r3, #64]	@ 0x40
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	685b      	ldr	r3, [r3, #4]
 8002160:	f107 010d 	add.w	r1, r7, #13
 8002164:	2201      	movs	r2, #1
 8002166:	20f3      	movs	r0, #243	@ 0xf3
 8002168:	47a0      	blx	r4
 800216a:	4603      	mov	r3, r0
 800216c:	461a      	mov	r2, r3
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
            if (dev->intf_rslt != 0)
 8002174:	683b      	ldr	r3, [r7, #0]
 8002176:	f993 304c 	ldrsb.w	r3, [r3, #76]	@ 0x4c
 800217a:	2b00      	cmp	r3, #0
 800217c:	d001      	beq.n	8002182 <set_mem_page+0x6a>
            {
                rslt = BME68X_E_COM_FAIL;
 800217e:	23fe      	movs	r3, #254	@ 0xfe
 8002180:	73fb      	strb	r3, [r7, #15]
            }

            if (rslt == BME68X_OK)
 8002182:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002186:	2b00      	cmp	r3, #0
 8002188:	d125      	bne.n	80021d6 <set_mem_page+0xbe>
            {
                reg = reg & (~BME68X_MEM_PAGE_MSK);
 800218a:	7b7b      	ldrb	r3, [r7, #13]
 800218c:	f023 0310 	bic.w	r3, r3, #16
 8002190:	b2db      	uxtb	r3, r3
 8002192:	737b      	strb	r3, [r7, #13]
                reg = reg | (dev->mem_page & BME68X_MEM_PAGE_MSK);
 8002194:	683b      	ldr	r3, [r7, #0]
 8002196:	7b5b      	ldrb	r3, [r3, #13]
 8002198:	b25b      	sxtb	r3, r3
 800219a:	f003 0310 	and.w	r3, r3, #16
 800219e:	b25a      	sxtb	r2, r3
 80021a0:	7b7b      	ldrb	r3, [r7, #13]
 80021a2:	b25b      	sxtb	r3, r3
 80021a4:	4313      	orrs	r3, r2
 80021a6:	b25b      	sxtb	r3, r3
 80021a8:	b2db      	uxtb	r3, r3
 80021aa:	737b      	strb	r3, [r7, #13]
                dev->intf_rslt = dev->write(BME68X_REG_MEM_PAGE & BME68X_SPI_WR_MSK, &reg, 1, dev->intf_ptr);
 80021ac:	683b      	ldr	r3, [r7, #0]
 80021ae:	6c5c      	ldr	r4, [r3, #68]	@ 0x44
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	685b      	ldr	r3, [r3, #4]
 80021b4:	f107 010d 	add.w	r1, r7, #13
 80021b8:	2201      	movs	r2, #1
 80021ba:	2073      	movs	r0, #115	@ 0x73
 80021bc:	47a0      	blx	r4
 80021be:	4603      	mov	r3, r0
 80021c0:	461a      	mov	r2, r3
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
                if (dev->intf_rslt != 0)
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	f993 304c 	ldrsb.w	r3, [r3, #76]	@ 0x4c
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d001      	beq.n	80021d6 <set_mem_page+0xbe>
                {
                    rslt = BME68X_E_COM_FAIL;
 80021d2:	23fe      	movs	r3, #254	@ 0xfe
 80021d4:	73fb      	strb	r3, [r7, #15]
                }
            }
        }
    }

    return rslt;
 80021d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80021da:	4618      	mov	r0, r3
 80021dc:	3714      	adds	r7, #20
 80021de:	46bd      	mov	sp, r7
 80021e0:	bd90      	pop	{r4, r7, pc}

080021e2 <get_mem_page>:

/* This internal API is used to get the current SPI memory page */
static int8_t get_mem_page(struct bme68x_dev *dev)
{
 80021e2:	b590      	push	{r4, r7, lr}
 80021e4:	b085      	sub	sp, #20
 80021e6:	af00      	add	r7, sp, #0
 80021e8:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg;

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 80021ea:	6878      	ldr	r0, [r7, #4]
 80021ec:	f000 f855 	bl	800229a <null_ptr_check>
 80021f0:	4603      	mov	r3, r0
 80021f2:	73fb      	strb	r3, [r7, #15]
    if (rslt == BME68X_OK)
 80021f4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d11b      	bne.n	8002234 <get_mem_page+0x52>
    {
        dev->intf_rslt = dev->read(BME68X_REG_MEM_PAGE | BME68X_SPI_RD_MSK, &reg, 1, dev->intf_ptr);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	6c1c      	ldr	r4, [r3, #64]	@ 0x40
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	685b      	ldr	r3, [r3, #4]
 8002204:	f107 010e 	add.w	r1, r7, #14
 8002208:	2201      	movs	r2, #1
 800220a:	20f3      	movs	r0, #243	@ 0xf3
 800220c:	47a0      	blx	r4
 800220e:	4603      	mov	r3, r0
 8002210:	461a      	mov	r2, r3
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (dev->intf_rslt != 0)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	f993 304c 	ldrsb.w	r3, [r3, #76]	@ 0x4c
 800221e:	2b00      	cmp	r3, #0
 8002220:	d002      	beq.n	8002228 <get_mem_page+0x46>
        {
            rslt = BME68X_E_COM_FAIL;
 8002222:	23fe      	movs	r3, #254	@ 0xfe
 8002224:	73fb      	strb	r3, [r7, #15]
 8002226:	e005      	b.n	8002234 <get_mem_page+0x52>
        }
        else
        {
            dev->mem_page = reg & BME68X_MEM_PAGE_MSK;
 8002228:	7bbb      	ldrb	r3, [r7, #14]
 800222a:	f003 0310 	and.w	r3, r3, #16
 800222e:	b2da      	uxtb	r2, r3
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	735a      	strb	r2, [r3, #13]
        }
    }

    return rslt;
 8002234:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002238:	4618      	mov	r0, r3
 800223a:	3714      	adds	r7, #20
 800223c:	46bd      	mov	sp, r7
 800223e:	bd90      	pop	{r4, r7, pc}

08002240 <boundary_check>:

/* This internal API is used to limit the max value of a parameter */
static int8_t boundary_check(uint8_t *value, uint8_t max, struct bme68x_dev *dev)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b086      	sub	sp, #24
 8002244:	af00      	add	r7, sp, #0
 8002246:	60f8      	str	r0, [r7, #12]
 8002248:	460b      	mov	r3, r1
 800224a:	607a      	str	r2, [r7, #4]
 800224c:	72fb      	strb	r3, [r7, #11]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 800224e:	6878      	ldr	r0, [r7, #4]
 8002250:	f000 f823 	bl	800229a <null_ptr_check>
 8002254:	4603      	mov	r3, r0
 8002256:	75fb      	strb	r3, [r7, #23]
    if ((value != NULL) && (rslt == BME68X_OK))
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	2b00      	cmp	r3, #0
 800225c:	d015      	beq.n	800228a <boundary_check+0x4a>
 800225e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002262:	2b00      	cmp	r3, #0
 8002264:	d111      	bne.n	800228a <boundary_check+0x4a>
    {
        /* Check if value is above maximum value */
        if (*value > max)
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	781b      	ldrb	r3, [r3, #0]
 800226a:	7afa      	ldrb	r2, [r7, #11]
 800226c:	429a      	cmp	r2, r3
 800226e:	d20e      	bcs.n	800228e <boundary_check+0x4e>
        {
            /* Auto correct the invalid value to maximum value */
            *value = max;
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	7afa      	ldrb	r2, [r7, #11]
 8002274:	701a      	strb	r2, [r3, #0]
            dev->info_msg |= BME68X_I_PARAM_CORR;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 800227c:	f043 0301 	orr.w	r3, r3, #1
 8002280:	b2da      	uxtb	r2, r3
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
        if (*value > max)
 8002288:	e001      	b.n	800228e <boundary_check+0x4e>
        }
    }
    else
    {
        rslt = BME68X_E_NULL_PTR;
 800228a:	23ff      	movs	r3, #255	@ 0xff
 800228c:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 800228e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002292:	4618      	mov	r0, r3
 8002294:	3718      	adds	r7, #24
 8002296:	46bd      	mov	sp, r7
 8002298:	bd80      	pop	{r7, pc}

0800229a <null_ptr_check>:

/* This internal API is used to check the bme68x_dev for null pointers */
static int8_t null_ptr_check(const struct bme68x_dev *dev)
{
 800229a:	b480      	push	{r7}
 800229c:	b085      	sub	sp, #20
 800229e:	af00      	add	r7, sp, #0
 80022a0:	6078      	str	r0, [r7, #4]
    int8_t rslt = BME68X_OK;
 80022a2:	2300      	movs	r3, #0
 80022a4:	73fb      	strb	r3, [r7, #15]

    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d00b      	beq.n	80022c4 <null_ptr_check+0x2a>
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d007      	beq.n	80022c4 <null_ptr_check+0x2a>
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d003      	beq.n	80022c4 <null_ptr_check+0x2a>
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d101      	bne.n	80022c8 <null_ptr_check+0x2e>
    {
        /* Device structure pointer is not valid */
        rslt = BME68X_E_NULL_PTR;
 80022c4:	23ff      	movs	r3, #255	@ 0xff
 80022c6:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80022c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80022cc:	4618      	mov	r0, r3
 80022ce:	3714      	adds	r7, #20
 80022d0:	46bd      	mov	sp, r7
 80022d2:	bc80      	pop	{r7}
 80022d4:	4770      	bx	lr

080022d6 <set_conf>:

/* This internal API is used to set heater configurations */
static int8_t set_conf(const struct bme68x_heatr_conf *conf, uint8_t op_mode, uint8_t *nb_conv, struct bme68x_dev *dev)
{
 80022d6:	b590      	push	{r4, r7, lr}
 80022d8:	b093      	sub	sp, #76	@ 0x4c
 80022da:	af00      	add	r7, sp, #0
 80022dc:	60f8      	str	r0, [r7, #12]
 80022de:	607a      	str	r2, [r7, #4]
 80022e0:	603b      	str	r3, [r7, #0]
 80022e2:	460b      	mov	r3, r1
 80022e4:	72fb      	strb	r3, [r7, #11]
    int8_t rslt = BME68X_OK;
 80022e6:	2300      	movs	r3, #0
 80022e8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    uint8_t i;
    uint8_t shared_dur;
    uint8_t write_len = 0;
 80022ec:	2300      	movs	r3, #0
 80022ee:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
    uint8_t heater_dur_shared_addr = BME68X_REG_SHD_HEATR_DUR;
 80022f2:	236e      	movs	r3, #110	@ 0x6e
 80022f4:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
    uint8_t rh_reg_addr[10] = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 };
 80022f8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80022fc:	2200      	movs	r2, #0
 80022fe:	601a      	str	r2, [r3, #0]
 8002300:	605a      	str	r2, [r3, #4]
 8002302:	811a      	strh	r2, [r3, #8]
    uint8_t rh_reg_data[10] = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 };
 8002304:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002308:	2200      	movs	r2, #0
 800230a:	601a      	str	r2, [r3, #0]
 800230c:	605a      	str	r2, [r3, #4]
 800230e:	811a      	strh	r2, [r3, #8]
    uint8_t gw_reg_addr[10] = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 };
 8002310:	f107 0320 	add.w	r3, r7, #32
 8002314:	2200      	movs	r2, #0
 8002316:	601a      	str	r2, [r3, #0]
 8002318:	605a      	str	r2, [r3, #4]
 800231a:	811a      	strh	r2, [r3, #8]
    uint8_t gw_reg_data[10] = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 };
 800231c:	f107 0314 	add.w	r3, r7, #20
 8002320:	2200      	movs	r2, #0
 8002322:	601a      	str	r2, [r3, #0]
 8002324:	605a      	str	r2, [r3, #4]
 8002326:	811a      	strh	r2, [r3, #8]

    switch (op_mode)
 8002328:	7afb      	ldrb	r3, [r7, #11]
 800232a:	2b03      	cmp	r3, #3
 800232c:	d024      	beq.n	8002378 <set_conf+0xa2>
 800232e:	2b03      	cmp	r3, #3
 8002330:	f300 80f9 	bgt.w	8002526 <set_conf+0x250>
 8002334:	2b01      	cmp	r3, #1
 8002336:	d002      	beq.n	800233e <set_conf+0x68>
 8002338:	2b02      	cmp	r3, #2
 800233a:	d07c      	beq.n	8002436 <set_conf+0x160>
 800233c:	e0f3      	b.n	8002526 <set_conf+0x250>
    {
        case BME68X_FORCED_MODE:
            rh_reg_addr[0] = BME68X_REG_RES_HEAT0;
 800233e:	235a      	movs	r3, #90	@ 0x5a
 8002340:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
            rh_reg_data[0] = calc_res_heat(conf->heatr_temp, dev);
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	885b      	ldrh	r3, [r3, #2]
 8002348:	6839      	ldr	r1, [r7, #0]
 800234a:	4618      	mov	r0, r3
 800234c:	f7ff faa8 	bl	80018a0 <calc_res_heat>
 8002350:	4603      	mov	r3, r0
 8002352:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
            gw_reg_addr[0] = BME68X_REG_GAS_WAIT0;
 8002356:	2364      	movs	r3, #100	@ 0x64
 8002358:	f887 3020 	strb.w	r3, [r7, #32]
            gw_reg_data[0] = calc_gas_wait(conf->heatr_dur);
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	889b      	ldrh	r3, [r3, #4]
 8002360:	4618      	mov	r0, r3
 8002362:	f7ff fb61 	bl	8001a28 <calc_gas_wait>
 8002366:	4603      	mov	r3, r0
 8002368:	753b      	strb	r3, [r7, #20]
            (*nb_conv) = 0;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	2200      	movs	r2, #0
 800236e:	701a      	strb	r2, [r3, #0]
            write_len = 1;
 8002370:	2301      	movs	r3, #1
 8002372:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
            break;
 8002376:	e0db      	b.n	8002530 <set_conf+0x25a>
        case BME68X_SEQUENTIAL_MODE:
            if ((!conf->heatr_dur_prof) || (!conf->heatr_temp_prof))
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	68db      	ldr	r3, [r3, #12]
 800237c:	2b00      	cmp	r3, #0
 800237e:	d003      	beq.n	8002388 <set_conf+0xb2>
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	689b      	ldr	r3, [r3, #8]
 8002384:	2b00      	cmp	r3, #0
 8002386:	d103      	bne.n	8002390 <set_conf+0xba>
            {
                rslt = BME68X_E_NULL_PTR;
 8002388:	23ff      	movs	r3, #255	@ 0xff
 800238a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
                break;
 800238e:	e0cf      	b.n	8002530 <set_conf+0x25a>
            }

            for (i = 0; i < conf->profile_len; i++)
 8002390:	2300      	movs	r3, #0
 8002392:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 8002396:	e03f      	b.n	8002418 <set_conf+0x142>
            {
                rh_reg_addr[i] = BME68X_REG_RES_HEAT0 + i;
 8002398:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800239c:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 80023a0:	325a      	adds	r2, #90	@ 0x5a
 80023a2:	b2d2      	uxtb	r2, r2
 80023a4:	3348      	adds	r3, #72	@ 0x48
 80023a6:	443b      	add	r3, r7
 80023a8:	f803 2c10 	strb.w	r2, [r3, #-16]
                rh_reg_data[i] = calc_res_heat(conf->heatr_temp_prof[i], dev);
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	689a      	ldr	r2, [r3, #8]
 80023b0:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80023b4:	005b      	lsls	r3, r3, #1
 80023b6:	4413      	add	r3, r2
 80023b8:	881b      	ldrh	r3, [r3, #0]
 80023ba:	f897 4046 	ldrb.w	r4, [r7, #70]	@ 0x46
 80023be:	6839      	ldr	r1, [r7, #0]
 80023c0:	4618      	mov	r0, r3
 80023c2:	f7ff fa6d 	bl	80018a0 <calc_res_heat>
 80023c6:	4603      	mov	r3, r0
 80023c8:	461a      	mov	r2, r3
 80023ca:	f104 0348 	add.w	r3, r4, #72	@ 0x48
 80023ce:	443b      	add	r3, r7
 80023d0:	f803 2c1c 	strb.w	r2, [r3, #-28]
                gw_reg_addr[i] = BME68X_REG_GAS_WAIT0 + i;
 80023d4:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80023d8:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 80023dc:	3264      	adds	r2, #100	@ 0x64
 80023de:	b2d2      	uxtb	r2, r2
 80023e0:	3348      	adds	r3, #72	@ 0x48
 80023e2:	443b      	add	r3, r7
 80023e4:	f803 2c28 	strb.w	r2, [r3, #-40]
                gw_reg_data[i] = calc_gas_wait(conf->heatr_dur_prof[i]);
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	68da      	ldr	r2, [r3, #12]
 80023ec:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80023f0:	005b      	lsls	r3, r3, #1
 80023f2:	4413      	add	r3, r2
 80023f4:	881b      	ldrh	r3, [r3, #0]
 80023f6:	f897 4046 	ldrb.w	r4, [r7, #70]	@ 0x46
 80023fa:	4618      	mov	r0, r3
 80023fc:	f7ff fb14 	bl	8001a28 <calc_gas_wait>
 8002400:	4603      	mov	r3, r0
 8002402:	461a      	mov	r2, r3
 8002404:	f104 0348 	add.w	r3, r4, #72	@ 0x48
 8002408:	443b      	add	r3, r7
 800240a:	f803 2c34 	strb.w	r2, [r3, #-52]
            for (i = 0; i < conf->profile_len; i++)
 800240e:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8002412:	3301      	adds	r3, #1
 8002414:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	7c1b      	ldrb	r3, [r3, #16]
 800241c:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 8002420:	429a      	cmp	r2, r3
 8002422:	d3b9      	bcc.n	8002398 <set_conf+0xc2>
            }

            (*nb_conv) = conf->profile_len;
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	7c1a      	ldrb	r2, [r3, #16]
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	701a      	strb	r2, [r3, #0]
            write_len = conf->profile_len;
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	7c1b      	ldrb	r3, [r3, #16]
 8002430:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
            break;
 8002434:	e07c      	b.n	8002530 <set_conf+0x25a>
        case BME68X_PARALLEL_MODE:
            if ((!conf->heatr_dur_prof) || (!conf->heatr_temp_prof))
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	68db      	ldr	r3, [r3, #12]
 800243a:	2b00      	cmp	r3, #0
 800243c:	d003      	beq.n	8002446 <set_conf+0x170>
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	689b      	ldr	r3, [r3, #8]
 8002442:	2b00      	cmp	r3, #0
 8002444:	d103      	bne.n	800244e <set_conf+0x178>
            {
                rslt = BME68X_E_NULL_PTR;
 8002446:	23ff      	movs	r3, #255	@ 0xff
 8002448:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
                break;
 800244c:	e070      	b.n	8002530 <set_conf+0x25a>
            }

            if (conf->shared_heatr_dur == 0)
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	8a5b      	ldrh	r3, [r3, #18]
 8002452:	2b00      	cmp	r3, #0
 8002454:	d102      	bne.n	800245c <set_conf+0x186>
            {
                rslt = BME68X_W_DEFINE_SHD_HEATR_DUR;
 8002456:	2303      	movs	r3, #3
 8002458:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
            }

            for (i = 0; i < conf->profile_len; i++)
 800245c:	2300      	movs	r3, #0
 800245e:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 8002462:	e03a      	b.n	80024da <set_conf+0x204>
            {
                rh_reg_addr[i] = BME68X_REG_RES_HEAT0 + i;
 8002464:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8002468:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 800246c:	325a      	adds	r2, #90	@ 0x5a
 800246e:	b2d2      	uxtb	r2, r2
 8002470:	3348      	adds	r3, #72	@ 0x48
 8002472:	443b      	add	r3, r7
 8002474:	f803 2c10 	strb.w	r2, [r3, #-16]
                rh_reg_data[i] = calc_res_heat(conf->heatr_temp_prof[i], dev);
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	689a      	ldr	r2, [r3, #8]
 800247c:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8002480:	005b      	lsls	r3, r3, #1
 8002482:	4413      	add	r3, r2
 8002484:	881b      	ldrh	r3, [r3, #0]
 8002486:	f897 4046 	ldrb.w	r4, [r7, #70]	@ 0x46
 800248a:	6839      	ldr	r1, [r7, #0]
 800248c:	4618      	mov	r0, r3
 800248e:	f7ff fa07 	bl	80018a0 <calc_res_heat>
 8002492:	4603      	mov	r3, r0
 8002494:	461a      	mov	r2, r3
 8002496:	f104 0348 	add.w	r3, r4, #72	@ 0x48
 800249a:	443b      	add	r3, r7
 800249c:	f803 2c1c 	strb.w	r2, [r3, #-28]
                gw_reg_addr[i] = BME68X_REG_GAS_WAIT0 + i;
 80024a0:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80024a4:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 80024a8:	3264      	adds	r2, #100	@ 0x64
 80024aa:	b2d2      	uxtb	r2, r2
 80024ac:	3348      	adds	r3, #72	@ 0x48
 80024ae:	443b      	add	r3, r7
 80024b0:	f803 2c28 	strb.w	r2, [r3, #-40]
                gw_reg_data[i] = (uint8_t) conf->heatr_dur_prof[i];
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	68da      	ldr	r2, [r3, #12]
 80024b8:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80024bc:	005b      	lsls	r3, r3, #1
 80024be:	4413      	add	r3, r2
 80024c0:	881a      	ldrh	r2, [r3, #0]
 80024c2:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80024c6:	b2d2      	uxtb	r2, r2
 80024c8:	3348      	adds	r3, #72	@ 0x48
 80024ca:	443b      	add	r3, r7
 80024cc:	f803 2c34 	strb.w	r2, [r3, #-52]
            for (i = 0; i < conf->profile_len; i++)
 80024d0:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80024d4:	3301      	adds	r3, #1
 80024d6:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	7c1b      	ldrb	r3, [r3, #16]
 80024de:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 80024e2:	429a      	cmp	r2, r3
 80024e4:	d3be      	bcc.n	8002464 <set_conf+0x18e>
            }

            (*nb_conv) = conf->profile_len;
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	7c1a      	ldrb	r2, [r3, #16]
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	701a      	strb	r2, [r3, #0]
            write_len = conf->profile_len;
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	7c1b      	ldrb	r3, [r3, #16]
 80024f2:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
            shared_dur = calc_heatr_dur_shared(conf->shared_heatr_dur);
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	8a5b      	ldrh	r3, [r3, #18]
 80024fa:	4618      	mov	r0, r3
 80024fc:	f000 f83e 	bl	800257c <calc_heatr_dur_shared>
 8002500:	4603      	mov	r3, r0
 8002502:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
            if (rslt == BME68X_OK)
 8002506:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800250a:	2b00      	cmp	r3, #0
 800250c:	d10f      	bne.n	800252e <set_conf+0x258>
            {
                rslt = bme68x_set_regs(&heater_dur_shared_addr, &shared_dur, 1, dev);
 800250e:	f107 0144 	add.w	r1, r7, #68	@ 0x44
 8002512:	f107 0043 	add.w	r0, r7, #67	@ 0x43
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	2201      	movs	r2, #1
 800251a:	f7fe f961 	bl	80007e0 <bme68x_set_regs>
 800251e:	4603      	mov	r3, r0
 8002520:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
            }

            break;
 8002524:	e003      	b.n	800252e <set_conf+0x258>
        default:
            rslt = BME68X_W_DEFINE_OP_MODE;
 8002526:	2301      	movs	r3, #1
 8002528:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800252c:	e000      	b.n	8002530 <set_conf+0x25a>
            break;
 800252e:	bf00      	nop
    }

    if (rslt == BME68X_OK)
 8002530:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8002534:	2b00      	cmp	r3, #0
 8002536:	d10b      	bne.n	8002550 <set_conf+0x27a>
    {
        rslt = bme68x_set_regs(rh_reg_addr, rh_reg_data, write_len, dev);
 8002538:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800253c:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8002540:	f107 0038 	add.w	r0, r7, #56	@ 0x38
 8002544:	683b      	ldr	r3, [r7, #0]
 8002546:	f7fe f94b 	bl	80007e0 <bme68x_set_regs>
 800254a:	4603      	mov	r3, r0
 800254c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }

    if (rslt == BME68X_OK)
 8002550:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8002554:	2b00      	cmp	r3, #0
 8002556:	d10b      	bne.n	8002570 <set_conf+0x29a>
    {
        rslt = bme68x_set_regs(gw_reg_addr, gw_reg_data, write_len, dev);
 8002558:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800255c:	f107 0114 	add.w	r1, r7, #20
 8002560:	f107 0020 	add.w	r0, r7, #32
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	f7fe f93b 	bl	80007e0 <bme68x_set_regs>
 800256a:	4603      	mov	r3, r0
 800256c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }

    return rslt;
 8002570:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
}
 8002574:	4618      	mov	r0, r3
 8002576:	374c      	adds	r7, #76	@ 0x4c
 8002578:	46bd      	mov	sp, r7
 800257a:	bd90      	pop	{r4, r7, pc}

0800257c <calc_heatr_dur_shared>:

/* This internal API is used to calculate the register value for
 * shared heater duration */
static uint8_t calc_heatr_dur_shared(uint16_t dur)
{
 800257c:	b480      	push	{r7}
 800257e:	b085      	sub	sp, #20
 8002580:	af00      	add	r7, sp, #0
 8002582:	4603      	mov	r3, r0
 8002584:	80fb      	strh	r3, [r7, #6]
    uint8_t factor = 0;
 8002586:	2300      	movs	r3, #0
 8002588:	73fb      	strb	r3, [r7, #15]
    uint8_t heatdurval;

    if (dur >= 0x783)
 800258a:	88fb      	ldrh	r3, [r7, #6]
 800258c:	f240 7282 	movw	r2, #1922	@ 0x782
 8002590:	4293      	cmp	r3, r2
 8002592:	d902      	bls.n	800259a <calc_heatr_dur_shared+0x1e>
    {
        heatdurval = 0xff; /* Max duration */
 8002594:	23ff      	movs	r3, #255	@ 0xff
 8002596:	73bb      	strb	r3, [r7, #14]
 8002598:	e01d      	b.n	80025d6 <calc_heatr_dur_shared+0x5a>
    }
    else
    {
        /* Step size of 0.477ms */
        dur = (uint16_t)(((uint32_t)dur * 1000) / 477);
 800259a:	88fb      	ldrh	r3, [r7, #6]
 800259c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80025a0:	fb03 f202 	mul.w	r2, r3, r2
 80025a4:	4b0f      	ldr	r3, [pc, #60]	@ (80025e4 <calc_heatr_dur_shared+0x68>)
 80025a6:	fba3 1302 	umull	r1, r3, r3, r2
 80025aa:	1ad2      	subs	r2, r2, r3
 80025ac:	0852      	lsrs	r2, r2, #1
 80025ae:	4413      	add	r3, r2
 80025b0:	0a1b      	lsrs	r3, r3, #8
 80025b2:	80fb      	strh	r3, [r7, #6]
        while (dur > 0x3F)
 80025b4:	e005      	b.n	80025c2 <calc_heatr_dur_shared+0x46>
        {
            dur = dur >> 2;
 80025b6:	88fb      	ldrh	r3, [r7, #6]
 80025b8:	089b      	lsrs	r3, r3, #2
 80025ba:	80fb      	strh	r3, [r7, #6]
            factor += 1;
 80025bc:	7bfb      	ldrb	r3, [r7, #15]
 80025be:	3301      	adds	r3, #1
 80025c0:	73fb      	strb	r3, [r7, #15]
        while (dur > 0x3F)
 80025c2:	88fb      	ldrh	r3, [r7, #6]
 80025c4:	2b3f      	cmp	r3, #63	@ 0x3f
 80025c6:	d8f6      	bhi.n	80025b6 <calc_heatr_dur_shared+0x3a>
        }

        heatdurval = (uint8_t)(dur + (factor * 64));
 80025c8:	88fb      	ldrh	r3, [r7, #6]
 80025ca:	b2da      	uxtb	r2, r3
 80025cc:	7bfb      	ldrb	r3, [r7, #15]
 80025ce:	019b      	lsls	r3, r3, #6
 80025d0:	b2db      	uxtb	r3, r3
 80025d2:	4413      	add	r3, r2
 80025d4:	73bb      	strb	r3, [r7, #14]
    }

    return heatdurval;
 80025d6:	7bbb      	ldrb	r3, [r7, #14]
}
 80025d8:	4618      	mov	r0, r3
 80025da:	3714      	adds	r7, #20
 80025dc:	46bd      	mov	sp, r7
 80025de:	bc80      	pop	{r7}
 80025e0:	4770      	bx	lr
 80025e2:	bf00      	nop
 80025e4:	12c8b89f 	.word	0x12c8b89f

080025e8 <sort_sensor_data>:

/* This internal API is used sort the sensor data */
static void sort_sensor_data(uint8_t low_index, uint8_t high_index, struct bme68x_data *field[])
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b084      	sub	sp, #16
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	4603      	mov	r3, r0
 80025f0:	603a      	str	r2, [r7, #0]
 80025f2:	71fb      	strb	r3, [r7, #7]
 80025f4:	460b      	mov	r3, r1
 80025f6:	71bb      	strb	r3, [r7, #6]
    int16_t meas_index1;
    int16_t meas_index2;

    meas_index1 = (int16_t)field[low_index]->meas_index;
 80025f8:	79fb      	ldrb	r3, [r7, #7]
 80025fa:	009b      	lsls	r3, r3, #2
 80025fc:	683a      	ldr	r2, [r7, #0]
 80025fe:	4413      	add	r3, r2
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	789b      	ldrb	r3, [r3, #2]
 8002604:	81fb      	strh	r3, [r7, #14]
    meas_index2 = (int16_t)field[high_index]->meas_index;
 8002606:	79bb      	ldrb	r3, [r7, #6]
 8002608:	009b      	lsls	r3, r3, #2
 800260a:	683a      	ldr	r2, [r7, #0]
 800260c:	4413      	add	r3, r2
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	789b      	ldrb	r3, [r3, #2]
 8002612:	81bb      	strh	r3, [r7, #12]
    if ((field[low_index]->status & BME68X_NEW_DATA_MSK) && (field[high_index]->status & BME68X_NEW_DATA_MSK))
 8002614:	79fb      	ldrb	r3, [r7, #7]
 8002616:	009b      	lsls	r3, r3, #2
 8002618:	683a      	ldr	r2, [r7, #0]
 800261a:	4413      	add	r3, r2
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	781b      	ldrb	r3, [r3, #0]
 8002620:	b25b      	sxtb	r3, r3
 8002622:	2b00      	cmp	r3, #0
 8002624:	da21      	bge.n	800266a <sort_sensor_data+0x82>
 8002626:	79bb      	ldrb	r3, [r7, #6]
 8002628:	009b      	lsls	r3, r3, #2
 800262a:	683a      	ldr	r2, [r7, #0]
 800262c:	4413      	add	r3, r2
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	781b      	ldrb	r3, [r3, #0]
 8002632:	b25b      	sxtb	r3, r3
 8002634:	2b00      	cmp	r3, #0
 8002636:	da18      	bge.n	800266a <sort_sensor_data+0x82>
    {
        int16_t diff = meas_index2 - meas_index1;
 8002638:	89ba      	ldrh	r2, [r7, #12]
 800263a:	89fb      	ldrh	r3, [r7, #14]
 800263c:	1ad3      	subs	r3, r2, r3
 800263e:	b29b      	uxth	r3, r3
 8002640:	817b      	strh	r3, [r7, #10]
        if (((diff > -3) && (diff < 0)) || (diff > 2))
 8002642:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002646:	f113 0f02 	cmn.w	r3, #2
 800264a:	db03      	blt.n	8002654 <sort_sensor_data+0x6c>
 800264c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002650:	2b00      	cmp	r3, #0
 8002652:	db03      	blt.n	800265c <sort_sensor_data+0x74>
 8002654:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002658:	2b02      	cmp	r3, #2
 800265a:	dd16      	ble.n	800268a <sort_sensor_data+0xa2>
        {
            swap_fields(low_index, high_index, field);
 800265c:	79b9      	ldrb	r1, [r7, #6]
 800265e:	79fb      	ldrb	r3, [r7, #7]
 8002660:	683a      	ldr	r2, [r7, #0]
 8002662:	4618      	mov	r0, r3
 8002664:	f000 f816 	bl	8002694 <swap_fields>
    {
 8002668:	e00f      	b.n	800268a <sort_sensor_data+0xa2>
        }
    }
    else if (field[high_index]->status & BME68X_NEW_DATA_MSK)
 800266a:	79bb      	ldrb	r3, [r7, #6]
 800266c:	009b      	lsls	r3, r3, #2
 800266e:	683a      	ldr	r2, [r7, #0]
 8002670:	4413      	add	r3, r2
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	781b      	ldrb	r3, [r3, #0]
 8002676:	b25b      	sxtb	r3, r3
 8002678:	2b00      	cmp	r3, #0
 800267a:	da07      	bge.n	800268c <sort_sensor_data+0xa4>
    {
        swap_fields(low_index, high_index, field);
 800267c:	79b9      	ldrb	r1, [r7, #6]
 800267e:	79fb      	ldrb	r3, [r7, #7]
 8002680:	683a      	ldr	r2, [r7, #0]
 8002682:	4618      	mov	r0, r3
 8002684:	f000 f806 	bl	8002694 <swap_fields>
     *         - diff > 2, case 4.
     *
     *     Here the limits of -3 and 2 derive from the fact that there are 3 fields.
     *     These values decrease or increase respectively if the number of fields increases.
     */
}
 8002688:	e000      	b.n	800268c <sort_sensor_data+0xa4>
    {
 800268a:	bf00      	nop
}
 800268c:	bf00      	nop
 800268e:	3710      	adds	r7, #16
 8002690:	46bd      	mov	sp, r7
 8002692:	bd80      	pop	{r7, pc}

08002694 <swap_fields>:

/* This internal API is used sort the sensor data */
static void swap_fields(uint8_t index1, uint8_t index2, struct bme68x_data *field[])
{
 8002694:	b480      	push	{r7}
 8002696:	b085      	sub	sp, #20
 8002698:	af00      	add	r7, sp, #0
 800269a:	4603      	mov	r3, r0
 800269c:	603a      	str	r2, [r7, #0]
 800269e:	71fb      	strb	r3, [r7, #7]
 80026a0:	460b      	mov	r3, r1
 80026a2:	71bb      	strb	r3, [r7, #6]
    struct bme68x_data *temp;

    temp = field[index1];
 80026a4:	79fb      	ldrb	r3, [r7, #7]
 80026a6:	009b      	lsls	r3, r3, #2
 80026a8:	683a      	ldr	r2, [r7, #0]
 80026aa:	4413      	add	r3, r2
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	60fb      	str	r3, [r7, #12]
    field[index1] = field[index2];
 80026b0:	79bb      	ldrb	r3, [r7, #6]
 80026b2:	009b      	lsls	r3, r3, #2
 80026b4:	683a      	ldr	r2, [r7, #0]
 80026b6:	441a      	add	r2, r3
 80026b8:	79fb      	ldrb	r3, [r7, #7]
 80026ba:	009b      	lsls	r3, r3, #2
 80026bc:	6839      	ldr	r1, [r7, #0]
 80026be:	440b      	add	r3, r1
 80026c0:	6812      	ldr	r2, [r2, #0]
 80026c2:	601a      	str	r2, [r3, #0]
    field[index2] = temp;
 80026c4:	79bb      	ldrb	r3, [r7, #6]
 80026c6:	009b      	lsls	r3, r3, #2
 80026c8:	683a      	ldr	r2, [r7, #0]
 80026ca:	4413      	add	r3, r2
 80026cc:	68fa      	ldr	r2, [r7, #12]
 80026ce:	601a      	str	r2, [r3, #0]
}
 80026d0:	bf00      	nop
 80026d2:	3714      	adds	r7, #20
 80026d4:	46bd      	mov	sp, r7
 80026d6:	bc80      	pop	{r7}
 80026d8:	4770      	bx	lr

080026da <get_calib_data>:
    return rslt;
}

/* This internal API is used to read the calibration coefficients */
static int8_t get_calib_data(struct bme68x_dev *dev)
{
 80026da:	b580      	push	{r7, lr}
 80026dc:	b08e      	sub	sp, #56	@ 0x38
 80026de:	af00      	add	r7, sp, #0
 80026e0:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t coeff_array[BME68X_LEN_COEFF_ALL];

    rslt = bme68x_get_regs(BME68X_REG_COEFF1, coeff_array, BME68X_LEN_COEFF1, dev);
 80026e2:	f107 010c 	add.w	r1, r7, #12
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	2217      	movs	r2, #23
 80026ea:	208a      	movs	r0, #138	@ 0x8a
 80026ec:	f7fe f907 	bl	80008fe <bme68x_get_regs>
 80026f0:	4603      	mov	r3, r0
 80026f2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if (rslt == BME68X_OK)
 80026f6:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d10b      	bne.n	8002716 <get_calib_data+0x3c>
    {
        rslt = bme68x_get_regs(BME68X_REG_COEFF2, &coeff_array[BME68X_LEN_COEFF1], BME68X_LEN_COEFF2, dev);
 80026fe:	f107 030c 	add.w	r3, r7, #12
 8002702:	f103 0117 	add.w	r1, r3, #23
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	220e      	movs	r2, #14
 800270a:	20e1      	movs	r0, #225	@ 0xe1
 800270c:	f7fe f8f7 	bl	80008fe <bme68x_get_regs>
 8002710:	4603      	mov	r3, r0
 8002712:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    }

    if (rslt == BME68X_OK)
 8002716:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 800271a:	2b00      	cmp	r3, #0
 800271c:	d10b      	bne.n	8002736 <get_calib_data+0x5c>
    {
        rslt = bme68x_get_regs(BME68X_REG_COEFF3,
 800271e:	f107 030c 	add.w	r3, r7, #12
 8002722:	f103 0125 	add.w	r1, r3, #37	@ 0x25
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	2205      	movs	r2, #5
 800272a:	2000      	movs	r0, #0
 800272c:	f7fe f8e7 	bl	80008fe <bme68x_get_regs>
 8002730:	4603      	mov	r3, r0
 8002732:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                               &coeff_array[BME68X_LEN_COEFF1 + BME68X_LEN_COEFF2],
                               BME68X_LEN_COEFF3,
                               dev);
    }

    if (rslt == BME68X_OK)
 8002736:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 800273a:	2b00      	cmp	r3, #0
 800273c:	f040 80d6 	bne.w	80028ec <get_calib_data+0x212>
    {
        /* Temperature related coefficients */
        dev->calib.par_t1 =
            (uint16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_T1_MSB], coeff_array[BME68X_IDX_T1_LSB]));
 8002740:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002744:	b21b      	sxth	r3, r3
 8002746:	021b      	lsls	r3, r3, #8
 8002748:	b21a      	sxth	r2, r3
 800274a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800274e:	b21b      	sxth	r3, r3
 8002750:	4313      	orrs	r3, r2
 8002752:	b21b      	sxth	r3, r3
 8002754:	b29a      	uxth	r2, r3
        dev->calib.par_t1 =
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	83da      	strh	r2, [r3, #30]
        dev->calib.par_t2 =
            (int16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_T2_MSB], coeff_array[BME68X_IDX_T2_LSB]));
 800275a:	7b7b      	ldrb	r3, [r7, #13]
 800275c:	b21b      	sxth	r3, r3
 800275e:	021b      	lsls	r3, r3, #8
 8002760:	b21a      	sxth	r2, r3
 8002762:	7b3b      	ldrb	r3, [r7, #12]
 8002764:	b21b      	sxth	r3, r3
 8002766:	4313      	orrs	r3, r2
 8002768:	b21a      	sxth	r2, r3
        dev->calib.par_t2 =
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	841a      	strh	r2, [r3, #32]
        dev->calib.par_t3 = (int8_t)(coeff_array[BME68X_IDX_T3]);
 800276e:	7bbb      	ldrb	r3, [r7, #14]
 8002770:	b25a      	sxtb	r2, r3
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

        /* Pressure related coefficients */
        dev->calib.par_p1 =
            (uint16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_P1_MSB], coeff_array[BME68X_IDX_P1_LSB]));
 8002778:	7c7b      	ldrb	r3, [r7, #17]
 800277a:	b21b      	sxth	r3, r3
 800277c:	021b      	lsls	r3, r3, #8
 800277e:	b21a      	sxth	r2, r3
 8002780:	7c3b      	ldrb	r3, [r7, #16]
 8002782:	b21b      	sxth	r3, r3
 8002784:	4313      	orrs	r3, r2
 8002786:	b21b      	sxth	r3, r3
 8002788:	b29a      	uxth	r2, r3
        dev->calib.par_p1 =
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	849a      	strh	r2, [r3, #36]	@ 0x24
        dev->calib.par_p2 =
            (int16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_P2_MSB], coeff_array[BME68X_IDX_P2_LSB]));
 800278e:	7cfb      	ldrb	r3, [r7, #19]
 8002790:	b21b      	sxth	r3, r3
 8002792:	021b      	lsls	r3, r3, #8
 8002794:	b21a      	sxth	r2, r3
 8002796:	7cbb      	ldrb	r3, [r7, #18]
 8002798:	b21b      	sxth	r3, r3
 800279a:	4313      	orrs	r3, r2
 800279c:	b21a      	sxth	r2, r3
        dev->calib.par_p2 =
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	84da      	strh	r2, [r3, #38]	@ 0x26
        dev->calib.par_p3 = (int8_t)coeff_array[BME68X_IDX_P3];
 80027a2:	7d3b      	ldrb	r3, [r7, #20]
 80027a4:	b25a      	sxtb	r2, r3
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        dev->calib.par_p4 =
            (int16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_P4_MSB], coeff_array[BME68X_IDX_P4_LSB]));
 80027ac:	7dfb      	ldrb	r3, [r7, #23]
 80027ae:	b21b      	sxth	r3, r3
 80027b0:	021b      	lsls	r3, r3, #8
 80027b2:	b21a      	sxth	r2, r3
 80027b4:	7dbb      	ldrb	r3, [r7, #22]
 80027b6:	b21b      	sxth	r3, r3
 80027b8:	4313      	orrs	r3, r2
 80027ba:	b21a      	sxth	r2, r3
        dev->calib.par_p4 =
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	855a      	strh	r2, [r3, #42]	@ 0x2a
        dev->calib.par_p5 =
            (int16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_P5_MSB], coeff_array[BME68X_IDX_P5_LSB]));
 80027c0:	7e7b      	ldrb	r3, [r7, #25]
 80027c2:	b21b      	sxth	r3, r3
 80027c4:	021b      	lsls	r3, r3, #8
 80027c6:	b21a      	sxth	r2, r3
 80027c8:	7e3b      	ldrb	r3, [r7, #24]
 80027ca:	b21b      	sxth	r3, r3
 80027cc:	4313      	orrs	r3, r2
 80027ce:	b21a      	sxth	r2, r3
        dev->calib.par_p5 =
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	859a      	strh	r2, [r3, #44]	@ 0x2c
        dev->calib.par_p6 = (int8_t)(coeff_array[BME68X_IDX_P6]);
 80027d4:	7efb      	ldrb	r3, [r7, #27]
 80027d6:	b25a      	sxtb	r2, r3
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
        dev->calib.par_p7 = (int8_t)(coeff_array[BME68X_IDX_P7]);
 80027de:	7ebb      	ldrb	r3, [r7, #26]
 80027e0:	b25a      	sxtb	r2, r3
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
        dev->calib.par_p8 =
            (int16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_P8_MSB], coeff_array[BME68X_IDX_P8_LSB]));
 80027e8:	7ffb      	ldrb	r3, [r7, #31]
 80027ea:	b21b      	sxth	r3, r3
 80027ec:	021b      	lsls	r3, r3, #8
 80027ee:	b21a      	sxth	r2, r3
 80027f0:	7fbb      	ldrb	r3, [r7, #30]
 80027f2:	b21b      	sxth	r3, r3
 80027f4:	4313      	orrs	r3, r2
 80027f6:	b21a      	sxth	r2, r3
        dev->calib.par_p8 =
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	861a      	strh	r2, [r3, #48]	@ 0x30
        dev->calib.par_p9 =
            (int16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_P9_MSB], coeff_array[BME68X_IDX_P9_LSB]));
 80027fc:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8002800:	b21b      	sxth	r3, r3
 8002802:	021b      	lsls	r3, r3, #8
 8002804:	b21a      	sxth	r2, r3
 8002806:	f897 3020 	ldrb.w	r3, [r7, #32]
 800280a:	b21b      	sxth	r3, r3
 800280c:	4313      	orrs	r3, r2
 800280e:	b21a      	sxth	r2, r3
        dev->calib.par_p9 =
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	865a      	strh	r2, [r3, #50]	@ 0x32
        dev->calib.par_p10 = (uint8_t)(coeff_array[BME68X_IDX_P10]);
 8002814:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        /* Humidity related coefficients */
        dev->calib.par_h1 =
            (uint16_t)(((uint16_t)coeff_array[BME68X_IDX_H1_MSB] << 4) |
 800281e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8002822:	b21b      	sxth	r3, r3
 8002824:	011b      	lsls	r3, r3, #4
 8002826:	b21a      	sxth	r2, r3
                       (coeff_array[BME68X_IDX_H1_LSB] & BME68X_BIT_H1_DATA_MSK));
 8002828:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800282c:	b21b      	sxth	r3, r3
 800282e:	f003 030f 	and.w	r3, r3, #15
 8002832:	b21b      	sxth	r3, r3
            (uint16_t)(((uint16_t)coeff_array[BME68X_IDX_H1_MSB] << 4) |
 8002834:	4313      	orrs	r3, r2
 8002836:	b21b      	sxth	r3, r3
 8002838:	b29a      	uxth	r2, r3
        dev->calib.par_h1 =
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	821a      	strh	r2, [r3, #16]
        dev->calib.par_h2 =
            (uint16_t)(((uint16_t)coeff_array[BME68X_IDX_H2_MSB] << 4) | ((coeff_array[BME68X_IDX_H2_LSB]) >> 4));
 800283e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002842:	b21b      	sxth	r3, r3
 8002844:	011b      	lsls	r3, r3, #4
 8002846:	b21a      	sxth	r2, r3
 8002848:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800284c:	091b      	lsrs	r3, r3, #4
 800284e:	b2db      	uxtb	r3, r3
 8002850:	b21b      	sxth	r3, r3
 8002852:	4313      	orrs	r3, r2
 8002854:	b21b      	sxth	r3, r3
 8002856:	b29a      	uxth	r2, r3
        dev->calib.par_h2 =
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	825a      	strh	r2, [r3, #18]
        dev->calib.par_h3 = (int8_t)coeff_array[BME68X_IDX_H3];
 800285c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002860:	b25a      	sxtb	r2, r3
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	751a      	strb	r2, [r3, #20]
        dev->calib.par_h4 = (int8_t)coeff_array[BME68X_IDX_H4];
 8002866:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800286a:	b25a      	sxtb	r2, r3
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	755a      	strb	r2, [r3, #21]
        dev->calib.par_h5 = (int8_t)coeff_array[BME68X_IDX_H5];
 8002870:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8002874:	b25a      	sxtb	r2, r3
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	759a      	strb	r2, [r3, #22]
        dev->calib.par_h6 = (uint8_t)coeff_array[BME68X_IDX_H6];
 800287a:	f897 2029 	ldrb.w	r2, [r7, #41]	@ 0x29
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	75da      	strb	r2, [r3, #23]
        dev->calib.par_h7 = (int8_t)coeff_array[BME68X_IDX_H7];
 8002882:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8002886:	b25a      	sxtb	r2, r3
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	761a      	strb	r2, [r3, #24]

        /* Gas heater related coefficients */
        dev->calib.par_gh1 = (int8_t)coeff_array[BME68X_IDX_GH1];
 800288c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002890:	b25a      	sxtb	r2, r3
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	765a      	strb	r2, [r3, #25]
        dev->calib.par_gh2 =
            (int16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_GH2_MSB], coeff_array[BME68X_IDX_GH2_LSB]));
 8002896:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800289a:	b21b      	sxth	r3, r3
 800289c:	021b      	lsls	r3, r3, #8
 800289e:	b21a      	sxth	r2, r3
 80028a0:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80028a4:	b21b      	sxth	r3, r3
 80028a6:	4313      	orrs	r3, r2
 80028a8:	b21a      	sxth	r2, r3
        dev->calib.par_gh2 =
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	835a      	strh	r2, [r3, #26]
        dev->calib.par_gh3 = (int8_t)coeff_array[BME68X_IDX_GH3];
 80028ae:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80028b2:	b25a      	sxtb	r2, r3
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	771a      	strb	r2, [r3, #28]

        /* Other coefficients */
        dev->calib.res_heat_range = ((coeff_array[BME68X_IDX_RES_HEAT_RANGE] & BME68X_RHRANGE_MSK) / 16);
 80028b8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80028bc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	da00      	bge.n	80028c6 <get_calib_data+0x1ec>
 80028c4:	330f      	adds	r3, #15
 80028c6:	111b      	asrs	r3, r3, #4
 80028c8:	b2da      	uxtb	r2, r3
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        dev->calib.res_heat_val = (int8_t)coeff_array[BME68X_IDX_RES_HEAT_VAL];
 80028d0:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80028d4:	b25a      	sxtb	r2, r3
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        dev->calib.range_sw_err = ((int8_t)(coeff_array[BME68X_IDX_RANGE_SW_ERR] & BME68X_RSERROR_MSK)) / 16;
 80028dc:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80028e0:	b25b      	sxtb	r3, r3
 80028e2:	111b      	asrs	r3, r3, #4
 80028e4:	b25a      	sxtb	r2, r3
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }

    return rslt;
 80028ec:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 80028f0:	4618      	mov	r0, r3
 80028f2:	3738      	adds	r7, #56	@ 0x38
 80028f4:	46bd      	mov	sp, r7
 80028f6:	bd80      	pop	{r7, pc}

080028f8 <read_variant_id>:

/* This internal API is used to read variant ID information from the register */
static int8_t read_variant_id(struct bme68x_dev *dev)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b084      	sub	sp, #16
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_data = 0;
 8002900:	2300      	movs	r3, #0
 8002902:	73bb      	strb	r3, [r7, #14]

    /* Read variant ID information register */
    rslt = bme68x_get_regs(BME68X_REG_VARIANT_ID, &reg_data, 1, dev);
 8002904:	f107 010e 	add.w	r1, r7, #14
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	2201      	movs	r2, #1
 800290c:	20f0      	movs	r0, #240	@ 0xf0
 800290e:	f7fd fff6 	bl	80008fe <bme68x_get_regs>
 8002912:	4603      	mov	r3, r0
 8002914:	73fb      	strb	r3, [r7, #15]

    if (rslt == BME68X_OK)
 8002916:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800291a:	2b00      	cmp	r3, #0
 800291c:	d103      	bne.n	8002926 <read_variant_id+0x2e>
    {
        dev->variant_id = reg_data;
 800291e:	7bbb      	ldrb	r3, [r7, #14]
 8002920:	461a      	mov	r2, r3
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	609a      	str	r2, [r3, #8]
    }

    return rslt;
 8002926:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800292a:	4618      	mov	r0, r3
 800292c:	3710      	adds	r7, #16
 800292e:	46bd      	mov	sp, r7
 8002930:	bd80      	pop	{r7, pc}

08002932 <pvPortMalloc>:
#endif

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8002932:	b580      	push	{r7, lr}
 8002934:	b084      	sub	sp, #16
 8002936:	af00      	add	r7, sp, #0
 8002938:	6078      	str	r0, [r7, #4]
    void * pvReturn;

    vTaskSuspendAll();
 800293a:	f001 f839 	bl	80039b0 <vTaskSuspendAll>
    {
        pvReturn = malloc( xWantedSize );
 800293e:	6878      	ldr	r0, [r7, #4]
 8002940:	f004 fcca 	bl	80072d8 <malloc>
 8002944:	4603      	mov	r3, r0
 8002946:	60fb      	str	r3, [r7, #12]
        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8002948:	f001 f876 	bl	8003a38 <xTaskResumeAll>
            vApplicationMallocFailedHook();
        }
    }
    #endif

    return pvReturn;
 800294c:	68fb      	ldr	r3, [r7, #12]
}
 800294e:	4618      	mov	r0, r3
 8002950:	3710      	adds	r7, #16
 8002952:	46bd      	mov	sp, r7
 8002954:	bd80      	pop	{r7, pc}

08002956 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8002956:	b580      	push	{r7, lr}
 8002958:	b082      	sub	sp, #8
 800295a:	af00      	add	r7, sp, #0
 800295c:	6078      	str	r0, [r7, #4]
    if( pv != NULL )
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	2b00      	cmp	r3, #0
 8002962:	d006      	beq.n	8002972 <vPortFree+0x1c>
    {
        vTaskSuspendAll();
 8002964:	f001 f824 	bl	80039b0 <vTaskSuspendAll>
        {
            free( pv );
 8002968:	6878      	ldr	r0, [r7, #4]
 800296a:	f004 fcbd 	bl	80072e8 <free>
            traceFREE( pv, 0 );
        }
        ( void ) xTaskResumeAll();
 800296e:	f001 f863 	bl	8003a38 <xTaskResumeAll>
    }
}
 8002972:	bf00      	nop
 8002974:	3708      	adds	r7, #8
 8002976:	46bd      	mov	sp, r7
 8002978:	bd80      	pop	{r7, pc}

0800297a <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800297a:	b480      	push	{r7}
 800297c:	b083      	sub	sp, #12
 800297e:	af00      	add	r7, sp, #0
 8002980:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	f103 0208 	add.w	r2, r3, #8
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	f04f 32ff 	mov.w	r2, #4294967295
 8002992:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	f103 0208 	add.w	r2, r3, #8
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	f103 0208 	add.w	r2, r3, #8
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2200      	movs	r2, #0
 80029ac:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80029ae:	bf00      	nop
 80029b0:	370c      	adds	r7, #12
 80029b2:	46bd      	mov	sp, r7
 80029b4:	bc80      	pop	{r7}
 80029b6:	4770      	bx	lr

080029b8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80029b8:	b480      	push	{r7}
 80029ba:	b083      	sub	sp, #12
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	2200      	movs	r2, #0
 80029c4:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80029c6:	bf00      	nop
 80029c8:	370c      	adds	r7, #12
 80029ca:	46bd      	mov	sp, r7
 80029cc:	bc80      	pop	{r7}
 80029ce:	4770      	bx	lr

080029d0 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 80029d0:	b480      	push	{r7}
 80029d2:	b085      	sub	sp, #20
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
 80029d8:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80029da:	683b      	ldr	r3, [r7, #0]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 80029e0:	68bb      	ldr	r3, [r7, #8]
 80029e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029e6:	d103      	bne.n	80029f0 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	691b      	ldr	r3, [r3, #16]
 80029ec:	60fb      	str	r3, [r7, #12]
 80029ee:	e00c      	b.n	8002a0a <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	3308      	adds	r3, #8
 80029f4:	60fb      	str	r3, [r7, #12]
 80029f6:	e002      	b.n	80029fe <vListInsert+0x2e>
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	685b      	ldr	r3, [r3, #4]
 80029fc:	60fb      	str	r3, [r7, #12]
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	685b      	ldr	r3, [r3, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	68ba      	ldr	r2, [r7, #8]
 8002a06:	429a      	cmp	r2, r3
 8002a08:	d2f6      	bcs.n	80029f8 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	685a      	ldr	r2, [r3, #4]
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002a12:	683b      	ldr	r3, [r7, #0]
 8002a14:	685b      	ldr	r3, [r3, #4]
 8002a16:	683a      	ldr	r2, [r7, #0]
 8002a18:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	68fa      	ldr	r2, [r7, #12]
 8002a1e:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	683a      	ldr	r2, [r7, #0]
 8002a24:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8002a26:	683b      	ldr	r3, [r7, #0]
 8002a28:	687a      	ldr	r2, [r7, #4]
 8002a2a:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	1c5a      	adds	r2, r3, #1
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	601a      	str	r2, [r3, #0]
}
 8002a36:	bf00      	nop
 8002a38:	3714      	adds	r7, #20
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bc80      	pop	{r7}
 8002a3e:	4770      	bx	lr

08002a40 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002a40:	b480      	push	{r7}
 8002a42:	b085      	sub	sp, #20
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	691b      	ldr	r3, [r3, #16]
 8002a4c:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	685b      	ldr	r3, [r3, #4]
 8002a52:	687a      	ldr	r2, [r7, #4]
 8002a54:	6892      	ldr	r2, [r2, #8]
 8002a56:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	689b      	ldr	r3, [r3, #8]
 8002a5c:	687a      	ldr	r2, [r7, #4]
 8002a5e:	6852      	ldr	r2, [r2, #4]
 8002a60:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	685b      	ldr	r3, [r3, #4]
 8002a66:	687a      	ldr	r2, [r7, #4]
 8002a68:	429a      	cmp	r2, r3
 8002a6a:	d103      	bne.n	8002a74 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	689a      	ldr	r2, [r3, #8]
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	2200      	movs	r2, #0
 8002a78:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	1e5a      	subs	r2, r3, #1
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	681b      	ldr	r3, [r3, #0]
}
 8002a88:	4618      	mov	r0, r3
 8002a8a:	3714      	adds	r7, #20
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	bc80      	pop	{r7}
 8002a90:	4770      	bx	lr
	...

08002a94 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8002a94:	b480      	push	{r7}
 8002a96:	b085      	sub	sp, #20
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	60f8      	str	r0, [r7, #12]
 8002a9c:	60b9      	str	r1, [r7, #8]
 8002a9e:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */
    pxTopOfStack--;                                                      /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	3b04      	subs	r3, #4
 8002aa4:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002aac:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	3b04      	subs	r3, #4
 8002ab2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8002ab4:	68bb      	ldr	r3, [r7, #8]
 8002ab6:	f023 0201 	bic.w	r2, r3, #1
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	3b04      	subs	r3, #4
 8002ac2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8002ac4:	4a08      	ldr	r2, [pc, #32]	@ (8002ae8 <pxPortInitialiseStack+0x54>)
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 5;                                                   /* R12, R3, R2 and R1. */
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	3b14      	subs	r3, #20
 8002ace:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters;                        /* R0 */
 8002ad0:	687a      	ldr	r2, [r7, #4]
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 8;                                                   /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	3b20      	subs	r3, #32
 8002ada:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8002adc:	68fb      	ldr	r3, [r7, #12]
}
 8002ade:	4618      	mov	r0, r3
 8002ae0:	3714      	adds	r7, #20
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	bc80      	pop	{r7}
 8002ae6:	4770      	bx	lr
 8002ae8:	08002aed 	.word	0x08002aed

08002aec <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8002aec:	b480      	push	{r7}
 8002aee:	b085      	sub	sp, #20
 8002af0:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0UL;
 8002af2:	2300      	movs	r3, #0
 8002af4:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8002af6:	4b12      	ldr	r3, [pc, #72]	@ (8002b40 <prvTaskExitError+0x54>)
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002afe:	d00b      	beq.n	8002b18 <prvTaskExitError+0x2c>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 8002b00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b04:	f383 8811 	msr	BASEPRI, r3
 8002b08:	f3bf 8f6f 	isb	sy
 8002b0c:	f3bf 8f4f 	dsb	sy
 8002b10:	60fb      	str	r3, [r7, #12]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 8002b12:	bf00      	nop
 8002b14:	bf00      	nop
 8002b16:	e7fd      	b.n	8002b14 <prvTaskExitError+0x28>
        __asm volatile
 8002b18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b1c:	f383 8811 	msr	BASEPRI, r3
 8002b20:	f3bf 8f6f 	isb	sy
 8002b24:	f3bf 8f4f 	dsb	sy
 8002b28:	60bb      	str	r3, [r7, #8]
    }
 8002b2a:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8002b2c:	bf00      	nop
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d0fc      	beq.n	8002b2e <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8002b34:	bf00      	nop
 8002b36:	bf00      	nop
 8002b38:	3714      	adds	r7, #20
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	bc80      	pop	{r7}
 8002b3e:	4770      	bx	lr
 8002b40:	20000000 	.word	0x20000000
	...

08002b50 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8002b50:	4b07      	ldr	r3, [pc, #28]	@ (8002b70 <pxCurrentTCBConst2>)
 8002b52:	6819      	ldr	r1, [r3, #0]
 8002b54:	6808      	ldr	r0, [r1, #0]
 8002b56:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8002b5a:	f380 8809 	msr	PSP, r0
 8002b5e:	f3bf 8f6f 	isb	sy
 8002b62:	f04f 0000 	mov.w	r0, #0
 8002b66:	f380 8811 	msr	BASEPRI, r0
 8002b6a:	f04e 0e0d 	orr.w	lr, lr, #13
 8002b6e:	4770      	bx	lr

08002b70 <pxCurrentTCBConst2>:
 8002b70:	200000dc 	.word	0x200000dc
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8002b74:	bf00      	nop
 8002b76:	bf00      	nop

08002b78 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
    __asm volatile (
 8002b78:	4806      	ldr	r0, [pc, #24]	@ (8002b94 <prvPortStartFirstTask+0x1c>)
 8002b7a:	6800      	ldr	r0, [r0, #0]
 8002b7c:	6800      	ldr	r0, [r0, #0]
 8002b7e:	f380 8808 	msr	MSP, r0
 8002b82:	b662      	cpsie	i
 8002b84:	b661      	cpsie	f
 8002b86:	f3bf 8f4f 	dsb	sy
 8002b8a:	f3bf 8f6f 	isb	sy
 8002b8e:	df00      	svc	0
 8002b90:	bf00      	nop
 8002b92:	0000      	.short	0x0000
 8002b94:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8002b98:	bf00      	nop
 8002b9a:	bf00      	nop

08002b9c <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b084      	sub	sp, #16
 8002ba0:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint32_t ulOriginalPriority;
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8002ba2:	4b32      	ldr	r3, [pc, #200]	@ (8002c6c <xPortStartScheduler+0xd0>)
 8002ba4:	60fb      	str	r3, [r7, #12]
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ulOriginalPriority = *pucFirstUserPriorityRegister;
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	781b      	ldrb	r3, [r3, #0]
 8002baa:	b2db      	uxtb	r3, r3
 8002bac:	607b      	str	r3, [r7, #4]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	22ff      	movs	r2, #255	@ 0xff
 8002bb2:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	781b      	ldrb	r3, [r3, #0]
 8002bb8:	b2db      	uxtb	r3, r3
 8002bba:	70fb      	strb	r3, [r7, #3]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8002bbc:	78fb      	ldrb	r3, [r7, #3]
 8002bbe:	b2db      	uxtb	r3, r3
 8002bc0:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002bc4:	b2da      	uxtb	r2, r3
 8002bc6:	4b2a      	ldr	r3, [pc, #168]	@ (8002c70 <xPortStartScheduler+0xd4>)
 8002bc8:	701a      	strb	r2, [r3, #0]

        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */
        ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8002bca:	4b2a      	ldr	r3, [pc, #168]	@ (8002c74 <xPortStartScheduler+0xd8>)
 8002bcc:	2207      	movs	r2, #7
 8002bce:	601a      	str	r2, [r3, #0]

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002bd0:	e009      	b.n	8002be6 <xPortStartScheduler+0x4a>
        {
            ulMaxPRIGROUPValue--;
 8002bd2:	4b28      	ldr	r3, [pc, #160]	@ (8002c74 <xPortStartScheduler+0xd8>)
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	3b01      	subs	r3, #1
 8002bd8:	4a26      	ldr	r2, [pc, #152]	@ (8002c74 <xPortStartScheduler+0xd8>)
 8002bda:	6013      	str	r3, [r2, #0]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8002bdc:	78fb      	ldrb	r3, [r7, #3]
 8002bde:	b2db      	uxtb	r3, r3
 8002be0:	005b      	lsls	r3, r3, #1
 8002be2:	b2db      	uxtb	r3, r3
 8002be4:	70fb      	strb	r3, [r7, #3]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002be6:	78fb      	ldrb	r3, [r7, #3]
 8002be8:	b2db      	uxtb	r3, r3
 8002bea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002bee:	2b80      	cmp	r3, #128	@ 0x80
 8002bf0:	d0ef      	beq.n	8002bd2 <xPortStartScheduler+0x36>
        #ifdef configPRIO_BITS
        {
            /* Check the FreeRTOS configuration that defines the number of
             * priority bits matches the number of priority bits actually queried
             * from the hardware. */
            configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8002bf2:	4b20      	ldr	r3, [pc, #128]	@ (8002c74 <xPortStartScheduler+0xd8>)
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f1c3 0307 	rsb	r3, r3, #7
 8002bfa:	2b04      	cmp	r3, #4
 8002bfc:	d00b      	beq.n	8002c16 <xPortStartScheduler+0x7a>
        __asm volatile
 8002bfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c02:	f383 8811 	msr	BASEPRI, r3
 8002c06:	f3bf 8f6f 	isb	sy
 8002c0a:	f3bf 8f4f 	dsb	sy
 8002c0e:	60bb      	str	r3, [r7, #8]
    }
 8002c10:	bf00      	nop
 8002c12:	bf00      	nop
 8002c14:	e7fd      	b.n	8002c12 <xPortStartScheduler+0x76>
        }
        #endif

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8002c16:	4b17      	ldr	r3, [pc, #92]	@ (8002c74 <xPortStartScheduler+0xd8>)
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	021b      	lsls	r3, r3, #8
 8002c1c:	4a15      	ldr	r2, [pc, #84]	@ (8002c74 <xPortStartScheduler+0xd8>)
 8002c1e:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8002c20:	4b14      	ldr	r3, [pc, #80]	@ (8002c74 <xPortStartScheduler+0xd8>)
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002c28:	4a12      	ldr	r2, [pc, #72]	@ (8002c74 <xPortStartScheduler+0xd8>)
 8002c2a:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ulOriginalPriority;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	b2da      	uxtb	r2, r3
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8002c34:	4b10      	ldr	r3, [pc, #64]	@ (8002c78 <xPortStartScheduler+0xdc>)
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	4a0f      	ldr	r2, [pc, #60]	@ (8002c78 <xPortStartScheduler+0xdc>)
 8002c3a:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002c3e:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8002c40:	4b0d      	ldr	r3, [pc, #52]	@ (8002c78 <xPortStartScheduler+0xdc>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	4a0c      	ldr	r2, [pc, #48]	@ (8002c78 <xPortStartScheduler+0xdc>)
 8002c46:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8002c4a:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8002c4c:	f000 f988 	bl	8002f60 <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8002c50:	4b0a      	ldr	r3, [pc, #40]	@ (8002c7c <xPortStartScheduler+0xe0>)
 8002c52:	2200      	movs	r2, #0
 8002c54:	601a      	str	r2, [r3, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8002c56:	f7ff ff8f 	bl	8002b78 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8002c5a:	f001 f96f 	bl	8003f3c <vTaskSwitchContext>
    prvTaskExitError();
 8002c5e:	f7ff ff45 	bl	8002aec <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8002c62:	2300      	movs	r3, #0
}
 8002c64:	4618      	mov	r0, r3
 8002c66:	3710      	adds	r7, #16
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	bd80      	pop	{r7, pc}
 8002c6c:	e000e400 	.word	0xe000e400
 8002c70:	20000094 	.word	0x20000094
 8002c74:	20000098 	.word	0x20000098
 8002c78:	e000ed20 	.word	0xe000ed20
 8002c7c:	20000000 	.word	0x20000000

08002c80 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8002c80:	b480      	push	{r7}
 8002c82:	b083      	sub	sp, #12
 8002c84:	af00      	add	r7, sp, #0
        __asm volatile
 8002c86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c8a:	f383 8811 	msr	BASEPRI, r3
 8002c8e:	f3bf 8f6f 	isb	sy
 8002c92:	f3bf 8f4f 	dsb	sy
 8002c96:	607b      	str	r3, [r7, #4]
    }
 8002c98:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8002c9a:	4b0f      	ldr	r3, [pc, #60]	@ (8002cd8 <vPortEnterCritical+0x58>)
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	3301      	adds	r3, #1
 8002ca0:	4a0d      	ldr	r2, [pc, #52]	@ (8002cd8 <vPortEnterCritical+0x58>)
 8002ca2:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8002ca4:	4b0c      	ldr	r3, [pc, #48]	@ (8002cd8 <vPortEnterCritical+0x58>)
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	2b01      	cmp	r3, #1
 8002caa:	d110      	bne.n	8002cce <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8002cac:	4b0b      	ldr	r3, [pc, #44]	@ (8002cdc <vPortEnterCritical+0x5c>)
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	b2db      	uxtb	r3, r3
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d00b      	beq.n	8002cce <vPortEnterCritical+0x4e>
        __asm volatile
 8002cb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002cba:	f383 8811 	msr	BASEPRI, r3
 8002cbe:	f3bf 8f6f 	isb	sy
 8002cc2:	f3bf 8f4f 	dsb	sy
 8002cc6:	603b      	str	r3, [r7, #0]
    }
 8002cc8:	bf00      	nop
 8002cca:	bf00      	nop
 8002ccc:	e7fd      	b.n	8002cca <vPortEnterCritical+0x4a>
    }
}
 8002cce:	bf00      	nop
 8002cd0:	370c      	adds	r7, #12
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	bc80      	pop	{r7}
 8002cd6:	4770      	bx	lr
 8002cd8:	20000000 	.word	0x20000000
 8002cdc:	e000ed04 	.word	0xe000ed04

08002ce0 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8002ce0:	b480      	push	{r7}
 8002ce2:	b083      	sub	sp, #12
 8002ce4:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8002ce6:	4b12      	ldr	r3, [pc, #72]	@ (8002d30 <vPortExitCritical+0x50>)
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d10b      	bne.n	8002d06 <vPortExitCritical+0x26>
        __asm volatile
 8002cee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002cf2:	f383 8811 	msr	BASEPRI, r3
 8002cf6:	f3bf 8f6f 	isb	sy
 8002cfa:	f3bf 8f4f 	dsb	sy
 8002cfe:	607b      	str	r3, [r7, #4]
    }
 8002d00:	bf00      	nop
 8002d02:	bf00      	nop
 8002d04:	e7fd      	b.n	8002d02 <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8002d06:	4b0a      	ldr	r3, [pc, #40]	@ (8002d30 <vPortExitCritical+0x50>)
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	3b01      	subs	r3, #1
 8002d0c:	4a08      	ldr	r2, [pc, #32]	@ (8002d30 <vPortExitCritical+0x50>)
 8002d0e:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8002d10:	4b07      	ldr	r3, [pc, #28]	@ (8002d30 <vPortExitCritical+0x50>)
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d105      	bne.n	8002d24 <vPortExitCritical+0x44>
 8002d18:	2300      	movs	r3, #0
 8002d1a:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8002d22:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8002d24:	bf00      	nop
 8002d26:	370c      	adds	r7, #12
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	bc80      	pop	{r7}
 8002d2c:	4770      	bx	lr
 8002d2e:	bf00      	nop
 8002d30:	20000000 	.word	0x20000000
	...

08002d40 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8002d40:	f3ef 8009 	mrs	r0, PSP
 8002d44:	f3bf 8f6f 	isb	sy
 8002d48:	4b0d      	ldr	r3, [pc, #52]	@ (8002d80 <pxCurrentTCBConst>)
 8002d4a:	681a      	ldr	r2, [r3, #0]
 8002d4c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8002d50:	6010      	str	r0, [r2, #0]
 8002d52:	e92d 4008 	stmdb	sp!, {r3, lr}
 8002d56:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8002d5a:	f380 8811 	msr	BASEPRI, r0
 8002d5e:	f001 f8ed 	bl	8003f3c <vTaskSwitchContext>
 8002d62:	f04f 0000 	mov.w	r0, #0
 8002d66:	f380 8811 	msr	BASEPRI, r0
 8002d6a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8002d6e:	6819      	ldr	r1, [r3, #0]
 8002d70:	6808      	ldr	r0, [r1, #0]
 8002d72:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8002d76:	f380 8809 	msr	PSP, r0
 8002d7a:	f3bf 8f6f 	isb	sy
 8002d7e:	4770      	bx	lr

08002d80 <pxCurrentTCBConst>:
 8002d80:	200000dc 	.word	0x200000dc
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8002d84:	bf00      	nop
 8002d86:	bf00      	nop

08002d88 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b082      	sub	sp, #8
 8002d8c:	af00      	add	r7, sp, #0
        __asm volatile
 8002d8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d92:	f383 8811 	msr	BASEPRI, r3
 8002d96:	f3bf 8f6f 	isb	sy
 8002d9a:	f3bf 8f4f 	dsb	sy
 8002d9e:	607b      	str	r3, [r7, #4]
    }
 8002da0:	bf00      	nop
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8002da2:	f000 ffb3 	bl	8003d0c <xTaskIncrementTick>
 8002da6:	4603      	mov	r3, r0
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d003      	beq.n	8002db4 <SysTick_Handler+0x2c>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8002dac:	4b06      	ldr	r3, [pc, #24]	@ (8002dc8 <SysTick_Handler+0x40>)
 8002dae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002db2:	601a      	str	r2, [r3, #0]
 8002db4:	2300      	movs	r3, #0
 8002db6:	603b      	str	r3, [r7, #0]
        __asm volatile
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	f383 8811 	msr	BASEPRI, r3
    }
 8002dbe:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 8002dc0:	bf00      	nop
 8002dc2:	3708      	adds	r7, #8
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	bd80      	pop	{r7, pc}
 8002dc8:	e000ed04 	.word	0xe000ed04

08002dcc <vPortSuppressTicksAndSleep>:
/*-----------------------------------------------------------*/

#if ( configUSE_TICKLESS_IDLE == 1 )

    __attribute__( ( weak ) ) void vPortSuppressTicksAndSleep( TickType_t xExpectedIdleTime )
    {
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b088      	sub	sp, #32
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
        uint32_t ulReloadValue, ulCompleteTickPeriods, ulCompletedSysTickDecrements, ulSysTickDecrementsLeft;
        TickType_t xModifiableIdleTime;

        /* Make sure the SysTick reload value does not overflow the counter. */
        if( xExpectedIdleTime > xMaximumPossibleSuppressedTicks )
 8002dd4:	4b5b      	ldr	r3, [pc, #364]	@ (8002f44 <vPortSuppressTicksAndSleep+0x178>)
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	687a      	ldr	r2, [r7, #4]
 8002dda:	429a      	cmp	r2, r3
 8002ddc:	d902      	bls.n	8002de4 <vPortSuppressTicksAndSleep+0x18>
        {
            xExpectedIdleTime = xMaximumPossibleSuppressedTicks;
 8002dde:	4b59      	ldr	r3, [pc, #356]	@ (8002f44 <vPortSuppressTicksAndSleep+0x178>)
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	607b      	str	r3, [r7, #4]
        }

        /* Enter a critical section but don't use the taskENTER_CRITICAL()
         * method as that will mask interrupts that should exit sleep mode. */
        __asm volatile ( "cpsid i" ::: "memory" );
 8002de4:	b672      	cpsid	i
        __asm volatile ( "dsb" );
 8002de6:	f3bf 8f4f 	dsb	sy
        __asm volatile ( "isb" );
 8002dea:	f3bf 8f6f 	isb	sy

        /* If a context switch is pending or a task is waiting for the scheduler
         * to be unsuspended then abandon the low power entry. */
        if( eTaskConfirmSleepModeStatus() == eAbortSleep )
 8002dee:	f001 fb11 	bl	8004414 <eTaskConfirmSleepModeStatus>
 8002df2:	4603      	mov	r3, r0
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d101      	bne.n	8002dfc <vPortSuppressTicksAndSleep+0x30>
        {
            /* Re-enable interrupts - see comments above the cpsid instruction
             * above. */
            __asm volatile ( "cpsie i" ::: "memory" );
 8002df8:	b662      	cpsie	i
            vTaskStepTick( ulCompleteTickPeriods );

            /* Exit with interrupts enabled. */
            __asm volatile ( "cpsie i" ::: "memory" );
        }
    }
 8002dfa:	e09e      	b.n	8002f3a <vPortSuppressTicksAndSleep+0x16e>
            portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT );
 8002dfc:	4b52      	ldr	r3, [pc, #328]	@ (8002f48 <vPortSuppressTicksAndSleep+0x17c>)
 8002dfe:	2206      	movs	r2, #6
 8002e00:	601a      	str	r2, [r3, #0]
            ulSysTickDecrementsLeft = portNVIC_SYSTICK_CURRENT_VALUE_REG;
 8002e02:	4b52      	ldr	r3, [pc, #328]	@ (8002f4c <vPortSuppressTicksAndSleep+0x180>)
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	617b      	str	r3, [r7, #20]
            if( ulSysTickDecrementsLeft == 0 )
 8002e08:	697b      	ldr	r3, [r7, #20]
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d102      	bne.n	8002e14 <vPortSuppressTicksAndSleep+0x48>
                ulSysTickDecrementsLeft = ulTimerCountsForOneTick;
 8002e0e:	4b50      	ldr	r3, [pc, #320]	@ (8002f50 <vPortSuppressTicksAndSleep+0x184>)
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	617b      	str	r3, [r7, #20]
            ulReloadValue = ulSysTickDecrementsLeft + ( ulTimerCountsForOneTick * ( xExpectedIdleTime - 1UL ) );
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	3b01      	subs	r3, #1
 8002e18:	4a4d      	ldr	r2, [pc, #308]	@ (8002f50 <vPortSuppressTicksAndSleep+0x184>)
 8002e1a:	6812      	ldr	r2, [r2, #0]
 8002e1c:	fb02 f303 	mul.w	r3, r2, r3
 8002e20:	697a      	ldr	r2, [r7, #20]
 8002e22:	4413      	add	r3, r2
 8002e24:	61fb      	str	r3, [r7, #28]
            if( ( portNVIC_INT_CTRL_REG & portNVIC_PEND_SYSTICK_SET_BIT ) != 0 )
 8002e26:	4b4b      	ldr	r3, [pc, #300]	@ (8002f54 <vPortSuppressTicksAndSleep+0x188>)
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d008      	beq.n	8002e44 <vPortSuppressTicksAndSleep+0x78>
                portNVIC_INT_CTRL_REG = portNVIC_PEND_SYSTICK_CLEAR_BIT;
 8002e32:	4b48      	ldr	r3, [pc, #288]	@ (8002f54 <vPortSuppressTicksAndSleep+0x188>)
 8002e34:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002e38:	601a      	str	r2, [r3, #0]
                ulReloadValue -= ulTimerCountsForOneTick;
 8002e3a:	4b45      	ldr	r3, [pc, #276]	@ (8002f50 <vPortSuppressTicksAndSleep+0x184>)
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	69fa      	ldr	r2, [r7, #28]
 8002e40:	1ad3      	subs	r3, r2, r3
 8002e42:	61fb      	str	r3, [r7, #28]
            if( ulReloadValue > ulStoppedTimerCompensation )
 8002e44:	4b44      	ldr	r3, [pc, #272]	@ (8002f58 <vPortSuppressTicksAndSleep+0x18c>)
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	69fa      	ldr	r2, [r7, #28]
 8002e4a:	429a      	cmp	r2, r3
 8002e4c:	d904      	bls.n	8002e58 <vPortSuppressTicksAndSleep+0x8c>
                ulReloadValue -= ulStoppedTimerCompensation;
 8002e4e:	4b42      	ldr	r3, [pc, #264]	@ (8002f58 <vPortSuppressTicksAndSleep+0x18c>)
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	69fa      	ldr	r2, [r7, #28]
 8002e54:	1ad3      	subs	r3, r2, r3
 8002e56:	61fb      	str	r3, [r7, #28]
            portNVIC_SYSTICK_LOAD_REG = ulReloadValue;
 8002e58:	4a40      	ldr	r2, [pc, #256]	@ (8002f5c <vPortSuppressTicksAndSleep+0x190>)
 8002e5a:	69fb      	ldr	r3, [r7, #28]
 8002e5c:	6013      	str	r3, [r2, #0]
            portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8002e5e:	4b3b      	ldr	r3, [pc, #236]	@ (8002f4c <vPortSuppressTicksAndSleep+0x180>)
 8002e60:	2200      	movs	r2, #0
 8002e62:	601a      	str	r2, [r3, #0]
            portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 8002e64:	4b38      	ldr	r3, [pc, #224]	@ (8002f48 <vPortSuppressTicksAndSleep+0x17c>)
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	4a37      	ldr	r2, [pc, #220]	@ (8002f48 <vPortSuppressTicksAndSleep+0x17c>)
 8002e6a:	f043 0301 	orr.w	r3, r3, #1
 8002e6e:	6013      	str	r3, [r2, #0]
            xModifiableIdleTime = xExpectedIdleTime;
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	60fb      	str	r3, [r7, #12]
            if( xModifiableIdleTime > 0 )
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d004      	beq.n	8002e84 <vPortSuppressTicksAndSleep+0xb8>
                __asm volatile ( "dsb" ::: "memory" );
 8002e7a:	f3bf 8f4f 	dsb	sy
                __asm volatile ( "wfi" );
 8002e7e:	bf30      	wfi
                __asm volatile ( "isb" );
 8002e80:	f3bf 8f6f 	isb	sy
            __asm volatile ( "cpsie i" ::: "memory" );
 8002e84:	b662      	cpsie	i
            __asm volatile ( "dsb" );
 8002e86:	f3bf 8f4f 	dsb	sy
            __asm volatile ( "isb" );
 8002e8a:	f3bf 8f6f 	isb	sy
            __asm volatile ( "cpsid i" ::: "memory" );
 8002e8e:	b672      	cpsid	i
            __asm volatile ( "dsb" );
 8002e90:	f3bf 8f4f 	dsb	sy
            __asm volatile ( "isb" );
 8002e94:	f3bf 8f6f 	isb	sy
            portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT );
 8002e98:	4b2b      	ldr	r3, [pc, #172]	@ (8002f48 <vPortSuppressTicksAndSleep+0x17c>)
 8002e9a:	2206      	movs	r2, #6
 8002e9c:	601a      	str	r2, [r3, #0]
            if( ( portNVIC_SYSTICK_CTRL_REG & portNVIC_SYSTICK_COUNT_FLAG_BIT ) != 0 )
 8002e9e:	4b2a      	ldr	r3, [pc, #168]	@ (8002f48 <vPortSuppressTicksAndSleep+0x17c>)
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d01d      	beq.n	8002ee6 <vPortSuppressTicksAndSleep+0x11a>
                ulCalculatedLoadValue = ( ulTimerCountsForOneTick - 1UL ) - ( ulReloadValue - portNVIC_SYSTICK_CURRENT_VALUE_REG );
 8002eaa:	4b29      	ldr	r3, [pc, #164]	@ (8002f50 <vPortSuppressTicksAndSleep+0x184>)
 8002eac:	681a      	ldr	r2, [r3, #0]
 8002eae:	4b27      	ldr	r3, [pc, #156]	@ (8002f4c <vPortSuppressTicksAndSleep+0x180>)
 8002eb0:	6819      	ldr	r1, [r3, #0]
 8002eb2:	69fb      	ldr	r3, [r7, #28]
 8002eb4:	1acb      	subs	r3, r1, r3
 8002eb6:	4413      	add	r3, r2
 8002eb8:	3b01      	subs	r3, #1
 8002eba:	613b      	str	r3, [r7, #16]
                if( ( ulCalculatedLoadValue <= ulStoppedTimerCompensation ) || ( ulCalculatedLoadValue > ulTimerCountsForOneTick ) )
 8002ebc:	4b26      	ldr	r3, [pc, #152]	@ (8002f58 <vPortSuppressTicksAndSleep+0x18c>)
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	693a      	ldr	r2, [r7, #16]
 8002ec2:	429a      	cmp	r2, r3
 8002ec4:	d904      	bls.n	8002ed0 <vPortSuppressTicksAndSleep+0x104>
 8002ec6:	4b22      	ldr	r3, [pc, #136]	@ (8002f50 <vPortSuppressTicksAndSleep+0x184>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	693a      	ldr	r2, [r7, #16]
 8002ecc:	429a      	cmp	r2, r3
 8002ece:	d903      	bls.n	8002ed8 <vPortSuppressTicksAndSleep+0x10c>
                    ulCalculatedLoadValue = ( ulTimerCountsForOneTick - 1UL );
 8002ed0:	4b1f      	ldr	r3, [pc, #124]	@ (8002f50 <vPortSuppressTicksAndSleep+0x184>)
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	3b01      	subs	r3, #1
 8002ed6:	613b      	str	r3, [r7, #16]
                portNVIC_SYSTICK_LOAD_REG = ulCalculatedLoadValue;
 8002ed8:	4a20      	ldr	r2, [pc, #128]	@ (8002f5c <vPortSuppressTicksAndSleep+0x190>)
 8002eda:	693b      	ldr	r3, [r7, #16]
 8002edc:	6013      	str	r3, [r2, #0]
                ulCompleteTickPeriods = xExpectedIdleTime - 1UL;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	3b01      	subs	r3, #1
 8002ee2:	61bb      	str	r3, [r7, #24]
 8002ee4:	e01a      	b.n	8002f1c <vPortSuppressTicksAndSleep+0x150>
                ulSysTickDecrementsLeft = portNVIC_SYSTICK_CURRENT_VALUE_REG;
 8002ee6:	4b19      	ldr	r3, [pc, #100]	@ (8002f4c <vPortSuppressTicksAndSleep+0x180>)
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	617b      	str	r3, [r7, #20]
                ulCompletedSysTickDecrements = ( xExpectedIdleTime * ulTimerCountsForOneTick ) - ulSysTickDecrementsLeft;
 8002eec:	4b18      	ldr	r3, [pc, #96]	@ (8002f50 <vPortSuppressTicksAndSleep+0x184>)
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	687a      	ldr	r2, [r7, #4]
 8002ef2:	fb03 f202 	mul.w	r2, r3, r2
 8002ef6:	697b      	ldr	r3, [r7, #20]
 8002ef8:	1ad3      	subs	r3, r2, r3
 8002efa:	60bb      	str	r3, [r7, #8]
                ulCompleteTickPeriods = ulCompletedSysTickDecrements / ulTimerCountsForOneTick;
 8002efc:	4b14      	ldr	r3, [pc, #80]	@ (8002f50 <vPortSuppressTicksAndSleep+0x184>)
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	68ba      	ldr	r2, [r7, #8]
 8002f02:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f06:	61bb      	str	r3, [r7, #24]
                portNVIC_SYSTICK_LOAD_REG = ( ( ulCompleteTickPeriods + 1UL ) * ulTimerCountsForOneTick ) - ulCompletedSysTickDecrements;
 8002f08:	69bb      	ldr	r3, [r7, #24]
 8002f0a:	3301      	adds	r3, #1
 8002f0c:	4a10      	ldr	r2, [pc, #64]	@ (8002f50 <vPortSuppressTicksAndSleep+0x184>)
 8002f0e:	6812      	ldr	r2, [r2, #0]
 8002f10:	fb03 f202 	mul.w	r2, r3, r2
 8002f14:	4911      	ldr	r1, [pc, #68]	@ (8002f5c <vPortSuppressTicksAndSleep+0x190>)
 8002f16:	68bb      	ldr	r3, [r7, #8]
 8002f18:	1ad3      	subs	r3, r2, r3
 8002f1a:	600b      	str	r3, [r1, #0]
            portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8002f1c:	4b0b      	ldr	r3, [pc, #44]	@ (8002f4c <vPortSuppressTicksAndSleep+0x180>)
 8002f1e:	2200      	movs	r2, #0
 8002f20:	601a      	str	r2, [r3, #0]
            portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
 8002f22:	4b09      	ldr	r3, [pc, #36]	@ (8002f48 <vPortSuppressTicksAndSleep+0x17c>)
 8002f24:	2207      	movs	r2, #7
 8002f26:	601a      	str	r2, [r3, #0]
                portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;
 8002f28:	4b09      	ldr	r3, [pc, #36]	@ (8002f50 <vPortSuppressTicksAndSleep+0x184>)
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	4a0b      	ldr	r2, [pc, #44]	@ (8002f5c <vPortSuppressTicksAndSleep+0x190>)
 8002f2e:	3b01      	subs	r3, #1
 8002f30:	6013      	str	r3, [r2, #0]
            vTaskStepTick( ulCompleteTickPeriods );
 8002f32:	69b8      	ldr	r0, [r7, #24]
 8002f34:	f000 fe8c 	bl	8003c50 <vTaskStepTick>
            __asm volatile ( "cpsie i" ::: "memory" );
 8002f38:	b662      	cpsie	i
    }
 8002f3a:	bf00      	nop
 8002f3c:	3720      	adds	r7, #32
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	bd80      	pop	{r7, pc}
 8002f42:	bf00      	nop
 8002f44:	2000008c 	.word	0x2000008c
 8002f48:	e000e010 	.word	0xe000e010
 8002f4c:	e000e018 	.word	0xe000e018
 8002f50:	20000088 	.word	0x20000088
 8002f54:	e000ed04 	.word	0xe000ed04
 8002f58:	20000090 	.word	0x20000090
 8002f5c:	e000e014 	.word	0xe000e014

08002f60 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 8002f60:	b480      	push	{r7}
 8002f62:	af00      	add	r7, sp, #0
    /* Calculate the constants required to configure the tick interrupt. */
    #if ( configUSE_TICKLESS_IDLE == 1 )
    {
        ulTimerCountsForOneTick = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ );
 8002f64:	4b14      	ldr	r3, [pc, #80]	@ (8002fb8 <vPortSetupTimerInterrupt+0x58>)
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	4a14      	ldr	r2, [pc, #80]	@ (8002fbc <vPortSetupTimerInterrupt+0x5c>)
 8002f6a:	fba2 2303 	umull	r2, r3, r2, r3
 8002f6e:	099b      	lsrs	r3, r3, #6
 8002f70:	4a13      	ldr	r2, [pc, #76]	@ (8002fc0 <vPortSetupTimerInterrupt+0x60>)
 8002f72:	6013      	str	r3, [r2, #0]
        xMaximumPossibleSuppressedTicks = portMAX_24_BIT_NUMBER / ulTimerCountsForOneTick;
 8002f74:	4b12      	ldr	r3, [pc, #72]	@ (8002fc0 <vPortSetupTimerInterrupt+0x60>)
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f06f 427f 	mvn.w	r2, #4278190080	@ 0xff000000
 8002f7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f80:	4a10      	ldr	r2, [pc, #64]	@ (8002fc4 <vPortSetupTimerInterrupt+0x64>)
 8002f82:	6013      	str	r3, [r2, #0]
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
 8002f84:	4b10      	ldr	r3, [pc, #64]	@ (8002fc8 <vPortSetupTimerInterrupt+0x68>)
 8002f86:	225e      	movs	r2, #94	@ 0x5e
 8002f88:	601a      	str	r2, [r3, #0]
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8002f8a:	4b10      	ldr	r3, [pc, #64]	@ (8002fcc <vPortSetupTimerInterrupt+0x6c>)
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8002f90:	4b0f      	ldr	r3, [pc, #60]	@ (8002fd0 <vPortSetupTimerInterrupt+0x70>)
 8002f92:	2200      	movs	r2, #0
 8002f94:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8002f96:	4b08      	ldr	r3, [pc, #32]	@ (8002fb8 <vPortSetupTimerInterrupt+0x58>)
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	4a08      	ldr	r2, [pc, #32]	@ (8002fbc <vPortSetupTimerInterrupt+0x5c>)
 8002f9c:	fba2 2303 	umull	r2, r3, r2, r3
 8002fa0:	099b      	lsrs	r3, r3, #6
 8002fa2:	4a0c      	ldr	r2, [pc, #48]	@ (8002fd4 <vPortSetupTimerInterrupt+0x74>)
 8002fa4:	3b01      	subs	r3, #1
 8002fa6:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8002fa8:	4b08      	ldr	r3, [pc, #32]	@ (8002fcc <vPortSetupTimerInterrupt+0x6c>)
 8002faa:	2207      	movs	r2, #7
 8002fac:	601a      	str	r2, [r3, #0]
}
 8002fae:	bf00      	nop
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	bc80      	pop	{r7}
 8002fb4:	4770      	bx	lr
 8002fb6:	bf00      	nop
 8002fb8:	20000004 	.word	0x20000004
 8002fbc:	10624dd3 	.word	0x10624dd3
 8002fc0:	20000088 	.word	0x20000088
 8002fc4:	2000008c 	.word	0x2000008c
 8002fc8:	20000090 	.word	0x20000090
 8002fcc:	e000e010 	.word	0xe000e010
 8002fd0:	e000e018 	.word	0xe000e018
 8002fd4:	e000e014 	.word	0xe000e014

08002fd8 <xQueueGenericReset>:
    }
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	b086      	sub	sp, #24
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]
 8002fe0:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 8002fe2:	2301      	movs	r3, #1
 8002fe4:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	613b      	str	r3, [r7, #16]

    configASSERT( pxQueue );
 8002fea:	693b      	ldr	r3, [r7, #16]
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d10b      	bne.n	8003008 <xQueueGenericReset+0x30>
        __asm volatile
 8002ff0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ff4:	f383 8811 	msr	BASEPRI, r3
 8002ff8:	f3bf 8f6f 	isb	sy
 8002ffc:	f3bf 8f4f 	dsb	sy
 8003000:	60fb      	str	r3, [r7, #12]
    }
 8003002:	bf00      	nop
 8003004:	bf00      	nop
 8003006:	e7fd      	b.n	8003004 <xQueueGenericReset+0x2c>

    if( ( pxQueue != NULL ) &&
 8003008:	693b      	ldr	r3, [r7, #16]
 800300a:	2b00      	cmp	r3, #0
 800300c:	d05d      	beq.n	80030ca <xQueueGenericReset+0xf2>
        ( pxQueue->uxLength >= 1U ) &&
 800300e:	693b      	ldr	r3, [r7, #16]
 8003010:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    if( ( pxQueue != NULL ) &&
 8003012:	2b00      	cmp	r3, #0
 8003014:	d059      	beq.n	80030ca <xQueueGenericReset+0xf2>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 8003016:	693b      	ldr	r3, [r7, #16]
 8003018:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800301a:	693b      	ldr	r3, [r7, #16]
 800301c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800301e:	2100      	movs	r1, #0
 8003020:	fba3 2302 	umull	r2, r3, r3, r2
 8003024:	2b00      	cmp	r3, #0
 8003026:	d000      	beq.n	800302a <xQueueGenericReset+0x52>
 8003028:	2101      	movs	r1, #1
 800302a:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 800302c:	2b00      	cmp	r3, #0
 800302e:	d14c      	bne.n	80030ca <xQueueGenericReset+0xf2>
    {
        taskENTER_CRITICAL();
 8003030:	f7ff fe26 	bl	8002c80 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003034:	693b      	ldr	r3, [r7, #16]
 8003036:	681a      	ldr	r2, [r3, #0]
 8003038:	693b      	ldr	r3, [r7, #16]
 800303a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800303c:	6939      	ldr	r1, [r7, #16]
 800303e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003040:	fb01 f303 	mul.w	r3, r1, r3
 8003044:	441a      	add	r2, r3
 8003046:	693b      	ldr	r3, [r7, #16]
 8003048:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800304a:	693b      	ldr	r3, [r7, #16]
 800304c:	2200      	movs	r2, #0
 800304e:	639a      	str	r2, [r3, #56]	@ 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8003050:	693b      	ldr	r3, [r7, #16]
 8003052:	681a      	ldr	r2, [r3, #0]
 8003054:	693b      	ldr	r3, [r7, #16]
 8003056:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003058:	693b      	ldr	r3, [r7, #16]
 800305a:	681a      	ldr	r2, [r3, #0]
 800305c:	693b      	ldr	r3, [r7, #16]
 800305e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003060:	3b01      	subs	r3, #1
 8003062:	6939      	ldr	r1, [r7, #16]
 8003064:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003066:	fb01 f303 	mul.w	r3, r1, r3
 800306a:	441a      	add	r2, r3
 800306c:	693b      	ldr	r3, [r7, #16]
 800306e:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8003070:	693b      	ldr	r3, [r7, #16]
 8003072:	22ff      	movs	r2, #255	@ 0xff
 8003074:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 8003078:	693b      	ldr	r3, [r7, #16]
 800307a:	22ff      	movs	r2, #255	@ 0xff
 800307c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

            if( xNewQueue == pdFALSE )
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	2b00      	cmp	r3, #0
 8003084:	d114      	bne.n	80030b0 <xQueueGenericReset+0xd8>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003086:	693b      	ldr	r3, [r7, #16]
 8003088:	691b      	ldr	r3, [r3, #16]
 800308a:	2b00      	cmp	r3, #0
 800308c:	d01a      	beq.n	80030c4 <xQueueGenericReset+0xec>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800308e:	693b      	ldr	r3, [r7, #16]
 8003090:	3310      	adds	r3, #16
 8003092:	4618      	mov	r0, r3
 8003094:	f001 f81c 	bl	80040d0 <xTaskRemoveFromEventList>
 8003098:	4603      	mov	r3, r0
 800309a:	2b00      	cmp	r3, #0
 800309c:	d012      	beq.n	80030c4 <xQueueGenericReset+0xec>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 800309e:	4b16      	ldr	r3, [pc, #88]	@ (80030f8 <xQueueGenericReset+0x120>)
 80030a0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80030a4:	601a      	str	r2, [r3, #0]
 80030a6:	f3bf 8f4f 	dsb	sy
 80030aa:	f3bf 8f6f 	isb	sy
 80030ae:	e009      	b.n	80030c4 <xQueueGenericReset+0xec>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80030b0:	693b      	ldr	r3, [r7, #16]
 80030b2:	3310      	adds	r3, #16
 80030b4:	4618      	mov	r0, r3
 80030b6:	f7ff fc60 	bl	800297a <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80030ba:	693b      	ldr	r3, [r7, #16]
 80030bc:	3324      	adds	r3, #36	@ 0x24
 80030be:	4618      	mov	r0, r3
 80030c0:	f7ff fc5b 	bl	800297a <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 80030c4:	f7ff fe0c 	bl	8002ce0 <vPortExitCritical>
 80030c8:	e001      	b.n	80030ce <xQueueGenericReset+0xf6>
    }
    else
    {
        xReturn = pdFAIL;
 80030ca:	2300      	movs	r3, #0
 80030cc:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 80030ce:	697b      	ldr	r3, [r7, #20]
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d10b      	bne.n	80030ec <xQueueGenericReset+0x114>
        __asm volatile
 80030d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80030d8:	f383 8811 	msr	BASEPRI, r3
 80030dc:	f3bf 8f6f 	isb	sy
 80030e0:	f3bf 8f4f 	dsb	sy
 80030e4:	60bb      	str	r3, [r7, #8]
    }
 80030e6:	bf00      	nop
 80030e8:	bf00      	nop
 80030ea:	e7fd      	b.n	80030e8 <xQueueGenericReset+0x110>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return xReturn;
 80030ec:	697b      	ldr	r3, [r7, #20]
}
 80030ee:	4618      	mov	r0, r3
 80030f0:	3718      	adds	r7, #24
 80030f2:	46bd      	mov	sp, r7
 80030f4:	bd80      	pop	{r7, pc}
 80030f6:	bf00      	nop
 80030f8:	e000ed04 	.word	0xe000ed04

080030fc <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b08a      	sub	sp, #40	@ 0x28
 8003100:	af02      	add	r7, sp, #8
 8003102:	60f8      	str	r0, [r7, #12]
 8003104:	60b9      	str	r1, [r7, #8]
 8003106:	4613      	mov	r3, r2
 8003108:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 800310a:	2300      	movs	r3, #0
 800310c:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	2b00      	cmp	r3, #0
 8003112:	d02e      	beq.n	8003172 <xQueueGenericCreate+0x76>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8003114:	2100      	movs	r1, #0
 8003116:	68ba      	ldr	r2, [r7, #8]
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	fba3 2302 	umull	r2, r3, r3, r2
 800311e:	2b00      	cmp	r3, #0
 8003120:	d000      	beq.n	8003124 <xQueueGenericCreate+0x28>
 8003122:	2101      	movs	r1, #1
 8003124:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8003126:	2b00      	cmp	r3, #0
 8003128:	d123      	bne.n	8003172 <xQueueGenericCreate+0x76>
            /* Check for addition overflow. */
            ( ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	68ba      	ldr	r2, [r7, #8]
 800312e:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8003132:	f113 0f51 	cmn.w	r3, #81	@ 0x51
 8003136:	d81c      	bhi.n	8003172 <xQueueGenericCreate+0x76>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	68ba      	ldr	r2, [r7, #8]
 800313c:	fb02 f303 	mul.w	r3, r2, r3
 8003140:	61bb      	str	r3, [r7, #24]
             * alignment requirements of the Queue_t structure - which in this case
             * is an int8_t *.  Therefore, whenever the stack alignment requirements
             * are greater than or equal to the pointer to char requirements the cast
             * is safe.  In other cases alignment requirements are not strict (one or
             * two bytes). */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8003142:	69bb      	ldr	r3, [r7, #24]
 8003144:	3350      	adds	r3, #80	@ 0x50
 8003146:	4618      	mov	r0, r3
 8003148:	f7ff fbf3 	bl	8002932 <pvPortMalloc>
 800314c:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 800314e:	69fb      	ldr	r3, [r7, #28]
 8003150:	2b00      	cmp	r3, #0
 8003152:	d01d      	beq.n	8003190 <xQueueGenericCreate+0x94>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8003154:	69fb      	ldr	r3, [r7, #28]
 8003156:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003158:	697b      	ldr	r3, [r7, #20]
 800315a:	3350      	adds	r3, #80	@ 0x50
 800315c:	617b      	str	r3, [r7, #20]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800315e:	79fa      	ldrb	r2, [r7, #7]
 8003160:	69fb      	ldr	r3, [r7, #28]
 8003162:	9300      	str	r3, [sp, #0]
 8003164:	4613      	mov	r3, r2
 8003166:	697a      	ldr	r2, [r7, #20]
 8003168:	68b9      	ldr	r1, [r7, #8]
 800316a:	68f8      	ldr	r0, [r7, #12]
 800316c:	f000 f815 	bl	800319a <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 8003170:	e00e      	b.n	8003190 <xQueueGenericCreate+0x94>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 8003172:	69fb      	ldr	r3, [r7, #28]
 8003174:	2b00      	cmp	r3, #0
 8003176:	d10b      	bne.n	8003190 <xQueueGenericCreate+0x94>
        __asm volatile
 8003178:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800317c:	f383 8811 	msr	BASEPRI, r3
 8003180:	f3bf 8f6f 	isb	sy
 8003184:	f3bf 8f4f 	dsb	sy
 8003188:	613b      	str	r3, [r7, #16]
    }
 800318a:	bf00      	nop
 800318c:	bf00      	nop
 800318e:	e7fd      	b.n	800318c <xQueueGenericCreate+0x90>
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 8003190:	69fb      	ldr	r3, [r7, #28]
    }
 8003192:	4618      	mov	r0, r3
 8003194:	3720      	adds	r7, #32
 8003196:	46bd      	mov	sp, r7
 8003198:	bd80      	pop	{r7, pc}

0800319a <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 800319a:	b580      	push	{r7, lr}
 800319c:	b084      	sub	sp, #16
 800319e:	af00      	add	r7, sp, #0
 80031a0:	60f8      	str	r0, [r7, #12]
 80031a2:	60b9      	str	r1, [r7, #8]
 80031a4:	607a      	str	r2, [r7, #4]
 80031a6:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 80031a8:	68bb      	ldr	r3, [r7, #8]
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d103      	bne.n	80031b6 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80031ae:	69bb      	ldr	r3, [r7, #24]
 80031b0:	69ba      	ldr	r2, [r7, #24]
 80031b2:	601a      	str	r2, [r3, #0]
 80031b4:	e002      	b.n	80031bc <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80031b6:	69bb      	ldr	r3, [r7, #24]
 80031b8:	687a      	ldr	r2, [r7, #4]
 80031ba:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 80031bc:	69bb      	ldr	r3, [r7, #24]
 80031be:	68fa      	ldr	r2, [r7, #12]
 80031c0:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 80031c2:	69bb      	ldr	r3, [r7, #24]
 80031c4:	68ba      	ldr	r2, [r7, #8]
 80031c6:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80031c8:	2101      	movs	r1, #1
 80031ca:	69b8      	ldr	r0, [r7, #24]
 80031cc:	f7ff ff04 	bl	8002fd8 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 80031d0:	69bb      	ldr	r3, [r7, #24]
 80031d2:	78fa      	ldrb	r2, [r7, #3]
 80031d4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 80031d8:	bf00      	nop
 80031da:	3710      	adds	r7, #16
 80031dc:	46bd      	mov	sp, r7
 80031de:	bd80      	pop	{r7, pc}

080031e0 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b08c      	sub	sp, #48	@ 0x30
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	60f8      	str	r0, [r7, #12]
 80031e8:	60b9      	str	r1, [r7, #8]
 80031ea:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 80031ec:	2300      	movs	r3, #0
 80031ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 80031f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d10b      	bne.n	8003212 <xQueueReceive+0x32>
        __asm volatile
 80031fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80031fe:	f383 8811 	msr	BASEPRI, r3
 8003202:	f3bf 8f6f 	isb	sy
 8003206:	f3bf 8f4f 	dsb	sy
 800320a:	623b      	str	r3, [r7, #32]
    }
 800320c:	bf00      	nop
 800320e:	bf00      	nop
 8003210:	e7fd      	b.n	800320e <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003212:	68bb      	ldr	r3, [r7, #8]
 8003214:	2b00      	cmp	r3, #0
 8003216:	d103      	bne.n	8003220 <xQueueReceive+0x40>
 8003218:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800321a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800321c:	2b00      	cmp	r3, #0
 800321e:	d101      	bne.n	8003224 <xQueueReceive+0x44>
 8003220:	2301      	movs	r3, #1
 8003222:	e000      	b.n	8003226 <xQueueReceive+0x46>
 8003224:	2300      	movs	r3, #0
 8003226:	2b00      	cmp	r3, #0
 8003228:	d10b      	bne.n	8003242 <xQueueReceive+0x62>
        __asm volatile
 800322a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800322e:	f383 8811 	msr	BASEPRI, r3
 8003232:	f3bf 8f6f 	isb	sy
 8003236:	f3bf 8f4f 	dsb	sy
 800323a:	61fb      	str	r3, [r7, #28]
    }
 800323c:	bf00      	nop
 800323e:	bf00      	nop
 8003240:	e7fd      	b.n	800323e <xQueueReceive+0x5e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003242:	f001 f9b5 	bl	80045b0 <xTaskGetSchedulerState>
 8003246:	4603      	mov	r3, r0
 8003248:	2b00      	cmp	r3, #0
 800324a:	d102      	bne.n	8003252 <xQueueReceive+0x72>
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	2b00      	cmp	r3, #0
 8003250:	d101      	bne.n	8003256 <xQueueReceive+0x76>
 8003252:	2301      	movs	r3, #1
 8003254:	e000      	b.n	8003258 <xQueueReceive+0x78>
 8003256:	2300      	movs	r3, #0
 8003258:	2b00      	cmp	r3, #0
 800325a:	d10b      	bne.n	8003274 <xQueueReceive+0x94>
        __asm volatile
 800325c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003260:	f383 8811 	msr	BASEPRI, r3
 8003264:	f3bf 8f6f 	isb	sy
 8003268:	f3bf 8f4f 	dsb	sy
 800326c:	61bb      	str	r3, [r7, #24]
    }
 800326e:	bf00      	nop
 8003270:	bf00      	nop
 8003272:	e7fd      	b.n	8003270 <xQueueReceive+0x90>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8003274:	f7ff fd04 	bl	8002c80 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003278:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800327a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800327c:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800327e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003280:	2b00      	cmp	r3, #0
 8003282:	d01f      	beq.n	80032c4 <xQueueReceive+0xe4>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003284:	68b9      	ldr	r1, [r7, #8]
 8003286:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003288:	f000 f88c 	bl	80033a4 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800328c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800328e:	1e5a      	subs	r2, r3, #1
 8003290:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003292:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003294:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003296:	691b      	ldr	r3, [r3, #16]
 8003298:	2b00      	cmp	r3, #0
 800329a:	d00f      	beq.n	80032bc <xQueueReceive+0xdc>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800329c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800329e:	3310      	adds	r3, #16
 80032a0:	4618      	mov	r0, r3
 80032a2:	f000 ff15 	bl	80040d0 <xTaskRemoveFromEventList>
 80032a6:	4603      	mov	r3, r0
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d007      	beq.n	80032bc <xQueueReceive+0xdc>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 80032ac:	4b3c      	ldr	r3, [pc, #240]	@ (80033a0 <xQueueReceive+0x1c0>)
 80032ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80032b2:	601a      	str	r2, [r3, #0]
 80032b4:	f3bf 8f4f 	dsb	sy
 80032b8:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 80032bc:	f7ff fd10 	bl	8002ce0 <vPortExitCritical>
                return pdPASS;
 80032c0:	2301      	movs	r3, #1
 80032c2:	e069      	b.n	8003398 <xQueueReceive+0x1b8>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d103      	bne.n	80032d2 <xQueueReceive+0xf2>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 80032ca:	f7ff fd09 	bl	8002ce0 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 80032ce:	2300      	movs	r3, #0
 80032d0:	e062      	b.n	8003398 <xQueueReceive+0x1b8>
                }
                else if( xEntryTimeSet == pdFALSE )
 80032d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d106      	bne.n	80032e6 <xQueueReceive+0x106>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80032d8:	f107 0310 	add.w	r3, r7, #16
 80032dc:	4618      	mov	r0, r3
 80032de:	f000 ffcf 	bl	8004280 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80032e2:	2301      	movs	r3, #1
 80032e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80032e6:	f7ff fcfb 	bl	8002ce0 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80032ea:	f000 fb61 	bl	80039b0 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80032ee:	f7ff fcc7 	bl	8002c80 <vPortEnterCritical>
 80032f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032f4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80032f8:	b25b      	sxtb	r3, r3
 80032fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032fe:	d103      	bne.n	8003308 <xQueueReceive+0x128>
 8003300:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003302:	2200      	movs	r2, #0
 8003304:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003308:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800330a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800330e:	b25b      	sxtb	r3, r3
 8003310:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003314:	d103      	bne.n	800331e <xQueueReceive+0x13e>
 8003316:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003318:	2200      	movs	r2, #0
 800331a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800331e:	f7ff fcdf 	bl	8002ce0 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003322:	1d3a      	adds	r2, r7, #4
 8003324:	f107 0310 	add.w	r3, r7, #16
 8003328:	4611      	mov	r1, r2
 800332a:	4618      	mov	r0, r3
 800332c:	f000 ffbe 	bl	80042ac <xTaskCheckForTimeOut>
 8003330:	4603      	mov	r3, r0
 8003332:	2b00      	cmp	r3, #0
 8003334:	d123      	bne.n	800337e <xQueueReceive+0x19e>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003336:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003338:	f000 f8ac 	bl	8003494 <prvIsQueueEmpty>
 800333c:	4603      	mov	r3, r0
 800333e:	2b00      	cmp	r3, #0
 8003340:	d017      	beq.n	8003372 <xQueueReceive+0x192>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003342:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003344:	3324      	adds	r3, #36	@ 0x24
 8003346:	687a      	ldr	r2, [r7, #4]
 8003348:	4611      	mov	r1, r2
 800334a:	4618      	mov	r0, r3
 800334c:	f000 fe54 	bl	8003ff8 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8003350:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003352:	f000 f84d 	bl	80033f0 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8003356:	f000 fb6f 	bl	8003a38 <xTaskResumeAll>
 800335a:	4603      	mov	r3, r0
 800335c:	2b00      	cmp	r3, #0
 800335e:	d189      	bne.n	8003274 <xQueueReceive+0x94>
                {
                    portYIELD_WITHIN_API();
 8003360:	4b0f      	ldr	r3, [pc, #60]	@ (80033a0 <xQueueReceive+0x1c0>)
 8003362:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003366:	601a      	str	r2, [r3, #0]
 8003368:	f3bf 8f4f 	dsb	sy
 800336c:	f3bf 8f6f 	isb	sy
 8003370:	e780      	b.n	8003274 <xQueueReceive+0x94>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8003372:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003374:	f000 f83c 	bl	80033f0 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8003378:	f000 fb5e 	bl	8003a38 <xTaskResumeAll>
 800337c:	e77a      	b.n	8003274 <xQueueReceive+0x94>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 800337e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003380:	f000 f836 	bl	80033f0 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8003384:	f000 fb58 	bl	8003a38 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003388:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800338a:	f000 f883 	bl	8003494 <prvIsQueueEmpty>
 800338e:	4603      	mov	r3, r0
 8003390:	2b00      	cmp	r3, #0
 8003392:	f43f af6f 	beq.w	8003274 <xQueueReceive+0x94>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 8003396:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8003398:	4618      	mov	r0, r3
 800339a:	3730      	adds	r7, #48	@ 0x30
 800339c:	46bd      	mov	sp, r7
 800339e:	bd80      	pop	{r7, pc}
 80033a0:	e000ed04 	.word	0xe000ed04

080033a4 <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b082      	sub	sp, #8
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
 80033ac:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d018      	beq.n	80033e8 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	68da      	ldr	r2, [r3, #12]
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033be:	441a      	add	r2, r3
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	68da      	ldr	r2, [r3, #12]
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	689b      	ldr	r3, [r3, #8]
 80033cc:	429a      	cmp	r2, r3
 80033ce:	d303      	bcc.n	80033d8 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681a      	ldr	r2, [r3, #0]
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	68d9      	ldr	r1, [r3, #12]
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033e0:	461a      	mov	r2, r3
 80033e2:	6838      	ldr	r0, [r7, #0]
 80033e4:	f004 f9d9 	bl	800779a <memcpy>
    }
}
 80033e8:	bf00      	nop
 80033ea:	3708      	adds	r7, #8
 80033ec:	46bd      	mov	sp, r7
 80033ee:	bd80      	pop	{r7, pc}

080033f0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b084      	sub	sp, #16
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 80033f8:	f7ff fc42 	bl	8002c80 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003402:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8003404:	e011      	b.n	800342a <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800340a:	2b00      	cmp	r3, #0
 800340c:	d012      	beq.n	8003434 <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	3324      	adds	r3, #36	@ 0x24
 8003412:	4618      	mov	r0, r3
 8003414:	f000 fe5c 	bl	80040d0 <xTaskRemoveFromEventList>
 8003418:	4603      	mov	r3, r0
 800341a:	2b00      	cmp	r3, #0
 800341c:	d001      	beq.n	8003422 <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 800341e:	f000 ffad 	bl	800437c <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8003422:	7bfb      	ldrb	r3, [r7, #15]
 8003424:	3b01      	subs	r3, #1
 8003426:	b2db      	uxtb	r3, r3
 8003428:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 800342a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800342e:	2b00      	cmp	r3, #0
 8003430:	dce9      	bgt.n	8003406 <prvUnlockQueue+0x16>
 8003432:	e000      	b.n	8003436 <prvUnlockQueue+0x46>
                    break;
 8003434:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	22ff      	movs	r2, #255	@ 0xff
 800343a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 800343e:	f7ff fc4f 	bl	8002ce0 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8003442:	f7ff fc1d 	bl	8002c80 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800344c:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 800344e:	e011      	b.n	8003474 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	691b      	ldr	r3, [r3, #16]
 8003454:	2b00      	cmp	r3, #0
 8003456:	d012      	beq.n	800347e <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	3310      	adds	r3, #16
 800345c:	4618      	mov	r0, r3
 800345e:	f000 fe37 	bl	80040d0 <xTaskRemoveFromEventList>
 8003462:	4603      	mov	r3, r0
 8003464:	2b00      	cmp	r3, #0
 8003466:	d001      	beq.n	800346c <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8003468:	f000 ff88 	bl	800437c <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 800346c:	7bbb      	ldrb	r3, [r7, #14]
 800346e:	3b01      	subs	r3, #1
 8003470:	b2db      	uxtb	r3, r3
 8003472:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8003474:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003478:	2b00      	cmp	r3, #0
 800347a:	dce9      	bgt.n	8003450 <prvUnlockQueue+0x60>
 800347c:	e000      	b.n	8003480 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 800347e:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	22ff      	movs	r2, #255	@ 0xff
 8003484:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 8003488:	f7ff fc2a 	bl	8002ce0 <vPortExitCritical>
}
 800348c:	bf00      	nop
 800348e:	3710      	adds	r7, #16
 8003490:	46bd      	mov	sp, r7
 8003492:	bd80      	pop	{r7, pc}

08003494 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8003494:	b580      	push	{r7, lr}
 8003496:	b084      	sub	sp, #16
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 800349c:	f7ff fbf0 	bl	8002c80 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d102      	bne.n	80034ae <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 80034a8:	2301      	movs	r3, #1
 80034aa:	60fb      	str	r3, [r7, #12]
 80034ac:	e001      	b.n	80034b2 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 80034ae:	2300      	movs	r3, #0
 80034b0:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 80034b2:	f7ff fc15 	bl	8002ce0 <vPortExitCritical>

    return xReturn;
 80034b6:	68fb      	ldr	r3, [r7, #12]
}
 80034b8:	4618      	mov	r0, r3
 80034ba:	3710      	adds	r7, #16
 80034bc:	46bd      	mov	sp, r7
 80034be:	bd80      	pop	{r7, pc}

080034c0 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 80034c0:	b480      	push	{r7}
 80034c2:	b087      	sub	sp, #28
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
 80034c8:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 80034ca:	2300      	movs	r3, #0
 80034cc:	613b      	str	r3, [r7, #16]

        configASSERT( xQueue );
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d10b      	bne.n	80034ec <vQueueAddToRegistry+0x2c>
        __asm volatile
 80034d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80034d8:	f383 8811 	msr	BASEPRI, r3
 80034dc:	f3bf 8f6f 	isb	sy
 80034e0:	f3bf 8f4f 	dsb	sy
 80034e4:	60fb      	str	r3, [r7, #12]
    }
 80034e6:	bf00      	nop
 80034e8:	bf00      	nop
 80034ea:	e7fd      	b.n	80034e8 <vQueueAddToRegistry+0x28>

        if( pcQueueName != NULL )
 80034ec:	683b      	ldr	r3, [r7, #0]
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d024      	beq.n	800353c <vQueueAddToRegistry+0x7c>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80034f2:	2300      	movs	r3, #0
 80034f4:	617b      	str	r3, [r7, #20]
 80034f6:	e01e      	b.n	8003536 <vQueueAddToRegistry+0x76>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 80034f8:	4a17      	ldr	r2, [pc, #92]	@ (8003558 <vQueueAddToRegistry+0x98>)
 80034fa:	697b      	ldr	r3, [r7, #20]
 80034fc:	00db      	lsls	r3, r3, #3
 80034fe:	4413      	add	r3, r2
 8003500:	685b      	ldr	r3, [r3, #4]
 8003502:	687a      	ldr	r2, [r7, #4]
 8003504:	429a      	cmp	r2, r3
 8003506:	d105      	bne.n	8003514 <vQueueAddToRegistry+0x54>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8003508:	697b      	ldr	r3, [r7, #20]
 800350a:	00db      	lsls	r3, r3, #3
 800350c:	4a12      	ldr	r2, [pc, #72]	@ (8003558 <vQueueAddToRegistry+0x98>)
 800350e:	4413      	add	r3, r2
 8003510:	613b      	str	r3, [r7, #16]
                    break;
 8003512:	e013      	b.n	800353c <vQueueAddToRegistry+0x7c>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 8003514:	693b      	ldr	r3, [r7, #16]
 8003516:	2b00      	cmp	r3, #0
 8003518:	d10a      	bne.n	8003530 <vQueueAddToRegistry+0x70>
 800351a:	4a0f      	ldr	r2, [pc, #60]	@ (8003558 <vQueueAddToRegistry+0x98>)
 800351c:	697b      	ldr	r3, [r7, #20]
 800351e:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003522:	2b00      	cmp	r3, #0
 8003524:	d104      	bne.n	8003530 <vQueueAddToRegistry+0x70>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8003526:	697b      	ldr	r3, [r7, #20]
 8003528:	00db      	lsls	r3, r3, #3
 800352a:	4a0b      	ldr	r2, [pc, #44]	@ (8003558 <vQueueAddToRegistry+0x98>)
 800352c:	4413      	add	r3, r2
 800352e:	613b      	str	r3, [r7, #16]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003530:	697b      	ldr	r3, [r7, #20]
 8003532:	3301      	adds	r3, #1
 8003534:	617b      	str	r3, [r7, #20]
 8003536:	697b      	ldr	r3, [r7, #20]
 8003538:	2b07      	cmp	r3, #7
 800353a:	d9dd      	bls.n	80034f8 <vQueueAddToRegistry+0x38>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 800353c:	693b      	ldr	r3, [r7, #16]
 800353e:	2b00      	cmp	r3, #0
 8003540:	d005      	beq.n	800354e <vQueueAddToRegistry+0x8e>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 8003542:	693b      	ldr	r3, [r7, #16]
 8003544:	683a      	ldr	r2, [r7, #0]
 8003546:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 8003548:	693b      	ldr	r3, [r7, #16]
 800354a:	687a      	ldr	r2, [r7, #4]
 800354c:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }
    }
 800354e:	bf00      	nop
 8003550:	371c      	adds	r7, #28
 8003552:	46bd      	mov	sp, r7
 8003554:	bc80      	pop	{r7}
 8003556:	4770      	bx	lr
 8003558:	2000009c 	.word	0x2000009c

0800355c <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 800355c:	b580      	push	{r7, lr}
 800355e:	b086      	sub	sp, #24
 8003560:	af00      	add	r7, sp, #0
 8003562:	60f8      	str	r0, [r7, #12]
 8003564:	60b9      	str	r1, [r7, #8]
 8003566:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 800356c:	f7ff fb88 	bl	8002c80 <vPortEnterCritical>
 8003570:	697b      	ldr	r3, [r7, #20]
 8003572:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003576:	b25b      	sxtb	r3, r3
 8003578:	f1b3 3fff 	cmp.w	r3, #4294967295
 800357c:	d103      	bne.n	8003586 <vQueueWaitForMessageRestricted+0x2a>
 800357e:	697b      	ldr	r3, [r7, #20]
 8003580:	2200      	movs	r2, #0
 8003582:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003586:	697b      	ldr	r3, [r7, #20]
 8003588:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800358c:	b25b      	sxtb	r3, r3
 800358e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003592:	d103      	bne.n	800359c <vQueueWaitForMessageRestricted+0x40>
 8003594:	697b      	ldr	r3, [r7, #20]
 8003596:	2200      	movs	r2, #0
 8003598:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800359c:	f7ff fba0 	bl	8002ce0 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80035a0:	697b      	ldr	r3, [r7, #20]
 80035a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d106      	bne.n	80035b6 <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80035a8:	697b      	ldr	r3, [r7, #20]
 80035aa:	3324      	adds	r3, #36	@ 0x24
 80035ac:	687a      	ldr	r2, [r7, #4]
 80035ae:	68b9      	ldr	r1, [r7, #8]
 80035b0:	4618      	mov	r0, r3
 80035b2:	f000 fd47 	bl	8004044 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 80035b6:	6978      	ldr	r0, [r7, #20]
 80035b8:	f7ff ff1a 	bl	80033f0 <prvUnlockQueue>
    }
 80035bc:	bf00      	nop
 80035be:	3718      	adds	r7, #24
 80035c0:	46bd      	mov	sp, r7
 80035c2:	bd80      	pop	{r7, pc}

080035c4 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b08c      	sub	sp, #48	@ 0x30
 80035c8:	af04      	add	r7, sp, #16
 80035ca:	60f8      	str	r0, [r7, #12]
 80035cc:	60b9      	str	r1, [r7, #8]
 80035ce:	607a      	str	r2, [r7, #4]
 80035d0:	603b      	str	r3, [r7, #0]
        #else /* portSTACK_GROWTH */
        {
            StackType_t * pxStack;

            /* Allocate space for the stack used by the task being created. */
            pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	009b      	lsls	r3, r3, #2
 80035d6:	4618      	mov	r0, r3
 80035d8:	f7ff f9ab 	bl	8002932 <pvPortMalloc>
 80035dc:	6178      	str	r0, [r7, #20]

            if( pxStack != NULL )
 80035de:	697b      	ldr	r3, [r7, #20]
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d013      	beq.n	800360c <xTaskCreate+0x48>
            {
                /* Allocate space for the TCB. */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80035e4:	207c      	movs	r0, #124	@ 0x7c
 80035e6:	f7ff f9a4 	bl	8002932 <pvPortMalloc>
 80035ea:	61f8      	str	r0, [r7, #28]

                if( pxNewTCB != NULL )
 80035ec:	69fb      	ldr	r3, [r7, #28]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d008      	beq.n	8003604 <xTaskCreate+0x40>
                {
                    memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 80035f2:	227c      	movs	r2, #124	@ 0x7c
 80035f4:	2100      	movs	r1, #0
 80035f6:	69f8      	ldr	r0, [r7, #28]
 80035f8:	f004 f843 	bl	8007682 <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 80035fc:	69fb      	ldr	r3, [r7, #28]
 80035fe:	697a      	ldr	r2, [r7, #20]
 8003600:	631a      	str	r2, [r3, #48]	@ 0x30
 8003602:	e005      	b.n	8003610 <xTaskCreate+0x4c>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 8003604:	6978      	ldr	r0, [r7, #20]
 8003606:	f7ff f9a6 	bl	8002956 <vPortFree>
 800360a:	e001      	b.n	8003610 <xTaskCreate+0x4c>
                }
            }
            else
            {
                pxNewTCB = NULL;
 800360c:	2300      	movs	r3, #0
 800360e:	61fb      	str	r3, [r7, #28]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8003610:	69fb      	ldr	r3, [r7, #28]
 8003612:	2b00      	cmp	r3, #0
 8003614:	d013      	beq.n	800363e <xTaskCreate+0x7a>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003616:	2300      	movs	r3, #0
 8003618:	9303      	str	r3, [sp, #12]
 800361a:	69fb      	ldr	r3, [r7, #28]
 800361c:	9302      	str	r3, [sp, #8]
 800361e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003620:	9301      	str	r3, [sp, #4]
 8003622:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003624:	9300      	str	r3, [sp, #0]
 8003626:	683b      	ldr	r3, [r7, #0]
 8003628:	687a      	ldr	r2, [r7, #4]
 800362a:	68b9      	ldr	r1, [r7, #8]
 800362c:	68f8      	ldr	r0, [r7, #12]
 800362e:	f000 f80e 	bl	800364e <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8003632:	69f8      	ldr	r0, [r7, #28]
 8003634:	f000 f89c 	bl	8003770 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8003638:	2301      	movs	r3, #1
 800363a:	61bb      	str	r3, [r7, #24]
 800363c:	e002      	b.n	8003644 <xTaskCreate+0x80>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800363e:	f04f 33ff 	mov.w	r3, #4294967295
 8003642:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8003644:	69bb      	ldr	r3, [r7, #24]
    }
 8003646:	4618      	mov	r0, r3
 8003648:	3720      	adds	r7, #32
 800364a:	46bd      	mov	sp, r7
 800364c:	bd80      	pop	{r7, pc}

0800364e <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 800364e:	b580      	push	{r7, lr}
 8003650:	b088      	sub	sp, #32
 8003652:	af00      	add	r7, sp, #0
 8003654:	60f8      	str	r0, [r7, #12]
 8003656:	60b9      	str	r1, [r7, #8]
 8003658:	607a      	str	r2, [r7, #4]
 800365a:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800365c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800365e:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	009b      	lsls	r3, r3, #2
 8003664:	461a      	mov	r2, r3
 8003666:	21a5      	movs	r1, #165	@ 0xa5
 8003668:	f004 f80b 	bl	8007682 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800366c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800366e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003676:	3b01      	subs	r3, #1
 8003678:	009b      	lsls	r3, r3, #2
 800367a:	4413      	add	r3, r2
 800367c:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800367e:	69bb      	ldr	r3, [r7, #24]
 8003680:	f023 0307 	bic.w	r3, r3, #7
 8003684:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003686:	69bb      	ldr	r3, [r7, #24]
 8003688:	f003 0307 	and.w	r3, r3, #7
 800368c:	2b00      	cmp	r3, #0
 800368e:	d00b      	beq.n	80036a8 <prvInitialiseNewTask+0x5a>
        __asm volatile
 8003690:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003694:	f383 8811 	msr	BASEPRI, r3
 8003698:	f3bf 8f6f 	isb	sy
 800369c:	f3bf 8f4f 	dsb	sy
 80036a0:	617b      	str	r3, [r7, #20]
    }
 80036a2:	bf00      	nop
 80036a4:	bf00      	nop
 80036a6:	e7fd      	b.n	80036a4 <prvInitialiseNewTask+0x56>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 80036a8:	68bb      	ldr	r3, [r7, #8]
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d01e      	beq.n	80036ec <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80036ae:	2300      	movs	r3, #0
 80036b0:	61fb      	str	r3, [r7, #28]
 80036b2:	e012      	b.n	80036da <prvInitialiseNewTask+0x8c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80036b4:	68ba      	ldr	r2, [r7, #8]
 80036b6:	69fb      	ldr	r3, [r7, #28]
 80036b8:	4413      	add	r3, r2
 80036ba:	7819      	ldrb	r1, [r3, #0]
 80036bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80036be:	69fb      	ldr	r3, [r7, #28]
 80036c0:	4413      	add	r3, r2
 80036c2:	3334      	adds	r3, #52	@ 0x34
 80036c4:	460a      	mov	r2, r1
 80036c6:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 80036c8:	68ba      	ldr	r2, [r7, #8]
 80036ca:	69fb      	ldr	r3, [r7, #28]
 80036cc:	4413      	add	r3, r2
 80036ce:	781b      	ldrb	r3, [r3, #0]
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d006      	beq.n	80036e2 <prvInitialiseNewTask+0x94>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80036d4:	69fb      	ldr	r3, [r7, #28]
 80036d6:	3301      	adds	r3, #1
 80036d8:	61fb      	str	r3, [r7, #28]
 80036da:	69fb      	ldr	r3, [r7, #28]
 80036dc:	2b13      	cmp	r3, #19
 80036de:	d9e9      	bls.n	80036b4 <prvInitialiseNewTask+0x66>
 80036e0:	e000      	b.n	80036e4 <prvInitialiseNewTask+0x96>
            {
                break;
 80036e2:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80036e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036e6:	2200      	movs	r2, #0
 80036e8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 80036ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036ee:	2b04      	cmp	r3, #4
 80036f0:	d90b      	bls.n	800370a <prvInitialiseNewTask+0xbc>
        __asm volatile
 80036f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80036f6:	f383 8811 	msr	BASEPRI, r3
 80036fa:	f3bf 8f6f 	isb	sy
 80036fe:	f3bf 8f4f 	dsb	sy
 8003702:	613b      	str	r3, [r7, #16]
    }
 8003704:	bf00      	nop
 8003706:	bf00      	nop
 8003708:	e7fd      	b.n	8003706 <prvInitialiseNewTask+0xb8>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800370a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800370c:	2b04      	cmp	r3, #4
 800370e:	d901      	bls.n	8003714 <prvInitialiseNewTask+0xc6>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003710:	2304      	movs	r3, #4
 8003712:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8003714:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003716:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003718:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 800371a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800371c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800371e:	651a      	str	r2, [r3, #80]	@ 0x50
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003720:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003722:	3304      	adds	r3, #4
 8003724:	4618      	mov	r0, r3
 8003726:	f7ff f947 	bl	80029b8 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800372a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800372c:	3318      	adds	r3, #24
 800372e:	4618      	mov	r0, r3
 8003730:	f7ff f942 	bl	80029b8 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003734:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003736:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003738:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800373a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800373c:	f1c3 0205 	rsb	r2, r3, #5
 8003740:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003742:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003744:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003746:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003748:	625a      	str	r2, [r3, #36]	@ 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800374a:	683a      	ldr	r2, [r7, #0]
 800374c:	68f9      	ldr	r1, [r7, #12]
 800374e:	69b8      	ldr	r0, [r7, #24]
 8003750:	f7ff f9a0 	bl	8002a94 <pxPortInitialiseStack>
 8003754:	4602      	mov	r2, r0
 8003756:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003758:	601a      	str	r2, [r3, #0]
        }
        #endif /* portHAS_STACK_OVERFLOW_CHECKING */
    }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 800375a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800375c:	2b00      	cmp	r3, #0
 800375e:	d002      	beq.n	8003766 <prvInitialiseNewTask+0x118>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003760:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003762:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003764:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8003766:	bf00      	nop
 8003768:	3720      	adds	r7, #32
 800376a:	46bd      	mov	sp, r7
 800376c:	bd80      	pop	{r7, pc}
	...

08003770 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8003770:	b580      	push	{r7, lr}
 8003772:	b084      	sub	sp, #16
 8003774:	af00      	add	r7, sp, #0
 8003776:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8003778:	f7ff fa82 	bl	8002c80 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 800377c:	4b41      	ldr	r3, [pc, #260]	@ (8003884 <prvAddNewTaskToReadyList+0x114>)
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	3301      	adds	r3, #1
 8003782:	4a40      	ldr	r2, [pc, #256]	@ (8003884 <prvAddNewTaskToReadyList+0x114>)
 8003784:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8003786:	4b40      	ldr	r3, [pc, #256]	@ (8003888 <prvAddNewTaskToReadyList+0x118>)
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	2b00      	cmp	r3, #0
 800378c:	d109      	bne.n	80037a2 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 800378e:	4a3e      	ldr	r2, [pc, #248]	@ (8003888 <prvAddNewTaskToReadyList+0x118>)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003794:	4b3b      	ldr	r3, [pc, #236]	@ (8003884 <prvAddNewTaskToReadyList+0x114>)
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	2b01      	cmp	r3, #1
 800379a:	d110      	bne.n	80037be <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 800379c:	f000 fe70 	bl	8004480 <prvInitialiseTaskLists>
 80037a0:	e00d      	b.n	80037be <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 80037a2:	4b3a      	ldr	r3, [pc, #232]	@ (800388c <prvAddNewTaskToReadyList+0x11c>)
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d109      	bne.n	80037be <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80037aa:	4b37      	ldr	r3, [pc, #220]	@ (8003888 <prvAddNewTaskToReadyList+0x118>)
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037b4:	429a      	cmp	r2, r3
 80037b6:	d802      	bhi.n	80037be <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 80037b8:	4a33      	ldr	r2, [pc, #204]	@ (8003888 <prvAddNewTaskToReadyList+0x118>)
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 80037be:	4b34      	ldr	r3, [pc, #208]	@ (8003890 <prvAddNewTaskToReadyList+0x120>)
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	3301      	adds	r3, #1
 80037c4:	4a32      	ldr	r2, [pc, #200]	@ (8003890 <prvAddNewTaskToReadyList+0x120>)
 80037c6:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
        {
            /* Add a counter into the TCB for tracing only. */
            pxNewTCB->uxTCBNumber = uxTaskNumber;
 80037c8:	4b31      	ldr	r3, [pc, #196]	@ (8003890 <prvAddNewTaskToReadyList+0x120>)
 80037ca:	681a      	ldr	r2, [r3, #0]
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	649a      	str	r2, [r3, #72]	@ 0x48
        }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80037d4:	4b2f      	ldr	r3, [pc, #188]	@ (8003894 <prvAddNewTaskToReadyList+0x124>)
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	429a      	cmp	r2, r3
 80037da:	d903      	bls.n	80037e4 <prvAddNewTaskToReadyList+0x74>
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037e0:	4a2c      	ldr	r2, [pc, #176]	@ (8003894 <prvAddNewTaskToReadyList+0x124>)
 80037e2:	6013      	str	r3, [r2, #0]
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80037e8:	492b      	ldr	r1, [pc, #172]	@ (8003898 <prvAddNewTaskToReadyList+0x128>)
 80037ea:	4613      	mov	r3, r2
 80037ec:	009b      	lsls	r3, r3, #2
 80037ee:	4413      	add	r3, r2
 80037f0:	009b      	lsls	r3, r3, #2
 80037f2:	440b      	add	r3, r1
 80037f4:	3304      	adds	r3, #4
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	60fb      	str	r3, [r7, #12]
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	68fa      	ldr	r2, [r7, #12]
 80037fe:	609a      	str	r2, [r3, #8]
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	689a      	ldr	r2, [r3, #8]
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	60da      	str	r2, [r3, #12]
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	689b      	ldr	r3, [r3, #8]
 800380c:	687a      	ldr	r2, [r7, #4]
 800380e:	3204      	adds	r2, #4
 8003810:	605a      	str	r2, [r3, #4]
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	1d1a      	adds	r2, r3, #4
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	609a      	str	r2, [r3, #8]
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800381e:	4613      	mov	r3, r2
 8003820:	009b      	lsls	r3, r3, #2
 8003822:	4413      	add	r3, r2
 8003824:	009b      	lsls	r3, r3, #2
 8003826:	4a1c      	ldr	r2, [pc, #112]	@ (8003898 <prvAddNewTaskToReadyList+0x128>)
 8003828:	441a      	add	r2, r3
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	615a      	str	r2, [r3, #20]
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003832:	4919      	ldr	r1, [pc, #100]	@ (8003898 <prvAddNewTaskToReadyList+0x128>)
 8003834:	4613      	mov	r3, r2
 8003836:	009b      	lsls	r3, r3, #2
 8003838:	4413      	add	r3, r2
 800383a:	009b      	lsls	r3, r3, #2
 800383c:	440b      	add	r3, r1
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	1c59      	adds	r1, r3, #1
 8003842:	4815      	ldr	r0, [pc, #84]	@ (8003898 <prvAddNewTaskToReadyList+0x128>)
 8003844:	4613      	mov	r3, r2
 8003846:	009b      	lsls	r3, r3, #2
 8003848:	4413      	add	r3, r2
 800384a:	009b      	lsls	r3, r3, #2
 800384c:	4403      	add	r3, r0
 800384e:	6019      	str	r1, [r3, #0]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8003850:	f7ff fa46 	bl	8002ce0 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8003854:	4b0d      	ldr	r3, [pc, #52]	@ (800388c <prvAddNewTaskToReadyList+0x11c>)
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	2b00      	cmp	r3, #0
 800385a:	d00e      	beq.n	800387a <prvAddNewTaskToReadyList+0x10a>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800385c:	4b0a      	ldr	r3, [pc, #40]	@ (8003888 <prvAddNewTaskToReadyList+0x118>)
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003866:	429a      	cmp	r2, r3
 8003868:	d207      	bcs.n	800387a <prvAddNewTaskToReadyList+0x10a>
        {
            taskYIELD_IF_USING_PREEMPTION();
 800386a:	4b0c      	ldr	r3, [pc, #48]	@ (800389c <prvAddNewTaskToReadyList+0x12c>)
 800386c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003870:	601a      	str	r2, [r3, #0]
 8003872:	f3bf 8f4f 	dsb	sy
 8003876:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800387a:	bf00      	nop
 800387c:	3710      	adds	r7, #16
 800387e:	46bd      	mov	sp, r7
 8003880:	bd80      	pop	{r7, pc}
 8003882:	bf00      	nop
 8003884:	200001b4 	.word	0x200001b4
 8003888:	200000dc 	.word	0x200000dc
 800388c:	200001c0 	.word	0x200001c0
 8003890:	200001d0 	.word	0x200001d0
 8003894:	200001bc 	.word	0x200001bc
 8003898:	200000e0 	.word	0x200000e0
 800389c:	e000ed04 	.word	0xe000ed04

080038a0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b084      	sub	sp, #16
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 80038a8:	2300      	movs	r3, #0
 80038aa:	60fb      	str	r3, [r7, #12]

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d018      	beq.n	80038e4 <vTaskDelay+0x44>
        {
            configASSERT( uxSchedulerSuspended == 0 );
 80038b2:	4b14      	ldr	r3, [pc, #80]	@ (8003904 <vTaskDelay+0x64>)
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d00b      	beq.n	80038d2 <vTaskDelay+0x32>
        __asm volatile
 80038ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80038be:	f383 8811 	msr	BASEPRI, r3
 80038c2:	f3bf 8f6f 	isb	sy
 80038c6:	f3bf 8f4f 	dsb	sy
 80038ca:	60bb      	str	r3, [r7, #8]
    }
 80038cc:	bf00      	nop
 80038ce:	bf00      	nop
 80038d0:	e7fd      	b.n	80038ce <vTaskDelay+0x2e>
            vTaskSuspendAll();
 80038d2:	f000 f86d 	bl	80039b0 <vTaskSuspendAll>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80038d6:	2100      	movs	r1, #0
 80038d8:	6878      	ldr	r0, [r7, #4]
 80038da:	f000 fe87 	bl	80045ec <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 80038de:	f000 f8ab 	bl	8003a38 <xTaskResumeAll>
 80038e2:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d107      	bne.n	80038fa <vTaskDelay+0x5a>
        {
            portYIELD_WITHIN_API();
 80038ea:	4b07      	ldr	r3, [pc, #28]	@ (8003908 <vTaskDelay+0x68>)
 80038ec:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80038f0:	601a      	str	r2, [r3, #0]
 80038f2:	f3bf 8f4f 	dsb	sy
 80038f6:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 80038fa:	bf00      	nop
 80038fc:	3710      	adds	r7, #16
 80038fe:	46bd      	mov	sp, r7
 8003900:	bd80      	pop	{r7, pc}
 8003902:	bf00      	nop
 8003904:	200001dc 	.word	0x200001dc
 8003908:	e000ed04 	.word	0xe000ed04

0800390c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800390c:	b580      	push	{r7, lr}
 800390e:	b086      	sub	sp, #24
 8003910:	af02      	add	r7, sp, #8
        }
    }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
    {
        /* The Idle task is being created using dynamically allocated RAM. */
        xReturn = xTaskCreate( prvIdleTask,
 8003912:	4b20      	ldr	r3, [pc, #128]	@ (8003994 <vTaskStartScheduler+0x88>)
 8003914:	9301      	str	r3, [sp, #4]
 8003916:	2300      	movs	r3, #0
 8003918:	9300      	str	r3, [sp, #0]
 800391a:	2300      	movs	r3, #0
 800391c:	2280      	movs	r2, #128	@ 0x80
 800391e:	491e      	ldr	r1, [pc, #120]	@ (8003998 <vTaskStartScheduler+0x8c>)
 8003920:	481e      	ldr	r0, [pc, #120]	@ (800399c <vTaskStartScheduler+0x90>)
 8003922:	f7ff fe4f 	bl	80035c4 <xTaskCreate>
 8003926:	60f8      	str	r0, [r7, #12]
    }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	2b01      	cmp	r3, #1
 800392c:	d102      	bne.n	8003934 <vTaskStartScheduler+0x28>
        {
            xReturn = xTimerCreateTimerTask();
 800392e:	f000 fecb 	bl	80046c8 <xTimerCreateTimerTask>
 8003932:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	2b01      	cmp	r3, #1
 8003938:	d116      	bne.n	8003968 <vTaskStartScheduler+0x5c>
        __asm volatile
 800393a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800393e:	f383 8811 	msr	BASEPRI, r3
 8003942:	f3bf 8f6f 	isb	sy
 8003946:	f3bf 8f4f 	dsb	sy
 800394a:	60bb      	str	r3, [r7, #8]
    }
 800394c:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 800394e:	4b14      	ldr	r3, [pc, #80]	@ (80039a0 <vTaskStartScheduler+0x94>)
 8003950:	f04f 32ff 	mov.w	r2, #4294967295
 8003954:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8003956:	4b13      	ldr	r3, [pc, #76]	@ (80039a4 <vTaskStartScheduler+0x98>)
 8003958:	2201      	movs	r2, #1
 800395a:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800395c:	4b12      	ldr	r3, [pc, #72]	@ (80039a8 <vTaskStartScheduler+0x9c>)
 800395e:	2200      	movs	r2, #0
 8003960:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        xPortStartScheduler();
 8003962:	f7ff f91b 	bl	8002b9c <xPortStartScheduler>
 8003966:	e00f      	b.n	8003988 <vTaskStartScheduler+0x7c>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800396e:	d10b      	bne.n	8003988 <vTaskStartScheduler+0x7c>
        __asm volatile
 8003970:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003974:	f383 8811 	msr	BASEPRI, r3
 8003978:	f3bf 8f6f 	isb	sy
 800397c:	f3bf 8f4f 	dsb	sy
 8003980:	607b      	str	r3, [r7, #4]
    }
 8003982:	bf00      	nop
 8003984:	bf00      	nop
 8003986:	e7fd      	b.n	8003984 <vTaskStartScheduler+0x78>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8003988:	4b08      	ldr	r3, [pc, #32]	@ (80039ac <vTaskStartScheduler+0xa0>)
 800398a:	681b      	ldr	r3, [r3, #0]
}
 800398c:	bf00      	nop
 800398e:	3710      	adds	r7, #16
 8003990:	46bd      	mov	sp, r7
 8003992:	bd80      	pop	{r7, pc}
 8003994:	200001d8 	.word	0x200001d8
 8003998:	0800822c 	.word	0x0800822c
 800399c:	08004395 	.word	0x08004395
 80039a0:	200001d4 	.word	0x200001d4
 80039a4:	200001c0 	.word	0x200001c0
 80039a8:	200001b8 	.word	0x200001b8
 80039ac:	08008424 	.word	0x08008424

080039b0 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80039b0:	b480      	push	{r7}
 80039b2:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 80039b4:	4b04      	ldr	r3, [pc, #16]	@ (80039c8 <vTaskSuspendAll+0x18>)
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	3301      	adds	r3, #1
 80039ba:	4a03      	ldr	r2, [pc, #12]	@ (80039c8 <vTaskSuspendAll+0x18>)
 80039bc:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 80039be:	bf00      	nop
 80039c0:	46bd      	mov	sp, r7
 80039c2:	bc80      	pop	{r7}
 80039c4:	4770      	bx	lr
 80039c6:	bf00      	nop
 80039c8:	200001dc 	.word	0x200001dc

080039cc <prvGetExpectedIdleTime>:
/*----------------------------------------------------------*/

#if ( configUSE_TICKLESS_IDLE != 0 )

    static TickType_t prvGetExpectedIdleTime( void )
    {
 80039cc:	b480      	push	{r7}
 80039ce:	b083      	sub	sp, #12
 80039d0:	af00      	add	r7, sp, #0
        TickType_t xReturn;
        UBaseType_t uxHigherPriorityReadyTasks = pdFALSE;
 80039d2:	2300      	movs	r3, #0
 80039d4:	603b      	str	r3, [r7, #0]
         * configUSE_PREEMPTION is 0, so there may be tasks above the idle priority
         * task that are in the Ready state, even though the idle task is
         * running. */
        #if ( configUSE_PORT_OPTIMISED_TASK_SELECTION == 0 )
        {
            if( uxTopReadyPriority > tskIDLE_PRIORITY )
 80039d6:	4b13      	ldr	r3, [pc, #76]	@ (8003a24 <prvGetExpectedIdleTime+0x58>)
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d001      	beq.n	80039e2 <prvGetExpectedIdleTime+0x16>
            {
                uxHigherPriorityReadyTasks = pdTRUE;
 80039de:	2301      	movs	r3, #1
 80039e0:	603b      	str	r3, [r7, #0]
                uxHigherPriorityReadyTasks = pdTRUE;
            }
        }
        #endif /* if ( configUSE_PORT_OPTIMISED_TASK_SELECTION == 0 ) */

        if( pxCurrentTCB->uxPriority > tskIDLE_PRIORITY )
 80039e2:	4b11      	ldr	r3, [pc, #68]	@ (8003a28 <prvGetExpectedIdleTime+0x5c>)
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d002      	beq.n	80039f2 <prvGetExpectedIdleTime+0x26>
        {
            xReturn = 0;
 80039ec:	2300      	movs	r3, #0
 80039ee:	607b      	str	r3, [r7, #4]
 80039f0:	e012      	b.n	8003a18 <prvGetExpectedIdleTime+0x4c>
        }
        else if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > 1 )
 80039f2:	4b0e      	ldr	r3, [pc, #56]	@ (8003a2c <prvGetExpectedIdleTime+0x60>)
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	2b01      	cmp	r3, #1
 80039f8:	d902      	bls.n	8003a00 <prvGetExpectedIdleTime+0x34>
        {
            /* There are other idle priority tasks in the ready state.  If
             * time slicing is used then the very next tick interrupt must be
             * processed. */
            xReturn = 0;
 80039fa:	2300      	movs	r3, #0
 80039fc:	607b      	str	r3, [r7, #4]
 80039fe:	e00b      	b.n	8003a18 <prvGetExpectedIdleTime+0x4c>
        }
        else if( uxHigherPriorityReadyTasks != pdFALSE )
 8003a00:	683b      	ldr	r3, [r7, #0]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d002      	beq.n	8003a0c <prvGetExpectedIdleTime+0x40>
        {
            /* There are tasks in the Ready state that have a priority above the
             * idle priority.  This path can only be reached if
             * configUSE_PREEMPTION is 0. */
            xReturn = 0;
 8003a06:	2300      	movs	r3, #0
 8003a08:	607b      	str	r3, [r7, #4]
 8003a0a:	e005      	b.n	8003a18 <prvGetExpectedIdleTime+0x4c>
        }
        else
        {
            xReturn = xNextTaskUnblockTime - xTickCount;
 8003a0c:	4b08      	ldr	r3, [pc, #32]	@ (8003a30 <prvGetExpectedIdleTime+0x64>)
 8003a0e:	681a      	ldr	r2, [r3, #0]
 8003a10:	4b08      	ldr	r3, [pc, #32]	@ (8003a34 <prvGetExpectedIdleTime+0x68>)
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	1ad3      	subs	r3, r2, r3
 8003a16:	607b      	str	r3, [r7, #4]
        }

        return xReturn;
 8003a18:	687b      	ldr	r3, [r7, #4]
    }
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	370c      	adds	r7, #12
 8003a1e:	46bd      	mov	sp, r7
 8003a20:	bc80      	pop	{r7}
 8003a22:	4770      	bx	lr
 8003a24:	200001bc 	.word	0x200001bc
 8003a28:	200000dc 	.word	0x200000dc
 8003a2c:	200000e0 	.word	0x200000e0
 8003a30:	200001d4 	.word	0x200001d4
 8003a34:	200001b8 	.word	0x200001b8

08003a38 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b088      	sub	sp, #32
 8003a3c:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8003a3e:	2300      	movs	r3, #0
 8003a40:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 8003a42:	2300      	movs	r3, #0
 8003a44:	61bb      	str	r3, [r7, #24]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 8003a46:	4b72      	ldr	r3, [pc, #456]	@ (8003c10 <xTaskResumeAll+0x1d8>)
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d10b      	bne.n	8003a66 <xTaskResumeAll+0x2e>
        __asm volatile
 8003a4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a52:	f383 8811 	msr	BASEPRI, r3
 8003a56:	f3bf 8f6f 	isb	sy
 8003a5a:	f3bf 8f4f 	dsb	sy
 8003a5e:	607b      	str	r3, [r7, #4]
    }
 8003a60:	bf00      	nop
 8003a62:	bf00      	nop
 8003a64:	e7fd      	b.n	8003a62 <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8003a66:	f7ff f90b 	bl	8002c80 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8003a6a:	4b69      	ldr	r3, [pc, #420]	@ (8003c10 <xTaskResumeAll+0x1d8>)
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	3b01      	subs	r3, #1
 8003a70:	4a67      	ldr	r2, [pc, #412]	@ (8003c10 <xTaskResumeAll+0x1d8>)
 8003a72:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003a74:	4b66      	ldr	r3, [pc, #408]	@ (8003c10 <xTaskResumeAll+0x1d8>)
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	f040 80c1 	bne.w	8003c00 <xTaskResumeAll+0x1c8>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003a7e:	4b65      	ldr	r3, [pc, #404]	@ (8003c14 <xTaskResumeAll+0x1dc>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	f000 80bc 	beq.w	8003c00 <xTaskResumeAll+0x1c8>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003a88:	e08b      	b.n	8003ba2 <xTaskResumeAll+0x16a>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003a8a:	4b63      	ldr	r3, [pc, #396]	@ (8003c18 <xTaskResumeAll+0x1e0>)
 8003a8c:	68db      	ldr	r3, [r3, #12]
 8003a8e:	68db      	ldr	r3, [r3, #12]
 8003a90:	61fb      	str	r3, [r7, #28]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8003a92:	69fb      	ldr	r3, [r7, #28]
 8003a94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a96:	613b      	str	r3, [r7, #16]
 8003a98:	69fb      	ldr	r3, [r7, #28]
 8003a9a:	69db      	ldr	r3, [r3, #28]
 8003a9c:	69fa      	ldr	r2, [r7, #28]
 8003a9e:	6a12      	ldr	r2, [r2, #32]
 8003aa0:	609a      	str	r2, [r3, #8]
 8003aa2:	69fb      	ldr	r3, [r7, #28]
 8003aa4:	6a1b      	ldr	r3, [r3, #32]
 8003aa6:	69fa      	ldr	r2, [r7, #28]
 8003aa8:	69d2      	ldr	r2, [r2, #28]
 8003aaa:	605a      	str	r2, [r3, #4]
 8003aac:	693b      	ldr	r3, [r7, #16]
 8003aae:	685a      	ldr	r2, [r3, #4]
 8003ab0:	69fb      	ldr	r3, [r7, #28]
 8003ab2:	3318      	adds	r3, #24
 8003ab4:	429a      	cmp	r2, r3
 8003ab6:	d103      	bne.n	8003ac0 <xTaskResumeAll+0x88>
 8003ab8:	69fb      	ldr	r3, [r7, #28]
 8003aba:	6a1a      	ldr	r2, [r3, #32]
 8003abc:	693b      	ldr	r3, [r7, #16]
 8003abe:	605a      	str	r2, [r3, #4]
 8003ac0:	69fb      	ldr	r3, [r7, #28]
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	629a      	str	r2, [r3, #40]	@ 0x28
 8003ac6:	693b      	ldr	r3, [r7, #16]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	1e5a      	subs	r2, r3, #1
 8003acc:	693b      	ldr	r3, [r7, #16]
 8003ace:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8003ad0:	69fb      	ldr	r3, [r7, #28]
 8003ad2:	695b      	ldr	r3, [r3, #20]
 8003ad4:	60fb      	str	r3, [r7, #12]
 8003ad6:	69fb      	ldr	r3, [r7, #28]
 8003ad8:	689b      	ldr	r3, [r3, #8]
 8003ada:	69fa      	ldr	r2, [r7, #28]
 8003adc:	68d2      	ldr	r2, [r2, #12]
 8003ade:	609a      	str	r2, [r3, #8]
 8003ae0:	69fb      	ldr	r3, [r7, #28]
 8003ae2:	68db      	ldr	r3, [r3, #12]
 8003ae4:	69fa      	ldr	r2, [r7, #28]
 8003ae6:	6892      	ldr	r2, [r2, #8]
 8003ae8:	605a      	str	r2, [r3, #4]
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	685a      	ldr	r2, [r3, #4]
 8003aee:	69fb      	ldr	r3, [r7, #28]
 8003af0:	3304      	adds	r3, #4
 8003af2:	429a      	cmp	r2, r3
 8003af4:	d103      	bne.n	8003afe <xTaskResumeAll+0xc6>
 8003af6:	69fb      	ldr	r3, [r7, #28]
 8003af8:	68da      	ldr	r2, [r3, #12]
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	605a      	str	r2, [r3, #4]
 8003afe:	69fb      	ldr	r3, [r7, #28]
 8003b00:	2200      	movs	r2, #0
 8003b02:	615a      	str	r2, [r3, #20]
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	1e5a      	subs	r2, r3, #1
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 8003b0e:	69fb      	ldr	r3, [r7, #28]
 8003b10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b12:	4b42      	ldr	r3, [pc, #264]	@ (8003c1c <xTaskResumeAll+0x1e4>)
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	429a      	cmp	r2, r3
 8003b18:	d903      	bls.n	8003b22 <xTaskResumeAll+0xea>
 8003b1a:	69fb      	ldr	r3, [r7, #28]
 8003b1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b1e:	4a3f      	ldr	r2, [pc, #252]	@ (8003c1c <xTaskResumeAll+0x1e4>)
 8003b20:	6013      	str	r3, [r2, #0]
 8003b22:	69fb      	ldr	r3, [r7, #28]
 8003b24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b26:	493e      	ldr	r1, [pc, #248]	@ (8003c20 <xTaskResumeAll+0x1e8>)
 8003b28:	4613      	mov	r3, r2
 8003b2a:	009b      	lsls	r3, r3, #2
 8003b2c:	4413      	add	r3, r2
 8003b2e:	009b      	lsls	r3, r3, #2
 8003b30:	440b      	add	r3, r1
 8003b32:	3304      	adds	r3, #4
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	60bb      	str	r3, [r7, #8]
 8003b38:	69fb      	ldr	r3, [r7, #28]
 8003b3a:	68ba      	ldr	r2, [r7, #8]
 8003b3c:	609a      	str	r2, [r3, #8]
 8003b3e:	68bb      	ldr	r3, [r7, #8]
 8003b40:	689a      	ldr	r2, [r3, #8]
 8003b42:	69fb      	ldr	r3, [r7, #28]
 8003b44:	60da      	str	r2, [r3, #12]
 8003b46:	68bb      	ldr	r3, [r7, #8]
 8003b48:	689b      	ldr	r3, [r3, #8]
 8003b4a:	69fa      	ldr	r2, [r7, #28]
 8003b4c:	3204      	adds	r2, #4
 8003b4e:	605a      	str	r2, [r3, #4]
 8003b50:	69fb      	ldr	r3, [r7, #28]
 8003b52:	1d1a      	adds	r2, r3, #4
 8003b54:	68bb      	ldr	r3, [r7, #8]
 8003b56:	609a      	str	r2, [r3, #8]
 8003b58:	69fb      	ldr	r3, [r7, #28]
 8003b5a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b5c:	4613      	mov	r3, r2
 8003b5e:	009b      	lsls	r3, r3, #2
 8003b60:	4413      	add	r3, r2
 8003b62:	009b      	lsls	r3, r3, #2
 8003b64:	4a2e      	ldr	r2, [pc, #184]	@ (8003c20 <xTaskResumeAll+0x1e8>)
 8003b66:	441a      	add	r2, r3
 8003b68:	69fb      	ldr	r3, [r7, #28]
 8003b6a:	615a      	str	r2, [r3, #20]
 8003b6c:	69fb      	ldr	r3, [r7, #28]
 8003b6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b70:	492b      	ldr	r1, [pc, #172]	@ (8003c20 <xTaskResumeAll+0x1e8>)
 8003b72:	4613      	mov	r3, r2
 8003b74:	009b      	lsls	r3, r3, #2
 8003b76:	4413      	add	r3, r2
 8003b78:	009b      	lsls	r3, r3, #2
 8003b7a:	440b      	add	r3, r1
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	1c59      	adds	r1, r3, #1
 8003b80:	4827      	ldr	r0, [pc, #156]	@ (8003c20 <xTaskResumeAll+0x1e8>)
 8003b82:	4613      	mov	r3, r2
 8003b84:	009b      	lsls	r3, r3, #2
 8003b86:	4413      	add	r3, r2
 8003b88:	009b      	lsls	r3, r3, #2
 8003b8a:	4403      	add	r3, r0
 8003b8c:	6019      	str	r1, [r3, #0]

                    /* If the moved task has a priority higher than or equal to
                     * the current task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003b8e:	69fb      	ldr	r3, [r7, #28]
 8003b90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b92:	4b24      	ldr	r3, [pc, #144]	@ (8003c24 <xTaskResumeAll+0x1ec>)
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b98:	429a      	cmp	r2, r3
 8003b9a:	d302      	bcc.n	8003ba2 <xTaskResumeAll+0x16a>
                    {
                        xYieldPending = pdTRUE;
 8003b9c:	4b22      	ldr	r3, [pc, #136]	@ (8003c28 <xTaskResumeAll+0x1f0>)
 8003b9e:	2201      	movs	r2, #1
 8003ba0:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003ba2:	4b1d      	ldr	r3, [pc, #116]	@ (8003c18 <xTaskResumeAll+0x1e0>)
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	f47f af6f 	bne.w	8003a8a <xTaskResumeAll+0x52>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8003bac:	69fb      	ldr	r3, [r7, #28]
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d001      	beq.n	8003bb6 <xTaskResumeAll+0x17e>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8003bb2:	f000 fce3 	bl	800457c <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003bb6:	4b1d      	ldr	r3, [pc, #116]	@ (8003c2c <xTaskResumeAll+0x1f4>)
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	617b      	str	r3, [r7, #20]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8003bbc:	697b      	ldr	r3, [r7, #20]
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d010      	beq.n	8003be4 <xTaskResumeAll+0x1ac>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8003bc2:	f000 f8a3 	bl	8003d0c <xTaskIncrementTick>
 8003bc6:	4603      	mov	r3, r0
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d002      	beq.n	8003bd2 <xTaskResumeAll+0x19a>
                            {
                                xYieldPending = pdTRUE;
 8003bcc:	4b16      	ldr	r3, [pc, #88]	@ (8003c28 <xTaskResumeAll+0x1f0>)
 8003bce:	2201      	movs	r2, #1
 8003bd0:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8003bd2:	697b      	ldr	r3, [r7, #20]
 8003bd4:	3b01      	subs	r3, #1
 8003bd6:	617b      	str	r3, [r7, #20]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8003bd8:	697b      	ldr	r3, [r7, #20]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d1f1      	bne.n	8003bc2 <xTaskResumeAll+0x18a>

                        xPendedTicks = 0;
 8003bde:	4b13      	ldr	r3, [pc, #76]	@ (8003c2c <xTaskResumeAll+0x1f4>)
 8003be0:	2200      	movs	r2, #0
 8003be2:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8003be4:	4b10      	ldr	r3, [pc, #64]	@ (8003c28 <xTaskResumeAll+0x1f0>)
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d009      	beq.n	8003c00 <xTaskResumeAll+0x1c8>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                    {
                        xAlreadyYielded = pdTRUE;
 8003bec:	2301      	movs	r3, #1
 8003bee:	61bb      	str	r3, [r7, #24]
                    }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8003bf0:	4b0f      	ldr	r3, [pc, #60]	@ (8003c30 <xTaskResumeAll+0x1f8>)
 8003bf2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003bf6:	601a      	str	r2, [r3, #0]
 8003bf8:	f3bf 8f4f 	dsb	sy
 8003bfc:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8003c00:	f7ff f86e 	bl	8002ce0 <vPortExitCritical>

    return xAlreadyYielded;
 8003c04:	69bb      	ldr	r3, [r7, #24]
}
 8003c06:	4618      	mov	r0, r3
 8003c08:	3720      	adds	r7, #32
 8003c0a:	46bd      	mov	sp, r7
 8003c0c:	bd80      	pop	{r7, pc}
 8003c0e:	bf00      	nop
 8003c10:	200001dc 	.word	0x200001dc
 8003c14:	200001b4 	.word	0x200001b4
 8003c18:	20000174 	.word	0x20000174
 8003c1c:	200001bc 	.word	0x200001bc
 8003c20:	200000e0 	.word	0x200000e0
 8003c24:	200000dc 	.word	0x200000dc
 8003c28:	200001c8 	.word	0x200001c8
 8003c2c:	200001c4 	.word	0x200001c4
 8003c30:	e000ed04 	.word	0xe000ed04

08003c34 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003c34:	b480      	push	{r7}
 8003c36:	b083      	sub	sp, #12
 8003c38:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8003c3a:	4b04      	ldr	r3, [pc, #16]	@ (8003c4c <xTaskGetTickCount+0x18>)
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8003c40:	687b      	ldr	r3, [r7, #4]
}
 8003c42:	4618      	mov	r0, r3
 8003c44:	370c      	adds	r7, #12
 8003c46:	46bd      	mov	sp, r7
 8003c48:	bc80      	pop	{r7}
 8003c4a:	4770      	bx	lr
 8003c4c:	200001b8 	.word	0x200001b8

08003c50 <vTaskStepTick>:
 * implementations require configUSE_TICKLESS_IDLE to be set to a value other than
 * 1. */
#if ( configUSE_TICKLESS_IDLE != 0 )

    void vTaskStepTick( TickType_t xTicksToJump )
    {
 8003c50:	b580      	push	{r7, lr}
 8003c52:	b086      	sub	sp, #24
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]
        /* Correct the tick count value after a period during which the tick
         * was suppressed.  Note this does *not* call the tick hook function for
         * each stepped tick. */
        configASSERT( ( xTickCount + xTicksToJump ) <= xNextTaskUnblockTime );
 8003c58:	4b28      	ldr	r3, [pc, #160]	@ (8003cfc <vTaskStepTick+0xac>)
 8003c5a:	681a      	ldr	r2, [r3, #0]
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	441a      	add	r2, r3
 8003c60:	4b27      	ldr	r3, [pc, #156]	@ (8003d00 <vTaskStepTick+0xb0>)
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	429a      	cmp	r2, r3
 8003c66:	d90b      	bls.n	8003c80 <vTaskStepTick+0x30>
        __asm volatile
 8003c68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c6c:	f383 8811 	msr	BASEPRI, r3
 8003c70:	f3bf 8f6f 	isb	sy
 8003c74:	f3bf 8f4f 	dsb	sy
 8003c78:	617b      	str	r3, [r7, #20]
    }
 8003c7a:	bf00      	nop
 8003c7c:	bf00      	nop
 8003c7e:	e7fd      	b.n	8003c7c <vTaskStepTick+0x2c>

        if( ( xTickCount + xTicksToJump ) == xNextTaskUnblockTime )
 8003c80:	4b1e      	ldr	r3, [pc, #120]	@ (8003cfc <vTaskStepTick+0xac>)
 8003c82:	681a      	ldr	r2, [r3, #0]
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	441a      	add	r2, r3
 8003c88:	4b1d      	ldr	r3, [pc, #116]	@ (8003d00 <vTaskStepTick+0xb0>)
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	429a      	cmp	r2, r3
 8003c8e:	d12a      	bne.n	8003ce6 <vTaskStepTick+0x96>
        {
            /* Arrange for xTickCount to reach xNextTaskUnblockTime in
             * xTaskIncrementTick() when the scheduler resumes.  This ensures
             * that any delayed tasks are resumed at the correct time. */
            configASSERT( uxSchedulerSuspended );
 8003c90:	4b1c      	ldr	r3, [pc, #112]	@ (8003d04 <vTaskStepTick+0xb4>)
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d10b      	bne.n	8003cb0 <vTaskStepTick+0x60>
        __asm volatile
 8003c98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c9c:	f383 8811 	msr	BASEPRI, r3
 8003ca0:	f3bf 8f6f 	isb	sy
 8003ca4:	f3bf 8f4f 	dsb	sy
 8003ca8:	613b      	str	r3, [r7, #16]
    }
 8003caa:	bf00      	nop
 8003cac:	bf00      	nop
 8003cae:	e7fd      	b.n	8003cac <vTaskStepTick+0x5c>
            configASSERT( xTicksToJump != ( TickType_t ) 0 );
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d10b      	bne.n	8003cce <vTaskStepTick+0x7e>
        __asm volatile
 8003cb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003cba:	f383 8811 	msr	BASEPRI, r3
 8003cbe:	f3bf 8f6f 	isb	sy
 8003cc2:	f3bf 8f4f 	dsb	sy
 8003cc6:	60fb      	str	r3, [r7, #12]
    }
 8003cc8:	bf00      	nop
 8003cca:	bf00      	nop
 8003ccc:	e7fd      	b.n	8003cca <vTaskStepTick+0x7a>

            /* Prevent the tick interrupt modifying xPendedTicks simultaneously. */
            taskENTER_CRITICAL();
 8003cce:	f7fe ffd7 	bl	8002c80 <vPortEnterCritical>
            {
                xPendedTicks++;
 8003cd2:	4b0d      	ldr	r3, [pc, #52]	@ (8003d08 <vTaskStepTick+0xb8>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	3301      	adds	r3, #1
 8003cd8:	4a0b      	ldr	r2, [pc, #44]	@ (8003d08 <vTaskStepTick+0xb8>)
 8003cda:	6013      	str	r3, [r2, #0]
            }
            taskEXIT_CRITICAL();
 8003cdc:	f7ff f800 	bl	8002ce0 <vPortExitCritical>
            xTicksToJump--;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	3b01      	subs	r3, #1
 8003ce4:	607b      	str	r3, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        xTickCount += xTicksToJump;
 8003ce6:	4b05      	ldr	r3, [pc, #20]	@ (8003cfc <vTaskStepTick+0xac>)
 8003ce8:	681a      	ldr	r2, [r3, #0]
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	4413      	add	r3, r2
 8003cee:	4a03      	ldr	r2, [pc, #12]	@ (8003cfc <vTaskStepTick+0xac>)
 8003cf0:	6013      	str	r3, [r2, #0]
        traceINCREASE_TICK_COUNT( xTicksToJump );
    }
 8003cf2:	bf00      	nop
 8003cf4:	3718      	adds	r7, #24
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	bd80      	pop	{r7, pc}
 8003cfa:	bf00      	nop
 8003cfc:	200001b8 	.word	0x200001b8
 8003d00:	200001d4 	.word	0x200001d4
 8003d04:	200001dc 	.word	0x200001dc
 8003d08:	200001c4 	.word	0x200001c4

08003d0c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b08a      	sub	sp, #40	@ 0x28
 8003d10:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8003d12:	2300      	movs	r3, #0
 8003d14:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003d16:	4b7e      	ldr	r3, [pc, #504]	@ (8003f10 <xTaskIncrementTick+0x204>)
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	f040 80ee 	bne.w	8003efc <xTaskIncrementTick+0x1f0>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003d20:	4b7c      	ldr	r3, [pc, #496]	@ (8003f14 <xTaskIncrementTick+0x208>)
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	3301      	adds	r3, #1
 8003d26:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8003d28:	4a7a      	ldr	r2, [pc, #488]	@ (8003f14 <xTaskIncrementTick+0x208>)
 8003d2a:	6a3b      	ldr	r3, [r7, #32]
 8003d2c:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003d2e:	6a3b      	ldr	r3, [r7, #32]
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d121      	bne.n	8003d78 <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 8003d34:	4b78      	ldr	r3, [pc, #480]	@ (8003f18 <xTaskIncrementTick+0x20c>)
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d00b      	beq.n	8003d56 <xTaskIncrementTick+0x4a>
        __asm volatile
 8003d3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d42:	f383 8811 	msr	BASEPRI, r3
 8003d46:	f3bf 8f6f 	isb	sy
 8003d4a:	f3bf 8f4f 	dsb	sy
 8003d4e:	607b      	str	r3, [r7, #4]
    }
 8003d50:	bf00      	nop
 8003d52:	bf00      	nop
 8003d54:	e7fd      	b.n	8003d52 <xTaskIncrementTick+0x46>
 8003d56:	4b70      	ldr	r3, [pc, #448]	@ (8003f18 <xTaskIncrementTick+0x20c>)
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	61fb      	str	r3, [r7, #28]
 8003d5c:	4b6f      	ldr	r3, [pc, #444]	@ (8003f1c <xTaskIncrementTick+0x210>)
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	4a6d      	ldr	r2, [pc, #436]	@ (8003f18 <xTaskIncrementTick+0x20c>)
 8003d62:	6013      	str	r3, [r2, #0]
 8003d64:	4a6d      	ldr	r2, [pc, #436]	@ (8003f1c <xTaskIncrementTick+0x210>)
 8003d66:	69fb      	ldr	r3, [r7, #28]
 8003d68:	6013      	str	r3, [r2, #0]
 8003d6a:	4b6d      	ldr	r3, [pc, #436]	@ (8003f20 <xTaskIncrementTick+0x214>)
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	3301      	adds	r3, #1
 8003d70:	4a6b      	ldr	r2, [pc, #428]	@ (8003f20 <xTaskIncrementTick+0x214>)
 8003d72:	6013      	str	r3, [r2, #0]
 8003d74:	f000 fc02 	bl	800457c <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8003d78:	4b6a      	ldr	r3, [pc, #424]	@ (8003f24 <xTaskIncrementTick+0x218>)
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	6a3a      	ldr	r2, [r7, #32]
 8003d7e:	429a      	cmp	r2, r3
 8003d80:	f0c0 80a7 	bcc.w	8003ed2 <xTaskIncrementTick+0x1c6>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003d84:	4b64      	ldr	r3, [pc, #400]	@ (8003f18 <xTaskIncrementTick+0x20c>)
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d104      	bne.n	8003d98 <xTaskIncrementTick+0x8c>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003d8e:	4b65      	ldr	r3, [pc, #404]	@ (8003f24 <xTaskIncrementTick+0x218>)
 8003d90:	f04f 32ff 	mov.w	r2, #4294967295
 8003d94:	601a      	str	r2, [r3, #0]
                    break;
 8003d96:	e09c      	b.n	8003ed2 <xTaskIncrementTick+0x1c6>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003d98:	4b5f      	ldr	r3, [pc, #380]	@ (8003f18 <xTaskIncrementTick+0x20c>)
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	68db      	ldr	r3, [r3, #12]
 8003d9e:	68db      	ldr	r3, [r3, #12]
 8003da0:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003da2:	69bb      	ldr	r3, [r7, #24]
 8003da4:	685b      	ldr	r3, [r3, #4]
 8003da6:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 8003da8:	6a3a      	ldr	r2, [r7, #32]
 8003daa:	697b      	ldr	r3, [r7, #20]
 8003dac:	429a      	cmp	r2, r3
 8003dae:	d203      	bcs.n	8003db8 <xTaskIncrementTick+0xac>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8003db0:	4a5c      	ldr	r2, [pc, #368]	@ (8003f24 <xTaskIncrementTick+0x218>)
 8003db2:	697b      	ldr	r3, [r7, #20]
 8003db4:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 8003db6:	e08c      	b.n	8003ed2 <xTaskIncrementTick+0x1c6>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8003db8:	69bb      	ldr	r3, [r7, #24]
 8003dba:	695b      	ldr	r3, [r3, #20]
 8003dbc:	613b      	str	r3, [r7, #16]
 8003dbe:	69bb      	ldr	r3, [r7, #24]
 8003dc0:	689b      	ldr	r3, [r3, #8]
 8003dc2:	69ba      	ldr	r2, [r7, #24]
 8003dc4:	68d2      	ldr	r2, [r2, #12]
 8003dc6:	609a      	str	r2, [r3, #8]
 8003dc8:	69bb      	ldr	r3, [r7, #24]
 8003dca:	68db      	ldr	r3, [r3, #12]
 8003dcc:	69ba      	ldr	r2, [r7, #24]
 8003dce:	6892      	ldr	r2, [r2, #8]
 8003dd0:	605a      	str	r2, [r3, #4]
 8003dd2:	693b      	ldr	r3, [r7, #16]
 8003dd4:	685a      	ldr	r2, [r3, #4]
 8003dd6:	69bb      	ldr	r3, [r7, #24]
 8003dd8:	3304      	adds	r3, #4
 8003dda:	429a      	cmp	r2, r3
 8003ddc:	d103      	bne.n	8003de6 <xTaskIncrementTick+0xda>
 8003dde:	69bb      	ldr	r3, [r7, #24]
 8003de0:	68da      	ldr	r2, [r3, #12]
 8003de2:	693b      	ldr	r3, [r7, #16]
 8003de4:	605a      	str	r2, [r3, #4]
 8003de6:	69bb      	ldr	r3, [r7, #24]
 8003de8:	2200      	movs	r2, #0
 8003dea:	615a      	str	r2, [r3, #20]
 8003dec:	693b      	ldr	r3, [r7, #16]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	1e5a      	subs	r2, r3, #1
 8003df2:	693b      	ldr	r3, [r7, #16]
 8003df4:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003df6:	69bb      	ldr	r3, [r7, #24]
 8003df8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d01e      	beq.n	8003e3c <xTaskIncrementTick+0x130>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8003dfe:	69bb      	ldr	r3, [r7, #24]
 8003e00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e02:	60fb      	str	r3, [r7, #12]
 8003e04:	69bb      	ldr	r3, [r7, #24]
 8003e06:	69db      	ldr	r3, [r3, #28]
 8003e08:	69ba      	ldr	r2, [r7, #24]
 8003e0a:	6a12      	ldr	r2, [r2, #32]
 8003e0c:	609a      	str	r2, [r3, #8]
 8003e0e:	69bb      	ldr	r3, [r7, #24]
 8003e10:	6a1b      	ldr	r3, [r3, #32]
 8003e12:	69ba      	ldr	r2, [r7, #24]
 8003e14:	69d2      	ldr	r2, [r2, #28]
 8003e16:	605a      	str	r2, [r3, #4]
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	685a      	ldr	r2, [r3, #4]
 8003e1c:	69bb      	ldr	r3, [r7, #24]
 8003e1e:	3318      	adds	r3, #24
 8003e20:	429a      	cmp	r2, r3
 8003e22:	d103      	bne.n	8003e2c <xTaskIncrementTick+0x120>
 8003e24:	69bb      	ldr	r3, [r7, #24]
 8003e26:	6a1a      	ldr	r2, [r3, #32]
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	605a      	str	r2, [r3, #4]
 8003e2c:	69bb      	ldr	r3, [r7, #24]
 8003e2e:	2200      	movs	r2, #0
 8003e30:	629a      	str	r2, [r3, #40]	@ 0x28
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	1e5a      	subs	r2, r3, #1
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8003e3c:	69bb      	ldr	r3, [r7, #24]
 8003e3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e40:	4b39      	ldr	r3, [pc, #228]	@ (8003f28 <xTaskIncrementTick+0x21c>)
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	429a      	cmp	r2, r3
 8003e46:	d903      	bls.n	8003e50 <xTaskIncrementTick+0x144>
 8003e48:	69bb      	ldr	r3, [r7, #24]
 8003e4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e4c:	4a36      	ldr	r2, [pc, #216]	@ (8003f28 <xTaskIncrementTick+0x21c>)
 8003e4e:	6013      	str	r3, [r2, #0]
 8003e50:	69bb      	ldr	r3, [r7, #24]
 8003e52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e54:	4935      	ldr	r1, [pc, #212]	@ (8003f2c <xTaskIncrementTick+0x220>)
 8003e56:	4613      	mov	r3, r2
 8003e58:	009b      	lsls	r3, r3, #2
 8003e5a:	4413      	add	r3, r2
 8003e5c:	009b      	lsls	r3, r3, #2
 8003e5e:	440b      	add	r3, r1
 8003e60:	3304      	adds	r3, #4
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	60bb      	str	r3, [r7, #8]
 8003e66:	69bb      	ldr	r3, [r7, #24]
 8003e68:	68ba      	ldr	r2, [r7, #8]
 8003e6a:	609a      	str	r2, [r3, #8]
 8003e6c:	68bb      	ldr	r3, [r7, #8]
 8003e6e:	689a      	ldr	r2, [r3, #8]
 8003e70:	69bb      	ldr	r3, [r7, #24]
 8003e72:	60da      	str	r2, [r3, #12]
 8003e74:	68bb      	ldr	r3, [r7, #8]
 8003e76:	689b      	ldr	r3, [r3, #8]
 8003e78:	69ba      	ldr	r2, [r7, #24]
 8003e7a:	3204      	adds	r2, #4
 8003e7c:	605a      	str	r2, [r3, #4]
 8003e7e:	69bb      	ldr	r3, [r7, #24]
 8003e80:	1d1a      	adds	r2, r3, #4
 8003e82:	68bb      	ldr	r3, [r7, #8]
 8003e84:	609a      	str	r2, [r3, #8]
 8003e86:	69bb      	ldr	r3, [r7, #24]
 8003e88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e8a:	4613      	mov	r3, r2
 8003e8c:	009b      	lsls	r3, r3, #2
 8003e8e:	4413      	add	r3, r2
 8003e90:	009b      	lsls	r3, r3, #2
 8003e92:	4a26      	ldr	r2, [pc, #152]	@ (8003f2c <xTaskIncrementTick+0x220>)
 8003e94:	441a      	add	r2, r3
 8003e96:	69bb      	ldr	r3, [r7, #24]
 8003e98:	615a      	str	r2, [r3, #20]
 8003e9a:	69bb      	ldr	r3, [r7, #24]
 8003e9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e9e:	4923      	ldr	r1, [pc, #140]	@ (8003f2c <xTaskIncrementTick+0x220>)
 8003ea0:	4613      	mov	r3, r2
 8003ea2:	009b      	lsls	r3, r3, #2
 8003ea4:	4413      	add	r3, r2
 8003ea6:	009b      	lsls	r3, r3, #2
 8003ea8:	440b      	add	r3, r1
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	1c59      	adds	r1, r3, #1
 8003eae:	481f      	ldr	r0, [pc, #124]	@ (8003f2c <xTaskIncrementTick+0x220>)
 8003eb0:	4613      	mov	r3, r2
 8003eb2:	009b      	lsls	r3, r3, #2
 8003eb4:	4413      	add	r3, r2
 8003eb6:	009b      	lsls	r3, r3, #2
 8003eb8:	4403      	add	r3, r0
 8003eba:	6019      	str	r1, [r3, #0]
                         * task.
                         * The case of equal priority tasks sharing
                         * processing time (which happens when both
                         * preemption and time slicing are on) is
                         * handled below.*/
                        if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003ebc:	69bb      	ldr	r3, [r7, #24]
 8003ebe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ec0:	4b1b      	ldr	r3, [pc, #108]	@ (8003f30 <xTaskIncrementTick+0x224>)
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ec6:	429a      	cmp	r2, r3
 8003ec8:	f67f af5c 	bls.w	8003d84 <xTaskIncrementTick+0x78>
                        {
                            xSwitchRequired = pdTRUE;
 8003ecc:	2301      	movs	r3, #1
 8003ece:	627b      	str	r3, [r7, #36]	@ 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003ed0:	e758      	b.n	8003d84 <xTaskIncrementTick+0x78>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003ed2:	4b17      	ldr	r3, [pc, #92]	@ (8003f30 <xTaskIncrementTick+0x224>)
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ed8:	4914      	ldr	r1, [pc, #80]	@ (8003f2c <xTaskIncrementTick+0x220>)
 8003eda:	4613      	mov	r3, r2
 8003edc:	009b      	lsls	r3, r3, #2
 8003ede:	4413      	add	r3, r2
 8003ee0:	009b      	lsls	r3, r3, #2
 8003ee2:	440b      	add	r3, r1
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	2b01      	cmp	r3, #1
 8003ee8:	d901      	bls.n	8003eee <xTaskIncrementTick+0x1e2>
            {
                xSwitchRequired = pdTRUE;
 8003eea:	2301      	movs	r3, #1
 8003eec:	627b      	str	r3, [r7, #36]	@ 0x24
        }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
        {
            if( xYieldPending != pdFALSE )
 8003eee:	4b11      	ldr	r3, [pc, #68]	@ (8003f34 <xTaskIncrementTick+0x228>)
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d007      	beq.n	8003f06 <xTaskIncrementTick+0x1fa>
            {
                xSwitchRequired = pdTRUE;
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	627b      	str	r3, [r7, #36]	@ 0x24
 8003efa:	e004      	b.n	8003f06 <xTaskIncrementTick+0x1fa>
        }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8003efc:	4b0e      	ldr	r3, [pc, #56]	@ (8003f38 <xTaskIncrementTick+0x22c>)
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	3301      	adds	r3, #1
 8003f02:	4a0d      	ldr	r2, [pc, #52]	@ (8003f38 <xTaskIncrementTick+0x22c>)
 8003f04:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    return xSwitchRequired;
 8003f06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8003f08:	4618      	mov	r0, r3
 8003f0a:	3728      	adds	r7, #40	@ 0x28
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	bd80      	pop	{r7, pc}
 8003f10:	200001dc 	.word	0x200001dc
 8003f14:	200001b8 	.word	0x200001b8
 8003f18:	2000016c 	.word	0x2000016c
 8003f1c:	20000170 	.word	0x20000170
 8003f20:	200001cc 	.word	0x200001cc
 8003f24:	200001d4 	.word	0x200001d4
 8003f28:	200001bc 	.word	0x200001bc
 8003f2c:	200000e0 	.word	0x200000e0
 8003f30:	200000dc 	.word	0x200000dc
 8003f34:	200001c8 	.word	0x200001c8
 8003f38:	200001c4 	.word	0x200001c4

08003f3c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003f3c:	b480      	push	{r7}
 8003f3e:	b085      	sub	sp, #20
 8003f40:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003f42:	4b28      	ldr	r3, [pc, #160]	@ (8003fe4 <vTaskSwitchContext+0xa8>)
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d003      	beq.n	8003f52 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8003f4a:	4b27      	ldr	r3, [pc, #156]	@ (8003fe8 <vTaskSwitchContext+0xac>)
 8003f4c:	2201      	movs	r2, #1
 8003f4e:	601a      	str	r2, [r3, #0]
             * Block specific to this task. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif
    }
}
 8003f50:	e042      	b.n	8003fd8 <vTaskSwitchContext+0x9c>
        xYieldPending = pdFALSE;
 8003f52:	4b25      	ldr	r3, [pc, #148]	@ (8003fe8 <vTaskSwitchContext+0xac>)
 8003f54:	2200      	movs	r2, #0
 8003f56:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003f58:	4b24      	ldr	r3, [pc, #144]	@ (8003fec <vTaskSwitchContext+0xb0>)
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	60fb      	str	r3, [r7, #12]
 8003f5e:	e011      	b.n	8003f84 <vTaskSwitchContext+0x48>
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d10b      	bne.n	8003f7e <vTaskSwitchContext+0x42>
        __asm volatile
 8003f66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f6a:	f383 8811 	msr	BASEPRI, r3
 8003f6e:	f3bf 8f6f 	isb	sy
 8003f72:	f3bf 8f4f 	dsb	sy
 8003f76:	607b      	str	r3, [r7, #4]
    }
 8003f78:	bf00      	nop
 8003f7a:	bf00      	nop
 8003f7c:	e7fd      	b.n	8003f7a <vTaskSwitchContext+0x3e>
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	3b01      	subs	r3, #1
 8003f82:	60fb      	str	r3, [r7, #12]
 8003f84:	491a      	ldr	r1, [pc, #104]	@ (8003ff0 <vTaskSwitchContext+0xb4>)
 8003f86:	68fa      	ldr	r2, [r7, #12]
 8003f88:	4613      	mov	r3, r2
 8003f8a:	009b      	lsls	r3, r3, #2
 8003f8c:	4413      	add	r3, r2
 8003f8e:	009b      	lsls	r3, r3, #2
 8003f90:	440b      	add	r3, r1
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d0e3      	beq.n	8003f60 <vTaskSwitchContext+0x24>
 8003f98:	68fa      	ldr	r2, [r7, #12]
 8003f9a:	4613      	mov	r3, r2
 8003f9c:	009b      	lsls	r3, r3, #2
 8003f9e:	4413      	add	r3, r2
 8003fa0:	009b      	lsls	r3, r3, #2
 8003fa2:	4a13      	ldr	r2, [pc, #76]	@ (8003ff0 <vTaskSwitchContext+0xb4>)
 8003fa4:	4413      	add	r3, r2
 8003fa6:	60bb      	str	r3, [r7, #8]
 8003fa8:	68bb      	ldr	r3, [r7, #8]
 8003faa:	685b      	ldr	r3, [r3, #4]
 8003fac:	685a      	ldr	r2, [r3, #4]
 8003fae:	68bb      	ldr	r3, [r7, #8]
 8003fb0:	605a      	str	r2, [r3, #4]
 8003fb2:	68bb      	ldr	r3, [r7, #8]
 8003fb4:	685a      	ldr	r2, [r3, #4]
 8003fb6:	68bb      	ldr	r3, [r7, #8]
 8003fb8:	3308      	adds	r3, #8
 8003fba:	429a      	cmp	r2, r3
 8003fbc:	d104      	bne.n	8003fc8 <vTaskSwitchContext+0x8c>
 8003fbe:	68bb      	ldr	r3, [r7, #8]
 8003fc0:	685b      	ldr	r3, [r3, #4]
 8003fc2:	685a      	ldr	r2, [r3, #4]
 8003fc4:	68bb      	ldr	r3, [r7, #8]
 8003fc6:	605a      	str	r2, [r3, #4]
 8003fc8:	68bb      	ldr	r3, [r7, #8]
 8003fca:	685b      	ldr	r3, [r3, #4]
 8003fcc:	68db      	ldr	r3, [r3, #12]
 8003fce:	4a09      	ldr	r2, [pc, #36]	@ (8003ff4 <vTaskSwitchContext+0xb8>)
 8003fd0:	6013      	str	r3, [r2, #0]
 8003fd2:	4a06      	ldr	r2, [pc, #24]	@ (8003fec <vTaskSwitchContext+0xb0>)
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	6013      	str	r3, [r2, #0]
}
 8003fd8:	bf00      	nop
 8003fda:	3714      	adds	r7, #20
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	bc80      	pop	{r7}
 8003fe0:	4770      	bx	lr
 8003fe2:	bf00      	nop
 8003fe4:	200001dc 	.word	0x200001dc
 8003fe8:	200001c8 	.word	0x200001c8
 8003fec:	200001bc 	.word	0x200001bc
 8003ff0:	200000e0 	.word	0x200000e0
 8003ff4:	200000dc 	.word	0x200000dc

08003ff8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8003ff8:	b580      	push	{r7, lr}
 8003ffa:	b084      	sub	sp, #16
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	6078      	str	r0, [r7, #4]
 8004000:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	2b00      	cmp	r3, #0
 8004006:	d10b      	bne.n	8004020 <vTaskPlaceOnEventList+0x28>
        __asm volatile
 8004008:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800400c:	f383 8811 	msr	BASEPRI, r3
 8004010:	f3bf 8f6f 	isb	sy
 8004014:	f3bf 8f4f 	dsb	sy
 8004018:	60fb      	str	r3, [r7, #12]
    }
 800401a:	bf00      	nop
 800401c:	bf00      	nop
 800401e:	e7fd      	b.n	800401c <vTaskPlaceOnEventList+0x24>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004020:	4b07      	ldr	r3, [pc, #28]	@ (8004040 <vTaskPlaceOnEventList+0x48>)
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	3318      	adds	r3, #24
 8004026:	4619      	mov	r1, r3
 8004028:	6878      	ldr	r0, [r7, #4]
 800402a:	f7fe fcd1 	bl	80029d0 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800402e:	2101      	movs	r1, #1
 8004030:	6838      	ldr	r0, [r7, #0]
 8004032:	f000 fadb 	bl	80045ec <prvAddCurrentTaskToDelayedList>
}
 8004036:	bf00      	nop
 8004038:	3710      	adds	r7, #16
 800403a:	46bd      	mov	sp, r7
 800403c:	bd80      	pop	{r7, pc}
 800403e:	bf00      	nop
 8004040:	200000dc 	.word	0x200000dc

08004044 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8004044:	b580      	push	{r7, lr}
 8004046:	b086      	sub	sp, #24
 8004048:	af00      	add	r7, sp, #0
 800404a:	60f8      	str	r0, [r7, #12]
 800404c:	60b9      	str	r1, [r7, #8]
 800404e:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	2b00      	cmp	r3, #0
 8004054:	d10b      	bne.n	800406e <vTaskPlaceOnEventListRestricted+0x2a>
        __asm volatile
 8004056:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800405a:	f383 8811 	msr	BASEPRI, r3
 800405e:	f3bf 8f6f 	isb	sy
 8004062:	f3bf 8f4f 	dsb	sy
 8004066:	613b      	str	r3, [r7, #16]
    }
 8004068:	bf00      	nop
 800406a:	bf00      	nop
 800406c:	e7fd      	b.n	800406a <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	685b      	ldr	r3, [r3, #4]
 8004072:	617b      	str	r3, [r7, #20]
 8004074:	4b15      	ldr	r3, [pc, #84]	@ (80040cc <vTaskPlaceOnEventListRestricted+0x88>)
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	697a      	ldr	r2, [r7, #20]
 800407a:	61da      	str	r2, [r3, #28]
 800407c:	4b13      	ldr	r3, [pc, #76]	@ (80040cc <vTaskPlaceOnEventListRestricted+0x88>)
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	697a      	ldr	r2, [r7, #20]
 8004082:	6892      	ldr	r2, [r2, #8]
 8004084:	621a      	str	r2, [r3, #32]
 8004086:	4b11      	ldr	r3, [pc, #68]	@ (80040cc <vTaskPlaceOnEventListRestricted+0x88>)
 8004088:	681a      	ldr	r2, [r3, #0]
 800408a:	697b      	ldr	r3, [r7, #20]
 800408c:	689b      	ldr	r3, [r3, #8]
 800408e:	3218      	adds	r2, #24
 8004090:	605a      	str	r2, [r3, #4]
 8004092:	4b0e      	ldr	r3, [pc, #56]	@ (80040cc <vTaskPlaceOnEventListRestricted+0x88>)
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f103 0218 	add.w	r2, r3, #24
 800409a:	697b      	ldr	r3, [r7, #20]
 800409c:	609a      	str	r2, [r3, #8]
 800409e:	4b0b      	ldr	r3, [pc, #44]	@ (80040cc <vTaskPlaceOnEventListRestricted+0x88>)
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	68fa      	ldr	r2, [r7, #12]
 80040a4:	629a      	str	r2, [r3, #40]	@ 0x28
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	1c5a      	adds	r2, r3, #1
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d002      	beq.n	80040bc <vTaskPlaceOnEventListRestricted+0x78>
        {
            xTicksToWait = portMAX_DELAY;
 80040b6:	f04f 33ff 	mov.w	r3, #4294967295
 80040ba:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80040bc:	6879      	ldr	r1, [r7, #4]
 80040be:	68b8      	ldr	r0, [r7, #8]
 80040c0:	f000 fa94 	bl	80045ec <prvAddCurrentTaskToDelayedList>
    }
 80040c4:	bf00      	nop
 80040c6:	3718      	adds	r7, #24
 80040c8:	46bd      	mov	sp, r7
 80040ca:	bd80      	pop	{r7, pc}
 80040cc:	200000dc 	.word	0x200000dc

080040d0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	b08a      	sub	sp, #40	@ 0x28
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	68db      	ldr	r3, [r3, #12]
 80040dc:	68db      	ldr	r3, [r3, #12]
 80040de:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 80040e0:	6a3b      	ldr	r3, [r7, #32]
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d10b      	bne.n	80040fe <xTaskRemoveFromEventList+0x2e>
        __asm volatile
 80040e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040ea:	f383 8811 	msr	BASEPRI, r3
 80040ee:	f3bf 8f6f 	isb	sy
 80040f2:	f3bf 8f4f 	dsb	sy
 80040f6:	60fb      	str	r3, [r7, #12]
    }
 80040f8:	bf00      	nop
 80040fa:	bf00      	nop
 80040fc:	e7fd      	b.n	80040fa <xTaskRemoveFromEventList+0x2a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 80040fe:	6a3b      	ldr	r3, [r7, #32]
 8004100:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004102:	61fb      	str	r3, [r7, #28]
 8004104:	6a3b      	ldr	r3, [r7, #32]
 8004106:	69db      	ldr	r3, [r3, #28]
 8004108:	6a3a      	ldr	r2, [r7, #32]
 800410a:	6a12      	ldr	r2, [r2, #32]
 800410c:	609a      	str	r2, [r3, #8]
 800410e:	6a3b      	ldr	r3, [r7, #32]
 8004110:	6a1b      	ldr	r3, [r3, #32]
 8004112:	6a3a      	ldr	r2, [r7, #32]
 8004114:	69d2      	ldr	r2, [r2, #28]
 8004116:	605a      	str	r2, [r3, #4]
 8004118:	69fb      	ldr	r3, [r7, #28]
 800411a:	685a      	ldr	r2, [r3, #4]
 800411c:	6a3b      	ldr	r3, [r7, #32]
 800411e:	3318      	adds	r3, #24
 8004120:	429a      	cmp	r2, r3
 8004122:	d103      	bne.n	800412c <xTaskRemoveFromEventList+0x5c>
 8004124:	6a3b      	ldr	r3, [r7, #32]
 8004126:	6a1a      	ldr	r2, [r3, #32]
 8004128:	69fb      	ldr	r3, [r7, #28]
 800412a:	605a      	str	r2, [r3, #4]
 800412c:	6a3b      	ldr	r3, [r7, #32]
 800412e:	2200      	movs	r2, #0
 8004130:	629a      	str	r2, [r3, #40]	@ 0x28
 8004132:	69fb      	ldr	r3, [r7, #28]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	1e5a      	subs	r2, r3, #1
 8004138:	69fb      	ldr	r3, [r7, #28]
 800413a:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800413c:	4b4a      	ldr	r3, [pc, #296]	@ (8004268 <xTaskRemoveFromEventList+0x198>)
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	2b00      	cmp	r3, #0
 8004142:	d161      	bne.n	8004208 <xTaskRemoveFromEventList+0x138>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 8004144:	6a3b      	ldr	r3, [r7, #32]
 8004146:	695b      	ldr	r3, [r3, #20]
 8004148:	617b      	str	r3, [r7, #20]
 800414a:	6a3b      	ldr	r3, [r7, #32]
 800414c:	689b      	ldr	r3, [r3, #8]
 800414e:	6a3a      	ldr	r2, [r7, #32]
 8004150:	68d2      	ldr	r2, [r2, #12]
 8004152:	609a      	str	r2, [r3, #8]
 8004154:	6a3b      	ldr	r3, [r7, #32]
 8004156:	68db      	ldr	r3, [r3, #12]
 8004158:	6a3a      	ldr	r2, [r7, #32]
 800415a:	6892      	ldr	r2, [r2, #8]
 800415c:	605a      	str	r2, [r3, #4]
 800415e:	697b      	ldr	r3, [r7, #20]
 8004160:	685a      	ldr	r2, [r3, #4]
 8004162:	6a3b      	ldr	r3, [r7, #32]
 8004164:	3304      	adds	r3, #4
 8004166:	429a      	cmp	r2, r3
 8004168:	d103      	bne.n	8004172 <xTaskRemoveFromEventList+0xa2>
 800416a:	6a3b      	ldr	r3, [r7, #32]
 800416c:	68da      	ldr	r2, [r3, #12]
 800416e:	697b      	ldr	r3, [r7, #20]
 8004170:	605a      	str	r2, [r3, #4]
 8004172:	6a3b      	ldr	r3, [r7, #32]
 8004174:	2200      	movs	r2, #0
 8004176:	615a      	str	r2, [r3, #20]
 8004178:	697b      	ldr	r3, [r7, #20]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	1e5a      	subs	r2, r3, #1
 800417e:	697b      	ldr	r3, [r7, #20]
 8004180:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 8004182:	6a3b      	ldr	r3, [r7, #32]
 8004184:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004186:	4b39      	ldr	r3, [pc, #228]	@ (800426c <xTaskRemoveFromEventList+0x19c>)
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	429a      	cmp	r2, r3
 800418c:	d903      	bls.n	8004196 <xTaskRemoveFromEventList+0xc6>
 800418e:	6a3b      	ldr	r3, [r7, #32]
 8004190:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004192:	4a36      	ldr	r2, [pc, #216]	@ (800426c <xTaskRemoveFromEventList+0x19c>)
 8004194:	6013      	str	r3, [r2, #0]
 8004196:	6a3b      	ldr	r3, [r7, #32]
 8004198:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800419a:	4935      	ldr	r1, [pc, #212]	@ (8004270 <xTaskRemoveFromEventList+0x1a0>)
 800419c:	4613      	mov	r3, r2
 800419e:	009b      	lsls	r3, r3, #2
 80041a0:	4413      	add	r3, r2
 80041a2:	009b      	lsls	r3, r3, #2
 80041a4:	440b      	add	r3, r1
 80041a6:	3304      	adds	r3, #4
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	613b      	str	r3, [r7, #16]
 80041ac:	6a3b      	ldr	r3, [r7, #32]
 80041ae:	693a      	ldr	r2, [r7, #16]
 80041b0:	609a      	str	r2, [r3, #8]
 80041b2:	693b      	ldr	r3, [r7, #16]
 80041b4:	689a      	ldr	r2, [r3, #8]
 80041b6:	6a3b      	ldr	r3, [r7, #32]
 80041b8:	60da      	str	r2, [r3, #12]
 80041ba:	693b      	ldr	r3, [r7, #16]
 80041bc:	689b      	ldr	r3, [r3, #8]
 80041be:	6a3a      	ldr	r2, [r7, #32]
 80041c0:	3204      	adds	r2, #4
 80041c2:	605a      	str	r2, [r3, #4]
 80041c4:	6a3b      	ldr	r3, [r7, #32]
 80041c6:	1d1a      	adds	r2, r3, #4
 80041c8:	693b      	ldr	r3, [r7, #16]
 80041ca:	609a      	str	r2, [r3, #8]
 80041cc:	6a3b      	ldr	r3, [r7, #32]
 80041ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80041d0:	4613      	mov	r3, r2
 80041d2:	009b      	lsls	r3, r3, #2
 80041d4:	4413      	add	r3, r2
 80041d6:	009b      	lsls	r3, r3, #2
 80041d8:	4a25      	ldr	r2, [pc, #148]	@ (8004270 <xTaskRemoveFromEventList+0x1a0>)
 80041da:	441a      	add	r2, r3
 80041dc:	6a3b      	ldr	r3, [r7, #32]
 80041de:	615a      	str	r2, [r3, #20]
 80041e0:	6a3b      	ldr	r3, [r7, #32]
 80041e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80041e4:	4922      	ldr	r1, [pc, #136]	@ (8004270 <xTaskRemoveFromEventList+0x1a0>)
 80041e6:	4613      	mov	r3, r2
 80041e8:	009b      	lsls	r3, r3, #2
 80041ea:	4413      	add	r3, r2
 80041ec:	009b      	lsls	r3, r3, #2
 80041ee:	440b      	add	r3, r1
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	1c59      	adds	r1, r3, #1
 80041f4:	481e      	ldr	r0, [pc, #120]	@ (8004270 <xTaskRemoveFromEventList+0x1a0>)
 80041f6:	4613      	mov	r3, r2
 80041f8:	009b      	lsls	r3, r3, #2
 80041fa:	4413      	add	r3, r2
 80041fc:	009b      	lsls	r3, r3, #2
 80041fe:	4403      	add	r3, r0
 8004200:	6019      	str	r1, [r3, #0]
             * normally left unchanged, because it is automatically reset to a new
             * value when the tick count equals xNextTaskUnblockTime.  However if
             * tickless idling is used it might be more important to enter sleep mode
             * at the earliest possible time - so reset xNextTaskUnblockTime here to
             * ensure it is updated at the earliest possible time. */
            prvResetNextTaskUnblockTime();
 8004202:	f000 f9bb 	bl	800457c <prvResetNextTaskUnblockTime>
 8004206:	e01b      	b.n	8004240 <xTaskRemoveFromEventList+0x170>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004208:	4b1a      	ldr	r3, [pc, #104]	@ (8004274 <xTaskRemoveFromEventList+0x1a4>)
 800420a:	685b      	ldr	r3, [r3, #4]
 800420c:	61bb      	str	r3, [r7, #24]
 800420e:	6a3b      	ldr	r3, [r7, #32]
 8004210:	69ba      	ldr	r2, [r7, #24]
 8004212:	61da      	str	r2, [r3, #28]
 8004214:	69bb      	ldr	r3, [r7, #24]
 8004216:	689a      	ldr	r2, [r3, #8]
 8004218:	6a3b      	ldr	r3, [r7, #32]
 800421a:	621a      	str	r2, [r3, #32]
 800421c:	69bb      	ldr	r3, [r7, #24]
 800421e:	689b      	ldr	r3, [r3, #8]
 8004220:	6a3a      	ldr	r2, [r7, #32]
 8004222:	3218      	adds	r2, #24
 8004224:	605a      	str	r2, [r3, #4]
 8004226:	6a3b      	ldr	r3, [r7, #32]
 8004228:	f103 0218 	add.w	r2, r3, #24
 800422c:	69bb      	ldr	r3, [r7, #24]
 800422e:	609a      	str	r2, [r3, #8]
 8004230:	6a3b      	ldr	r3, [r7, #32]
 8004232:	4a10      	ldr	r2, [pc, #64]	@ (8004274 <xTaskRemoveFromEventList+0x1a4>)
 8004234:	629a      	str	r2, [r3, #40]	@ 0x28
 8004236:	4b0f      	ldr	r3, [pc, #60]	@ (8004274 <xTaskRemoveFromEventList+0x1a4>)
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	3301      	adds	r3, #1
 800423c:	4a0d      	ldr	r2, [pc, #52]	@ (8004274 <xTaskRemoveFromEventList+0x1a4>)
 800423e:	6013      	str	r3, [r2, #0]
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004240:	6a3b      	ldr	r3, [r7, #32]
 8004242:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004244:	4b0c      	ldr	r3, [pc, #48]	@ (8004278 <xTaskRemoveFromEventList+0x1a8>)
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800424a:	429a      	cmp	r2, r3
 800424c:	d905      	bls.n	800425a <xTaskRemoveFromEventList+0x18a>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 800424e:	2301      	movs	r3, #1
 8004250:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 8004252:	4b0a      	ldr	r3, [pc, #40]	@ (800427c <xTaskRemoveFromEventList+0x1ac>)
 8004254:	2201      	movs	r2, #1
 8004256:	601a      	str	r2, [r3, #0]
 8004258:	e001      	b.n	800425e <xTaskRemoveFromEventList+0x18e>
    }
    else
    {
        xReturn = pdFALSE;
 800425a:	2300      	movs	r3, #0
 800425c:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    return xReturn;
 800425e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8004260:	4618      	mov	r0, r3
 8004262:	3728      	adds	r7, #40	@ 0x28
 8004264:	46bd      	mov	sp, r7
 8004266:	bd80      	pop	{r7, pc}
 8004268:	200001dc 	.word	0x200001dc
 800426c:	200001bc 	.word	0x200001bc
 8004270:	200000e0 	.word	0x200000e0
 8004274:	20000174 	.word	0x20000174
 8004278:	200000dc 	.word	0x200000dc
 800427c:	200001c8 	.word	0x200001c8

08004280 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004280:	b480      	push	{r7}
 8004282:	b083      	sub	sp, #12
 8004284:	af00      	add	r7, sp, #0
 8004286:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004288:	4b06      	ldr	r3, [pc, #24]	@ (80042a4 <vTaskInternalSetTimeOutState+0x24>)
 800428a:	681a      	ldr	r2, [r3, #0]
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8004290:	4b05      	ldr	r3, [pc, #20]	@ (80042a8 <vTaskInternalSetTimeOutState+0x28>)
 8004292:	681a      	ldr	r2, [r3, #0]
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	605a      	str	r2, [r3, #4]
}
 8004298:	bf00      	nop
 800429a:	370c      	adds	r7, #12
 800429c:	46bd      	mov	sp, r7
 800429e:	bc80      	pop	{r7}
 80042a0:	4770      	bx	lr
 80042a2:	bf00      	nop
 80042a4:	200001cc 	.word	0x200001cc
 80042a8:	200001b8 	.word	0x200001b8

080042ac <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	b088      	sub	sp, #32
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	6078      	str	r0, [r7, #4]
 80042b4:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d10b      	bne.n	80042d4 <xTaskCheckForTimeOut+0x28>
        __asm volatile
 80042bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042c0:	f383 8811 	msr	BASEPRI, r3
 80042c4:	f3bf 8f6f 	isb	sy
 80042c8:	f3bf 8f4f 	dsb	sy
 80042cc:	613b      	str	r3, [r7, #16]
    }
 80042ce:	bf00      	nop
 80042d0:	bf00      	nop
 80042d2:	e7fd      	b.n	80042d0 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 80042d4:	683b      	ldr	r3, [r7, #0]
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d10b      	bne.n	80042f2 <xTaskCheckForTimeOut+0x46>
        __asm volatile
 80042da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042de:	f383 8811 	msr	BASEPRI, r3
 80042e2:	f3bf 8f6f 	isb	sy
 80042e6:	f3bf 8f4f 	dsb	sy
 80042ea:	60fb      	str	r3, [r7, #12]
    }
 80042ec:	bf00      	nop
 80042ee:	bf00      	nop
 80042f0:	e7fd      	b.n	80042ee <xTaskCheckForTimeOut+0x42>

    taskENTER_CRITICAL();
 80042f2:	f7fe fcc5 	bl	8002c80 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 80042f6:	4b1f      	ldr	r3, [pc, #124]	@ (8004374 <xTaskCheckForTimeOut+0xc8>)
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	685b      	ldr	r3, [r3, #4]
 8004300:	69ba      	ldr	r2, [r7, #24]
 8004302:	1ad3      	subs	r3, r2, r3
 8004304:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8004306:	683b      	ldr	r3, [r7, #0]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800430e:	d102      	bne.n	8004316 <xTaskCheckForTimeOut+0x6a>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8004310:	2300      	movs	r3, #0
 8004312:	61fb      	str	r3, [r7, #28]
 8004314:	e026      	b.n	8004364 <xTaskCheckForTimeOut+0xb8>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681a      	ldr	r2, [r3, #0]
 800431a:	4b17      	ldr	r3, [pc, #92]	@ (8004378 <xTaskCheckForTimeOut+0xcc>)
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	429a      	cmp	r2, r3
 8004320:	d00a      	beq.n	8004338 <xTaskCheckForTimeOut+0x8c>
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	685b      	ldr	r3, [r3, #4]
 8004326:	69ba      	ldr	r2, [r7, #24]
 8004328:	429a      	cmp	r2, r3
 800432a:	d305      	bcc.n	8004338 <xTaskCheckForTimeOut+0x8c>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 800432c:	2301      	movs	r3, #1
 800432e:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8004330:	683b      	ldr	r3, [r7, #0]
 8004332:	2200      	movs	r2, #0
 8004334:	601a      	str	r2, [r3, #0]
 8004336:	e015      	b.n	8004364 <xTaskCheckForTimeOut+0xb8>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004338:	683b      	ldr	r3, [r7, #0]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	697a      	ldr	r2, [r7, #20]
 800433e:	429a      	cmp	r2, r3
 8004340:	d20b      	bcs.n	800435a <xTaskCheckForTimeOut+0xae>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8004342:	683b      	ldr	r3, [r7, #0]
 8004344:	681a      	ldr	r2, [r3, #0]
 8004346:	697b      	ldr	r3, [r7, #20]
 8004348:	1ad2      	subs	r2, r2, r3
 800434a:	683b      	ldr	r3, [r7, #0]
 800434c:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 800434e:	6878      	ldr	r0, [r7, #4]
 8004350:	f7ff ff96 	bl	8004280 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8004354:	2300      	movs	r3, #0
 8004356:	61fb      	str	r3, [r7, #28]
 8004358:	e004      	b.n	8004364 <xTaskCheckForTimeOut+0xb8>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 800435a:	683b      	ldr	r3, [r7, #0]
 800435c:	2200      	movs	r2, #0
 800435e:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8004360:	2301      	movs	r3, #1
 8004362:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8004364:	f7fe fcbc 	bl	8002ce0 <vPortExitCritical>

    return xReturn;
 8004368:	69fb      	ldr	r3, [r7, #28]
}
 800436a:	4618      	mov	r0, r3
 800436c:	3720      	adds	r7, #32
 800436e:	46bd      	mov	sp, r7
 8004370:	bd80      	pop	{r7, pc}
 8004372:	bf00      	nop
 8004374:	200001b8 	.word	0x200001b8
 8004378:	200001cc 	.word	0x200001cc

0800437c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800437c:	b480      	push	{r7}
 800437e:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 8004380:	4b03      	ldr	r3, [pc, #12]	@ (8004390 <vTaskMissedYield+0x14>)
 8004382:	2201      	movs	r2, #1
 8004384:	601a      	str	r2, [r3, #0]
}
 8004386:	bf00      	nop
 8004388:	46bd      	mov	sp, r7
 800438a:	bc80      	pop	{r7}
 800438c:	4770      	bx	lr
 800438e:	bf00      	nop
 8004390:	200001c8 	.word	0x200001c8

08004394 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004394:	b580      	push	{r7, lr}
 8004396:	b084      	sub	sp, #16
 8004398:	af00      	add	r7, sp, #0
 800439a:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 800439c:	f000 f8b0 	bl	8004500 <prvCheckTasksWaitingTermination>
             *
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains more than one task
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80043a0:	4b18      	ldr	r3, [pc, #96]	@ (8004404 <prvIdleTask+0x70>)
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	2b01      	cmp	r3, #1
 80043a6:	d907      	bls.n	80043b8 <prvIdleTask+0x24>
            {
                taskYIELD();
 80043a8:	4b17      	ldr	r3, [pc, #92]	@ (8004408 <prvIdleTask+0x74>)
 80043aa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80043ae:	601a      	str	r2, [r3, #0]
 80043b0:	f3bf 8f4f 	dsb	sy
 80043b4:	f3bf 8f6f 	isb	sy
            /* It is not desirable to suspend then resume the scheduler on
             * each iteration of the idle task.  Therefore, a preliminary
             * test of the expected idle time is performed without the
             * scheduler suspended.  The result here is not necessarily
             * valid. */
            xExpectedIdleTime = prvGetExpectedIdleTime();
 80043b8:	f7ff fb08 	bl	80039cc <prvGetExpectedIdleTime>
 80043bc:	60f8      	str	r0, [r7, #12]

            if( xExpectedIdleTime >= configEXPECTED_IDLE_TIME_BEFORE_SLEEP )
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	2b01      	cmp	r3, #1
 80043c2:	d9eb      	bls.n	800439c <prvIdleTask+0x8>
            {
                vTaskSuspendAll();
 80043c4:	f7ff faf4 	bl	80039b0 <vTaskSuspendAll>
                {
                    /* Now the scheduler is suspended, the expected idle
                     * time can be sampled again, and this time its value can
                     * be used. */
                    configASSERT( xNextTaskUnblockTime >= xTickCount );
 80043c8:	4b10      	ldr	r3, [pc, #64]	@ (800440c <prvIdleTask+0x78>)
 80043ca:	681a      	ldr	r2, [r3, #0]
 80043cc:	4b10      	ldr	r3, [pc, #64]	@ (8004410 <prvIdleTask+0x7c>)
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	429a      	cmp	r2, r3
 80043d2:	d20b      	bcs.n	80043ec <prvIdleTask+0x58>
        __asm volatile
 80043d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043d8:	f383 8811 	msr	BASEPRI, r3
 80043dc:	f3bf 8f6f 	isb	sy
 80043e0:	f3bf 8f4f 	dsb	sy
 80043e4:	60bb      	str	r3, [r7, #8]
    }
 80043e6:	bf00      	nop
 80043e8:	bf00      	nop
 80043ea:	e7fd      	b.n	80043e8 <prvIdleTask+0x54>
                    xExpectedIdleTime = prvGetExpectedIdleTime();
 80043ec:	f7ff faee 	bl	80039cc <prvGetExpectedIdleTime>
 80043f0:	60f8      	str	r0, [r7, #12]
                    /* Define the following macro to set xExpectedIdleTime to 0
                     * if the application does not want
                     * portSUPPRESS_TICKS_AND_SLEEP() to be called. */
                    configPRE_SUPPRESS_TICKS_AND_SLEEP_PROCESSING( xExpectedIdleTime );

                    if( xExpectedIdleTime >= configEXPECTED_IDLE_TIME_BEFORE_SLEEP )
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	2b01      	cmp	r3, #1
 80043f6:	d902      	bls.n	80043fe <prvIdleTask+0x6a>
                    {
                        traceLOW_POWER_IDLE_BEGIN();
                        portSUPPRESS_TICKS_AND_SLEEP( xExpectedIdleTime );
 80043f8:	68f8      	ldr	r0, [r7, #12]
 80043fa:	f7fe fce7 	bl	8002dcc <vPortSuppressTicksAndSleep>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                ( void ) xTaskResumeAll();
 80043fe:	f7ff fb1b 	bl	8003a38 <xTaskResumeAll>
        prvCheckTasksWaitingTermination();
 8004402:	e7cb      	b.n	800439c <prvIdleTask+0x8>
 8004404:	200000e0 	.word	0x200000e0
 8004408:	e000ed04 	.word	0xe000ed04
 800440c:	200001d4 	.word	0x200001d4
 8004410:	200001b8 	.word	0x200001b8

08004414 <eTaskConfirmSleepModeStatus>:
/*-----------------------------------------------------------*/

#if ( configUSE_TICKLESS_IDLE != 0 )

    eSleepModeStatus eTaskConfirmSleepModeStatus( void )
    {
 8004414:	b480      	push	{r7}
 8004416:	b083      	sub	sp, #12
 8004418:	af00      	add	r7, sp, #0
        #if ( INCLUDE_vTaskSuspend == 1 )
            /* The idle task exists in addition to the application tasks. */
            const UBaseType_t uxNonApplicationTasks = 1;
 800441a:	2301      	movs	r3, #1
 800441c:	603b      	str	r3, [r7, #0]
        #endif /* INCLUDE_vTaskSuspend */

        eSleepModeStatus eReturn = eStandardSleep;
 800441e:	2301      	movs	r3, #1
 8004420:	71fb      	strb	r3, [r7, #7]

        /* This function must be called from a critical section. */

        if( listCURRENT_LIST_LENGTH( &xPendingReadyList ) != 0 )
 8004422:	4b12      	ldr	r3, [pc, #72]	@ (800446c <eTaskConfirmSleepModeStatus+0x58>)
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	2b00      	cmp	r3, #0
 8004428:	d002      	beq.n	8004430 <eTaskConfirmSleepModeStatus+0x1c>
        {
            /* A task was made ready while the scheduler was suspended. */
            eReturn = eAbortSleep;
 800442a:	2300      	movs	r3, #0
 800442c:	71fb      	strb	r3, [r7, #7]
 800442e:	e017      	b.n	8004460 <eTaskConfirmSleepModeStatus+0x4c>
        }
        else if( xYieldPending != pdFALSE )
 8004430:	4b0f      	ldr	r3, [pc, #60]	@ (8004470 <eTaskConfirmSleepModeStatus+0x5c>)
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	2b00      	cmp	r3, #0
 8004436:	d002      	beq.n	800443e <eTaskConfirmSleepModeStatus+0x2a>
        {
            /* A yield was pended while the scheduler was suspended. */
            eReturn = eAbortSleep;
 8004438:	2300      	movs	r3, #0
 800443a:	71fb      	strb	r3, [r7, #7]
 800443c:	e010      	b.n	8004460 <eTaskConfirmSleepModeStatus+0x4c>
        }
        else if( xPendedTicks != 0 )
 800443e:	4b0d      	ldr	r3, [pc, #52]	@ (8004474 <eTaskConfirmSleepModeStatus+0x60>)
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	2b00      	cmp	r3, #0
 8004444:	d002      	beq.n	800444c <eTaskConfirmSleepModeStatus+0x38>
        {
            /* A tick interrupt has already occurred but was held pending
             * because the scheduler is suspended. */
            eReturn = eAbortSleep;
 8004446:	2300      	movs	r3, #0
 8004448:	71fb      	strb	r3, [r7, #7]
 800444a:	e009      	b.n	8004460 <eTaskConfirmSleepModeStatus+0x4c>
        }

        #if ( INCLUDE_vTaskSuspend == 1 )
            else if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == ( uxCurrentNumberOfTasks - uxNonApplicationTasks ) )
 800444c:	4b0a      	ldr	r3, [pc, #40]	@ (8004478 <eTaskConfirmSleepModeStatus+0x64>)
 800444e:	681a      	ldr	r2, [r3, #0]
 8004450:	4b0a      	ldr	r3, [pc, #40]	@ (800447c <eTaskConfirmSleepModeStatus+0x68>)
 8004452:	6819      	ldr	r1, [r3, #0]
 8004454:	683b      	ldr	r3, [r7, #0]
 8004456:	1acb      	subs	r3, r1, r3
 8004458:	429a      	cmp	r2, r3
 800445a:	d101      	bne.n	8004460 <eTaskConfirmSleepModeStatus+0x4c>
            {
                /* If all the tasks are in the suspended list (which might mean they
                 * have an infinite block time rather than actually being suspended)
                 * then it is safe to turn all clocks off and just wait for external
                 * interrupts. */
                eReturn = eNoTasksWaitingTimeout;
 800445c:	2302      	movs	r3, #2
 800445e:	71fb      	strb	r3, [r7, #7]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return eReturn;
 8004460:	79fb      	ldrb	r3, [r7, #7]
    }
 8004462:	4618      	mov	r0, r3
 8004464:	370c      	adds	r7, #12
 8004466:	46bd      	mov	sp, r7
 8004468:	bc80      	pop	{r7}
 800446a:	4770      	bx	lr
 800446c:	20000174 	.word	0x20000174
 8004470:	200001c8 	.word	0x200001c8
 8004474:	200001c4 	.word	0x200001c4
 8004478:	200001a0 	.word	0x200001a0
 800447c:	200001b4 	.word	0x200001b4

08004480 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004480:	b580      	push	{r7, lr}
 8004482:	b082      	sub	sp, #8
 8004484:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004486:	2300      	movs	r3, #0
 8004488:	607b      	str	r3, [r7, #4]
 800448a:	e00c      	b.n	80044a6 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800448c:	687a      	ldr	r2, [r7, #4]
 800448e:	4613      	mov	r3, r2
 8004490:	009b      	lsls	r3, r3, #2
 8004492:	4413      	add	r3, r2
 8004494:	009b      	lsls	r3, r3, #2
 8004496:	4a12      	ldr	r2, [pc, #72]	@ (80044e0 <prvInitialiseTaskLists+0x60>)
 8004498:	4413      	add	r3, r2
 800449a:	4618      	mov	r0, r3
 800449c:	f7fe fa6d 	bl	800297a <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	3301      	adds	r3, #1
 80044a4:	607b      	str	r3, [r7, #4]
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	2b04      	cmp	r3, #4
 80044aa:	d9ef      	bls.n	800448c <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 80044ac:	480d      	ldr	r0, [pc, #52]	@ (80044e4 <prvInitialiseTaskLists+0x64>)
 80044ae:	f7fe fa64 	bl	800297a <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 80044b2:	480d      	ldr	r0, [pc, #52]	@ (80044e8 <prvInitialiseTaskLists+0x68>)
 80044b4:	f7fe fa61 	bl	800297a <vListInitialise>
    vListInitialise( &xPendingReadyList );
 80044b8:	480c      	ldr	r0, [pc, #48]	@ (80044ec <prvInitialiseTaskLists+0x6c>)
 80044ba:	f7fe fa5e 	bl	800297a <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 80044be:	480c      	ldr	r0, [pc, #48]	@ (80044f0 <prvInitialiseTaskLists+0x70>)
 80044c0:	f7fe fa5b 	bl	800297a <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 80044c4:	480b      	ldr	r0, [pc, #44]	@ (80044f4 <prvInitialiseTaskLists+0x74>)
 80044c6:	f7fe fa58 	bl	800297a <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 80044ca:	4b0b      	ldr	r3, [pc, #44]	@ (80044f8 <prvInitialiseTaskLists+0x78>)
 80044cc:	4a05      	ldr	r2, [pc, #20]	@ (80044e4 <prvInitialiseTaskLists+0x64>)
 80044ce:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80044d0:	4b0a      	ldr	r3, [pc, #40]	@ (80044fc <prvInitialiseTaskLists+0x7c>)
 80044d2:	4a05      	ldr	r2, [pc, #20]	@ (80044e8 <prvInitialiseTaskLists+0x68>)
 80044d4:	601a      	str	r2, [r3, #0]
}
 80044d6:	bf00      	nop
 80044d8:	3708      	adds	r7, #8
 80044da:	46bd      	mov	sp, r7
 80044dc:	bd80      	pop	{r7, pc}
 80044de:	bf00      	nop
 80044e0:	200000e0 	.word	0x200000e0
 80044e4:	20000144 	.word	0x20000144
 80044e8:	20000158 	.word	0x20000158
 80044ec:	20000174 	.word	0x20000174
 80044f0:	20000188 	.word	0x20000188
 80044f4:	200001a0 	.word	0x200001a0
 80044f8:	2000016c 	.word	0x2000016c
 80044fc:	20000170 	.word	0x20000170

08004500 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004500:	b580      	push	{r7, lr}
 8004502:	b082      	sub	sp, #8
 8004504:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004506:	e019      	b.n	800453c <prvCheckTasksWaitingTermination+0x3c>
        {
            taskENTER_CRITICAL();
 8004508:	f7fe fbba 	bl	8002c80 <vPortEnterCritical>
            {
                pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800450c:	4b10      	ldr	r3, [pc, #64]	@ (8004550 <prvCheckTasksWaitingTermination+0x50>)
 800450e:	68db      	ldr	r3, [r3, #12]
 8004510:	68db      	ldr	r3, [r3, #12]
 8004512:	607b      	str	r3, [r7, #4]
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	3304      	adds	r3, #4
 8004518:	4618      	mov	r0, r3
 800451a:	f7fe fa91 	bl	8002a40 <uxListRemove>
                --uxCurrentNumberOfTasks;
 800451e:	4b0d      	ldr	r3, [pc, #52]	@ (8004554 <prvCheckTasksWaitingTermination+0x54>)
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	3b01      	subs	r3, #1
 8004524:	4a0b      	ldr	r2, [pc, #44]	@ (8004554 <prvCheckTasksWaitingTermination+0x54>)
 8004526:	6013      	str	r3, [r2, #0]
                --uxDeletedTasksWaitingCleanUp;
 8004528:	4b0b      	ldr	r3, [pc, #44]	@ (8004558 <prvCheckTasksWaitingTermination+0x58>)
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	3b01      	subs	r3, #1
 800452e:	4a0a      	ldr	r2, [pc, #40]	@ (8004558 <prvCheckTasksWaitingTermination+0x58>)
 8004530:	6013      	str	r3, [r2, #0]
            }
            taskEXIT_CRITICAL();
 8004532:	f7fe fbd5 	bl	8002ce0 <vPortExitCritical>

            prvDeleteTCB( pxTCB );
 8004536:	6878      	ldr	r0, [r7, #4]
 8004538:	f000 f810 	bl	800455c <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800453c:	4b06      	ldr	r3, [pc, #24]	@ (8004558 <prvCheckTasksWaitingTermination+0x58>)
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	2b00      	cmp	r3, #0
 8004542:	d1e1      	bne.n	8004508 <prvCheckTasksWaitingTermination+0x8>
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8004544:	bf00      	nop
 8004546:	bf00      	nop
 8004548:	3708      	adds	r7, #8
 800454a:	46bd      	mov	sp, r7
 800454c:	bd80      	pop	{r7, pc}
 800454e:	bf00      	nop
 8004550:	20000188 	.word	0x20000188
 8004554:	200001b4 	.word	0x200001b4
 8004558:	2000019c 	.word	0x2000019c

0800455c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 800455c:	b580      	push	{r7, lr}
 800455e:	b082      	sub	sp, #8
 8004560:	af00      	add	r7, sp, #0
 8004562:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004568:	4618      	mov	r0, r3
 800456a:	f7fe f9f4 	bl	8002956 <vPortFree>
            vPortFree( pxTCB );
 800456e:	6878      	ldr	r0, [r7, #4]
 8004570:	f7fe f9f1 	bl	8002956 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8004574:	bf00      	nop
 8004576:	3708      	adds	r7, #8
 8004578:	46bd      	mov	sp, r7
 800457a:	bd80      	pop	{r7, pc}

0800457c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800457c:	b480      	push	{r7}
 800457e:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004580:	4b09      	ldr	r3, [pc, #36]	@ (80045a8 <prvResetNextTaskUnblockTime+0x2c>)
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	2b00      	cmp	r3, #0
 8004588:	d104      	bne.n	8004594 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 800458a:	4b08      	ldr	r3, [pc, #32]	@ (80045ac <prvResetNextTaskUnblockTime+0x30>)
 800458c:	f04f 32ff 	mov.w	r2, #4294967295
 8004590:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8004592:	e005      	b.n	80045a0 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004594:	4b04      	ldr	r3, [pc, #16]	@ (80045a8 <prvResetNextTaskUnblockTime+0x2c>)
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	68db      	ldr	r3, [r3, #12]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	4a03      	ldr	r2, [pc, #12]	@ (80045ac <prvResetNextTaskUnblockTime+0x30>)
 800459e:	6013      	str	r3, [r2, #0]
}
 80045a0:	bf00      	nop
 80045a2:	46bd      	mov	sp, r7
 80045a4:	bc80      	pop	{r7}
 80045a6:	4770      	bx	lr
 80045a8:	2000016c 	.word	0x2000016c
 80045ac:	200001d4 	.word	0x200001d4

080045b0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 80045b0:	b480      	push	{r7}
 80045b2:	b083      	sub	sp, #12
 80045b4:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 80045b6:	4b0b      	ldr	r3, [pc, #44]	@ (80045e4 <xTaskGetSchedulerState+0x34>)
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d102      	bne.n	80045c4 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 80045be:	2301      	movs	r3, #1
 80045c0:	607b      	str	r3, [r7, #4]
 80045c2:	e008      	b.n	80045d6 <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80045c4:	4b08      	ldr	r3, [pc, #32]	@ (80045e8 <xTaskGetSchedulerState+0x38>)
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d102      	bne.n	80045d2 <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 80045cc:	2302      	movs	r3, #2
 80045ce:	607b      	str	r3, [r7, #4]
 80045d0:	e001      	b.n	80045d6 <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 80045d2:	2300      	movs	r3, #0
 80045d4:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 80045d6:	687b      	ldr	r3, [r7, #4]
    }
 80045d8:	4618      	mov	r0, r3
 80045da:	370c      	adds	r7, #12
 80045dc:	46bd      	mov	sp, r7
 80045de:	bc80      	pop	{r7}
 80045e0:	4770      	bx	lr
 80045e2:	bf00      	nop
 80045e4:	200001c0 	.word	0x200001c0
 80045e8:	200001dc 	.word	0x200001dc

080045ec <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 80045ec:	b580      	push	{r7, lr}
 80045ee:	b086      	sub	sp, #24
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	6078      	str	r0, [r7, #4]
 80045f4:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 80045f6:	4b2e      	ldr	r3, [pc, #184]	@ (80046b0 <prvAddCurrentTaskToDelayedList+0xc4>)
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80045fc:	4b2d      	ldr	r3, [pc, #180]	@ (80046b4 <prvAddCurrentTaskToDelayedList+0xc8>)
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	3304      	adds	r3, #4
 8004602:	4618      	mov	r0, r3
 8004604:	f7fe fa1c 	bl	8002a40 <uxListRemove>
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800460e:	d124      	bne.n	800465a <prvAddCurrentTaskToDelayedList+0x6e>
 8004610:	683b      	ldr	r3, [r7, #0]
 8004612:	2b00      	cmp	r3, #0
 8004614:	d021      	beq.n	800465a <prvAddCurrentTaskToDelayedList+0x6e>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004616:	4b28      	ldr	r3, [pc, #160]	@ (80046b8 <prvAddCurrentTaskToDelayedList+0xcc>)
 8004618:	685b      	ldr	r3, [r3, #4]
 800461a:	613b      	str	r3, [r7, #16]
 800461c:	4b25      	ldr	r3, [pc, #148]	@ (80046b4 <prvAddCurrentTaskToDelayedList+0xc8>)
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	693a      	ldr	r2, [r7, #16]
 8004622:	609a      	str	r2, [r3, #8]
 8004624:	4b23      	ldr	r3, [pc, #140]	@ (80046b4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	693a      	ldr	r2, [r7, #16]
 800462a:	6892      	ldr	r2, [r2, #8]
 800462c:	60da      	str	r2, [r3, #12]
 800462e:	4b21      	ldr	r3, [pc, #132]	@ (80046b4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004630:	681a      	ldr	r2, [r3, #0]
 8004632:	693b      	ldr	r3, [r7, #16]
 8004634:	689b      	ldr	r3, [r3, #8]
 8004636:	3204      	adds	r2, #4
 8004638:	605a      	str	r2, [r3, #4]
 800463a:	4b1e      	ldr	r3, [pc, #120]	@ (80046b4 <prvAddCurrentTaskToDelayedList+0xc8>)
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	1d1a      	adds	r2, r3, #4
 8004640:	693b      	ldr	r3, [r7, #16]
 8004642:	609a      	str	r2, [r3, #8]
 8004644:	4b1b      	ldr	r3, [pc, #108]	@ (80046b4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	4a1b      	ldr	r2, [pc, #108]	@ (80046b8 <prvAddCurrentTaskToDelayedList+0xcc>)
 800464a:	615a      	str	r2, [r3, #20]
 800464c:	4b1a      	ldr	r3, [pc, #104]	@ (80046b8 <prvAddCurrentTaskToDelayedList+0xcc>)
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	3301      	adds	r3, #1
 8004652:	4a19      	ldr	r2, [pc, #100]	@ (80046b8 <prvAddCurrentTaskToDelayedList+0xcc>)
 8004654:	6013      	str	r3, [r2, #0]
 8004656:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 8004658:	e026      	b.n	80046a8 <prvAddCurrentTaskToDelayedList+0xbc>
            xTimeToWake = xConstTickCount + xTicksToWait;
 800465a:	697a      	ldr	r2, [r7, #20]
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	4413      	add	r3, r2
 8004660:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004662:	4b14      	ldr	r3, [pc, #80]	@ (80046b4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	68fa      	ldr	r2, [r7, #12]
 8004668:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 800466a:	68fa      	ldr	r2, [r7, #12]
 800466c:	697b      	ldr	r3, [r7, #20]
 800466e:	429a      	cmp	r2, r3
 8004670:	d209      	bcs.n	8004686 <prvAddCurrentTaskToDelayedList+0x9a>
                vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004672:	4b12      	ldr	r3, [pc, #72]	@ (80046bc <prvAddCurrentTaskToDelayedList+0xd0>)
 8004674:	681a      	ldr	r2, [r3, #0]
 8004676:	4b0f      	ldr	r3, [pc, #60]	@ (80046b4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	3304      	adds	r3, #4
 800467c:	4619      	mov	r1, r3
 800467e:	4610      	mov	r0, r2
 8004680:	f7fe f9a6 	bl	80029d0 <vListInsert>
}
 8004684:	e010      	b.n	80046a8 <prvAddCurrentTaskToDelayedList+0xbc>
                vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004686:	4b0e      	ldr	r3, [pc, #56]	@ (80046c0 <prvAddCurrentTaskToDelayedList+0xd4>)
 8004688:	681a      	ldr	r2, [r3, #0]
 800468a:	4b0a      	ldr	r3, [pc, #40]	@ (80046b4 <prvAddCurrentTaskToDelayedList+0xc8>)
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	3304      	adds	r3, #4
 8004690:	4619      	mov	r1, r3
 8004692:	4610      	mov	r0, r2
 8004694:	f7fe f99c 	bl	80029d0 <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 8004698:	4b0a      	ldr	r3, [pc, #40]	@ (80046c4 <prvAddCurrentTaskToDelayedList+0xd8>)
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	68fa      	ldr	r2, [r7, #12]
 800469e:	429a      	cmp	r2, r3
 80046a0:	d202      	bcs.n	80046a8 <prvAddCurrentTaskToDelayedList+0xbc>
                    xNextTaskUnblockTime = xTimeToWake;
 80046a2:	4a08      	ldr	r2, [pc, #32]	@ (80046c4 <prvAddCurrentTaskToDelayedList+0xd8>)
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	6013      	str	r3, [r2, #0]
}
 80046a8:	bf00      	nop
 80046aa:	3718      	adds	r7, #24
 80046ac:	46bd      	mov	sp, r7
 80046ae:	bd80      	pop	{r7, pc}
 80046b0:	200001b8 	.word	0x200001b8
 80046b4:	200000dc 	.word	0x200000dc
 80046b8:	200001a0 	.word	0x200001a0
 80046bc:	20000170 	.word	0x20000170
 80046c0:	2000016c 	.word	0x2000016c
 80046c4:	200001d4 	.word	0x200001d4

080046c8 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 80046c8:	b580      	push	{r7, lr}
 80046ca:	b084      	sub	sp, #16
 80046cc:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 80046ce:	2300      	movs	r3, #0
 80046d0:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 80046d2:	f000 fa4b 	bl	8004b6c <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 80046d6:	4b11      	ldr	r3, [pc, #68]	@ (800471c <xTimerCreateTimerTask+0x54>)
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d00a      	beq.n	80046f4 <xTimerCreateTimerTask+0x2c>
                    xReturn = pdPASS;
                }
            }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
            {
                xReturn = xTaskCreate( prvTimerTask,
 80046de:	4b10      	ldr	r3, [pc, #64]	@ (8004720 <xTimerCreateTimerTask+0x58>)
 80046e0:	9301      	str	r3, [sp, #4]
 80046e2:	2303      	movs	r3, #3
 80046e4:	9300      	str	r3, [sp, #0]
 80046e6:	2300      	movs	r3, #0
 80046e8:	2280      	movs	r2, #128	@ 0x80
 80046ea:	490e      	ldr	r1, [pc, #56]	@ (8004724 <xTimerCreateTimerTask+0x5c>)
 80046ec:	480e      	ldr	r0, [pc, #56]	@ (8004728 <xTimerCreateTimerTask+0x60>)
 80046ee:	f7fe ff69 	bl	80035c4 <xTaskCreate>
 80046f2:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d10b      	bne.n	8004712 <xTimerCreateTimerTask+0x4a>
        __asm volatile
 80046fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046fe:	f383 8811 	msr	BASEPRI, r3
 8004702:	f3bf 8f6f 	isb	sy
 8004706:	f3bf 8f4f 	dsb	sy
 800470a:	603b      	str	r3, [r7, #0]
    }
 800470c:	bf00      	nop
 800470e:	bf00      	nop
 8004710:	e7fd      	b.n	800470e <xTimerCreateTimerTask+0x46>
        return xReturn;
 8004712:	687b      	ldr	r3, [r7, #4]
    }
 8004714:	4618      	mov	r0, r3
 8004716:	3708      	adds	r7, #8
 8004718:	46bd      	mov	sp, r7
 800471a:	bd80      	pop	{r7, pc}
 800471c:	20000210 	.word	0x20000210
 8004720:	20000214 	.word	0x20000214
 8004724:	08008234 	.word	0x08008234
 8004728:	080047d1 	.word	0x080047d1

0800472c <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 800472c:	b580      	push	{r7, lr}
 800472e:	b084      	sub	sp, #16
 8004730:	af00      	add	r7, sp, #0
 8004732:	60f8      	str	r0, [r7, #12]
 8004734:	60b9      	str	r1, [r7, #8]
 8004736:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8004738:	e008      	b.n	800474c <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	699b      	ldr	r3, [r3, #24]
 800473e:	68ba      	ldr	r2, [r7, #8]
 8004740:	4413      	add	r3, r2
 8004742:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	6a1b      	ldr	r3, [r3, #32]
 8004748:	68f8      	ldr	r0, [r7, #12]
 800474a:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	699a      	ldr	r2, [r3, #24]
 8004750:	68bb      	ldr	r3, [r7, #8]
 8004752:	18d1      	adds	r1, r2, r3
 8004754:	68bb      	ldr	r3, [r7, #8]
 8004756:	687a      	ldr	r2, [r7, #4]
 8004758:	68f8      	ldr	r0, [r7, #12]
 800475a:	f000 f8dd 	bl	8004918 <prvInsertTimerInActiveList>
 800475e:	4603      	mov	r3, r0
 8004760:	2b00      	cmp	r3, #0
 8004762:	d1ea      	bne.n	800473a <prvReloadTimer+0xe>
        }
    }
 8004764:	bf00      	nop
 8004766:	bf00      	nop
 8004768:	3710      	adds	r7, #16
 800476a:	46bd      	mov	sp, r7
 800476c:	bd80      	pop	{r7, pc}
	...

08004770 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8004770:	b580      	push	{r7, lr}
 8004772:	b084      	sub	sp, #16
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
 8004778:	6039      	str	r1, [r7, #0]
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800477a:	4b14      	ldr	r3, [pc, #80]	@ (80047cc <prvProcessExpiredTimer+0x5c>)
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	68db      	ldr	r3, [r3, #12]
 8004780:	68db      	ldr	r3, [r3, #12]
 8004782:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	3304      	adds	r3, #4
 8004788:	4618      	mov	r0, r3
 800478a:	f7fe f959 	bl	8002a40 <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004794:	f003 0304 	and.w	r3, r3, #4
 8004798:	2b00      	cmp	r3, #0
 800479a:	d005      	beq.n	80047a8 <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 800479c:	683a      	ldr	r2, [r7, #0]
 800479e:	6879      	ldr	r1, [r7, #4]
 80047a0:	68f8      	ldr	r0, [r7, #12]
 80047a2:	f7ff ffc3 	bl	800472c <prvReloadTimer>
 80047a6:	e008      	b.n	80047ba <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80047ae:	f023 0301 	bic.w	r3, r3, #1
 80047b2:	b2da      	uxtb	r2, r3
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	6a1b      	ldr	r3, [r3, #32]
 80047be:	68f8      	ldr	r0, [r7, #12]
 80047c0:	4798      	blx	r3
    }
 80047c2:	bf00      	nop
 80047c4:	3710      	adds	r7, #16
 80047c6:	46bd      	mov	sp, r7
 80047c8:	bd80      	pop	{r7, pc}
 80047ca:	bf00      	nop
 80047cc:	20000208 	.word	0x20000208

080047d0 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 80047d0:	b580      	push	{r7, lr}
 80047d2:	b084      	sub	sp, #16
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80047d8:	f107 0308 	add.w	r3, r7, #8
 80047dc:	4618      	mov	r0, r3
 80047de:	f000 f859 	bl	8004894 <prvGetNextExpireTime>
 80047e2:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80047e4:	68bb      	ldr	r3, [r7, #8]
 80047e6:	4619      	mov	r1, r3
 80047e8:	68f8      	ldr	r0, [r7, #12]
 80047ea:	f000 f805 	bl	80047f8 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 80047ee:	f000 f8d5 	bl	800499c <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80047f2:	bf00      	nop
 80047f4:	e7f0      	b.n	80047d8 <prvTimerTask+0x8>
	...

080047f8 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 80047f8:	b580      	push	{r7, lr}
 80047fa:	b084      	sub	sp, #16
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	6078      	str	r0, [r7, #4]
 8004800:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8004802:	f7ff f8d5 	bl	80039b0 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004806:	f107 0308 	add.w	r3, r7, #8
 800480a:	4618      	mov	r0, r3
 800480c:	f000 f864 	bl	80048d8 <prvSampleTimeNow>
 8004810:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8004812:	68bb      	ldr	r3, [r7, #8]
 8004814:	2b00      	cmp	r3, #0
 8004816:	d130      	bne.n	800487a <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004818:	683b      	ldr	r3, [r7, #0]
 800481a:	2b00      	cmp	r3, #0
 800481c:	d10a      	bne.n	8004834 <prvProcessTimerOrBlockTask+0x3c>
 800481e:	687a      	ldr	r2, [r7, #4]
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	429a      	cmp	r2, r3
 8004824:	d806      	bhi.n	8004834 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8004826:	f7ff f907 	bl	8003a38 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800482a:	68f9      	ldr	r1, [r7, #12]
 800482c:	6878      	ldr	r0, [r7, #4]
 800482e:	f7ff ff9f 	bl	8004770 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8004832:	e024      	b.n	800487e <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8004834:	683b      	ldr	r3, [r7, #0]
 8004836:	2b00      	cmp	r3, #0
 8004838:	d008      	beq.n	800484c <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800483a:	4b13      	ldr	r3, [pc, #76]	@ (8004888 <prvProcessTimerOrBlockTask+0x90>)
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	2b00      	cmp	r3, #0
 8004842:	d101      	bne.n	8004848 <prvProcessTimerOrBlockTask+0x50>
 8004844:	2301      	movs	r3, #1
 8004846:	e000      	b.n	800484a <prvProcessTimerOrBlockTask+0x52>
 8004848:	2300      	movs	r3, #0
 800484a:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800484c:	4b0f      	ldr	r3, [pc, #60]	@ (800488c <prvProcessTimerOrBlockTask+0x94>)
 800484e:	6818      	ldr	r0, [r3, #0]
 8004850:	687a      	ldr	r2, [r7, #4]
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	1ad3      	subs	r3, r2, r3
 8004856:	683a      	ldr	r2, [r7, #0]
 8004858:	4619      	mov	r1, r3
 800485a:	f7fe fe7f 	bl	800355c <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 800485e:	f7ff f8eb 	bl	8003a38 <xTaskResumeAll>
 8004862:	4603      	mov	r3, r0
 8004864:	2b00      	cmp	r3, #0
 8004866:	d10a      	bne.n	800487e <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 8004868:	4b09      	ldr	r3, [pc, #36]	@ (8004890 <prvProcessTimerOrBlockTask+0x98>)
 800486a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800486e:	601a      	str	r2, [r3, #0]
 8004870:	f3bf 8f4f 	dsb	sy
 8004874:	f3bf 8f6f 	isb	sy
    }
 8004878:	e001      	b.n	800487e <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 800487a:	f7ff f8dd 	bl	8003a38 <xTaskResumeAll>
    }
 800487e:	bf00      	nop
 8004880:	3710      	adds	r7, #16
 8004882:	46bd      	mov	sp, r7
 8004884:	bd80      	pop	{r7, pc}
 8004886:	bf00      	nop
 8004888:	2000020c 	.word	0x2000020c
 800488c:	20000210 	.word	0x20000210
 8004890:	e000ed04 	.word	0xe000ed04

08004894 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8004894:	b480      	push	{r7}
 8004896:	b085      	sub	sp, #20
 8004898:	af00      	add	r7, sp, #0
 800489a:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800489c:	4b0d      	ldr	r3, [pc, #52]	@ (80048d4 <prvGetNextExpireTime+0x40>)
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d101      	bne.n	80048aa <prvGetNextExpireTime+0x16>
 80048a6:	2201      	movs	r2, #1
 80048a8:	e000      	b.n	80048ac <prvGetNextExpireTime+0x18>
 80048aa:	2200      	movs	r2, #0
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d105      	bne.n	80048c4 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80048b8:	4b06      	ldr	r3, [pc, #24]	@ (80048d4 <prvGetNextExpireTime+0x40>)
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	68db      	ldr	r3, [r3, #12]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	60fb      	str	r3, [r7, #12]
 80048c2:	e001      	b.n	80048c8 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 80048c4:	2300      	movs	r3, #0
 80048c6:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 80048c8:	68fb      	ldr	r3, [r7, #12]
    }
 80048ca:	4618      	mov	r0, r3
 80048cc:	3714      	adds	r7, #20
 80048ce:	46bd      	mov	sp, r7
 80048d0:	bc80      	pop	{r7}
 80048d2:	4770      	bx	lr
 80048d4:	20000208 	.word	0x20000208

080048d8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 80048d8:	b580      	push	{r7, lr}
 80048da:	b084      	sub	sp, #16
 80048dc:	af00      	add	r7, sp, #0
 80048de:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 80048e0:	f7ff f9a8 	bl	8003c34 <xTaskGetTickCount>
 80048e4:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 80048e6:	4b0b      	ldr	r3, [pc, #44]	@ (8004914 <prvSampleTimeNow+0x3c>)
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	68fa      	ldr	r2, [r7, #12]
 80048ec:	429a      	cmp	r2, r3
 80048ee:	d205      	bcs.n	80048fc <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 80048f0:	f000 f916 	bl	8004b20 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	2201      	movs	r2, #1
 80048f8:	601a      	str	r2, [r3, #0]
 80048fa:	e002      	b.n	8004902 <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2200      	movs	r2, #0
 8004900:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8004902:	4a04      	ldr	r2, [pc, #16]	@ (8004914 <prvSampleTimeNow+0x3c>)
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8004908:	68fb      	ldr	r3, [r7, #12]
    }
 800490a:	4618      	mov	r0, r3
 800490c:	3710      	adds	r7, #16
 800490e:	46bd      	mov	sp, r7
 8004910:	bd80      	pop	{r7, pc}
 8004912:	bf00      	nop
 8004914:	20000218 	.word	0x20000218

08004918 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8004918:	b580      	push	{r7, lr}
 800491a:	b086      	sub	sp, #24
 800491c:	af00      	add	r7, sp, #0
 800491e:	60f8      	str	r0, [r7, #12]
 8004920:	60b9      	str	r1, [r7, #8]
 8004922:	607a      	str	r2, [r7, #4]
 8004924:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8004926:	2300      	movs	r3, #0
 8004928:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	68ba      	ldr	r2, [r7, #8]
 800492e:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	68fa      	ldr	r2, [r7, #12]
 8004934:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8004936:	68ba      	ldr	r2, [r7, #8]
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	429a      	cmp	r2, r3
 800493c:	d812      	bhi.n	8004964 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800493e:	687a      	ldr	r2, [r7, #4]
 8004940:	683b      	ldr	r3, [r7, #0]
 8004942:	1ad2      	subs	r2, r2, r3
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	699b      	ldr	r3, [r3, #24]
 8004948:	429a      	cmp	r2, r3
 800494a:	d302      	bcc.n	8004952 <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 800494c:	2301      	movs	r3, #1
 800494e:	617b      	str	r3, [r7, #20]
 8004950:	e01b      	b.n	800498a <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004952:	4b10      	ldr	r3, [pc, #64]	@ (8004994 <prvInsertTimerInActiveList+0x7c>)
 8004954:	681a      	ldr	r2, [r3, #0]
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	3304      	adds	r3, #4
 800495a:	4619      	mov	r1, r3
 800495c:	4610      	mov	r0, r2
 800495e:	f7fe f837 	bl	80029d0 <vListInsert>
 8004962:	e012      	b.n	800498a <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004964:	687a      	ldr	r2, [r7, #4]
 8004966:	683b      	ldr	r3, [r7, #0]
 8004968:	429a      	cmp	r2, r3
 800496a:	d206      	bcs.n	800497a <prvInsertTimerInActiveList+0x62>
 800496c:	68ba      	ldr	r2, [r7, #8]
 800496e:	683b      	ldr	r3, [r7, #0]
 8004970:	429a      	cmp	r2, r3
 8004972:	d302      	bcc.n	800497a <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8004974:	2301      	movs	r3, #1
 8004976:	617b      	str	r3, [r7, #20]
 8004978:	e007      	b.n	800498a <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800497a:	4b07      	ldr	r3, [pc, #28]	@ (8004998 <prvInsertTimerInActiveList+0x80>)
 800497c:	681a      	ldr	r2, [r3, #0]
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	3304      	adds	r3, #4
 8004982:	4619      	mov	r1, r3
 8004984:	4610      	mov	r0, r2
 8004986:	f7fe f823 	bl	80029d0 <vListInsert>
            }
        }

        return xProcessTimerNow;
 800498a:	697b      	ldr	r3, [r7, #20]
    }
 800498c:	4618      	mov	r0, r3
 800498e:	3718      	adds	r7, #24
 8004990:	46bd      	mov	sp, r7
 8004992:	bd80      	pop	{r7, pc}
 8004994:	2000020c 	.word	0x2000020c
 8004998:	20000208 	.word	0x20000208

0800499c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 800499c:	b580      	push	{r7, lr}
 800499e:	b088      	sub	sp, #32
 80049a0:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80049a2:	e0a9      	b.n	8004af8 <prvProcessReceivedCommands+0x15c>
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80049a4:	68bb      	ldr	r3, [r7, #8]
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	f2c0 80a6 	blt.w	8004af8 <prvProcessReceivedCommands+0x15c>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80049ac:	693b      	ldr	r3, [r7, #16]
 80049ae:	61fb      	str	r3, [r7, #28]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80049b0:	69fb      	ldr	r3, [r7, #28]
 80049b2:	695b      	ldr	r3, [r3, #20]
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d004      	beq.n	80049c2 <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80049b8:	69fb      	ldr	r3, [r7, #28]
 80049ba:	3304      	adds	r3, #4
 80049bc:	4618      	mov	r0, r3
 80049be:	f7fe f83f 	bl	8002a40 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80049c2:	1d3b      	adds	r3, r7, #4
 80049c4:	4618      	mov	r0, r3
 80049c6:	f7ff ff87 	bl	80048d8 <prvSampleTimeNow>
 80049ca:	61b8      	str	r0, [r7, #24]

                switch( xMessage.xMessageID )
 80049cc:	68bb      	ldr	r3, [r7, #8]
 80049ce:	3b01      	subs	r3, #1
 80049d0:	2b08      	cmp	r3, #8
 80049d2:	f200 808e 	bhi.w	8004af2 <prvProcessReceivedCommands+0x156>
 80049d6:	a201      	add	r2, pc, #4	@ (adr r2, 80049dc <prvProcessReceivedCommands+0x40>)
 80049d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049dc:	08004a01 	.word	0x08004a01
 80049e0:	08004a01 	.word	0x08004a01
 80049e4:	08004a69 	.word	0x08004a69
 80049e8:	08004a7d 	.word	0x08004a7d
 80049ec:	08004ac9 	.word	0x08004ac9
 80049f0:	08004a01 	.word	0x08004a01
 80049f4:	08004a01 	.word	0x08004a01
 80049f8:	08004a69 	.word	0x08004a69
 80049fc:	08004a7d 	.word	0x08004a7d
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004a00:	69fb      	ldr	r3, [r7, #28]
 8004a02:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004a06:	f043 0301 	orr.w	r3, r3, #1
 8004a0a:	b2da      	uxtb	r2, r3
 8004a0c:	69fb      	ldr	r3, [r7, #28]
 8004a0e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004a12:	68fa      	ldr	r2, [r7, #12]
 8004a14:	69fb      	ldr	r3, [r7, #28]
 8004a16:	699b      	ldr	r3, [r3, #24]
 8004a18:	18d1      	adds	r1, r2, r3
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	69ba      	ldr	r2, [r7, #24]
 8004a1e:	69f8      	ldr	r0, [r7, #28]
 8004a20:	f7ff ff7a 	bl	8004918 <prvInsertTimerInActiveList>
 8004a24:	4603      	mov	r3, r0
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d065      	beq.n	8004af6 <prvProcessReceivedCommands+0x15a>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004a2a:	69fb      	ldr	r3, [r7, #28]
 8004a2c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004a30:	f003 0304 	and.w	r3, r3, #4
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d009      	beq.n	8004a4c <prvProcessReceivedCommands+0xb0>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 8004a38:	68fa      	ldr	r2, [r7, #12]
 8004a3a:	69fb      	ldr	r3, [r7, #28]
 8004a3c:	699b      	ldr	r3, [r3, #24]
 8004a3e:	4413      	add	r3, r2
 8004a40:	69ba      	ldr	r2, [r7, #24]
 8004a42:	4619      	mov	r1, r3
 8004a44:	69f8      	ldr	r0, [r7, #28]
 8004a46:	f7ff fe71 	bl	800472c <prvReloadTimer>
 8004a4a:	e008      	b.n	8004a5e <prvProcessReceivedCommands+0xc2>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8004a4c:	69fb      	ldr	r3, [r7, #28]
 8004a4e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004a52:	f023 0301 	bic.w	r3, r3, #1
 8004a56:	b2da      	uxtb	r2, r3
 8004a58:	69fb      	ldr	r3, [r7, #28]
 8004a5a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004a5e:	69fb      	ldr	r3, [r7, #28]
 8004a60:	6a1b      	ldr	r3, [r3, #32]
 8004a62:	69f8      	ldr	r0, [r7, #28]
 8004a64:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 8004a66:	e046      	b.n	8004af6 <prvProcessReceivedCommands+0x15a>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8004a68:	69fb      	ldr	r3, [r7, #28]
 8004a6a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004a6e:	f023 0301 	bic.w	r3, r3, #1
 8004a72:	b2da      	uxtb	r2, r3
 8004a74:	69fb      	ldr	r3, [r7, #28]
 8004a76:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 8004a7a:	e03d      	b.n	8004af8 <prvProcessReceivedCommands+0x15c>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004a7c:	69fb      	ldr	r3, [r7, #28]
 8004a7e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004a82:	f043 0301 	orr.w	r3, r3, #1
 8004a86:	b2da      	uxtb	r2, r3
 8004a88:	69fb      	ldr	r3, [r7, #28]
 8004a8a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8004a8e:	68fa      	ldr	r2, [r7, #12]
 8004a90:	69fb      	ldr	r3, [r7, #28]
 8004a92:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004a94:	69fb      	ldr	r3, [r7, #28]
 8004a96:	699b      	ldr	r3, [r3, #24]
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d10b      	bne.n	8004ab4 <prvProcessReceivedCommands+0x118>
        __asm volatile
 8004a9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004aa0:	f383 8811 	msr	BASEPRI, r3
 8004aa4:	f3bf 8f6f 	isb	sy
 8004aa8:	f3bf 8f4f 	dsb	sy
 8004aac:	617b      	str	r3, [r7, #20]
    }
 8004aae:	bf00      	nop
 8004ab0:	bf00      	nop
 8004ab2:	e7fd      	b.n	8004ab0 <prvProcessReceivedCommands+0x114>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004ab4:	69fb      	ldr	r3, [r7, #28]
 8004ab6:	699a      	ldr	r2, [r3, #24]
 8004ab8:	69bb      	ldr	r3, [r7, #24]
 8004aba:	18d1      	adds	r1, r2, r3
 8004abc:	69bb      	ldr	r3, [r7, #24]
 8004abe:	69ba      	ldr	r2, [r7, #24]
 8004ac0:	69f8      	ldr	r0, [r7, #28]
 8004ac2:	f7ff ff29 	bl	8004918 <prvInsertTimerInActiveList>
                        break;
 8004ac6:	e017      	b.n	8004af8 <prvProcessReceivedCommands+0x15c>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8004ac8:	69fb      	ldr	r3, [r7, #28]
 8004aca:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004ace:	f003 0302 	and.w	r3, r3, #2
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d103      	bne.n	8004ade <prvProcessReceivedCommands+0x142>
                            {
                                vPortFree( pxTimer );
 8004ad6:	69f8      	ldr	r0, [r7, #28]
 8004ad8:	f7fd ff3d 	bl	8002956 <vPortFree>
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8004adc:	e00c      	b.n	8004af8 <prvProcessReceivedCommands+0x15c>
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8004ade:	69fb      	ldr	r3, [r7, #28]
 8004ae0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004ae4:	f023 0301 	bic.w	r3, r3, #1
 8004ae8:	b2da      	uxtb	r2, r3
 8004aea:	69fb      	ldr	r3, [r7, #28]
 8004aec:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 8004af0:	e002      	b.n	8004af8 <prvProcessReceivedCommands+0x15c>

                    default:
                        /* Don't expect to get here. */
                        break;
 8004af2:	bf00      	nop
 8004af4:	e000      	b.n	8004af8 <prvProcessReceivedCommands+0x15c>
                        break;
 8004af6:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004af8:	4b08      	ldr	r3, [pc, #32]	@ (8004b1c <prvProcessReceivedCommands+0x180>)
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f107 0108 	add.w	r1, r7, #8
 8004b00:	2200      	movs	r2, #0
 8004b02:	4618      	mov	r0, r3
 8004b04:	f7fe fb6c 	bl	80031e0 <xQueueReceive>
 8004b08:	4603      	mov	r3, r0
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	f47f af4a 	bne.w	80049a4 <prvProcessReceivedCommands+0x8>
                }
            }
        }
    }
 8004b10:	bf00      	nop
 8004b12:	bf00      	nop
 8004b14:	3720      	adds	r7, #32
 8004b16:	46bd      	mov	sp, r7
 8004b18:	bd80      	pop	{r7, pc}
 8004b1a:	bf00      	nop
 8004b1c:	20000210 	.word	0x20000210

08004b20 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8004b20:	b580      	push	{r7, lr}
 8004b22:	b082      	sub	sp, #8
 8004b24:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004b26:	e009      	b.n	8004b3c <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004b28:	4b0e      	ldr	r3, [pc, #56]	@ (8004b64 <prvSwitchTimerLists+0x44>)
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	68db      	ldr	r3, [r3, #12]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 8004b32:	f04f 31ff 	mov.w	r1, #4294967295
 8004b36:	6838      	ldr	r0, [r7, #0]
 8004b38:	f7ff fe1a 	bl	8004770 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004b3c:	4b09      	ldr	r3, [pc, #36]	@ (8004b64 <prvSwitchTimerLists+0x44>)
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d1f0      	bne.n	8004b28 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 8004b46:	4b07      	ldr	r3, [pc, #28]	@ (8004b64 <prvSwitchTimerLists+0x44>)
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 8004b4c:	4b06      	ldr	r3, [pc, #24]	@ (8004b68 <prvSwitchTimerLists+0x48>)
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	4a04      	ldr	r2, [pc, #16]	@ (8004b64 <prvSwitchTimerLists+0x44>)
 8004b52:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8004b54:	4a04      	ldr	r2, [pc, #16]	@ (8004b68 <prvSwitchTimerLists+0x48>)
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	6013      	str	r3, [r2, #0]
    }
 8004b5a:	bf00      	nop
 8004b5c:	3708      	adds	r7, #8
 8004b5e:	46bd      	mov	sp, r7
 8004b60:	bd80      	pop	{r7, pc}
 8004b62:	bf00      	nop
 8004b64:	20000208 	.word	0x20000208
 8004b68:	2000020c 	.word	0x2000020c

08004b6c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8004b6c:	b580      	push	{r7, lr}
 8004b6e:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8004b70:	f7fe f886 	bl	8002c80 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8004b74:	4b12      	ldr	r3, [pc, #72]	@ (8004bc0 <prvCheckForValidListAndQueue+0x54>)
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d11d      	bne.n	8004bb8 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 8004b7c:	4811      	ldr	r0, [pc, #68]	@ (8004bc4 <prvCheckForValidListAndQueue+0x58>)
 8004b7e:	f7fd fefc 	bl	800297a <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8004b82:	4811      	ldr	r0, [pc, #68]	@ (8004bc8 <prvCheckForValidListAndQueue+0x5c>)
 8004b84:	f7fd fef9 	bl	800297a <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8004b88:	4b10      	ldr	r3, [pc, #64]	@ (8004bcc <prvCheckForValidListAndQueue+0x60>)
 8004b8a:	4a0e      	ldr	r2, [pc, #56]	@ (8004bc4 <prvCheckForValidListAndQueue+0x58>)
 8004b8c:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8004b8e:	4b10      	ldr	r3, [pc, #64]	@ (8004bd0 <prvCheckForValidListAndQueue+0x64>)
 8004b90:	4a0d      	ldr	r2, [pc, #52]	@ (8004bc8 <prvCheckForValidListAndQueue+0x5c>)
 8004b92:	601a      	str	r2, [r3, #0]

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                }
                #else
                {
                    xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8004b94:	2200      	movs	r2, #0
 8004b96:	210c      	movs	r1, #12
 8004b98:	200a      	movs	r0, #10
 8004b9a:	f7fe faaf 	bl	80030fc <xQueueGenericCreate>
 8004b9e:	4603      	mov	r3, r0
 8004ba0:	4a07      	ldr	r2, [pc, #28]	@ (8004bc0 <prvCheckForValidListAndQueue+0x54>)
 8004ba2:	6013      	str	r3, [r2, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 8004ba4:	4b06      	ldr	r3, [pc, #24]	@ (8004bc0 <prvCheckForValidListAndQueue+0x54>)
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d005      	beq.n	8004bb8 <prvCheckForValidListAndQueue+0x4c>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004bac:	4b04      	ldr	r3, [pc, #16]	@ (8004bc0 <prvCheckForValidListAndQueue+0x54>)
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	4908      	ldr	r1, [pc, #32]	@ (8004bd4 <prvCheckForValidListAndQueue+0x68>)
 8004bb2:	4618      	mov	r0, r3
 8004bb4:	f7fe fc84 	bl	80034c0 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8004bb8:	f7fe f892 	bl	8002ce0 <vPortExitCritical>
    }
 8004bbc:	bf00      	nop
 8004bbe:	bd80      	pop	{r7, pc}
 8004bc0:	20000210 	.word	0x20000210
 8004bc4:	200001e0 	.word	0x200001e0
 8004bc8:	200001f4 	.word	0x200001f4
 8004bcc:	20000208 	.word	0x20000208
 8004bd0:	2000020c 	.word	0x2000020c
 8004bd4:	0800823c 	.word	0x0800823c

08004bd8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004bd8:	b480      	push	{r7}
 8004bda:	b085      	sub	sp, #20
 8004bdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8004bde:	4b15      	ldr	r3, [pc, #84]	@ (8004c34 <HAL_MspInit+0x5c>)
 8004be0:	699b      	ldr	r3, [r3, #24]
 8004be2:	4a14      	ldr	r2, [pc, #80]	@ (8004c34 <HAL_MspInit+0x5c>)
 8004be4:	f043 0301 	orr.w	r3, r3, #1
 8004be8:	6193      	str	r3, [r2, #24]
 8004bea:	4b12      	ldr	r3, [pc, #72]	@ (8004c34 <HAL_MspInit+0x5c>)
 8004bec:	699b      	ldr	r3, [r3, #24]
 8004bee:	f003 0301 	and.w	r3, r3, #1
 8004bf2:	60bb      	str	r3, [r7, #8]
 8004bf4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004bf6:	4b0f      	ldr	r3, [pc, #60]	@ (8004c34 <HAL_MspInit+0x5c>)
 8004bf8:	69db      	ldr	r3, [r3, #28]
 8004bfa:	4a0e      	ldr	r2, [pc, #56]	@ (8004c34 <HAL_MspInit+0x5c>)
 8004bfc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c00:	61d3      	str	r3, [r2, #28]
 8004c02:	4b0c      	ldr	r3, [pc, #48]	@ (8004c34 <HAL_MspInit+0x5c>)
 8004c04:	69db      	ldr	r3, [r3, #28]
 8004c06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c0a:	607b      	str	r3, [r7, #4]
 8004c0c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8004c0e:	4b0a      	ldr	r3, [pc, #40]	@ (8004c38 <HAL_MspInit+0x60>)
 8004c10:	685b      	ldr	r3, [r3, #4]
 8004c12:	60fb      	str	r3, [r7, #12]
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8004c1a:	60fb      	str	r3, [r7, #12]
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004c22:	60fb      	str	r3, [r7, #12]
 8004c24:	4a04      	ldr	r2, [pc, #16]	@ (8004c38 <HAL_MspInit+0x60>)
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004c2a:	bf00      	nop
 8004c2c:	3714      	adds	r7, #20
 8004c2e:	46bd      	mov	sp, r7
 8004c30:	bc80      	pop	{r7}
 8004c32:	4770      	bx	lr
 8004c34:	40021000 	.word	0x40021000
 8004c38:	40010000 	.word	0x40010000

08004c3c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004c3c:	b580      	push	{r7, lr}
 8004c3e:	b08c      	sub	sp, #48	@ 0x30
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8004c44:	2300      	movs	r3, #0
 8004c46:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t              uwPrescalerValue = 0;
 8004c48:	2300      	movs	r3, #0
 8004c4a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0);
 8004c4c:	2200      	movs	r2, #0
 8004c4e:	6879      	ldr	r1, [r7, #4]
 8004c50:	2019      	movs	r0, #25
 8004c52:	f000 fa20 	bl	8005096 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8004c56:	2019      	movs	r0, #25
 8004c58:	f000 fa39 	bl	80050ce <HAL_NVIC_EnableIRQ>
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8004c5c:	4b1e      	ldr	r3, [pc, #120]	@ (8004cd8 <HAL_InitTick+0x9c>)
 8004c5e:	699b      	ldr	r3, [r3, #24]
 8004c60:	4a1d      	ldr	r2, [pc, #116]	@ (8004cd8 <HAL_InitTick+0x9c>)
 8004c62:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8004c66:	6193      	str	r3, [r2, #24]
 8004c68:	4b1b      	ldr	r3, [pc, #108]	@ (8004cd8 <HAL_InitTick+0x9c>)
 8004c6a:	699b      	ldr	r3, [r3, #24]
 8004c6c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004c70:	60fb      	str	r3, [r7, #12]
 8004c72:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004c74:	f107 0210 	add.w	r2, r7, #16
 8004c78:	f107 0314 	add.w	r3, r7, #20
 8004c7c:	4611      	mov	r1, r2
 8004c7e:	4618      	mov	r0, r3
 8004c80:	f001 f906 	bl	8005e90 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8004c84:	f001 f8f0 	bl	8005e68 <HAL_RCC_GetPCLK2Freq>
 8004c88:	62f8      	str	r0, [r7, #44]	@ 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8004c8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c8c:	4a13      	ldr	r2, [pc, #76]	@ (8004cdc <HAL_InitTick+0xa0>)
 8004c8e:	fba2 2303 	umull	r2, r3, r2, r3
 8004c92:	0c9b      	lsrs	r3, r3, #18
 8004c94:	3b01      	subs	r3, #1
 8004c96:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8004c98:	4b11      	ldr	r3, [pc, #68]	@ (8004ce0 <HAL_InitTick+0xa4>)
 8004c9a:	4a12      	ldr	r2, [pc, #72]	@ (8004ce4 <HAL_InitTick+0xa8>)
 8004c9c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8004c9e:	4b10      	ldr	r3, [pc, #64]	@ (8004ce0 <HAL_InitTick+0xa4>)
 8004ca0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8004ca4:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8004ca6:	4a0e      	ldr	r2, [pc, #56]	@ (8004ce0 <HAL_InitTick+0xa4>)
 8004ca8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004caa:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8004cac:	4b0c      	ldr	r3, [pc, #48]	@ (8004ce0 <HAL_InitTick+0xa4>)
 8004cae:	2200      	movs	r2, #0
 8004cb0:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004cb2:	4b0b      	ldr	r3, [pc, #44]	@ (8004ce0 <HAL_InitTick+0xa4>)
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8004cb8:	4809      	ldr	r0, [pc, #36]	@ (8004ce0 <HAL_InitTick+0xa4>)
 8004cba:	f001 fd5d 	bl	8006778 <HAL_TIM_Base_Init>
 8004cbe:	4603      	mov	r3, r0
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d104      	bne.n	8004cce <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8004cc4:	4806      	ldr	r0, [pc, #24]	@ (8004ce0 <HAL_InitTick+0xa4>)
 8004cc6:	f001 fdaf 	bl	8006828 <HAL_TIM_Base_Start_IT>
 8004cca:	4603      	mov	r3, r0
 8004ccc:	e000      	b.n	8004cd0 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8004cce:	2301      	movs	r3, #1
}
 8004cd0:	4618      	mov	r0, r3
 8004cd2:	3730      	adds	r7, #48	@ 0x30
 8004cd4:	46bd      	mov	sp, r7
 8004cd6:	bd80      	pop	{r7, pc}
 8004cd8:	40021000 	.word	0x40021000
 8004cdc:	431bde83 	.word	0x431bde83
 8004ce0:	2000021c 	.word	0x2000021c
 8004ce4:	40012c00 	.word	0x40012c00

08004ce8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004ce8:	b480      	push	{r7}
 8004cea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004cec:	bf00      	nop
 8004cee:	e7fd      	b.n	8004cec <NMI_Handler+0x4>

08004cf0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004cf0:	b480      	push	{r7}
 8004cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004cf4:	bf00      	nop
 8004cf6:	e7fd      	b.n	8004cf4 <HardFault_Handler+0x4>

08004cf8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004cf8:	b480      	push	{r7}
 8004cfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004cfc:	bf00      	nop
 8004cfe:	e7fd      	b.n	8004cfc <MemManage_Handler+0x4>

08004d00 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004d00:	b480      	push	{r7}
 8004d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004d04:	bf00      	nop
 8004d06:	e7fd      	b.n	8004d04 <BusFault_Handler+0x4>

08004d08 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004d08:	b480      	push	{r7}
 8004d0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004d0c:	bf00      	nop
 8004d0e:	e7fd      	b.n	8004d0c <UsageFault_Handler+0x4>

08004d10 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004d10:	b480      	push	{r7}
 8004d12:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004d14:	bf00      	nop
 8004d16:	46bd      	mov	sp, r7
 8004d18:	bc80      	pop	{r7}
 8004d1a:	4770      	bx	lr

08004d1c <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8004d1c:	b580      	push	{r7, lr}
 8004d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004d20:	4802      	ldr	r0, [pc, #8]	@ (8004d2c <TIM1_UP_IRQHandler+0x10>)
 8004d22:	f001 fdd3 	bl	80068cc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8004d26:	bf00      	nop
 8004d28:	bd80      	pop	{r7, pc}
 8004d2a:	bf00      	nop
 8004d2c:	2000021c 	.word	0x2000021c

08004d30 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004d30:	b580      	push	{r7, lr}
 8004d32:	b086      	sub	sp, #24
 8004d34:	af00      	add	r7, sp, #0
 8004d36:	60f8      	str	r0, [r7, #12]
 8004d38:	60b9      	str	r1, [r7, #8]
 8004d3a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d3c:	2300      	movs	r3, #0
 8004d3e:	617b      	str	r3, [r7, #20]
 8004d40:	e00a      	b.n	8004d58 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8004d42:	f3af 8000 	nop.w
 8004d46:	4601      	mov	r1, r0
 8004d48:	68bb      	ldr	r3, [r7, #8]
 8004d4a:	1c5a      	adds	r2, r3, #1
 8004d4c:	60ba      	str	r2, [r7, #8]
 8004d4e:	b2ca      	uxtb	r2, r1
 8004d50:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d52:	697b      	ldr	r3, [r7, #20]
 8004d54:	3301      	adds	r3, #1
 8004d56:	617b      	str	r3, [r7, #20]
 8004d58:	697a      	ldr	r2, [r7, #20]
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	429a      	cmp	r2, r3
 8004d5e:	dbf0      	blt.n	8004d42 <_read+0x12>
	}

return len;
 8004d60:	687b      	ldr	r3, [r7, #4]
}
 8004d62:	4618      	mov	r0, r3
 8004d64:	3718      	adds	r7, #24
 8004d66:	46bd      	mov	sp, r7
 8004d68:	bd80      	pop	{r7, pc}

08004d6a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004d6a:	b580      	push	{r7, lr}
 8004d6c:	b086      	sub	sp, #24
 8004d6e:	af00      	add	r7, sp, #0
 8004d70:	60f8      	str	r0, [r7, #12]
 8004d72:	60b9      	str	r1, [r7, #8]
 8004d74:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d76:	2300      	movs	r3, #0
 8004d78:	617b      	str	r3, [r7, #20]
 8004d7a:	e009      	b.n	8004d90 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8004d7c:	68bb      	ldr	r3, [r7, #8]
 8004d7e:	1c5a      	adds	r2, r3, #1
 8004d80:	60ba      	str	r2, [r7, #8]
 8004d82:	781b      	ldrb	r3, [r3, #0]
 8004d84:	4618      	mov	r0, r3
 8004d86:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d8a:	697b      	ldr	r3, [r7, #20]
 8004d8c:	3301      	adds	r3, #1
 8004d8e:	617b      	str	r3, [r7, #20]
 8004d90:	697a      	ldr	r2, [r7, #20]
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	429a      	cmp	r2, r3
 8004d96:	dbf1      	blt.n	8004d7c <_write+0x12>
	}
	return len;
 8004d98:	687b      	ldr	r3, [r7, #4]
}
 8004d9a:	4618      	mov	r0, r3
 8004d9c:	3718      	adds	r7, #24
 8004d9e:	46bd      	mov	sp, r7
 8004da0:	bd80      	pop	{r7, pc}

08004da2 <_close>:

int _close(int file)
{
 8004da2:	b480      	push	{r7}
 8004da4:	b083      	sub	sp, #12
 8004da6:	af00      	add	r7, sp, #0
 8004da8:	6078      	str	r0, [r7, #4]
	return -1;
 8004daa:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004dae:	4618      	mov	r0, r3
 8004db0:	370c      	adds	r7, #12
 8004db2:	46bd      	mov	sp, r7
 8004db4:	bc80      	pop	{r7}
 8004db6:	4770      	bx	lr

08004db8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004db8:	b480      	push	{r7}
 8004dba:	b083      	sub	sp, #12
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	6078      	str	r0, [r7, #4]
 8004dc0:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004dc2:	683b      	ldr	r3, [r7, #0]
 8004dc4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004dc8:	605a      	str	r2, [r3, #4]
	return 0;
 8004dca:	2300      	movs	r3, #0
}
 8004dcc:	4618      	mov	r0, r3
 8004dce:	370c      	adds	r7, #12
 8004dd0:	46bd      	mov	sp, r7
 8004dd2:	bc80      	pop	{r7}
 8004dd4:	4770      	bx	lr

08004dd6 <_isatty>:

int _isatty(int file)
{
 8004dd6:	b480      	push	{r7}
 8004dd8:	b083      	sub	sp, #12
 8004dda:	af00      	add	r7, sp, #0
 8004ddc:	6078      	str	r0, [r7, #4]
	return 1;
 8004dde:	2301      	movs	r3, #1
}
 8004de0:	4618      	mov	r0, r3
 8004de2:	370c      	adds	r7, #12
 8004de4:	46bd      	mov	sp, r7
 8004de6:	bc80      	pop	{r7}
 8004de8:	4770      	bx	lr

08004dea <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004dea:	b480      	push	{r7}
 8004dec:	b085      	sub	sp, #20
 8004dee:	af00      	add	r7, sp, #0
 8004df0:	60f8      	str	r0, [r7, #12]
 8004df2:	60b9      	str	r1, [r7, #8]
 8004df4:	607a      	str	r2, [r7, #4]
	return 0;
 8004df6:	2300      	movs	r3, #0
}
 8004df8:	4618      	mov	r0, r3
 8004dfa:	3714      	adds	r7, #20
 8004dfc:	46bd      	mov	sp, r7
 8004dfe:	bc80      	pop	{r7}
 8004e00:	4770      	bx	lr
	...

08004e04 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004e04:	b580      	push	{r7, lr}
 8004e06:	b086      	sub	sp, #24
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004e0c:	4a14      	ldr	r2, [pc, #80]	@ (8004e60 <_sbrk+0x5c>)
 8004e0e:	4b15      	ldr	r3, [pc, #84]	@ (8004e64 <_sbrk+0x60>)
 8004e10:	1ad3      	subs	r3, r2, r3
 8004e12:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004e14:	697b      	ldr	r3, [r7, #20]
 8004e16:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004e18:	4b13      	ldr	r3, [pc, #76]	@ (8004e68 <_sbrk+0x64>)
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d102      	bne.n	8004e26 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004e20:	4b11      	ldr	r3, [pc, #68]	@ (8004e68 <_sbrk+0x64>)
 8004e22:	4a12      	ldr	r2, [pc, #72]	@ (8004e6c <_sbrk+0x68>)
 8004e24:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004e26:	4b10      	ldr	r3, [pc, #64]	@ (8004e68 <_sbrk+0x64>)
 8004e28:	681a      	ldr	r2, [r3, #0]
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	4413      	add	r3, r2
 8004e2e:	693a      	ldr	r2, [r7, #16]
 8004e30:	429a      	cmp	r2, r3
 8004e32:	d207      	bcs.n	8004e44 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004e34:	f002 fc84 	bl	8007740 <__errno>
 8004e38:	4603      	mov	r3, r0
 8004e3a:	220c      	movs	r2, #12
 8004e3c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004e3e:	f04f 33ff 	mov.w	r3, #4294967295
 8004e42:	e009      	b.n	8004e58 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004e44:	4b08      	ldr	r3, [pc, #32]	@ (8004e68 <_sbrk+0x64>)
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004e4a:	4b07      	ldr	r3, [pc, #28]	@ (8004e68 <_sbrk+0x64>)
 8004e4c:	681a      	ldr	r2, [r3, #0]
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	4413      	add	r3, r2
 8004e52:	4a05      	ldr	r2, [pc, #20]	@ (8004e68 <_sbrk+0x64>)
 8004e54:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004e56:	68fb      	ldr	r3, [r7, #12]
}
 8004e58:	4618      	mov	r0, r3
 8004e5a:	3718      	adds	r7, #24
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	bd80      	pop	{r7, pc}
 8004e60:	20005000 	.word	0x20005000
 8004e64:	00000400 	.word	0x00000400
 8004e68:	20000264 	.word	0x20000264
 8004e6c:	20000470 	.word	0x20000470

08004e70 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004e70:	b480      	push	{r7}
 8004e72:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004e74:	bf00      	nop
 8004e76:	46bd      	mov	sp, r7
 8004e78:	bc80      	pop	{r7}
 8004e7a:	4770      	bx	lr

08004e7c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8004e7c:	f7ff fff8 	bl	8004e70 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004e80:	480b      	ldr	r0, [pc, #44]	@ (8004eb0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8004e82:	490c      	ldr	r1, [pc, #48]	@ (8004eb4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8004e84:	4a0c      	ldr	r2, [pc, #48]	@ (8004eb8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8004e86:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004e88:	e002      	b.n	8004e90 <LoopCopyDataInit>

08004e8a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004e8a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004e8c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004e8e:	3304      	adds	r3, #4

08004e90 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004e90:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004e92:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004e94:	d3f9      	bcc.n	8004e8a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004e96:	4a09      	ldr	r2, [pc, #36]	@ (8004ebc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8004e98:	4c09      	ldr	r4, [pc, #36]	@ (8004ec0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8004e9a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004e9c:	e001      	b.n	8004ea2 <LoopFillZerobss>

08004e9e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004e9e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004ea0:	3204      	adds	r2, #4

08004ea2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004ea2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004ea4:	d3fb      	bcc.n	8004e9e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004ea6:	f002 fc51 	bl	800774c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8004eaa:	f002 f903 	bl	80070b4 <main>
  bx lr
 8004eae:	4770      	bx	lr
  ldr r0, =_sdata
 8004eb0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004eb4:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8004eb8:	08008490 	.word	0x08008490
  ldr r2, =_sbss
 8004ebc:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8004ec0:	20000470 	.word	0x20000470

08004ec4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004ec4:	e7fe      	b.n	8004ec4 <ADC1_2_IRQHandler>
	...

08004ec8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004ec8:	b580      	push	{r7, lr}
 8004eca:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004ecc:	4b08      	ldr	r3, [pc, #32]	@ (8004ef0 <HAL_Init+0x28>)
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	4a07      	ldr	r2, [pc, #28]	@ (8004ef0 <HAL_Init+0x28>)
 8004ed2:	f043 0310 	orr.w	r3, r3, #16
 8004ed6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004ed8:	2003      	movs	r0, #3
 8004eda:	f000 f8d1 	bl	8005080 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004ede:	2000      	movs	r0, #0
 8004ee0:	f7ff feac 	bl	8004c3c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004ee4:	f7ff fe78 	bl	8004bd8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004ee8:	2300      	movs	r3, #0
}
 8004eea:	4618      	mov	r0, r3
 8004eec:	bd80      	pop	{r7, pc}
 8004eee:	bf00      	nop
 8004ef0:	40022000 	.word	0x40022000

08004ef4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004ef4:	b480      	push	{r7}
 8004ef6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004ef8:	4b05      	ldr	r3, [pc, #20]	@ (8004f10 <HAL_IncTick+0x1c>)
 8004efa:	781b      	ldrb	r3, [r3, #0]
 8004efc:	461a      	mov	r2, r3
 8004efe:	4b05      	ldr	r3, [pc, #20]	@ (8004f14 <HAL_IncTick+0x20>)
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	4413      	add	r3, r2
 8004f04:	4a03      	ldr	r2, [pc, #12]	@ (8004f14 <HAL_IncTick+0x20>)
 8004f06:	6013      	str	r3, [r2, #0]
}
 8004f08:	bf00      	nop
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	bc80      	pop	{r7}
 8004f0e:	4770      	bx	lr
 8004f10:	2000000c 	.word	0x2000000c
 8004f14:	20000268 	.word	0x20000268

08004f18 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004f18:	b480      	push	{r7}
 8004f1a:	af00      	add	r7, sp, #0
  return uwTick;
 8004f1c:	4b02      	ldr	r3, [pc, #8]	@ (8004f28 <HAL_GetTick+0x10>)
 8004f1e:	681b      	ldr	r3, [r3, #0]
}
 8004f20:	4618      	mov	r0, r3
 8004f22:	46bd      	mov	sp, r7
 8004f24:	bc80      	pop	{r7}
 8004f26:	4770      	bx	lr
 8004f28:	20000268 	.word	0x20000268

08004f2c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004f2c:	b480      	push	{r7}
 8004f2e:	b085      	sub	sp, #20
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	f003 0307 	and.w	r3, r3, #7
 8004f3a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004f3c:	4b0c      	ldr	r3, [pc, #48]	@ (8004f70 <__NVIC_SetPriorityGrouping+0x44>)
 8004f3e:	68db      	ldr	r3, [r3, #12]
 8004f40:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004f42:	68ba      	ldr	r2, [r7, #8]
 8004f44:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004f48:	4013      	ands	r3, r2
 8004f4a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004f50:	68bb      	ldr	r3, [r7, #8]
 8004f52:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004f54:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004f58:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004f5c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004f5e:	4a04      	ldr	r2, [pc, #16]	@ (8004f70 <__NVIC_SetPriorityGrouping+0x44>)
 8004f60:	68bb      	ldr	r3, [r7, #8]
 8004f62:	60d3      	str	r3, [r2, #12]
}
 8004f64:	bf00      	nop
 8004f66:	3714      	adds	r7, #20
 8004f68:	46bd      	mov	sp, r7
 8004f6a:	bc80      	pop	{r7}
 8004f6c:	4770      	bx	lr
 8004f6e:	bf00      	nop
 8004f70:	e000ed00 	.word	0xe000ed00

08004f74 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004f74:	b480      	push	{r7}
 8004f76:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004f78:	4b04      	ldr	r3, [pc, #16]	@ (8004f8c <__NVIC_GetPriorityGrouping+0x18>)
 8004f7a:	68db      	ldr	r3, [r3, #12]
 8004f7c:	0a1b      	lsrs	r3, r3, #8
 8004f7e:	f003 0307 	and.w	r3, r3, #7
}
 8004f82:	4618      	mov	r0, r3
 8004f84:	46bd      	mov	sp, r7
 8004f86:	bc80      	pop	{r7}
 8004f88:	4770      	bx	lr
 8004f8a:	bf00      	nop
 8004f8c:	e000ed00 	.word	0xe000ed00

08004f90 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004f90:	b480      	push	{r7}
 8004f92:	b083      	sub	sp, #12
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	4603      	mov	r3, r0
 8004f98:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004f9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	db0b      	blt.n	8004fba <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004fa2:	79fb      	ldrb	r3, [r7, #7]
 8004fa4:	f003 021f 	and.w	r2, r3, #31
 8004fa8:	4906      	ldr	r1, [pc, #24]	@ (8004fc4 <__NVIC_EnableIRQ+0x34>)
 8004faa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004fae:	095b      	lsrs	r3, r3, #5
 8004fb0:	2001      	movs	r0, #1
 8004fb2:	fa00 f202 	lsl.w	r2, r0, r2
 8004fb6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004fba:	bf00      	nop
 8004fbc:	370c      	adds	r7, #12
 8004fbe:	46bd      	mov	sp, r7
 8004fc0:	bc80      	pop	{r7}
 8004fc2:	4770      	bx	lr
 8004fc4:	e000e100 	.word	0xe000e100

08004fc8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004fc8:	b480      	push	{r7}
 8004fca:	b083      	sub	sp, #12
 8004fcc:	af00      	add	r7, sp, #0
 8004fce:	4603      	mov	r3, r0
 8004fd0:	6039      	str	r1, [r7, #0]
 8004fd2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004fd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	db0a      	blt.n	8004ff2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004fdc:	683b      	ldr	r3, [r7, #0]
 8004fde:	b2da      	uxtb	r2, r3
 8004fe0:	490c      	ldr	r1, [pc, #48]	@ (8005014 <__NVIC_SetPriority+0x4c>)
 8004fe2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004fe6:	0112      	lsls	r2, r2, #4
 8004fe8:	b2d2      	uxtb	r2, r2
 8004fea:	440b      	add	r3, r1
 8004fec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004ff0:	e00a      	b.n	8005008 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ff2:	683b      	ldr	r3, [r7, #0]
 8004ff4:	b2da      	uxtb	r2, r3
 8004ff6:	4908      	ldr	r1, [pc, #32]	@ (8005018 <__NVIC_SetPriority+0x50>)
 8004ff8:	79fb      	ldrb	r3, [r7, #7]
 8004ffa:	f003 030f 	and.w	r3, r3, #15
 8004ffe:	3b04      	subs	r3, #4
 8005000:	0112      	lsls	r2, r2, #4
 8005002:	b2d2      	uxtb	r2, r2
 8005004:	440b      	add	r3, r1
 8005006:	761a      	strb	r2, [r3, #24]
}
 8005008:	bf00      	nop
 800500a:	370c      	adds	r7, #12
 800500c:	46bd      	mov	sp, r7
 800500e:	bc80      	pop	{r7}
 8005010:	4770      	bx	lr
 8005012:	bf00      	nop
 8005014:	e000e100 	.word	0xe000e100
 8005018:	e000ed00 	.word	0xe000ed00

0800501c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800501c:	b480      	push	{r7}
 800501e:	b089      	sub	sp, #36	@ 0x24
 8005020:	af00      	add	r7, sp, #0
 8005022:	60f8      	str	r0, [r7, #12]
 8005024:	60b9      	str	r1, [r7, #8]
 8005026:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	f003 0307 	and.w	r3, r3, #7
 800502e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005030:	69fb      	ldr	r3, [r7, #28]
 8005032:	f1c3 0307 	rsb	r3, r3, #7
 8005036:	2b04      	cmp	r3, #4
 8005038:	bf28      	it	cs
 800503a:	2304      	movcs	r3, #4
 800503c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800503e:	69fb      	ldr	r3, [r7, #28]
 8005040:	3304      	adds	r3, #4
 8005042:	2b06      	cmp	r3, #6
 8005044:	d902      	bls.n	800504c <NVIC_EncodePriority+0x30>
 8005046:	69fb      	ldr	r3, [r7, #28]
 8005048:	3b03      	subs	r3, #3
 800504a:	e000      	b.n	800504e <NVIC_EncodePriority+0x32>
 800504c:	2300      	movs	r3, #0
 800504e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005050:	f04f 32ff 	mov.w	r2, #4294967295
 8005054:	69bb      	ldr	r3, [r7, #24]
 8005056:	fa02 f303 	lsl.w	r3, r2, r3
 800505a:	43da      	mvns	r2, r3
 800505c:	68bb      	ldr	r3, [r7, #8]
 800505e:	401a      	ands	r2, r3
 8005060:	697b      	ldr	r3, [r7, #20]
 8005062:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005064:	f04f 31ff 	mov.w	r1, #4294967295
 8005068:	697b      	ldr	r3, [r7, #20]
 800506a:	fa01 f303 	lsl.w	r3, r1, r3
 800506e:	43d9      	mvns	r1, r3
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005074:	4313      	orrs	r3, r2
         );
}
 8005076:	4618      	mov	r0, r3
 8005078:	3724      	adds	r7, #36	@ 0x24
 800507a:	46bd      	mov	sp, r7
 800507c:	bc80      	pop	{r7}
 800507e:	4770      	bx	lr

08005080 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005080:	b580      	push	{r7, lr}
 8005082:	b082      	sub	sp, #8
 8005084:	af00      	add	r7, sp, #0
 8005086:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005088:	6878      	ldr	r0, [r7, #4]
 800508a:	f7ff ff4f 	bl	8004f2c <__NVIC_SetPriorityGrouping>
}
 800508e:	bf00      	nop
 8005090:	3708      	adds	r7, #8
 8005092:	46bd      	mov	sp, r7
 8005094:	bd80      	pop	{r7, pc}

08005096 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005096:	b580      	push	{r7, lr}
 8005098:	b086      	sub	sp, #24
 800509a:	af00      	add	r7, sp, #0
 800509c:	4603      	mov	r3, r0
 800509e:	60b9      	str	r1, [r7, #8]
 80050a0:	607a      	str	r2, [r7, #4]
 80050a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80050a4:	2300      	movs	r3, #0
 80050a6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80050a8:	f7ff ff64 	bl	8004f74 <__NVIC_GetPriorityGrouping>
 80050ac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80050ae:	687a      	ldr	r2, [r7, #4]
 80050b0:	68b9      	ldr	r1, [r7, #8]
 80050b2:	6978      	ldr	r0, [r7, #20]
 80050b4:	f7ff ffb2 	bl	800501c <NVIC_EncodePriority>
 80050b8:	4602      	mov	r2, r0
 80050ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80050be:	4611      	mov	r1, r2
 80050c0:	4618      	mov	r0, r3
 80050c2:	f7ff ff81 	bl	8004fc8 <__NVIC_SetPriority>
}
 80050c6:	bf00      	nop
 80050c8:	3718      	adds	r7, #24
 80050ca:	46bd      	mov	sp, r7
 80050cc:	bd80      	pop	{r7, pc}

080050ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80050ce:	b580      	push	{r7, lr}
 80050d0:	b082      	sub	sp, #8
 80050d2:	af00      	add	r7, sp, #0
 80050d4:	4603      	mov	r3, r0
 80050d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80050d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050dc:	4618      	mov	r0, r3
 80050de:	f7ff ff57 	bl	8004f90 <__NVIC_EnableIRQ>
}
 80050e2:	bf00      	nop
 80050e4:	3708      	adds	r7, #8
 80050e6:	46bd      	mov	sp, r7
 80050e8:	bd80      	pop	{r7, pc}
	...

080050ec <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80050ec:	b480      	push	{r7}
 80050ee:	b08b      	sub	sp, #44	@ 0x2c
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	6078      	str	r0, [r7, #4]
 80050f4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80050f6:	2300      	movs	r3, #0
 80050f8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80050fa:	2300      	movs	r3, #0
 80050fc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80050fe:	e169      	b.n	80053d4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8005100:	2201      	movs	r2, #1
 8005102:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005104:	fa02 f303 	lsl.w	r3, r2, r3
 8005108:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800510a:	683b      	ldr	r3, [r7, #0]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	69fa      	ldr	r2, [r7, #28]
 8005110:	4013      	ands	r3, r2
 8005112:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8005114:	69ba      	ldr	r2, [r7, #24]
 8005116:	69fb      	ldr	r3, [r7, #28]
 8005118:	429a      	cmp	r2, r3
 800511a:	f040 8158 	bne.w	80053ce <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800511e:	683b      	ldr	r3, [r7, #0]
 8005120:	685b      	ldr	r3, [r3, #4]
 8005122:	4a9a      	ldr	r2, [pc, #616]	@ (800538c <HAL_GPIO_Init+0x2a0>)
 8005124:	4293      	cmp	r3, r2
 8005126:	d05e      	beq.n	80051e6 <HAL_GPIO_Init+0xfa>
 8005128:	4a98      	ldr	r2, [pc, #608]	@ (800538c <HAL_GPIO_Init+0x2a0>)
 800512a:	4293      	cmp	r3, r2
 800512c:	d875      	bhi.n	800521a <HAL_GPIO_Init+0x12e>
 800512e:	4a98      	ldr	r2, [pc, #608]	@ (8005390 <HAL_GPIO_Init+0x2a4>)
 8005130:	4293      	cmp	r3, r2
 8005132:	d058      	beq.n	80051e6 <HAL_GPIO_Init+0xfa>
 8005134:	4a96      	ldr	r2, [pc, #600]	@ (8005390 <HAL_GPIO_Init+0x2a4>)
 8005136:	4293      	cmp	r3, r2
 8005138:	d86f      	bhi.n	800521a <HAL_GPIO_Init+0x12e>
 800513a:	4a96      	ldr	r2, [pc, #600]	@ (8005394 <HAL_GPIO_Init+0x2a8>)
 800513c:	4293      	cmp	r3, r2
 800513e:	d052      	beq.n	80051e6 <HAL_GPIO_Init+0xfa>
 8005140:	4a94      	ldr	r2, [pc, #592]	@ (8005394 <HAL_GPIO_Init+0x2a8>)
 8005142:	4293      	cmp	r3, r2
 8005144:	d869      	bhi.n	800521a <HAL_GPIO_Init+0x12e>
 8005146:	4a94      	ldr	r2, [pc, #592]	@ (8005398 <HAL_GPIO_Init+0x2ac>)
 8005148:	4293      	cmp	r3, r2
 800514a:	d04c      	beq.n	80051e6 <HAL_GPIO_Init+0xfa>
 800514c:	4a92      	ldr	r2, [pc, #584]	@ (8005398 <HAL_GPIO_Init+0x2ac>)
 800514e:	4293      	cmp	r3, r2
 8005150:	d863      	bhi.n	800521a <HAL_GPIO_Init+0x12e>
 8005152:	4a92      	ldr	r2, [pc, #584]	@ (800539c <HAL_GPIO_Init+0x2b0>)
 8005154:	4293      	cmp	r3, r2
 8005156:	d046      	beq.n	80051e6 <HAL_GPIO_Init+0xfa>
 8005158:	4a90      	ldr	r2, [pc, #576]	@ (800539c <HAL_GPIO_Init+0x2b0>)
 800515a:	4293      	cmp	r3, r2
 800515c:	d85d      	bhi.n	800521a <HAL_GPIO_Init+0x12e>
 800515e:	2b12      	cmp	r3, #18
 8005160:	d82a      	bhi.n	80051b8 <HAL_GPIO_Init+0xcc>
 8005162:	2b12      	cmp	r3, #18
 8005164:	d859      	bhi.n	800521a <HAL_GPIO_Init+0x12e>
 8005166:	a201      	add	r2, pc, #4	@ (adr r2, 800516c <HAL_GPIO_Init+0x80>)
 8005168:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800516c:	080051e7 	.word	0x080051e7
 8005170:	080051c1 	.word	0x080051c1
 8005174:	080051d3 	.word	0x080051d3
 8005178:	08005215 	.word	0x08005215
 800517c:	0800521b 	.word	0x0800521b
 8005180:	0800521b 	.word	0x0800521b
 8005184:	0800521b 	.word	0x0800521b
 8005188:	0800521b 	.word	0x0800521b
 800518c:	0800521b 	.word	0x0800521b
 8005190:	0800521b 	.word	0x0800521b
 8005194:	0800521b 	.word	0x0800521b
 8005198:	0800521b 	.word	0x0800521b
 800519c:	0800521b 	.word	0x0800521b
 80051a0:	0800521b 	.word	0x0800521b
 80051a4:	0800521b 	.word	0x0800521b
 80051a8:	0800521b 	.word	0x0800521b
 80051ac:	0800521b 	.word	0x0800521b
 80051b0:	080051c9 	.word	0x080051c9
 80051b4:	080051dd 	.word	0x080051dd
 80051b8:	4a79      	ldr	r2, [pc, #484]	@ (80053a0 <HAL_GPIO_Init+0x2b4>)
 80051ba:	4293      	cmp	r3, r2
 80051bc:	d013      	beq.n	80051e6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80051be:	e02c      	b.n	800521a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80051c0:	683b      	ldr	r3, [r7, #0]
 80051c2:	68db      	ldr	r3, [r3, #12]
 80051c4:	623b      	str	r3, [r7, #32]
          break;
 80051c6:	e029      	b.n	800521c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80051c8:	683b      	ldr	r3, [r7, #0]
 80051ca:	68db      	ldr	r3, [r3, #12]
 80051cc:	3304      	adds	r3, #4
 80051ce:	623b      	str	r3, [r7, #32]
          break;
 80051d0:	e024      	b.n	800521c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80051d2:	683b      	ldr	r3, [r7, #0]
 80051d4:	68db      	ldr	r3, [r3, #12]
 80051d6:	3308      	adds	r3, #8
 80051d8:	623b      	str	r3, [r7, #32]
          break;
 80051da:	e01f      	b.n	800521c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80051dc:	683b      	ldr	r3, [r7, #0]
 80051de:	68db      	ldr	r3, [r3, #12]
 80051e0:	330c      	adds	r3, #12
 80051e2:	623b      	str	r3, [r7, #32]
          break;
 80051e4:	e01a      	b.n	800521c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80051e6:	683b      	ldr	r3, [r7, #0]
 80051e8:	689b      	ldr	r3, [r3, #8]
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d102      	bne.n	80051f4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80051ee:	2304      	movs	r3, #4
 80051f0:	623b      	str	r3, [r7, #32]
          break;
 80051f2:	e013      	b.n	800521c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80051f4:	683b      	ldr	r3, [r7, #0]
 80051f6:	689b      	ldr	r3, [r3, #8]
 80051f8:	2b01      	cmp	r3, #1
 80051fa:	d105      	bne.n	8005208 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80051fc:	2308      	movs	r3, #8
 80051fe:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	69fa      	ldr	r2, [r7, #28]
 8005204:	611a      	str	r2, [r3, #16]
          break;
 8005206:	e009      	b.n	800521c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8005208:	2308      	movs	r3, #8
 800520a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	69fa      	ldr	r2, [r7, #28]
 8005210:	615a      	str	r2, [r3, #20]
          break;
 8005212:	e003      	b.n	800521c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8005214:	2300      	movs	r3, #0
 8005216:	623b      	str	r3, [r7, #32]
          break;
 8005218:	e000      	b.n	800521c <HAL_GPIO_Init+0x130>
          break;
 800521a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800521c:	69bb      	ldr	r3, [r7, #24]
 800521e:	2bff      	cmp	r3, #255	@ 0xff
 8005220:	d801      	bhi.n	8005226 <HAL_GPIO_Init+0x13a>
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	e001      	b.n	800522a <HAL_GPIO_Init+0x13e>
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	3304      	adds	r3, #4
 800522a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800522c:	69bb      	ldr	r3, [r7, #24]
 800522e:	2bff      	cmp	r3, #255	@ 0xff
 8005230:	d802      	bhi.n	8005238 <HAL_GPIO_Init+0x14c>
 8005232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005234:	009b      	lsls	r3, r3, #2
 8005236:	e002      	b.n	800523e <HAL_GPIO_Init+0x152>
 8005238:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800523a:	3b08      	subs	r3, #8
 800523c:	009b      	lsls	r3, r3, #2
 800523e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8005240:	697b      	ldr	r3, [r7, #20]
 8005242:	681a      	ldr	r2, [r3, #0]
 8005244:	210f      	movs	r1, #15
 8005246:	693b      	ldr	r3, [r7, #16]
 8005248:	fa01 f303 	lsl.w	r3, r1, r3
 800524c:	43db      	mvns	r3, r3
 800524e:	401a      	ands	r2, r3
 8005250:	6a39      	ldr	r1, [r7, #32]
 8005252:	693b      	ldr	r3, [r7, #16]
 8005254:	fa01 f303 	lsl.w	r3, r1, r3
 8005258:	431a      	orrs	r2, r3
 800525a:	697b      	ldr	r3, [r7, #20]
 800525c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800525e:	683b      	ldr	r3, [r7, #0]
 8005260:	685b      	ldr	r3, [r3, #4]
 8005262:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005266:	2b00      	cmp	r3, #0
 8005268:	f000 80b1 	beq.w	80053ce <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800526c:	4b4d      	ldr	r3, [pc, #308]	@ (80053a4 <HAL_GPIO_Init+0x2b8>)
 800526e:	699b      	ldr	r3, [r3, #24]
 8005270:	4a4c      	ldr	r2, [pc, #304]	@ (80053a4 <HAL_GPIO_Init+0x2b8>)
 8005272:	f043 0301 	orr.w	r3, r3, #1
 8005276:	6193      	str	r3, [r2, #24]
 8005278:	4b4a      	ldr	r3, [pc, #296]	@ (80053a4 <HAL_GPIO_Init+0x2b8>)
 800527a:	699b      	ldr	r3, [r3, #24]
 800527c:	f003 0301 	and.w	r3, r3, #1
 8005280:	60bb      	str	r3, [r7, #8]
 8005282:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8005284:	4a48      	ldr	r2, [pc, #288]	@ (80053a8 <HAL_GPIO_Init+0x2bc>)
 8005286:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005288:	089b      	lsrs	r3, r3, #2
 800528a:	3302      	adds	r3, #2
 800528c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005290:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8005292:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005294:	f003 0303 	and.w	r3, r3, #3
 8005298:	009b      	lsls	r3, r3, #2
 800529a:	220f      	movs	r2, #15
 800529c:	fa02 f303 	lsl.w	r3, r2, r3
 80052a0:	43db      	mvns	r3, r3
 80052a2:	68fa      	ldr	r2, [r7, #12]
 80052a4:	4013      	ands	r3, r2
 80052a6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	4a40      	ldr	r2, [pc, #256]	@ (80053ac <HAL_GPIO_Init+0x2c0>)
 80052ac:	4293      	cmp	r3, r2
 80052ae:	d013      	beq.n	80052d8 <HAL_GPIO_Init+0x1ec>
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	4a3f      	ldr	r2, [pc, #252]	@ (80053b0 <HAL_GPIO_Init+0x2c4>)
 80052b4:	4293      	cmp	r3, r2
 80052b6:	d00d      	beq.n	80052d4 <HAL_GPIO_Init+0x1e8>
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	4a3e      	ldr	r2, [pc, #248]	@ (80053b4 <HAL_GPIO_Init+0x2c8>)
 80052bc:	4293      	cmp	r3, r2
 80052be:	d007      	beq.n	80052d0 <HAL_GPIO_Init+0x1e4>
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	4a3d      	ldr	r2, [pc, #244]	@ (80053b8 <HAL_GPIO_Init+0x2cc>)
 80052c4:	4293      	cmp	r3, r2
 80052c6:	d101      	bne.n	80052cc <HAL_GPIO_Init+0x1e0>
 80052c8:	2303      	movs	r3, #3
 80052ca:	e006      	b.n	80052da <HAL_GPIO_Init+0x1ee>
 80052cc:	2304      	movs	r3, #4
 80052ce:	e004      	b.n	80052da <HAL_GPIO_Init+0x1ee>
 80052d0:	2302      	movs	r3, #2
 80052d2:	e002      	b.n	80052da <HAL_GPIO_Init+0x1ee>
 80052d4:	2301      	movs	r3, #1
 80052d6:	e000      	b.n	80052da <HAL_GPIO_Init+0x1ee>
 80052d8:	2300      	movs	r3, #0
 80052da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80052dc:	f002 0203 	and.w	r2, r2, #3
 80052e0:	0092      	lsls	r2, r2, #2
 80052e2:	4093      	lsls	r3, r2
 80052e4:	68fa      	ldr	r2, [r7, #12]
 80052e6:	4313      	orrs	r3, r2
 80052e8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80052ea:	492f      	ldr	r1, [pc, #188]	@ (80053a8 <HAL_GPIO_Init+0x2bc>)
 80052ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052ee:	089b      	lsrs	r3, r3, #2
 80052f0:	3302      	adds	r3, #2
 80052f2:	68fa      	ldr	r2, [r7, #12]
 80052f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80052f8:	683b      	ldr	r3, [r7, #0]
 80052fa:	685b      	ldr	r3, [r3, #4]
 80052fc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005300:	2b00      	cmp	r3, #0
 8005302:	d006      	beq.n	8005312 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8005304:	4b2d      	ldr	r3, [pc, #180]	@ (80053bc <HAL_GPIO_Init+0x2d0>)
 8005306:	689a      	ldr	r2, [r3, #8]
 8005308:	492c      	ldr	r1, [pc, #176]	@ (80053bc <HAL_GPIO_Init+0x2d0>)
 800530a:	69bb      	ldr	r3, [r7, #24]
 800530c:	4313      	orrs	r3, r2
 800530e:	608b      	str	r3, [r1, #8]
 8005310:	e006      	b.n	8005320 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8005312:	4b2a      	ldr	r3, [pc, #168]	@ (80053bc <HAL_GPIO_Init+0x2d0>)
 8005314:	689a      	ldr	r2, [r3, #8]
 8005316:	69bb      	ldr	r3, [r7, #24]
 8005318:	43db      	mvns	r3, r3
 800531a:	4928      	ldr	r1, [pc, #160]	@ (80053bc <HAL_GPIO_Init+0x2d0>)
 800531c:	4013      	ands	r3, r2
 800531e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005320:	683b      	ldr	r3, [r7, #0]
 8005322:	685b      	ldr	r3, [r3, #4]
 8005324:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005328:	2b00      	cmp	r3, #0
 800532a:	d006      	beq.n	800533a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800532c:	4b23      	ldr	r3, [pc, #140]	@ (80053bc <HAL_GPIO_Init+0x2d0>)
 800532e:	68da      	ldr	r2, [r3, #12]
 8005330:	4922      	ldr	r1, [pc, #136]	@ (80053bc <HAL_GPIO_Init+0x2d0>)
 8005332:	69bb      	ldr	r3, [r7, #24]
 8005334:	4313      	orrs	r3, r2
 8005336:	60cb      	str	r3, [r1, #12]
 8005338:	e006      	b.n	8005348 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800533a:	4b20      	ldr	r3, [pc, #128]	@ (80053bc <HAL_GPIO_Init+0x2d0>)
 800533c:	68da      	ldr	r2, [r3, #12]
 800533e:	69bb      	ldr	r3, [r7, #24]
 8005340:	43db      	mvns	r3, r3
 8005342:	491e      	ldr	r1, [pc, #120]	@ (80053bc <HAL_GPIO_Init+0x2d0>)
 8005344:	4013      	ands	r3, r2
 8005346:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005348:	683b      	ldr	r3, [r7, #0]
 800534a:	685b      	ldr	r3, [r3, #4]
 800534c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005350:	2b00      	cmp	r3, #0
 8005352:	d006      	beq.n	8005362 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8005354:	4b19      	ldr	r3, [pc, #100]	@ (80053bc <HAL_GPIO_Init+0x2d0>)
 8005356:	685a      	ldr	r2, [r3, #4]
 8005358:	4918      	ldr	r1, [pc, #96]	@ (80053bc <HAL_GPIO_Init+0x2d0>)
 800535a:	69bb      	ldr	r3, [r7, #24]
 800535c:	4313      	orrs	r3, r2
 800535e:	604b      	str	r3, [r1, #4]
 8005360:	e006      	b.n	8005370 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8005362:	4b16      	ldr	r3, [pc, #88]	@ (80053bc <HAL_GPIO_Init+0x2d0>)
 8005364:	685a      	ldr	r2, [r3, #4]
 8005366:	69bb      	ldr	r3, [r7, #24]
 8005368:	43db      	mvns	r3, r3
 800536a:	4914      	ldr	r1, [pc, #80]	@ (80053bc <HAL_GPIO_Init+0x2d0>)
 800536c:	4013      	ands	r3, r2
 800536e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005370:	683b      	ldr	r3, [r7, #0]
 8005372:	685b      	ldr	r3, [r3, #4]
 8005374:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005378:	2b00      	cmp	r3, #0
 800537a:	d021      	beq.n	80053c0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800537c:	4b0f      	ldr	r3, [pc, #60]	@ (80053bc <HAL_GPIO_Init+0x2d0>)
 800537e:	681a      	ldr	r2, [r3, #0]
 8005380:	490e      	ldr	r1, [pc, #56]	@ (80053bc <HAL_GPIO_Init+0x2d0>)
 8005382:	69bb      	ldr	r3, [r7, #24]
 8005384:	4313      	orrs	r3, r2
 8005386:	600b      	str	r3, [r1, #0]
 8005388:	e021      	b.n	80053ce <HAL_GPIO_Init+0x2e2>
 800538a:	bf00      	nop
 800538c:	10320000 	.word	0x10320000
 8005390:	10310000 	.word	0x10310000
 8005394:	10220000 	.word	0x10220000
 8005398:	10210000 	.word	0x10210000
 800539c:	10120000 	.word	0x10120000
 80053a0:	10110000 	.word	0x10110000
 80053a4:	40021000 	.word	0x40021000
 80053a8:	40010000 	.word	0x40010000
 80053ac:	40010800 	.word	0x40010800
 80053b0:	40010c00 	.word	0x40010c00
 80053b4:	40011000 	.word	0x40011000
 80053b8:	40011400 	.word	0x40011400
 80053bc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80053c0:	4b0b      	ldr	r3, [pc, #44]	@ (80053f0 <HAL_GPIO_Init+0x304>)
 80053c2:	681a      	ldr	r2, [r3, #0]
 80053c4:	69bb      	ldr	r3, [r7, #24]
 80053c6:	43db      	mvns	r3, r3
 80053c8:	4909      	ldr	r1, [pc, #36]	@ (80053f0 <HAL_GPIO_Init+0x304>)
 80053ca:	4013      	ands	r3, r2
 80053cc:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80053ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053d0:	3301      	adds	r3, #1
 80053d2:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80053d4:	683b      	ldr	r3, [r7, #0]
 80053d6:	681a      	ldr	r2, [r3, #0]
 80053d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053da:	fa22 f303 	lsr.w	r3, r2, r3
 80053de:	2b00      	cmp	r3, #0
 80053e0:	f47f ae8e 	bne.w	8005100 <HAL_GPIO_Init+0x14>
  }
}
 80053e4:	bf00      	nop
 80053e6:	bf00      	nop
 80053e8:	372c      	adds	r7, #44	@ 0x2c
 80053ea:	46bd      	mov	sp, r7
 80053ec:	bc80      	pop	{r7}
 80053ee:	4770      	bx	lr
 80053f0:	40010400 	.word	0x40010400

080053f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80053f4:	b480      	push	{r7}
 80053f6:	b083      	sub	sp, #12
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	6078      	str	r0, [r7, #4]
 80053fc:	460b      	mov	r3, r1
 80053fe:	807b      	strh	r3, [r7, #2]
 8005400:	4613      	mov	r3, r2
 8005402:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005404:	787b      	ldrb	r3, [r7, #1]
 8005406:	2b00      	cmp	r3, #0
 8005408:	d003      	beq.n	8005412 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800540a:	887a      	ldrh	r2, [r7, #2]
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8005410:	e003      	b.n	800541a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8005412:	887b      	ldrh	r3, [r7, #2]
 8005414:	041a      	lsls	r2, r3, #16
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	611a      	str	r2, [r3, #16]
}
 800541a:	bf00      	nop
 800541c:	370c      	adds	r7, #12
 800541e:	46bd      	mov	sp, r7
 8005420:	bc80      	pop	{r7}
 8005422:	4770      	bx	lr

08005424 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005424:	b580      	push	{r7, lr}
 8005426:	b084      	sub	sp, #16
 8005428:	af00      	add	r7, sp, #0
 800542a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2b00      	cmp	r3, #0
 8005430:	d101      	bne.n	8005436 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005432:	2301      	movs	r3, #1
 8005434:	e12b      	b.n	800568e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800543c:	b2db      	uxtb	r3, r3
 800543e:	2b00      	cmp	r3, #0
 8005440:	d106      	bne.n	8005450 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	2200      	movs	r2, #0
 8005446:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800544a:	6878      	ldr	r0, [r7, #4]
 800544c:	f001 fdf2 	bl	8007034 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2224      	movs	r2, #36	@ 0x24
 8005454:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	681a      	ldr	r2, [r3, #0]
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f022 0201 	bic.w	r2, r2, #1
 8005466:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	681a      	ldr	r2, [r3, #0]
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005476:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	681a      	ldr	r2, [r3, #0]
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005486:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005488:	f000 fcda 	bl	8005e40 <HAL_RCC_GetPCLK1Freq>
 800548c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	685b      	ldr	r3, [r3, #4]
 8005492:	4a81      	ldr	r2, [pc, #516]	@ (8005698 <HAL_I2C_Init+0x274>)
 8005494:	4293      	cmp	r3, r2
 8005496:	d807      	bhi.n	80054a8 <HAL_I2C_Init+0x84>
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	4a80      	ldr	r2, [pc, #512]	@ (800569c <HAL_I2C_Init+0x278>)
 800549c:	4293      	cmp	r3, r2
 800549e:	bf94      	ite	ls
 80054a0:	2301      	movls	r3, #1
 80054a2:	2300      	movhi	r3, #0
 80054a4:	b2db      	uxtb	r3, r3
 80054a6:	e006      	b.n	80054b6 <HAL_I2C_Init+0x92>
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	4a7d      	ldr	r2, [pc, #500]	@ (80056a0 <HAL_I2C_Init+0x27c>)
 80054ac:	4293      	cmp	r3, r2
 80054ae:	bf94      	ite	ls
 80054b0:	2301      	movls	r3, #1
 80054b2:	2300      	movhi	r3, #0
 80054b4:	b2db      	uxtb	r3, r3
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d001      	beq.n	80054be <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80054ba:	2301      	movs	r3, #1
 80054bc:	e0e7      	b.n	800568e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	4a78      	ldr	r2, [pc, #480]	@ (80056a4 <HAL_I2C_Init+0x280>)
 80054c2:	fba2 2303 	umull	r2, r3, r2, r3
 80054c6:	0c9b      	lsrs	r3, r3, #18
 80054c8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	685b      	ldr	r3, [r3, #4]
 80054d0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	68ba      	ldr	r2, [r7, #8]
 80054da:	430a      	orrs	r2, r1
 80054dc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	6a1b      	ldr	r3, [r3, #32]
 80054e4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	685b      	ldr	r3, [r3, #4]
 80054ec:	4a6a      	ldr	r2, [pc, #424]	@ (8005698 <HAL_I2C_Init+0x274>)
 80054ee:	4293      	cmp	r3, r2
 80054f0:	d802      	bhi.n	80054f8 <HAL_I2C_Init+0xd4>
 80054f2:	68bb      	ldr	r3, [r7, #8]
 80054f4:	3301      	adds	r3, #1
 80054f6:	e009      	b.n	800550c <HAL_I2C_Init+0xe8>
 80054f8:	68bb      	ldr	r3, [r7, #8]
 80054fa:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80054fe:	fb02 f303 	mul.w	r3, r2, r3
 8005502:	4a69      	ldr	r2, [pc, #420]	@ (80056a8 <HAL_I2C_Init+0x284>)
 8005504:	fba2 2303 	umull	r2, r3, r2, r3
 8005508:	099b      	lsrs	r3, r3, #6
 800550a:	3301      	adds	r3, #1
 800550c:	687a      	ldr	r2, [r7, #4]
 800550e:	6812      	ldr	r2, [r2, #0]
 8005510:	430b      	orrs	r3, r1
 8005512:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	69db      	ldr	r3, [r3, #28]
 800551a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800551e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	685b      	ldr	r3, [r3, #4]
 8005526:	495c      	ldr	r1, [pc, #368]	@ (8005698 <HAL_I2C_Init+0x274>)
 8005528:	428b      	cmp	r3, r1
 800552a:	d819      	bhi.n	8005560 <HAL_I2C_Init+0x13c>
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	1e59      	subs	r1, r3, #1
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	685b      	ldr	r3, [r3, #4]
 8005534:	005b      	lsls	r3, r3, #1
 8005536:	fbb1 f3f3 	udiv	r3, r1, r3
 800553a:	1c59      	adds	r1, r3, #1
 800553c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8005540:	400b      	ands	r3, r1
 8005542:	2b00      	cmp	r3, #0
 8005544:	d00a      	beq.n	800555c <HAL_I2C_Init+0x138>
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	1e59      	subs	r1, r3, #1
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	685b      	ldr	r3, [r3, #4]
 800554e:	005b      	lsls	r3, r3, #1
 8005550:	fbb1 f3f3 	udiv	r3, r1, r3
 8005554:	3301      	adds	r3, #1
 8005556:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800555a:	e051      	b.n	8005600 <HAL_I2C_Init+0x1dc>
 800555c:	2304      	movs	r3, #4
 800555e:	e04f      	b.n	8005600 <HAL_I2C_Init+0x1dc>
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	689b      	ldr	r3, [r3, #8]
 8005564:	2b00      	cmp	r3, #0
 8005566:	d111      	bne.n	800558c <HAL_I2C_Init+0x168>
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	1e58      	subs	r0, r3, #1
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	6859      	ldr	r1, [r3, #4]
 8005570:	460b      	mov	r3, r1
 8005572:	005b      	lsls	r3, r3, #1
 8005574:	440b      	add	r3, r1
 8005576:	fbb0 f3f3 	udiv	r3, r0, r3
 800557a:	3301      	adds	r3, #1
 800557c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005580:	2b00      	cmp	r3, #0
 8005582:	bf0c      	ite	eq
 8005584:	2301      	moveq	r3, #1
 8005586:	2300      	movne	r3, #0
 8005588:	b2db      	uxtb	r3, r3
 800558a:	e012      	b.n	80055b2 <HAL_I2C_Init+0x18e>
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	1e58      	subs	r0, r3, #1
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	6859      	ldr	r1, [r3, #4]
 8005594:	460b      	mov	r3, r1
 8005596:	009b      	lsls	r3, r3, #2
 8005598:	440b      	add	r3, r1
 800559a:	0099      	lsls	r1, r3, #2
 800559c:	440b      	add	r3, r1
 800559e:	fbb0 f3f3 	udiv	r3, r0, r3
 80055a2:	3301      	adds	r3, #1
 80055a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	bf0c      	ite	eq
 80055ac:	2301      	moveq	r3, #1
 80055ae:	2300      	movne	r3, #0
 80055b0:	b2db      	uxtb	r3, r3
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d001      	beq.n	80055ba <HAL_I2C_Init+0x196>
 80055b6:	2301      	movs	r3, #1
 80055b8:	e022      	b.n	8005600 <HAL_I2C_Init+0x1dc>
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	689b      	ldr	r3, [r3, #8]
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d10e      	bne.n	80055e0 <HAL_I2C_Init+0x1bc>
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	1e58      	subs	r0, r3, #1
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	6859      	ldr	r1, [r3, #4]
 80055ca:	460b      	mov	r3, r1
 80055cc:	005b      	lsls	r3, r3, #1
 80055ce:	440b      	add	r3, r1
 80055d0:	fbb0 f3f3 	udiv	r3, r0, r3
 80055d4:	3301      	adds	r3, #1
 80055d6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80055da:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80055de:	e00f      	b.n	8005600 <HAL_I2C_Init+0x1dc>
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	1e58      	subs	r0, r3, #1
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	6859      	ldr	r1, [r3, #4]
 80055e8:	460b      	mov	r3, r1
 80055ea:	009b      	lsls	r3, r3, #2
 80055ec:	440b      	add	r3, r1
 80055ee:	0099      	lsls	r1, r3, #2
 80055f0:	440b      	add	r3, r1
 80055f2:	fbb0 f3f3 	udiv	r3, r0, r3
 80055f6:	3301      	adds	r3, #1
 80055f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80055fc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005600:	6879      	ldr	r1, [r7, #4]
 8005602:	6809      	ldr	r1, [r1, #0]
 8005604:	4313      	orrs	r3, r2
 8005606:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	69da      	ldr	r2, [r3, #28]
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	6a1b      	ldr	r3, [r3, #32]
 800561a:	431a      	orrs	r2, r3
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	430a      	orrs	r2, r1
 8005622:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	689b      	ldr	r3, [r3, #8]
 800562a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800562e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8005632:	687a      	ldr	r2, [r7, #4]
 8005634:	6911      	ldr	r1, [r2, #16]
 8005636:	687a      	ldr	r2, [r7, #4]
 8005638:	68d2      	ldr	r2, [r2, #12]
 800563a:	4311      	orrs	r1, r2
 800563c:	687a      	ldr	r2, [r7, #4]
 800563e:	6812      	ldr	r2, [r2, #0]
 8005640:	430b      	orrs	r3, r1
 8005642:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	68db      	ldr	r3, [r3, #12]
 800564a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	695a      	ldr	r2, [r3, #20]
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	699b      	ldr	r3, [r3, #24]
 8005656:	431a      	orrs	r2, r3
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	430a      	orrs	r2, r1
 800565e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	681a      	ldr	r2, [r3, #0]
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	f042 0201 	orr.w	r2, r2, #1
 800566e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	2200      	movs	r2, #0
 8005674:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	2220      	movs	r2, #32
 800567a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	2200      	movs	r2, #0
 8005682:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2200      	movs	r2, #0
 8005688:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800568c:	2300      	movs	r3, #0
}
 800568e:	4618      	mov	r0, r3
 8005690:	3710      	adds	r7, #16
 8005692:	46bd      	mov	sp, r7
 8005694:	bd80      	pop	{r7, pc}
 8005696:	bf00      	nop
 8005698:	000186a0 	.word	0x000186a0
 800569c:	001e847f 	.word	0x001e847f
 80056a0:	003d08ff 	.word	0x003d08ff
 80056a4:	431bde83 	.word	0x431bde83
 80056a8:	10624dd3 	.word	0x10624dd3

080056ac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80056ac:	b580      	push	{r7, lr}
 80056ae:	b086      	sub	sp, #24
 80056b0:	af00      	add	r7, sp, #0
 80056b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d101      	bne.n	80056be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80056ba:	2301      	movs	r3, #1
 80056bc:	e272      	b.n	8005ba4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	f003 0301 	and.w	r3, r3, #1
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	f000 8087 	beq.w	80057da <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80056cc:	4b92      	ldr	r3, [pc, #584]	@ (8005918 <HAL_RCC_OscConfig+0x26c>)
 80056ce:	685b      	ldr	r3, [r3, #4]
 80056d0:	f003 030c 	and.w	r3, r3, #12
 80056d4:	2b04      	cmp	r3, #4
 80056d6:	d00c      	beq.n	80056f2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80056d8:	4b8f      	ldr	r3, [pc, #572]	@ (8005918 <HAL_RCC_OscConfig+0x26c>)
 80056da:	685b      	ldr	r3, [r3, #4]
 80056dc:	f003 030c 	and.w	r3, r3, #12
 80056e0:	2b08      	cmp	r3, #8
 80056e2:	d112      	bne.n	800570a <HAL_RCC_OscConfig+0x5e>
 80056e4:	4b8c      	ldr	r3, [pc, #560]	@ (8005918 <HAL_RCC_OscConfig+0x26c>)
 80056e6:	685b      	ldr	r3, [r3, #4]
 80056e8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80056ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80056f0:	d10b      	bne.n	800570a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80056f2:	4b89      	ldr	r3, [pc, #548]	@ (8005918 <HAL_RCC_OscConfig+0x26c>)
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d06c      	beq.n	80057d8 <HAL_RCC_OscConfig+0x12c>
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	685b      	ldr	r3, [r3, #4]
 8005702:	2b00      	cmp	r3, #0
 8005704:	d168      	bne.n	80057d8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8005706:	2301      	movs	r3, #1
 8005708:	e24c      	b.n	8005ba4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	685b      	ldr	r3, [r3, #4]
 800570e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005712:	d106      	bne.n	8005722 <HAL_RCC_OscConfig+0x76>
 8005714:	4b80      	ldr	r3, [pc, #512]	@ (8005918 <HAL_RCC_OscConfig+0x26c>)
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	4a7f      	ldr	r2, [pc, #508]	@ (8005918 <HAL_RCC_OscConfig+0x26c>)
 800571a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800571e:	6013      	str	r3, [r2, #0]
 8005720:	e02e      	b.n	8005780 <HAL_RCC_OscConfig+0xd4>
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	685b      	ldr	r3, [r3, #4]
 8005726:	2b00      	cmp	r3, #0
 8005728:	d10c      	bne.n	8005744 <HAL_RCC_OscConfig+0x98>
 800572a:	4b7b      	ldr	r3, [pc, #492]	@ (8005918 <HAL_RCC_OscConfig+0x26c>)
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	4a7a      	ldr	r2, [pc, #488]	@ (8005918 <HAL_RCC_OscConfig+0x26c>)
 8005730:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005734:	6013      	str	r3, [r2, #0]
 8005736:	4b78      	ldr	r3, [pc, #480]	@ (8005918 <HAL_RCC_OscConfig+0x26c>)
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	4a77      	ldr	r2, [pc, #476]	@ (8005918 <HAL_RCC_OscConfig+0x26c>)
 800573c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005740:	6013      	str	r3, [r2, #0]
 8005742:	e01d      	b.n	8005780 <HAL_RCC_OscConfig+0xd4>
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	685b      	ldr	r3, [r3, #4]
 8005748:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800574c:	d10c      	bne.n	8005768 <HAL_RCC_OscConfig+0xbc>
 800574e:	4b72      	ldr	r3, [pc, #456]	@ (8005918 <HAL_RCC_OscConfig+0x26c>)
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	4a71      	ldr	r2, [pc, #452]	@ (8005918 <HAL_RCC_OscConfig+0x26c>)
 8005754:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005758:	6013      	str	r3, [r2, #0]
 800575a:	4b6f      	ldr	r3, [pc, #444]	@ (8005918 <HAL_RCC_OscConfig+0x26c>)
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	4a6e      	ldr	r2, [pc, #440]	@ (8005918 <HAL_RCC_OscConfig+0x26c>)
 8005760:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005764:	6013      	str	r3, [r2, #0]
 8005766:	e00b      	b.n	8005780 <HAL_RCC_OscConfig+0xd4>
 8005768:	4b6b      	ldr	r3, [pc, #428]	@ (8005918 <HAL_RCC_OscConfig+0x26c>)
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	4a6a      	ldr	r2, [pc, #424]	@ (8005918 <HAL_RCC_OscConfig+0x26c>)
 800576e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005772:	6013      	str	r3, [r2, #0]
 8005774:	4b68      	ldr	r3, [pc, #416]	@ (8005918 <HAL_RCC_OscConfig+0x26c>)
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	4a67      	ldr	r2, [pc, #412]	@ (8005918 <HAL_RCC_OscConfig+0x26c>)
 800577a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800577e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	685b      	ldr	r3, [r3, #4]
 8005784:	2b00      	cmp	r3, #0
 8005786:	d013      	beq.n	80057b0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005788:	f7ff fbc6 	bl	8004f18 <HAL_GetTick>
 800578c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800578e:	e008      	b.n	80057a2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005790:	f7ff fbc2 	bl	8004f18 <HAL_GetTick>
 8005794:	4602      	mov	r2, r0
 8005796:	693b      	ldr	r3, [r7, #16]
 8005798:	1ad3      	subs	r3, r2, r3
 800579a:	2b64      	cmp	r3, #100	@ 0x64
 800579c:	d901      	bls.n	80057a2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800579e:	2303      	movs	r3, #3
 80057a0:	e200      	b.n	8005ba4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80057a2:	4b5d      	ldr	r3, [pc, #372]	@ (8005918 <HAL_RCC_OscConfig+0x26c>)
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d0f0      	beq.n	8005790 <HAL_RCC_OscConfig+0xe4>
 80057ae:	e014      	b.n	80057da <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057b0:	f7ff fbb2 	bl	8004f18 <HAL_GetTick>
 80057b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80057b6:	e008      	b.n	80057ca <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80057b8:	f7ff fbae 	bl	8004f18 <HAL_GetTick>
 80057bc:	4602      	mov	r2, r0
 80057be:	693b      	ldr	r3, [r7, #16]
 80057c0:	1ad3      	subs	r3, r2, r3
 80057c2:	2b64      	cmp	r3, #100	@ 0x64
 80057c4:	d901      	bls.n	80057ca <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80057c6:	2303      	movs	r3, #3
 80057c8:	e1ec      	b.n	8005ba4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80057ca:	4b53      	ldr	r3, [pc, #332]	@ (8005918 <HAL_RCC_OscConfig+0x26c>)
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d1f0      	bne.n	80057b8 <HAL_RCC_OscConfig+0x10c>
 80057d6:	e000      	b.n	80057da <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80057d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	f003 0302 	and.w	r3, r3, #2
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d063      	beq.n	80058ae <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80057e6:	4b4c      	ldr	r3, [pc, #304]	@ (8005918 <HAL_RCC_OscConfig+0x26c>)
 80057e8:	685b      	ldr	r3, [r3, #4]
 80057ea:	f003 030c 	and.w	r3, r3, #12
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d00b      	beq.n	800580a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80057f2:	4b49      	ldr	r3, [pc, #292]	@ (8005918 <HAL_RCC_OscConfig+0x26c>)
 80057f4:	685b      	ldr	r3, [r3, #4]
 80057f6:	f003 030c 	and.w	r3, r3, #12
 80057fa:	2b08      	cmp	r3, #8
 80057fc:	d11c      	bne.n	8005838 <HAL_RCC_OscConfig+0x18c>
 80057fe:	4b46      	ldr	r3, [pc, #280]	@ (8005918 <HAL_RCC_OscConfig+0x26c>)
 8005800:	685b      	ldr	r3, [r3, #4]
 8005802:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005806:	2b00      	cmp	r3, #0
 8005808:	d116      	bne.n	8005838 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800580a:	4b43      	ldr	r3, [pc, #268]	@ (8005918 <HAL_RCC_OscConfig+0x26c>)
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	f003 0302 	and.w	r3, r3, #2
 8005812:	2b00      	cmp	r3, #0
 8005814:	d005      	beq.n	8005822 <HAL_RCC_OscConfig+0x176>
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	691b      	ldr	r3, [r3, #16]
 800581a:	2b01      	cmp	r3, #1
 800581c:	d001      	beq.n	8005822 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800581e:	2301      	movs	r3, #1
 8005820:	e1c0      	b.n	8005ba4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005822:	4b3d      	ldr	r3, [pc, #244]	@ (8005918 <HAL_RCC_OscConfig+0x26c>)
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	695b      	ldr	r3, [r3, #20]
 800582e:	00db      	lsls	r3, r3, #3
 8005830:	4939      	ldr	r1, [pc, #228]	@ (8005918 <HAL_RCC_OscConfig+0x26c>)
 8005832:	4313      	orrs	r3, r2
 8005834:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005836:	e03a      	b.n	80058ae <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	691b      	ldr	r3, [r3, #16]
 800583c:	2b00      	cmp	r3, #0
 800583e:	d020      	beq.n	8005882 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005840:	4b36      	ldr	r3, [pc, #216]	@ (800591c <HAL_RCC_OscConfig+0x270>)
 8005842:	2201      	movs	r2, #1
 8005844:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005846:	f7ff fb67 	bl	8004f18 <HAL_GetTick>
 800584a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800584c:	e008      	b.n	8005860 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800584e:	f7ff fb63 	bl	8004f18 <HAL_GetTick>
 8005852:	4602      	mov	r2, r0
 8005854:	693b      	ldr	r3, [r7, #16]
 8005856:	1ad3      	subs	r3, r2, r3
 8005858:	2b02      	cmp	r3, #2
 800585a:	d901      	bls.n	8005860 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800585c:	2303      	movs	r3, #3
 800585e:	e1a1      	b.n	8005ba4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005860:	4b2d      	ldr	r3, [pc, #180]	@ (8005918 <HAL_RCC_OscConfig+0x26c>)
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	f003 0302 	and.w	r3, r3, #2
 8005868:	2b00      	cmp	r3, #0
 800586a:	d0f0      	beq.n	800584e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800586c:	4b2a      	ldr	r3, [pc, #168]	@ (8005918 <HAL_RCC_OscConfig+0x26c>)
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	695b      	ldr	r3, [r3, #20]
 8005878:	00db      	lsls	r3, r3, #3
 800587a:	4927      	ldr	r1, [pc, #156]	@ (8005918 <HAL_RCC_OscConfig+0x26c>)
 800587c:	4313      	orrs	r3, r2
 800587e:	600b      	str	r3, [r1, #0]
 8005880:	e015      	b.n	80058ae <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005882:	4b26      	ldr	r3, [pc, #152]	@ (800591c <HAL_RCC_OscConfig+0x270>)
 8005884:	2200      	movs	r2, #0
 8005886:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005888:	f7ff fb46 	bl	8004f18 <HAL_GetTick>
 800588c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800588e:	e008      	b.n	80058a2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005890:	f7ff fb42 	bl	8004f18 <HAL_GetTick>
 8005894:	4602      	mov	r2, r0
 8005896:	693b      	ldr	r3, [r7, #16]
 8005898:	1ad3      	subs	r3, r2, r3
 800589a:	2b02      	cmp	r3, #2
 800589c:	d901      	bls.n	80058a2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800589e:	2303      	movs	r3, #3
 80058a0:	e180      	b.n	8005ba4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80058a2:	4b1d      	ldr	r3, [pc, #116]	@ (8005918 <HAL_RCC_OscConfig+0x26c>)
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	f003 0302 	and.w	r3, r3, #2
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d1f0      	bne.n	8005890 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	f003 0308 	and.w	r3, r3, #8
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d03a      	beq.n	8005930 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	699b      	ldr	r3, [r3, #24]
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d019      	beq.n	80058f6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80058c2:	4b17      	ldr	r3, [pc, #92]	@ (8005920 <HAL_RCC_OscConfig+0x274>)
 80058c4:	2201      	movs	r2, #1
 80058c6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80058c8:	f7ff fb26 	bl	8004f18 <HAL_GetTick>
 80058cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80058ce:	e008      	b.n	80058e2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80058d0:	f7ff fb22 	bl	8004f18 <HAL_GetTick>
 80058d4:	4602      	mov	r2, r0
 80058d6:	693b      	ldr	r3, [r7, #16]
 80058d8:	1ad3      	subs	r3, r2, r3
 80058da:	2b02      	cmp	r3, #2
 80058dc:	d901      	bls.n	80058e2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80058de:	2303      	movs	r3, #3
 80058e0:	e160      	b.n	8005ba4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80058e2:	4b0d      	ldr	r3, [pc, #52]	@ (8005918 <HAL_RCC_OscConfig+0x26c>)
 80058e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058e6:	f003 0302 	and.w	r3, r3, #2
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d0f0      	beq.n	80058d0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80058ee:	2001      	movs	r0, #1
 80058f0:	f000 fafe 	bl	8005ef0 <RCC_Delay>
 80058f4:	e01c      	b.n	8005930 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80058f6:	4b0a      	ldr	r3, [pc, #40]	@ (8005920 <HAL_RCC_OscConfig+0x274>)
 80058f8:	2200      	movs	r2, #0
 80058fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80058fc:	f7ff fb0c 	bl	8004f18 <HAL_GetTick>
 8005900:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005902:	e00f      	b.n	8005924 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005904:	f7ff fb08 	bl	8004f18 <HAL_GetTick>
 8005908:	4602      	mov	r2, r0
 800590a:	693b      	ldr	r3, [r7, #16]
 800590c:	1ad3      	subs	r3, r2, r3
 800590e:	2b02      	cmp	r3, #2
 8005910:	d908      	bls.n	8005924 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8005912:	2303      	movs	r3, #3
 8005914:	e146      	b.n	8005ba4 <HAL_RCC_OscConfig+0x4f8>
 8005916:	bf00      	nop
 8005918:	40021000 	.word	0x40021000
 800591c:	42420000 	.word	0x42420000
 8005920:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005924:	4b92      	ldr	r3, [pc, #584]	@ (8005b70 <HAL_RCC_OscConfig+0x4c4>)
 8005926:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005928:	f003 0302 	and.w	r3, r3, #2
 800592c:	2b00      	cmp	r3, #0
 800592e:	d1e9      	bne.n	8005904 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f003 0304 	and.w	r3, r3, #4
 8005938:	2b00      	cmp	r3, #0
 800593a:	f000 80a6 	beq.w	8005a8a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800593e:	2300      	movs	r3, #0
 8005940:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005942:	4b8b      	ldr	r3, [pc, #556]	@ (8005b70 <HAL_RCC_OscConfig+0x4c4>)
 8005944:	69db      	ldr	r3, [r3, #28]
 8005946:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800594a:	2b00      	cmp	r3, #0
 800594c:	d10d      	bne.n	800596a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800594e:	4b88      	ldr	r3, [pc, #544]	@ (8005b70 <HAL_RCC_OscConfig+0x4c4>)
 8005950:	69db      	ldr	r3, [r3, #28]
 8005952:	4a87      	ldr	r2, [pc, #540]	@ (8005b70 <HAL_RCC_OscConfig+0x4c4>)
 8005954:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005958:	61d3      	str	r3, [r2, #28]
 800595a:	4b85      	ldr	r3, [pc, #532]	@ (8005b70 <HAL_RCC_OscConfig+0x4c4>)
 800595c:	69db      	ldr	r3, [r3, #28]
 800595e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005962:	60bb      	str	r3, [r7, #8]
 8005964:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005966:	2301      	movs	r3, #1
 8005968:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800596a:	4b82      	ldr	r3, [pc, #520]	@ (8005b74 <HAL_RCC_OscConfig+0x4c8>)
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005972:	2b00      	cmp	r3, #0
 8005974:	d118      	bne.n	80059a8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005976:	4b7f      	ldr	r3, [pc, #508]	@ (8005b74 <HAL_RCC_OscConfig+0x4c8>)
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	4a7e      	ldr	r2, [pc, #504]	@ (8005b74 <HAL_RCC_OscConfig+0x4c8>)
 800597c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005980:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005982:	f7ff fac9 	bl	8004f18 <HAL_GetTick>
 8005986:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005988:	e008      	b.n	800599c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800598a:	f7ff fac5 	bl	8004f18 <HAL_GetTick>
 800598e:	4602      	mov	r2, r0
 8005990:	693b      	ldr	r3, [r7, #16]
 8005992:	1ad3      	subs	r3, r2, r3
 8005994:	2b64      	cmp	r3, #100	@ 0x64
 8005996:	d901      	bls.n	800599c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8005998:	2303      	movs	r3, #3
 800599a:	e103      	b.n	8005ba4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800599c:	4b75      	ldr	r3, [pc, #468]	@ (8005b74 <HAL_RCC_OscConfig+0x4c8>)
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d0f0      	beq.n	800598a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	68db      	ldr	r3, [r3, #12]
 80059ac:	2b01      	cmp	r3, #1
 80059ae:	d106      	bne.n	80059be <HAL_RCC_OscConfig+0x312>
 80059b0:	4b6f      	ldr	r3, [pc, #444]	@ (8005b70 <HAL_RCC_OscConfig+0x4c4>)
 80059b2:	6a1b      	ldr	r3, [r3, #32]
 80059b4:	4a6e      	ldr	r2, [pc, #440]	@ (8005b70 <HAL_RCC_OscConfig+0x4c4>)
 80059b6:	f043 0301 	orr.w	r3, r3, #1
 80059ba:	6213      	str	r3, [r2, #32]
 80059bc:	e02d      	b.n	8005a1a <HAL_RCC_OscConfig+0x36e>
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	68db      	ldr	r3, [r3, #12]
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d10c      	bne.n	80059e0 <HAL_RCC_OscConfig+0x334>
 80059c6:	4b6a      	ldr	r3, [pc, #424]	@ (8005b70 <HAL_RCC_OscConfig+0x4c4>)
 80059c8:	6a1b      	ldr	r3, [r3, #32]
 80059ca:	4a69      	ldr	r2, [pc, #420]	@ (8005b70 <HAL_RCC_OscConfig+0x4c4>)
 80059cc:	f023 0301 	bic.w	r3, r3, #1
 80059d0:	6213      	str	r3, [r2, #32]
 80059d2:	4b67      	ldr	r3, [pc, #412]	@ (8005b70 <HAL_RCC_OscConfig+0x4c4>)
 80059d4:	6a1b      	ldr	r3, [r3, #32]
 80059d6:	4a66      	ldr	r2, [pc, #408]	@ (8005b70 <HAL_RCC_OscConfig+0x4c4>)
 80059d8:	f023 0304 	bic.w	r3, r3, #4
 80059dc:	6213      	str	r3, [r2, #32]
 80059de:	e01c      	b.n	8005a1a <HAL_RCC_OscConfig+0x36e>
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	68db      	ldr	r3, [r3, #12]
 80059e4:	2b05      	cmp	r3, #5
 80059e6:	d10c      	bne.n	8005a02 <HAL_RCC_OscConfig+0x356>
 80059e8:	4b61      	ldr	r3, [pc, #388]	@ (8005b70 <HAL_RCC_OscConfig+0x4c4>)
 80059ea:	6a1b      	ldr	r3, [r3, #32]
 80059ec:	4a60      	ldr	r2, [pc, #384]	@ (8005b70 <HAL_RCC_OscConfig+0x4c4>)
 80059ee:	f043 0304 	orr.w	r3, r3, #4
 80059f2:	6213      	str	r3, [r2, #32]
 80059f4:	4b5e      	ldr	r3, [pc, #376]	@ (8005b70 <HAL_RCC_OscConfig+0x4c4>)
 80059f6:	6a1b      	ldr	r3, [r3, #32]
 80059f8:	4a5d      	ldr	r2, [pc, #372]	@ (8005b70 <HAL_RCC_OscConfig+0x4c4>)
 80059fa:	f043 0301 	orr.w	r3, r3, #1
 80059fe:	6213      	str	r3, [r2, #32]
 8005a00:	e00b      	b.n	8005a1a <HAL_RCC_OscConfig+0x36e>
 8005a02:	4b5b      	ldr	r3, [pc, #364]	@ (8005b70 <HAL_RCC_OscConfig+0x4c4>)
 8005a04:	6a1b      	ldr	r3, [r3, #32]
 8005a06:	4a5a      	ldr	r2, [pc, #360]	@ (8005b70 <HAL_RCC_OscConfig+0x4c4>)
 8005a08:	f023 0301 	bic.w	r3, r3, #1
 8005a0c:	6213      	str	r3, [r2, #32]
 8005a0e:	4b58      	ldr	r3, [pc, #352]	@ (8005b70 <HAL_RCC_OscConfig+0x4c4>)
 8005a10:	6a1b      	ldr	r3, [r3, #32]
 8005a12:	4a57      	ldr	r2, [pc, #348]	@ (8005b70 <HAL_RCC_OscConfig+0x4c4>)
 8005a14:	f023 0304 	bic.w	r3, r3, #4
 8005a18:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	68db      	ldr	r3, [r3, #12]
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d015      	beq.n	8005a4e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005a22:	f7ff fa79 	bl	8004f18 <HAL_GetTick>
 8005a26:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a28:	e00a      	b.n	8005a40 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a2a:	f7ff fa75 	bl	8004f18 <HAL_GetTick>
 8005a2e:	4602      	mov	r2, r0
 8005a30:	693b      	ldr	r3, [r7, #16]
 8005a32:	1ad3      	subs	r3, r2, r3
 8005a34:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a38:	4293      	cmp	r3, r2
 8005a3a:	d901      	bls.n	8005a40 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8005a3c:	2303      	movs	r3, #3
 8005a3e:	e0b1      	b.n	8005ba4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a40:	4b4b      	ldr	r3, [pc, #300]	@ (8005b70 <HAL_RCC_OscConfig+0x4c4>)
 8005a42:	6a1b      	ldr	r3, [r3, #32]
 8005a44:	f003 0302 	and.w	r3, r3, #2
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d0ee      	beq.n	8005a2a <HAL_RCC_OscConfig+0x37e>
 8005a4c:	e014      	b.n	8005a78 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005a4e:	f7ff fa63 	bl	8004f18 <HAL_GetTick>
 8005a52:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005a54:	e00a      	b.n	8005a6c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a56:	f7ff fa5f 	bl	8004f18 <HAL_GetTick>
 8005a5a:	4602      	mov	r2, r0
 8005a5c:	693b      	ldr	r3, [r7, #16]
 8005a5e:	1ad3      	subs	r3, r2, r3
 8005a60:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a64:	4293      	cmp	r3, r2
 8005a66:	d901      	bls.n	8005a6c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8005a68:	2303      	movs	r3, #3
 8005a6a:	e09b      	b.n	8005ba4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005a6c:	4b40      	ldr	r3, [pc, #256]	@ (8005b70 <HAL_RCC_OscConfig+0x4c4>)
 8005a6e:	6a1b      	ldr	r3, [r3, #32]
 8005a70:	f003 0302 	and.w	r3, r3, #2
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d1ee      	bne.n	8005a56 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005a78:	7dfb      	ldrb	r3, [r7, #23]
 8005a7a:	2b01      	cmp	r3, #1
 8005a7c:	d105      	bne.n	8005a8a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a7e:	4b3c      	ldr	r3, [pc, #240]	@ (8005b70 <HAL_RCC_OscConfig+0x4c4>)
 8005a80:	69db      	ldr	r3, [r3, #28]
 8005a82:	4a3b      	ldr	r2, [pc, #236]	@ (8005b70 <HAL_RCC_OscConfig+0x4c4>)
 8005a84:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005a88:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	69db      	ldr	r3, [r3, #28]
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	f000 8087 	beq.w	8005ba2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005a94:	4b36      	ldr	r3, [pc, #216]	@ (8005b70 <HAL_RCC_OscConfig+0x4c4>)
 8005a96:	685b      	ldr	r3, [r3, #4]
 8005a98:	f003 030c 	and.w	r3, r3, #12
 8005a9c:	2b08      	cmp	r3, #8
 8005a9e:	d061      	beq.n	8005b64 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	69db      	ldr	r3, [r3, #28]
 8005aa4:	2b02      	cmp	r3, #2
 8005aa6:	d146      	bne.n	8005b36 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005aa8:	4b33      	ldr	r3, [pc, #204]	@ (8005b78 <HAL_RCC_OscConfig+0x4cc>)
 8005aaa:	2200      	movs	r2, #0
 8005aac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005aae:	f7ff fa33 	bl	8004f18 <HAL_GetTick>
 8005ab2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005ab4:	e008      	b.n	8005ac8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ab6:	f7ff fa2f 	bl	8004f18 <HAL_GetTick>
 8005aba:	4602      	mov	r2, r0
 8005abc:	693b      	ldr	r3, [r7, #16]
 8005abe:	1ad3      	subs	r3, r2, r3
 8005ac0:	2b02      	cmp	r3, #2
 8005ac2:	d901      	bls.n	8005ac8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8005ac4:	2303      	movs	r3, #3
 8005ac6:	e06d      	b.n	8005ba4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005ac8:	4b29      	ldr	r3, [pc, #164]	@ (8005b70 <HAL_RCC_OscConfig+0x4c4>)
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d1f0      	bne.n	8005ab6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	6a1b      	ldr	r3, [r3, #32]
 8005ad8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005adc:	d108      	bne.n	8005af0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005ade:	4b24      	ldr	r3, [pc, #144]	@ (8005b70 <HAL_RCC_OscConfig+0x4c4>)
 8005ae0:	685b      	ldr	r3, [r3, #4]
 8005ae2:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	689b      	ldr	r3, [r3, #8]
 8005aea:	4921      	ldr	r1, [pc, #132]	@ (8005b70 <HAL_RCC_OscConfig+0x4c4>)
 8005aec:	4313      	orrs	r3, r2
 8005aee:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005af0:	4b1f      	ldr	r3, [pc, #124]	@ (8005b70 <HAL_RCC_OscConfig+0x4c4>)
 8005af2:	685b      	ldr	r3, [r3, #4]
 8005af4:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	6a19      	ldr	r1, [r3, #32]
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b00:	430b      	orrs	r3, r1
 8005b02:	491b      	ldr	r1, [pc, #108]	@ (8005b70 <HAL_RCC_OscConfig+0x4c4>)
 8005b04:	4313      	orrs	r3, r2
 8005b06:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005b08:	4b1b      	ldr	r3, [pc, #108]	@ (8005b78 <HAL_RCC_OscConfig+0x4cc>)
 8005b0a:	2201      	movs	r2, #1
 8005b0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b0e:	f7ff fa03 	bl	8004f18 <HAL_GetTick>
 8005b12:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005b14:	e008      	b.n	8005b28 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b16:	f7ff f9ff 	bl	8004f18 <HAL_GetTick>
 8005b1a:	4602      	mov	r2, r0
 8005b1c:	693b      	ldr	r3, [r7, #16]
 8005b1e:	1ad3      	subs	r3, r2, r3
 8005b20:	2b02      	cmp	r3, #2
 8005b22:	d901      	bls.n	8005b28 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8005b24:	2303      	movs	r3, #3
 8005b26:	e03d      	b.n	8005ba4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005b28:	4b11      	ldr	r3, [pc, #68]	@ (8005b70 <HAL_RCC_OscConfig+0x4c4>)
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d0f0      	beq.n	8005b16 <HAL_RCC_OscConfig+0x46a>
 8005b34:	e035      	b.n	8005ba2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005b36:	4b10      	ldr	r3, [pc, #64]	@ (8005b78 <HAL_RCC_OscConfig+0x4cc>)
 8005b38:	2200      	movs	r2, #0
 8005b3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b3c:	f7ff f9ec 	bl	8004f18 <HAL_GetTick>
 8005b40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005b42:	e008      	b.n	8005b56 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b44:	f7ff f9e8 	bl	8004f18 <HAL_GetTick>
 8005b48:	4602      	mov	r2, r0
 8005b4a:	693b      	ldr	r3, [r7, #16]
 8005b4c:	1ad3      	subs	r3, r2, r3
 8005b4e:	2b02      	cmp	r3, #2
 8005b50:	d901      	bls.n	8005b56 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8005b52:	2303      	movs	r3, #3
 8005b54:	e026      	b.n	8005ba4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005b56:	4b06      	ldr	r3, [pc, #24]	@ (8005b70 <HAL_RCC_OscConfig+0x4c4>)
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d1f0      	bne.n	8005b44 <HAL_RCC_OscConfig+0x498>
 8005b62:	e01e      	b.n	8005ba2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	69db      	ldr	r3, [r3, #28]
 8005b68:	2b01      	cmp	r3, #1
 8005b6a:	d107      	bne.n	8005b7c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8005b6c:	2301      	movs	r3, #1
 8005b6e:	e019      	b.n	8005ba4 <HAL_RCC_OscConfig+0x4f8>
 8005b70:	40021000 	.word	0x40021000
 8005b74:	40007000 	.word	0x40007000
 8005b78:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005b7c:	4b0b      	ldr	r3, [pc, #44]	@ (8005bac <HAL_RCC_OscConfig+0x500>)
 8005b7e:	685b      	ldr	r3, [r3, #4]
 8005b80:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	6a1b      	ldr	r3, [r3, #32]
 8005b8c:	429a      	cmp	r2, r3
 8005b8e:	d106      	bne.n	8005b9e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b9a:	429a      	cmp	r2, r3
 8005b9c:	d001      	beq.n	8005ba2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8005b9e:	2301      	movs	r3, #1
 8005ba0:	e000      	b.n	8005ba4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8005ba2:	2300      	movs	r3, #0
}
 8005ba4:	4618      	mov	r0, r3
 8005ba6:	3718      	adds	r7, #24
 8005ba8:	46bd      	mov	sp, r7
 8005baa:	bd80      	pop	{r7, pc}
 8005bac:	40021000 	.word	0x40021000

08005bb0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005bb0:	b580      	push	{r7, lr}
 8005bb2:	b084      	sub	sp, #16
 8005bb4:	af00      	add	r7, sp, #0
 8005bb6:	6078      	str	r0, [r7, #4]
 8005bb8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d101      	bne.n	8005bc4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005bc0:	2301      	movs	r3, #1
 8005bc2:	e0d0      	b.n	8005d66 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005bc4:	4b6a      	ldr	r3, [pc, #424]	@ (8005d70 <HAL_RCC_ClockConfig+0x1c0>)
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	f003 0307 	and.w	r3, r3, #7
 8005bcc:	683a      	ldr	r2, [r7, #0]
 8005bce:	429a      	cmp	r2, r3
 8005bd0:	d910      	bls.n	8005bf4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005bd2:	4b67      	ldr	r3, [pc, #412]	@ (8005d70 <HAL_RCC_ClockConfig+0x1c0>)
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f023 0207 	bic.w	r2, r3, #7
 8005bda:	4965      	ldr	r1, [pc, #404]	@ (8005d70 <HAL_RCC_ClockConfig+0x1c0>)
 8005bdc:	683b      	ldr	r3, [r7, #0]
 8005bde:	4313      	orrs	r3, r2
 8005be0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005be2:	4b63      	ldr	r3, [pc, #396]	@ (8005d70 <HAL_RCC_ClockConfig+0x1c0>)
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	f003 0307 	and.w	r3, r3, #7
 8005bea:	683a      	ldr	r2, [r7, #0]
 8005bec:	429a      	cmp	r2, r3
 8005bee:	d001      	beq.n	8005bf4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005bf0:	2301      	movs	r3, #1
 8005bf2:	e0b8      	b.n	8005d66 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	f003 0302 	and.w	r3, r3, #2
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d020      	beq.n	8005c42 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	f003 0304 	and.w	r3, r3, #4
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d005      	beq.n	8005c18 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005c0c:	4b59      	ldr	r3, [pc, #356]	@ (8005d74 <HAL_RCC_ClockConfig+0x1c4>)
 8005c0e:	685b      	ldr	r3, [r3, #4]
 8005c10:	4a58      	ldr	r2, [pc, #352]	@ (8005d74 <HAL_RCC_ClockConfig+0x1c4>)
 8005c12:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005c16:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	f003 0308 	and.w	r3, r3, #8
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d005      	beq.n	8005c30 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005c24:	4b53      	ldr	r3, [pc, #332]	@ (8005d74 <HAL_RCC_ClockConfig+0x1c4>)
 8005c26:	685b      	ldr	r3, [r3, #4]
 8005c28:	4a52      	ldr	r2, [pc, #328]	@ (8005d74 <HAL_RCC_ClockConfig+0x1c4>)
 8005c2a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8005c2e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005c30:	4b50      	ldr	r3, [pc, #320]	@ (8005d74 <HAL_RCC_ClockConfig+0x1c4>)
 8005c32:	685b      	ldr	r3, [r3, #4]
 8005c34:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	689b      	ldr	r3, [r3, #8]
 8005c3c:	494d      	ldr	r1, [pc, #308]	@ (8005d74 <HAL_RCC_ClockConfig+0x1c4>)
 8005c3e:	4313      	orrs	r3, r2
 8005c40:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	f003 0301 	and.w	r3, r3, #1
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d040      	beq.n	8005cd0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	685b      	ldr	r3, [r3, #4]
 8005c52:	2b01      	cmp	r3, #1
 8005c54:	d107      	bne.n	8005c66 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005c56:	4b47      	ldr	r3, [pc, #284]	@ (8005d74 <HAL_RCC_ClockConfig+0x1c4>)
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d115      	bne.n	8005c8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005c62:	2301      	movs	r3, #1
 8005c64:	e07f      	b.n	8005d66 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	685b      	ldr	r3, [r3, #4]
 8005c6a:	2b02      	cmp	r3, #2
 8005c6c:	d107      	bne.n	8005c7e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c6e:	4b41      	ldr	r3, [pc, #260]	@ (8005d74 <HAL_RCC_ClockConfig+0x1c4>)
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d109      	bne.n	8005c8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005c7a:	2301      	movs	r3, #1
 8005c7c:	e073      	b.n	8005d66 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c7e:	4b3d      	ldr	r3, [pc, #244]	@ (8005d74 <HAL_RCC_ClockConfig+0x1c4>)
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	f003 0302 	and.w	r3, r3, #2
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d101      	bne.n	8005c8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005c8a:	2301      	movs	r3, #1
 8005c8c:	e06b      	b.n	8005d66 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005c8e:	4b39      	ldr	r3, [pc, #228]	@ (8005d74 <HAL_RCC_ClockConfig+0x1c4>)
 8005c90:	685b      	ldr	r3, [r3, #4]
 8005c92:	f023 0203 	bic.w	r2, r3, #3
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	685b      	ldr	r3, [r3, #4]
 8005c9a:	4936      	ldr	r1, [pc, #216]	@ (8005d74 <HAL_RCC_ClockConfig+0x1c4>)
 8005c9c:	4313      	orrs	r3, r2
 8005c9e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005ca0:	f7ff f93a 	bl	8004f18 <HAL_GetTick>
 8005ca4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005ca6:	e00a      	b.n	8005cbe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005ca8:	f7ff f936 	bl	8004f18 <HAL_GetTick>
 8005cac:	4602      	mov	r2, r0
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	1ad3      	subs	r3, r2, r3
 8005cb2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005cb6:	4293      	cmp	r3, r2
 8005cb8:	d901      	bls.n	8005cbe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005cba:	2303      	movs	r3, #3
 8005cbc:	e053      	b.n	8005d66 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005cbe:	4b2d      	ldr	r3, [pc, #180]	@ (8005d74 <HAL_RCC_ClockConfig+0x1c4>)
 8005cc0:	685b      	ldr	r3, [r3, #4]
 8005cc2:	f003 020c 	and.w	r2, r3, #12
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	685b      	ldr	r3, [r3, #4]
 8005cca:	009b      	lsls	r3, r3, #2
 8005ccc:	429a      	cmp	r2, r3
 8005cce:	d1eb      	bne.n	8005ca8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005cd0:	4b27      	ldr	r3, [pc, #156]	@ (8005d70 <HAL_RCC_ClockConfig+0x1c0>)
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	f003 0307 	and.w	r3, r3, #7
 8005cd8:	683a      	ldr	r2, [r7, #0]
 8005cda:	429a      	cmp	r2, r3
 8005cdc:	d210      	bcs.n	8005d00 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005cde:	4b24      	ldr	r3, [pc, #144]	@ (8005d70 <HAL_RCC_ClockConfig+0x1c0>)
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	f023 0207 	bic.w	r2, r3, #7
 8005ce6:	4922      	ldr	r1, [pc, #136]	@ (8005d70 <HAL_RCC_ClockConfig+0x1c0>)
 8005ce8:	683b      	ldr	r3, [r7, #0]
 8005cea:	4313      	orrs	r3, r2
 8005cec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005cee:	4b20      	ldr	r3, [pc, #128]	@ (8005d70 <HAL_RCC_ClockConfig+0x1c0>)
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	f003 0307 	and.w	r3, r3, #7
 8005cf6:	683a      	ldr	r2, [r7, #0]
 8005cf8:	429a      	cmp	r2, r3
 8005cfa:	d001      	beq.n	8005d00 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005cfc:	2301      	movs	r3, #1
 8005cfe:	e032      	b.n	8005d66 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	f003 0304 	and.w	r3, r3, #4
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d008      	beq.n	8005d1e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005d0c:	4b19      	ldr	r3, [pc, #100]	@ (8005d74 <HAL_RCC_ClockConfig+0x1c4>)
 8005d0e:	685b      	ldr	r3, [r3, #4]
 8005d10:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	68db      	ldr	r3, [r3, #12]
 8005d18:	4916      	ldr	r1, [pc, #88]	@ (8005d74 <HAL_RCC_ClockConfig+0x1c4>)
 8005d1a:	4313      	orrs	r3, r2
 8005d1c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	f003 0308 	and.w	r3, r3, #8
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d009      	beq.n	8005d3e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005d2a:	4b12      	ldr	r3, [pc, #72]	@ (8005d74 <HAL_RCC_ClockConfig+0x1c4>)
 8005d2c:	685b      	ldr	r3, [r3, #4]
 8005d2e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	691b      	ldr	r3, [r3, #16]
 8005d36:	00db      	lsls	r3, r3, #3
 8005d38:	490e      	ldr	r1, [pc, #56]	@ (8005d74 <HAL_RCC_ClockConfig+0x1c4>)
 8005d3a:	4313      	orrs	r3, r2
 8005d3c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005d3e:	f000 f821 	bl	8005d84 <HAL_RCC_GetSysClockFreq>
 8005d42:	4602      	mov	r2, r0
 8005d44:	4b0b      	ldr	r3, [pc, #44]	@ (8005d74 <HAL_RCC_ClockConfig+0x1c4>)
 8005d46:	685b      	ldr	r3, [r3, #4]
 8005d48:	091b      	lsrs	r3, r3, #4
 8005d4a:	f003 030f 	and.w	r3, r3, #15
 8005d4e:	490a      	ldr	r1, [pc, #40]	@ (8005d78 <HAL_RCC_ClockConfig+0x1c8>)
 8005d50:	5ccb      	ldrb	r3, [r1, r3]
 8005d52:	fa22 f303 	lsr.w	r3, r2, r3
 8005d56:	4a09      	ldr	r2, [pc, #36]	@ (8005d7c <HAL_RCC_ClockConfig+0x1cc>)
 8005d58:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005d5a:	4b09      	ldr	r3, [pc, #36]	@ (8005d80 <HAL_RCC_ClockConfig+0x1d0>)
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	4618      	mov	r0, r3
 8005d60:	f7fe ff6c 	bl	8004c3c <HAL_InitTick>

  return HAL_OK;
 8005d64:	2300      	movs	r3, #0
}
 8005d66:	4618      	mov	r0, r3
 8005d68:	3710      	adds	r7, #16
 8005d6a:	46bd      	mov	sp, r7
 8005d6c:	bd80      	pop	{r7, pc}
 8005d6e:	bf00      	nop
 8005d70:	40022000 	.word	0x40022000
 8005d74:	40021000 	.word	0x40021000
 8005d78:	08008428 	.word	0x08008428
 8005d7c:	20000004 	.word	0x20000004
 8005d80:	20000008 	.word	0x20000008

08005d84 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005d84:	b480      	push	{r7}
 8005d86:	b087      	sub	sp, #28
 8005d88:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005d8a:	2300      	movs	r3, #0
 8005d8c:	60fb      	str	r3, [r7, #12]
 8005d8e:	2300      	movs	r3, #0
 8005d90:	60bb      	str	r3, [r7, #8]
 8005d92:	2300      	movs	r3, #0
 8005d94:	617b      	str	r3, [r7, #20]
 8005d96:	2300      	movs	r3, #0
 8005d98:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8005d9a:	2300      	movs	r3, #0
 8005d9c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8005d9e:	4b1e      	ldr	r3, [pc, #120]	@ (8005e18 <HAL_RCC_GetSysClockFreq+0x94>)
 8005da0:	685b      	ldr	r3, [r3, #4]
 8005da2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	f003 030c 	and.w	r3, r3, #12
 8005daa:	2b04      	cmp	r3, #4
 8005dac:	d002      	beq.n	8005db4 <HAL_RCC_GetSysClockFreq+0x30>
 8005dae:	2b08      	cmp	r3, #8
 8005db0:	d003      	beq.n	8005dba <HAL_RCC_GetSysClockFreq+0x36>
 8005db2:	e027      	b.n	8005e04 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005db4:	4b19      	ldr	r3, [pc, #100]	@ (8005e1c <HAL_RCC_GetSysClockFreq+0x98>)
 8005db6:	613b      	str	r3, [r7, #16]
      break;
 8005db8:	e027      	b.n	8005e0a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	0c9b      	lsrs	r3, r3, #18
 8005dbe:	f003 030f 	and.w	r3, r3, #15
 8005dc2:	4a17      	ldr	r2, [pc, #92]	@ (8005e20 <HAL_RCC_GetSysClockFreq+0x9c>)
 8005dc4:	5cd3      	ldrb	r3, [r2, r3]
 8005dc6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d010      	beq.n	8005df4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005dd2:	4b11      	ldr	r3, [pc, #68]	@ (8005e18 <HAL_RCC_GetSysClockFreq+0x94>)
 8005dd4:	685b      	ldr	r3, [r3, #4]
 8005dd6:	0c5b      	lsrs	r3, r3, #17
 8005dd8:	f003 0301 	and.w	r3, r3, #1
 8005ddc:	4a11      	ldr	r2, [pc, #68]	@ (8005e24 <HAL_RCC_GetSysClockFreq+0xa0>)
 8005dde:	5cd3      	ldrb	r3, [r2, r3]
 8005de0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	4a0d      	ldr	r2, [pc, #52]	@ (8005e1c <HAL_RCC_GetSysClockFreq+0x98>)
 8005de6:	fb03 f202 	mul.w	r2, r3, r2
 8005dea:	68bb      	ldr	r3, [r7, #8]
 8005dec:	fbb2 f3f3 	udiv	r3, r2, r3
 8005df0:	617b      	str	r3, [r7, #20]
 8005df2:	e004      	b.n	8005dfe <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	4a0c      	ldr	r2, [pc, #48]	@ (8005e28 <HAL_RCC_GetSysClockFreq+0xa4>)
 8005df8:	fb02 f303 	mul.w	r3, r2, r3
 8005dfc:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8005dfe:	697b      	ldr	r3, [r7, #20]
 8005e00:	613b      	str	r3, [r7, #16]
      break;
 8005e02:	e002      	b.n	8005e0a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005e04:	4b05      	ldr	r3, [pc, #20]	@ (8005e1c <HAL_RCC_GetSysClockFreq+0x98>)
 8005e06:	613b      	str	r3, [r7, #16]
      break;
 8005e08:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005e0a:	693b      	ldr	r3, [r7, #16]
}
 8005e0c:	4618      	mov	r0, r3
 8005e0e:	371c      	adds	r7, #28
 8005e10:	46bd      	mov	sp, r7
 8005e12:	bc80      	pop	{r7}
 8005e14:	4770      	bx	lr
 8005e16:	bf00      	nop
 8005e18:	40021000 	.word	0x40021000
 8005e1c:	007a1200 	.word	0x007a1200
 8005e20:	08008440 	.word	0x08008440
 8005e24:	08008450 	.word	0x08008450
 8005e28:	003d0900 	.word	0x003d0900

08005e2c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005e2c:	b480      	push	{r7}
 8005e2e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005e30:	4b02      	ldr	r3, [pc, #8]	@ (8005e3c <HAL_RCC_GetHCLKFreq+0x10>)
 8005e32:	681b      	ldr	r3, [r3, #0]
}
 8005e34:	4618      	mov	r0, r3
 8005e36:	46bd      	mov	sp, r7
 8005e38:	bc80      	pop	{r7}
 8005e3a:	4770      	bx	lr
 8005e3c:	20000004 	.word	0x20000004

08005e40 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005e40:	b580      	push	{r7, lr}
 8005e42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005e44:	f7ff fff2 	bl	8005e2c <HAL_RCC_GetHCLKFreq>
 8005e48:	4602      	mov	r2, r0
 8005e4a:	4b05      	ldr	r3, [pc, #20]	@ (8005e60 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005e4c:	685b      	ldr	r3, [r3, #4]
 8005e4e:	0a1b      	lsrs	r3, r3, #8
 8005e50:	f003 0307 	and.w	r3, r3, #7
 8005e54:	4903      	ldr	r1, [pc, #12]	@ (8005e64 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005e56:	5ccb      	ldrb	r3, [r1, r3]
 8005e58:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005e5c:	4618      	mov	r0, r3
 8005e5e:	bd80      	pop	{r7, pc}
 8005e60:	40021000 	.word	0x40021000
 8005e64:	08008438 	.word	0x08008438

08005e68 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005e68:	b580      	push	{r7, lr}
 8005e6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005e6c:	f7ff ffde 	bl	8005e2c <HAL_RCC_GetHCLKFreq>
 8005e70:	4602      	mov	r2, r0
 8005e72:	4b05      	ldr	r3, [pc, #20]	@ (8005e88 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005e74:	685b      	ldr	r3, [r3, #4]
 8005e76:	0adb      	lsrs	r3, r3, #11
 8005e78:	f003 0307 	and.w	r3, r3, #7
 8005e7c:	4903      	ldr	r1, [pc, #12]	@ (8005e8c <HAL_RCC_GetPCLK2Freq+0x24>)
 8005e7e:	5ccb      	ldrb	r3, [r1, r3]
 8005e80:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005e84:	4618      	mov	r0, r3
 8005e86:	bd80      	pop	{r7, pc}
 8005e88:	40021000 	.word	0x40021000
 8005e8c:	08008438 	.word	0x08008438

08005e90 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005e90:	b480      	push	{r7}
 8005e92:	b083      	sub	sp, #12
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	6078      	str	r0, [r7, #4]
 8005e98:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	220f      	movs	r2, #15
 8005e9e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005ea0:	4b11      	ldr	r3, [pc, #68]	@ (8005ee8 <HAL_RCC_GetClockConfig+0x58>)
 8005ea2:	685b      	ldr	r3, [r3, #4]
 8005ea4:	f003 0203 	and.w	r2, r3, #3
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005eac:	4b0e      	ldr	r3, [pc, #56]	@ (8005ee8 <HAL_RCC_GetClockConfig+0x58>)
 8005eae:	685b      	ldr	r3, [r3, #4]
 8005eb0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005eb8:	4b0b      	ldr	r3, [pc, #44]	@ (8005ee8 <HAL_RCC_GetClockConfig+0x58>)
 8005eba:	685b      	ldr	r3, [r3, #4]
 8005ebc:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8005ec4:	4b08      	ldr	r3, [pc, #32]	@ (8005ee8 <HAL_RCC_GetClockConfig+0x58>)
 8005ec6:	685b      	ldr	r3, [r3, #4]
 8005ec8:	08db      	lsrs	r3, r3, #3
 8005eca:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005ed2:	4b06      	ldr	r3, [pc, #24]	@ (8005eec <HAL_RCC_GetClockConfig+0x5c>)
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	f003 0207 	and.w	r2, r3, #7
 8005eda:	683b      	ldr	r3, [r7, #0]
 8005edc:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8005ede:	bf00      	nop
 8005ee0:	370c      	adds	r7, #12
 8005ee2:	46bd      	mov	sp, r7
 8005ee4:	bc80      	pop	{r7}
 8005ee6:	4770      	bx	lr
 8005ee8:	40021000 	.word	0x40021000
 8005eec:	40022000 	.word	0x40022000

08005ef0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005ef0:	b480      	push	{r7}
 8005ef2:	b085      	sub	sp, #20
 8005ef4:	af00      	add	r7, sp, #0
 8005ef6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005ef8:	4b0a      	ldr	r3, [pc, #40]	@ (8005f24 <RCC_Delay+0x34>)
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	4a0a      	ldr	r2, [pc, #40]	@ (8005f28 <RCC_Delay+0x38>)
 8005efe:	fba2 2303 	umull	r2, r3, r2, r3
 8005f02:	0a5b      	lsrs	r3, r3, #9
 8005f04:	687a      	ldr	r2, [r7, #4]
 8005f06:	fb02 f303 	mul.w	r3, r2, r3
 8005f0a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005f0c:	bf00      	nop
  }
  while (Delay --);
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	1e5a      	subs	r2, r3, #1
 8005f12:	60fa      	str	r2, [r7, #12]
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d1f9      	bne.n	8005f0c <RCC_Delay+0x1c>
}
 8005f18:	bf00      	nop
 8005f1a:	bf00      	nop
 8005f1c:	3714      	adds	r7, #20
 8005f1e:	46bd      	mov	sp, r7
 8005f20:	bc80      	pop	{r7}
 8005f22:	4770      	bx	lr
 8005f24:	20000004 	.word	0x20000004
 8005f28:	10624dd3 	.word	0x10624dd3

08005f2c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005f2c:	b580      	push	{r7, lr}
 8005f2e:	b082      	sub	sp, #8
 8005f30:	af00      	add	r7, sp, #0
 8005f32:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d101      	bne.n	8005f3e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005f3a:	2301      	movs	r3, #1
 8005f3c:	e076      	b.n	800602c <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d108      	bne.n	8005f58 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	685b      	ldr	r3, [r3, #4]
 8005f4a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005f4e:	d009      	beq.n	8005f64 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	2200      	movs	r2, #0
 8005f54:	61da      	str	r2, [r3, #28]
 8005f56:	e005      	b.n	8005f64 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2200      	movs	r2, #0
 8005f5c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	2200      	movs	r2, #0
 8005f62:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	2200      	movs	r2, #0
 8005f68:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005f70:	b2db      	uxtb	r3, r3
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d106      	bne.n	8005f84 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	2200      	movs	r2, #0
 8005f7a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005f7e:	6878      	ldr	r0, [r7, #4]
 8005f80:	f000 f858 	bl	8006034 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	2202      	movs	r2, #2
 8005f88:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	681a      	ldr	r2, [r3, #0]
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005f9a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	685b      	ldr	r3, [r3, #4]
 8005fa0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	689b      	ldr	r3, [r3, #8]
 8005fa8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005fac:	431a      	orrs	r2, r3
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	68db      	ldr	r3, [r3, #12]
 8005fb2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005fb6:	431a      	orrs	r2, r3
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	691b      	ldr	r3, [r3, #16]
 8005fbc:	f003 0302 	and.w	r3, r3, #2
 8005fc0:	431a      	orrs	r2, r3
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	695b      	ldr	r3, [r3, #20]
 8005fc6:	f003 0301 	and.w	r3, r3, #1
 8005fca:	431a      	orrs	r2, r3
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	699b      	ldr	r3, [r3, #24]
 8005fd0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005fd4:	431a      	orrs	r2, r3
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	69db      	ldr	r3, [r3, #28]
 8005fda:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005fde:	431a      	orrs	r2, r3
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	6a1b      	ldr	r3, [r3, #32]
 8005fe4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005fe8:	ea42 0103 	orr.w	r1, r2, r3
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ff0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	430a      	orrs	r2, r1
 8005ffa:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	699b      	ldr	r3, [r3, #24]
 8006000:	0c1a      	lsrs	r2, r3, #16
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	f002 0204 	and.w	r2, r2, #4
 800600a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	69da      	ldr	r2, [r3, #28]
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800601a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	2200      	movs	r2, #0
 8006020:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	2201      	movs	r2, #1
 8006026:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800602a:	2300      	movs	r3, #0
}
 800602c:	4618      	mov	r0, r3
 800602e:	3708      	adds	r7, #8
 8006030:	46bd      	mov	sp, r7
 8006032:	bd80      	pop	{r7, pc}

08006034 <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8006034:	b480      	push	{r7}
 8006036:	b083      	sub	sp, #12
 8006038:	af00      	add	r7, sp, #0
 800603a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 800603c:	bf00      	nop
 800603e:	370c      	adds	r7, #12
 8006040:	46bd      	mov	sp, r7
 8006042:	bc80      	pop	{r7}
 8006044:	4770      	bx	lr

08006046 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006046:	b580      	push	{r7, lr}
 8006048:	b088      	sub	sp, #32
 800604a:	af00      	add	r7, sp, #0
 800604c:	60f8      	str	r0, [r7, #12]
 800604e:	60b9      	str	r1, [r7, #8]
 8006050:	603b      	str	r3, [r7, #0]
 8006052:	4613      	mov	r3, r2
 8006054:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006056:	2300      	movs	r3, #0
 8006058:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006060:	2b01      	cmp	r3, #1
 8006062:	d101      	bne.n	8006068 <HAL_SPI_Transmit+0x22>
 8006064:	2302      	movs	r3, #2
 8006066:	e12d      	b.n	80062c4 <HAL_SPI_Transmit+0x27e>
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	2201      	movs	r2, #1
 800606c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006070:	f7fe ff52 	bl	8004f18 <HAL_GetTick>
 8006074:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8006076:	88fb      	ldrh	r3, [r7, #6]
 8006078:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006080:	b2db      	uxtb	r3, r3
 8006082:	2b01      	cmp	r3, #1
 8006084:	d002      	beq.n	800608c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8006086:	2302      	movs	r3, #2
 8006088:	77fb      	strb	r3, [r7, #31]
    goto error;
 800608a:	e116      	b.n	80062ba <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 800608c:	68bb      	ldr	r3, [r7, #8]
 800608e:	2b00      	cmp	r3, #0
 8006090:	d002      	beq.n	8006098 <HAL_SPI_Transmit+0x52>
 8006092:	88fb      	ldrh	r3, [r7, #6]
 8006094:	2b00      	cmp	r3, #0
 8006096:	d102      	bne.n	800609e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8006098:	2301      	movs	r3, #1
 800609a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800609c:	e10d      	b.n	80062ba <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	2203      	movs	r2, #3
 80060a2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	2200      	movs	r2, #0
 80060aa:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	68ba      	ldr	r2, [r7, #8]
 80060b0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	88fa      	ldrh	r2, [r7, #6]
 80060b6:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	88fa      	ldrh	r2, [r7, #6]
 80060bc:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	2200      	movs	r2, #0
 80060c2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	2200      	movs	r2, #0
 80060c8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	2200      	movs	r2, #0
 80060ce:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	2200      	movs	r2, #0
 80060d4:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	2200      	movs	r2, #0
 80060da:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	689b      	ldr	r3, [r3, #8]
 80060e0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80060e4:	d10f      	bne.n	8006106 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	681a      	ldr	r2, [r3, #0]
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80060f4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	681a      	ldr	r2, [r3, #0]
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006104:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006110:	2b40      	cmp	r3, #64	@ 0x40
 8006112:	d007      	beq.n	8006124 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	681a      	ldr	r2, [r3, #0]
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006122:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	68db      	ldr	r3, [r3, #12]
 8006128:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800612c:	d14f      	bne.n	80061ce <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	685b      	ldr	r3, [r3, #4]
 8006132:	2b00      	cmp	r3, #0
 8006134:	d002      	beq.n	800613c <HAL_SPI_Transmit+0xf6>
 8006136:	8afb      	ldrh	r3, [r7, #22]
 8006138:	2b01      	cmp	r3, #1
 800613a:	d142      	bne.n	80061c2 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006140:	881a      	ldrh	r2, [r3, #0]
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800614c:	1c9a      	adds	r2, r3, #2
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006156:	b29b      	uxth	r3, r3
 8006158:	3b01      	subs	r3, #1
 800615a:	b29a      	uxth	r2, r3
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006160:	e02f      	b.n	80061c2 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	689b      	ldr	r3, [r3, #8]
 8006168:	f003 0302 	and.w	r3, r3, #2
 800616c:	2b02      	cmp	r3, #2
 800616e:	d112      	bne.n	8006196 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006174:	881a      	ldrh	r2, [r3, #0]
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006180:	1c9a      	adds	r2, r3, #2
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800618a:	b29b      	uxth	r3, r3
 800618c:	3b01      	subs	r3, #1
 800618e:	b29a      	uxth	r2, r3
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	86da      	strh	r2, [r3, #54]	@ 0x36
 8006194:	e015      	b.n	80061c2 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006196:	f7fe febf 	bl	8004f18 <HAL_GetTick>
 800619a:	4602      	mov	r2, r0
 800619c:	69bb      	ldr	r3, [r7, #24]
 800619e:	1ad3      	subs	r3, r2, r3
 80061a0:	683a      	ldr	r2, [r7, #0]
 80061a2:	429a      	cmp	r2, r3
 80061a4:	d803      	bhi.n	80061ae <HAL_SPI_Transmit+0x168>
 80061a6:	683b      	ldr	r3, [r7, #0]
 80061a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061ac:	d102      	bne.n	80061b4 <HAL_SPI_Transmit+0x16e>
 80061ae:	683b      	ldr	r3, [r7, #0]
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d106      	bne.n	80061c2 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 80061b4:	2303      	movs	r3, #3
 80061b6:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	2201      	movs	r2, #1
 80061bc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 80061c0:	e07b      	b.n	80062ba <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80061c6:	b29b      	uxth	r3, r3
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d1ca      	bne.n	8006162 <HAL_SPI_Transmit+0x11c>
 80061cc:	e050      	b.n	8006270 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	685b      	ldr	r3, [r3, #4]
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d002      	beq.n	80061dc <HAL_SPI_Transmit+0x196>
 80061d6:	8afb      	ldrh	r3, [r7, #22]
 80061d8:	2b01      	cmp	r3, #1
 80061da:	d144      	bne.n	8006266 <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	330c      	adds	r3, #12
 80061e6:	7812      	ldrb	r2, [r2, #0]
 80061e8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061ee:	1c5a      	adds	r2, r3, #1
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80061f8:	b29b      	uxth	r3, r3
 80061fa:	3b01      	subs	r3, #1
 80061fc:	b29a      	uxth	r2, r3
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006202:	e030      	b.n	8006266 <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	689b      	ldr	r3, [r3, #8]
 800620a:	f003 0302 	and.w	r3, r3, #2
 800620e:	2b02      	cmp	r3, #2
 8006210:	d113      	bne.n	800623a <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	330c      	adds	r3, #12
 800621c:	7812      	ldrb	r2, [r2, #0]
 800621e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006224:	1c5a      	adds	r2, r3, #1
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800622e:	b29b      	uxth	r3, r3
 8006230:	3b01      	subs	r3, #1
 8006232:	b29a      	uxth	r2, r3
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	86da      	strh	r2, [r3, #54]	@ 0x36
 8006238:	e015      	b.n	8006266 <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800623a:	f7fe fe6d 	bl	8004f18 <HAL_GetTick>
 800623e:	4602      	mov	r2, r0
 8006240:	69bb      	ldr	r3, [r7, #24]
 8006242:	1ad3      	subs	r3, r2, r3
 8006244:	683a      	ldr	r2, [r7, #0]
 8006246:	429a      	cmp	r2, r3
 8006248:	d803      	bhi.n	8006252 <HAL_SPI_Transmit+0x20c>
 800624a:	683b      	ldr	r3, [r7, #0]
 800624c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006250:	d102      	bne.n	8006258 <HAL_SPI_Transmit+0x212>
 8006252:	683b      	ldr	r3, [r7, #0]
 8006254:	2b00      	cmp	r3, #0
 8006256:	d106      	bne.n	8006266 <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8006258:	2303      	movs	r3, #3
 800625a:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	2201      	movs	r2, #1
 8006260:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8006264:	e029      	b.n	80062ba <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800626a:	b29b      	uxth	r3, r3
 800626c:	2b00      	cmp	r3, #0
 800626e:	d1c9      	bne.n	8006204 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006270:	69ba      	ldr	r2, [r7, #24]
 8006272:	6839      	ldr	r1, [r7, #0]
 8006274:	68f8      	ldr	r0, [r7, #12]
 8006276:	f000 fa61 	bl	800673c <SPI_EndRxTxTransaction>
 800627a:	4603      	mov	r3, r0
 800627c:	2b00      	cmp	r3, #0
 800627e:	d002      	beq.n	8006286 <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	2220      	movs	r2, #32
 8006284:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	689b      	ldr	r3, [r3, #8]
 800628a:	2b00      	cmp	r3, #0
 800628c:	d10a      	bne.n	80062a4 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800628e:	2300      	movs	r3, #0
 8006290:	613b      	str	r3, [r7, #16]
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	68db      	ldr	r3, [r3, #12]
 8006298:	613b      	str	r3, [r7, #16]
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	689b      	ldr	r3, [r3, #8]
 80062a0:	613b      	str	r3, [r7, #16]
 80062a2:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d002      	beq.n	80062b2 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 80062ac:	2301      	movs	r3, #1
 80062ae:	77fb      	strb	r3, [r7, #31]
 80062b0:	e003      	b.n	80062ba <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	2201      	movs	r2, #1
 80062b6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	2200      	movs	r2, #0
 80062be:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 80062c2:	7ffb      	ldrb	r3, [r7, #31]
}
 80062c4:	4618      	mov	r0, r3
 80062c6:	3720      	adds	r7, #32
 80062c8:	46bd      	mov	sp, r7
 80062ca:	bd80      	pop	{r7, pc}

080062cc <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80062cc:	b580      	push	{r7, lr}
 80062ce:	b08c      	sub	sp, #48	@ 0x30
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	60f8      	str	r0, [r7, #12]
 80062d4:	60b9      	str	r1, [r7, #8]
 80062d6:	607a      	str	r2, [r7, #4]
 80062d8:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80062da:	2301      	movs	r3, #1
 80062dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80062de:	2300      	movs	r3, #0
 80062e0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80062ea:	2b01      	cmp	r3, #1
 80062ec:	d101      	bne.n	80062f2 <HAL_SPI_TransmitReceive+0x26>
 80062ee:	2302      	movs	r3, #2
 80062f0:	e198      	b.n	8006624 <HAL_SPI_TransmitReceive+0x358>
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	2201      	movs	r2, #1
 80062f6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80062fa:	f7fe fe0d 	bl	8004f18 <HAL_GetTick>
 80062fe:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006306:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  tmp_mode            = hspi->Init.Mode;
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	685b      	ldr	r3, [r3, #4]
 800630e:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8006310:	887b      	ldrh	r3, [r7, #2]
 8006312:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006314:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006318:	2b01      	cmp	r3, #1
 800631a:	d00f      	beq.n	800633c <HAL_SPI_TransmitReceive+0x70>
 800631c:	69fb      	ldr	r3, [r7, #28]
 800631e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006322:	d107      	bne.n	8006334 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	689b      	ldr	r3, [r3, #8]
 8006328:	2b00      	cmp	r3, #0
 800632a:	d103      	bne.n	8006334 <HAL_SPI_TransmitReceive+0x68>
 800632c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006330:	2b04      	cmp	r3, #4
 8006332:	d003      	beq.n	800633c <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8006334:	2302      	movs	r3, #2
 8006336:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 800633a:	e16d      	b.n	8006618 <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800633c:	68bb      	ldr	r3, [r7, #8]
 800633e:	2b00      	cmp	r3, #0
 8006340:	d005      	beq.n	800634e <HAL_SPI_TransmitReceive+0x82>
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	2b00      	cmp	r3, #0
 8006346:	d002      	beq.n	800634e <HAL_SPI_TransmitReceive+0x82>
 8006348:	887b      	ldrh	r3, [r7, #2]
 800634a:	2b00      	cmp	r3, #0
 800634c:	d103      	bne.n	8006356 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800634e:	2301      	movs	r3, #1
 8006350:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8006354:	e160      	b.n	8006618 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800635c:	b2db      	uxtb	r3, r3
 800635e:	2b04      	cmp	r3, #4
 8006360:	d003      	beq.n	800636a <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	2205      	movs	r2, #5
 8006366:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	2200      	movs	r2, #0
 800636e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	687a      	ldr	r2, [r7, #4]
 8006374:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	887a      	ldrh	r2, [r7, #2]
 800637a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	887a      	ldrh	r2, [r7, #2]
 8006380:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	68ba      	ldr	r2, [r7, #8]
 8006386:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	887a      	ldrh	r2, [r7, #2]
 800638c:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	887a      	ldrh	r2, [r7, #2]
 8006392:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	2200      	movs	r2, #0
 8006398:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	2200      	movs	r2, #0
 800639e:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063aa:	2b40      	cmp	r3, #64	@ 0x40
 80063ac:	d007      	beq.n	80063be <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	681a      	ldr	r2, [r3, #0]
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80063bc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	68db      	ldr	r3, [r3, #12]
 80063c2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80063c6:	d17c      	bne.n	80064c2 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	685b      	ldr	r3, [r3, #4]
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d002      	beq.n	80063d6 <HAL_SPI_TransmitReceive+0x10a>
 80063d0:	8b7b      	ldrh	r3, [r7, #26]
 80063d2:	2b01      	cmp	r3, #1
 80063d4:	d16a      	bne.n	80064ac <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063da:	881a      	ldrh	r2, [r3, #0]
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063e6:	1c9a      	adds	r2, r3, #2
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80063f0:	b29b      	uxth	r3, r3
 80063f2:	3b01      	subs	r3, #1
 80063f4:	b29a      	uxth	r2, r3
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80063fa:	e057      	b.n	80064ac <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	689b      	ldr	r3, [r3, #8]
 8006402:	f003 0302 	and.w	r3, r3, #2
 8006406:	2b02      	cmp	r3, #2
 8006408:	d11b      	bne.n	8006442 <HAL_SPI_TransmitReceive+0x176>
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800640e:	b29b      	uxth	r3, r3
 8006410:	2b00      	cmp	r3, #0
 8006412:	d016      	beq.n	8006442 <HAL_SPI_TransmitReceive+0x176>
 8006414:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006416:	2b01      	cmp	r3, #1
 8006418:	d113      	bne.n	8006442 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800641e:	881a      	ldrh	r2, [r3, #0]
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800642a:	1c9a      	adds	r2, r3, #2
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006434:	b29b      	uxth	r3, r3
 8006436:	3b01      	subs	r3, #1
 8006438:	b29a      	uxth	r2, r3
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800643e:	2300      	movs	r3, #0
 8006440:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	689b      	ldr	r3, [r3, #8]
 8006448:	f003 0301 	and.w	r3, r3, #1
 800644c:	2b01      	cmp	r3, #1
 800644e:	d119      	bne.n	8006484 <HAL_SPI_TransmitReceive+0x1b8>
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006454:	b29b      	uxth	r3, r3
 8006456:	2b00      	cmp	r3, #0
 8006458:	d014      	beq.n	8006484 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	68da      	ldr	r2, [r3, #12]
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006464:	b292      	uxth	r2, r2
 8006466:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800646c:	1c9a      	adds	r2, r3, #2
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006476:	b29b      	uxth	r3, r3
 8006478:	3b01      	subs	r3, #1
 800647a:	b29a      	uxth	r2, r3
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006480:	2301      	movs	r3, #1
 8006482:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006484:	f7fe fd48 	bl	8004f18 <HAL_GetTick>
 8006488:	4602      	mov	r2, r0
 800648a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800648c:	1ad3      	subs	r3, r2, r3
 800648e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006490:	429a      	cmp	r2, r3
 8006492:	d80b      	bhi.n	80064ac <HAL_SPI_TransmitReceive+0x1e0>
 8006494:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006496:	f1b3 3fff 	cmp.w	r3, #4294967295
 800649a:	d007      	beq.n	80064ac <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 800649c:	2303      	movs	r3, #3
 800649e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	2201      	movs	r2, #1
 80064a6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 80064aa:	e0b5      	b.n	8006618 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80064b0:	b29b      	uxth	r3, r3
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d1a2      	bne.n	80063fc <HAL_SPI_TransmitReceive+0x130>
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80064ba:	b29b      	uxth	r3, r3
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d19d      	bne.n	80063fc <HAL_SPI_TransmitReceive+0x130>
 80064c0:	e080      	b.n	80065c4 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	685b      	ldr	r3, [r3, #4]
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d002      	beq.n	80064d0 <HAL_SPI_TransmitReceive+0x204>
 80064ca:	8b7b      	ldrh	r3, [r7, #26]
 80064cc:	2b01      	cmp	r3, #1
 80064ce:	d16f      	bne.n	80065b0 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	330c      	adds	r3, #12
 80064da:	7812      	ldrb	r2, [r2, #0]
 80064dc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064e2:	1c5a      	adds	r2, r3, #1
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80064ec:	b29b      	uxth	r3, r3
 80064ee:	3b01      	subs	r3, #1
 80064f0:	b29a      	uxth	r2, r3
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80064f6:	e05b      	b.n	80065b0 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	689b      	ldr	r3, [r3, #8]
 80064fe:	f003 0302 	and.w	r3, r3, #2
 8006502:	2b02      	cmp	r3, #2
 8006504:	d11c      	bne.n	8006540 <HAL_SPI_TransmitReceive+0x274>
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800650a:	b29b      	uxth	r3, r3
 800650c:	2b00      	cmp	r3, #0
 800650e:	d017      	beq.n	8006540 <HAL_SPI_TransmitReceive+0x274>
 8006510:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006512:	2b01      	cmp	r3, #1
 8006514:	d114      	bne.n	8006540 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	330c      	adds	r3, #12
 8006520:	7812      	ldrb	r2, [r2, #0]
 8006522:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006528:	1c5a      	adds	r2, r3, #1
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006532:	b29b      	uxth	r3, r3
 8006534:	3b01      	subs	r3, #1
 8006536:	b29a      	uxth	r2, r3
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800653c:	2300      	movs	r3, #0
 800653e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	689b      	ldr	r3, [r3, #8]
 8006546:	f003 0301 	and.w	r3, r3, #1
 800654a:	2b01      	cmp	r3, #1
 800654c:	d119      	bne.n	8006582 <HAL_SPI_TransmitReceive+0x2b6>
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006552:	b29b      	uxth	r3, r3
 8006554:	2b00      	cmp	r3, #0
 8006556:	d014      	beq.n	8006582 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	68da      	ldr	r2, [r3, #12]
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006562:	b2d2      	uxtb	r2, r2
 8006564:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800656a:	1c5a      	adds	r2, r3, #1
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006574:	b29b      	uxth	r3, r3
 8006576:	3b01      	subs	r3, #1
 8006578:	b29a      	uxth	r2, r3
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800657e:	2301      	movs	r3, #1
 8006580:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006582:	f7fe fcc9 	bl	8004f18 <HAL_GetTick>
 8006586:	4602      	mov	r2, r0
 8006588:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800658a:	1ad3      	subs	r3, r2, r3
 800658c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800658e:	429a      	cmp	r2, r3
 8006590:	d803      	bhi.n	800659a <HAL_SPI_TransmitReceive+0x2ce>
 8006592:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006594:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006598:	d102      	bne.n	80065a0 <HAL_SPI_TransmitReceive+0x2d4>
 800659a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800659c:	2b00      	cmp	r3, #0
 800659e:	d107      	bne.n	80065b0 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 80065a0:	2303      	movs	r3, #3
 80065a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	2201      	movs	r2, #1
 80065aa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 80065ae:	e033      	b.n	8006618 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80065b4:	b29b      	uxth	r3, r3
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d19e      	bne.n	80064f8 <HAL_SPI_TransmitReceive+0x22c>
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80065be:	b29b      	uxth	r3, r3
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d199      	bne.n	80064f8 <HAL_SPI_TransmitReceive+0x22c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80065c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80065c6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80065c8:	68f8      	ldr	r0, [r7, #12]
 80065ca:	f000 f8b7 	bl	800673c <SPI_EndRxTxTransaction>
 80065ce:	4603      	mov	r3, r0
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d006      	beq.n	80065e2 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 80065d4:	2301      	movs	r3, #1
 80065d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	2220      	movs	r2, #32
 80065de:	655a      	str	r2, [r3, #84]	@ 0x54
    goto error;
 80065e0:	e01a      	b.n	8006618 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	689b      	ldr	r3, [r3, #8]
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d10a      	bne.n	8006600 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80065ea:	2300      	movs	r3, #0
 80065ec:	617b      	str	r3, [r7, #20]
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	68db      	ldr	r3, [r3, #12]
 80065f4:	617b      	str	r3, [r7, #20]
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	689b      	ldr	r3, [r3, #8]
 80065fc:	617b      	str	r3, [r7, #20]
 80065fe:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006604:	2b00      	cmp	r3, #0
 8006606:	d003      	beq.n	8006610 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 8006608:	2301      	movs	r3, #1
 800660a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800660e:	e003      	b.n	8006618 <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	2201      	movs	r2, #1
 8006614:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	2200      	movs	r2, #0
 800661c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8006620:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 8006624:	4618      	mov	r0, r3
 8006626:	3730      	adds	r7, #48	@ 0x30
 8006628:	46bd      	mov	sp, r7
 800662a:	bd80      	pop	{r7, pc}

0800662c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800662c:	b580      	push	{r7, lr}
 800662e:	b088      	sub	sp, #32
 8006630:	af00      	add	r7, sp, #0
 8006632:	60f8      	str	r0, [r7, #12]
 8006634:	60b9      	str	r1, [r7, #8]
 8006636:	603b      	str	r3, [r7, #0]
 8006638:	4613      	mov	r3, r2
 800663a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800663c:	f7fe fc6c 	bl	8004f18 <HAL_GetTick>
 8006640:	4602      	mov	r2, r0
 8006642:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006644:	1a9b      	subs	r3, r3, r2
 8006646:	683a      	ldr	r2, [r7, #0]
 8006648:	4413      	add	r3, r2
 800664a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800664c:	f7fe fc64 	bl	8004f18 <HAL_GetTick>
 8006650:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006652:	4b39      	ldr	r3, [pc, #228]	@ (8006738 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	015b      	lsls	r3, r3, #5
 8006658:	0d1b      	lsrs	r3, r3, #20
 800665a:	69fa      	ldr	r2, [r7, #28]
 800665c:	fb02 f303 	mul.w	r3, r2, r3
 8006660:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006662:	e054      	b.n	800670e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006664:	683b      	ldr	r3, [r7, #0]
 8006666:	f1b3 3fff 	cmp.w	r3, #4294967295
 800666a:	d050      	beq.n	800670e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800666c:	f7fe fc54 	bl	8004f18 <HAL_GetTick>
 8006670:	4602      	mov	r2, r0
 8006672:	69bb      	ldr	r3, [r7, #24]
 8006674:	1ad3      	subs	r3, r2, r3
 8006676:	69fa      	ldr	r2, [r7, #28]
 8006678:	429a      	cmp	r2, r3
 800667a:	d902      	bls.n	8006682 <SPI_WaitFlagStateUntilTimeout+0x56>
 800667c:	69fb      	ldr	r3, [r7, #28]
 800667e:	2b00      	cmp	r3, #0
 8006680:	d13d      	bne.n	80066fe <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	685a      	ldr	r2, [r3, #4]
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006690:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	685b      	ldr	r3, [r3, #4]
 8006696:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800669a:	d111      	bne.n	80066c0 <SPI_WaitFlagStateUntilTimeout+0x94>
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	689b      	ldr	r3, [r3, #8]
 80066a0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80066a4:	d004      	beq.n	80066b0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	689b      	ldr	r3, [r3, #8]
 80066aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80066ae:	d107      	bne.n	80066c0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	681a      	ldr	r2, [r3, #0]
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80066be:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066c4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80066c8:	d10f      	bne.n	80066ea <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	681a      	ldr	r2, [r3, #0]
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80066d8:	601a      	str	r2, [r3, #0]
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	681a      	ldr	r2, [r3, #0]
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80066e8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	2201      	movs	r2, #1
 80066ee:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	2200      	movs	r2, #0
 80066f6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80066fa:	2303      	movs	r3, #3
 80066fc:	e017      	b.n	800672e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80066fe:	697b      	ldr	r3, [r7, #20]
 8006700:	2b00      	cmp	r3, #0
 8006702:	d101      	bne.n	8006708 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006704:	2300      	movs	r3, #0
 8006706:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006708:	697b      	ldr	r3, [r7, #20]
 800670a:	3b01      	subs	r3, #1
 800670c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	689a      	ldr	r2, [r3, #8]
 8006714:	68bb      	ldr	r3, [r7, #8]
 8006716:	4013      	ands	r3, r2
 8006718:	68ba      	ldr	r2, [r7, #8]
 800671a:	429a      	cmp	r2, r3
 800671c:	bf0c      	ite	eq
 800671e:	2301      	moveq	r3, #1
 8006720:	2300      	movne	r3, #0
 8006722:	b2db      	uxtb	r3, r3
 8006724:	461a      	mov	r2, r3
 8006726:	79fb      	ldrb	r3, [r7, #7]
 8006728:	429a      	cmp	r2, r3
 800672a:	d19b      	bne.n	8006664 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800672c:	2300      	movs	r3, #0
}
 800672e:	4618      	mov	r0, r3
 8006730:	3720      	adds	r7, #32
 8006732:	46bd      	mov	sp, r7
 8006734:	bd80      	pop	{r7, pc}
 8006736:	bf00      	nop
 8006738:	20000004 	.word	0x20000004

0800673c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800673c:	b580      	push	{r7, lr}
 800673e:	b086      	sub	sp, #24
 8006740:	af02      	add	r7, sp, #8
 8006742:	60f8      	str	r0, [r7, #12]
 8006744:	60b9      	str	r1, [r7, #8]
 8006746:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	9300      	str	r3, [sp, #0]
 800674c:	68bb      	ldr	r3, [r7, #8]
 800674e:	2200      	movs	r2, #0
 8006750:	2180      	movs	r1, #128	@ 0x80
 8006752:	68f8      	ldr	r0, [r7, #12]
 8006754:	f7ff ff6a 	bl	800662c <SPI_WaitFlagStateUntilTimeout>
 8006758:	4603      	mov	r3, r0
 800675a:	2b00      	cmp	r3, #0
 800675c:	d007      	beq.n	800676e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006762:	f043 0220 	orr.w	r2, r3, #32
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800676a:	2303      	movs	r3, #3
 800676c:	e000      	b.n	8006770 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 800676e:	2300      	movs	r3, #0
}
 8006770:	4618      	mov	r0, r3
 8006772:	3710      	adds	r7, #16
 8006774:	46bd      	mov	sp, r7
 8006776:	bd80      	pop	{r7, pc}

08006778 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006778:	b580      	push	{r7, lr}
 800677a:	b082      	sub	sp, #8
 800677c:	af00      	add	r7, sp, #0
 800677e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	2b00      	cmp	r3, #0
 8006784:	d101      	bne.n	800678a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006786:	2301      	movs	r3, #1
 8006788:	e041      	b.n	800680e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006790:	b2db      	uxtb	r3, r3
 8006792:	2b00      	cmp	r3, #0
 8006794:	d106      	bne.n	80067a4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	2200      	movs	r2, #0
 800679a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800679e:	6878      	ldr	r0, [r7, #4]
 80067a0:	f000 f839 	bl	8006816 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	2202      	movs	r2, #2
 80067a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681a      	ldr	r2, [r3, #0]
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	3304      	adds	r3, #4
 80067b4:	4619      	mov	r1, r3
 80067b6:	4610      	mov	r0, r2
 80067b8:	f000 f9b4 	bl	8006b24 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	2201      	movs	r2, #1
 80067c0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	2201      	movs	r2, #1
 80067c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	2201      	movs	r2, #1
 80067d0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	2201      	movs	r2, #1
 80067d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	2201      	movs	r2, #1
 80067e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	2201      	movs	r2, #1
 80067e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	2201      	movs	r2, #1
 80067f0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	2201      	movs	r2, #1
 80067f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	2201      	movs	r2, #1
 8006800:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	2201      	movs	r2, #1
 8006808:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800680c:	2300      	movs	r3, #0
}
 800680e:	4618      	mov	r0, r3
 8006810:	3708      	adds	r7, #8
 8006812:	46bd      	mov	sp, r7
 8006814:	bd80      	pop	{r7, pc}

08006816 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8006816:	b480      	push	{r7}
 8006818:	b083      	sub	sp, #12
 800681a:	af00      	add	r7, sp, #0
 800681c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800681e:	bf00      	nop
 8006820:	370c      	adds	r7, #12
 8006822:	46bd      	mov	sp, r7
 8006824:	bc80      	pop	{r7}
 8006826:	4770      	bx	lr

08006828 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006828:	b480      	push	{r7}
 800682a:	b085      	sub	sp, #20
 800682c:	af00      	add	r7, sp, #0
 800682e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006836:	b2db      	uxtb	r3, r3
 8006838:	2b01      	cmp	r3, #1
 800683a:	d001      	beq.n	8006840 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800683c:	2301      	movs	r3, #1
 800683e:	e03a      	b.n	80068b6 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	2202      	movs	r2, #2
 8006844:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	68da      	ldr	r2, [r3, #12]
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	f042 0201 	orr.w	r2, r2, #1
 8006856:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	4a18      	ldr	r2, [pc, #96]	@ (80068c0 <HAL_TIM_Base_Start_IT+0x98>)
 800685e:	4293      	cmp	r3, r2
 8006860:	d00e      	beq.n	8006880 <HAL_TIM_Base_Start_IT+0x58>
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800686a:	d009      	beq.n	8006880 <HAL_TIM_Base_Start_IT+0x58>
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	4a14      	ldr	r2, [pc, #80]	@ (80068c4 <HAL_TIM_Base_Start_IT+0x9c>)
 8006872:	4293      	cmp	r3, r2
 8006874:	d004      	beq.n	8006880 <HAL_TIM_Base_Start_IT+0x58>
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	4a13      	ldr	r2, [pc, #76]	@ (80068c8 <HAL_TIM_Base_Start_IT+0xa0>)
 800687c:	4293      	cmp	r3, r2
 800687e:	d111      	bne.n	80068a4 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	689b      	ldr	r3, [r3, #8]
 8006886:	f003 0307 	and.w	r3, r3, #7
 800688a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	2b06      	cmp	r3, #6
 8006890:	d010      	beq.n	80068b4 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	681a      	ldr	r2, [r3, #0]
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	f042 0201 	orr.w	r2, r2, #1
 80068a0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80068a2:	e007      	b.n	80068b4 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	681a      	ldr	r2, [r3, #0]
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	f042 0201 	orr.w	r2, r2, #1
 80068b2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80068b4:	2300      	movs	r3, #0
}
 80068b6:	4618      	mov	r0, r3
 80068b8:	3714      	adds	r7, #20
 80068ba:	46bd      	mov	sp, r7
 80068bc:	bc80      	pop	{r7}
 80068be:	4770      	bx	lr
 80068c0:	40012c00 	.word	0x40012c00
 80068c4:	40000400 	.word	0x40000400
 80068c8:	40000800 	.word	0x40000800

080068cc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80068cc:	b580      	push	{r7, lr}
 80068ce:	b082      	sub	sp, #8
 80068d0:	af00      	add	r7, sp, #0
 80068d2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	691b      	ldr	r3, [r3, #16]
 80068da:	f003 0302 	and.w	r3, r3, #2
 80068de:	2b02      	cmp	r3, #2
 80068e0:	d122      	bne.n	8006928 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	68db      	ldr	r3, [r3, #12]
 80068e8:	f003 0302 	and.w	r3, r3, #2
 80068ec:	2b02      	cmp	r3, #2
 80068ee:	d11b      	bne.n	8006928 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	f06f 0202 	mvn.w	r2, #2
 80068f8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	2201      	movs	r2, #1
 80068fe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	699b      	ldr	r3, [r3, #24]
 8006906:	f003 0303 	and.w	r3, r3, #3
 800690a:	2b00      	cmp	r3, #0
 800690c:	d003      	beq.n	8006916 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800690e:	6878      	ldr	r0, [r7, #4]
 8006910:	f000 f8ed 	bl	8006aee <HAL_TIM_IC_CaptureCallback>
 8006914:	e005      	b.n	8006922 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006916:	6878      	ldr	r0, [r7, #4]
 8006918:	f000 f8e0 	bl	8006adc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800691c:	6878      	ldr	r0, [r7, #4]
 800691e:	f000 f8ef 	bl	8006b00 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	2200      	movs	r2, #0
 8006926:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	691b      	ldr	r3, [r3, #16]
 800692e:	f003 0304 	and.w	r3, r3, #4
 8006932:	2b04      	cmp	r3, #4
 8006934:	d122      	bne.n	800697c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	68db      	ldr	r3, [r3, #12]
 800693c:	f003 0304 	and.w	r3, r3, #4
 8006940:	2b04      	cmp	r3, #4
 8006942:	d11b      	bne.n	800697c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	f06f 0204 	mvn.w	r2, #4
 800694c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	2202      	movs	r2, #2
 8006952:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	699b      	ldr	r3, [r3, #24]
 800695a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800695e:	2b00      	cmp	r3, #0
 8006960:	d003      	beq.n	800696a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006962:	6878      	ldr	r0, [r7, #4]
 8006964:	f000 f8c3 	bl	8006aee <HAL_TIM_IC_CaptureCallback>
 8006968:	e005      	b.n	8006976 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800696a:	6878      	ldr	r0, [r7, #4]
 800696c:	f000 f8b6 	bl	8006adc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006970:	6878      	ldr	r0, [r7, #4]
 8006972:	f000 f8c5 	bl	8006b00 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	2200      	movs	r2, #0
 800697a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	691b      	ldr	r3, [r3, #16]
 8006982:	f003 0308 	and.w	r3, r3, #8
 8006986:	2b08      	cmp	r3, #8
 8006988:	d122      	bne.n	80069d0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	68db      	ldr	r3, [r3, #12]
 8006990:	f003 0308 	and.w	r3, r3, #8
 8006994:	2b08      	cmp	r3, #8
 8006996:	d11b      	bne.n	80069d0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	f06f 0208 	mvn.w	r2, #8
 80069a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	2204      	movs	r2, #4
 80069a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	69db      	ldr	r3, [r3, #28]
 80069ae:	f003 0303 	and.w	r3, r3, #3
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d003      	beq.n	80069be <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80069b6:	6878      	ldr	r0, [r7, #4]
 80069b8:	f000 f899 	bl	8006aee <HAL_TIM_IC_CaptureCallback>
 80069bc:	e005      	b.n	80069ca <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80069be:	6878      	ldr	r0, [r7, #4]
 80069c0:	f000 f88c 	bl	8006adc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80069c4:	6878      	ldr	r0, [r7, #4]
 80069c6:	f000 f89b 	bl	8006b00 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	2200      	movs	r2, #0
 80069ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	691b      	ldr	r3, [r3, #16]
 80069d6:	f003 0310 	and.w	r3, r3, #16
 80069da:	2b10      	cmp	r3, #16
 80069dc:	d122      	bne.n	8006a24 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	68db      	ldr	r3, [r3, #12]
 80069e4:	f003 0310 	and.w	r3, r3, #16
 80069e8:	2b10      	cmp	r3, #16
 80069ea:	d11b      	bne.n	8006a24 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	f06f 0210 	mvn.w	r2, #16
 80069f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	2208      	movs	r2, #8
 80069fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	69db      	ldr	r3, [r3, #28]
 8006a02:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d003      	beq.n	8006a12 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006a0a:	6878      	ldr	r0, [r7, #4]
 8006a0c:	f000 f86f 	bl	8006aee <HAL_TIM_IC_CaptureCallback>
 8006a10:	e005      	b.n	8006a1e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a12:	6878      	ldr	r0, [r7, #4]
 8006a14:	f000 f862 	bl	8006adc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a18:	6878      	ldr	r0, [r7, #4]
 8006a1a:	f000 f871 	bl	8006b00 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	2200      	movs	r2, #0
 8006a22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	691b      	ldr	r3, [r3, #16]
 8006a2a:	f003 0301 	and.w	r3, r3, #1
 8006a2e:	2b01      	cmp	r3, #1
 8006a30:	d10e      	bne.n	8006a50 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	68db      	ldr	r3, [r3, #12]
 8006a38:	f003 0301 	and.w	r3, r3, #1
 8006a3c:	2b01      	cmp	r3, #1
 8006a3e:	d107      	bne.n	8006a50 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	f06f 0201 	mvn.w	r2, #1
 8006a48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006a4a:	6878      	ldr	r0, [r7, #4]
 8006a4c:	f000 fbf8 	bl	8007240 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	691b      	ldr	r3, [r3, #16]
 8006a56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a5a:	2b80      	cmp	r3, #128	@ 0x80
 8006a5c:	d10e      	bne.n	8006a7c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	68db      	ldr	r3, [r3, #12]
 8006a64:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a68:	2b80      	cmp	r3, #128	@ 0x80
 8006a6a:	d107      	bne.n	8006a7c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006a74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006a76:	6878      	ldr	r0, [r7, #4]
 8006a78:	f000 f8bf 	bl	8006bfa <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	691b      	ldr	r3, [r3, #16]
 8006a82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a86:	2b40      	cmp	r3, #64	@ 0x40
 8006a88:	d10e      	bne.n	8006aa8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	68db      	ldr	r3, [r3, #12]
 8006a90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a94:	2b40      	cmp	r3, #64	@ 0x40
 8006a96:	d107      	bne.n	8006aa8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006aa0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006aa2:	6878      	ldr	r0, [r7, #4]
 8006aa4:	f000 f835 	bl	8006b12 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	691b      	ldr	r3, [r3, #16]
 8006aae:	f003 0320 	and.w	r3, r3, #32
 8006ab2:	2b20      	cmp	r3, #32
 8006ab4:	d10e      	bne.n	8006ad4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	68db      	ldr	r3, [r3, #12]
 8006abc:	f003 0320 	and.w	r3, r3, #32
 8006ac0:	2b20      	cmp	r3, #32
 8006ac2:	d107      	bne.n	8006ad4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	f06f 0220 	mvn.w	r2, #32
 8006acc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006ace:	6878      	ldr	r0, [r7, #4]
 8006ad0:	f000 f88a 	bl	8006be8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006ad4:	bf00      	nop
 8006ad6:	3708      	adds	r7, #8
 8006ad8:	46bd      	mov	sp, r7
 8006ada:	bd80      	pop	{r7, pc}

08006adc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006adc:	b480      	push	{r7}
 8006ade:	b083      	sub	sp, #12
 8006ae0:	af00      	add	r7, sp, #0
 8006ae2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006ae4:	bf00      	nop
 8006ae6:	370c      	adds	r7, #12
 8006ae8:	46bd      	mov	sp, r7
 8006aea:	bc80      	pop	{r7}
 8006aec:	4770      	bx	lr

08006aee <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006aee:	b480      	push	{r7}
 8006af0:	b083      	sub	sp, #12
 8006af2:	af00      	add	r7, sp, #0
 8006af4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006af6:	bf00      	nop
 8006af8:	370c      	adds	r7, #12
 8006afa:	46bd      	mov	sp, r7
 8006afc:	bc80      	pop	{r7}
 8006afe:	4770      	bx	lr

08006b00 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006b00:	b480      	push	{r7}
 8006b02:	b083      	sub	sp, #12
 8006b04:	af00      	add	r7, sp, #0
 8006b06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006b08:	bf00      	nop
 8006b0a:	370c      	adds	r7, #12
 8006b0c:	46bd      	mov	sp, r7
 8006b0e:	bc80      	pop	{r7}
 8006b10:	4770      	bx	lr

08006b12 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006b12:	b480      	push	{r7}
 8006b14:	b083      	sub	sp, #12
 8006b16:	af00      	add	r7, sp, #0
 8006b18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006b1a:	bf00      	nop
 8006b1c:	370c      	adds	r7, #12
 8006b1e:	46bd      	mov	sp, r7
 8006b20:	bc80      	pop	{r7}
 8006b22:	4770      	bx	lr

08006b24 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006b24:	b480      	push	{r7}
 8006b26:	b085      	sub	sp, #20
 8006b28:	af00      	add	r7, sp, #0
 8006b2a:	6078      	str	r0, [r7, #4]
 8006b2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	4a29      	ldr	r2, [pc, #164]	@ (8006bdc <TIM_Base_SetConfig+0xb8>)
 8006b38:	4293      	cmp	r3, r2
 8006b3a:	d00b      	beq.n	8006b54 <TIM_Base_SetConfig+0x30>
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b42:	d007      	beq.n	8006b54 <TIM_Base_SetConfig+0x30>
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	4a26      	ldr	r2, [pc, #152]	@ (8006be0 <TIM_Base_SetConfig+0xbc>)
 8006b48:	4293      	cmp	r3, r2
 8006b4a:	d003      	beq.n	8006b54 <TIM_Base_SetConfig+0x30>
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	4a25      	ldr	r2, [pc, #148]	@ (8006be4 <TIM_Base_SetConfig+0xc0>)
 8006b50:	4293      	cmp	r3, r2
 8006b52:	d108      	bne.n	8006b66 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b5a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006b5c:	683b      	ldr	r3, [r7, #0]
 8006b5e:	685b      	ldr	r3, [r3, #4]
 8006b60:	68fa      	ldr	r2, [r7, #12]
 8006b62:	4313      	orrs	r3, r2
 8006b64:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	4a1c      	ldr	r2, [pc, #112]	@ (8006bdc <TIM_Base_SetConfig+0xb8>)
 8006b6a:	4293      	cmp	r3, r2
 8006b6c:	d00b      	beq.n	8006b86 <TIM_Base_SetConfig+0x62>
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b74:	d007      	beq.n	8006b86 <TIM_Base_SetConfig+0x62>
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	4a19      	ldr	r2, [pc, #100]	@ (8006be0 <TIM_Base_SetConfig+0xbc>)
 8006b7a:	4293      	cmp	r3, r2
 8006b7c:	d003      	beq.n	8006b86 <TIM_Base_SetConfig+0x62>
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	4a18      	ldr	r2, [pc, #96]	@ (8006be4 <TIM_Base_SetConfig+0xc0>)
 8006b82:	4293      	cmp	r3, r2
 8006b84:	d108      	bne.n	8006b98 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006b8c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006b8e:	683b      	ldr	r3, [r7, #0]
 8006b90:	68db      	ldr	r3, [r3, #12]
 8006b92:	68fa      	ldr	r2, [r7, #12]
 8006b94:	4313      	orrs	r3, r2
 8006b96:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006b9e:	683b      	ldr	r3, [r7, #0]
 8006ba0:	695b      	ldr	r3, [r3, #20]
 8006ba2:	4313      	orrs	r3, r2
 8006ba4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	68fa      	ldr	r2, [r7, #12]
 8006baa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006bac:	683b      	ldr	r3, [r7, #0]
 8006bae:	689a      	ldr	r2, [r3, #8]
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006bb4:	683b      	ldr	r3, [r7, #0]
 8006bb6:	681a      	ldr	r2, [r3, #0]
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	4a07      	ldr	r2, [pc, #28]	@ (8006bdc <TIM_Base_SetConfig+0xb8>)
 8006bc0:	4293      	cmp	r3, r2
 8006bc2:	d103      	bne.n	8006bcc <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006bc4:	683b      	ldr	r3, [r7, #0]
 8006bc6:	691a      	ldr	r2, [r3, #16]
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	2201      	movs	r2, #1
 8006bd0:	615a      	str	r2, [r3, #20]
}
 8006bd2:	bf00      	nop
 8006bd4:	3714      	adds	r7, #20
 8006bd6:	46bd      	mov	sp, r7
 8006bd8:	bc80      	pop	{r7}
 8006bda:	4770      	bx	lr
 8006bdc:	40012c00 	.word	0x40012c00
 8006be0:	40000400 	.word	0x40000400
 8006be4:	40000800 	.word	0x40000800

08006be8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006be8:	b480      	push	{r7}
 8006bea:	b083      	sub	sp, #12
 8006bec:	af00      	add	r7, sp, #0
 8006bee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006bf0:	bf00      	nop
 8006bf2:	370c      	adds	r7, #12
 8006bf4:	46bd      	mov	sp, r7
 8006bf6:	bc80      	pop	{r7}
 8006bf8:	4770      	bx	lr

08006bfa <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006bfa:	b480      	push	{r7}
 8006bfc:	b083      	sub	sp, #12
 8006bfe:	af00      	add	r7, sp, #0
 8006c00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006c02:	bf00      	nop
 8006c04:	370c      	adds	r7, #12
 8006c06:	46bd      	mov	sp, r7
 8006c08:	bc80      	pop	{r7}
 8006c0a:	4770      	bx	lr

08006c0c <bme68x_spi_read>:

/*!
 * SPI read function map to COINES platform
 */
BME68X_INTF_RET_TYPE bme68x_spi_read(uint8_t reg_addr, uint8_t *reg_data, uint32_t len, void *intf_ptr)
{
 8006c0c:	b580      	push	{r7, lr}
 8006c0e:	b088      	sub	sp, #32
 8006c10:	af02      	add	r7, sp, #8
 8006c12:	60b9      	str	r1, [r7, #8]
 8006c14:	607a      	str	r2, [r7, #4]
 8006c16:	603b      	str	r3, [r7, #0]
 8006c18:	4603      	mov	r3, r0
 8006c1a:	73fb      	strb	r3, [r7, #15]
    HAL_StatusTypeDef err;
    BME68X_INTF_RET_TYPE ret;
    uint8_t device_addr = *(uint8_t*)intf_ptr;
 8006c1c:	683b      	ldr	r3, [r7, #0]
 8006c1e:	781b      	ldrb	r3, [r3, #0]
 8006c20:	75bb      	strb	r3, [r7, #22]

    (void)intf_ptr;

    /* Write control byte */
    err = HAL_SPI_TransmitReceive(&hspi1,
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	b29b      	uxth	r3, r3
 8006c26:	3301      	adds	r3, #1
 8006c28:	b29b      	uxth	r3, r3
 8006c2a:	f04f 32ff 	mov.w	r2, #4294967295
 8006c2e:	9200      	str	r2, [sp, #0]
 8006c30:	4a0c      	ldr	r2, [pc, #48]	@ (8006c64 <bme68x_spi_read+0x58>)
 8006c32:	68b9      	ldr	r1, [r7, #8]
 8006c34:	480c      	ldr	r0, [pc, #48]	@ (8006c68 <bme68x_spi_read+0x5c>)
 8006c36:	f7ff fb49 	bl	80062cc <HAL_SPI_TransmitReceive>
 8006c3a:	4603      	mov	r3, r0
 8006c3c:	757b      	strb	r3, [r7, #21]
                reg_data, 
                rw_buffer, 
                len+1,
                portMAX_DELAY);

    if(err == HAL_OK)
 8006c3e:	7d7b      	ldrb	r3, [r7, #21]
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d107      	bne.n	8006c54 <bme68x_spi_read+0x48>
    {
        memcpy(reg_data, &rw_buffer[1], len); /* Read starts after write of reg_addr*/
 8006c44:	687a      	ldr	r2, [r7, #4]
 8006c46:	4909      	ldr	r1, [pc, #36]	@ (8006c6c <bme68x_spi_read+0x60>)
 8006c48:	68b8      	ldr	r0, [r7, #8]
 8006c4a:	f000 fda6 	bl	800779a <memcpy>
        ret = BME68X_INTF_RET_SUCCESS;
 8006c4e:	2300      	movs	r3, #0
 8006c50:	75fb      	strb	r3, [r7, #23]
 8006c52:	e001      	b.n	8006c58 <bme68x_spi_read+0x4c>
    }
    else
    {
        ret = -1;
 8006c54:	23ff      	movs	r3, #255	@ 0xff
 8006c56:	75fb      	strb	r3, [r7, #23]
    }
    return ret;
 8006c58:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8006c5c:	4618      	mov	r0, r3
 8006c5e:	3718      	adds	r7, #24
 8006c60:	46bd      	mov	sp, r7
 8006c62:	bd80      	pop	{r7, pc}
 8006c64:	200002c8 	.word	0x200002c8
 8006c68:	20000270 	.word	0x20000270
 8006c6c:	200002c9 	.word	0x200002c9

08006c70 <bme68x_spi_write>:

/*!
 * SPI write function map to COINES platform
 */
BME68X_INTF_RET_TYPE bme68x_spi_write(uint8_t reg_addr, const uint8_t *reg_data, uint32_t len, void *intf_ptr)
{
 8006c70:	b580      	push	{r7, lr}
 8006c72:	b086      	sub	sp, #24
 8006c74:	af00      	add	r7, sp, #0
 8006c76:	60b9      	str	r1, [r7, #8]
 8006c78:	607a      	str	r2, [r7, #4]
 8006c7a:	603b      	str	r3, [r7, #0]
 8006c7c:	4603      	mov	r3, r0
 8006c7e:	73fb      	strb	r3, [r7, #15]
    HAL_StatusTypeDef err;
    BME68X_INTF_RET_TYPE ret;
    uint8_t device_addr = *(uint8_t*)intf_ptr;
 8006c80:	683b      	ldr	r3, [r7, #0]
 8006c82:	781b      	ldrb	r3, [r3, #0]
 8006c84:	75bb      	strb	r3, [r7, #22]

    (void)intf_ptr;

    
    rw_buffer[0] = reg_addr;
 8006c86:	4a11      	ldr	r2, [pc, #68]	@ (8006ccc <bme68x_spi_write+0x5c>)
 8006c88:	7bfb      	ldrb	r3, [r7, #15]
 8006c8a:	7013      	strb	r3, [r2, #0]
    memcpy((rw_buffer +1), reg_data, len);
 8006c8c:	4b10      	ldr	r3, [pc, #64]	@ (8006cd0 <bme68x_spi_write+0x60>)
 8006c8e:	687a      	ldr	r2, [r7, #4]
 8006c90:	68b9      	ldr	r1, [r7, #8]
 8006c92:	4618      	mov	r0, r3
 8006c94:	f000 fd81 	bl	800779a <memcpy>

    err = HAL_SPI_Transmit(&hspi1, 
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	b29b      	uxth	r3, r3
 8006c9c:	3301      	adds	r3, #1
 8006c9e:	b29a      	uxth	r2, r3
 8006ca0:	f04f 33ff 	mov.w	r3, #4294967295
 8006ca4:	4909      	ldr	r1, [pc, #36]	@ (8006ccc <bme68x_spi_write+0x5c>)
 8006ca6:	480b      	ldr	r0, [pc, #44]	@ (8006cd4 <bme68x_spi_write+0x64>)
 8006ca8:	f7ff f9cd 	bl	8006046 <HAL_SPI_Transmit>
 8006cac:	4603      	mov	r3, r0
 8006cae:	757b      	strb	r3, [r7, #21]
        rw_buffer, 
        len + 1, 
        portMAX_DELAY);

    if(err == HAL_OK)
 8006cb0:	7d7b      	ldrb	r3, [r7, #21]
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d102      	bne.n	8006cbc <bme68x_spi_write+0x4c>
    {
        ret = BME68X_INTF_RET_SUCCESS;
 8006cb6:	2300      	movs	r3, #0
 8006cb8:	75fb      	strb	r3, [r7, #23]
 8006cba:	e001      	b.n	8006cc0 <bme68x_spi_write+0x50>
    }
    else
    {
        ret = -1;
 8006cbc:	23ff      	movs	r3, #255	@ 0xff
 8006cbe:	75fb      	strb	r3, [r7, #23]
    }
    return ret;
 8006cc0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8006cc4:	4618      	mov	r0, r3
 8006cc6:	3718      	adds	r7, #24
 8006cc8:	46bd      	mov	sp, r7
 8006cca:	bd80      	pop	{r7, pc}
 8006ccc:	200002c8 	.word	0x200002c8
 8006cd0:	200002c9 	.word	0x200002c9
 8006cd4:	20000270 	.word	0x20000270

08006cd8 <bme68x_delay_us>:

/*!
 * Delay function map to COINES platform
 */
void bme68x_delay_us(uint32_t period, void *intf_ptr)
{
 8006cd8:	b580      	push	{r7, lr}
 8006cda:	b082      	sub	sp, #8
 8006cdc:	af00      	add	r7, sp, #0
 8006cde:	6078      	str	r0, [r7, #4]
 8006ce0:	6039      	str	r1, [r7, #0]
    (void)intf_ptr;
    vTaskDelay(period/1000);
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	4a05      	ldr	r2, [pc, #20]	@ (8006cfc <bme68x_delay_us+0x24>)
 8006ce6:	fba2 2303 	umull	r2, r3, r2, r3
 8006cea:	099b      	lsrs	r3, r3, #6
 8006cec:	4618      	mov	r0, r3
 8006cee:	f7fc fdd7 	bl	80038a0 <vTaskDelay>
}
 8006cf2:	bf00      	nop
 8006cf4:	3708      	adds	r7, #8
 8006cf6:	46bd      	mov	sp, r7
 8006cf8:	bd80      	pop	{r7, pc}
 8006cfa:	bf00      	nop
 8006cfc:	10624dd3 	.word	0x10624dd3

08006d00 <bme68x_check_rslt>:

void bme68x_check_rslt(const char api_name[], int8_t rslt)
{
 8006d00:	b580      	push	{r7, lr}
 8006d02:	b082      	sub	sp, #8
 8006d04:	af00      	add	r7, sp, #0
 8006d06:	6078      	str	r0, [r7, #4]
 8006d08:	460b      	mov	r3, r1
 8006d0a:	70fb      	strb	r3, [r7, #3]
    switch (rslt)
 8006d0c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006d10:	3305      	adds	r3, #5
 8006d12:	2b07      	cmp	r3, #7
 8006d14:	d842      	bhi.n	8006d9c <bme68x_check_rslt+0x9c>
 8006d16:	a201      	add	r2, pc, #4	@ (adr r2, 8006d1c <bme68x_check_rslt+0x1c>)
 8006d18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d1c:	08006d7d 	.word	0x08006d7d
 8006d20:	08006d5d 	.word	0x08006d5d
 8006d24:	08006d6d 	.word	0x08006d6d
 8006d28:	08006d4d 	.word	0x08006d4d
 8006d2c:	08006d3d 	.word	0x08006d3d
 8006d30:	08006dad 	.word	0x08006dad
 8006d34:	08006d9d 	.word	0x08006d9d
 8006d38:	08006d8d 	.word	0x08006d8d
        case BME68X_OK:

            /* Do nothing */
            break;
        case BME68X_E_NULL_PTR:
            printf("API name [%s]  Error [%d] : Null pointer\r\n", api_name, rslt);
 8006d3c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006d40:	461a      	mov	r2, r3
 8006d42:	6879      	ldr	r1, [r7, #4]
 8006d44:	481c      	ldr	r0, [pc, #112]	@ (8006db8 <bme68x_check_rslt+0xb8>)
 8006d46:	f000 fc47 	bl	80075d8 <iprintf>
            break;
 8006d4a:	e030      	b.n	8006dae <bme68x_check_rslt+0xae>
        case BME68X_E_COM_FAIL:
            printf("API name [%s]  Error [%d] : Communication failure\r\n", api_name, rslt);
 8006d4c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006d50:	461a      	mov	r2, r3
 8006d52:	6879      	ldr	r1, [r7, #4]
 8006d54:	4819      	ldr	r0, [pc, #100]	@ (8006dbc <bme68x_check_rslt+0xbc>)
 8006d56:	f000 fc3f 	bl	80075d8 <iprintf>
            break;
 8006d5a:	e028      	b.n	8006dae <bme68x_check_rslt+0xae>
        case BME68X_E_INVALID_LENGTH:
            printf("API name [%s]  Error [%d] : Incorrect length parameter\r\n", api_name, rslt);
 8006d5c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006d60:	461a      	mov	r2, r3
 8006d62:	6879      	ldr	r1, [r7, #4]
 8006d64:	4816      	ldr	r0, [pc, #88]	@ (8006dc0 <bme68x_check_rslt+0xc0>)
 8006d66:	f000 fc37 	bl	80075d8 <iprintf>
            break;
 8006d6a:	e020      	b.n	8006dae <bme68x_check_rslt+0xae>
        case BME68X_E_DEV_NOT_FOUND:
            printf("API name [%s]  Error [%d] : Device not found\r\n", api_name, rslt);
 8006d6c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006d70:	461a      	mov	r2, r3
 8006d72:	6879      	ldr	r1, [r7, #4]
 8006d74:	4813      	ldr	r0, [pc, #76]	@ (8006dc4 <bme68x_check_rslt+0xc4>)
 8006d76:	f000 fc2f 	bl	80075d8 <iprintf>
            break;
 8006d7a:	e018      	b.n	8006dae <bme68x_check_rslt+0xae>
        case BME68X_E_SELF_TEST:
            printf("API name [%s]  Error [%d] : Self test error\r\n", api_name, rslt);
 8006d7c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006d80:	461a      	mov	r2, r3
 8006d82:	6879      	ldr	r1, [r7, #4]
 8006d84:	4810      	ldr	r0, [pc, #64]	@ (8006dc8 <bme68x_check_rslt+0xc8>)
 8006d86:	f000 fc27 	bl	80075d8 <iprintf>
            break;
 8006d8a:	e010      	b.n	8006dae <bme68x_check_rslt+0xae>
        case BME68X_W_NO_NEW_DATA:
            printf("API name [%s]  Warning [%d] : No new data found\r\n", api_name, rslt);
 8006d8c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006d90:	461a      	mov	r2, r3
 8006d92:	6879      	ldr	r1, [r7, #4]
 8006d94:	480d      	ldr	r0, [pc, #52]	@ (8006dcc <bme68x_check_rslt+0xcc>)
 8006d96:	f000 fc1f 	bl	80075d8 <iprintf>
            break;
 8006d9a:	e008      	b.n	8006dae <bme68x_check_rslt+0xae>
        default:
            printf("API name [%s]  Error [%d] : Unknown error code\r\n", api_name, rslt);
 8006d9c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006da0:	461a      	mov	r2, r3
 8006da2:	6879      	ldr	r1, [r7, #4]
 8006da4:	480a      	ldr	r0, [pc, #40]	@ (8006dd0 <bme68x_check_rslt+0xd0>)
 8006da6:	f000 fc17 	bl	80075d8 <iprintf>
            break;
 8006daa:	e000      	b.n	8006dae <bme68x_check_rslt+0xae>
            break;
 8006dac:	bf00      	nop
    }
}
 8006dae:	bf00      	nop
 8006db0:	3708      	adds	r7, #8
 8006db2:	46bd      	mov	sp, r7
 8006db4:	bd80      	pop	{r7, pc}
 8006db6:	bf00      	nop
 8006db8:	08008244 	.word	0x08008244
 8006dbc:	08008270 	.word	0x08008270
 8006dc0:	080082a4 	.word	0x080082a4
 8006dc4:	080082e0 	.word	0x080082e0
 8006dc8:	08008310 	.word	0x08008310
 8006dcc:	08008340 	.word	0x08008340
 8006dd0:	08008374 	.word	0x08008374

08006dd4 <bme68x_interface_init>:

int8_t bme68x_interface_init(struct bme68x_dev *bme, uint8_t intf)
{
 8006dd4:	b580      	push	{r7, lr}
 8006dd6:	b084      	sub	sp, #16
 8006dd8:	af00      	add	r7, sp, #0
 8006dda:	6078      	str	r0, [r7, #4]
 8006ddc:	460b      	mov	r3, r1
 8006dde:	70fb      	strb	r3, [r7, #3]
    int8_t rslt = BME68X_OK;
 8006de0:	2300      	movs	r3, #0
 8006de2:	73fb      	strb	r3, [r7, #15]
    HAL_StatusTypeDef err;
    BME68X_INTF_RET_TYPE ret;

    if (bme != NULL)
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d028      	beq.n	8006e3c <bme68x_interface_init+0x68>
    {

        err = MX_SPI1_Init(&hspi1);
 8006dea:	4818      	ldr	r0, [pc, #96]	@ (8006e4c <bme68x_interface_init+0x78>)
 8006dec:	f000 fa40 	bl	8007270 <MX_SPI1_Init>
 8006df0:	4603      	mov	r3, r0
 8006df2:	73bb      	strb	r3, [r7, #14]
    
        if (err != HAL_OK)
 8006df4:	7bbb      	ldrb	r3, [r7, #14]
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d001      	beq.n	8006dfe <bme68x_interface_init+0x2a>
        {
            // thread_safe_printf(
            //     "\n Unable to connect with Application Board ! \n" " 1. Check if the board is connected and powered on. \n" " 2. Check if Application Board USB driver is installed. \n"
            //     " 3. Check if board is in use by another application. (Insufficient permissions to access USB) \n");
            while(1)
 8006dfa:	bf00      	nop
 8006dfc:	e7fd      	b.n	8006dfa <bme68x_interface_init+0x26>
        }
#if defined(PC)
        setbuf(stdout, NULL);
#endif

        vTaskDelay(100);
 8006dfe:	2064      	movs	r0, #100	@ 0x64
 8006e00:	f7fc fd4e 	bl	80038a0 <vTaskDelay>

        /* Bus configuration : SPI */
        if (intf == BME68X_SPI_INTF)
 8006e04:	78fb      	ldrb	r3, [r7, #3]
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d10b      	bne.n	8006e22 <bme68x_interface_init+0x4e>
        {
            dev_addr = 0;
 8006e0a:	4b11      	ldr	r3, [pc, #68]	@ (8006e50 <bme68x_interface_init+0x7c>)
 8006e0c:	2200      	movs	r2, #0
 8006e0e:	701a      	strb	r2, [r3, #0]
            bme->read = bme68x_spi_read;
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	4a10      	ldr	r2, [pc, #64]	@ (8006e54 <bme68x_interface_init+0x80>)
 8006e14:	641a      	str	r2, [r3, #64]	@ 0x40
            bme->write = bme68x_spi_write;
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	4a0f      	ldr	r2, [pc, #60]	@ (8006e58 <bme68x_interface_init+0x84>)
 8006e1a:	645a      	str	r2, [r3, #68]	@ 0x44
            bme->intf = BME68X_SPI_INTF;
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	2200      	movs	r2, #0
 8006e20:	731a      	strb	r2, [r3, #12]
        }

        vTaskDelay(100);
 8006e22:	2064      	movs	r0, #100	@ 0x64
 8006e24:	f7fc fd3c 	bl	80038a0 <vTaskDelay>

        bme->delay_us = bme68x_delay_us;
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	4a0c      	ldr	r2, [pc, #48]	@ (8006e5c <bme68x_interface_init+0x88>)
 8006e2c:	649a      	str	r2, [r3, #72]	@ 0x48
        bme->intf_ptr = &dev_addr;
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	4a07      	ldr	r2, [pc, #28]	@ (8006e50 <bme68x_interface_init+0x7c>)
 8006e32:	605a      	str	r2, [r3, #4]
        bme->amb_temp = 25; /* The ambient temperature in deg C is used for defining the heater temperature */
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	2219      	movs	r2, #25
 8006e38:	739a      	strb	r2, [r3, #14]
 8006e3a:	e001      	b.n	8006e40 <bme68x_interface_init+0x6c>
    }
    else
    {
        rslt = BME68X_E_NULL_PTR;
 8006e3c:	23ff      	movs	r3, #255	@ 0xff
 8006e3e:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8006e40:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006e44:	4618      	mov	r0, r3
 8006e46:	3710      	adds	r7, #16
 8006e48:	46bd      	mov	sp, r7
 8006e4a:	bd80      	pop	{r7, pc}
 8006e4c:	20000270 	.word	0x20000270
 8006e50:	2000026c 	.word	0x2000026c
 8006e54:	08006c0d 	.word	0x08006c0d
 8006e58:	08006c71 	.word	0x08006c71
 8006e5c:	08006cd9 	.word	0x08006cd9

08006e60 <bme_task>:
/***********************************************************************/
/*                         Test code                                   */
/***********************************************************************/

void bme_task(void)
{
 8006e60:	b580      	push	{r7, lr}
 8006e62:	b0a8      	sub	sp, #160	@ 0xa0
 8006e64:	af00      	add	r7, sp, #0
    int8_t rslt;
    struct bme68x_conf conf;
    struct bme68x_heatr_conf heatr_conf;
    struct bme68x_data data;
    uint32_t del_period;
    uint32_t time_ms = 0;
 8006e66:	2300      	movs	r3, #0
 8006e68:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    uint8_t n_fields;
    uint16_t sample_count = 1;
 8006e6c:	2301      	movs	r3, #1
 8006e6e:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e

    /* Interface preference is updated as a parameter
     * For I2C : BME68X_I2C_INTF
     * For SPI : BME68X_SPI_INTF
     */
    rslt = bme68x_interface_init(&bme, BME68X_SPI_INTF);
 8006e72:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8006e76:	2100      	movs	r1, #0
 8006e78:	4618      	mov	r0, r3
 8006e7a:	f7ff ffab 	bl	8006dd4 <bme68x_interface_init>
 8006e7e:	4603      	mov	r3, r0
 8006e80:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
    bme68x_check_rslt("bme68x_interface_init", rslt);
 8006e84:	f997 3097 	ldrsb.w	r3, [r7, #151]	@ 0x97
 8006e88:	4619      	mov	r1, r3
 8006e8a:	484e      	ldr	r0, [pc, #312]	@ (8006fc4 <bme_task+0x164>)
 8006e8c:	f7ff ff38 	bl	8006d00 <bme68x_check_rslt>

    rslt = bme68x_init(&bme);
 8006e90:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8006e94:	4618      	mov	r0, r3
 8006e96:	f7f9 fc75 	bl	8000784 <bme68x_init>
 8006e9a:	4603      	mov	r3, r0
 8006e9c:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
    bme68x_check_rslt("bme68x_init", rslt);
 8006ea0:	f997 3097 	ldrsb.w	r3, [r7, #151]	@ 0x97
 8006ea4:	4619      	mov	r1, r3
 8006ea6:	4848      	ldr	r0, [pc, #288]	@ (8006fc8 <bme_task+0x168>)
 8006ea8:	f7ff ff2a 	bl	8006d00 <bme68x_check_rslt>

    /* Check if rslt == BME68X_OK, report or handle if otherwise */
    conf.filter = BME68X_FILTER_OFF;
 8006eac:	2300      	movs	r3, #0
 8006eae:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    conf.odr = BME68X_ODR_NONE;
 8006eb2:	2308      	movs	r3, #8
 8006eb4:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
    conf.os_hum = BME68X_OS_16X;
 8006eb8:	2305      	movs	r3, #5
 8006eba:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
    conf.os_pres = BME68X_OS_1X;
 8006ebe:	2301      	movs	r3, #1
 8006ec0:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    conf.os_temp = BME68X_OS_2X;
 8006ec4:	2302      	movs	r3, #2
 8006ec6:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    rslt = bme68x_set_conf(&conf, &bme);
 8006eca:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 8006ece:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8006ed2:	4611      	mov	r1, r2
 8006ed4:	4618      	mov	r0, r3
 8006ed6:	f7f9 fd99 	bl	8000a0c <bme68x_set_conf>
 8006eda:	4603      	mov	r3, r0
 8006edc:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
    bme68x_check_rslt("bme68x_set_conf", rslt);
 8006ee0:	f997 3097 	ldrsb.w	r3, [r7, #151]	@ 0x97
 8006ee4:	4619      	mov	r1, r3
 8006ee6:	4839      	ldr	r0, [pc, #228]	@ (8006fcc <bme_task+0x16c>)
 8006ee8:	f7ff ff0a 	bl	8006d00 <bme68x_check_rslt>

    /* Check if rslt == BME68X_OK, report or handle if otherwise */
    heatr_conf.enable = BME68X_ENABLE;
 8006eec:	2301      	movs	r3, #1
 8006eee:	f887 3020 	strb.w	r3, [r7, #32]
    heatr_conf.heatr_temp = 300;
 8006ef2:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 8006ef6:	847b      	strh	r3, [r7, #34]	@ 0x22
    heatr_conf.heatr_dur = 100;
 8006ef8:	2364      	movs	r3, #100	@ 0x64
 8006efa:	84bb      	strh	r3, [r7, #36]	@ 0x24
    rslt = bme68x_set_heatr_conf(BME68X_FORCED_MODE, &heatr_conf, &bme);
 8006efc:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 8006f00:	f107 0320 	add.w	r3, r7, #32
 8006f04:	4619      	mov	r1, r3
 8006f06:	2001      	movs	r0, #1
 8006f08:	f7fa f87e 	bl	8001008 <bme68x_set_heatr_conf>
 8006f0c:	4603      	mov	r3, r0
 8006f0e:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
    bme68x_check_rslt("bme68x_set_heatr_conf", rslt);
 8006f12:	f997 3097 	ldrsb.w	r3, [r7, #151]	@ 0x97
 8006f16:	4619      	mov	r1, r3
 8006f18:	482d      	ldr	r0, [pc, #180]	@ (8006fd0 <bme_task+0x170>)
 8006f1a:	f7ff fef1 	bl	8006d00 <bme68x_check_rslt>

    uint32_t bmex = 680;
 8006f1e:	f44f 732a 	mov.w	r3, #680	@ 0x2a8
 8006f22:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    serial_printf("Hello from bme%d\r\n", bmex);

    thread_safe_printf("Sample, TimeStamp(ms), Temperature(deg C), Pressure(Pa), Humidity(%%), Gas resistance(ohm), Status\n");

    while (sample_count <= SAMPLE_COUNT)
 8006f26:	e044      	b.n	8006fb2 <bme_task+0x152>
    {
        rslt = bme68x_set_op_mode(BME68X_FORCED_MODE, &bme);
 8006f28:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8006f2c:	4619      	mov	r1, r3
 8006f2e:	2001      	movs	r0, #1
 8006f30:	f7f9 fe76 	bl	8000c20 <bme68x_set_op_mode>
 8006f34:	4603      	mov	r3, r0
 8006f36:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
        bme68x_check_rslt("bme68x_set_op_mode", rslt);
 8006f3a:	f997 3097 	ldrsb.w	r3, [r7, #151]	@ 0x97
 8006f3e:	4619      	mov	r1, r3
 8006f40:	4824      	ldr	r0, [pc, #144]	@ (8006fd4 <bme_task+0x174>)
 8006f42:	f7ff fedd 	bl	8006d00 <bme68x_check_rslt>

        /* Calculate delay period in microseconds */
        del_period = bme68x_get_meas_dur(BME68X_FORCED_MODE, &conf, &bme) + (heatr_conf.heatr_dur * 1000);
 8006f46:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 8006f4a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8006f4e:	4619      	mov	r1, r3
 8006f50:	2001      	movs	r0, #1
 8006f52:	f7f9 fee7 	bl	8000d24 <bme68x_get_meas_dur>
 8006f56:	4603      	mov	r3, r0
 8006f58:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8006f5a:	4611      	mov	r1, r2
 8006f5c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006f60:	fb01 f202 	mul.w	r2, r1, r2
 8006f64:	4413      	add	r3, r2
 8006f66:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
        bme.delay_us(del_period, bme.intf_ptr);
 8006f6a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006f6e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006f70:	4611      	mov	r1, r2
 8006f72:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8006f76:	4798      	blx	r3

        time_ms =  xTaskGetTickCount();
 8006f78:	f7fc fe5c 	bl	8003c34 <xTaskGetTickCount>
 8006f7c:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98

        /* Check if rslt == BME68X_OK, report or handle if otherwise */
        rslt = bme68x_get_data(BME68X_FORCED_MODE, &data, &n_fields, &bme);
 8006f80:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8006f84:	1dfa      	adds	r2, r7, #7
 8006f86:	f107 0108 	add.w	r1, r7, #8
 8006f8a:	2001      	movs	r0, #1
 8006f8c:	f7f9 ff3e 	bl	8000e0c <bme68x_get_data>
 8006f90:	4603      	mov	r3, r0
 8006f92:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
        bme68x_check_rslt("bme68x_get_data", rslt);
 8006f96:	f997 3097 	ldrsb.w	r3, [r7, #151]	@ 0x97
 8006f9a:	4619      	mov	r1, r3
 8006f9c:	480e      	ldr	r0, [pc, #56]	@ (8006fd8 <bme_task+0x178>)
 8006f9e:	f7ff feaf 	bl	8006d00 <bme68x_check_rslt>

        if (n_fields)
 8006fa2:	79fb      	ldrb	r3, [r7, #7]
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d004      	beq.n	8006fb2 <bme_task+0x152>
                   (long unsigned int)data.pressure,
                   (long unsigned int)(data.humidity / 1000),
                   (long unsigned int)data.gas_resistance,
                   data.status);
#endif
            sample_count++;
 8006fa8:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8006fac:	3301      	adds	r3, #1
 8006fae:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while (sample_count <= SAMPLE_COUNT)
 8006fb2:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8006fb6:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8006fba:	4293      	cmp	r3, r2
 8006fbc:	d9b4      	bls.n	8006f28 <bme_task+0xc8>
        }
    }

    while(1)
 8006fbe:	bf00      	nop
 8006fc0:	e7fd      	b.n	8006fbe <bme_task+0x15e>
 8006fc2:	bf00      	nop
 8006fc4:	080083a8 	.word	0x080083a8
 8006fc8:	080083c0 	.word	0x080083c0
 8006fcc:	080083cc 	.word	0x080083cc
 8006fd0:	080083dc 	.word	0x080083dc
 8006fd4:	080083f4 	.word	0x080083f4
 8006fd8:	08008408 	.word	0x08008408

08006fdc <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8006fdc:	b580      	push	{r7, lr}
 8006fde:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8006fe0:	4b11      	ldr	r3, [pc, #68]	@ (8007028 <MX_I2C1_Init+0x4c>)
 8006fe2:	4a12      	ldr	r2, [pc, #72]	@ (800702c <MX_I2C1_Init+0x50>)
 8006fe4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 1000000;
 8006fe6:	4b10      	ldr	r3, [pc, #64]	@ (8007028 <MX_I2C1_Init+0x4c>)
 8006fe8:	4a11      	ldr	r2, [pc, #68]	@ (8007030 <MX_I2C1_Init+0x54>)
 8006fea:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8006fec:	4b0e      	ldr	r3, [pc, #56]	@ (8007028 <MX_I2C1_Init+0x4c>)
 8006fee:	2200      	movs	r2, #0
 8006ff0:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8006ff2:	4b0d      	ldr	r3, [pc, #52]	@ (8007028 <MX_I2C1_Init+0x4c>)
 8006ff4:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8006ff8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8006ffa:	4b0b      	ldr	r3, [pc, #44]	@ (8007028 <MX_I2C1_Init+0x4c>)
 8006ffc:	2200      	movs	r2, #0
 8006ffe:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8007000:	4b09      	ldr	r3, [pc, #36]	@ (8007028 <MX_I2C1_Init+0x4c>)
 8007002:	2200      	movs	r2, #0
 8007004:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8007006:	4b08      	ldr	r3, [pc, #32]	@ (8007028 <MX_I2C1_Init+0x4c>)
 8007008:	2200      	movs	r2, #0
 800700a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800700c:	4b06      	ldr	r3, [pc, #24]	@ (8007028 <MX_I2C1_Init+0x4c>)
 800700e:	2200      	movs	r2, #0
 8007010:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8007012:	4805      	ldr	r0, [pc, #20]	@ (8007028 <MX_I2C1_Init+0x4c>)
 8007014:	f7fe fa06 	bl	8005424 <HAL_I2C_Init>
 8007018:	4603      	mov	r3, r0
 800701a:	2b00      	cmp	r3, #0
 800701c:	d001      	beq.n	8007022 <MX_I2C1_Init+0x46>
  {
    Error_Handler();
 800701e:	f000 f921 	bl	8007264 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */
  /* USER CODE END I2C1_Init 2 */

}
 8007022:	bf00      	nop
 8007024:	bd80      	pop	{r7, pc}
 8007026:	bf00      	nop
 8007028:	200002d0 	.word	0x200002d0
 800702c:	40005400 	.word	0x40005400
 8007030:	000f4240 	.word	0x000f4240

08007034 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8007034:	b580      	push	{r7, lr}
 8007036:	b088      	sub	sp, #32
 8007038:	af00      	add	r7, sp, #0
 800703a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800703c:	f107 0310 	add.w	r3, r7, #16
 8007040:	2200      	movs	r2, #0
 8007042:	601a      	str	r2, [r3, #0]
 8007044:	605a      	str	r2, [r3, #4]
 8007046:	609a      	str	r2, [r3, #8]
 8007048:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	4a16      	ldr	r2, [pc, #88]	@ (80070a8 <HAL_I2C_MspInit+0x74>)
 8007050:	4293      	cmp	r3, r2
 8007052:	d125      	bne.n	80070a0 <HAL_I2C_MspInit+0x6c>
    // if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
    // {
    //   Error_Handler();
    // }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007054:	4b15      	ldr	r3, [pc, #84]	@ (80070ac <HAL_I2C_MspInit+0x78>)
 8007056:	699b      	ldr	r3, [r3, #24]
 8007058:	4a14      	ldr	r2, [pc, #80]	@ (80070ac <HAL_I2C_MspInit+0x78>)
 800705a:	f043 0308 	orr.w	r3, r3, #8
 800705e:	6193      	str	r3, [r2, #24]
 8007060:	4b12      	ldr	r3, [pc, #72]	@ (80070ac <HAL_I2C_MspInit+0x78>)
 8007062:	699b      	ldr	r3, [r3, #24]
 8007064:	f003 0308 	and.w	r3, r3, #8
 8007068:	60fb      	str	r3, [r7, #12]
 800706a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800706c:	23c0      	movs	r3, #192	@ 0xc0
 800706e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8007070:	2312      	movs	r3, #18
 8007072:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8007074:	2301      	movs	r3, #1
 8007076:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8007078:	2301      	movs	r3, #1
 800707a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800707c:	f107 0310 	add.w	r3, r7, #16
 8007080:	4619      	mov	r1, r3
 8007082:	480b      	ldr	r0, [pc, #44]	@ (80070b0 <HAL_I2C_MspInit+0x7c>)
 8007084:	f7fe f832 	bl	80050ec <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8007088:	4b08      	ldr	r3, [pc, #32]	@ (80070ac <HAL_I2C_MspInit+0x78>)
 800708a:	69db      	ldr	r3, [r3, #28]
 800708c:	4a07      	ldr	r2, [pc, #28]	@ (80070ac <HAL_I2C_MspInit+0x78>)
 800708e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007092:	61d3      	str	r3, [r2, #28]
 8007094:	4b05      	ldr	r3, [pc, #20]	@ (80070ac <HAL_I2C_MspInit+0x78>)
 8007096:	69db      	ldr	r3, [r3, #28]
 8007098:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800709c:	60bb      	str	r3, [r7, #8]
 800709e:	68bb      	ldr	r3, [r7, #8]
    // HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80070a0:	bf00      	nop
 80070a2:	3720      	adds	r7, #32
 80070a4:	46bd      	mov	sp, r7
 80070a6:	bd80      	pop	{r7, pc}
 80070a8:	40005400 	.word	0x40005400
 80070ac:	40021000 	.word	0x40021000
 80070b0:	40010c00 	.word	0x40010c00

080070b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80070b4:	b580      	push	{r7, lr}
 80070b6:	b082      	sub	sp, #8
 80070b8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80070ba:	f7fd ff05 	bl	8004ec8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80070be:	f000 f821 	bl	8007104 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80070c2:	f000 f865 	bl	8007190 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  MX_I2C1_Init();
 80070c6:	f7ff ff89 	bl	8006fdc <MX_I2C1_Init>

  xTaskCreate(bme_task, "bme_task",
 80070ca:	2300      	movs	r3, #0
 80070cc:	9301      	str	r3, [sp, #4]
 80070ce:	2301      	movs	r3, #1
 80070d0:	9300      	str	r3, [sp, #0]
 80070d2:	2300      	movs	r3, #0
 80070d4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80070d8:	4907      	ldr	r1, [pc, #28]	@ (80070f8 <main+0x44>)
 80070da:	4808      	ldr	r0, [pc, #32]	@ (80070fc <main+0x48>)
 80070dc:	f7fc fa72 	bl	80035c4 <xTaskCreate>
  		  configMINIMAL_STACK_SIZE*4,
  		  NULL,
  		  1,
  		  NULL);

  vTaskStartScheduler();
 80070e0:	f7fc fc14 	bl	800390c <vTaskStartScheduler>
  /* USER CODE BEGIN WHILE */

  while (1)
  {
    /* USER CODE END WHILE */
    portYIELD();
 80070e4:	4b06      	ldr	r3, [pc, #24]	@ (8007100 <main+0x4c>)
 80070e6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80070ea:	601a      	str	r2, [r3, #0]
 80070ec:	f3bf 8f4f 	dsb	sy
 80070f0:	f3bf 8f6f 	isb	sy
 80070f4:	e7f6      	b.n	80070e4 <main+0x30>
 80070f6:	bf00      	nop
 80070f8:	08008418 	.word	0x08008418
 80070fc:	08006e61 	.word	0x08006e61
 8007100:	e000ed04 	.word	0xe000ed04

08007104 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8007104:	b580      	push	{r7, lr}
 8007106:	b090      	sub	sp, #64	@ 0x40
 8007108:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800710a:	f107 0318 	add.w	r3, r7, #24
 800710e:	2228      	movs	r2, #40	@ 0x28
 8007110:	2100      	movs	r1, #0
 8007112:	4618      	mov	r0, r3
 8007114:	f000 fab5 	bl	8007682 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8007118:	1d3b      	adds	r3, r7, #4
 800711a:	2200      	movs	r2, #0
 800711c:	601a      	str	r2, [r3, #0]
 800711e:	605a      	str	r2, [r3, #4]
 8007120:	609a      	str	r2, [r3, #8]
 8007122:	60da      	str	r2, [r3, #12]
 8007124:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8007126:	2301      	movs	r3, #1
 8007128:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800712a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800712e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8007130:	2300      	movs	r3, #0
 8007132:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8007134:	2301      	movs	r3, #1
 8007136:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8007138:	2302      	movs	r3, #2
 800713a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800713c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8007140:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8007142:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8007146:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8007148:	f107 0318 	add.w	r3, r7, #24
 800714c:	4618      	mov	r0, r3
 800714e:	f7fe faad 	bl	80056ac <HAL_RCC_OscConfig>
 8007152:	4603      	mov	r3, r0
 8007154:	2b00      	cmp	r3, #0
 8007156:	d001      	beq.n	800715c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8007158:	f000 f884 	bl	8007264 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800715c:	230f      	movs	r3, #15
 800715e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8007160:	2302      	movs	r3, #2
 8007162:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8007164:	2300      	movs	r3, #0
 8007166:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8007168:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800716c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800716e:	2300      	movs	r3, #0
 8007170:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8007172:	1d3b      	adds	r3, r7, #4
 8007174:	2102      	movs	r1, #2
 8007176:	4618      	mov	r0, r3
 8007178:	f7fe fd1a 	bl	8005bb0 <HAL_RCC_ClockConfig>
 800717c:	4603      	mov	r3, r0
 800717e:	2b00      	cmp	r3, #0
 8007180:	d001      	beq.n	8007186 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8007182:	f000 f86f 	bl	8007264 <Error_Handler>
  }
}
 8007186:	bf00      	nop
 8007188:	3740      	adds	r7, #64	@ 0x40
 800718a:	46bd      	mov	sp, r7
 800718c:	bd80      	pop	{r7, pc}
	...

08007190 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8007190:	b580      	push	{r7, lr}
 8007192:	b088      	sub	sp, #32
 8007194:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007196:	f107 0310 	add.w	r3, r7, #16
 800719a:	2200      	movs	r2, #0
 800719c:	601a      	str	r2, [r3, #0]
 800719e:	605a      	str	r2, [r3, #4]
 80071a0:	609a      	str	r2, [r3, #8]
 80071a2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80071a4:	4b24      	ldr	r3, [pc, #144]	@ (8007238 <MX_GPIO_Init+0xa8>)
 80071a6:	699b      	ldr	r3, [r3, #24]
 80071a8:	4a23      	ldr	r2, [pc, #140]	@ (8007238 <MX_GPIO_Init+0xa8>)
 80071aa:	f043 0310 	orr.w	r3, r3, #16
 80071ae:	6193      	str	r3, [r2, #24]
 80071b0:	4b21      	ldr	r3, [pc, #132]	@ (8007238 <MX_GPIO_Init+0xa8>)
 80071b2:	699b      	ldr	r3, [r3, #24]
 80071b4:	f003 0310 	and.w	r3, r3, #16
 80071b8:	60fb      	str	r3, [r7, #12]
 80071ba:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80071bc:	4b1e      	ldr	r3, [pc, #120]	@ (8007238 <MX_GPIO_Init+0xa8>)
 80071be:	699b      	ldr	r3, [r3, #24]
 80071c0:	4a1d      	ldr	r2, [pc, #116]	@ (8007238 <MX_GPIO_Init+0xa8>)
 80071c2:	f043 0320 	orr.w	r3, r3, #32
 80071c6:	6193      	str	r3, [r2, #24]
 80071c8:	4b1b      	ldr	r3, [pc, #108]	@ (8007238 <MX_GPIO_Init+0xa8>)
 80071ca:	699b      	ldr	r3, [r3, #24]
 80071cc:	f003 0320 	and.w	r3, r3, #32
 80071d0:	60bb      	str	r3, [r7, #8]
 80071d2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80071d4:	4b18      	ldr	r3, [pc, #96]	@ (8007238 <MX_GPIO_Init+0xa8>)
 80071d6:	699b      	ldr	r3, [r3, #24]
 80071d8:	4a17      	ldr	r2, [pc, #92]	@ (8007238 <MX_GPIO_Init+0xa8>)
 80071da:	f043 0308 	orr.w	r3, r3, #8
 80071de:	6193      	str	r3, [r2, #24]
 80071e0:	4b15      	ldr	r3, [pc, #84]	@ (8007238 <MX_GPIO_Init+0xa8>)
 80071e2:	699b      	ldr	r3, [r3, #24]
 80071e4:	f003 0308 	and.w	r3, r3, #8
 80071e8:	607b      	str	r3, [r7, #4]
 80071ea:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80071ec:	4b12      	ldr	r3, [pc, #72]	@ (8007238 <MX_GPIO_Init+0xa8>)
 80071ee:	699b      	ldr	r3, [r3, #24]
 80071f0:	4a11      	ldr	r2, [pc, #68]	@ (8007238 <MX_GPIO_Init+0xa8>)
 80071f2:	f043 0304 	orr.w	r3, r3, #4
 80071f6:	6193      	str	r3, [r2, #24]
 80071f8:	4b0f      	ldr	r3, [pc, #60]	@ (8007238 <MX_GPIO_Init+0xa8>)
 80071fa:	699b      	ldr	r3, [r3, #24]
 80071fc:	f003 0304 	and.w	r3, r3, #4
 8007200:	603b      	str	r3, [r7, #0]
 8007202:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8007204:	2200      	movs	r2, #0
 8007206:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800720a:	480c      	ldr	r0, [pc, #48]	@ (800723c <MX_GPIO_Init+0xac>)
 800720c:	f7fe f8f2 	bl	80053f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8007210:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007214:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007216:	2301      	movs	r3, #1
 8007218:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800721a:	2300      	movs	r3, #0
 800721c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800721e:	2302      	movs	r3, #2
 8007220:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8007222:	f107 0310 	add.w	r3, r7, #16
 8007226:	4619      	mov	r1, r3
 8007228:	4804      	ldr	r0, [pc, #16]	@ (800723c <MX_GPIO_Init+0xac>)
 800722a:	f7fd ff5f 	bl	80050ec <HAL_GPIO_Init>
//   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
//   GPIO_InitStruct.Pull = GPIO_NOPULL;
//   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
//   HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);

}
 800722e:	bf00      	nop
 8007230:	3720      	adds	r7, #32
 8007232:	46bd      	mov	sp, r7
 8007234:	bd80      	pop	{r7, pc}
 8007236:	bf00      	nop
 8007238:	40021000 	.word	0x40021000
 800723c:	40011000 	.word	0x40011000

08007240 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007240:	b580      	push	{r7, lr}
 8007242:	b082      	sub	sp, #8
 8007244:	af00      	add	r7, sp, #0
 8007246:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	4a04      	ldr	r2, [pc, #16]	@ (8007260 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800724e:	4293      	cmp	r3, r2
 8007250:	d101      	bne.n	8007256 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8007252:	f7fd fe4f 	bl	8004ef4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8007256:	bf00      	nop
 8007258:	3708      	adds	r7, #8
 800725a:	46bd      	mov	sp, r7
 800725c:	bd80      	pop	{r7, pc}
 800725e:	bf00      	nop
 8007260:	40012c00 	.word	0x40012c00

08007264 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8007264:	b480      	push	{r7}
 8007266:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8007268:	b672      	cpsid	i
}
 800726a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800726c:	bf00      	nop
 800726e:	e7fd      	b.n	800726c <Error_Handler+0x8>

08007270 <MX_SPI1_Init>:
#include "main.h"
#include "spi.h"

HAL_StatusTypeDef MX_SPI1_Init(SPI_HandleTypeDef * hspi )
{
 8007270:	b580      	push	{r7, lr}
 8007272:	b082      	sub	sp, #8
 8007274:	af00      	add	r7, sp, #0
 8007276:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi->Instance = SPI1;
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	4a16      	ldr	r2, [pc, #88]	@ (80072d4 <MX_SPI1_Init+0x64>)
 800727c:	601a      	str	r2, [r3, #0]
  hspi->Init.Mode = SPI_MODE_MASTER;
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8007284:	605a      	str	r2, [r3, #4]
  hspi->Init.Direction = SPI_DIRECTION_2LINES;
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	2200      	movs	r2, #0
 800728a:	609a      	str	r2, [r3, #8]
  hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	2200      	movs	r2, #0
 8007290:	60da      	str	r2, [r3, #12]
  hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	2200      	movs	r2, #0
 8007296:	611a      	str	r2, [r3, #16]
  hspi->Init.CLKPhase = SPI_PHASE_1EDGE;
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	2200      	movs	r2, #0
 800729c:	615a      	str	r2, [r3, #20]
  hspi->Init.NSS = SPI_NSS_HARD_INPUT;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	2200      	movs	r2, #0
 80072a2:	619a      	str	r2, [r3, #24]
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	2238      	movs	r2, #56	@ 0x38
 80072a8:	61da      	str	r2, [r3, #28]
  hspi->Init.FirstBit = SPI_FIRSTBIT_MSB;
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	2200      	movs	r2, #0
 80072ae:	621a      	str	r2, [r3, #32]
  hspi->Init.TIMode = SPI_TIMODE_DISABLE;
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	2200      	movs	r2, #0
 80072b4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	2200      	movs	r2, #0
 80072ba:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi->Init.CRCPolynomial = 10;
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	220a      	movs	r2, #10
 80072c0:	62da      	str	r2, [r3, #44]	@ 0x2c
  return HAL_SPI_Init(hspi);
 80072c2:	6878      	ldr	r0, [r7, #4]
 80072c4:	f7fe fe32 	bl	8005f2c <HAL_SPI_Init>
 80072c8:	4603      	mov	r3, r0
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

 80072ca:	4618      	mov	r0, r3
 80072cc:	3708      	adds	r7, #8
 80072ce:	46bd      	mov	sp, r7
 80072d0:	bd80      	pop	{r7, pc}
 80072d2:	bf00      	nop
 80072d4:	40013000 	.word	0x40013000

080072d8 <malloc>:
 80072d8:	4b02      	ldr	r3, [pc, #8]	@ (80072e4 <malloc+0xc>)
 80072da:	4601      	mov	r1, r0
 80072dc:	6818      	ldr	r0, [r3, #0]
 80072de:	f000 b82d 	b.w	800733c <_malloc_r>
 80072e2:	bf00      	nop
 80072e4:	2000001c 	.word	0x2000001c

080072e8 <free>:
 80072e8:	4b02      	ldr	r3, [pc, #8]	@ (80072f4 <free+0xc>)
 80072ea:	4601      	mov	r1, r0
 80072ec:	6818      	ldr	r0, [r3, #0]
 80072ee:	f000 ba63 	b.w	80077b8 <_free_r>
 80072f2:	bf00      	nop
 80072f4:	2000001c 	.word	0x2000001c

080072f8 <sbrk_aligned>:
 80072f8:	b570      	push	{r4, r5, r6, lr}
 80072fa:	4e0f      	ldr	r6, [pc, #60]	@ (8007338 <sbrk_aligned+0x40>)
 80072fc:	460c      	mov	r4, r1
 80072fe:	6831      	ldr	r1, [r6, #0]
 8007300:	4605      	mov	r5, r0
 8007302:	b911      	cbnz	r1, 800730a <sbrk_aligned+0x12>
 8007304:	f000 f9fa 	bl	80076fc <_sbrk_r>
 8007308:	6030      	str	r0, [r6, #0]
 800730a:	4621      	mov	r1, r4
 800730c:	4628      	mov	r0, r5
 800730e:	f000 f9f5 	bl	80076fc <_sbrk_r>
 8007312:	1c43      	adds	r3, r0, #1
 8007314:	d103      	bne.n	800731e <sbrk_aligned+0x26>
 8007316:	f04f 34ff 	mov.w	r4, #4294967295
 800731a:	4620      	mov	r0, r4
 800731c:	bd70      	pop	{r4, r5, r6, pc}
 800731e:	1cc4      	adds	r4, r0, #3
 8007320:	f024 0403 	bic.w	r4, r4, #3
 8007324:	42a0      	cmp	r0, r4
 8007326:	d0f8      	beq.n	800731a <sbrk_aligned+0x22>
 8007328:	1a21      	subs	r1, r4, r0
 800732a:	4628      	mov	r0, r5
 800732c:	f000 f9e6 	bl	80076fc <_sbrk_r>
 8007330:	3001      	adds	r0, #1
 8007332:	d1f2      	bne.n	800731a <sbrk_aligned+0x22>
 8007334:	e7ef      	b.n	8007316 <sbrk_aligned+0x1e>
 8007336:	bf00      	nop
 8007338:	20000324 	.word	0x20000324

0800733c <_malloc_r>:
 800733c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007340:	1ccd      	adds	r5, r1, #3
 8007342:	f025 0503 	bic.w	r5, r5, #3
 8007346:	3508      	adds	r5, #8
 8007348:	2d0c      	cmp	r5, #12
 800734a:	bf38      	it	cc
 800734c:	250c      	movcc	r5, #12
 800734e:	2d00      	cmp	r5, #0
 8007350:	4606      	mov	r6, r0
 8007352:	db01      	blt.n	8007358 <_malloc_r+0x1c>
 8007354:	42a9      	cmp	r1, r5
 8007356:	d904      	bls.n	8007362 <_malloc_r+0x26>
 8007358:	230c      	movs	r3, #12
 800735a:	6033      	str	r3, [r6, #0]
 800735c:	2000      	movs	r0, #0
 800735e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007362:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007438 <_malloc_r+0xfc>
 8007366:	f000 f869 	bl	800743c <__malloc_lock>
 800736a:	f8d8 3000 	ldr.w	r3, [r8]
 800736e:	461c      	mov	r4, r3
 8007370:	bb44      	cbnz	r4, 80073c4 <_malloc_r+0x88>
 8007372:	4629      	mov	r1, r5
 8007374:	4630      	mov	r0, r6
 8007376:	f7ff ffbf 	bl	80072f8 <sbrk_aligned>
 800737a:	1c43      	adds	r3, r0, #1
 800737c:	4604      	mov	r4, r0
 800737e:	d158      	bne.n	8007432 <_malloc_r+0xf6>
 8007380:	f8d8 4000 	ldr.w	r4, [r8]
 8007384:	4627      	mov	r7, r4
 8007386:	2f00      	cmp	r7, #0
 8007388:	d143      	bne.n	8007412 <_malloc_r+0xd6>
 800738a:	2c00      	cmp	r4, #0
 800738c:	d04b      	beq.n	8007426 <_malloc_r+0xea>
 800738e:	6823      	ldr	r3, [r4, #0]
 8007390:	4639      	mov	r1, r7
 8007392:	4630      	mov	r0, r6
 8007394:	eb04 0903 	add.w	r9, r4, r3
 8007398:	f000 f9b0 	bl	80076fc <_sbrk_r>
 800739c:	4581      	cmp	r9, r0
 800739e:	d142      	bne.n	8007426 <_malloc_r+0xea>
 80073a0:	6821      	ldr	r1, [r4, #0]
 80073a2:	4630      	mov	r0, r6
 80073a4:	1a6d      	subs	r5, r5, r1
 80073a6:	4629      	mov	r1, r5
 80073a8:	f7ff ffa6 	bl	80072f8 <sbrk_aligned>
 80073ac:	3001      	adds	r0, #1
 80073ae:	d03a      	beq.n	8007426 <_malloc_r+0xea>
 80073b0:	6823      	ldr	r3, [r4, #0]
 80073b2:	442b      	add	r3, r5
 80073b4:	6023      	str	r3, [r4, #0]
 80073b6:	f8d8 3000 	ldr.w	r3, [r8]
 80073ba:	685a      	ldr	r2, [r3, #4]
 80073bc:	bb62      	cbnz	r2, 8007418 <_malloc_r+0xdc>
 80073be:	f8c8 7000 	str.w	r7, [r8]
 80073c2:	e00f      	b.n	80073e4 <_malloc_r+0xa8>
 80073c4:	6822      	ldr	r2, [r4, #0]
 80073c6:	1b52      	subs	r2, r2, r5
 80073c8:	d420      	bmi.n	800740c <_malloc_r+0xd0>
 80073ca:	2a0b      	cmp	r2, #11
 80073cc:	d917      	bls.n	80073fe <_malloc_r+0xc2>
 80073ce:	1961      	adds	r1, r4, r5
 80073d0:	42a3      	cmp	r3, r4
 80073d2:	6025      	str	r5, [r4, #0]
 80073d4:	bf18      	it	ne
 80073d6:	6059      	strne	r1, [r3, #4]
 80073d8:	6863      	ldr	r3, [r4, #4]
 80073da:	bf08      	it	eq
 80073dc:	f8c8 1000 	streq.w	r1, [r8]
 80073e0:	5162      	str	r2, [r4, r5]
 80073e2:	604b      	str	r3, [r1, #4]
 80073e4:	4630      	mov	r0, r6
 80073e6:	f000 f82f 	bl	8007448 <__malloc_unlock>
 80073ea:	f104 000b 	add.w	r0, r4, #11
 80073ee:	1d23      	adds	r3, r4, #4
 80073f0:	f020 0007 	bic.w	r0, r0, #7
 80073f4:	1ac2      	subs	r2, r0, r3
 80073f6:	bf1c      	itt	ne
 80073f8:	1a1b      	subne	r3, r3, r0
 80073fa:	50a3      	strne	r3, [r4, r2]
 80073fc:	e7af      	b.n	800735e <_malloc_r+0x22>
 80073fe:	6862      	ldr	r2, [r4, #4]
 8007400:	42a3      	cmp	r3, r4
 8007402:	bf0c      	ite	eq
 8007404:	f8c8 2000 	streq.w	r2, [r8]
 8007408:	605a      	strne	r2, [r3, #4]
 800740a:	e7eb      	b.n	80073e4 <_malloc_r+0xa8>
 800740c:	4623      	mov	r3, r4
 800740e:	6864      	ldr	r4, [r4, #4]
 8007410:	e7ae      	b.n	8007370 <_malloc_r+0x34>
 8007412:	463c      	mov	r4, r7
 8007414:	687f      	ldr	r7, [r7, #4]
 8007416:	e7b6      	b.n	8007386 <_malloc_r+0x4a>
 8007418:	461a      	mov	r2, r3
 800741a:	685b      	ldr	r3, [r3, #4]
 800741c:	42a3      	cmp	r3, r4
 800741e:	d1fb      	bne.n	8007418 <_malloc_r+0xdc>
 8007420:	2300      	movs	r3, #0
 8007422:	6053      	str	r3, [r2, #4]
 8007424:	e7de      	b.n	80073e4 <_malloc_r+0xa8>
 8007426:	230c      	movs	r3, #12
 8007428:	4630      	mov	r0, r6
 800742a:	6033      	str	r3, [r6, #0]
 800742c:	f000 f80c 	bl	8007448 <__malloc_unlock>
 8007430:	e794      	b.n	800735c <_malloc_r+0x20>
 8007432:	6005      	str	r5, [r0, #0]
 8007434:	e7d6      	b.n	80073e4 <_malloc_r+0xa8>
 8007436:	bf00      	nop
 8007438:	20000328 	.word	0x20000328

0800743c <__malloc_lock>:
 800743c:	4801      	ldr	r0, [pc, #4]	@ (8007444 <__malloc_lock+0x8>)
 800743e:	f000 b9aa 	b.w	8007796 <__retarget_lock_acquire_recursive>
 8007442:	bf00      	nop
 8007444:	2000046c 	.word	0x2000046c

08007448 <__malloc_unlock>:
 8007448:	4801      	ldr	r0, [pc, #4]	@ (8007450 <__malloc_unlock+0x8>)
 800744a:	f000 b9a5 	b.w	8007798 <__retarget_lock_release_recursive>
 800744e:	bf00      	nop
 8007450:	2000046c 	.word	0x2000046c

08007454 <std>:
 8007454:	2300      	movs	r3, #0
 8007456:	b510      	push	{r4, lr}
 8007458:	4604      	mov	r4, r0
 800745a:	e9c0 3300 	strd	r3, r3, [r0]
 800745e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007462:	6083      	str	r3, [r0, #8]
 8007464:	8181      	strh	r1, [r0, #12]
 8007466:	6643      	str	r3, [r0, #100]	@ 0x64
 8007468:	81c2      	strh	r2, [r0, #14]
 800746a:	6183      	str	r3, [r0, #24]
 800746c:	4619      	mov	r1, r3
 800746e:	2208      	movs	r2, #8
 8007470:	305c      	adds	r0, #92	@ 0x5c
 8007472:	f000 f906 	bl	8007682 <memset>
 8007476:	4b0d      	ldr	r3, [pc, #52]	@ (80074ac <std+0x58>)
 8007478:	6224      	str	r4, [r4, #32]
 800747a:	6263      	str	r3, [r4, #36]	@ 0x24
 800747c:	4b0c      	ldr	r3, [pc, #48]	@ (80074b0 <std+0x5c>)
 800747e:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007480:	4b0c      	ldr	r3, [pc, #48]	@ (80074b4 <std+0x60>)
 8007482:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007484:	4b0c      	ldr	r3, [pc, #48]	@ (80074b8 <std+0x64>)
 8007486:	6323      	str	r3, [r4, #48]	@ 0x30
 8007488:	4b0c      	ldr	r3, [pc, #48]	@ (80074bc <std+0x68>)
 800748a:	429c      	cmp	r4, r3
 800748c:	d006      	beq.n	800749c <std+0x48>
 800748e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007492:	4294      	cmp	r4, r2
 8007494:	d002      	beq.n	800749c <std+0x48>
 8007496:	33d0      	adds	r3, #208	@ 0xd0
 8007498:	429c      	cmp	r4, r3
 800749a:	d105      	bne.n	80074a8 <std+0x54>
 800749c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80074a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80074a4:	f000 b976 	b.w	8007794 <__retarget_lock_init_recursive>
 80074a8:	bd10      	pop	{r4, pc}
 80074aa:	bf00      	nop
 80074ac:	080075fd 	.word	0x080075fd
 80074b0:	0800761f 	.word	0x0800761f
 80074b4:	08007657 	.word	0x08007657
 80074b8:	0800767b 	.word	0x0800767b
 80074bc:	2000032c 	.word	0x2000032c

080074c0 <stdio_exit_handler>:
 80074c0:	4a02      	ldr	r2, [pc, #8]	@ (80074cc <stdio_exit_handler+0xc>)
 80074c2:	4903      	ldr	r1, [pc, #12]	@ (80074d0 <stdio_exit_handler+0x10>)
 80074c4:	4803      	ldr	r0, [pc, #12]	@ (80074d4 <stdio_exit_handler+0x14>)
 80074c6:	f000 b869 	b.w	800759c <_fwalk_sglue>
 80074ca:	bf00      	nop
 80074cc:	20000010 	.word	0x20000010
 80074d0:	08007ee9 	.word	0x08007ee9
 80074d4:	20000020 	.word	0x20000020

080074d8 <cleanup_stdio>:
 80074d8:	6841      	ldr	r1, [r0, #4]
 80074da:	4b0c      	ldr	r3, [pc, #48]	@ (800750c <cleanup_stdio+0x34>)
 80074dc:	b510      	push	{r4, lr}
 80074de:	4299      	cmp	r1, r3
 80074e0:	4604      	mov	r4, r0
 80074e2:	d001      	beq.n	80074e8 <cleanup_stdio+0x10>
 80074e4:	f000 fd00 	bl	8007ee8 <_fflush_r>
 80074e8:	68a1      	ldr	r1, [r4, #8]
 80074ea:	4b09      	ldr	r3, [pc, #36]	@ (8007510 <cleanup_stdio+0x38>)
 80074ec:	4299      	cmp	r1, r3
 80074ee:	d002      	beq.n	80074f6 <cleanup_stdio+0x1e>
 80074f0:	4620      	mov	r0, r4
 80074f2:	f000 fcf9 	bl	8007ee8 <_fflush_r>
 80074f6:	68e1      	ldr	r1, [r4, #12]
 80074f8:	4b06      	ldr	r3, [pc, #24]	@ (8007514 <cleanup_stdio+0x3c>)
 80074fa:	4299      	cmp	r1, r3
 80074fc:	d004      	beq.n	8007508 <cleanup_stdio+0x30>
 80074fe:	4620      	mov	r0, r4
 8007500:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007504:	f000 bcf0 	b.w	8007ee8 <_fflush_r>
 8007508:	bd10      	pop	{r4, pc}
 800750a:	bf00      	nop
 800750c:	2000032c 	.word	0x2000032c
 8007510:	20000394 	.word	0x20000394
 8007514:	200003fc 	.word	0x200003fc

08007518 <global_stdio_init.part.0>:
 8007518:	b510      	push	{r4, lr}
 800751a:	4b0b      	ldr	r3, [pc, #44]	@ (8007548 <global_stdio_init.part.0+0x30>)
 800751c:	4c0b      	ldr	r4, [pc, #44]	@ (800754c <global_stdio_init.part.0+0x34>)
 800751e:	4a0c      	ldr	r2, [pc, #48]	@ (8007550 <global_stdio_init.part.0+0x38>)
 8007520:	4620      	mov	r0, r4
 8007522:	601a      	str	r2, [r3, #0]
 8007524:	2104      	movs	r1, #4
 8007526:	2200      	movs	r2, #0
 8007528:	f7ff ff94 	bl	8007454 <std>
 800752c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007530:	2201      	movs	r2, #1
 8007532:	2109      	movs	r1, #9
 8007534:	f7ff ff8e 	bl	8007454 <std>
 8007538:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800753c:	2202      	movs	r2, #2
 800753e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007542:	2112      	movs	r1, #18
 8007544:	f7ff bf86 	b.w	8007454 <std>
 8007548:	20000464 	.word	0x20000464
 800754c:	2000032c 	.word	0x2000032c
 8007550:	080074c1 	.word	0x080074c1

08007554 <__sfp_lock_acquire>:
 8007554:	4801      	ldr	r0, [pc, #4]	@ (800755c <__sfp_lock_acquire+0x8>)
 8007556:	f000 b91e 	b.w	8007796 <__retarget_lock_acquire_recursive>
 800755a:	bf00      	nop
 800755c:	2000046d 	.word	0x2000046d

08007560 <__sfp_lock_release>:
 8007560:	4801      	ldr	r0, [pc, #4]	@ (8007568 <__sfp_lock_release+0x8>)
 8007562:	f000 b919 	b.w	8007798 <__retarget_lock_release_recursive>
 8007566:	bf00      	nop
 8007568:	2000046d 	.word	0x2000046d

0800756c <__sinit>:
 800756c:	b510      	push	{r4, lr}
 800756e:	4604      	mov	r4, r0
 8007570:	f7ff fff0 	bl	8007554 <__sfp_lock_acquire>
 8007574:	6a23      	ldr	r3, [r4, #32]
 8007576:	b11b      	cbz	r3, 8007580 <__sinit+0x14>
 8007578:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800757c:	f7ff bff0 	b.w	8007560 <__sfp_lock_release>
 8007580:	4b04      	ldr	r3, [pc, #16]	@ (8007594 <__sinit+0x28>)
 8007582:	6223      	str	r3, [r4, #32]
 8007584:	4b04      	ldr	r3, [pc, #16]	@ (8007598 <__sinit+0x2c>)
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	2b00      	cmp	r3, #0
 800758a:	d1f5      	bne.n	8007578 <__sinit+0xc>
 800758c:	f7ff ffc4 	bl	8007518 <global_stdio_init.part.0>
 8007590:	e7f2      	b.n	8007578 <__sinit+0xc>
 8007592:	bf00      	nop
 8007594:	080074d9 	.word	0x080074d9
 8007598:	20000464 	.word	0x20000464

0800759c <_fwalk_sglue>:
 800759c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80075a0:	4607      	mov	r7, r0
 80075a2:	4688      	mov	r8, r1
 80075a4:	4614      	mov	r4, r2
 80075a6:	2600      	movs	r6, #0
 80075a8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80075ac:	f1b9 0901 	subs.w	r9, r9, #1
 80075b0:	d505      	bpl.n	80075be <_fwalk_sglue+0x22>
 80075b2:	6824      	ldr	r4, [r4, #0]
 80075b4:	2c00      	cmp	r4, #0
 80075b6:	d1f7      	bne.n	80075a8 <_fwalk_sglue+0xc>
 80075b8:	4630      	mov	r0, r6
 80075ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80075be:	89ab      	ldrh	r3, [r5, #12]
 80075c0:	2b01      	cmp	r3, #1
 80075c2:	d907      	bls.n	80075d4 <_fwalk_sglue+0x38>
 80075c4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80075c8:	3301      	adds	r3, #1
 80075ca:	d003      	beq.n	80075d4 <_fwalk_sglue+0x38>
 80075cc:	4629      	mov	r1, r5
 80075ce:	4638      	mov	r0, r7
 80075d0:	47c0      	blx	r8
 80075d2:	4306      	orrs	r6, r0
 80075d4:	3568      	adds	r5, #104	@ 0x68
 80075d6:	e7e9      	b.n	80075ac <_fwalk_sglue+0x10>

080075d8 <iprintf>:
 80075d8:	b40f      	push	{r0, r1, r2, r3}
 80075da:	b507      	push	{r0, r1, r2, lr}
 80075dc:	4906      	ldr	r1, [pc, #24]	@ (80075f8 <iprintf+0x20>)
 80075de:	ab04      	add	r3, sp, #16
 80075e0:	6808      	ldr	r0, [r1, #0]
 80075e2:	f853 2b04 	ldr.w	r2, [r3], #4
 80075e6:	6881      	ldr	r1, [r0, #8]
 80075e8:	9301      	str	r3, [sp, #4]
 80075ea:	f000 f955 	bl	8007898 <_vfiprintf_r>
 80075ee:	b003      	add	sp, #12
 80075f0:	f85d eb04 	ldr.w	lr, [sp], #4
 80075f4:	b004      	add	sp, #16
 80075f6:	4770      	bx	lr
 80075f8:	2000001c 	.word	0x2000001c

080075fc <__sread>:
 80075fc:	b510      	push	{r4, lr}
 80075fe:	460c      	mov	r4, r1
 8007600:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007604:	f000 f868 	bl	80076d8 <_read_r>
 8007608:	2800      	cmp	r0, #0
 800760a:	bfab      	itete	ge
 800760c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800760e:	89a3      	ldrhlt	r3, [r4, #12]
 8007610:	181b      	addge	r3, r3, r0
 8007612:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007616:	bfac      	ite	ge
 8007618:	6563      	strge	r3, [r4, #84]	@ 0x54
 800761a:	81a3      	strhlt	r3, [r4, #12]
 800761c:	bd10      	pop	{r4, pc}

0800761e <__swrite>:
 800761e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007622:	461f      	mov	r7, r3
 8007624:	898b      	ldrh	r3, [r1, #12]
 8007626:	4605      	mov	r5, r0
 8007628:	05db      	lsls	r3, r3, #23
 800762a:	460c      	mov	r4, r1
 800762c:	4616      	mov	r6, r2
 800762e:	d505      	bpl.n	800763c <__swrite+0x1e>
 8007630:	2302      	movs	r3, #2
 8007632:	2200      	movs	r2, #0
 8007634:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007638:	f000 f83c 	bl	80076b4 <_lseek_r>
 800763c:	89a3      	ldrh	r3, [r4, #12]
 800763e:	4632      	mov	r2, r6
 8007640:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007644:	81a3      	strh	r3, [r4, #12]
 8007646:	4628      	mov	r0, r5
 8007648:	463b      	mov	r3, r7
 800764a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800764e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007652:	f000 b863 	b.w	800771c <_write_r>

08007656 <__sseek>:
 8007656:	b510      	push	{r4, lr}
 8007658:	460c      	mov	r4, r1
 800765a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800765e:	f000 f829 	bl	80076b4 <_lseek_r>
 8007662:	1c43      	adds	r3, r0, #1
 8007664:	89a3      	ldrh	r3, [r4, #12]
 8007666:	bf15      	itete	ne
 8007668:	6560      	strne	r0, [r4, #84]	@ 0x54
 800766a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800766e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007672:	81a3      	strheq	r3, [r4, #12]
 8007674:	bf18      	it	ne
 8007676:	81a3      	strhne	r3, [r4, #12]
 8007678:	bd10      	pop	{r4, pc}

0800767a <__sclose>:
 800767a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800767e:	f000 b809 	b.w	8007694 <_close_r>

08007682 <memset>:
 8007682:	4603      	mov	r3, r0
 8007684:	4402      	add	r2, r0
 8007686:	4293      	cmp	r3, r2
 8007688:	d100      	bne.n	800768c <memset+0xa>
 800768a:	4770      	bx	lr
 800768c:	f803 1b01 	strb.w	r1, [r3], #1
 8007690:	e7f9      	b.n	8007686 <memset+0x4>
	...

08007694 <_close_r>:
 8007694:	b538      	push	{r3, r4, r5, lr}
 8007696:	2300      	movs	r3, #0
 8007698:	4d05      	ldr	r5, [pc, #20]	@ (80076b0 <_close_r+0x1c>)
 800769a:	4604      	mov	r4, r0
 800769c:	4608      	mov	r0, r1
 800769e:	602b      	str	r3, [r5, #0]
 80076a0:	f7fd fb7f 	bl	8004da2 <_close>
 80076a4:	1c43      	adds	r3, r0, #1
 80076a6:	d102      	bne.n	80076ae <_close_r+0x1a>
 80076a8:	682b      	ldr	r3, [r5, #0]
 80076aa:	b103      	cbz	r3, 80076ae <_close_r+0x1a>
 80076ac:	6023      	str	r3, [r4, #0]
 80076ae:	bd38      	pop	{r3, r4, r5, pc}
 80076b0:	20000468 	.word	0x20000468

080076b4 <_lseek_r>:
 80076b4:	b538      	push	{r3, r4, r5, lr}
 80076b6:	4604      	mov	r4, r0
 80076b8:	4608      	mov	r0, r1
 80076ba:	4611      	mov	r1, r2
 80076bc:	2200      	movs	r2, #0
 80076be:	4d05      	ldr	r5, [pc, #20]	@ (80076d4 <_lseek_r+0x20>)
 80076c0:	602a      	str	r2, [r5, #0]
 80076c2:	461a      	mov	r2, r3
 80076c4:	f7fd fb91 	bl	8004dea <_lseek>
 80076c8:	1c43      	adds	r3, r0, #1
 80076ca:	d102      	bne.n	80076d2 <_lseek_r+0x1e>
 80076cc:	682b      	ldr	r3, [r5, #0]
 80076ce:	b103      	cbz	r3, 80076d2 <_lseek_r+0x1e>
 80076d0:	6023      	str	r3, [r4, #0]
 80076d2:	bd38      	pop	{r3, r4, r5, pc}
 80076d4:	20000468 	.word	0x20000468

080076d8 <_read_r>:
 80076d8:	b538      	push	{r3, r4, r5, lr}
 80076da:	4604      	mov	r4, r0
 80076dc:	4608      	mov	r0, r1
 80076de:	4611      	mov	r1, r2
 80076e0:	2200      	movs	r2, #0
 80076e2:	4d05      	ldr	r5, [pc, #20]	@ (80076f8 <_read_r+0x20>)
 80076e4:	602a      	str	r2, [r5, #0]
 80076e6:	461a      	mov	r2, r3
 80076e8:	f7fd fb22 	bl	8004d30 <_read>
 80076ec:	1c43      	adds	r3, r0, #1
 80076ee:	d102      	bne.n	80076f6 <_read_r+0x1e>
 80076f0:	682b      	ldr	r3, [r5, #0]
 80076f2:	b103      	cbz	r3, 80076f6 <_read_r+0x1e>
 80076f4:	6023      	str	r3, [r4, #0]
 80076f6:	bd38      	pop	{r3, r4, r5, pc}
 80076f8:	20000468 	.word	0x20000468

080076fc <_sbrk_r>:
 80076fc:	b538      	push	{r3, r4, r5, lr}
 80076fe:	2300      	movs	r3, #0
 8007700:	4d05      	ldr	r5, [pc, #20]	@ (8007718 <_sbrk_r+0x1c>)
 8007702:	4604      	mov	r4, r0
 8007704:	4608      	mov	r0, r1
 8007706:	602b      	str	r3, [r5, #0]
 8007708:	f7fd fb7c 	bl	8004e04 <_sbrk>
 800770c:	1c43      	adds	r3, r0, #1
 800770e:	d102      	bne.n	8007716 <_sbrk_r+0x1a>
 8007710:	682b      	ldr	r3, [r5, #0]
 8007712:	b103      	cbz	r3, 8007716 <_sbrk_r+0x1a>
 8007714:	6023      	str	r3, [r4, #0]
 8007716:	bd38      	pop	{r3, r4, r5, pc}
 8007718:	20000468 	.word	0x20000468

0800771c <_write_r>:
 800771c:	b538      	push	{r3, r4, r5, lr}
 800771e:	4604      	mov	r4, r0
 8007720:	4608      	mov	r0, r1
 8007722:	4611      	mov	r1, r2
 8007724:	2200      	movs	r2, #0
 8007726:	4d05      	ldr	r5, [pc, #20]	@ (800773c <_write_r+0x20>)
 8007728:	602a      	str	r2, [r5, #0]
 800772a:	461a      	mov	r2, r3
 800772c:	f7fd fb1d 	bl	8004d6a <_write>
 8007730:	1c43      	adds	r3, r0, #1
 8007732:	d102      	bne.n	800773a <_write_r+0x1e>
 8007734:	682b      	ldr	r3, [r5, #0]
 8007736:	b103      	cbz	r3, 800773a <_write_r+0x1e>
 8007738:	6023      	str	r3, [r4, #0]
 800773a:	bd38      	pop	{r3, r4, r5, pc}
 800773c:	20000468 	.word	0x20000468

08007740 <__errno>:
 8007740:	4b01      	ldr	r3, [pc, #4]	@ (8007748 <__errno+0x8>)
 8007742:	6818      	ldr	r0, [r3, #0]
 8007744:	4770      	bx	lr
 8007746:	bf00      	nop
 8007748:	2000001c 	.word	0x2000001c

0800774c <__libc_init_array>:
 800774c:	b570      	push	{r4, r5, r6, lr}
 800774e:	2600      	movs	r6, #0
 8007750:	4d0c      	ldr	r5, [pc, #48]	@ (8007784 <__libc_init_array+0x38>)
 8007752:	4c0d      	ldr	r4, [pc, #52]	@ (8007788 <__libc_init_array+0x3c>)
 8007754:	1b64      	subs	r4, r4, r5
 8007756:	10a4      	asrs	r4, r4, #2
 8007758:	42a6      	cmp	r6, r4
 800775a:	d109      	bne.n	8007770 <__libc_init_array+0x24>
 800775c:	f000 fd12 	bl	8008184 <_init>
 8007760:	2600      	movs	r6, #0
 8007762:	4d0a      	ldr	r5, [pc, #40]	@ (800778c <__libc_init_array+0x40>)
 8007764:	4c0a      	ldr	r4, [pc, #40]	@ (8007790 <__libc_init_array+0x44>)
 8007766:	1b64      	subs	r4, r4, r5
 8007768:	10a4      	asrs	r4, r4, #2
 800776a:	42a6      	cmp	r6, r4
 800776c:	d105      	bne.n	800777a <__libc_init_array+0x2e>
 800776e:	bd70      	pop	{r4, r5, r6, pc}
 8007770:	f855 3b04 	ldr.w	r3, [r5], #4
 8007774:	4798      	blx	r3
 8007776:	3601      	adds	r6, #1
 8007778:	e7ee      	b.n	8007758 <__libc_init_array+0xc>
 800777a:	f855 3b04 	ldr.w	r3, [r5], #4
 800777e:	4798      	blx	r3
 8007780:	3601      	adds	r6, #1
 8007782:	e7f2      	b.n	800776a <__libc_init_array+0x1e>
 8007784:	08008488 	.word	0x08008488
 8007788:	08008488 	.word	0x08008488
 800778c:	08008488 	.word	0x08008488
 8007790:	0800848c 	.word	0x0800848c

08007794 <__retarget_lock_init_recursive>:
 8007794:	4770      	bx	lr

08007796 <__retarget_lock_acquire_recursive>:
 8007796:	4770      	bx	lr

08007798 <__retarget_lock_release_recursive>:
 8007798:	4770      	bx	lr

0800779a <memcpy>:
 800779a:	440a      	add	r2, r1
 800779c:	4291      	cmp	r1, r2
 800779e:	f100 33ff 	add.w	r3, r0, #4294967295
 80077a2:	d100      	bne.n	80077a6 <memcpy+0xc>
 80077a4:	4770      	bx	lr
 80077a6:	b510      	push	{r4, lr}
 80077a8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80077ac:	4291      	cmp	r1, r2
 80077ae:	f803 4f01 	strb.w	r4, [r3, #1]!
 80077b2:	d1f9      	bne.n	80077a8 <memcpy+0xe>
 80077b4:	bd10      	pop	{r4, pc}
	...

080077b8 <_free_r>:
 80077b8:	b538      	push	{r3, r4, r5, lr}
 80077ba:	4605      	mov	r5, r0
 80077bc:	2900      	cmp	r1, #0
 80077be:	d040      	beq.n	8007842 <_free_r+0x8a>
 80077c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80077c4:	1f0c      	subs	r4, r1, #4
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	bfb8      	it	lt
 80077ca:	18e4      	addlt	r4, r4, r3
 80077cc:	f7ff fe36 	bl	800743c <__malloc_lock>
 80077d0:	4a1c      	ldr	r2, [pc, #112]	@ (8007844 <_free_r+0x8c>)
 80077d2:	6813      	ldr	r3, [r2, #0]
 80077d4:	b933      	cbnz	r3, 80077e4 <_free_r+0x2c>
 80077d6:	6063      	str	r3, [r4, #4]
 80077d8:	6014      	str	r4, [r2, #0]
 80077da:	4628      	mov	r0, r5
 80077dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80077e0:	f7ff be32 	b.w	8007448 <__malloc_unlock>
 80077e4:	42a3      	cmp	r3, r4
 80077e6:	d908      	bls.n	80077fa <_free_r+0x42>
 80077e8:	6820      	ldr	r0, [r4, #0]
 80077ea:	1821      	adds	r1, r4, r0
 80077ec:	428b      	cmp	r3, r1
 80077ee:	bf01      	itttt	eq
 80077f0:	6819      	ldreq	r1, [r3, #0]
 80077f2:	685b      	ldreq	r3, [r3, #4]
 80077f4:	1809      	addeq	r1, r1, r0
 80077f6:	6021      	streq	r1, [r4, #0]
 80077f8:	e7ed      	b.n	80077d6 <_free_r+0x1e>
 80077fa:	461a      	mov	r2, r3
 80077fc:	685b      	ldr	r3, [r3, #4]
 80077fe:	b10b      	cbz	r3, 8007804 <_free_r+0x4c>
 8007800:	42a3      	cmp	r3, r4
 8007802:	d9fa      	bls.n	80077fa <_free_r+0x42>
 8007804:	6811      	ldr	r1, [r2, #0]
 8007806:	1850      	adds	r0, r2, r1
 8007808:	42a0      	cmp	r0, r4
 800780a:	d10b      	bne.n	8007824 <_free_r+0x6c>
 800780c:	6820      	ldr	r0, [r4, #0]
 800780e:	4401      	add	r1, r0
 8007810:	1850      	adds	r0, r2, r1
 8007812:	4283      	cmp	r3, r0
 8007814:	6011      	str	r1, [r2, #0]
 8007816:	d1e0      	bne.n	80077da <_free_r+0x22>
 8007818:	6818      	ldr	r0, [r3, #0]
 800781a:	685b      	ldr	r3, [r3, #4]
 800781c:	4408      	add	r0, r1
 800781e:	6010      	str	r0, [r2, #0]
 8007820:	6053      	str	r3, [r2, #4]
 8007822:	e7da      	b.n	80077da <_free_r+0x22>
 8007824:	d902      	bls.n	800782c <_free_r+0x74>
 8007826:	230c      	movs	r3, #12
 8007828:	602b      	str	r3, [r5, #0]
 800782a:	e7d6      	b.n	80077da <_free_r+0x22>
 800782c:	6820      	ldr	r0, [r4, #0]
 800782e:	1821      	adds	r1, r4, r0
 8007830:	428b      	cmp	r3, r1
 8007832:	bf01      	itttt	eq
 8007834:	6819      	ldreq	r1, [r3, #0]
 8007836:	685b      	ldreq	r3, [r3, #4]
 8007838:	1809      	addeq	r1, r1, r0
 800783a:	6021      	streq	r1, [r4, #0]
 800783c:	6063      	str	r3, [r4, #4]
 800783e:	6054      	str	r4, [r2, #4]
 8007840:	e7cb      	b.n	80077da <_free_r+0x22>
 8007842:	bd38      	pop	{r3, r4, r5, pc}
 8007844:	20000328 	.word	0x20000328

08007848 <__sfputc_r>:
 8007848:	6893      	ldr	r3, [r2, #8]
 800784a:	b410      	push	{r4}
 800784c:	3b01      	subs	r3, #1
 800784e:	2b00      	cmp	r3, #0
 8007850:	6093      	str	r3, [r2, #8]
 8007852:	da07      	bge.n	8007864 <__sfputc_r+0x1c>
 8007854:	6994      	ldr	r4, [r2, #24]
 8007856:	42a3      	cmp	r3, r4
 8007858:	db01      	blt.n	800785e <__sfputc_r+0x16>
 800785a:	290a      	cmp	r1, #10
 800785c:	d102      	bne.n	8007864 <__sfputc_r+0x1c>
 800785e:	bc10      	pop	{r4}
 8007860:	f000 bb6a 	b.w	8007f38 <__swbuf_r>
 8007864:	6813      	ldr	r3, [r2, #0]
 8007866:	1c58      	adds	r0, r3, #1
 8007868:	6010      	str	r0, [r2, #0]
 800786a:	7019      	strb	r1, [r3, #0]
 800786c:	4608      	mov	r0, r1
 800786e:	bc10      	pop	{r4}
 8007870:	4770      	bx	lr

08007872 <__sfputs_r>:
 8007872:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007874:	4606      	mov	r6, r0
 8007876:	460f      	mov	r7, r1
 8007878:	4614      	mov	r4, r2
 800787a:	18d5      	adds	r5, r2, r3
 800787c:	42ac      	cmp	r4, r5
 800787e:	d101      	bne.n	8007884 <__sfputs_r+0x12>
 8007880:	2000      	movs	r0, #0
 8007882:	e007      	b.n	8007894 <__sfputs_r+0x22>
 8007884:	463a      	mov	r2, r7
 8007886:	4630      	mov	r0, r6
 8007888:	f814 1b01 	ldrb.w	r1, [r4], #1
 800788c:	f7ff ffdc 	bl	8007848 <__sfputc_r>
 8007890:	1c43      	adds	r3, r0, #1
 8007892:	d1f3      	bne.n	800787c <__sfputs_r+0xa>
 8007894:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007898 <_vfiprintf_r>:
 8007898:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800789c:	460d      	mov	r5, r1
 800789e:	4614      	mov	r4, r2
 80078a0:	4698      	mov	r8, r3
 80078a2:	4606      	mov	r6, r0
 80078a4:	b09d      	sub	sp, #116	@ 0x74
 80078a6:	b118      	cbz	r0, 80078b0 <_vfiprintf_r+0x18>
 80078a8:	6a03      	ldr	r3, [r0, #32]
 80078aa:	b90b      	cbnz	r3, 80078b0 <_vfiprintf_r+0x18>
 80078ac:	f7ff fe5e 	bl	800756c <__sinit>
 80078b0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80078b2:	07d9      	lsls	r1, r3, #31
 80078b4:	d405      	bmi.n	80078c2 <_vfiprintf_r+0x2a>
 80078b6:	89ab      	ldrh	r3, [r5, #12]
 80078b8:	059a      	lsls	r2, r3, #22
 80078ba:	d402      	bmi.n	80078c2 <_vfiprintf_r+0x2a>
 80078bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80078be:	f7ff ff6a 	bl	8007796 <__retarget_lock_acquire_recursive>
 80078c2:	89ab      	ldrh	r3, [r5, #12]
 80078c4:	071b      	lsls	r3, r3, #28
 80078c6:	d501      	bpl.n	80078cc <_vfiprintf_r+0x34>
 80078c8:	692b      	ldr	r3, [r5, #16]
 80078ca:	b99b      	cbnz	r3, 80078f4 <_vfiprintf_r+0x5c>
 80078cc:	4629      	mov	r1, r5
 80078ce:	4630      	mov	r0, r6
 80078d0:	f000 fb70 	bl	8007fb4 <__swsetup_r>
 80078d4:	b170      	cbz	r0, 80078f4 <_vfiprintf_r+0x5c>
 80078d6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80078d8:	07dc      	lsls	r4, r3, #31
 80078da:	d504      	bpl.n	80078e6 <_vfiprintf_r+0x4e>
 80078dc:	f04f 30ff 	mov.w	r0, #4294967295
 80078e0:	b01d      	add	sp, #116	@ 0x74
 80078e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078e6:	89ab      	ldrh	r3, [r5, #12]
 80078e8:	0598      	lsls	r0, r3, #22
 80078ea:	d4f7      	bmi.n	80078dc <_vfiprintf_r+0x44>
 80078ec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80078ee:	f7ff ff53 	bl	8007798 <__retarget_lock_release_recursive>
 80078f2:	e7f3      	b.n	80078dc <_vfiprintf_r+0x44>
 80078f4:	2300      	movs	r3, #0
 80078f6:	9309      	str	r3, [sp, #36]	@ 0x24
 80078f8:	2320      	movs	r3, #32
 80078fa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80078fe:	2330      	movs	r3, #48	@ 0x30
 8007900:	f04f 0901 	mov.w	r9, #1
 8007904:	f8cd 800c 	str.w	r8, [sp, #12]
 8007908:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8007ab4 <_vfiprintf_r+0x21c>
 800790c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007910:	4623      	mov	r3, r4
 8007912:	469a      	mov	sl, r3
 8007914:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007918:	b10a      	cbz	r2, 800791e <_vfiprintf_r+0x86>
 800791a:	2a25      	cmp	r2, #37	@ 0x25
 800791c:	d1f9      	bne.n	8007912 <_vfiprintf_r+0x7a>
 800791e:	ebba 0b04 	subs.w	fp, sl, r4
 8007922:	d00b      	beq.n	800793c <_vfiprintf_r+0xa4>
 8007924:	465b      	mov	r3, fp
 8007926:	4622      	mov	r2, r4
 8007928:	4629      	mov	r1, r5
 800792a:	4630      	mov	r0, r6
 800792c:	f7ff ffa1 	bl	8007872 <__sfputs_r>
 8007930:	3001      	adds	r0, #1
 8007932:	f000 80a7 	beq.w	8007a84 <_vfiprintf_r+0x1ec>
 8007936:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007938:	445a      	add	r2, fp
 800793a:	9209      	str	r2, [sp, #36]	@ 0x24
 800793c:	f89a 3000 	ldrb.w	r3, [sl]
 8007940:	2b00      	cmp	r3, #0
 8007942:	f000 809f 	beq.w	8007a84 <_vfiprintf_r+0x1ec>
 8007946:	2300      	movs	r3, #0
 8007948:	f04f 32ff 	mov.w	r2, #4294967295
 800794c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007950:	f10a 0a01 	add.w	sl, sl, #1
 8007954:	9304      	str	r3, [sp, #16]
 8007956:	9307      	str	r3, [sp, #28]
 8007958:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800795c:	931a      	str	r3, [sp, #104]	@ 0x68
 800795e:	4654      	mov	r4, sl
 8007960:	2205      	movs	r2, #5
 8007962:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007966:	4853      	ldr	r0, [pc, #332]	@ (8007ab4 <_vfiprintf_r+0x21c>)
 8007968:	f000 fb7a 	bl	8008060 <memchr>
 800796c:	9a04      	ldr	r2, [sp, #16]
 800796e:	b9d8      	cbnz	r0, 80079a8 <_vfiprintf_r+0x110>
 8007970:	06d1      	lsls	r1, r2, #27
 8007972:	bf44      	itt	mi
 8007974:	2320      	movmi	r3, #32
 8007976:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800797a:	0713      	lsls	r3, r2, #28
 800797c:	bf44      	itt	mi
 800797e:	232b      	movmi	r3, #43	@ 0x2b
 8007980:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007984:	f89a 3000 	ldrb.w	r3, [sl]
 8007988:	2b2a      	cmp	r3, #42	@ 0x2a
 800798a:	d015      	beq.n	80079b8 <_vfiprintf_r+0x120>
 800798c:	4654      	mov	r4, sl
 800798e:	2000      	movs	r0, #0
 8007990:	f04f 0c0a 	mov.w	ip, #10
 8007994:	9a07      	ldr	r2, [sp, #28]
 8007996:	4621      	mov	r1, r4
 8007998:	f811 3b01 	ldrb.w	r3, [r1], #1
 800799c:	3b30      	subs	r3, #48	@ 0x30
 800799e:	2b09      	cmp	r3, #9
 80079a0:	d94b      	bls.n	8007a3a <_vfiprintf_r+0x1a2>
 80079a2:	b1b0      	cbz	r0, 80079d2 <_vfiprintf_r+0x13a>
 80079a4:	9207      	str	r2, [sp, #28]
 80079a6:	e014      	b.n	80079d2 <_vfiprintf_r+0x13a>
 80079a8:	eba0 0308 	sub.w	r3, r0, r8
 80079ac:	fa09 f303 	lsl.w	r3, r9, r3
 80079b0:	4313      	orrs	r3, r2
 80079b2:	46a2      	mov	sl, r4
 80079b4:	9304      	str	r3, [sp, #16]
 80079b6:	e7d2      	b.n	800795e <_vfiprintf_r+0xc6>
 80079b8:	9b03      	ldr	r3, [sp, #12]
 80079ba:	1d19      	adds	r1, r3, #4
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	9103      	str	r1, [sp, #12]
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	bfbb      	ittet	lt
 80079c4:	425b      	neglt	r3, r3
 80079c6:	f042 0202 	orrlt.w	r2, r2, #2
 80079ca:	9307      	strge	r3, [sp, #28]
 80079cc:	9307      	strlt	r3, [sp, #28]
 80079ce:	bfb8      	it	lt
 80079d0:	9204      	strlt	r2, [sp, #16]
 80079d2:	7823      	ldrb	r3, [r4, #0]
 80079d4:	2b2e      	cmp	r3, #46	@ 0x2e
 80079d6:	d10a      	bne.n	80079ee <_vfiprintf_r+0x156>
 80079d8:	7863      	ldrb	r3, [r4, #1]
 80079da:	2b2a      	cmp	r3, #42	@ 0x2a
 80079dc:	d132      	bne.n	8007a44 <_vfiprintf_r+0x1ac>
 80079de:	9b03      	ldr	r3, [sp, #12]
 80079e0:	3402      	adds	r4, #2
 80079e2:	1d1a      	adds	r2, r3, #4
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	9203      	str	r2, [sp, #12]
 80079e8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80079ec:	9305      	str	r3, [sp, #20]
 80079ee:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8007ab8 <_vfiprintf_r+0x220>
 80079f2:	2203      	movs	r2, #3
 80079f4:	4650      	mov	r0, sl
 80079f6:	7821      	ldrb	r1, [r4, #0]
 80079f8:	f000 fb32 	bl	8008060 <memchr>
 80079fc:	b138      	cbz	r0, 8007a0e <_vfiprintf_r+0x176>
 80079fe:	2240      	movs	r2, #64	@ 0x40
 8007a00:	9b04      	ldr	r3, [sp, #16]
 8007a02:	eba0 000a 	sub.w	r0, r0, sl
 8007a06:	4082      	lsls	r2, r0
 8007a08:	4313      	orrs	r3, r2
 8007a0a:	3401      	adds	r4, #1
 8007a0c:	9304      	str	r3, [sp, #16]
 8007a0e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a12:	2206      	movs	r2, #6
 8007a14:	4829      	ldr	r0, [pc, #164]	@ (8007abc <_vfiprintf_r+0x224>)
 8007a16:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007a1a:	f000 fb21 	bl	8008060 <memchr>
 8007a1e:	2800      	cmp	r0, #0
 8007a20:	d03f      	beq.n	8007aa2 <_vfiprintf_r+0x20a>
 8007a22:	4b27      	ldr	r3, [pc, #156]	@ (8007ac0 <_vfiprintf_r+0x228>)
 8007a24:	bb1b      	cbnz	r3, 8007a6e <_vfiprintf_r+0x1d6>
 8007a26:	9b03      	ldr	r3, [sp, #12]
 8007a28:	3307      	adds	r3, #7
 8007a2a:	f023 0307 	bic.w	r3, r3, #7
 8007a2e:	3308      	adds	r3, #8
 8007a30:	9303      	str	r3, [sp, #12]
 8007a32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a34:	443b      	add	r3, r7
 8007a36:	9309      	str	r3, [sp, #36]	@ 0x24
 8007a38:	e76a      	b.n	8007910 <_vfiprintf_r+0x78>
 8007a3a:	460c      	mov	r4, r1
 8007a3c:	2001      	movs	r0, #1
 8007a3e:	fb0c 3202 	mla	r2, ip, r2, r3
 8007a42:	e7a8      	b.n	8007996 <_vfiprintf_r+0xfe>
 8007a44:	2300      	movs	r3, #0
 8007a46:	f04f 0c0a 	mov.w	ip, #10
 8007a4a:	4619      	mov	r1, r3
 8007a4c:	3401      	adds	r4, #1
 8007a4e:	9305      	str	r3, [sp, #20]
 8007a50:	4620      	mov	r0, r4
 8007a52:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007a56:	3a30      	subs	r2, #48	@ 0x30
 8007a58:	2a09      	cmp	r2, #9
 8007a5a:	d903      	bls.n	8007a64 <_vfiprintf_r+0x1cc>
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d0c6      	beq.n	80079ee <_vfiprintf_r+0x156>
 8007a60:	9105      	str	r1, [sp, #20]
 8007a62:	e7c4      	b.n	80079ee <_vfiprintf_r+0x156>
 8007a64:	4604      	mov	r4, r0
 8007a66:	2301      	movs	r3, #1
 8007a68:	fb0c 2101 	mla	r1, ip, r1, r2
 8007a6c:	e7f0      	b.n	8007a50 <_vfiprintf_r+0x1b8>
 8007a6e:	ab03      	add	r3, sp, #12
 8007a70:	9300      	str	r3, [sp, #0]
 8007a72:	462a      	mov	r2, r5
 8007a74:	4630      	mov	r0, r6
 8007a76:	4b13      	ldr	r3, [pc, #76]	@ (8007ac4 <_vfiprintf_r+0x22c>)
 8007a78:	a904      	add	r1, sp, #16
 8007a7a:	f3af 8000 	nop.w
 8007a7e:	4607      	mov	r7, r0
 8007a80:	1c78      	adds	r0, r7, #1
 8007a82:	d1d6      	bne.n	8007a32 <_vfiprintf_r+0x19a>
 8007a84:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007a86:	07d9      	lsls	r1, r3, #31
 8007a88:	d405      	bmi.n	8007a96 <_vfiprintf_r+0x1fe>
 8007a8a:	89ab      	ldrh	r3, [r5, #12]
 8007a8c:	059a      	lsls	r2, r3, #22
 8007a8e:	d402      	bmi.n	8007a96 <_vfiprintf_r+0x1fe>
 8007a90:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007a92:	f7ff fe81 	bl	8007798 <__retarget_lock_release_recursive>
 8007a96:	89ab      	ldrh	r3, [r5, #12]
 8007a98:	065b      	lsls	r3, r3, #25
 8007a9a:	f53f af1f 	bmi.w	80078dc <_vfiprintf_r+0x44>
 8007a9e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007aa0:	e71e      	b.n	80078e0 <_vfiprintf_r+0x48>
 8007aa2:	ab03      	add	r3, sp, #12
 8007aa4:	9300      	str	r3, [sp, #0]
 8007aa6:	462a      	mov	r2, r5
 8007aa8:	4630      	mov	r0, r6
 8007aaa:	4b06      	ldr	r3, [pc, #24]	@ (8007ac4 <_vfiprintf_r+0x22c>)
 8007aac:	a904      	add	r1, sp, #16
 8007aae:	f000 f87d 	bl	8007bac <_printf_i>
 8007ab2:	e7e4      	b.n	8007a7e <_vfiprintf_r+0x1e6>
 8007ab4:	08008452 	.word	0x08008452
 8007ab8:	08008458 	.word	0x08008458
 8007abc:	0800845c 	.word	0x0800845c
 8007ac0:	00000000 	.word	0x00000000
 8007ac4:	08007873 	.word	0x08007873

08007ac8 <_printf_common>:
 8007ac8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007acc:	4616      	mov	r6, r2
 8007ace:	4698      	mov	r8, r3
 8007ad0:	688a      	ldr	r2, [r1, #8]
 8007ad2:	690b      	ldr	r3, [r1, #16]
 8007ad4:	4607      	mov	r7, r0
 8007ad6:	4293      	cmp	r3, r2
 8007ad8:	bfb8      	it	lt
 8007ada:	4613      	movlt	r3, r2
 8007adc:	6033      	str	r3, [r6, #0]
 8007ade:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007ae2:	460c      	mov	r4, r1
 8007ae4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007ae8:	b10a      	cbz	r2, 8007aee <_printf_common+0x26>
 8007aea:	3301      	adds	r3, #1
 8007aec:	6033      	str	r3, [r6, #0]
 8007aee:	6823      	ldr	r3, [r4, #0]
 8007af0:	0699      	lsls	r1, r3, #26
 8007af2:	bf42      	ittt	mi
 8007af4:	6833      	ldrmi	r3, [r6, #0]
 8007af6:	3302      	addmi	r3, #2
 8007af8:	6033      	strmi	r3, [r6, #0]
 8007afa:	6825      	ldr	r5, [r4, #0]
 8007afc:	f015 0506 	ands.w	r5, r5, #6
 8007b00:	d106      	bne.n	8007b10 <_printf_common+0x48>
 8007b02:	f104 0a19 	add.w	sl, r4, #25
 8007b06:	68e3      	ldr	r3, [r4, #12]
 8007b08:	6832      	ldr	r2, [r6, #0]
 8007b0a:	1a9b      	subs	r3, r3, r2
 8007b0c:	42ab      	cmp	r3, r5
 8007b0e:	dc2b      	bgt.n	8007b68 <_printf_common+0xa0>
 8007b10:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007b14:	6822      	ldr	r2, [r4, #0]
 8007b16:	3b00      	subs	r3, #0
 8007b18:	bf18      	it	ne
 8007b1a:	2301      	movne	r3, #1
 8007b1c:	0692      	lsls	r2, r2, #26
 8007b1e:	d430      	bmi.n	8007b82 <_printf_common+0xba>
 8007b20:	4641      	mov	r1, r8
 8007b22:	4638      	mov	r0, r7
 8007b24:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007b28:	47c8      	blx	r9
 8007b2a:	3001      	adds	r0, #1
 8007b2c:	d023      	beq.n	8007b76 <_printf_common+0xae>
 8007b2e:	6823      	ldr	r3, [r4, #0]
 8007b30:	6922      	ldr	r2, [r4, #16]
 8007b32:	f003 0306 	and.w	r3, r3, #6
 8007b36:	2b04      	cmp	r3, #4
 8007b38:	bf14      	ite	ne
 8007b3a:	2500      	movne	r5, #0
 8007b3c:	6833      	ldreq	r3, [r6, #0]
 8007b3e:	f04f 0600 	mov.w	r6, #0
 8007b42:	bf08      	it	eq
 8007b44:	68e5      	ldreq	r5, [r4, #12]
 8007b46:	f104 041a 	add.w	r4, r4, #26
 8007b4a:	bf08      	it	eq
 8007b4c:	1aed      	subeq	r5, r5, r3
 8007b4e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8007b52:	bf08      	it	eq
 8007b54:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007b58:	4293      	cmp	r3, r2
 8007b5a:	bfc4      	itt	gt
 8007b5c:	1a9b      	subgt	r3, r3, r2
 8007b5e:	18ed      	addgt	r5, r5, r3
 8007b60:	42b5      	cmp	r5, r6
 8007b62:	d11a      	bne.n	8007b9a <_printf_common+0xd2>
 8007b64:	2000      	movs	r0, #0
 8007b66:	e008      	b.n	8007b7a <_printf_common+0xb2>
 8007b68:	2301      	movs	r3, #1
 8007b6a:	4652      	mov	r2, sl
 8007b6c:	4641      	mov	r1, r8
 8007b6e:	4638      	mov	r0, r7
 8007b70:	47c8      	blx	r9
 8007b72:	3001      	adds	r0, #1
 8007b74:	d103      	bne.n	8007b7e <_printf_common+0xb6>
 8007b76:	f04f 30ff 	mov.w	r0, #4294967295
 8007b7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b7e:	3501      	adds	r5, #1
 8007b80:	e7c1      	b.n	8007b06 <_printf_common+0x3e>
 8007b82:	2030      	movs	r0, #48	@ 0x30
 8007b84:	18e1      	adds	r1, r4, r3
 8007b86:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007b8a:	1c5a      	adds	r2, r3, #1
 8007b8c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007b90:	4422      	add	r2, r4
 8007b92:	3302      	adds	r3, #2
 8007b94:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007b98:	e7c2      	b.n	8007b20 <_printf_common+0x58>
 8007b9a:	2301      	movs	r3, #1
 8007b9c:	4622      	mov	r2, r4
 8007b9e:	4641      	mov	r1, r8
 8007ba0:	4638      	mov	r0, r7
 8007ba2:	47c8      	blx	r9
 8007ba4:	3001      	adds	r0, #1
 8007ba6:	d0e6      	beq.n	8007b76 <_printf_common+0xae>
 8007ba8:	3601      	adds	r6, #1
 8007baa:	e7d9      	b.n	8007b60 <_printf_common+0x98>

08007bac <_printf_i>:
 8007bac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007bb0:	7e0f      	ldrb	r7, [r1, #24]
 8007bb2:	4691      	mov	r9, r2
 8007bb4:	2f78      	cmp	r7, #120	@ 0x78
 8007bb6:	4680      	mov	r8, r0
 8007bb8:	460c      	mov	r4, r1
 8007bba:	469a      	mov	sl, r3
 8007bbc:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007bbe:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007bc2:	d807      	bhi.n	8007bd4 <_printf_i+0x28>
 8007bc4:	2f62      	cmp	r7, #98	@ 0x62
 8007bc6:	d80a      	bhi.n	8007bde <_printf_i+0x32>
 8007bc8:	2f00      	cmp	r7, #0
 8007bca:	f000 80d1 	beq.w	8007d70 <_printf_i+0x1c4>
 8007bce:	2f58      	cmp	r7, #88	@ 0x58
 8007bd0:	f000 80b8 	beq.w	8007d44 <_printf_i+0x198>
 8007bd4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007bd8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007bdc:	e03a      	b.n	8007c54 <_printf_i+0xa8>
 8007bde:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007be2:	2b15      	cmp	r3, #21
 8007be4:	d8f6      	bhi.n	8007bd4 <_printf_i+0x28>
 8007be6:	a101      	add	r1, pc, #4	@ (adr r1, 8007bec <_printf_i+0x40>)
 8007be8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007bec:	08007c45 	.word	0x08007c45
 8007bf0:	08007c59 	.word	0x08007c59
 8007bf4:	08007bd5 	.word	0x08007bd5
 8007bf8:	08007bd5 	.word	0x08007bd5
 8007bfc:	08007bd5 	.word	0x08007bd5
 8007c00:	08007bd5 	.word	0x08007bd5
 8007c04:	08007c59 	.word	0x08007c59
 8007c08:	08007bd5 	.word	0x08007bd5
 8007c0c:	08007bd5 	.word	0x08007bd5
 8007c10:	08007bd5 	.word	0x08007bd5
 8007c14:	08007bd5 	.word	0x08007bd5
 8007c18:	08007d57 	.word	0x08007d57
 8007c1c:	08007c83 	.word	0x08007c83
 8007c20:	08007d11 	.word	0x08007d11
 8007c24:	08007bd5 	.word	0x08007bd5
 8007c28:	08007bd5 	.word	0x08007bd5
 8007c2c:	08007d79 	.word	0x08007d79
 8007c30:	08007bd5 	.word	0x08007bd5
 8007c34:	08007c83 	.word	0x08007c83
 8007c38:	08007bd5 	.word	0x08007bd5
 8007c3c:	08007bd5 	.word	0x08007bd5
 8007c40:	08007d19 	.word	0x08007d19
 8007c44:	6833      	ldr	r3, [r6, #0]
 8007c46:	1d1a      	adds	r2, r3, #4
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	6032      	str	r2, [r6, #0]
 8007c4c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007c50:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007c54:	2301      	movs	r3, #1
 8007c56:	e09c      	b.n	8007d92 <_printf_i+0x1e6>
 8007c58:	6833      	ldr	r3, [r6, #0]
 8007c5a:	6820      	ldr	r0, [r4, #0]
 8007c5c:	1d19      	adds	r1, r3, #4
 8007c5e:	6031      	str	r1, [r6, #0]
 8007c60:	0606      	lsls	r6, r0, #24
 8007c62:	d501      	bpl.n	8007c68 <_printf_i+0xbc>
 8007c64:	681d      	ldr	r5, [r3, #0]
 8007c66:	e003      	b.n	8007c70 <_printf_i+0xc4>
 8007c68:	0645      	lsls	r5, r0, #25
 8007c6a:	d5fb      	bpl.n	8007c64 <_printf_i+0xb8>
 8007c6c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007c70:	2d00      	cmp	r5, #0
 8007c72:	da03      	bge.n	8007c7c <_printf_i+0xd0>
 8007c74:	232d      	movs	r3, #45	@ 0x2d
 8007c76:	426d      	negs	r5, r5
 8007c78:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007c7c:	230a      	movs	r3, #10
 8007c7e:	4858      	ldr	r0, [pc, #352]	@ (8007de0 <_printf_i+0x234>)
 8007c80:	e011      	b.n	8007ca6 <_printf_i+0xfa>
 8007c82:	6821      	ldr	r1, [r4, #0]
 8007c84:	6833      	ldr	r3, [r6, #0]
 8007c86:	0608      	lsls	r0, r1, #24
 8007c88:	f853 5b04 	ldr.w	r5, [r3], #4
 8007c8c:	d402      	bmi.n	8007c94 <_printf_i+0xe8>
 8007c8e:	0649      	lsls	r1, r1, #25
 8007c90:	bf48      	it	mi
 8007c92:	b2ad      	uxthmi	r5, r5
 8007c94:	2f6f      	cmp	r7, #111	@ 0x6f
 8007c96:	6033      	str	r3, [r6, #0]
 8007c98:	bf14      	ite	ne
 8007c9a:	230a      	movne	r3, #10
 8007c9c:	2308      	moveq	r3, #8
 8007c9e:	4850      	ldr	r0, [pc, #320]	@ (8007de0 <_printf_i+0x234>)
 8007ca0:	2100      	movs	r1, #0
 8007ca2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007ca6:	6866      	ldr	r6, [r4, #4]
 8007ca8:	2e00      	cmp	r6, #0
 8007caa:	60a6      	str	r6, [r4, #8]
 8007cac:	db05      	blt.n	8007cba <_printf_i+0x10e>
 8007cae:	6821      	ldr	r1, [r4, #0]
 8007cb0:	432e      	orrs	r6, r5
 8007cb2:	f021 0104 	bic.w	r1, r1, #4
 8007cb6:	6021      	str	r1, [r4, #0]
 8007cb8:	d04b      	beq.n	8007d52 <_printf_i+0x1a6>
 8007cba:	4616      	mov	r6, r2
 8007cbc:	fbb5 f1f3 	udiv	r1, r5, r3
 8007cc0:	fb03 5711 	mls	r7, r3, r1, r5
 8007cc4:	5dc7      	ldrb	r7, [r0, r7]
 8007cc6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007cca:	462f      	mov	r7, r5
 8007ccc:	42bb      	cmp	r3, r7
 8007cce:	460d      	mov	r5, r1
 8007cd0:	d9f4      	bls.n	8007cbc <_printf_i+0x110>
 8007cd2:	2b08      	cmp	r3, #8
 8007cd4:	d10b      	bne.n	8007cee <_printf_i+0x142>
 8007cd6:	6823      	ldr	r3, [r4, #0]
 8007cd8:	07df      	lsls	r7, r3, #31
 8007cda:	d508      	bpl.n	8007cee <_printf_i+0x142>
 8007cdc:	6923      	ldr	r3, [r4, #16]
 8007cde:	6861      	ldr	r1, [r4, #4]
 8007ce0:	4299      	cmp	r1, r3
 8007ce2:	bfde      	ittt	le
 8007ce4:	2330      	movle	r3, #48	@ 0x30
 8007ce6:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007cea:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007cee:	1b92      	subs	r2, r2, r6
 8007cf0:	6122      	str	r2, [r4, #16]
 8007cf2:	464b      	mov	r3, r9
 8007cf4:	4621      	mov	r1, r4
 8007cf6:	4640      	mov	r0, r8
 8007cf8:	f8cd a000 	str.w	sl, [sp]
 8007cfc:	aa03      	add	r2, sp, #12
 8007cfe:	f7ff fee3 	bl	8007ac8 <_printf_common>
 8007d02:	3001      	adds	r0, #1
 8007d04:	d14a      	bne.n	8007d9c <_printf_i+0x1f0>
 8007d06:	f04f 30ff 	mov.w	r0, #4294967295
 8007d0a:	b004      	add	sp, #16
 8007d0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d10:	6823      	ldr	r3, [r4, #0]
 8007d12:	f043 0320 	orr.w	r3, r3, #32
 8007d16:	6023      	str	r3, [r4, #0]
 8007d18:	2778      	movs	r7, #120	@ 0x78
 8007d1a:	4832      	ldr	r0, [pc, #200]	@ (8007de4 <_printf_i+0x238>)
 8007d1c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007d20:	6823      	ldr	r3, [r4, #0]
 8007d22:	6831      	ldr	r1, [r6, #0]
 8007d24:	061f      	lsls	r7, r3, #24
 8007d26:	f851 5b04 	ldr.w	r5, [r1], #4
 8007d2a:	d402      	bmi.n	8007d32 <_printf_i+0x186>
 8007d2c:	065f      	lsls	r7, r3, #25
 8007d2e:	bf48      	it	mi
 8007d30:	b2ad      	uxthmi	r5, r5
 8007d32:	6031      	str	r1, [r6, #0]
 8007d34:	07d9      	lsls	r1, r3, #31
 8007d36:	bf44      	itt	mi
 8007d38:	f043 0320 	orrmi.w	r3, r3, #32
 8007d3c:	6023      	strmi	r3, [r4, #0]
 8007d3e:	b11d      	cbz	r5, 8007d48 <_printf_i+0x19c>
 8007d40:	2310      	movs	r3, #16
 8007d42:	e7ad      	b.n	8007ca0 <_printf_i+0xf4>
 8007d44:	4826      	ldr	r0, [pc, #152]	@ (8007de0 <_printf_i+0x234>)
 8007d46:	e7e9      	b.n	8007d1c <_printf_i+0x170>
 8007d48:	6823      	ldr	r3, [r4, #0]
 8007d4a:	f023 0320 	bic.w	r3, r3, #32
 8007d4e:	6023      	str	r3, [r4, #0]
 8007d50:	e7f6      	b.n	8007d40 <_printf_i+0x194>
 8007d52:	4616      	mov	r6, r2
 8007d54:	e7bd      	b.n	8007cd2 <_printf_i+0x126>
 8007d56:	6833      	ldr	r3, [r6, #0]
 8007d58:	6825      	ldr	r5, [r4, #0]
 8007d5a:	1d18      	adds	r0, r3, #4
 8007d5c:	6961      	ldr	r1, [r4, #20]
 8007d5e:	6030      	str	r0, [r6, #0]
 8007d60:	062e      	lsls	r6, r5, #24
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	d501      	bpl.n	8007d6a <_printf_i+0x1be>
 8007d66:	6019      	str	r1, [r3, #0]
 8007d68:	e002      	b.n	8007d70 <_printf_i+0x1c4>
 8007d6a:	0668      	lsls	r0, r5, #25
 8007d6c:	d5fb      	bpl.n	8007d66 <_printf_i+0x1ba>
 8007d6e:	8019      	strh	r1, [r3, #0]
 8007d70:	2300      	movs	r3, #0
 8007d72:	4616      	mov	r6, r2
 8007d74:	6123      	str	r3, [r4, #16]
 8007d76:	e7bc      	b.n	8007cf2 <_printf_i+0x146>
 8007d78:	6833      	ldr	r3, [r6, #0]
 8007d7a:	2100      	movs	r1, #0
 8007d7c:	1d1a      	adds	r2, r3, #4
 8007d7e:	6032      	str	r2, [r6, #0]
 8007d80:	681e      	ldr	r6, [r3, #0]
 8007d82:	6862      	ldr	r2, [r4, #4]
 8007d84:	4630      	mov	r0, r6
 8007d86:	f000 f96b 	bl	8008060 <memchr>
 8007d8a:	b108      	cbz	r0, 8007d90 <_printf_i+0x1e4>
 8007d8c:	1b80      	subs	r0, r0, r6
 8007d8e:	6060      	str	r0, [r4, #4]
 8007d90:	6863      	ldr	r3, [r4, #4]
 8007d92:	6123      	str	r3, [r4, #16]
 8007d94:	2300      	movs	r3, #0
 8007d96:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007d9a:	e7aa      	b.n	8007cf2 <_printf_i+0x146>
 8007d9c:	4632      	mov	r2, r6
 8007d9e:	4649      	mov	r1, r9
 8007da0:	4640      	mov	r0, r8
 8007da2:	6923      	ldr	r3, [r4, #16]
 8007da4:	47d0      	blx	sl
 8007da6:	3001      	adds	r0, #1
 8007da8:	d0ad      	beq.n	8007d06 <_printf_i+0x15a>
 8007daa:	6823      	ldr	r3, [r4, #0]
 8007dac:	079b      	lsls	r3, r3, #30
 8007dae:	d413      	bmi.n	8007dd8 <_printf_i+0x22c>
 8007db0:	68e0      	ldr	r0, [r4, #12]
 8007db2:	9b03      	ldr	r3, [sp, #12]
 8007db4:	4298      	cmp	r0, r3
 8007db6:	bfb8      	it	lt
 8007db8:	4618      	movlt	r0, r3
 8007dba:	e7a6      	b.n	8007d0a <_printf_i+0x15e>
 8007dbc:	2301      	movs	r3, #1
 8007dbe:	4632      	mov	r2, r6
 8007dc0:	4649      	mov	r1, r9
 8007dc2:	4640      	mov	r0, r8
 8007dc4:	47d0      	blx	sl
 8007dc6:	3001      	adds	r0, #1
 8007dc8:	d09d      	beq.n	8007d06 <_printf_i+0x15a>
 8007dca:	3501      	adds	r5, #1
 8007dcc:	68e3      	ldr	r3, [r4, #12]
 8007dce:	9903      	ldr	r1, [sp, #12]
 8007dd0:	1a5b      	subs	r3, r3, r1
 8007dd2:	42ab      	cmp	r3, r5
 8007dd4:	dcf2      	bgt.n	8007dbc <_printf_i+0x210>
 8007dd6:	e7eb      	b.n	8007db0 <_printf_i+0x204>
 8007dd8:	2500      	movs	r5, #0
 8007dda:	f104 0619 	add.w	r6, r4, #25
 8007dde:	e7f5      	b.n	8007dcc <_printf_i+0x220>
 8007de0:	08008463 	.word	0x08008463
 8007de4:	08008474 	.word	0x08008474

08007de8 <__sflush_r>:
 8007de8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007dec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007dee:	0716      	lsls	r6, r2, #28
 8007df0:	4605      	mov	r5, r0
 8007df2:	460c      	mov	r4, r1
 8007df4:	d454      	bmi.n	8007ea0 <__sflush_r+0xb8>
 8007df6:	684b      	ldr	r3, [r1, #4]
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	dc02      	bgt.n	8007e02 <__sflush_r+0x1a>
 8007dfc:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	dd48      	ble.n	8007e94 <__sflush_r+0xac>
 8007e02:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007e04:	2e00      	cmp	r6, #0
 8007e06:	d045      	beq.n	8007e94 <__sflush_r+0xac>
 8007e08:	2300      	movs	r3, #0
 8007e0a:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007e0e:	682f      	ldr	r7, [r5, #0]
 8007e10:	6a21      	ldr	r1, [r4, #32]
 8007e12:	602b      	str	r3, [r5, #0]
 8007e14:	d030      	beq.n	8007e78 <__sflush_r+0x90>
 8007e16:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007e18:	89a3      	ldrh	r3, [r4, #12]
 8007e1a:	0759      	lsls	r1, r3, #29
 8007e1c:	d505      	bpl.n	8007e2a <__sflush_r+0x42>
 8007e1e:	6863      	ldr	r3, [r4, #4]
 8007e20:	1ad2      	subs	r2, r2, r3
 8007e22:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007e24:	b10b      	cbz	r3, 8007e2a <__sflush_r+0x42>
 8007e26:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007e28:	1ad2      	subs	r2, r2, r3
 8007e2a:	2300      	movs	r3, #0
 8007e2c:	4628      	mov	r0, r5
 8007e2e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007e30:	6a21      	ldr	r1, [r4, #32]
 8007e32:	47b0      	blx	r6
 8007e34:	1c43      	adds	r3, r0, #1
 8007e36:	89a3      	ldrh	r3, [r4, #12]
 8007e38:	d106      	bne.n	8007e48 <__sflush_r+0x60>
 8007e3a:	6829      	ldr	r1, [r5, #0]
 8007e3c:	291d      	cmp	r1, #29
 8007e3e:	d82b      	bhi.n	8007e98 <__sflush_r+0xb0>
 8007e40:	4a28      	ldr	r2, [pc, #160]	@ (8007ee4 <__sflush_r+0xfc>)
 8007e42:	40ca      	lsrs	r2, r1
 8007e44:	07d6      	lsls	r6, r2, #31
 8007e46:	d527      	bpl.n	8007e98 <__sflush_r+0xb0>
 8007e48:	2200      	movs	r2, #0
 8007e4a:	6062      	str	r2, [r4, #4]
 8007e4c:	6922      	ldr	r2, [r4, #16]
 8007e4e:	04d9      	lsls	r1, r3, #19
 8007e50:	6022      	str	r2, [r4, #0]
 8007e52:	d504      	bpl.n	8007e5e <__sflush_r+0x76>
 8007e54:	1c42      	adds	r2, r0, #1
 8007e56:	d101      	bne.n	8007e5c <__sflush_r+0x74>
 8007e58:	682b      	ldr	r3, [r5, #0]
 8007e5a:	b903      	cbnz	r3, 8007e5e <__sflush_r+0x76>
 8007e5c:	6560      	str	r0, [r4, #84]	@ 0x54
 8007e5e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007e60:	602f      	str	r7, [r5, #0]
 8007e62:	b1b9      	cbz	r1, 8007e94 <__sflush_r+0xac>
 8007e64:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007e68:	4299      	cmp	r1, r3
 8007e6a:	d002      	beq.n	8007e72 <__sflush_r+0x8a>
 8007e6c:	4628      	mov	r0, r5
 8007e6e:	f7ff fca3 	bl	80077b8 <_free_r>
 8007e72:	2300      	movs	r3, #0
 8007e74:	6363      	str	r3, [r4, #52]	@ 0x34
 8007e76:	e00d      	b.n	8007e94 <__sflush_r+0xac>
 8007e78:	2301      	movs	r3, #1
 8007e7a:	4628      	mov	r0, r5
 8007e7c:	47b0      	blx	r6
 8007e7e:	4602      	mov	r2, r0
 8007e80:	1c50      	adds	r0, r2, #1
 8007e82:	d1c9      	bne.n	8007e18 <__sflush_r+0x30>
 8007e84:	682b      	ldr	r3, [r5, #0]
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d0c6      	beq.n	8007e18 <__sflush_r+0x30>
 8007e8a:	2b1d      	cmp	r3, #29
 8007e8c:	d001      	beq.n	8007e92 <__sflush_r+0xaa>
 8007e8e:	2b16      	cmp	r3, #22
 8007e90:	d11d      	bne.n	8007ece <__sflush_r+0xe6>
 8007e92:	602f      	str	r7, [r5, #0]
 8007e94:	2000      	movs	r0, #0
 8007e96:	e021      	b.n	8007edc <__sflush_r+0xf4>
 8007e98:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007e9c:	b21b      	sxth	r3, r3
 8007e9e:	e01a      	b.n	8007ed6 <__sflush_r+0xee>
 8007ea0:	690f      	ldr	r7, [r1, #16]
 8007ea2:	2f00      	cmp	r7, #0
 8007ea4:	d0f6      	beq.n	8007e94 <__sflush_r+0xac>
 8007ea6:	0793      	lsls	r3, r2, #30
 8007ea8:	bf18      	it	ne
 8007eaa:	2300      	movne	r3, #0
 8007eac:	680e      	ldr	r6, [r1, #0]
 8007eae:	bf08      	it	eq
 8007eb0:	694b      	ldreq	r3, [r1, #20]
 8007eb2:	1bf6      	subs	r6, r6, r7
 8007eb4:	600f      	str	r7, [r1, #0]
 8007eb6:	608b      	str	r3, [r1, #8]
 8007eb8:	2e00      	cmp	r6, #0
 8007eba:	ddeb      	ble.n	8007e94 <__sflush_r+0xac>
 8007ebc:	4633      	mov	r3, r6
 8007ebe:	463a      	mov	r2, r7
 8007ec0:	4628      	mov	r0, r5
 8007ec2:	6a21      	ldr	r1, [r4, #32]
 8007ec4:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8007ec8:	47e0      	blx	ip
 8007eca:	2800      	cmp	r0, #0
 8007ecc:	dc07      	bgt.n	8007ede <__sflush_r+0xf6>
 8007ece:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007ed2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007ed6:	f04f 30ff 	mov.w	r0, #4294967295
 8007eda:	81a3      	strh	r3, [r4, #12]
 8007edc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007ede:	4407      	add	r7, r0
 8007ee0:	1a36      	subs	r6, r6, r0
 8007ee2:	e7e9      	b.n	8007eb8 <__sflush_r+0xd0>
 8007ee4:	20400001 	.word	0x20400001

08007ee8 <_fflush_r>:
 8007ee8:	b538      	push	{r3, r4, r5, lr}
 8007eea:	690b      	ldr	r3, [r1, #16]
 8007eec:	4605      	mov	r5, r0
 8007eee:	460c      	mov	r4, r1
 8007ef0:	b913      	cbnz	r3, 8007ef8 <_fflush_r+0x10>
 8007ef2:	2500      	movs	r5, #0
 8007ef4:	4628      	mov	r0, r5
 8007ef6:	bd38      	pop	{r3, r4, r5, pc}
 8007ef8:	b118      	cbz	r0, 8007f02 <_fflush_r+0x1a>
 8007efa:	6a03      	ldr	r3, [r0, #32]
 8007efc:	b90b      	cbnz	r3, 8007f02 <_fflush_r+0x1a>
 8007efe:	f7ff fb35 	bl	800756c <__sinit>
 8007f02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d0f3      	beq.n	8007ef2 <_fflush_r+0xa>
 8007f0a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007f0c:	07d0      	lsls	r0, r2, #31
 8007f0e:	d404      	bmi.n	8007f1a <_fflush_r+0x32>
 8007f10:	0599      	lsls	r1, r3, #22
 8007f12:	d402      	bmi.n	8007f1a <_fflush_r+0x32>
 8007f14:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007f16:	f7ff fc3e 	bl	8007796 <__retarget_lock_acquire_recursive>
 8007f1a:	4628      	mov	r0, r5
 8007f1c:	4621      	mov	r1, r4
 8007f1e:	f7ff ff63 	bl	8007de8 <__sflush_r>
 8007f22:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007f24:	4605      	mov	r5, r0
 8007f26:	07da      	lsls	r2, r3, #31
 8007f28:	d4e4      	bmi.n	8007ef4 <_fflush_r+0xc>
 8007f2a:	89a3      	ldrh	r3, [r4, #12]
 8007f2c:	059b      	lsls	r3, r3, #22
 8007f2e:	d4e1      	bmi.n	8007ef4 <_fflush_r+0xc>
 8007f30:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007f32:	f7ff fc31 	bl	8007798 <__retarget_lock_release_recursive>
 8007f36:	e7dd      	b.n	8007ef4 <_fflush_r+0xc>

08007f38 <__swbuf_r>:
 8007f38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f3a:	460e      	mov	r6, r1
 8007f3c:	4614      	mov	r4, r2
 8007f3e:	4605      	mov	r5, r0
 8007f40:	b118      	cbz	r0, 8007f4a <__swbuf_r+0x12>
 8007f42:	6a03      	ldr	r3, [r0, #32]
 8007f44:	b90b      	cbnz	r3, 8007f4a <__swbuf_r+0x12>
 8007f46:	f7ff fb11 	bl	800756c <__sinit>
 8007f4a:	69a3      	ldr	r3, [r4, #24]
 8007f4c:	60a3      	str	r3, [r4, #8]
 8007f4e:	89a3      	ldrh	r3, [r4, #12]
 8007f50:	071a      	lsls	r2, r3, #28
 8007f52:	d501      	bpl.n	8007f58 <__swbuf_r+0x20>
 8007f54:	6923      	ldr	r3, [r4, #16]
 8007f56:	b943      	cbnz	r3, 8007f6a <__swbuf_r+0x32>
 8007f58:	4621      	mov	r1, r4
 8007f5a:	4628      	mov	r0, r5
 8007f5c:	f000 f82a 	bl	8007fb4 <__swsetup_r>
 8007f60:	b118      	cbz	r0, 8007f6a <__swbuf_r+0x32>
 8007f62:	f04f 37ff 	mov.w	r7, #4294967295
 8007f66:	4638      	mov	r0, r7
 8007f68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007f6a:	6823      	ldr	r3, [r4, #0]
 8007f6c:	6922      	ldr	r2, [r4, #16]
 8007f6e:	b2f6      	uxtb	r6, r6
 8007f70:	1a98      	subs	r0, r3, r2
 8007f72:	6963      	ldr	r3, [r4, #20]
 8007f74:	4637      	mov	r7, r6
 8007f76:	4283      	cmp	r3, r0
 8007f78:	dc05      	bgt.n	8007f86 <__swbuf_r+0x4e>
 8007f7a:	4621      	mov	r1, r4
 8007f7c:	4628      	mov	r0, r5
 8007f7e:	f7ff ffb3 	bl	8007ee8 <_fflush_r>
 8007f82:	2800      	cmp	r0, #0
 8007f84:	d1ed      	bne.n	8007f62 <__swbuf_r+0x2a>
 8007f86:	68a3      	ldr	r3, [r4, #8]
 8007f88:	3b01      	subs	r3, #1
 8007f8a:	60a3      	str	r3, [r4, #8]
 8007f8c:	6823      	ldr	r3, [r4, #0]
 8007f8e:	1c5a      	adds	r2, r3, #1
 8007f90:	6022      	str	r2, [r4, #0]
 8007f92:	701e      	strb	r6, [r3, #0]
 8007f94:	6962      	ldr	r2, [r4, #20]
 8007f96:	1c43      	adds	r3, r0, #1
 8007f98:	429a      	cmp	r2, r3
 8007f9a:	d004      	beq.n	8007fa6 <__swbuf_r+0x6e>
 8007f9c:	89a3      	ldrh	r3, [r4, #12]
 8007f9e:	07db      	lsls	r3, r3, #31
 8007fa0:	d5e1      	bpl.n	8007f66 <__swbuf_r+0x2e>
 8007fa2:	2e0a      	cmp	r6, #10
 8007fa4:	d1df      	bne.n	8007f66 <__swbuf_r+0x2e>
 8007fa6:	4621      	mov	r1, r4
 8007fa8:	4628      	mov	r0, r5
 8007faa:	f7ff ff9d 	bl	8007ee8 <_fflush_r>
 8007fae:	2800      	cmp	r0, #0
 8007fb0:	d0d9      	beq.n	8007f66 <__swbuf_r+0x2e>
 8007fb2:	e7d6      	b.n	8007f62 <__swbuf_r+0x2a>

08007fb4 <__swsetup_r>:
 8007fb4:	b538      	push	{r3, r4, r5, lr}
 8007fb6:	4b29      	ldr	r3, [pc, #164]	@ (800805c <__swsetup_r+0xa8>)
 8007fb8:	4605      	mov	r5, r0
 8007fba:	6818      	ldr	r0, [r3, #0]
 8007fbc:	460c      	mov	r4, r1
 8007fbe:	b118      	cbz	r0, 8007fc8 <__swsetup_r+0x14>
 8007fc0:	6a03      	ldr	r3, [r0, #32]
 8007fc2:	b90b      	cbnz	r3, 8007fc8 <__swsetup_r+0x14>
 8007fc4:	f7ff fad2 	bl	800756c <__sinit>
 8007fc8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007fcc:	0719      	lsls	r1, r3, #28
 8007fce:	d422      	bmi.n	8008016 <__swsetup_r+0x62>
 8007fd0:	06da      	lsls	r2, r3, #27
 8007fd2:	d407      	bmi.n	8007fe4 <__swsetup_r+0x30>
 8007fd4:	2209      	movs	r2, #9
 8007fd6:	602a      	str	r2, [r5, #0]
 8007fd8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007fdc:	f04f 30ff 	mov.w	r0, #4294967295
 8007fe0:	81a3      	strh	r3, [r4, #12]
 8007fe2:	e033      	b.n	800804c <__swsetup_r+0x98>
 8007fe4:	0758      	lsls	r0, r3, #29
 8007fe6:	d512      	bpl.n	800800e <__swsetup_r+0x5a>
 8007fe8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007fea:	b141      	cbz	r1, 8007ffe <__swsetup_r+0x4a>
 8007fec:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007ff0:	4299      	cmp	r1, r3
 8007ff2:	d002      	beq.n	8007ffa <__swsetup_r+0x46>
 8007ff4:	4628      	mov	r0, r5
 8007ff6:	f7ff fbdf 	bl	80077b8 <_free_r>
 8007ffa:	2300      	movs	r3, #0
 8007ffc:	6363      	str	r3, [r4, #52]	@ 0x34
 8007ffe:	89a3      	ldrh	r3, [r4, #12]
 8008000:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008004:	81a3      	strh	r3, [r4, #12]
 8008006:	2300      	movs	r3, #0
 8008008:	6063      	str	r3, [r4, #4]
 800800a:	6923      	ldr	r3, [r4, #16]
 800800c:	6023      	str	r3, [r4, #0]
 800800e:	89a3      	ldrh	r3, [r4, #12]
 8008010:	f043 0308 	orr.w	r3, r3, #8
 8008014:	81a3      	strh	r3, [r4, #12]
 8008016:	6923      	ldr	r3, [r4, #16]
 8008018:	b94b      	cbnz	r3, 800802e <__swsetup_r+0x7a>
 800801a:	89a3      	ldrh	r3, [r4, #12]
 800801c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008020:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008024:	d003      	beq.n	800802e <__swsetup_r+0x7a>
 8008026:	4621      	mov	r1, r4
 8008028:	4628      	mov	r0, r5
 800802a:	f000 f84c 	bl	80080c6 <__smakebuf_r>
 800802e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008032:	f013 0201 	ands.w	r2, r3, #1
 8008036:	d00a      	beq.n	800804e <__swsetup_r+0x9a>
 8008038:	2200      	movs	r2, #0
 800803a:	60a2      	str	r2, [r4, #8]
 800803c:	6962      	ldr	r2, [r4, #20]
 800803e:	4252      	negs	r2, r2
 8008040:	61a2      	str	r2, [r4, #24]
 8008042:	6922      	ldr	r2, [r4, #16]
 8008044:	b942      	cbnz	r2, 8008058 <__swsetup_r+0xa4>
 8008046:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800804a:	d1c5      	bne.n	8007fd8 <__swsetup_r+0x24>
 800804c:	bd38      	pop	{r3, r4, r5, pc}
 800804e:	0799      	lsls	r1, r3, #30
 8008050:	bf58      	it	pl
 8008052:	6962      	ldrpl	r2, [r4, #20]
 8008054:	60a2      	str	r2, [r4, #8]
 8008056:	e7f4      	b.n	8008042 <__swsetup_r+0x8e>
 8008058:	2000      	movs	r0, #0
 800805a:	e7f7      	b.n	800804c <__swsetup_r+0x98>
 800805c:	2000001c 	.word	0x2000001c

08008060 <memchr>:
 8008060:	4603      	mov	r3, r0
 8008062:	b510      	push	{r4, lr}
 8008064:	b2c9      	uxtb	r1, r1
 8008066:	4402      	add	r2, r0
 8008068:	4293      	cmp	r3, r2
 800806a:	4618      	mov	r0, r3
 800806c:	d101      	bne.n	8008072 <memchr+0x12>
 800806e:	2000      	movs	r0, #0
 8008070:	e003      	b.n	800807a <memchr+0x1a>
 8008072:	7804      	ldrb	r4, [r0, #0]
 8008074:	3301      	adds	r3, #1
 8008076:	428c      	cmp	r4, r1
 8008078:	d1f6      	bne.n	8008068 <memchr+0x8>
 800807a:	bd10      	pop	{r4, pc}

0800807c <__swhatbuf_r>:
 800807c:	b570      	push	{r4, r5, r6, lr}
 800807e:	460c      	mov	r4, r1
 8008080:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008084:	4615      	mov	r5, r2
 8008086:	2900      	cmp	r1, #0
 8008088:	461e      	mov	r6, r3
 800808a:	b096      	sub	sp, #88	@ 0x58
 800808c:	da0c      	bge.n	80080a8 <__swhatbuf_r+0x2c>
 800808e:	89a3      	ldrh	r3, [r4, #12]
 8008090:	2100      	movs	r1, #0
 8008092:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008096:	bf14      	ite	ne
 8008098:	2340      	movne	r3, #64	@ 0x40
 800809a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800809e:	2000      	movs	r0, #0
 80080a0:	6031      	str	r1, [r6, #0]
 80080a2:	602b      	str	r3, [r5, #0]
 80080a4:	b016      	add	sp, #88	@ 0x58
 80080a6:	bd70      	pop	{r4, r5, r6, pc}
 80080a8:	466a      	mov	r2, sp
 80080aa:	f000 f849 	bl	8008140 <_fstat_r>
 80080ae:	2800      	cmp	r0, #0
 80080b0:	dbed      	blt.n	800808e <__swhatbuf_r+0x12>
 80080b2:	9901      	ldr	r1, [sp, #4]
 80080b4:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80080b8:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80080bc:	4259      	negs	r1, r3
 80080be:	4159      	adcs	r1, r3
 80080c0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80080c4:	e7eb      	b.n	800809e <__swhatbuf_r+0x22>

080080c6 <__smakebuf_r>:
 80080c6:	898b      	ldrh	r3, [r1, #12]
 80080c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80080ca:	079d      	lsls	r5, r3, #30
 80080cc:	4606      	mov	r6, r0
 80080ce:	460c      	mov	r4, r1
 80080d0:	d507      	bpl.n	80080e2 <__smakebuf_r+0x1c>
 80080d2:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80080d6:	6023      	str	r3, [r4, #0]
 80080d8:	6123      	str	r3, [r4, #16]
 80080da:	2301      	movs	r3, #1
 80080dc:	6163      	str	r3, [r4, #20]
 80080de:	b003      	add	sp, #12
 80080e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80080e2:	466a      	mov	r2, sp
 80080e4:	ab01      	add	r3, sp, #4
 80080e6:	f7ff ffc9 	bl	800807c <__swhatbuf_r>
 80080ea:	9f00      	ldr	r7, [sp, #0]
 80080ec:	4605      	mov	r5, r0
 80080ee:	4639      	mov	r1, r7
 80080f0:	4630      	mov	r0, r6
 80080f2:	f7ff f923 	bl	800733c <_malloc_r>
 80080f6:	b948      	cbnz	r0, 800810c <__smakebuf_r+0x46>
 80080f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80080fc:	059a      	lsls	r2, r3, #22
 80080fe:	d4ee      	bmi.n	80080de <__smakebuf_r+0x18>
 8008100:	f023 0303 	bic.w	r3, r3, #3
 8008104:	f043 0302 	orr.w	r3, r3, #2
 8008108:	81a3      	strh	r3, [r4, #12]
 800810a:	e7e2      	b.n	80080d2 <__smakebuf_r+0xc>
 800810c:	89a3      	ldrh	r3, [r4, #12]
 800810e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008112:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008116:	81a3      	strh	r3, [r4, #12]
 8008118:	9b01      	ldr	r3, [sp, #4]
 800811a:	6020      	str	r0, [r4, #0]
 800811c:	b15b      	cbz	r3, 8008136 <__smakebuf_r+0x70>
 800811e:	4630      	mov	r0, r6
 8008120:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008124:	f000 f81e 	bl	8008164 <_isatty_r>
 8008128:	b128      	cbz	r0, 8008136 <__smakebuf_r+0x70>
 800812a:	89a3      	ldrh	r3, [r4, #12]
 800812c:	f023 0303 	bic.w	r3, r3, #3
 8008130:	f043 0301 	orr.w	r3, r3, #1
 8008134:	81a3      	strh	r3, [r4, #12]
 8008136:	89a3      	ldrh	r3, [r4, #12]
 8008138:	431d      	orrs	r5, r3
 800813a:	81a5      	strh	r5, [r4, #12]
 800813c:	e7cf      	b.n	80080de <__smakebuf_r+0x18>
	...

08008140 <_fstat_r>:
 8008140:	b538      	push	{r3, r4, r5, lr}
 8008142:	2300      	movs	r3, #0
 8008144:	4d06      	ldr	r5, [pc, #24]	@ (8008160 <_fstat_r+0x20>)
 8008146:	4604      	mov	r4, r0
 8008148:	4608      	mov	r0, r1
 800814a:	4611      	mov	r1, r2
 800814c:	602b      	str	r3, [r5, #0]
 800814e:	f7fc fe33 	bl	8004db8 <_fstat>
 8008152:	1c43      	adds	r3, r0, #1
 8008154:	d102      	bne.n	800815c <_fstat_r+0x1c>
 8008156:	682b      	ldr	r3, [r5, #0]
 8008158:	b103      	cbz	r3, 800815c <_fstat_r+0x1c>
 800815a:	6023      	str	r3, [r4, #0]
 800815c:	bd38      	pop	{r3, r4, r5, pc}
 800815e:	bf00      	nop
 8008160:	20000468 	.word	0x20000468

08008164 <_isatty_r>:
 8008164:	b538      	push	{r3, r4, r5, lr}
 8008166:	2300      	movs	r3, #0
 8008168:	4d05      	ldr	r5, [pc, #20]	@ (8008180 <_isatty_r+0x1c>)
 800816a:	4604      	mov	r4, r0
 800816c:	4608      	mov	r0, r1
 800816e:	602b      	str	r3, [r5, #0]
 8008170:	f7fc fe31 	bl	8004dd6 <_isatty>
 8008174:	1c43      	adds	r3, r0, #1
 8008176:	d102      	bne.n	800817e <_isatty_r+0x1a>
 8008178:	682b      	ldr	r3, [r5, #0]
 800817a:	b103      	cbz	r3, 800817e <_isatty_r+0x1a>
 800817c:	6023      	str	r3, [r4, #0]
 800817e:	bd38      	pop	{r3, r4, r5, pc}
 8008180:	20000468 	.word	0x20000468

08008184 <_init>:
 8008184:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008186:	bf00      	nop
 8008188:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800818a:	bc08      	pop	{r3}
 800818c:	469e      	mov	lr, r3
 800818e:	4770      	bx	lr

08008190 <_fini>:
 8008190:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008192:	bf00      	nop
 8008194:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008196:	bc08      	pop	{r3}
 8008198:	469e      	mov	lr, r3
 800819a:	4770      	bx	lr
