// Seed: 3296395827
module module_0 (
    input wor id_0,
    input supply0 id_1
    , id_3
);
  logic id_4;
  logic id_5, id_6;
  assign id_4 = id_4 & id_0;
endmodule
module module_1 #(
    parameter id_7 = 32'd22
) (
    output supply1 id_0,
    input supply0 id_1,
    input wire id_2,
    input wire id_3,
    output wor id_4,
    input wand id_5,
    input tri0 id_6,
    input supply1 _id_7,
    output tri0 id_8,
    input tri0 id_9,
    output tri1 id_10,
    output tri0 id_11,
    output tri id_12,
    output tri id_13,
    output uwire id_14,
    input uwire id_15[1  *  id_7 : -1],
    input wire id_16,
    output supply0 id_17,
    output wand id_18,
    input tri id_19,
    output tri1 id_20,
    output supply1 id_21,
    input tri1 id_22
);
  assign id_20 = !-1;
  module_0 modCall_1 (
      id_2,
      id_16
  );
  parameter id_24 = 1;
  assign id_20 = id_3;
  assign id_18 = id_5;
  wire id_25, id_26;
endmodule
