<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='345' u='r' c='_ZNK4llvm18R600TargetLowering27EmitInstrWithCustomInserterERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='233' u='r' c='_ZNK4llvm13R600InstrInfo9getSelIdxEjj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='286' u='r' c='_ZNK4llvm13R600InstrInfo7getSrcsERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='1280' c='_ZL12getSlotedOpsjj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='1320' u='r' c='_ZNK4llvm13R600InstrInfo28buildSlotOfVectorInstructionERNS_17MachineBasicBlockEPNS_12MachineInstrEjj'/>
