
lcd_connection.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009ed4  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000490  0800a078  0800a078  0000b078  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a508  0800a508  0000c1d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800a508  0800a508  0000b508  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a510  0800a510  0000c1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a510  0800a510  0000b510  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a514  0800a514  0000b514  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800a518  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000c1d4  2**0
                  CONTENTS
 10 .bss          00000334  200001d4  200001d4  0000c1d4  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000508  20000508  0000c1d4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000c1d4  2**0
                  CONTENTS, READONLY
 13 .debug_info   00010c40  00000000  00000000  0000c204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002755  00000000  00000000  0001ce44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ef0  00000000  00000000  0001f5a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000ba0  00000000  00000000  00020490  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002281c  00000000  00000000  00021030  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000156af  00000000  00000000  0004384c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d5cfd  00000000  00000000  00058efb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0012ebf8  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000527c  00000000  00000000  0012ec3c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005e  00000000  00000000  00133eb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d4 	.word	0x200001d4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800a05c 	.word	0x0800a05c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001d8 	.word	0x200001d8
 80001dc:	0800a05c 	.word	0x0800a05c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_d2lz>:
 8000c98:	b538      	push	{r3, r4, r5, lr}
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	4604      	mov	r4, r0
 8000ca0:	460d      	mov	r5, r1
 8000ca2:	f7ff ff23 	bl	8000aec <__aeabi_dcmplt>
 8000ca6:	b928      	cbnz	r0, 8000cb4 <__aeabi_d2lz+0x1c>
 8000ca8:	4620      	mov	r0, r4
 8000caa:	4629      	mov	r1, r5
 8000cac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cb0:	f000 b80a 	b.w	8000cc8 <__aeabi_d2ulz>
 8000cb4:	4620      	mov	r0, r4
 8000cb6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cba:	f000 f805 	bl	8000cc8 <__aeabi_d2ulz>
 8000cbe:	4240      	negs	r0, r0
 8000cc0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cc4:	bd38      	pop	{r3, r4, r5, pc}
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_d2ulz>:
 8000cc8:	b5d0      	push	{r4, r6, r7, lr}
 8000cca:	4b0c      	ldr	r3, [pc, #48]	@ (8000cfc <__aeabi_d2ulz+0x34>)
 8000ccc:	2200      	movs	r2, #0
 8000cce:	4606      	mov	r6, r0
 8000cd0:	460f      	mov	r7, r1
 8000cd2:	f7ff fc99 	bl	8000608 <__aeabi_dmul>
 8000cd6:	f7ff ff6f 	bl	8000bb8 <__aeabi_d2uiz>
 8000cda:	4604      	mov	r4, r0
 8000cdc:	f7ff fc1a 	bl	8000514 <__aeabi_ui2d>
 8000ce0:	4b07      	ldr	r3, [pc, #28]	@ (8000d00 <__aeabi_d2ulz+0x38>)
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	f7ff fc90 	bl	8000608 <__aeabi_dmul>
 8000ce8:	4602      	mov	r2, r0
 8000cea:	460b      	mov	r3, r1
 8000cec:	4630      	mov	r0, r6
 8000cee:	4639      	mov	r1, r7
 8000cf0:	f7ff fad2 	bl	8000298 <__aeabi_dsub>
 8000cf4:	f7ff ff60 	bl	8000bb8 <__aeabi_d2uiz>
 8000cf8:	4621      	mov	r1, r4
 8000cfa:	bdd0      	pop	{r4, r6, r7, pc}
 8000cfc:	3df00000 	.word	0x3df00000
 8000d00:	41f00000 	.word	0x41f00000

08000d04 <delay>:
#define timer htim3


extern TIM_HandleTypeDef timer;
void delay (uint16_t us)
{
 8000d04:	b480      	push	{r7}
 8000d06:	b083      	sub	sp, #12
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&timer, 0);
 8000d0e:	4b09      	ldr	r3, [pc, #36]	@ (8000d34 <delay+0x30>)
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	2200      	movs	r2, #0
 8000d14:	625a      	str	r2, [r3, #36]	@ 0x24
	while (__HAL_TIM_GET_COUNTER(&timer) < us);
 8000d16:	bf00      	nop
 8000d18:	4b06      	ldr	r3, [pc, #24]	@ (8000d34 <delay+0x30>)
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000d1e:	88fb      	ldrh	r3, [r7, #6]
 8000d20:	429a      	cmp	r2, r3
 8000d22:	d3f9      	bcc.n	8000d18 <delay+0x14>
}
 8000d24:	bf00      	nop
 8000d26:	bf00      	nop
 8000d28:	370c      	adds	r7, #12
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d30:	4770      	bx	lr
 8000d32:	bf00      	nop
 8000d34:	2000024c 	.word	0x2000024c

08000d38 <send_to_lcd>:

/****************************************************************************************************************************************************************/

void send_to_lcd (char data, int rs)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b082      	sub	sp, #8
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	4603      	mov	r3, r0
 8000d40:	6039      	str	r1, [r7, #0]
 8000d42:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(RS_GPIO_Port, RS_Pin, rs);  // rs = 1 for data, rs=0 for command
 8000d44:	683b      	ldr	r3, [r7, #0]
 8000d46:	b2db      	uxtb	r3, r3
 8000d48:	461a      	mov	r2, r3
 8000d4a:	2101      	movs	r1, #1
 8000d4c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d50:	f002 f9de 	bl	8003110 <HAL_GPIO_WritePin>

	/* write the data to the respective pin */
	HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, ((data>>3)&0x01));
 8000d54:	79fb      	ldrb	r3, [r7, #7]
 8000d56:	08db      	lsrs	r3, r3, #3
 8000d58:	b2db      	uxtb	r3, r3
 8000d5a:	f003 0301 	and.w	r3, r3, #1
 8000d5e:	b2db      	uxtb	r3, r3
 8000d60:	461a      	mov	r2, r3
 8000d62:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000d66:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d6a:	f002 f9d1 	bl	8003110 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, ((data>>2)&0x01));
 8000d6e:	79fb      	ldrb	r3, [r7, #7]
 8000d70:	089b      	lsrs	r3, r3, #2
 8000d72:	b2db      	uxtb	r3, r3
 8000d74:	f003 0301 	and.w	r3, r3, #1
 8000d78:	b2db      	uxtb	r3, r3
 8000d7a:	461a      	mov	r2, r3
 8000d7c:	2101      	movs	r1, #1
 8000d7e:	4816      	ldr	r0, [pc, #88]	@ (8000dd8 <send_to_lcd+0xa0>)
 8000d80:	f002 f9c6 	bl	8003110 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, ((data>>1)&0x01));
 8000d84:	79fb      	ldrb	r3, [r7, #7]
 8000d86:	085b      	lsrs	r3, r3, #1
 8000d88:	b2db      	uxtb	r3, r3
 8000d8a:	f003 0301 	and.w	r3, r3, #1
 8000d8e:	b2db      	uxtb	r3, r3
 8000d90:	461a      	mov	r2, r3
 8000d92:	2102      	movs	r1, #2
 8000d94:	4810      	ldr	r0, [pc, #64]	@ (8000dd8 <send_to_lcd+0xa0>)
 8000d96:	f002 f9bb 	bl	8003110 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, ((data>>0)&0x01));
 8000d9a:	79fb      	ldrb	r3, [r7, #7]
 8000d9c:	f003 0301 	and.w	r3, r3, #1
 8000da0:	b2db      	uxtb	r3, r3
 8000da2:	461a      	mov	r2, r3
 8000da4:	2101      	movs	r1, #1
 8000da6:	480d      	ldr	r0, [pc, #52]	@ (8000ddc <send_to_lcd+0xa4>)
 8000da8:	f002 f9b2 	bl	8003110 <HAL_GPIO_WritePin>

	/* Toggle EN PIN to send the data
	 * if the HCLK > 100 MHz, use the  20 us delay
	 * if the LCD still doesn't work, increase the delay to 50, 80 or 100..
	 */
	HAL_GPIO_WritePin(EN_GPIO_Port, EN_Pin, 1);
 8000dac:	2201      	movs	r2, #1
 8000dae:	2110      	movs	r1, #16
 8000db0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000db4:	f002 f9ac 	bl	8003110 <HAL_GPIO_WritePin>
	delay (20);
 8000db8:	2014      	movs	r0, #20
 8000dba:	f7ff ffa3 	bl	8000d04 <delay>
	HAL_GPIO_WritePin(EN_GPIO_Port, EN_Pin, 0);
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	2110      	movs	r1, #16
 8000dc2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000dc6:	f002 f9a3 	bl	8003110 <HAL_GPIO_WritePin>
	delay (20);
 8000dca:	2014      	movs	r0, #20
 8000dcc:	f7ff ff9a 	bl	8000d04 <delay>
}
 8000dd0:	bf00      	nop
 8000dd2:	3708      	adds	r7, #8
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	bd80      	pop	{r7, pc}
 8000dd8:	48000800 	.word	0x48000800
 8000ddc:	48000400 	.word	0x48000400

08000de0 <lcd_send_cmd>:

void lcd_send_cmd (char cmd)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b084      	sub	sp, #16
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	4603      	mov	r3, r0
 8000de8:	71fb      	strb	r3, [r7, #7]
    char datatosend;

    /* send upper nibble first */
    datatosend = ((cmd>>4)&0x0f);
 8000dea:	79fb      	ldrb	r3, [r7, #7]
 8000dec:	091b      	lsrs	r3, r3, #4
 8000dee:	73fb      	strb	r3, [r7, #15]
    send_to_lcd(datatosend,0);  // RS must be 0 while sending command
 8000df0:	7bfb      	ldrb	r3, [r7, #15]
 8000df2:	2100      	movs	r1, #0
 8000df4:	4618      	mov	r0, r3
 8000df6:	f7ff ff9f 	bl	8000d38 <send_to_lcd>

    /* send Lower Nibble */
    datatosend = ((cmd)&0x0f);
 8000dfa:	79fb      	ldrb	r3, [r7, #7]
 8000dfc:	f003 030f 	and.w	r3, r3, #15
 8000e00:	73fb      	strb	r3, [r7, #15]
	send_to_lcd(datatosend, 0);
 8000e02:	7bfb      	ldrb	r3, [r7, #15]
 8000e04:	2100      	movs	r1, #0
 8000e06:	4618      	mov	r0, r3
 8000e08:	f7ff ff96 	bl	8000d38 <send_to_lcd>
}
 8000e0c:	bf00      	nop
 8000e0e:	3710      	adds	r7, #16
 8000e10:	46bd      	mov	sp, r7
 8000e12:	bd80      	pop	{r7, pc}

08000e14 <lcd_send_data>:

void lcd_send_data (char data)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b084      	sub	sp, #16
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	71fb      	strb	r3, [r7, #7]
	char datatosend;

	/* send higher nibble */
	datatosend = ((data>>4)&0x0f);
 8000e1e:	79fb      	ldrb	r3, [r7, #7]
 8000e20:	091b      	lsrs	r3, r3, #4
 8000e22:	73fb      	strb	r3, [r7, #15]
	send_to_lcd(datatosend, 1);  // rs =1 for sending data
 8000e24:	7bfb      	ldrb	r3, [r7, #15]
 8000e26:	2101      	movs	r1, #1
 8000e28:	4618      	mov	r0, r3
 8000e2a:	f7ff ff85 	bl	8000d38 <send_to_lcd>

	/* send Lower nibble */
	datatosend = ((data)&0x0f);
 8000e2e:	79fb      	ldrb	r3, [r7, #7]
 8000e30:	f003 030f 	and.w	r3, r3, #15
 8000e34:	73fb      	strb	r3, [r7, #15]
	send_to_lcd(datatosend, 1);
 8000e36:	7bfb      	ldrb	r3, [r7, #15]
 8000e38:	2101      	movs	r1, #1
 8000e3a:	4618      	mov	r0, r3
 8000e3c:	f7ff ff7c 	bl	8000d38 <send_to_lcd>
}
 8000e40:	bf00      	nop
 8000e42:	3710      	adds	r7, #16
 8000e44:	46bd      	mov	sp, r7
 8000e46:	bd80      	pop	{r7, pc}

08000e48 <lcd_put_cur>:
	lcd_send_cmd(0x01);
	HAL_Delay(2);
}

void lcd_put_cur(int row, int col)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b082      	sub	sp, #8
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	6078      	str	r0, [r7, #4]
 8000e50:	6039      	str	r1, [r7, #0]
    switch (row)
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d003      	beq.n	8000e60 <lcd_put_cur+0x18>
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	2b01      	cmp	r3, #1
 8000e5c:	d005      	beq.n	8000e6a <lcd_put_cur+0x22>
 8000e5e:	e009      	b.n	8000e74 <lcd_put_cur+0x2c>
    {
        case 0:
            col |= 0x80;
 8000e60:	683b      	ldr	r3, [r7, #0]
 8000e62:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000e66:	603b      	str	r3, [r7, #0]
            break;
 8000e68:	e004      	b.n	8000e74 <lcd_put_cur+0x2c>
        case 1:
            col |= 0xC0;
 8000e6a:	683b      	ldr	r3, [r7, #0]
 8000e6c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8000e70:	603b      	str	r3, [r7, #0]
            break;
 8000e72:	bf00      	nop
    }

    lcd_send_cmd (col);
 8000e74:	683b      	ldr	r3, [r7, #0]
 8000e76:	b2db      	uxtb	r3, r3
 8000e78:	4618      	mov	r0, r3
 8000e7a:	f7ff ffb1 	bl	8000de0 <lcd_send_cmd>
}
 8000e7e:	bf00      	nop
 8000e80:	3708      	adds	r7, #8
 8000e82:	46bd      	mov	sp, r7
 8000e84:	bd80      	pop	{r7, pc}

08000e86 <lcd_init>:


void lcd_init (void)
{
 8000e86:	b580      	push	{r7, lr}
 8000e88:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 8000e8a:	2032      	movs	r0, #50	@ 0x32
 8000e8c:	f000 fde6 	bl	8001a5c <HAL_Delay>
	lcd_send_cmd (0x30);
 8000e90:	2030      	movs	r0, #48	@ 0x30
 8000e92:	f7ff ffa5 	bl	8000de0 <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 8000e96:	2005      	movs	r0, #5
 8000e98:	f000 fde0 	bl	8001a5c <HAL_Delay>
	lcd_send_cmd (0x30);
 8000e9c:	2030      	movs	r0, #48	@ 0x30
 8000e9e:	f7ff ff9f 	bl	8000de0 <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 8000ea2:	2001      	movs	r0, #1
 8000ea4:	f000 fdda 	bl	8001a5c <HAL_Delay>
	lcd_send_cmd (0x30);
 8000ea8:	2030      	movs	r0, #48	@ 0x30
 8000eaa:	f7ff ff99 	bl	8000de0 <lcd_send_cmd>
	HAL_Delay(10);
 8000eae:	200a      	movs	r0, #10
 8000eb0:	f000 fdd4 	bl	8001a5c <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 8000eb4:	2020      	movs	r0, #32
 8000eb6:	f7ff ff93 	bl	8000de0 <lcd_send_cmd>
	HAL_Delay(10);
 8000eba:	200a      	movs	r0, #10
 8000ebc:	f000 fdce 	bl	8001a5c <HAL_Delay>

  // dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 8000ec0:	2028      	movs	r0, #40	@ 0x28
 8000ec2:	f7ff ff8d 	bl	8000de0 <lcd_send_cmd>
	HAL_Delay(1);
 8000ec6:	2001      	movs	r0, #1
 8000ec8:	f000 fdc8 	bl	8001a5c <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 8000ecc:	2008      	movs	r0, #8
 8000ece:	f7ff ff87 	bl	8000de0 <lcd_send_cmd>
	HAL_Delay(1);
 8000ed2:	2001      	movs	r0, #1
 8000ed4:	f000 fdc2 	bl	8001a5c <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 8000ed8:	2001      	movs	r0, #1
 8000eda:	f7ff ff81 	bl	8000de0 <lcd_send_cmd>
	HAL_Delay(1);
 8000ede:	2001      	movs	r0, #1
 8000ee0:	f000 fdbc 	bl	8001a5c <HAL_Delay>
	HAL_Delay(1);
 8000ee4:	2001      	movs	r0, #1
 8000ee6:	f000 fdb9 	bl	8001a5c <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 8000eea:	2006      	movs	r0, #6
 8000eec:	f7ff ff78 	bl	8000de0 <lcd_send_cmd>
	HAL_Delay(1);
 8000ef0:	2001      	movs	r0, #1
 8000ef2:	f000 fdb3 	bl	8001a5c <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 8000ef6:	200c      	movs	r0, #12
 8000ef8:	f7ff ff72 	bl	8000de0 <lcd_send_cmd>
}
 8000efc:	bf00      	nop
 8000efe:	bd80      	pop	{r7, pc}

08000f00 <lcd_send_string>:

void lcd_send_string (char *str)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b082      	sub	sp, #8
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 8000f08:	e006      	b.n	8000f18 <lcd_send_string+0x18>
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	1c5a      	adds	r2, r3, #1
 8000f0e:	607a      	str	r2, [r7, #4]
 8000f10:	781b      	ldrb	r3, [r3, #0]
 8000f12:	4618      	mov	r0, r3
 8000f14:	f7ff ff7e 	bl	8000e14 <lcd_send_data>
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	781b      	ldrb	r3, [r3, #0]
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d1f4      	bne.n	8000f0a <lcd_send_string+0xa>
}
 8000f20:	bf00      	nop
 8000f22:	bf00      	nop
 8000f24:	3708      	adds	r7, #8
 8000f26:	46bd      	mov	sp, r7
 8000f28:	bd80      	pop	{r7, pc}
	...

08000f2c <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b08a      	sub	sp, #40	@ 0x28
 8000f30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000f32:	f107 031c 	add.w	r3, r7, #28
 8000f36:	2200      	movs	r2, #0
 8000f38:	601a      	str	r2, [r3, #0]
 8000f3a:	605a      	str	r2, [r3, #4]
 8000f3c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000f3e:	1d3b      	adds	r3, r7, #4
 8000f40:	2200      	movs	r2, #0
 8000f42:	601a      	str	r2, [r3, #0]
 8000f44:	605a      	str	r2, [r3, #4]
 8000f46:	609a      	str	r2, [r3, #8]
 8000f48:	60da      	str	r2, [r3, #12]
 8000f4a:	611a      	str	r2, [r3, #16]
 8000f4c:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000f4e:	4b2e      	ldr	r3, [pc, #184]	@ (8001008 <MX_ADC1_Init+0xdc>)
 8000f50:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000f54:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000f56:	4b2c      	ldr	r3, [pc, #176]	@ (8001008 <MX_ADC1_Init+0xdc>)
 8000f58:	2200      	movs	r2, #0
 8000f5a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000f5c:	4b2a      	ldr	r3, [pc, #168]	@ (8001008 <MX_ADC1_Init+0xdc>)
 8000f5e:	2200      	movs	r2, #0
 8000f60:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000f62:	4b29      	ldr	r3, [pc, #164]	@ (8001008 <MX_ADC1_Init+0xdc>)
 8000f64:	2200      	movs	r2, #0
 8000f66:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000f68:	4b27      	ldr	r3, [pc, #156]	@ (8001008 <MX_ADC1_Init+0xdc>)
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f6e:	4b26      	ldr	r3, [pc, #152]	@ (8001008 <MX_ADC1_Init+0xdc>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f76:	4b24      	ldr	r3, [pc, #144]	@ (8001008 <MX_ADC1_Init+0xdc>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f7c:	4b22      	ldr	r3, [pc, #136]	@ (8001008 <MX_ADC1_Init+0xdc>)
 8000f7e:	2201      	movs	r2, #1
 8000f80:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f82:	4b21      	ldr	r3, [pc, #132]	@ (8001008 <MX_ADC1_Init+0xdc>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000f88:	4b1f      	ldr	r3, [pc, #124]	@ (8001008 <MX_ADC1_Init+0xdc>)
 8000f8a:	2201      	movs	r2, #1
 8000f8c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000f8e:	4b1e      	ldr	r3, [pc, #120]	@ (8001008 <MX_ADC1_Init+0xdc>)
 8000f90:	2200      	movs	r2, #0
 8000f92:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f96:	4b1c      	ldr	r3, [pc, #112]	@ (8001008 <MX_ADC1_Init+0xdc>)
 8000f98:	2204      	movs	r2, #4
 8000f9a:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000f9c:	4b1a      	ldr	r3, [pc, #104]	@ (8001008 <MX_ADC1_Init+0xdc>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000fa2:	4b19      	ldr	r3, [pc, #100]	@ (8001008 <MX_ADC1_Init+0xdc>)
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000fa8:	4817      	ldr	r0, [pc, #92]	@ (8001008 <MX_ADC1_Init+0xdc>)
 8000faa:	f000 fd7b 	bl	8001aa4 <HAL_ADC_Init>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d001      	beq.n	8000fb8 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 8000fb4:	f000 fa0e 	bl	80013d4 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000fbc:	f107 031c 	add.w	r3, r7, #28
 8000fc0:	4619      	mov	r1, r3
 8000fc2:	4811      	ldr	r0, [pc, #68]	@ (8001008 <MX_ADC1_Init+0xdc>)
 8000fc4:	f001 fc78 	bl	80028b8 <HAL_ADCEx_MultiModeConfigChannel>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d001      	beq.n	8000fd2 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8000fce:	f000 fa01 	bl	80013d4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000fd2:	2308      	movs	r3, #8
 8000fd4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000fd6:	2301      	movs	r3, #1
 8000fd8:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000fde:	2300      	movs	r3, #0
 8000fe0:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fea:	1d3b      	adds	r3, r7, #4
 8000fec:	4619      	mov	r1, r3
 8000fee:	4806      	ldr	r0, [pc, #24]	@ (8001008 <MX_ADC1_Init+0xdc>)
 8000ff0:	f001 f978 	bl	80022e4 <HAL_ADC_ConfigChannel>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d001      	beq.n	8000ffe <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 8000ffa:	f000 f9eb 	bl	80013d4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000ffe:	bf00      	nop
 8001000:	3728      	adds	r7, #40	@ 0x28
 8001002:	46bd      	mov	sp, r7
 8001004:	bd80      	pop	{r7, pc}
 8001006:	bf00      	nop
 8001008:	200001f0 	.word	0x200001f0

0800100c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b08a      	sub	sp, #40	@ 0x28
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001014:	f107 0314 	add.w	r3, r7, #20
 8001018:	2200      	movs	r2, #0
 800101a:	601a      	str	r2, [r3, #0]
 800101c:	605a      	str	r2, [r3, #4]
 800101e:	609a      	str	r2, [r3, #8]
 8001020:	60da      	str	r2, [r3, #12]
 8001022:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800102c:	d123      	bne.n	8001076 <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 800102e:	4b14      	ldr	r3, [pc, #80]	@ (8001080 <HAL_ADC_MspInit+0x74>)
 8001030:	695b      	ldr	r3, [r3, #20]
 8001032:	4a13      	ldr	r2, [pc, #76]	@ (8001080 <HAL_ADC_MspInit+0x74>)
 8001034:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001038:	6153      	str	r3, [r2, #20]
 800103a:	4b11      	ldr	r3, [pc, #68]	@ (8001080 <HAL_ADC_MspInit+0x74>)
 800103c:	695b      	ldr	r3, [r3, #20]
 800103e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001042:	613b      	str	r3, [r7, #16]
 8001044:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001046:	4b0e      	ldr	r3, [pc, #56]	@ (8001080 <HAL_ADC_MspInit+0x74>)
 8001048:	695b      	ldr	r3, [r3, #20]
 800104a:	4a0d      	ldr	r2, [pc, #52]	@ (8001080 <HAL_ADC_MspInit+0x74>)
 800104c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001050:	6153      	str	r3, [r2, #20]
 8001052:	4b0b      	ldr	r3, [pc, #44]	@ (8001080 <HAL_ADC_MspInit+0x74>)
 8001054:	695b      	ldr	r3, [r3, #20]
 8001056:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800105a:	60fb      	str	r3, [r7, #12]
 800105c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC2     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800105e:	2304      	movs	r3, #4
 8001060:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001062:	2303      	movs	r3, #3
 8001064:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001066:	2300      	movs	r3, #0
 8001068:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800106a:	f107 0314 	add.w	r3, r7, #20
 800106e:	4619      	mov	r1, r3
 8001070:	4804      	ldr	r0, [pc, #16]	@ (8001084 <HAL_ADC_MspInit+0x78>)
 8001072:	f001 fec3 	bl	8002dfc <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001076:	bf00      	nop
 8001078:	3728      	adds	r7, #40	@ 0x28
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}
 800107e:	bf00      	nop
 8001080:	40021000 	.word	0x40021000
 8001084:	48000800 	.word	0x48000800

08001088 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b08a      	sub	sp, #40	@ 0x28
 800108c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800108e:	f107 0314 	add.w	r3, r7, #20
 8001092:	2200      	movs	r2, #0
 8001094:	601a      	str	r2, [r3, #0]
 8001096:	605a      	str	r2, [r3, #4]
 8001098:	609a      	str	r2, [r3, #8]
 800109a:	60da      	str	r2, [r3, #12]
 800109c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800109e:	4b3f      	ldr	r3, [pc, #252]	@ (800119c <MX_GPIO_Init+0x114>)
 80010a0:	695b      	ldr	r3, [r3, #20]
 80010a2:	4a3e      	ldr	r2, [pc, #248]	@ (800119c <MX_GPIO_Init+0x114>)
 80010a4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80010a8:	6153      	str	r3, [r2, #20]
 80010aa:	4b3c      	ldr	r3, [pc, #240]	@ (800119c <MX_GPIO_Init+0x114>)
 80010ac:	695b      	ldr	r3, [r3, #20]
 80010ae:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80010b2:	613b      	str	r3, [r7, #16]
 80010b4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80010b6:	4b39      	ldr	r3, [pc, #228]	@ (800119c <MX_GPIO_Init+0x114>)
 80010b8:	695b      	ldr	r3, [r3, #20]
 80010ba:	4a38      	ldr	r2, [pc, #224]	@ (800119c <MX_GPIO_Init+0x114>)
 80010bc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80010c0:	6153      	str	r3, [r2, #20]
 80010c2:	4b36      	ldr	r3, [pc, #216]	@ (800119c <MX_GPIO_Init+0x114>)
 80010c4:	695b      	ldr	r3, [r3, #20]
 80010c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80010ca:	60fb      	str	r3, [r7, #12]
 80010cc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010ce:	4b33      	ldr	r3, [pc, #204]	@ (800119c <MX_GPIO_Init+0x114>)
 80010d0:	695b      	ldr	r3, [r3, #20]
 80010d2:	4a32      	ldr	r2, [pc, #200]	@ (800119c <MX_GPIO_Init+0x114>)
 80010d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80010d8:	6153      	str	r3, [r2, #20]
 80010da:	4b30      	ldr	r3, [pc, #192]	@ (800119c <MX_GPIO_Init+0x114>)
 80010dc:	695b      	ldr	r3, [r3, #20]
 80010de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010e2:	60bb      	str	r3, [r7, #8]
 80010e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010e6:	4b2d      	ldr	r3, [pc, #180]	@ (800119c <MX_GPIO_Init+0x114>)
 80010e8:	695b      	ldr	r3, [r3, #20]
 80010ea:	4a2c      	ldr	r2, [pc, #176]	@ (800119c <MX_GPIO_Init+0x114>)
 80010ec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80010f0:	6153      	str	r3, [r2, #20]
 80010f2:	4b2a      	ldr	r3, [pc, #168]	@ (800119c <MX_GPIO_Init+0x114>)
 80010f4:	695b      	ldr	r3, [r3, #20]
 80010f6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80010fa:	607b      	str	r3, [r7, #4]
 80010fc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, A5_Pin|A4_Pin, GPIO_PIN_RESET);
 80010fe:	2200      	movs	r2, #0
 8001100:	2103      	movs	r1, #3
 8001102:	4827      	ldr	r0, [pc, #156]	@ (80011a0 <MX_GPIO_Init+0x118>)
 8001104:	f002 f804 	bl	8003110 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, A0_Pin|A1_Pin|A2_Pin|LD2_Pin
 8001108:	2200      	movs	r2, #0
 800110a:	f240 2133 	movw	r1, #563	@ 0x233
 800110e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001112:	f001 fffd 	bl	8003110 <HAL_GPIO_WritePin>
                          |D8_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(A3_GPIO_Port, A3_Pin, GPIO_PIN_RESET);
 8001116:	2200      	movs	r2, #0
 8001118:	2101      	movs	r1, #1
 800111a:	4822      	ldr	r0, [pc, #136]	@ (80011a4 <MX_GPIO_Init+0x11c>)
 800111c:	f001 fff8 	bl	8003110 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001120:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001124:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001126:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800112a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800112c:	2300      	movs	r3, #0
 800112e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001130:	f107 0314 	add.w	r3, r7, #20
 8001134:	4619      	mov	r1, r3
 8001136:	481a      	ldr	r0, [pc, #104]	@ (80011a0 <MX_GPIO_Init+0x118>)
 8001138:	f001 fe60 	bl	8002dfc <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = A5_Pin|A4_Pin;
 800113c:	2303      	movs	r3, #3
 800113e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001140:	2301      	movs	r3, #1
 8001142:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001144:	2300      	movs	r3, #0
 8001146:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001148:	2300      	movs	r3, #0
 800114a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800114c:	f107 0314 	add.w	r3, r7, #20
 8001150:	4619      	mov	r1, r3
 8001152:	4813      	ldr	r0, [pc, #76]	@ (80011a0 <MX_GPIO_Init+0x118>)
 8001154:	f001 fe52 	bl	8002dfc <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|LD2_Pin
 8001158:	f240 2333 	movw	r3, #563	@ 0x233
 800115c:	617b      	str	r3, [r7, #20]
                          |D8_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800115e:	2301      	movs	r3, #1
 8001160:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001162:	2300      	movs	r3, #0
 8001164:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001166:	2300      	movs	r3, #0
 8001168:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800116a:	f107 0314 	add.w	r3, r7, #20
 800116e:	4619      	mov	r1, r3
 8001170:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001174:	f001 fe42 	bl	8002dfc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = A3_Pin;
 8001178:	2301      	movs	r3, #1
 800117a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800117c:	2301      	movs	r3, #1
 800117e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001180:	2300      	movs	r3, #0
 8001182:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001184:	2300      	movs	r3, #0
 8001186:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(A3_GPIO_Port, &GPIO_InitStruct);
 8001188:	f107 0314 	add.w	r3, r7, #20
 800118c:	4619      	mov	r1, r3
 800118e:	4805      	ldr	r0, [pc, #20]	@ (80011a4 <MX_GPIO_Init+0x11c>)
 8001190:	f001 fe34 	bl	8002dfc <HAL_GPIO_Init>

}
 8001194:	bf00      	nop
 8001196:	3728      	adds	r7, #40	@ 0x28
 8001198:	46bd      	mov	sp, r7
 800119a:	bd80      	pop	{r7, pc}
 800119c:	40021000 	.word	0x40021000
 80011a0:	48000800 	.word	0x48000800
 80011a4:	48000400 	.word	0x48000400

080011a8 <DelayUS>:
/* USER CODE BEGIN 0 */

int row=0;
int col=0;

void DelayUS(uint16_t us) {
 80011a8:	b480      	push	{r7}
 80011aa:	b083      	sub	sp, #12
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	4603      	mov	r3, r0
 80011b0:	80fb      	strh	r3, [r7, #6]
    __HAL_TIM_SET_COUNTER(&htim8,0);
 80011b2:	4b09      	ldr	r3, [pc, #36]	@ (80011d8 <DelayUS+0x30>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	2200      	movs	r2, #0
 80011b8:	625a      	str	r2, [r3, #36]	@ 0x24
    while(__HAL_TIM_GET_COUNTER(&htim8) < us);
 80011ba:	bf00      	nop
 80011bc:	4b06      	ldr	r3, [pc, #24]	@ (80011d8 <DelayUS+0x30>)
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80011c2:	88fb      	ldrh	r3, [r7, #6]
 80011c4:	429a      	cmp	r2, r3
 80011c6:	d3f9      	bcc.n	80011bc <DelayUS+0x14>
}
 80011c8:	bf00      	nop
 80011ca:	bf00      	nop
 80011cc:	370c      	adds	r7, #12
 80011ce:	46bd      	mov	sp, r7
 80011d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d4:	4770      	bx	lr
 80011d6:	bf00      	nop
 80011d8:	20000298 	.word	0x20000298

080011dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b08e      	sub	sp, #56	@ 0x38
 80011e0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011e2:	f000 fbd5 	bl	8001990 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011e6:	f000 f88b 	bl	8001300 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011ea:	f7ff ff4d 	bl	8001088 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80011ee:	f000 fb33 	bl	8001858 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 80011f2:	f000 fa21 	bl	8001638 <MX_TIM3_Init>
  MX_ADC1_Init();
 80011f6:	f7ff fe99 	bl	8000f2c <MX_ADC1_Init>
  MX_TIM8_Init();
 80011fa:	f000 fa6b 	bl	80016d4 <MX_TIM8_Init>
  MX_TIM16_Init();
 80011fe:	f000 fabd 	bl	800177c <MX_TIM16_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start(&htim3);
 8001202:	4831      	ldr	r0, [pc, #196]	@ (80012c8 <main+0xec>)
 8001204:	f003 fc86 	bl	8004b14 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim16);
 8001208:	4830      	ldr	r0, [pc, #192]	@ (80012cc <main+0xf0>)
 800120a:	f003 fc83 	bl	8004b14 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim8);
 800120e:	4830      	ldr	r0, [pc, #192]	@ (80012d0 <main+0xf4>)
 8001210:	f003 fc80 	bl	8004b14 <HAL_TIM_Base_Start>

  lcd_init ();
 8001214:	f7ff fe37 	bl	8000e86 <lcd_init>
  lcd_put_cur(0, 0);
 8001218:	2100      	movs	r1, #0
 800121a:	2000      	movs	r0, #0
 800121c:	f7ff fe14 	bl	8000e48 <lcd_put_cur>
  lcd_send_string("HELLO ");
 8001220:	482c      	ldr	r0, [pc, #176]	@ (80012d4 <main+0xf8>)
 8001222:	f7ff fe6d 	bl	8000f00 <lcd_send_string>
  lcd_send_string("WORLD ");
 8001226:	482c      	ldr	r0, [pc, #176]	@ (80012d8 <main+0xfc>)
 8001228:	f7ff fe6a 	bl	8000f00 <lcd_send_string>
  lcd_send_string("FROM");
 800122c:	482b      	ldr	r0, [pc, #172]	@ (80012dc <main+0x100>)
 800122e:	f7ff fe67 	bl	8000f00 <lcd_send_string>

  lcd_put_cur(1, 0);
 8001232:	2100      	movs	r1, #0
 8001234:	2001      	movs	r0, #1
 8001236:	f7ff fe07 	bl	8000e48 <lcd_put_cur>
  lcd_send_string("CONTROLLERS TECH");
 800123a:	4829      	ldr	r0, [pc, #164]	@ (80012e0 <main+0x104>)
 800123c:	f7ff fe60 	bl	8000f00 <lcd_send_string>
  //HAL_Delay(3000);
  //lcd_clear();

  timer_val = 0;
 8001240:	2300      	movs	r3, #0
 8001242:	86fb      	strh	r3, [r7, #54]	@ 0x36


		  HAL_Delay(250);
	  }*/
//----------------------------------------------------
	  HAL_ADC_Start(&hadc1);
 8001244:	4827      	ldr	r0, [pc, #156]	@ (80012e4 <main+0x108>)
 8001246:	f000 fe27 	bl	8001e98 <HAL_ADC_Start>

	  if(HAL_ADC_PollForConversion(&hadc1, ADC1_TIMEOUT) == HAL_OK)
 800124a:	2101      	movs	r1, #1
 800124c:	4825      	ldr	r0, [pc, #148]	@ (80012e4 <main+0x108>)
 800124e:	f000 ff39 	bl	80020c4 <HAL_ADC_PollForConversion>
 8001252:	4603      	mov	r3, r0
 8001254:	2b00      	cmp	r3, #0
 8001256:	d12e      	bne.n	80012b6 <main+0xda>
	  {
		  pot1_mV = ADC_REG2VOLTAGE(HAL_ADC_GetValue(&hadc1));
 8001258:	4822      	ldr	r0, [pc, #136]	@ (80012e4 <main+0x108>)
 800125a:	f001 f835 	bl	80022c8 <HAL_ADC_GetValue>
 800125e:	ee07 0a90 	vmov	s15, r0
 8001262:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001266:	eddf 6a20 	vldr	s13, [pc, #128]	@ 80012e8 <main+0x10c>
 800126a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800126e:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 80012ec <main+0x110>
 8001272:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001276:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 80012f0 <main+0x114>
 800127a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800127e:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 80012f4 <main+0x118>
 8001282:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001286:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800128a:	ee17 2a90 	vmov	r2, s15
 800128e:	4b1a      	ldr	r3, [pc, #104]	@ (80012f8 <main+0x11c>)
 8001290:	601a      	str	r2, [r3, #0]

		  if((pot1_mV-previous_value) > 1000)
 8001292:	4b19      	ldr	r3, [pc, #100]	@ (80012f8 <main+0x11c>)
 8001294:	681a      	ldr	r2, [r3, #0]
 8001296:	4b19      	ldr	r3, [pc, #100]	@ (80012fc <main+0x120>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	1ad3      	subs	r3, r2, r3
 800129c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80012a0:	dd09      	ble.n	80012b6 <main+0xda>
		  {
			  timer_val = __HAL_TIM_GET_COUNTER(&htim16) - timer_val;
 80012a2:	4b0a      	ldr	r3, [pc, #40]	@ (80012cc <main+0xf0>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012a8:	b29a      	uxth	r2, r3
 80012aa:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80012ac:	1ad3      	subs	r3, r2, r3
 80012ae:	86fb      	strh	r3, [r7, #54]	@ 0x36
			  previous_value = timer_val;
 80012b0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80012b2:	4a12      	ldr	r2, [pc, #72]	@ (80012fc <main+0x120>)
 80012b4:	6013      	str	r3, [r2, #0]
		  //HAL_UART_Transmit(&huart2, (uint8_t*)uart_buf, uart_buf_len, 1000);
	  }
*/
	  //HAL_Delay(1);

	  previous_value = pot1_mV;
 80012b6:	4b10      	ldr	r3, [pc, #64]	@ (80012f8 <main+0x11c>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	4a10      	ldr	r2, [pc, #64]	@ (80012fc <main+0x120>)
 80012bc:	6013      	str	r3, [r2, #0]
	  timer_val  = timer_val;

	  DelayUS(142000);
 80012be:	f642 20b0 	movw	r0, #10928	@ 0x2ab0
 80012c2:	f7ff ff71 	bl	80011a8 <DelayUS>
	  HAL_ADC_Start(&hadc1);
 80012c6:	e7bd      	b.n	8001244 <main+0x68>
 80012c8:	2000024c 	.word	0x2000024c
 80012cc:	200002e4 	.word	0x200002e4
 80012d0:	20000298 	.word	0x20000298
 80012d4:	0800a078 	.word	0x0800a078
 80012d8:	0800a080 	.word	0x0800a080
 80012dc:	0800a088 	.word	0x0800a088
 80012e0:	0800a090 	.word	0x0800a090
 80012e4:	200001f0 	.word	0x200001f0
 80012e8:	457ff000 	.word	0x457ff000
 80012ec:	40533333 	.word	0x40533333
 80012f0:	00000000 	.word	0x00000000
 80012f4:	447a0000 	.word	0x447a0000
 80012f8:	20000240 	.word	0x20000240
 80012fc:	20000244 	.word	0x20000244

08001300 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b0a6      	sub	sp, #152	@ 0x98
 8001304:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001306:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 800130a:	2228      	movs	r2, #40	@ 0x28
 800130c:	2100      	movs	r1, #0
 800130e:	4618      	mov	r0, r3
 8001310:	f005 facf 	bl	80068b2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001314:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001318:	2200      	movs	r2, #0
 800131a:	601a      	str	r2, [r3, #0]
 800131c:	605a      	str	r2, [r3, #4]
 800131e:	609a      	str	r2, [r3, #8]
 8001320:	60da      	str	r2, [r3, #12]
 8001322:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001324:	1d3b      	adds	r3, r7, #4
 8001326:	2258      	movs	r2, #88	@ 0x58
 8001328:	2100      	movs	r1, #0
 800132a:	4618      	mov	r0, r3
 800132c:	f005 fac1 	bl	80068b2 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001330:	2301      	movs	r3, #1
 8001332:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001334:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001338:	677b      	str	r3, [r7, #116]	@ 0x74
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800133a:	2301      	movs	r3, #1
 800133c:	67fb      	str	r3, [r7, #124]	@ 0x7c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800133e:	2302      	movs	r3, #2
 8001340:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001344:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001348:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800134c:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001350:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8001354:	2300      	movs	r3, #0
 8001356:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800135a:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 800135e:	4618      	mov	r0, r3
 8001360:	f001 feee 	bl	8003140 <HAL_RCC_OscConfig>
 8001364:	4603      	mov	r3, r0
 8001366:	2b00      	cmp	r3, #0
 8001368:	d001      	beq.n	800136e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800136a:	f000 f833 	bl	80013d4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800136e:	230f      	movs	r3, #15
 8001370:	65fb      	str	r3, [r7, #92]	@ 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001372:	2302      	movs	r3, #2
 8001374:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001376:	2300      	movs	r3, #0
 8001378:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800137a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800137e:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001380:	2300      	movs	r3, #0
 8001382:	66fb      	str	r3, [r7, #108]	@ 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001384:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001388:	2102      	movs	r1, #2
 800138a:	4618      	mov	r0, r3
 800138c:	f002 ff2c 	bl	80041e8 <HAL_RCC_ClockConfig>
 8001390:	4603      	mov	r3, r0
 8001392:	2b00      	cmp	r3, #0
 8001394:	d001      	beq.n	800139a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001396:	f000 f81d 	bl	80013d4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_TIM16
 800139a:	4b0d      	ldr	r3, [pc, #52]	@ (80013d0 <SystemClock_Config+0xd0>)
 800139c:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_TIM8|RCC_PERIPHCLK_ADC12
                              |RCC_PERIPHCLK_TIM34;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800139e:	2300      	movs	r3, #0
 80013a0:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 80013a2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80013a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  PeriphClkInit.Tim16ClockSelection = RCC_TIM16CLK_HCLK;
 80013a8:	2300      	movs	r3, #0
 80013aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  PeriphClkInit.Tim8ClockSelection = RCC_TIM8CLK_HCLK;
 80013ac:	2300      	movs	r3, #0
 80013ae:	647b      	str	r3, [r7, #68]	@ 0x44
  PeriphClkInit.Tim34ClockSelection = RCC_TIM34CLK_HCLK;
 80013b0:	2300      	movs	r3, #0
 80013b2:	643b      	str	r3, [r7, #64]	@ 0x40
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80013b4:	1d3b      	adds	r3, r7, #4
 80013b6:	4618      	mov	r0, r3
 80013b8:	f003 f936 	bl	8004628 <HAL_RCCEx_PeriphCLKConfig>
 80013bc:	4603      	mov	r3, r0
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d001      	beq.n	80013c6 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80013c2:	f000 f807 	bl	80013d4 <Error_Handler>
  }
}
 80013c6:	bf00      	nop
 80013c8:	3798      	adds	r7, #152	@ 0x98
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	bf00      	nop
 80013d0:	00a02082 	.word	0x00a02082

080013d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013d4:	b480      	push	{r7}
 80013d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013d8:	b672      	cpsid	i
}
 80013da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013dc:	bf00      	nop
 80013de:	e7fd      	b.n	80013dc <Error_Handler+0x8>

080013e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b082      	sub	sp, #8
 80013e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013e6:	4b0f      	ldr	r3, [pc, #60]	@ (8001424 <HAL_MspInit+0x44>)
 80013e8:	699b      	ldr	r3, [r3, #24]
 80013ea:	4a0e      	ldr	r2, [pc, #56]	@ (8001424 <HAL_MspInit+0x44>)
 80013ec:	f043 0301 	orr.w	r3, r3, #1
 80013f0:	6193      	str	r3, [r2, #24]
 80013f2:	4b0c      	ldr	r3, [pc, #48]	@ (8001424 <HAL_MspInit+0x44>)
 80013f4:	699b      	ldr	r3, [r3, #24]
 80013f6:	f003 0301 	and.w	r3, r3, #1
 80013fa:	607b      	str	r3, [r7, #4]
 80013fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013fe:	4b09      	ldr	r3, [pc, #36]	@ (8001424 <HAL_MspInit+0x44>)
 8001400:	69db      	ldr	r3, [r3, #28]
 8001402:	4a08      	ldr	r2, [pc, #32]	@ (8001424 <HAL_MspInit+0x44>)
 8001404:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001408:	61d3      	str	r3, [r2, #28]
 800140a:	4b06      	ldr	r3, [pc, #24]	@ (8001424 <HAL_MspInit+0x44>)
 800140c:	69db      	ldr	r3, [r3, #28]
 800140e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001412:	603b      	str	r3, [r7, #0]
 8001414:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001416:	2007      	movs	r0, #7
 8001418:	f001 fcbc 	bl	8002d94 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800141c:	bf00      	nop
 800141e:	3708      	adds	r7, #8
 8001420:	46bd      	mov	sp, r7
 8001422:	bd80      	pop	{r7, pc}
 8001424:	40021000 	.word	0x40021000

08001428 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001428:	b480      	push	{r7}
 800142a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800142c:	bf00      	nop
 800142e:	e7fd      	b.n	800142c <NMI_Handler+0x4>

08001430 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001430:	b480      	push	{r7}
 8001432:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001434:	bf00      	nop
 8001436:	e7fd      	b.n	8001434 <HardFault_Handler+0x4>

08001438 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001438:	b480      	push	{r7}
 800143a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800143c:	bf00      	nop
 800143e:	e7fd      	b.n	800143c <MemManage_Handler+0x4>

08001440 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001440:	b480      	push	{r7}
 8001442:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001444:	bf00      	nop
 8001446:	e7fd      	b.n	8001444 <BusFault_Handler+0x4>

08001448 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001448:	b480      	push	{r7}
 800144a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800144c:	bf00      	nop
 800144e:	e7fd      	b.n	800144c <UsageFault_Handler+0x4>

08001450 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001450:	b480      	push	{r7}
 8001452:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001454:	bf00      	nop
 8001456:	46bd      	mov	sp, r7
 8001458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145c:	4770      	bx	lr

0800145e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800145e:	b480      	push	{r7}
 8001460:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001462:	bf00      	nop
 8001464:	46bd      	mov	sp, r7
 8001466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146a:	4770      	bx	lr

0800146c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800146c:	b480      	push	{r7}
 800146e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001470:	bf00      	nop
 8001472:	46bd      	mov	sp, r7
 8001474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001478:	4770      	bx	lr

0800147a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800147a:	b580      	push	{r7, lr}
 800147c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800147e:	f000 facd 	bl	8001a1c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001482:	bf00      	nop
 8001484:	bd80      	pop	{r7, pc}

08001486 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001486:	b480      	push	{r7}
 8001488:	af00      	add	r7, sp, #0
  return 1;
 800148a:	2301      	movs	r3, #1
}
 800148c:	4618      	mov	r0, r3
 800148e:	46bd      	mov	sp, r7
 8001490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001494:	4770      	bx	lr

08001496 <_kill>:

int _kill(int pid, int sig)
{
 8001496:	b580      	push	{r7, lr}
 8001498:	b082      	sub	sp, #8
 800149a:	af00      	add	r7, sp, #0
 800149c:	6078      	str	r0, [r7, #4]
 800149e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80014a0:	f005 fa5a 	bl	8006958 <__errno>
 80014a4:	4603      	mov	r3, r0
 80014a6:	2216      	movs	r2, #22
 80014a8:	601a      	str	r2, [r3, #0]
  return -1;
 80014aa:	f04f 33ff 	mov.w	r3, #4294967295
}
 80014ae:	4618      	mov	r0, r3
 80014b0:	3708      	adds	r7, #8
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bd80      	pop	{r7, pc}

080014b6 <_exit>:

void _exit (int status)
{
 80014b6:	b580      	push	{r7, lr}
 80014b8:	b082      	sub	sp, #8
 80014ba:	af00      	add	r7, sp, #0
 80014bc:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80014be:	f04f 31ff 	mov.w	r1, #4294967295
 80014c2:	6878      	ldr	r0, [r7, #4]
 80014c4:	f7ff ffe7 	bl	8001496 <_kill>
  while (1) {}    /* Make sure we hang here */
 80014c8:	bf00      	nop
 80014ca:	e7fd      	b.n	80014c8 <_exit+0x12>

080014cc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b086      	sub	sp, #24
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	60f8      	str	r0, [r7, #12]
 80014d4:	60b9      	str	r1, [r7, #8]
 80014d6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014d8:	2300      	movs	r3, #0
 80014da:	617b      	str	r3, [r7, #20]
 80014dc:	e00a      	b.n	80014f4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80014de:	f3af 8000 	nop.w
 80014e2:	4601      	mov	r1, r0
 80014e4:	68bb      	ldr	r3, [r7, #8]
 80014e6:	1c5a      	adds	r2, r3, #1
 80014e8:	60ba      	str	r2, [r7, #8]
 80014ea:	b2ca      	uxtb	r2, r1
 80014ec:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014ee:	697b      	ldr	r3, [r7, #20]
 80014f0:	3301      	adds	r3, #1
 80014f2:	617b      	str	r3, [r7, #20]
 80014f4:	697a      	ldr	r2, [r7, #20]
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	429a      	cmp	r2, r3
 80014fa:	dbf0      	blt.n	80014de <_read+0x12>
  }

  return len;
 80014fc:	687b      	ldr	r3, [r7, #4]
}
 80014fe:	4618      	mov	r0, r3
 8001500:	3718      	adds	r7, #24
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}

08001506 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001506:	b580      	push	{r7, lr}
 8001508:	b086      	sub	sp, #24
 800150a:	af00      	add	r7, sp, #0
 800150c:	60f8      	str	r0, [r7, #12]
 800150e:	60b9      	str	r1, [r7, #8]
 8001510:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001512:	2300      	movs	r3, #0
 8001514:	617b      	str	r3, [r7, #20]
 8001516:	e009      	b.n	800152c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001518:	68bb      	ldr	r3, [r7, #8]
 800151a:	1c5a      	adds	r2, r3, #1
 800151c:	60ba      	str	r2, [r7, #8]
 800151e:	781b      	ldrb	r3, [r3, #0]
 8001520:	4618      	mov	r0, r3
 8001522:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001526:	697b      	ldr	r3, [r7, #20]
 8001528:	3301      	adds	r3, #1
 800152a:	617b      	str	r3, [r7, #20]
 800152c:	697a      	ldr	r2, [r7, #20]
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	429a      	cmp	r2, r3
 8001532:	dbf1      	blt.n	8001518 <_write+0x12>
  }
  return len;
 8001534:	687b      	ldr	r3, [r7, #4]
}
 8001536:	4618      	mov	r0, r3
 8001538:	3718      	adds	r7, #24
 800153a:	46bd      	mov	sp, r7
 800153c:	bd80      	pop	{r7, pc}

0800153e <_close>:

int _close(int file)
{
 800153e:	b480      	push	{r7}
 8001540:	b083      	sub	sp, #12
 8001542:	af00      	add	r7, sp, #0
 8001544:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001546:	f04f 33ff 	mov.w	r3, #4294967295
}
 800154a:	4618      	mov	r0, r3
 800154c:	370c      	adds	r7, #12
 800154e:	46bd      	mov	sp, r7
 8001550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001554:	4770      	bx	lr

08001556 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001556:	b480      	push	{r7}
 8001558:	b083      	sub	sp, #12
 800155a:	af00      	add	r7, sp, #0
 800155c:	6078      	str	r0, [r7, #4]
 800155e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001560:	683b      	ldr	r3, [r7, #0]
 8001562:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001566:	605a      	str	r2, [r3, #4]
  return 0;
 8001568:	2300      	movs	r3, #0
}
 800156a:	4618      	mov	r0, r3
 800156c:	370c      	adds	r7, #12
 800156e:	46bd      	mov	sp, r7
 8001570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001574:	4770      	bx	lr

08001576 <_isatty>:

int _isatty(int file)
{
 8001576:	b480      	push	{r7}
 8001578:	b083      	sub	sp, #12
 800157a:	af00      	add	r7, sp, #0
 800157c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800157e:	2301      	movs	r3, #1
}
 8001580:	4618      	mov	r0, r3
 8001582:	370c      	adds	r7, #12
 8001584:	46bd      	mov	sp, r7
 8001586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158a:	4770      	bx	lr

0800158c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800158c:	b480      	push	{r7}
 800158e:	b085      	sub	sp, #20
 8001590:	af00      	add	r7, sp, #0
 8001592:	60f8      	str	r0, [r7, #12]
 8001594:	60b9      	str	r1, [r7, #8]
 8001596:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001598:	2300      	movs	r3, #0
}
 800159a:	4618      	mov	r0, r3
 800159c:	3714      	adds	r7, #20
 800159e:	46bd      	mov	sp, r7
 80015a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a4:	4770      	bx	lr
	...

080015a8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b086      	sub	sp, #24
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80015b0:	4a14      	ldr	r2, [pc, #80]	@ (8001604 <_sbrk+0x5c>)
 80015b2:	4b15      	ldr	r3, [pc, #84]	@ (8001608 <_sbrk+0x60>)
 80015b4:	1ad3      	subs	r3, r2, r3
 80015b6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80015b8:	697b      	ldr	r3, [r7, #20]
 80015ba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80015bc:	4b13      	ldr	r3, [pc, #76]	@ (800160c <_sbrk+0x64>)
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d102      	bne.n	80015ca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80015c4:	4b11      	ldr	r3, [pc, #68]	@ (800160c <_sbrk+0x64>)
 80015c6:	4a12      	ldr	r2, [pc, #72]	@ (8001610 <_sbrk+0x68>)
 80015c8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80015ca:	4b10      	ldr	r3, [pc, #64]	@ (800160c <_sbrk+0x64>)
 80015cc:	681a      	ldr	r2, [r3, #0]
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	4413      	add	r3, r2
 80015d2:	693a      	ldr	r2, [r7, #16]
 80015d4:	429a      	cmp	r2, r3
 80015d6:	d207      	bcs.n	80015e8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80015d8:	f005 f9be 	bl	8006958 <__errno>
 80015dc:	4603      	mov	r3, r0
 80015de:	220c      	movs	r2, #12
 80015e0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80015e2:	f04f 33ff 	mov.w	r3, #4294967295
 80015e6:	e009      	b.n	80015fc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80015e8:	4b08      	ldr	r3, [pc, #32]	@ (800160c <_sbrk+0x64>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80015ee:	4b07      	ldr	r3, [pc, #28]	@ (800160c <_sbrk+0x64>)
 80015f0:	681a      	ldr	r2, [r3, #0]
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	4413      	add	r3, r2
 80015f6:	4a05      	ldr	r2, [pc, #20]	@ (800160c <_sbrk+0x64>)
 80015f8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80015fa:	68fb      	ldr	r3, [r7, #12]
}
 80015fc:	4618      	mov	r0, r3
 80015fe:	3718      	adds	r7, #24
 8001600:	46bd      	mov	sp, r7
 8001602:	bd80      	pop	{r7, pc}
 8001604:	20010000 	.word	0x20010000
 8001608:	00000400 	.word	0x00000400
 800160c:	20000248 	.word	0x20000248
 8001610:	20000508 	.word	0x20000508

08001614 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001614:	b480      	push	{r7}
 8001616:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001618:	4b06      	ldr	r3, [pc, #24]	@ (8001634 <SystemInit+0x20>)
 800161a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800161e:	4a05      	ldr	r2, [pc, #20]	@ (8001634 <SystemInit+0x20>)
 8001620:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001624:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001628:	bf00      	nop
 800162a:	46bd      	mov	sp, r7
 800162c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001630:	4770      	bx	lr
 8001632:	bf00      	nop
 8001634:	e000ed00 	.word	0xe000ed00

08001638 <MX_TIM3_Init>:
TIM_HandleTypeDef htim8;
TIM_HandleTypeDef htim16;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b088      	sub	sp, #32
 800163c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800163e:	f107 0310 	add.w	r3, r7, #16
 8001642:	2200      	movs	r2, #0
 8001644:	601a      	str	r2, [r3, #0]
 8001646:	605a      	str	r2, [r3, #4]
 8001648:	609a      	str	r2, [r3, #8]
 800164a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800164c:	1d3b      	adds	r3, r7, #4
 800164e:	2200      	movs	r2, #0
 8001650:	601a      	str	r2, [r3, #0]
 8001652:	605a      	str	r2, [r3, #4]
 8001654:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001656:	4b1d      	ldr	r3, [pc, #116]	@ (80016cc <MX_TIM3_Init+0x94>)
 8001658:	4a1d      	ldr	r2, [pc, #116]	@ (80016d0 <MX_TIM3_Init+0x98>)
 800165a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 71;
 800165c:	4b1b      	ldr	r3, [pc, #108]	@ (80016cc <MX_TIM3_Init+0x94>)
 800165e:	2247      	movs	r2, #71	@ 0x47
 8001660:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001662:	4b1a      	ldr	r3, [pc, #104]	@ (80016cc <MX_TIM3_Init+0x94>)
 8001664:	2200      	movs	r2, #0
 8001666:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65534;
 8001668:	4b18      	ldr	r3, [pc, #96]	@ (80016cc <MX_TIM3_Init+0x94>)
 800166a:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800166e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001670:	4b16      	ldr	r3, [pc, #88]	@ (80016cc <MX_TIM3_Init+0x94>)
 8001672:	2200      	movs	r2, #0
 8001674:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001676:	4b15      	ldr	r3, [pc, #84]	@ (80016cc <MX_TIM3_Init+0x94>)
 8001678:	2200      	movs	r2, #0
 800167a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800167c:	4813      	ldr	r0, [pc, #76]	@ (80016cc <MX_TIM3_Init+0x94>)
 800167e:	f003 f9f1 	bl	8004a64 <HAL_TIM_Base_Init>
 8001682:	4603      	mov	r3, r0
 8001684:	2b00      	cmp	r3, #0
 8001686:	d001      	beq.n	800168c <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001688:	f7ff fea4 	bl	80013d4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800168c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001690:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001692:	f107 0310 	add.w	r3, r7, #16
 8001696:	4619      	mov	r1, r3
 8001698:	480c      	ldr	r0, [pc, #48]	@ (80016cc <MX_TIM3_Init+0x94>)
 800169a:	f003 faa3 	bl	8004be4 <HAL_TIM_ConfigClockSource>
 800169e:	4603      	mov	r3, r0
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d001      	beq.n	80016a8 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 80016a4:	f7ff fe96 	bl	80013d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016a8:	2300      	movs	r3, #0
 80016aa:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016ac:	2300      	movs	r3, #0
 80016ae:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80016b0:	1d3b      	adds	r3, r7, #4
 80016b2:	4619      	mov	r1, r3
 80016b4:	4805      	ldr	r0, [pc, #20]	@ (80016cc <MX_TIM3_Init+0x94>)
 80016b6:	f003 fca3 	bl	8005000 <HAL_TIMEx_MasterConfigSynchronization>
 80016ba:	4603      	mov	r3, r0
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d001      	beq.n	80016c4 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 80016c0:	f7ff fe88 	bl	80013d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80016c4:	bf00      	nop
 80016c6:	3720      	adds	r7, #32
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bd80      	pop	{r7, pc}
 80016cc:	2000024c 	.word	0x2000024c
 80016d0:	40000400 	.word	0x40000400

080016d4 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b088      	sub	sp, #32
 80016d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016da:	f107 0310 	add.w	r3, r7, #16
 80016de:	2200      	movs	r2, #0
 80016e0:	601a      	str	r2, [r3, #0]
 80016e2:	605a      	str	r2, [r3, #4]
 80016e4:	609a      	str	r2, [r3, #8]
 80016e6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016e8:	1d3b      	adds	r3, r7, #4
 80016ea:	2200      	movs	r2, #0
 80016ec:	601a      	str	r2, [r3, #0]
 80016ee:	605a      	str	r2, [r3, #4]
 80016f0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80016f2:	4b20      	ldr	r3, [pc, #128]	@ (8001774 <MX_TIM8_Init+0xa0>)
 80016f4:	4a20      	ldr	r2, [pc, #128]	@ (8001778 <MX_TIM8_Init+0xa4>)
 80016f6:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80016f8:	4b1e      	ldr	r3, [pc, #120]	@ (8001774 <MX_TIM8_Init+0xa0>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016fe:	4b1d      	ldr	r3, [pc, #116]	@ (8001774 <MX_TIM8_Init+0xa0>)
 8001700:	2200      	movs	r2, #0
 8001702:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8001704:	4b1b      	ldr	r3, [pc, #108]	@ (8001774 <MX_TIM8_Init+0xa0>)
 8001706:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800170a:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800170c:	4b19      	ldr	r3, [pc, #100]	@ (8001774 <MX_TIM8_Init+0xa0>)
 800170e:	2200      	movs	r2, #0
 8001710:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001712:	4b18      	ldr	r3, [pc, #96]	@ (8001774 <MX_TIM8_Init+0xa0>)
 8001714:	2200      	movs	r2, #0
 8001716:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001718:	4b16      	ldr	r3, [pc, #88]	@ (8001774 <MX_TIM8_Init+0xa0>)
 800171a:	2200      	movs	r2, #0
 800171c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800171e:	4815      	ldr	r0, [pc, #84]	@ (8001774 <MX_TIM8_Init+0xa0>)
 8001720:	f003 f9a0 	bl	8004a64 <HAL_TIM_Base_Init>
 8001724:	4603      	mov	r3, r0
 8001726:	2b00      	cmp	r3, #0
 8001728:	d001      	beq.n	800172e <MX_TIM8_Init+0x5a>
  {
    Error_Handler();
 800172a:	f7ff fe53 	bl	80013d4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800172e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001732:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001734:	f107 0310 	add.w	r3, r7, #16
 8001738:	4619      	mov	r1, r3
 800173a:	480e      	ldr	r0, [pc, #56]	@ (8001774 <MX_TIM8_Init+0xa0>)
 800173c:	f003 fa52 	bl	8004be4 <HAL_TIM_ConfigClockSource>
 8001740:	4603      	mov	r3, r0
 8001742:	2b00      	cmp	r3, #0
 8001744:	d001      	beq.n	800174a <MX_TIM8_Init+0x76>
  {
    Error_Handler();
 8001746:	f7ff fe45 	bl	80013d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800174a:	2300      	movs	r3, #0
 800174c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800174e:	2300      	movs	r3, #0
 8001750:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001752:	2300      	movs	r3, #0
 8001754:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001756:	1d3b      	adds	r3, r7, #4
 8001758:	4619      	mov	r1, r3
 800175a:	4806      	ldr	r0, [pc, #24]	@ (8001774 <MX_TIM8_Init+0xa0>)
 800175c:	f003 fc50 	bl	8005000 <HAL_TIMEx_MasterConfigSynchronization>
 8001760:	4603      	mov	r3, r0
 8001762:	2b00      	cmp	r3, #0
 8001764:	d001      	beq.n	800176a <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8001766:	f7ff fe35 	bl	80013d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 800176a:	bf00      	nop
 800176c:	3720      	adds	r7, #32
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}
 8001772:	bf00      	nop
 8001774:	20000298 	.word	0x20000298
 8001778:	40013400 	.word	0x40013400

0800177c <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8001780:	4b0f      	ldr	r3, [pc, #60]	@ (80017c0 <MX_TIM16_Init+0x44>)
 8001782:	4a10      	ldr	r2, [pc, #64]	@ (80017c4 <MX_TIM16_Init+0x48>)
 8001784:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 71;
 8001786:	4b0e      	ldr	r3, [pc, #56]	@ (80017c0 <MX_TIM16_Init+0x44>)
 8001788:	2247      	movs	r2, #71	@ 0x47
 800178a:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 800178c:	4b0c      	ldr	r3, [pc, #48]	@ (80017c0 <MX_TIM16_Init+0x44>)
 800178e:	2200      	movs	r2, #0
 8001790:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535;
 8001792:	4b0b      	ldr	r3, [pc, #44]	@ (80017c0 <MX_TIM16_Init+0x44>)
 8001794:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001798:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800179a:	4b09      	ldr	r3, [pc, #36]	@ (80017c0 <MX_TIM16_Init+0x44>)
 800179c:	2200      	movs	r2, #0
 800179e:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 80017a0:	4b07      	ldr	r3, [pc, #28]	@ (80017c0 <MX_TIM16_Init+0x44>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017a6:	4b06      	ldr	r3, [pc, #24]	@ (80017c0 <MX_TIM16_Init+0x44>)
 80017a8:	2200      	movs	r2, #0
 80017aa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 80017ac:	4804      	ldr	r0, [pc, #16]	@ (80017c0 <MX_TIM16_Init+0x44>)
 80017ae:	f003 f959 	bl	8004a64 <HAL_TIM_Base_Init>
 80017b2:	4603      	mov	r3, r0
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d001      	beq.n	80017bc <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 80017b8:	f7ff fe0c 	bl	80013d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 80017bc:	bf00      	nop
 80017be:	bd80      	pop	{r7, pc}
 80017c0:	200002e4 	.word	0x200002e4
 80017c4:	40014400 	.word	0x40014400

080017c8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80017c8:	b480      	push	{r7}
 80017ca:	b087      	sub	sp, #28
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	4a1c      	ldr	r2, [pc, #112]	@ (8001848 <HAL_TIM_Base_MspInit+0x80>)
 80017d6:	4293      	cmp	r3, r2
 80017d8:	d10c      	bne.n	80017f4 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80017da:	4b1c      	ldr	r3, [pc, #112]	@ (800184c <HAL_TIM_Base_MspInit+0x84>)
 80017dc:	69db      	ldr	r3, [r3, #28]
 80017de:	4a1b      	ldr	r2, [pc, #108]	@ (800184c <HAL_TIM_Base_MspInit+0x84>)
 80017e0:	f043 0302 	orr.w	r3, r3, #2
 80017e4:	61d3      	str	r3, [r2, #28]
 80017e6:	4b19      	ldr	r3, [pc, #100]	@ (800184c <HAL_TIM_Base_MspInit+0x84>)
 80017e8:	69db      	ldr	r3, [r3, #28]
 80017ea:	f003 0302 	and.w	r3, r3, #2
 80017ee:	617b      	str	r3, [r7, #20]
 80017f0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM16_CLK_ENABLE();
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }
}
 80017f2:	e022      	b.n	800183a <HAL_TIM_Base_MspInit+0x72>
  else if(tim_baseHandle->Instance==TIM8)
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	4a15      	ldr	r2, [pc, #84]	@ (8001850 <HAL_TIM_Base_MspInit+0x88>)
 80017fa:	4293      	cmp	r3, r2
 80017fc:	d10c      	bne.n	8001818 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80017fe:	4b13      	ldr	r3, [pc, #76]	@ (800184c <HAL_TIM_Base_MspInit+0x84>)
 8001800:	699b      	ldr	r3, [r3, #24]
 8001802:	4a12      	ldr	r2, [pc, #72]	@ (800184c <HAL_TIM_Base_MspInit+0x84>)
 8001804:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001808:	6193      	str	r3, [r2, #24]
 800180a:	4b10      	ldr	r3, [pc, #64]	@ (800184c <HAL_TIM_Base_MspInit+0x84>)
 800180c:	699b      	ldr	r3, [r3, #24]
 800180e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001812:	613b      	str	r3, [r7, #16]
 8001814:	693b      	ldr	r3, [r7, #16]
}
 8001816:	e010      	b.n	800183a <HAL_TIM_Base_MspInit+0x72>
  else if(tim_baseHandle->Instance==TIM16)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	4a0d      	ldr	r2, [pc, #52]	@ (8001854 <HAL_TIM_Base_MspInit+0x8c>)
 800181e:	4293      	cmp	r3, r2
 8001820:	d10b      	bne.n	800183a <HAL_TIM_Base_MspInit+0x72>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8001822:	4b0a      	ldr	r3, [pc, #40]	@ (800184c <HAL_TIM_Base_MspInit+0x84>)
 8001824:	699b      	ldr	r3, [r3, #24]
 8001826:	4a09      	ldr	r2, [pc, #36]	@ (800184c <HAL_TIM_Base_MspInit+0x84>)
 8001828:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800182c:	6193      	str	r3, [r2, #24]
 800182e:	4b07      	ldr	r3, [pc, #28]	@ (800184c <HAL_TIM_Base_MspInit+0x84>)
 8001830:	699b      	ldr	r3, [r3, #24]
 8001832:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001836:	60fb      	str	r3, [r7, #12]
 8001838:	68fb      	ldr	r3, [r7, #12]
}
 800183a:	bf00      	nop
 800183c:	371c      	adds	r7, #28
 800183e:	46bd      	mov	sp, r7
 8001840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001844:	4770      	bx	lr
 8001846:	bf00      	nop
 8001848:	40000400 	.word	0x40000400
 800184c:	40021000 	.word	0x40021000
 8001850:	40013400 	.word	0x40013400
 8001854:	40014400 	.word	0x40014400

08001858 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800185c:	4b14      	ldr	r3, [pc, #80]	@ (80018b0 <MX_USART2_UART_Init+0x58>)
 800185e:	4a15      	ldr	r2, [pc, #84]	@ (80018b4 <MX_USART2_UART_Init+0x5c>)
 8001860:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001862:	4b13      	ldr	r3, [pc, #76]	@ (80018b0 <MX_USART2_UART_Init+0x58>)
 8001864:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001868:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800186a:	4b11      	ldr	r3, [pc, #68]	@ (80018b0 <MX_USART2_UART_Init+0x58>)
 800186c:	2200      	movs	r2, #0
 800186e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001870:	4b0f      	ldr	r3, [pc, #60]	@ (80018b0 <MX_USART2_UART_Init+0x58>)
 8001872:	2200      	movs	r2, #0
 8001874:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001876:	4b0e      	ldr	r3, [pc, #56]	@ (80018b0 <MX_USART2_UART_Init+0x58>)
 8001878:	2200      	movs	r2, #0
 800187a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800187c:	4b0c      	ldr	r3, [pc, #48]	@ (80018b0 <MX_USART2_UART_Init+0x58>)
 800187e:	220c      	movs	r2, #12
 8001880:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001882:	4b0b      	ldr	r3, [pc, #44]	@ (80018b0 <MX_USART2_UART_Init+0x58>)
 8001884:	2200      	movs	r2, #0
 8001886:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001888:	4b09      	ldr	r3, [pc, #36]	@ (80018b0 <MX_USART2_UART_Init+0x58>)
 800188a:	2200      	movs	r2, #0
 800188c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800188e:	4b08      	ldr	r3, [pc, #32]	@ (80018b0 <MX_USART2_UART_Init+0x58>)
 8001890:	2200      	movs	r2, #0
 8001892:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001894:	4b06      	ldr	r3, [pc, #24]	@ (80018b0 <MX_USART2_UART_Init+0x58>)
 8001896:	2200      	movs	r2, #0
 8001898:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800189a:	4805      	ldr	r0, [pc, #20]	@ (80018b0 <MX_USART2_UART_Init+0x58>)
 800189c:	f003 fc3c 	bl	8005118 <HAL_UART_Init>
 80018a0:	4603      	mov	r3, r0
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d001      	beq.n	80018aa <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80018a6:	f7ff fd95 	bl	80013d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80018aa:	bf00      	nop
 80018ac:	bd80      	pop	{r7, pc}
 80018ae:	bf00      	nop
 80018b0:	20000330 	.word	0x20000330
 80018b4:	40004400 	.word	0x40004400

080018b8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b08a      	sub	sp, #40	@ 0x28
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018c0:	f107 0314 	add.w	r3, r7, #20
 80018c4:	2200      	movs	r2, #0
 80018c6:	601a      	str	r2, [r3, #0]
 80018c8:	605a      	str	r2, [r3, #4]
 80018ca:	609a      	str	r2, [r3, #8]
 80018cc:	60da      	str	r2, [r3, #12]
 80018ce:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4a17      	ldr	r2, [pc, #92]	@ (8001934 <HAL_UART_MspInit+0x7c>)
 80018d6:	4293      	cmp	r3, r2
 80018d8:	d128      	bne.n	800192c <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80018da:	4b17      	ldr	r3, [pc, #92]	@ (8001938 <HAL_UART_MspInit+0x80>)
 80018dc:	69db      	ldr	r3, [r3, #28]
 80018de:	4a16      	ldr	r2, [pc, #88]	@ (8001938 <HAL_UART_MspInit+0x80>)
 80018e0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80018e4:	61d3      	str	r3, [r2, #28]
 80018e6:	4b14      	ldr	r3, [pc, #80]	@ (8001938 <HAL_UART_MspInit+0x80>)
 80018e8:	69db      	ldr	r3, [r3, #28]
 80018ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018ee:	613b      	str	r3, [r7, #16]
 80018f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018f2:	4b11      	ldr	r3, [pc, #68]	@ (8001938 <HAL_UART_MspInit+0x80>)
 80018f4:	695b      	ldr	r3, [r3, #20]
 80018f6:	4a10      	ldr	r2, [pc, #64]	@ (8001938 <HAL_UART_MspInit+0x80>)
 80018f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80018fc:	6153      	str	r3, [r2, #20]
 80018fe:	4b0e      	ldr	r3, [pc, #56]	@ (8001938 <HAL_UART_MspInit+0x80>)
 8001900:	695b      	ldr	r3, [r3, #20]
 8001902:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001906:	60fb      	str	r3, [r7, #12]
 8001908:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800190a:	230c      	movs	r3, #12
 800190c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800190e:	2302      	movs	r3, #2
 8001910:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001912:	2300      	movs	r3, #0
 8001914:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001916:	2300      	movs	r3, #0
 8001918:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800191a:	2307      	movs	r3, #7
 800191c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800191e:	f107 0314 	add.w	r3, r7, #20
 8001922:	4619      	mov	r1, r3
 8001924:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001928:	f001 fa68 	bl	8002dfc <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800192c:	bf00      	nop
 800192e:	3728      	adds	r7, #40	@ 0x28
 8001930:	46bd      	mov	sp, r7
 8001932:	bd80      	pop	{r7, pc}
 8001934:	40004400 	.word	0x40004400
 8001938:	40021000 	.word	0x40021000

0800193c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800193c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001974 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001940:	f7ff fe68 	bl	8001614 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001944:	480c      	ldr	r0, [pc, #48]	@ (8001978 <LoopForever+0x6>)
  ldr r1, =_edata
 8001946:	490d      	ldr	r1, [pc, #52]	@ (800197c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001948:	4a0d      	ldr	r2, [pc, #52]	@ (8001980 <LoopForever+0xe>)
  movs r3, #0
 800194a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800194c:	e002      	b.n	8001954 <LoopCopyDataInit>

0800194e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800194e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001950:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001952:	3304      	adds	r3, #4

08001954 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001954:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001956:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001958:	d3f9      	bcc.n	800194e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800195a:	4a0a      	ldr	r2, [pc, #40]	@ (8001984 <LoopForever+0x12>)
  ldr r4, =_ebss
 800195c:	4c0a      	ldr	r4, [pc, #40]	@ (8001988 <LoopForever+0x16>)
  movs r3, #0
 800195e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001960:	e001      	b.n	8001966 <LoopFillZerobss>

08001962 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001962:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001964:	3204      	adds	r2, #4

08001966 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001966:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001968:	d3fb      	bcc.n	8001962 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800196a:	f004 fffb 	bl	8006964 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800196e:	f7ff fc35 	bl	80011dc <main>

08001972 <LoopForever>:

LoopForever:
    b LoopForever
 8001972:	e7fe      	b.n	8001972 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001974:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001978:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800197c:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001980:	0800a518 	.word	0x0800a518
  ldr r2, =_sbss
 8001984:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001988:	20000508 	.word	0x20000508

0800198c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800198c:	e7fe      	b.n	800198c <ADC1_2_IRQHandler>
	...

08001990 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001994:	4b08      	ldr	r3, [pc, #32]	@ (80019b8 <HAL_Init+0x28>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	4a07      	ldr	r2, [pc, #28]	@ (80019b8 <HAL_Init+0x28>)
 800199a:	f043 0310 	orr.w	r3, r3, #16
 800199e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019a0:	2003      	movs	r0, #3
 80019a2:	f001 f9f7 	bl	8002d94 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80019a6:	2000      	movs	r0, #0
 80019a8:	f000 f808 	bl	80019bc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80019ac:	f7ff fd18 	bl	80013e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80019b0:	2300      	movs	r3, #0
}
 80019b2:	4618      	mov	r0, r3
 80019b4:	bd80      	pop	{r7, pc}
 80019b6:	bf00      	nop
 80019b8:	40022000 	.word	0x40022000

080019bc <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b082      	sub	sp, #8
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80019c4:	4b12      	ldr	r3, [pc, #72]	@ (8001a10 <HAL_InitTick+0x54>)
 80019c6:	681a      	ldr	r2, [r3, #0]
 80019c8:	4b12      	ldr	r3, [pc, #72]	@ (8001a14 <HAL_InitTick+0x58>)
 80019ca:	781b      	ldrb	r3, [r3, #0]
 80019cc:	4619      	mov	r1, r3
 80019ce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80019d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80019d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80019da:	4618      	mov	r0, r3
 80019dc:	f001 fa01 	bl	8002de2 <HAL_SYSTICK_Config>
 80019e0:	4603      	mov	r3, r0
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d001      	beq.n	80019ea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80019e6:	2301      	movs	r3, #1
 80019e8:	e00e      	b.n	8001a08 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	2b0f      	cmp	r3, #15
 80019ee:	d80a      	bhi.n	8001a06 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80019f0:	2200      	movs	r2, #0
 80019f2:	6879      	ldr	r1, [r7, #4]
 80019f4:	f04f 30ff 	mov.w	r0, #4294967295
 80019f8:	f001 f9d7 	bl	8002daa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80019fc:	4a06      	ldr	r2, [pc, #24]	@ (8001a18 <HAL_InitTick+0x5c>)
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001a02:	2300      	movs	r3, #0
 8001a04:	e000      	b.n	8001a08 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001a06:	2301      	movs	r3, #1
}
 8001a08:	4618      	mov	r0, r3
 8001a0a:	3708      	adds	r7, #8
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	bd80      	pop	{r7, pc}
 8001a10:	20000000 	.word	0x20000000
 8001a14:	20000008 	.word	0x20000008
 8001a18:	20000004 	.word	0x20000004

08001a1c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a20:	4b06      	ldr	r3, [pc, #24]	@ (8001a3c <HAL_IncTick+0x20>)
 8001a22:	781b      	ldrb	r3, [r3, #0]
 8001a24:	461a      	mov	r2, r3
 8001a26:	4b06      	ldr	r3, [pc, #24]	@ (8001a40 <HAL_IncTick+0x24>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	4413      	add	r3, r2
 8001a2c:	4a04      	ldr	r2, [pc, #16]	@ (8001a40 <HAL_IncTick+0x24>)
 8001a2e:	6013      	str	r3, [r2, #0]
}
 8001a30:	bf00      	nop
 8001a32:	46bd      	mov	sp, r7
 8001a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a38:	4770      	bx	lr
 8001a3a:	bf00      	nop
 8001a3c:	20000008 	.word	0x20000008
 8001a40:	200003b8 	.word	0x200003b8

08001a44 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a44:	b480      	push	{r7}
 8001a46:	af00      	add	r7, sp, #0
  return uwTick;  
 8001a48:	4b03      	ldr	r3, [pc, #12]	@ (8001a58 <HAL_GetTick+0x14>)
 8001a4a:	681b      	ldr	r3, [r3, #0]
}
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a54:	4770      	bx	lr
 8001a56:	bf00      	nop
 8001a58:	200003b8 	.word	0x200003b8

08001a5c <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b084      	sub	sp, #16
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a64:	f7ff ffee 	bl	8001a44 <HAL_GetTick>
 8001a68:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a74:	d005      	beq.n	8001a82 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001a76:	4b0a      	ldr	r3, [pc, #40]	@ (8001aa0 <HAL_Delay+0x44>)
 8001a78:	781b      	ldrb	r3, [r3, #0]
 8001a7a:	461a      	mov	r2, r3
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	4413      	add	r3, r2
 8001a80:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001a82:	bf00      	nop
 8001a84:	f7ff ffde 	bl	8001a44 <HAL_GetTick>
 8001a88:	4602      	mov	r2, r0
 8001a8a:	68bb      	ldr	r3, [r7, #8]
 8001a8c:	1ad3      	subs	r3, r2, r3
 8001a8e:	68fa      	ldr	r2, [r7, #12]
 8001a90:	429a      	cmp	r2, r3
 8001a92:	d8f7      	bhi.n	8001a84 <HAL_Delay+0x28>
  {
  }
}
 8001a94:	bf00      	nop
 8001a96:	bf00      	nop
 8001a98:	3710      	adds	r7, #16
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bd80      	pop	{r7, pc}
 8001a9e:	bf00      	nop
 8001aa0:	20000008 	.word	0x20000008

08001aa4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b09a      	sub	sp, #104	@ 0x68
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001aac:	2300      	movs	r3, #0
 8001aae:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	663b      	str	r3, [r7, #96]	@ 0x60
  __IO uint32_t wait_loop_index = 0U;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d101      	bne.n	8001ac4 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8001ac0:	2301      	movs	r3, #1
 8001ac2:	e1e3      	b.n	8001e8c <HAL_ADC_Init+0x3e8>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	691b      	ldr	r3, [r3, #16]
 8001ac8:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ace:	f003 0310 	and.w	r3, r3, #16
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d176      	bne.n	8001bc4 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d152      	bne.n	8001b84 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	645a      	str	r2, [r3, #68]	@ 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	64da      	str	r2, [r3, #76]	@ 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	2200      	movs	r2, #0
 8001aee:	649a      	str	r2, [r3, #72]	@ 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	2200      	movs	r2, #0
 8001af4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001af8:	6878      	ldr	r0, [r7, #4]
 8001afa:	f7ff fa87 	bl	800100c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	689b      	ldr	r3, [r3, #8]
 8001b04:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d13b      	bne.n	8001b84 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8001b0c:	6878      	ldr	r0, [r7, #4]
 8001b0e:	f001 f829 	bl	8002b64 <ADC_Disable>
 8001b12:	4603      	mov	r3, r0
 8001b14:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b1c:	f003 0310 	and.w	r3, r3, #16
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d12f      	bne.n	8001b84 <HAL_ADC_Init+0xe0>
 8001b24:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d12b      	bne.n	8001b84 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b30:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001b34:	f023 0302 	bic.w	r3, r3, #2
 8001b38:	f043 0202 	orr.w	r2, r3, #2
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	641a      	str	r2, [r3, #64]	@ 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	689a      	ldr	r2, [r3, #8]
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001b4e:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	689a      	ldr	r2, [r3, #8]
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8001b5e:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001b60:	4b92      	ldr	r3, [pc, #584]	@ (8001dac <HAL_ADC_Init+0x308>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	4a92      	ldr	r2, [pc, #584]	@ (8001db0 <HAL_ADC_Init+0x30c>)
 8001b66:	fba2 2303 	umull	r2, r3, r2, r3
 8001b6a:	0c9a      	lsrs	r2, r3, #18
 8001b6c:	4613      	mov	r3, r2
 8001b6e:	009b      	lsls	r3, r3, #2
 8001b70:	4413      	add	r3, r2
 8001b72:	005b      	lsls	r3, r3, #1
 8001b74:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001b76:	e002      	b.n	8001b7e <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8001b78:	68bb      	ldr	r3, [r7, #8]
 8001b7a:	3b01      	subs	r3, #1
 8001b7c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001b7e:	68bb      	ldr	r3, [r7, #8]
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d1f9      	bne.n	8001b78 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	689b      	ldr	r3, [r3, #8]
 8001b8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d007      	beq.n	8001ba2 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	689b      	ldr	r3, [r3, #8]
 8001b98:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001b9c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001ba0:	d110      	bne.n	8001bc4 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ba6:	f023 0312 	bic.w	r3, r3, #18
 8001baa:	f043 0210 	orr.w	r2, r3, #16
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bb6:	f043 0201 	orr.w	r2, r3, #1
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	645a      	str	r2, [r3, #68]	@ 0x44
      
      tmp_hal_status = HAL_ERROR;
 8001bbe:	2301      	movs	r3, #1
 8001bc0:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bc8:	f003 0310 	and.w	r3, r3, #16
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	f040 8150 	bne.w	8001e72 <HAL_ADC_Init+0x3ce>
 8001bd2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	f040 814b 	bne.w	8001e72 <HAL_ADC_Init+0x3ce>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	689b      	ldr	r3, [r3, #8]
 8001be2:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	f040 8143 	bne.w	8001e72 <HAL_ADC_Init+0x3ce>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bf0:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001bf4:	f043 0202 	orr.w	r2, r3, #2
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001c04:	d004      	beq.n	8001c10 <HAL_ADC_Init+0x16c>
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	4a6a      	ldr	r2, [pc, #424]	@ (8001db4 <HAL_ADC_Init+0x310>)
 8001c0c:	4293      	cmp	r3, r2
 8001c0e:	d101      	bne.n	8001c14 <HAL_ADC_Init+0x170>
 8001c10:	4b69      	ldr	r3, [pc, #420]	@ (8001db8 <HAL_ADC_Init+0x314>)
 8001c12:	e000      	b.n	8001c16 <HAL_ADC_Init+0x172>
 8001c14:	4b69      	ldr	r3, [pc, #420]	@ (8001dbc <HAL_ADC_Init+0x318>)
 8001c16:	65fb      	str	r3, [r7, #92]	@ 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001c20:	d102      	bne.n	8001c28 <HAL_ADC_Init+0x184>
 8001c22:	4b64      	ldr	r3, [pc, #400]	@ (8001db4 <HAL_ADC_Init+0x310>)
 8001c24:	60fb      	str	r3, [r7, #12]
 8001c26:	e01a      	b.n	8001c5e <HAL_ADC_Init+0x1ba>
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	4a61      	ldr	r2, [pc, #388]	@ (8001db4 <HAL_ADC_Init+0x310>)
 8001c2e:	4293      	cmp	r3, r2
 8001c30:	d103      	bne.n	8001c3a <HAL_ADC_Init+0x196>
 8001c32:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001c36:	60fb      	str	r3, [r7, #12]
 8001c38:	e011      	b.n	8001c5e <HAL_ADC_Init+0x1ba>
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	4a60      	ldr	r2, [pc, #384]	@ (8001dc0 <HAL_ADC_Init+0x31c>)
 8001c40:	4293      	cmp	r3, r2
 8001c42:	d102      	bne.n	8001c4a <HAL_ADC_Init+0x1a6>
 8001c44:	4b5f      	ldr	r3, [pc, #380]	@ (8001dc4 <HAL_ADC_Init+0x320>)
 8001c46:	60fb      	str	r3, [r7, #12]
 8001c48:	e009      	b.n	8001c5e <HAL_ADC_Init+0x1ba>
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	4a5d      	ldr	r2, [pc, #372]	@ (8001dc4 <HAL_ADC_Init+0x320>)
 8001c50:	4293      	cmp	r3, r2
 8001c52:	d102      	bne.n	8001c5a <HAL_ADC_Init+0x1b6>
 8001c54:	4b5a      	ldr	r3, [pc, #360]	@ (8001dc0 <HAL_ADC_Init+0x31c>)
 8001c56:	60fb      	str	r3, [r7, #12]
 8001c58:	e001      	b.n	8001c5e <HAL_ADC_Init+0x1ba>
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	689b      	ldr	r3, [r3, #8]
 8001c64:	f003 0303 	and.w	r3, r3, #3
 8001c68:	2b01      	cmp	r3, #1
 8001c6a:	d108      	bne.n	8001c7e <HAL_ADC_Init+0x1da>
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f003 0301 	and.w	r3, r3, #1
 8001c76:	2b01      	cmp	r3, #1
 8001c78:	d101      	bne.n	8001c7e <HAL_ADC_Init+0x1da>
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	e000      	b.n	8001c80 <HAL_ADC_Init+0x1dc>
 8001c7e:	2300      	movs	r3, #0
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d11c      	bne.n	8001cbe <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001c84:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d010      	beq.n	8001cac <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	689b      	ldr	r3, [r3, #8]
 8001c8e:	f003 0303 	and.w	r3, r3, #3
 8001c92:	2b01      	cmp	r3, #1
 8001c94:	d107      	bne.n	8001ca6 <HAL_ADC_Init+0x202>
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f003 0301 	and.w	r3, r3, #1
 8001c9e:	2b01      	cmp	r3, #1
 8001ca0:	d101      	bne.n	8001ca6 <HAL_ADC_Init+0x202>
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	e000      	b.n	8001ca8 <HAL_ADC_Init+0x204>
 8001ca6:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d108      	bne.n	8001cbe <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8001cac:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001cae:	689b      	ldr	r3, [r3, #8]
 8001cb0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	685b      	ldr	r3, [r3, #4]
 8001cb8:	431a      	orrs	r2, r3
 8001cba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001cbc:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	7e5b      	ldrb	r3, [r3, #25]
 8001cc2:	035b      	lsls	r3, r3, #13
 8001cc4:	687a      	ldr	r2, [r7, #4]
 8001cc6:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001cc8:	2a01      	cmp	r2, #1
 8001cca:	d002      	beq.n	8001cd2 <HAL_ADC_Init+0x22e>
 8001ccc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001cd0:	e000      	b.n	8001cd4 <HAL_ADC_Init+0x230>
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	431a      	orrs	r2, r3
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	68db      	ldr	r3, [r3, #12]
 8001cda:	431a      	orrs	r2, r3
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	689b      	ldr	r3, [r3, #8]
 8001ce0:	4313      	orrs	r3, r2
 8001ce2:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001ce4:	4313      	orrs	r3, r2
 8001ce6:	663b      	str	r3, [r7, #96]	@ 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001cee:	2b01      	cmp	r3, #1
 8001cf0:	d11b      	bne.n	8001d2a <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	7e5b      	ldrb	r3, [r3, #25]
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d109      	bne.n	8001d0e <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cfe:	3b01      	subs	r3, #1
 8001d00:	045a      	lsls	r2, r3, #17
 8001d02:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001d04:	4313      	orrs	r3, r2
 8001d06:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d0a:	663b      	str	r3, [r7, #96]	@ 0x60
 8001d0c:	e00d      	b.n	8001d2a <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d12:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8001d16:	f043 0220 	orr.w	r2, r3, #32
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	641a      	str	r2, [r3, #64]	@ 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d22:	f043 0201 	orr.w	r2, r3, #1
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d2e:	2b01      	cmp	r3, #1
 8001d30:	d054      	beq.n	8001ddc <HAL_ADC_Init+0x338>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	4a22      	ldr	r2, [pc, #136]	@ (8001dc0 <HAL_ADC_Init+0x31c>)
 8001d38:	4293      	cmp	r3, r2
 8001d3a:	d004      	beq.n	8001d46 <HAL_ADC_Init+0x2a2>
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	4a20      	ldr	r2, [pc, #128]	@ (8001dc4 <HAL_ADC_Init+0x320>)
 8001d42:	4293      	cmp	r3, r2
 8001d44:	d140      	bne.n	8001dc8 <HAL_ADC_Init+0x324>
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d4a:	f5b3 7f30 	cmp.w	r3, #704	@ 0x2c0
 8001d4e:	d02a      	beq.n	8001da6 <HAL_ADC_Init+0x302>
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d54:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001d58:	d022      	beq.n	8001da0 <HAL_ADC_Init+0x2fc>
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d5e:	f5b3 7fe0 	cmp.w	r3, #448	@ 0x1c0
 8001d62:	d01a      	beq.n	8001d9a <HAL_ADC_Init+0x2f6>
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d68:	f5b3 5f8a 	cmp.w	r3, #4416	@ 0x1140
 8001d6c:	d012      	beq.n	8001d94 <HAL_ADC_Init+0x2f0>
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d72:	f5b3 5f84 	cmp.w	r3, #4224	@ 0x1080
 8001d76:	d00a      	beq.n	8001d8e <HAL_ADC_Init+0x2ea>
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d7c:	f5b3 5f86 	cmp.w	r3, #4288	@ 0x10c0
 8001d80:	d002      	beq.n	8001d88 <HAL_ADC_Init+0x2e4>
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d86:	e023      	b.n	8001dd0 <HAL_ADC_Init+0x32c>
 8001d88:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8001d8c:	e020      	b.n	8001dd0 <HAL_ADC_Init+0x32c>
 8001d8e:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8001d92:	e01d      	b.n	8001dd0 <HAL_ADC_Init+0x32c>
 8001d94:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8001d98:	e01a      	b.n	8001dd0 <HAL_ADC_Init+0x32c>
 8001d9a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001d9e:	e017      	b.n	8001dd0 <HAL_ADC_Init+0x32c>
 8001da0:	f44f 7330 	mov.w	r3, #704	@ 0x2c0
 8001da4:	e014      	b.n	8001dd0 <HAL_ADC_Init+0x32c>
 8001da6:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 8001daa:	e011      	b.n	8001dd0 <HAL_ADC_Init+0x32c>
 8001dac:	20000000 	.word	0x20000000
 8001db0:	431bde83 	.word	0x431bde83
 8001db4:	50000100 	.word	0x50000100
 8001db8:	50000300 	.word	0x50000300
 8001dbc:	50000700 	.word	0x50000700
 8001dc0:	50000400 	.word	0x50000400
 8001dc4:	50000500 	.word	0x50000500
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dcc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001dd0:	687a      	ldr	r2, [r7, #4]
 8001dd2:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001dd4:	4313      	orrs	r3, r2
 8001dd6:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001dd8:	4313      	orrs	r3, r2
 8001dda:	663b      	str	r3, [r7, #96]	@ 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	689b      	ldr	r3, [r3, #8]
 8001de2:	f003 030c 	and.w	r3, r3, #12
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d114      	bne.n	8001e14 <HAL_ADC_Init+0x370>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	68db      	ldr	r3, [r3, #12]
 8001df0:	687a      	ldr	r2, [r7, #4]
 8001df2:	6812      	ldr	r2, [r2, #0]
 8001df4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001df8:	f023 0302 	bic.w	r3, r3, #2
 8001dfc:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	7e1b      	ldrb	r3, [r3, #24]
 8001e02:	039a      	lsls	r2, r3, #14
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001e0a:	005b      	lsls	r3, r3, #1
 8001e0c:	4313      	orrs	r3, r2
 8001e0e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001e10:	4313      	orrs	r3, r2
 8001e12:	663b      	str	r3, [r7, #96]	@ 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	68da      	ldr	r2, [r3, #12]
 8001e1a:	4b1e      	ldr	r3, [pc, #120]	@ (8001e94 <HAL_ADC_Init+0x3f0>)
 8001e1c:	4013      	ands	r3, r2
 8001e1e:	687a      	ldr	r2, [r7, #4]
 8001e20:	6812      	ldr	r2, [r2, #0]
 8001e22:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8001e24:	430b      	orrs	r3, r1
 8001e26:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	691b      	ldr	r3, [r3, #16]
 8001e2c:	2b01      	cmp	r3, #1
 8001e2e:	d10c      	bne.n	8001e4a <HAL_ADC_Init+0x3a6>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e36:	f023 010f 	bic.w	r1, r3, #15
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	69db      	ldr	r3, [r3, #28]
 8001e3e:	1e5a      	subs	r2, r3, #1
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	430a      	orrs	r2, r1
 8001e46:	631a      	str	r2, [r3, #48]	@ 0x30
 8001e48:	e007      	b.n	8001e5a <HAL_ADC_Init+0x3b6>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	f022 020f 	bic.w	r2, r2, #15
 8001e58:	631a      	str	r2, [r3, #48]	@ 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e64:	f023 0303 	bic.w	r3, r3, #3
 8001e68:	f043 0201 	orr.w	r2, r3, #1
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	641a      	str	r2, [r3, #64]	@ 0x40
 8001e70:	e00a      	b.n	8001e88 <HAL_ADC_Init+0x3e4>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e76:	f023 0312 	bic.w	r3, r3, #18
 8001e7a:	f043 0210 	orr.w	r2, r3, #16
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8001e82:	2301      	movs	r3, #1
 8001e84:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8001e88:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	3768      	adds	r7, #104	@ 0x68
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bd80      	pop	{r7, pc}
 8001e94:	fff0c007 	.word	0xfff0c007

08001e98 <HAL_ADC_Start>:
  *         if ADC is master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b084      	sub	sp, #16
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	689b      	ldr	r3, [r3, #8]
 8001eaa:	f003 0304 	and.w	r3, r3, #4
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	f040 80f9 	bne.w	80020a6 <HAL_ADC_Start+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001eba:	2b01      	cmp	r3, #1
 8001ebc:	d101      	bne.n	8001ec2 <HAL_ADC_Start+0x2a>
 8001ebe:	2302      	movs	r3, #2
 8001ec0:	e0f4      	b.n	80020ac <HAL_ADC_Start+0x214>
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	2201      	movs	r2, #1
 8001ec6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001eca:	6878      	ldr	r0, [r7, #4]
 8001ecc:	f000 fde6 	bl	8002a9c <ADC_Enable>
 8001ed0:	4603      	mov	r3, r0
 8001ed2:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001ed4:	7bfb      	ldrb	r3, [r7, #15]
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	f040 80e0 	bne.w	800209c <HAL_ADC_Start+0x204>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ee0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001ee4:	f023 0301 	bic.w	r3, r3, #1
 8001ee8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001ef8:	d004      	beq.n	8001f04 <HAL_ADC_Start+0x6c>
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	4a6d      	ldr	r2, [pc, #436]	@ (80020b4 <HAL_ADC_Start+0x21c>)
 8001f00:	4293      	cmp	r3, r2
 8001f02:	d106      	bne.n	8001f12 <HAL_ADC_Start+0x7a>
 8001f04:	4b6c      	ldr	r3, [pc, #432]	@ (80020b8 <HAL_ADC_Start+0x220>)
 8001f06:	689b      	ldr	r3, [r3, #8]
 8001f08:	f003 031f 	and.w	r3, r3, #31
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d010      	beq.n	8001f32 <HAL_ADC_Start+0x9a>
 8001f10:	e005      	b.n	8001f1e <HAL_ADC_Start+0x86>
 8001f12:	4b6a      	ldr	r3, [pc, #424]	@ (80020bc <HAL_ADC_Start+0x224>)
 8001f14:	689b      	ldr	r3, [r3, #8]
 8001f16:	f003 031f 	and.w	r3, r3, #31
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d009      	beq.n	8001f32 <HAL_ADC_Start+0x9a>
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001f26:	d004      	beq.n	8001f32 <HAL_ADC_Start+0x9a>
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	4a64      	ldr	r2, [pc, #400]	@ (80020c0 <HAL_ADC_Start+0x228>)
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	d115      	bne.n	8001f5e <HAL_ADC_Start+0xc6>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f36:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	68db      	ldr	r3, [r3, #12]
 8001f44:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d036      	beq.n	8001fba <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f50:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001f54:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	641a      	str	r2, [r3, #64]	@ 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8001f5c:	e02d      	b.n	8001fba <HAL_ADC_Start+0x122>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f62:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001f72:	d004      	beq.n	8001f7e <HAL_ADC_Start+0xe6>
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	4a4e      	ldr	r2, [pc, #312]	@ (80020b4 <HAL_ADC_Start+0x21c>)
 8001f7a:	4293      	cmp	r3, r2
 8001f7c:	d10a      	bne.n	8001f94 <HAL_ADC_Start+0xfc>
 8001f7e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001f82:	68db      	ldr	r3, [r3, #12]
 8001f84:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	bf14      	ite	ne
 8001f8c:	2301      	movne	r3, #1
 8001f8e:	2300      	moveq	r3, #0
 8001f90:	b2db      	uxtb	r3, r3
 8001f92:	e008      	b.n	8001fa6 <HAL_ADC_Start+0x10e>
 8001f94:	4b4a      	ldr	r3, [pc, #296]	@ (80020c0 <HAL_ADC_Start+0x228>)
 8001f96:	68db      	ldr	r3, [r3, #12]
 8001f98:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	bf14      	ite	ne
 8001fa0:	2301      	movne	r3, #1
 8001fa2:	2300      	moveq	r3, #0
 8001fa4:	b2db      	uxtb	r3, r3
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d007      	beq.n	8001fba <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fae:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001fb2:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	641a      	str	r2, [r3, #64]	@ 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fbe:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001fc2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001fc6:	d106      	bne.n	8001fd6 <HAL_ADC_Start+0x13e>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fcc:	f023 0206 	bic.w	r2, r3, #6
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	645a      	str	r2, [r3, #68]	@ 0x44
 8001fd4:	e002      	b.n	8001fdc <HAL_ADC_Start+0x144>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	2200      	movs	r2, #0
 8001fda:	645a      	str	r2, [r3, #68]	@ 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	2200      	movs	r2, #0
 8001fe0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	221c      	movs	r2, #28
 8001fea:	601a      	str	r2, [r3, #0]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001ff4:	d004      	beq.n	8002000 <HAL_ADC_Start+0x168>
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	4a2e      	ldr	r2, [pc, #184]	@ (80020b4 <HAL_ADC_Start+0x21c>)
 8001ffc:	4293      	cmp	r3, r2
 8001ffe:	d106      	bne.n	800200e <HAL_ADC_Start+0x176>
 8002000:	4b2d      	ldr	r3, [pc, #180]	@ (80020b8 <HAL_ADC_Start+0x220>)
 8002002:	689b      	ldr	r3, [r3, #8]
 8002004:	f003 031f 	and.w	r3, r3, #31
 8002008:	2b00      	cmp	r3, #0
 800200a:	d03e      	beq.n	800208a <HAL_ADC_Start+0x1f2>
 800200c:	e005      	b.n	800201a <HAL_ADC_Start+0x182>
 800200e:	4b2b      	ldr	r3, [pc, #172]	@ (80020bc <HAL_ADC_Start+0x224>)
 8002010:	689b      	ldr	r3, [r3, #8]
 8002012:	f003 031f 	and.w	r3, r3, #31
 8002016:	2b00      	cmp	r3, #0
 8002018:	d037      	beq.n	800208a <HAL_ADC_Start+0x1f2>
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002022:	d004      	beq.n	800202e <HAL_ADC_Start+0x196>
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	4a22      	ldr	r2, [pc, #136]	@ (80020b4 <HAL_ADC_Start+0x21c>)
 800202a:	4293      	cmp	r3, r2
 800202c:	d106      	bne.n	800203c <HAL_ADC_Start+0x1a4>
 800202e:	4b22      	ldr	r3, [pc, #136]	@ (80020b8 <HAL_ADC_Start+0x220>)
 8002030:	689b      	ldr	r3, [r3, #8]
 8002032:	f003 031f 	and.w	r3, r3, #31
 8002036:	2b05      	cmp	r3, #5
 8002038:	d027      	beq.n	800208a <HAL_ADC_Start+0x1f2>
 800203a:	e005      	b.n	8002048 <HAL_ADC_Start+0x1b0>
 800203c:	4b1f      	ldr	r3, [pc, #124]	@ (80020bc <HAL_ADC_Start+0x224>)
 800203e:	689b      	ldr	r3, [r3, #8]
 8002040:	f003 031f 	and.w	r3, r3, #31
 8002044:	2b05      	cmp	r3, #5
 8002046:	d020      	beq.n	800208a <HAL_ADC_Start+0x1f2>
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002050:	d004      	beq.n	800205c <HAL_ADC_Start+0x1c4>
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	4a17      	ldr	r2, [pc, #92]	@ (80020b4 <HAL_ADC_Start+0x21c>)
 8002058:	4293      	cmp	r3, r2
 800205a:	d106      	bne.n	800206a <HAL_ADC_Start+0x1d2>
 800205c:	4b16      	ldr	r3, [pc, #88]	@ (80020b8 <HAL_ADC_Start+0x220>)
 800205e:	689b      	ldr	r3, [r3, #8]
 8002060:	f003 031f 	and.w	r3, r3, #31
 8002064:	2b09      	cmp	r3, #9
 8002066:	d010      	beq.n	800208a <HAL_ADC_Start+0x1f2>
 8002068:	e005      	b.n	8002076 <HAL_ADC_Start+0x1de>
 800206a:	4b14      	ldr	r3, [pc, #80]	@ (80020bc <HAL_ADC_Start+0x224>)
 800206c:	689b      	ldr	r3, [r3, #8]
 800206e:	f003 031f 	and.w	r3, r3, #31
 8002072:	2b09      	cmp	r3, #9
 8002074:	d009      	beq.n	800208a <HAL_ADC_Start+0x1f2>
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800207e:	d004      	beq.n	800208a <HAL_ADC_Start+0x1f2>
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	4a0e      	ldr	r2, [pc, #56]	@ (80020c0 <HAL_ADC_Start+0x228>)
 8002086:	4293      	cmp	r3, r2
 8002088:	d10f      	bne.n	80020aa <HAL_ADC_Start+0x212>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	689a      	ldr	r2, [r3, #8]
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	f042 0204 	orr.w	r2, r2, #4
 8002098:	609a      	str	r2, [r3, #8]
 800209a:	e006      	b.n	80020aa <HAL_ADC_Start+0x212>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	2200      	movs	r2, #0
 80020a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 80020a4:	e001      	b.n	80020aa <HAL_ADC_Start+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80020a6:	2302      	movs	r3, #2
 80020a8:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80020aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80020ac:	4618      	mov	r0, r3
 80020ae:	3710      	adds	r7, #16
 80020b0:	46bd      	mov	sp, r7
 80020b2:	bd80      	pop	{r7, pc}
 80020b4:	50000100 	.word	0x50000100
 80020b8:	50000300 	.word	0x50000300
 80020bc:	50000700 	.word	0x50000700
 80020c0:	50000400 	.word	0x50000400

080020c4 <HAL_ADC_PollForConversion>:
  * @note   Depending on init parameter "EOCSelection", flags EOS or EOC is 
  *         checked and cleared depending on autodelay status (bit AUTDLY).     
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b086      	sub	sp, #24
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
 80020cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_EOC;
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 80020ce:	2300      	movs	r3, #0
 80020d0:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

/* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	695b      	ldr	r3, [r3, #20]
 80020d6:	2b08      	cmp	r3, #8
 80020d8:	d102      	bne.n	80020e0 <HAL_ADC_PollForConversion+0x1c>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 80020da:	2308      	movs	r3, #8
 80020dc:	617b      	str	r3, [r7, #20]
 80020de:	e03a      	b.n	8002156 <HAL_ADC_PollForConversion+0x92>
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80020e8:	d004      	beq.n	80020f4 <HAL_ADC_PollForConversion+0x30>
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	4a72      	ldr	r2, [pc, #456]	@ (80022b8 <HAL_ADC_PollForConversion+0x1f4>)
 80020f0:	4293      	cmp	r3, r2
 80020f2:	d101      	bne.n	80020f8 <HAL_ADC_PollForConversion+0x34>
 80020f4:	4b71      	ldr	r3, [pc, #452]	@ (80022bc <HAL_ADC_PollForConversion+0x1f8>)
 80020f6:	e000      	b.n	80020fa <HAL_ADC_PollForConversion+0x36>
 80020f8:	4b71      	ldr	r3, [pc, #452]	@ (80022c0 <HAL_ADC_PollForConversion+0x1fc>)
 80020fa:	60fb      	str	r3, [r7, #12]
    
    /* Check DMA configuration, depending on MultiMode set or not */
    if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	689b      	ldr	r3, [r3, #8]
 8002100:	f003 031f 	and.w	r3, r3, #31
 8002104:	2b00      	cmp	r3, #0
 8002106:	d112      	bne.n	800212e <HAL_ADC_PollForConversion+0x6a>
    {
      if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	68db      	ldr	r3, [r3, #12]
 800210e:	f003 0301 	and.w	r3, r3, #1
 8002112:	2b01      	cmp	r3, #1
 8002114:	d11d      	bne.n	8002152 <HAL_ADC_PollForConversion+0x8e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800211a:	f043 0220 	orr.w	r2, r3, #32
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	2200      	movs	r2, #0
 8002126:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        
        return HAL_ERROR;
 800212a:	2301      	movs	r3, #1
 800212c:	e0bf      	b.n	80022ae <HAL_ADC_PollForConversion+0x1ea>
      }
    }
    else
    {
      /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	689b      	ldr	r3, [r3, #8]
 8002132:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002136:	2b00      	cmp	r3, #0
 8002138:	d00b      	beq.n	8002152 <HAL_ADC_PollForConversion+0x8e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800213e:	f043 0220 	orr.w	r2, r3, #32
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	2200      	movs	r2, #0
 800214a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        
        return HAL_ERROR;
 800214e:	2301      	movs	r3, #1
 8002150:	e0ad      	b.n	80022ae <HAL_ADC_PollForConversion+0x1ea>
      }
    }
    
    tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8002152:	230c      	movs	r3, #12
 8002154:	617b      	str	r3, [r7, #20]
  }
  
  /* Get relevant register CFGR in ADC instance of ADC master or slave      */
  /* in function of multimode state (for devices with multimode             */
  /* available).                                                            */
  if(ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800215e:	d004      	beq.n	800216a <HAL_ADC_PollForConversion+0xa6>
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	4a54      	ldr	r2, [pc, #336]	@ (80022b8 <HAL_ADC_PollForConversion+0x1f4>)
 8002166:	4293      	cmp	r3, r2
 8002168:	d106      	bne.n	8002178 <HAL_ADC_PollForConversion+0xb4>
 800216a:	4b54      	ldr	r3, [pc, #336]	@ (80022bc <HAL_ADC_PollForConversion+0x1f8>)
 800216c:	689b      	ldr	r3, [r3, #8]
 800216e:	f003 031f 	and.w	r3, r3, #31
 8002172:	2b00      	cmp	r3, #0
 8002174:	d010      	beq.n	8002198 <HAL_ADC_PollForConversion+0xd4>
 8002176:	e005      	b.n	8002184 <HAL_ADC_PollForConversion+0xc0>
 8002178:	4b51      	ldr	r3, [pc, #324]	@ (80022c0 <HAL_ADC_PollForConversion+0x1fc>)
 800217a:	689b      	ldr	r3, [r3, #8]
 800217c:	f003 031f 	and.w	r3, r3, #31
 8002180:	2b00      	cmp	r3, #0
 8002182:	d009      	beq.n	8002198 <HAL_ADC_PollForConversion+0xd4>
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800218c:	d004      	beq.n	8002198 <HAL_ADC_PollForConversion+0xd4>
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	4a4c      	ldr	r2, [pc, #304]	@ (80022c4 <HAL_ADC_PollForConversion+0x200>)
 8002194:	4293      	cmp	r3, r2
 8002196:	d104      	bne.n	80021a2 <HAL_ADC_PollForConversion+0xde>
  {
    tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	68db      	ldr	r3, [r3, #12]
 800219e:	613b      	str	r3, [r7, #16]
 80021a0:	e00f      	b.n	80021c2 <HAL_ADC_PollForConversion+0xfe>
  }
  else
  {
    tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80021aa:	d004      	beq.n	80021b6 <HAL_ADC_PollForConversion+0xf2>
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	4a41      	ldr	r2, [pc, #260]	@ (80022b8 <HAL_ADC_PollForConversion+0x1f4>)
 80021b2:	4293      	cmp	r3, r2
 80021b4:	d102      	bne.n	80021bc <HAL_ADC_PollForConversion+0xf8>
 80021b6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80021ba:	e000      	b.n	80021be <HAL_ADC_PollForConversion+0xfa>
 80021bc:	4b41      	ldr	r3, [pc, #260]	@ (80022c4 <HAL_ADC_PollForConversion+0x200>)
 80021be:	68db      	ldr	r3, [r3, #12]
 80021c0:	613b      	str	r3, [r7, #16]
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();  
 80021c2:	f7ff fc3f 	bl	8001a44 <HAL_GetTick>
 80021c6:	60b8      	str	r0, [r7, #8]
  
  /* Wait until End of Conversion or End of Sequence flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80021c8:	e021      	b.n	800220e <HAL_ADC_PollForConversion+0x14a>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80021ca:	683b      	ldr	r3, [r7, #0]
 80021cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021d0:	d01d      	beq.n	800220e <HAL_ADC_PollForConversion+0x14a>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80021d2:	683b      	ldr	r3, [r7, #0]
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d007      	beq.n	80021e8 <HAL_ADC_PollForConversion+0x124>
 80021d8:	f7ff fc34 	bl	8001a44 <HAL_GetTick>
 80021dc:	4602      	mov	r2, r0
 80021de:	68bb      	ldr	r3, [r7, #8]
 80021e0:	1ad3      	subs	r3, r2, r3
 80021e2:	683a      	ldr	r2, [r7, #0]
 80021e4:	429a      	cmp	r2, r3
 80021e6:	d212      	bcs.n	800220e <HAL_ADC_PollForConversion+0x14a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	681a      	ldr	r2, [r3, #0]
 80021ee:	697b      	ldr	r3, [r7, #20]
 80021f0:	4013      	ands	r3, r2
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d10b      	bne.n	800220e <HAL_ADC_PollForConversion+0x14a>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021fa:	f043 0204 	orr.w	r2, r3, #4
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	2200      	movs	r2, #0
 8002206:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 800220a:	2303      	movs	r3, #3
 800220c:	e04f      	b.n	80022ae <HAL_ADC_PollForConversion+0x1ea>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	681a      	ldr	r2, [r3, #0]
 8002214:	697b      	ldr	r3, [r7, #20]
 8002216:	4013      	ands	r3, r2
 8002218:	2b00      	cmp	r3, #0
 800221a:	d0d6      	beq.n	80021ca <HAL_ADC_PollForConversion+0x106>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002220:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	641a      	str	r2, [r3, #64]	@ 0x40
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	68db      	ldr	r3, [r3, #12]
 800222e:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002232:	2b00      	cmp	r3, #0
 8002234:	d131      	bne.n	800229a <HAL_ADC_PollForConversion+0x1d6>
     (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )
 8002236:	693b      	ldr	r3, [r7, #16]
 8002238:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 800223c:	2b00      	cmp	r3, #0
 800223e:	d12c      	bne.n	800229a <HAL_ADC_PollForConversion+0x1d6>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f003 0308 	and.w	r3, r3, #8
 800224a:	2b08      	cmp	r3, #8
 800224c:	d125      	bne.n	800229a <HAL_ADC_PollForConversion+0x1d6>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	689b      	ldr	r3, [r3, #8]
 8002254:	f003 0304 	and.w	r3, r3, #4
 8002258:	2b00      	cmp	r3, #0
 800225a:	d112      	bne.n	8002282 <HAL_ADC_PollForConversion+0x1be>
      {        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002260:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	641a      	str	r2, [r3, #64]	@ 0x40
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800226c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002270:	2b00      	cmp	r3, #0
 8002272:	d112      	bne.n	800229a <HAL_ADC_PollForConversion+0x1d6>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002278:	f043 0201 	orr.w	r2, r3, #1
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	641a      	str	r2, [r3, #64]	@ 0x40
 8002280:	e00b      	b.n	800229a <HAL_ADC_PollForConversion+0x1d6>
        }
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002286:	f043 0220 	orr.w	r2, r3, #32
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002292:	f043 0201 	orr.w	r2, r3, #1
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (READ_BIT (tmp_cfgr, ADC_CFGR_AUTDLY) == RESET)
 800229a:	693b      	ldr	r3, [r7, #16]
 800229c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d103      	bne.n	80022ac <HAL_ADC_PollForConversion+0x1e8>
  {
    /* Clear regular group conversion flag */
    /* (EOC or EOS depending on HAL ADC initialization parameter) */
    __HAL_ADC_CLEAR_FLAG(hadc, tmp_Flag_EOC);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	697a      	ldr	r2, [r7, #20]
 80022aa:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 80022ac:	2300      	movs	r3, #0
}
 80022ae:	4618      	mov	r0, r3
 80022b0:	3718      	adds	r7, #24
 80022b2:	46bd      	mov	sp, r7
 80022b4:	bd80      	pop	{r7, pc}
 80022b6:	bf00      	nop
 80022b8:	50000100 	.word	0x50000100
 80022bc:	50000300 	.word	0x50000300
 80022c0:	50000700 	.word	0x50000700
 80022c4:	50000400 	.word	0x50000400

080022c8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80022c8:	b480      	push	{r7}
 80022ca:	b083      	sub	sp, #12
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80022d6:	4618      	mov	r0, r3
 80022d8:	370c      	adds	r7, #12
 80022da:	46bd      	mov	sp, r7
 80022dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e0:	4770      	bx	lr
	...

080022e4 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80022e4:	b480      	push	{r7}
 80022e6:	b09b      	sub	sp, #108	@ 0x6c
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
 80022ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80022ee:	2300      	movs	r3, #0
 80022f0:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 80022f4:	2300      	movs	r3, #0
 80022f6:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80022fe:	2b01      	cmp	r3, #1
 8002300:	d101      	bne.n	8002306 <HAL_ADC_ConfigChannel+0x22>
 8002302:	2302      	movs	r3, #2
 8002304:	e2c8      	b.n	8002898 <HAL_ADC_ConfigChannel+0x5b4>
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	2201      	movs	r2, #1
 800230a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	689b      	ldr	r3, [r3, #8]
 8002314:	f003 0304 	and.w	r3, r3, #4
 8002318:	2b00      	cmp	r3, #0
 800231a:	f040 82ac 	bne.w	8002876 <HAL_ADC_ConfigChannel+0x592>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 800231e:	683b      	ldr	r3, [r7, #0]
 8002320:	685b      	ldr	r3, [r3, #4]
 8002322:	2b04      	cmp	r3, #4
 8002324:	d81c      	bhi.n	8002360 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800232c:	683b      	ldr	r3, [r7, #0]
 800232e:	685a      	ldr	r2, [r3, #4]
 8002330:	4613      	mov	r3, r2
 8002332:	005b      	lsls	r3, r3, #1
 8002334:	4413      	add	r3, r2
 8002336:	005b      	lsls	r3, r3, #1
 8002338:	461a      	mov	r2, r3
 800233a:	231f      	movs	r3, #31
 800233c:	4093      	lsls	r3, r2
 800233e:	43db      	mvns	r3, r3
 8002340:	4019      	ands	r1, r3
 8002342:	683b      	ldr	r3, [r7, #0]
 8002344:	6818      	ldr	r0, [r3, #0]
 8002346:	683b      	ldr	r3, [r7, #0]
 8002348:	685a      	ldr	r2, [r3, #4]
 800234a:	4613      	mov	r3, r2
 800234c:	005b      	lsls	r3, r3, #1
 800234e:	4413      	add	r3, r2
 8002350:	005b      	lsls	r3, r3, #1
 8002352:	fa00 f203 	lsl.w	r2, r0, r3
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	430a      	orrs	r2, r1
 800235c:	631a      	str	r2, [r3, #48]	@ 0x30
 800235e:	e063      	b.n	8002428 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8002360:	683b      	ldr	r3, [r7, #0]
 8002362:	685b      	ldr	r3, [r3, #4]
 8002364:	2b09      	cmp	r3, #9
 8002366:	d81e      	bhi.n	80023a6 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800236e:	683b      	ldr	r3, [r7, #0]
 8002370:	685a      	ldr	r2, [r3, #4]
 8002372:	4613      	mov	r3, r2
 8002374:	005b      	lsls	r3, r3, #1
 8002376:	4413      	add	r3, r2
 8002378:	005b      	lsls	r3, r3, #1
 800237a:	3b1e      	subs	r3, #30
 800237c:	221f      	movs	r2, #31
 800237e:	fa02 f303 	lsl.w	r3, r2, r3
 8002382:	43db      	mvns	r3, r3
 8002384:	4019      	ands	r1, r3
 8002386:	683b      	ldr	r3, [r7, #0]
 8002388:	6818      	ldr	r0, [r3, #0]
 800238a:	683b      	ldr	r3, [r7, #0]
 800238c:	685a      	ldr	r2, [r3, #4]
 800238e:	4613      	mov	r3, r2
 8002390:	005b      	lsls	r3, r3, #1
 8002392:	4413      	add	r3, r2
 8002394:	005b      	lsls	r3, r3, #1
 8002396:	3b1e      	subs	r3, #30
 8002398:	fa00 f203 	lsl.w	r2, r0, r3
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	430a      	orrs	r2, r1
 80023a2:	635a      	str	r2, [r3, #52]	@ 0x34
 80023a4:	e040      	b.n	8002428 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 80023a6:	683b      	ldr	r3, [r7, #0]
 80023a8:	685b      	ldr	r3, [r3, #4]
 80023aa:	2b0e      	cmp	r3, #14
 80023ac:	d81e      	bhi.n	80023ec <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	685a      	ldr	r2, [r3, #4]
 80023b8:	4613      	mov	r3, r2
 80023ba:	005b      	lsls	r3, r3, #1
 80023bc:	4413      	add	r3, r2
 80023be:	005b      	lsls	r3, r3, #1
 80023c0:	3b3c      	subs	r3, #60	@ 0x3c
 80023c2:	221f      	movs	r2, #31
 80023c4:	fa02 f303 	lsl.w	r3, r2, r3
 80023c8:	43db      	mvns	r3, r3
 80023ca:	4019      	ands	r1, r3
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	6818      	ldr	r0, [r3, #0]
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	685a      	ldr	r2, [r3, #4]
 80023d4:	4613      	mov	r3, r2
 80023d6:	005b      	lsls	r3, r3, #1
 80023d8:	4413      	add	r3, r2
 80023da:	005b      	lsls	r3, r3, #1
 80023dc:	3b3c      	subs	r3, #60	@ 0x3c
 80023de:	fa00 f203 	lsl.w	r2, r0, r3
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	430a      	orrs	r2, r1
 80023e8:	639a      	str	r2, [r3, #56]	@ 0x38
 80023ea:	e01d      	b.n	8002428 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	685a      	ldr	r2, [r3, #4]
 80023f6:	4613      	mov	r3, r2
 80023f8:	005b      	lsls	r3, r3, #1
 80023fa:	4413      	add	r3, r2
 80023fc:	005b      	lsls	r3, r3, #1
 80023fe:	3b5a      	subs	r3, #90	@ 0x5a
 8002400:	221f      	movs	r2, #31
 8002402:	fa02 f303 	lsl.w	r3, r2, r3
 8002406:	43db      	mvns	r3, r3
 8002408:	4019      	ands	r1, r3
 800240a:	683b      	ldr	r3, [r7, #0]
 800240c:	6818      	ldr	r0, [r3, #0]
 800240e:	683b      	ldr	r3, [r7, #0]
 8002410:	685a      	ldr	r2, [r3, #4]
 8002412:	4613      	mov	r3, r2
 8002414:	005b      	lsls	r3, r3, #1
 8002416:	4413      	add	r3, r2
 8002418:	005b      	lsls	r3, r3, #1
 800241a:	3b5a      	subs	r3, #90	@ 0x5a
 800241c:	fa00 f203 	lsl.w	r2, r0, r3
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	430a      	orrs	r2, r1
 8002426:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	689b      	ldr	r3, [r3, #8]
 800242e:	f003 030c 	and.w	r3, r3, #12
 8002432:	2b00      	cmp	r3, #0
 8002434:	f040 80e5 	bne.w	8002602 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	2b09      	cmp	r3, #9
 800243e:	d91c      	bls.n	800247a <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	6999      	ldr	r1, [r3, #24]
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	681a      	ldr	r2, [r3, #0]
 800244a:	4613      	mov	r3, r2
 800244c:	005b      	lsls	r3, r3, #1
 800244e:	4413      	add	r3, r2
 8002450:	3b1e      	subs	r3, #30
 8002452:	2207      	movs	r2, #7
 8002454:	fa02 f303 	lsl.w	r3, r2, r3
 8002458:	43db      	mvns	r3, r3
 800245a:	4019      	ands	r1, r3
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	6898      	ldr	r0, [r3, #8]
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	681a      	ldr	r2, [r3, #0]
 8002464:	4613      	mov	r3, r2
 8002466:	005b      	lsls	r3, r3, #1
 8002468:	4413      	add	r3, r2
 800246a:	3b1e      	subs	r3, #30
 800246c:	fa00 f203 	lsl.w	r2, r0, r3
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	430a      	orrs	r2, r1
 8002476:	619a      	str	r2, [r3, #24]
 8002478:	e019      	b.n	80024ae <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	6959      	ldr	r1, [r3, #20]
 8002480:	683b      	ldr	r3, [r7, #0]
 8002482:	681a      	ldr	r2, [r3, #0]
 8002484:	4613      	mov	r3, r2
 8002486:	005b      	lsls	r3, r3, #1
 8002488:	4413      	add	r3, r2
 800248a:	2207      	movs	r2, #7
 800248c:	fa02 f303 	lsl.w	r3, r2, r3
 8002490:	43db      	mvns	r3, r3
 8002492:	4019      	ands	r1, r3
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	6898      	ldr	r0, [r3, #8]
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	681a      	ldr	r2, [r3, #0]
 800249c:	4613      	mov	r3, r2
 800249e:	005b      	lsls	r3, r3, #1
 80024a0:	4413      	add	r3, r2
 80024a2:	fa00 f203 	lsl.w	r2, r0, r3
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	430a      	orrs	r2, r1
 80024ac:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 80024ae:	683b      	ldr	r3, [r7, #0]
 80024b0:	695a      	ldr	r2, [r3, #20]
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	68db      	ldr	r3, [r3, #12]
 80024b8:	08db      	lsrs	r3, r3, #3
 80024ba:	f003 0303 	and.w	r3, r3, #3
 80024be:	005b      	lsls	r3, r3, #1
 80024c0:	fa02 f303 	lsl.w	r3, r2, r3
 80024c4:	663b      	str	r3, [r7, #96]	@ 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 80024c6:	683b      	ldr	r3, [r7, #0]
 80024c8:	691b      	ldr	r3, [r3, #16]
 80024ca:	3b01      	subs	r3, #1
 80024cc:	2b03      	cmp	r3, #3
 80024ce:	d84f      	bhi.n	8002570 <HAL_ADC_ConfigChannel+0x28c>
 80024d0:	a201      	add	r2, pc, #4	@ (adr r2, 80024d8 <HAL_ADC_ConfigChannel+0x1f4>)
 80024d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024d6:	bf00      	nop
 80024d8:	080024e9 	.word	0x080024e9
 80024dc:	0800250b 	.word	0x0800250b
 80024e0:	0800252d 	.word	0x0800252d
 80024e4:	0800254f 	.word	0x0800254f
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80024ee:	4b99      	ldr	r3, [pc, #612]	@ (8002754 <HAL_ADC_ConfigChannel+0x470>)
 80024f0:	4013      	ands	r3, r2
 80024f2:	683a      	ldr	r2, [r7, #0]
 80024f4:	6812      	ldr	r2, [r2, #0]
 80024f6:	0691      	lsls	r1, r2, #26
 80024f8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80024fa:	430a      	orrs	r2, r1
 80024fc:	431a      	orrs	r2, r3
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8002506:	661a      	str	r2, [r3, #96]	@ 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002508:	e07b      	b.n	8002602 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8002510:	4b90      	ldr	r3, [pc, #576]	@ (8002754 <HAL_ADC_ConfigChannel+0x470>)
 8002512:	4013      	ands	r3, r2
 8002514:	683a      	ldr	r2, [r7, #0]
 8002516:	6812      	ldr	r2, [r2, #0]
 8002518:	0691      	lsls	r1, r2, #26
 800251a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800251c:	430a      	orrs	r2, r1
 800251e:	431a      	orrs	r2, r3
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8002528:	665a      	str	r2, [r3, #100]	@ 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800252a:	e06a      	b.n	8002602 <HAL_ADC_ConfigChannel+0x31e>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8002532:	4b88      	ldr	r3, [pc, #544]	@ (8002754 <HAL_ADC_ConfigChannel+0x470>)
 8002534:	4013      	ands	r3, r2
 8002536:	683a      	ldr	r2, [r7, #0]
 8002538:	6812      	ldr	r2, [r2, #0]
 800253a:	0691      	lsls	r1, r2, #26
 800253c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800253e:	430a      	orrs	r2, r1
 8002540:	431a      	orrs	r2, r3
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800254a:	669a      	str	r2, [r3, #104]	@ 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800254c:	e059      	b.n	8002602 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002554:	4b7f      	ldr	r3, [pc, #508]	@ (8002754 <HAL_ADC_ConfigChannel+0x470>)
 8002556:	4013      	ands	r3, r2
 8002558:	683a      	ldr	r2, [r7, #0]
 800255a:	6812      	ldr	r2, [r2, #0]
 800255c:	0691      	lsls	r1, r2, #26
 800255e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8002560:	430a      	orrs	r2, r1
 8002562:	431a      	orrs	r2, r3
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800256c:	66da      	str	r2, [r3, #108]	@ 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800256e:	e048      	b.n	8002602 <HAL_ADC_ConfigChannel+0x31e>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002576:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800257a:	683b      	ldr	r3, [r7, #0]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	069b      	lsls	r3, r3, #26
 8002580:	429a      	cmp	r2, r3
 8002582:	d107      	bne.n	8002594 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002592:	661a      	str	r2, [r3, #96]	@ 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800259a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800259e:	683b      	ldr	r3, [r7, #0]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	069b      	lsls	r3, r3, #26
 80025a4:	429a      	cmp	r2, r3
 80025a6:	d107      	bne.n	80025b8 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80025b6:	665a      	str	r2, [r3, #100]	@ 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80025be:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80025c2:	683b      	ldr	r3, [r7, #0]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	069b      	lsls	r3, r3, #26
 80025c8:	429a      	cmp	r2, r3
 80025ca:	d107      	bne.n	80025dc <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80025da:	669a      	str	r2, [r3, #104]	@ 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80025e2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80025e6:	683b      	ldr	r3, [r7, #0]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	069b      	lsls	r3, r3, #26
 80025ec:	429a      	cmp	r2, r3
 80025ee:	d107      	bne.n	8002600 <HAL_ADC_ConfigChannel+0x31c>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80025fe:	66da      	str	r2, [r3, #108]	@ 0x6c
      }
      break;
 8002600:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	689b      	ldr	r3, [r3, #8]
 8002608:	f003 0303 	and.w	r3, r3, #3
 800260c:	2b01      	cmp	r3, #1
 800260e:	d108      	bne.n	8002622 <HAL_ADC_ConfigChannel+0x33e>
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f003 0301 	and.w	r3, r3, #1
 800261a:	2b01      	cmp	r3, #1
 800261c:	d101      	bne.n	8002622 <HAL_ADC_ConfigChannel+0x33e>
 800261e:	2301      	movs	r3, #1
 8002620:	e000      	b.n	8002624 <HAL_ADC_ConfigChannel+0x340>
 8002622:	2300      	movs	r3, #0
 8002624:	2b00      	cmp	r3, #0
 8002626:	f040 8131 	bne.w	800288c <HAL_ADC_ConfigChannel+0x5a8>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	68db      	ldr	r3, [r3, #12]
 800262e:	2b01      	cmp	r3, #1
 8002630:	d00f      	beq.n	8002652 <HAL_ADC_ConfigChannel+0x36e>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	2201      	movs	r2, #1
 8002640:	fa02 f303 	lsl.w	r3, r2, r3
 8002644:	43da      	mvns	r2, r3
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	400a      	ands	r2, r1
 800264c:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
 8002650:	e049      	b.n	80026e6 <HAL_ADC_ConfigChannel+0x402>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	2201      	movs	r2, #1
 8002660:	409a      	lsls	r2, r3
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	430a      	orrs	r2, r1
 8002668:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	2b09      	cmp	r3, #9
 8002672:	d91c      	bls.n	80026ae <HAL_ADC_ConfigChannel+0x3ca>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	6999      	ldr	r1, [r3, #24]
 800267a:	683b      	ldr	r3, [r7, #0]
 800267c:	681a      	ldr	r2, [r3, #0]
 800267e:	4613      	mov	r3, r2
 8002680:	005b      	lsls	r3, r3, #1
 8002682:	4413      	add	r3, r2
 8002684:	3b1b      	subs	r3, #27
 8002686:	2207      	movs	r2, #7
 8002688:	fa02 f303 	lsl.w	r3, r2, r3
 800268c:	43db      	mvns	r3, r3
 800268e:	4019      	ands	r1, r3
 8002690:	683b      	ldr	r3, [r7, #0]
 8002692:	6898      	ldr	r0, [r3, #8]
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	681a      	ldr	r2, [r3, #0]
 8002698:	4613      	mov	r3, r2
 800269a:	005b      	lsls	r3, r3, #1
 800269c:	4413      	add	r3, r2
 800269e:	3b1b      	subs	r3, #27
 80026a0:	fa00 f203 	lsl.w	r2, r0, r3
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	430a      	orrs	r2, r1
 80026aa:	619a      	str	r2, [r3, #24]
 80026ac:	e01b      	b.n	80026e6 <HAL_ADC_ConfigChannel+0x402>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	6959      	ldr	r1, [r3, #20]
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	1c5a      	adds	r2, r3, #1
 80026ba:	4613      	mov	r3, r2
 80026bc:	005b      	lsls	r3, r3, #1
 80026be:	4413      	add	r3, r2
 80026c0:	2207      	movs	r2, #7
 80026c2:	fa02 f303 	lsl.w	r3, r2, r3
 80026c6:	43db      	mvns	r3, r3
 80026c8:	4019      	ands	r1, r3
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	6898      	ldr	r0, [r3, #8]
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	1c5a      	adds	r2, r3, #1
 80026d4:	4613      	mov	r3, r2
 80026d6:	005b      	lsls	r3, r3, #1
 80026d8:	4413      	add	r3, r2
 80026da:	fa00 f203 	lsl.w	r2, r0, r3
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	430a      	orrs	r2, r1
 80026e4:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80026ee:	d004      	beq.n	80026fa <HAL_ADC_ConfigChannel+0x416>
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4a18      	ldr	r2, [pc, #96]	@ (8002758 <HAL_ADC_ConfigChannel+0x474>)
 80026f6:	4293      	cmp	r3, r2
 80026f8:	d101      	bne.n	80026fe <HAL_ADC_ConfigChannel+0x41a>
 80026fa:	4b18      	ldr	r3, [pc, #96]	@ (800275c <HAL_ADC_ConfigChannel+0x478>)
 80026fc:	e000      	b.n	8002700 <HAL_ADC_ConfigChannel+0x41c>
 80026fe:	4b18      	ldr	r3, [pc, #96]	@ (8002760 <HAL_ADC_ConfigChannel+0x47c>)
 8002700:	65fb      	str	r3, [r7, #92]	@ 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	2b10      	cmp	r3, #16
 8002708:	d105      	bne.n	8002716 <HAL_ADC_ConfigChannel+0x432>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800270a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800270c:	689b      	ldr	r3, [r3, #8]
 800270e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002712:	2b00      	cmp	r3, #0
 8002714:	d015      	beq.n	8002742 <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800271a:	2b11      	cmp	r3, #17
 800271c:	d105      	bne.n	800272a <HAL_ADC_ConfigChannel+0x446>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 800271e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002720:	689b      	ldr	r3, [r3, #8]
 8002722:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8002726:	2b00      	cmp	r3, #0
 8002728:	d00b      	beq.n	8002742 <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 800272e:	2b12      	cmp	r3, #18
 8002730:	f040 80ac 	bne.w	800288c <HAL_ADC_ConfigChannel+0x5a8>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8002734:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002736:	689b      	ldr	r3, [r3, #8]
 8002738:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 800273c:	2b00      	cmp	r3, #0
 800273e:	f040 80a5 	bne.w	800288c <HAL_ADC_ConfigChannel+0x5a8>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800274a:	d10b      	bne.n	8002764 <HAL_ADC_ConfigChannel+0x480>
 800274c:	4b02      	ldr	r3, [pc, #8]	@ (8002758 <HAL_ADC_ConfigChannel+0x474>)
 800274e:	60fb      	str	r3, [r7, #12]
 8002750:	e023      	b.n	800279a <HAL_ADC_ConfigChannel+0x4b6>
 8002752:	bf00      	nop
 8002754:	83fff000 	.word	0x83fff000
 8002758:	50000100 	.word	0x50000100
 800275c:	50000300 	.word	0x50000300
 8002760:	50000700 	.word	0x50000700
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	4a4e      	ldr	r2, [pc, #312]	@ (80028a4 <HAL_ADC_ConfigChannel+0x5c0>)
 800276a:	4293      	cmp	r3, r2
 800276c:	d103      	bne.n	8002776 <HAL_ADC_ConfigChannel+0x492>
 800276e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002772:	60fb      	str	r3, [r7, #12]
 8002774:	e011      	b.n	800279a <HAL_ADC_ConfigChannel+0x4b6>
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	4a4b      	ldr	r2, [pc, #300]	@ (80028a8 <HAL_ADC_ConfigChannel+0x5c4>)
 800277c:	4293      	cmp	r3, r2
 800277e:	d102      	bne.n	8002786 <HAL_ADC_ConfigChannel+0x4a2>
 8002780:	4b4a      	ldr	r3, [pc, #296]	@ (80028ac <HAL_ADC_ConfigChannel+0x5c8>)
 8002782:	60fb      	str	r3, [r7, #12]
 8002784:	e009      	b.n	800279a <HAL_ADC_ConfigChannel+0x4b6>
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	4a48      	ldr	r2, [pc, #288]	@ (80028ac <HAL_ADC_ConfigChannel+0x5c8>)
 800278c:	4293      	cmp	r3, r2
 800278e:	d102      	bne.n	8002796 <HAL_ADC_ConfigChannel+0x4b2>
 8002790:	4b45      	ldr	r3, [pc, #276]	@ (80028a8 <HAL_ADC_ConfigChannel+0x5c4>)
 8002792:	60fb      	str	r3, [r7, #12]
 8002794:	e001      	b.n	800279a <HAL_ADC_ConfigChannel+0x4b6>
 8002796:	2300      	movs	r3, #0
 8002798:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	689b      	ldr	r3, [r3, #8]
 80027a0:	f003 0303 	and.w	r3, r3, #3
 80027a4:	2b01      	cmp	r3, #1
 80027a6:	d108      	bne.n	80027ba <HAL_ADC_ConfigChannel+0x4d6>
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f003 0301 	and.w	r3, r3, #1
 80027b2:	2b01      	cmp	r3, #1
 80027b4:	d101      	bne.n	80027ba <HAL_ADC_ConfigChannel+0x4d6>
 80027b6:	2301      	movs	r3, #1
 80027b8:	e000      	b.n	80027bc <HAL_ADC_ConfigChannel+0x4d8>
 80027ba:	2300      	movs	r3, #0
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d150      	bne.n	8002862 <HAL_ADC_ConfigChannel+0x57e>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80027c0:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d010      	beq.n	80027e8 <HAL_ADC_ConfigChannel+0x504>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	689b      	ldr	r3, [r3, #8]
 80027ca:	f003 0303 	and.w	r3, r3, #3
 80027ce:	2b01      	cmp	r3, #1
 80027d0:	d107      	bne.n	80027e2 <HAL_ADC_ConfigChannel+0x4fe>
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f003 0301 	and.w	r3, r3, #1
 80027da:	2b01      	cmp	r3, #1
 80027dc:	d101      	bne.n	80027e2 <HAL_ADC_ConfigChannel+0x4fe>
 80027de:	2301      	movs	r3, #1
 80027e0:	e000      	b.n	80027e4 <HAL_ADC_ConfigChannel+0x500>
 80027e2:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d13c      	bne.n	8002862 <HAL_ADC_ConfigChannel+0x57e>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	2b10      	cmp	r3, #16
 80027ee:	d11d      	bne.n	800282c <HAL_ADC_ConfigChannel+0x548>
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80027f8:	d118      	bne.n	800282c <HAL_ADC_ConfigChannel+0x548>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 80027fa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80027fc:	689b      	ldr	r3, [r3, #8]
 80027fe:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002802:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002804:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002806:	4b2a      	ldr	r3, [pc, #168]	@ (80028b0 <HAL_ADC_ConfigChannel+0x5cc>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	4a2a      	ldr	r2, [pc, #168]	@ (80028b4 <HAL_ADC_ConfigChannel+0x5d0>)
 800280c:	fba2 2303 	umull	r2, r3, r2, r3
 8002810:	0c9a      	lsrs	r2, r3, #18
 8002812:	4613      	mov	r3, r2
 8002814:	009b      	lsls	r3, r3, #2
 8002816:	4413      	add	r3, r2
 8002818:	005b      	lsls	r3, r3, #1
 800281a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800281c:	e002      	b.n	8002824 <HAL_ADC_ConfigChannel+0x540>
          {
            wait_loop_index--;
 800281e:	68bb      	ldr	r3, [r7, #8]
 8002820:	3b01      	subs	r3, #1
 8002822:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002824:	68bb      	ldr	r3, [r7, #8]
 8002826:	2b00      	cmp	r3, #0
 8002828:	d1f9      	bne.n	800281e <HAL_ADC_ConfigChannel+0x53a>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800282a:	e02e      	b.n	800288a <HAL_ADC_ConfigChannel+0x5a6>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	2b11      	cmp	r3, #17
 8002832:	d10b      	bne.n	800284c <HAL_ADC_ConfigChannel+0x568>
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800283c:	d106      	bne.n	800284c <HAL_ADC_ConfigChannel+0x568>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 800283e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002840:	689b      	ldr	r3, [r3, #8]
 8002842:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 8002846:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002848:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800284a:	e01e      	b.n	800288a <HAL_ADC_ConfigChannel+0x5a6>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 800284c:	683b      	ldr	r3, [r7, #0]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	2b12      	cmp	r3, #18
 8002852:	d11a      	bne.n	800288a <HAL_ADC_ConfigChannel+0x5a6>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8002854:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002856:	689b      	ldr	r3, [r3, #8]
 8002858:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 800285c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800285e:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002860:	e013      	b.n	800288a <HAL_ADC_ConfigChannel+0x5a6>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002866:	f043 0220 	orr.w	r2, r3, #32
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	641a      	str	r2, [r3, #64]	@ 0x40
        
        tmp_hal_status = HAL_ERROR;
 800286e:	2301      	movs	r3, #1
 8002870:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8002874:	e00a      	b.n	800288c <HAL_ADC_ConfigChannel+0x5a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800287a:	f043 0220 	orr.w	r2, r3, #32
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	641a      	str	r2, [r3, #64]	@ 0x40
    
    tmp_hal_status = HAL_ERROR;
 8002882:	2301      	movs	r3, #1
 8002884:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8002888:	e000      	b.n	800288c <HAL_ADC_ConfigChannel+0x5a8>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800288a:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	2200      	movs	r2, #0
 8002890:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002894:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8002898:	4618      	mov	r0, r3
 800289a:	376c      	adds	r7, #108	@ 0x6c
 800289c:	46bd      	mov	sp, r7
 800289e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a2:	4770      	bx	lr
 80028a4:	50000100 	.word	0x50000100
 80028a8:	50000400 	.word	0x50000400
 80028ac:	50000500 	.word	0x50000500
 80028b0:	20000000 	.word	0x20000000
 80028b4:	431bde83 	.word	0x431bde83

080028b8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 80028b8:	b480      	push	{r7}
 80028ba:	b099      	sub	sp, #100	@ 0x64
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
 80028c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80028c2:	2300      	movs	r3, #0
 80028c4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80028d0:	d102      	bne.n	80028d8 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 80028d2:	4b6d      	ldr	r3, [pc, #436]	@ (8002a88 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 80028d4:	60bb      	str	r3, [r7, #8]
 80028d6:	e01a      	b.n	800290e <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	4a6a      	ldr	r2, [pc, #424]	@ (8002a88 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 80028de:	4293      	cmp	r3, r2
 80028e0:	d103      	bne.n	80028ea <HAL_ADCEx_MultiModeConfigChannel+0x32>
 80028e2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80028e6:	60bb      	str	r3, [r7, #8]
 80028e8:	e011      	b.n	800290e <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	4a67      	ldr	r2, [pc, #412]	@ (8002a8c <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 80028f0:	4293      	cmp	r3, r2
 80028f2:	d102      	bne.n	80028fa <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80028f4:	4b66      	ldr	r3, [pc, #408]	@ (8002a90 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 80028f6:	60bb      	str	r3, [r7, #8]
 80028f8:	e009      	b.n	800290e <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	4a64      	ldr	r2, [pc, #400]	@ (8002a90 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8002900:	4293      	cmp	r3, r2
 8002902:	d102      	bne.n	800290a <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8002904:	4b61      	ldr	r3, [pc, #388]	@ (8002a8c <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8002906:	60bb      	str	r3, [r7, #8]
 8002908:	e001      	b.n	800290e <HAL_ADCEx_MultiModeConfigChannel+0x56>
 800290a:	2300      	movs	r3, #0
 800290c:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 800290e:	68bb      	ldr	r3, [r7, #8]
 8002910:	2b00      	cmp	r3, #0
 8002912:	d101      	bne.n	8002918 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 8002914:	2301      	movs	r3, #1
 8002916:	e0b0      	b.n	8002a7a <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800291e:	2b01      	cmp	r3, #1
 8002920:	d101      	bne.n	8002926 <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 8002922:	2302      	movs	r3, #2
 8002924:	e0a9      	b.n	8002a7a <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	2201      	movs	r2, #1
 800292a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	689b      	ldr	r3, [r3, #8]
 8002934:	f003 0304 	and.w	r3, r3, #4
 8002938:	2b00      	cmp	r3, #0
 800293a:	f040 808d 	bne.w	8002a58 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 800293e:	68bb      	ldr	r3, [r7, #8]
 8002940:	689b      	ldr	r3, [r3, #8]
 8002942:	f003 0304 	and.w	r3, r3, #4
 8002946:	2b00      	cmp	r3, #0
 8002948:	f040 8086 	bne.w	8002a58 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002954:	d004      	beq.n	8002960 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	4a4b      	ldr	r2, [pc, #300]	@ (8002a88 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 800295c:	4293      	cmp	r3, r2
 800295e:	d101      	bne.n	8002964 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8002960:	4b4c      	ldr	r3, [pc, #304]	@ (8002a94 <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 8002962:	e000      	b.n	8002966 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8002964:	4b4c      	ldr	r3, [pc, #304]	@ (8002a98 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>)
 8002966:	65bb      	str	r3, [r7, #88]	@ 0x58
    
    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002968:	683b      	ldr	r3, [r7, #0]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	2b00      	cmp	r3, #0
 800296e:	d040      	beq.n	80029f2 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8002970:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002972:	689b      	ldr	r3, [r3, #8]
 8002974:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002978:	683b      	ldr	r3, [r7, #0]
 800297a:	6859      	ldr	r1, [r3, #4]
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002982:	035b      	lsls	r3, r3, #13
 8002984:	430b      	orrs	r3, r1
 8002986:	431a      	orrs	r2, r3
 8002988:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800298a:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	689b      	ldr	r3, [r3, #8]
 8002992:	f003 0303 	and.w	r3, r3, #3
 8002996:	2b01      	cmp	r3, #1
 8002998:	d108      	bne.n	80029ac <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f003 0301 	and.w	r3, r3, #1
 80029a4:	2b01      	cmp	r3, #1
 80029a6:	d101      	bne.n	80029ac <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 80029a8:	2301      	movs	r3, #1
 80029aa:	e000      	b.n	80029ae <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 80029ac:	2300      	movs	r3, #0
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d15c      	bne.n	8002a6c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80029b2:	68bb      	ldr	r3, [r7, #8]
 80029b4:	689b      	ldr	r3, [r3, #8]
 80029b6:	f003 0303 	and.w	r3, r3, #3
 80029ba:	2b01      	cmp	r3, #1
 80029bc:	d107      	bne.n	80029ce <HAL_ADCEx_MultiModeConfigChannel+0x116>
 80029be:	68bb      	ldr	r3, [r7, #8]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f003 0301 	and.w	r3, r3, #1
 80029c6:	2b01      	cmp	r3, #1
 80029c8:	d101      	bne.n	80029ce <HAL_ADCEx_MultiModeConfigChannel+0x116>
 80029ca:	2301      	movs	r3, #1
 80029cc:	e000      	b.n	80029d0 <HAL_ADCEx_MultiModeConfigChannel+0x118>
 80029ce:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d14b      	bne.n	8002a6c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 80029d4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80029d6:	689b      	ldr	r3, [r3, #8]
 80029d8:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80029dc:	f023 030f 	bic.w	r3, r3, #15
 80029e0:	683a      	ldr	r2, [r7, #0]
 80029e2:	6811      	ldr	r1, [r2, #0]
 80029e4:	683a      	ldr	r2, [r7, #0]
 80029e6:	6892      	ldr	r2, [r2, #8]
 80029e8:	430a      	orrs	r2, r1
 80029ea:	431a      	orrs	r2, r3
 80029ec:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80029ee:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80029f0:	e03c      	b.n	8002a6c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80029f2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80029f4:	689b      	ldr	r3, [r3, #8]
 80029f6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80029fa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80029fc:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	689b      	ldr	r3, [r3, #8]
 8002a04:	f003 0303 	and.w	r3, r3, #3
 8002a08:	2b01      	cmp	r3, #1
 8002a0a:	d108      	bne.n	8002a1e <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f003 0301 	and.w	r3, r3, #1
 8002a16:	2b01      	cmp	r3, #1
 8002a18:	d101      	bne.n	8002a1e <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8002a1a:	2301      	movs	r3, #1
 8002a1c:	e000      	b.n	8002a20 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8002a1e:	2300      	movs	r3, #0
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d123      	bne.n	8002a6c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8002a24:	68bb      	ldr	r3, [r7, #8]
 8002a26:	689b      	ldr	r3, [r3, #8]
 8002a28:	f003 0303 	and.w	r3, r3, #3
 8002a2c:	2b01      	cmp	r3, #1
 8002a2e:	d107      	bne.n	8002a40 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8002a30:	68bb      	ldr	r3, [r7, #8]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f003 0301 	and.w	r3, r3, #1
 8002a38:	2b01      	cmp	r3, #1
 8002a3a:	d101      	bne.n	8002a40 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8002a3c:	2301      	movs	r3, #1
 8002a3e:	e000      	b.n	8002a42 <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 8002a40:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d112      	bne.n	8002a6c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8002a46:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002a48:	689b      	ldr	r3, [r3, #8]
 8002a4a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002a4e:	f023 030f 	bic.w	r3, r3, #15
 8002a52:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002a54:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002a56:	e009      	b.n	8002a6c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a5c:	f043 0220 	orr.w	r2, r3, #32
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	641a      	str	r2, [r3, #64]	@ 0x40
    
    tmp_hal_status = HAL_ERROR;
 8002a64:	2301      	movs	r3, #1
 8002a66:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8002a6a:	e000      	b.n	8002a6e <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002a6c:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	2200      	movs	r2, #0
 8002a72:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002a76:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
} 
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	3764      	adds	r7, #100	@ 0x64
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a84:	4770      	bx	lr
 8002a86:	bf00      	nop
 8002a88:	50000100 	.word	0x50000100
 8002a8c:	50000400 	.word	0x50000400
 8002a90:	50000500 	.word	0x50000500
 8002a94:	50000300 	.word	0x50000300
 8002a98:	50000700 	.word	0x50000700

08002a9c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b084      	sub	sp, #16
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	689b      	ldr	r3, [r3, #8]
 8002aae:	f003 0303 	and.w	r3, r3, #3
 8002ab2:	2b01      	cmp	r3, #1
 8002ab4:	d108      	bne.n	8002ac8 <ADC_Enable+0x2c>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f003 0301 	and.w	r3, r3, #1
 8002ac0:	2b01      	cmp	r3, #1
 8002ac2:	d101      	bne.n	8002ac8 <ADC_Enable+0x2c>
 8002ac4:	2301      	movs	r3, #1
 8002ac6:	e000      	b.n	8002aca <ADC_Enable+0x2e>
 8002ac8:	2300      	movs	r3, #0
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d143      	bne.n	8002b56 <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	689a      	ldr	r2, [r3, #8]
 8002ad4:	4b22      	ldr	r3, [pc, #136]	@ (8002b60 <ADC_Enable+0xc4>)
 8002ad6:	4013      	ands	r3, r2
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d00d      	beq.n	8002af8 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ae0:	f043 0210 	orr.w	r2, r3, #16
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	641a      	str	r2, [r3, #64]	@ 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002aec:	f043 0201 	orr.w	r2, r3, #1
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	645a      	str	r2, [r3, #68]	@ 0x44
      
      return HAL_ERROR;
 8002af4:	2301      	movs	r3, #1
 8002af6:	e02f      	b.n	8002b58 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	689a      	ldr	r2, [r3, #8]
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f042 0201 	orr.w	r2, r2, #1
 8002b06:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8002b08:	f7fe ff9c 	bl	8001a44 <HAL_GetTick>
 8002b0c:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002b0e:	e01b      	b.n	8002b48 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002b10:	f7fe ff98 	bl	8001a44 <HAL_GetTick>
 8002b14:	4602      	mov	r2, r0
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	1ad3      	subs	r3, r2, r3
 8002b1a:	2b02      	cmp	r3, #2
 8002b1c:	d914      	bls.n	8002b48 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f003 0301 	and.w	r3, r3, #1
 8002b28:	2b01      	cmp	r3, #1
 8002b2a:	d00d      	beq.n	8002b48 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b30:	f043 0210 	orr.w	r2, r3, #16
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b3c:	f043 0201 	orr.w	r2, r3, #1
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 8002b44:	2301      	movs	r3, #1
 8002b46:	e007      	b.n	8002b58 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f003 0301 	and.w	r3, r3, #1
 8002b52:	2b01      	cmp	r3, #1
 8002b54:	d1dc      	bne.n	8002b10 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002b56:	2300      	movs	r3, #0
}
 8002b58:	4618      	mov	r0, r3
 8002b5a:	3710      	adds	r7, #16
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	bd80      	pop	{r7, pc}
 8002b60:	8000003f 	.word	0x8000003f

08002b64 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b084      	sub	sp, #16
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	689b      	ldr	r3, [r3, #8]
 8002b76:	f003 0303 	and.w	r3, r3, #3
 8002b7a:	2b01      	cmp	r3, #1
 8002b7c:	d108      	bne.n	8002b90 <ADC_Disable+0x2c>
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f003 0301 	and.w	r3, r3, #1
 8002b88:	2b01      	cmp	r3, #1
 8002b8a:	d101      	bne.n	8002b90 <ADC_Disable+0x2c>
 8002b8c:	2301      	movs	r3, #1
 8002b8e:	e000      	b.n	8002b92 <ADC_Disable+0x2e>
 8002b90:	2300      	movs	r3, #0
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d047      	beq.n	8002c26 <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	689b      	ldr	r3, [r3, #8]
 8002b9c:	f003 030d 	and.w	r3, r3, #13
 8002ba0:	2b01      	cmp	r3, #1
 8002ba2:	d10f      	bne.n	8002bc4 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	689a      	ldr	r2, [r3, #8]
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f042 0202 	orr.w	r2, r2, #2
 8002bb2:	609a      	str	r2, [r3, #8]
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	2203      	movs	r2, #3
 8002bba:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8002bbc:	f7fe ff42 	bl	8001a44 <HAL_GetTick>
 8002bc0:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002bc2:	e029      	b.n	8002c18 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bc8:	f043 0210 	orr.w	r2, r3, #16
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	641a      	str	r2, [r3, #64]	@ 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bd4:	f043 0201 	orr.w	r2, r3, #1
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	645a      	str	r2, [r3, #68]	@ 0x44
      return HAL_ERROR;
 8002bdc:	2301      	movs	r3, #1
 8002bde:	e023      	b.n	8002c28 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002be0:	f7fe ff30 	bl	8001a44 <HAL_GetTick>
 8002be4:	4602      	mov	r2, r0
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	1ad3      	subs	r3, r2, r3
 8002bea:	2b02      	cmp	r3, #2
 8002bec:	d914      	bls.n	8002c18 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	689b      	ldr	r3, [r3, #8]
 8002bf4:	f003 0301 	and.w	r3, r3, #1
 8002bf8:	2b01      	cmp	r3, #1
 8002bfa:	d10d      	bne.n	8002c18 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c00:	f043 0210 	orr.w	r2, r3, #16
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c0c:	f043 0201 	orr.w	r2, r3, #1
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 8002c14:	2301      	movs	r3, #1
 8002c16:	e007      	b.n	8002c28 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	689b      	ldr	r3, [r3, #8]
 8002c1e:	f003 0301 	and.w	r3, r3, #1
 8002c22:	2b01      	cmp	r3, #1
 8002c24:	d0dc      	beq.n	8002be0 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002c26:	2300      	movs	r3, #0
}
 8002c28:	4618      	mov	r0, r3
 8002c2a:	3710      	adds	r7, #16
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	bd80      	pop	{r7, pc}

08002c30 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c30:	b480      	push	{r7}
 8002c32:	b085      	sub	sp, #20
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	f003 0307 	and.w	r3, r3, #7
 8002c3e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c40:	4b0c      	ldr	r3, [pc, #48]	@ (8002c74 <__NVIC_SetPriorityGrouping+0x44>)
 8002c42:	68db      	ldr	r3, [r3, #12]
 8002c44:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c46:	68ba      	ldr	r2, [r7, #8]
 8002c48:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002c4c:	4013      	ands	r3, r2
 8002c4e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c54:	68bb      	ldr	r3, [r7, #8]
 8002c56:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002c58:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002c5c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002c60:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c62:	4a04      	ldr	r2, [pc, #16]	@ (8002c74 <__NVIC_SetPriorityGrouping+0x44>)
 8002c64:	68bb      	ldr	r3, [r7, #8]
 8002c66:	60d3      	str	r3, [r2, #12]
}
 8002c68:	bf00      	nop
 8002c6a:	3714      	adds	r7, #20
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c72:	4770      	bx	lr
 8002c74:	e000ed00 	.word	0xe000ed00

08002c78 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002c78:	b480      	push	{r7}
 8002c7a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c7c:	4b04      	ldr	r3, [pc, #16]	@ (8002c90 <__NVIC_GetPriorityGrouping+0x18>)
 8002c7e:	68db      	ldr	r3, [r3, #12]
 8002c80:	0a1b      	lsrs	r3, r3, #8
 8002c82:	f003 0307 	and.w	r3, r3, #7
}
 8002c86:	4618      	mov	r0, r3
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8e:	4770      	bx	lr
 8002c90:	e000ed00 	.word	0xe000ed00

08002c94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c94:	b480      	push	{r7}
 8002c96:	b083      	sub	sp, #12
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	4603      	mov	r3, r0
 8002c9c:	6039      	str	r1, [r7, #0]
 8002c9e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ca0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	db0a      	blt.n	8002cbe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ca8:	683b      	ldr	r3, [r7, #0]
 8002caa:	b2da      	uxtb	r2, r3
 8002cac:	490c      	ldr	r1, [pc, #48]	@ (8002ce0 <__NVIC_SetPriority+0x4c>)
 8002cae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cb2:	0112      	lsls	r2, r2, #4
 8002cb4:	b2d2      	uxtb	r2, r2
 8002cb6:	440b      	add	r3, r1
 8002cb8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002cbc:	e00a      	b.n	8002cd4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cbe:	683b      	ldr	r3, [r7, #0]
 8002cc0:	b2da      	uxtb	r2, r3
 8002cc2:	4908      	ldr	r1, [pc, #32]	@ (8002ce4 <__NVIC_SetPriority+0x50>)
 8002cc4:	79fb      	ldrb	r3, [r7, #7]
 8002cc6:	f003 030f 	and.w	r3, r3, #15
 8002cca:	3b04      	subs	r3, #4
 8002ccc:	0112      	lsls	r2, r2, #4
 8002cce:	b2d2      	uxtb	r2, r2
 8002cd0:	440b      	add	r3, r1
 8002cd2:	761a      	strb	r2, [r3, #24]
}
 8002cd4:	bf00      	nop
 8002cd6:	370c      	adds	r7, #12
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cde:	4770      	bx	lr
 8002ce0:	e000e100 	.word	0xe000e100
 8002ce4:	e000ed00 	.word	0xe000ed00

08002ce8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ce8:	b480      	push	{r7}
 8002cea:	b089      	sub	sp, #36	@ 0x24
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	60f8      	str	r0, [r7, #12]
 8002cf0:	60b9      	str	r1, [r7, #8]
 8002cf2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	f003 0307 	and.w	r3, r3, #7
 8002cfa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002cfc:	69fb      	ldr	r3, [r7, #28]
 8002cfe:	f1c3 0307 	rsb	r3, r3, #7
 8002d02:	2b04      	cmp	r3, #4
 8002d04:	bf28      	it	cs
 8002d06:	2304      	movcs	r3, #4
 8002d08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d0a:	69fb      	ldr	r3, [r7, #28]
 8002d0c:	3304      	adds	r3, #4
 8002d0e:	2b06      	cmp	r3, #6
 8002d10:	d902      	bls.n	8002d18 <NVIC_EncodePriority+0x30>
 8002d12:	69fb      	ldr	r3, [r7, #28]
 8002d14:	3b03      	subs	r3, #3
 8002d16:	e000      	b.n	8002d1a <NVIC_EncodePriority+0x32>
 8002d18:	2300      	movs	r3, #0
 8002d1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d1c:	f04f 32ff 	mov.w	r2, #4294967295
 8002d20:	69bb      	ldr	r3, [r7, #24]
 8002d22:	fa02 f303 	lsl.w	r3, r2, r3
 8002d26:	43da      	mvns	r2, r3
 8002d28:	68bb      	ldr	r3, [r7, #8]
 8002d2a:	401a      	ands	r2, r3
 8002d2c:	697b      	ldr	r3, [r7, #20]
 8002d2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d30:	f04f 31ff 	mov.w	r1, #4294967295
 8002d34:	697b      	ldr	r3, [r7, #20]
 8002d36:	fa01 f303 	lsl.w	r3, r1, r3
 8002d3a:	43d9      	mvns	r1, r3
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d40:	4313      	orrs	r3, r2
         );
}
 8002d42:	4618      	mov	r0, r3
 8002d44:	3724      	adds	r7, #36	@ 0x24
 8002d46:	46bd      	mov	sp, r7
 8002d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4c:	4770      	bx	lr
	...

08002d50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	b082      	sub	sp, #8
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	3b01      	subs	r3, #1
 8002d5c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002d60:	d301      	bcc.n	8002d66 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002d62:	2301      	movs	r3, #1
 8002d64:	e00f      	b.n	8002d86 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002d66:	4a0a      	ldr	r2, [pc, #40]	@ (8002d90 <SysTick_Config+0x40>)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	3b01      	subs	r3, #1
 8002d6c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002d6e:	210f      	movs	r1, #15
 8002d70:	f04f 30ff 	mov.w	r0, #4294967295
 8002d74:	f7ff ff8e 	bl	8002c94 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d78:	4b05      	ldr	r3, [pc, #20]	@ (8002d90 <SysTick_Config+0x40>)
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d7e:	4b04      	ldr	r3, [pc, #16]	@ (8002d90 <SysTick_Config+0x40>)
 8002d80:	2207      	movs	r2, #7
 8002d82:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002d84:	2300      	movs	r3, #0
}
 8002d86:	4618      	mov	r0, r3
 8002d88:	3708      	adds	r7, #8
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	bd80      	pop	{r7, pc}
 8002d8e:	bf00      	nop
 8002d90:	e000e010 	.word	0xe000e010

08002d94 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b082      	sub	sp, #8
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d9c:	6878      	ldr	r0, [r7, #4]
 8002d9e:	f7ff ff47 	bl	8002c30 <__NVIC_SetPriorityGrouping>
}
 8002da2:	bf00      	nop
 8002da4:	3708      	adds	r7, #8
 8002da6:	46bd      	mov	sp, r7
 8002da8:	bd80      	pop	{r7, pc}

08002daa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002daa:	b580      	push	{r7, lr}
 8002dac:	b086      	sub	sp, #24
 8002dae:	af00      	add	r7, sp, #0
 8002db0:	4603      	mov	r3, r0
 8002db2:	60b9      	str	r1, [r7, #8]
 8002db4:	607a      	str	r2, [r7, #4]
 8002db6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002db8:	2300      	movs	r3, #0
 8002dba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002dbc:	f7ff ff5c 	bl	8002c78 <__NVIC_GetPriorityGrouping>
 8002dc0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002dc2:	687a      	ldr	r2, [r7, #4]
 8002dc4:	68b9      	ldr	r1, [r7, #8]
 8002dc6:	6978      	ldr	r0, [r7, #20]
 8002dc8:	f7ff ff8e 	bl	8002ce8 <NVIC_EncodePriority>
 8002dcc:	4602      	mov	r2, r0
 8002dce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002dd2:	4611      	mov	r1, r2
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	f7ff ff5d 	bl	8002c94 <__NVIC_SetPriority>
}
 8002dda:	bf00      	nop
 8002ddc:	3718      	adds	r7, #24
 8002dde:	46bd      	mov	sp, r7
 8002de0:	bd80      	pop	{r7, pc}

08002de2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002de2:	b580      	push	{r7, lr}
 8002de4:	b082      	sub	sp, #8
 8002de6:	af00      	add	r7, sp, #0
 8002de8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002dea:	6878      	ldr	r0, [r7, #4]
 8002dec:	f7ff ffb0 	bl	8002d50 <SysTick_Config>
 8002df0:	4603      	mov	r3, r0
}
 8002df2:	4618      	mov	r0, r3
 8002df4:	3708      	adds	r7, #8
 8002df6:	46bd      	mov	sp, r7
 8002df8:	bd80      	pop	{r7, pc}
	...

08002dfc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002dfc:	b480      	push	{r7}
 8002dfe:	b087      	sub	sp, #28
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
 8002e04:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002e06:	2300      	movs	r3, #0
 8002e08:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e0a:	e160      	b.n	80030ce <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	681a      	ldr	r2, [r3, #0]
 8002e10:	2101      	movs	r1, #1
 8002e12:	697b      	ldr	r3, [r7, #20]
 8002e14:	fa01 f303 	lsl.w	r3, r1, r3
 8002e18:	4013      	ands	r3, r2
 8002e1a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	f000 8152 	beq.w	80030c8 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	685b      	ldr	r3, [r3, #4]
 8002e28:	f003 0303 	and.w	r3, r3, #3
 8002e2c:	2b01      	cmp	r3, #1
 8002e2e:	d005      	beq.n	8002e3c <HAL_GPIO_Init+0x40>
 8002e30:	683b      	ldr	r3, [r7, #0]
 8002e32:	685b      	ldr	r3, [r3, #4]
 8002e34:	f003 0303 	and.w	r3, r3, #3
 8002e38:	2b02      	cmp	r3, #2
 8002e3a:	d130      	bne.n	8002e9e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	689b      	ldr	r3, [r3, #8]
 8002e40:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002e42:	697b      	ldr	r3, [r7, #20]
 8002e44:	005b      	lsls	r3, r3, #1
 8002e46:	2203      	movs	r2, #3
 8002e48:	fa02 f303 	lsl.w	r3, r2, r3
 8002e4c:	43db      	mvns	r3, r3
 8002e4e:	693a      	ldr	r2, [r7, #16]
 8002e50:	4013      	ands	r3, r2
 8002e52:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002e54:	683b      	ldr	r3, [r7, #0]
 8002e56:	68da      	ldr	r2, [r3, #12]
 8002e58:	697b      	ldr	r3, [r7, #20]
 8002e5a:	005b      	lsls	r3, r3, #1
 8002e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e60:	693a      	ldr	r2, [r7, #16]
 8002e62:	4313      	orrs	r3, r2
 8002e64:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	693a      	ldr	r2, [r7, #16]
 8002e6a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	685b      	ldr	r3, [r3, #4]
 8002e70:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002e72:	2201      	movs	r2, #1
 8002e74:	697b      	ldr	r3, [r7, #20]
 8002e76:	fa02 f303 	lsl.w	r3, r2, r3
 8002e7a:	43db      	mvns	r3, r3
 8002e7c:	693a      	ldr	r2, [r7, #16]
 8002e7e:	4013      	ands	r3, r2
 8002e80:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e82:	683b      	ldr	r3, [r7, #0]
 8002e84:	685b      	ldr	r3, [r3, #4]
 8002e86:	091b      	lsrs	r3, r3, #4
 8002e88:	f003 0201 	and.w	r2, r3, #1
 8002e8c:	697b      	ldr	r3, [r7, #20]
 8002e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e92:	693a      	ldr	r2, [r7, #16]
 8002e94:	4313      	orrs	r3, r2
 8002e96:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	693a      	ldr	r2, [r7, #16]
 8002e9c:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002e9e:	683b      	ldr	r3, [r7, #0]
 8002ea0:	685b      	ldr	r3, [r3, #4]
 8002ea2:	f003 0303 	and.w	r3, r3, #3
 8002ea6:	2b03      	cmp	r3, #3
 8002ea8:	d017      	beq.n	8002eda <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	68db      	ldr	r3, [r3, #12]
 8002eae:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002eb0:	697b      	ldr	r3, [r7, #20]
 8002eb2:	005b      	lsls	r3, r3, #1
 8002eb4:	2203      	movs	r2, #3
 8002eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8002eba:	43db      	mvns	r3, r3
 8002ebc:	693a      	ldr	r2, [r7, #16]
 8002ebe:	4013      	ands	r3, r2
 8002ec0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002ec2:	683b      	ldr	r3, [r7, #0]
 8002ec4:	689a      	ldr	r2, [r3, #8]
 8002ec6:	697b      	ldr	r3, [r7, #20]
 8002ec8:	005b      	lsls	r3, r3, #1
 8002eca:	fa02 f303 	lsl.w	r3, r2, r3
 8002ece:	693a      	ldr	r2, [r7, #16]
 8002ed0:	4313      	orrs	r3, r2
 8002ed2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	693a      	ldr	r2, [r7, #16]
 8002ed8:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002eda:	683b      	ldr	r3, [r7, #0]
 8002edc:	685b      	ldr	r3, [r3, #4]
 8002ede:	f003 0303 	and.w	r3, r3, #3
 8002ee2:	2b02      	cmp	r3, #2
 8002ee4:	d123      	bne.n	8002f2e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002ee6:	697b      	ldr	r3, [r7, #20]
 8002ee8:	08da      	lsrs	r2, r3, #3
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	3208      	adds	r2, #8
 8002eee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ef2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002ef4:	697b      	ldr	r3, [r7, #20]
 8002ef6:	f003 0307 	and.w	r3, r3, #7
 8002efa:	009b      	lsls	r3, r3, #2
 8002efc:	220f      	movs	r2, #15
 8002efe:	fa02 f303 	lsl.w	r3, r2, r3
 8002f02:	43db      	mvns	r3, r3
 8002f04:	693a      	ldr	r2, [r7, #16]
 8002f06:	4013      	ands	r3, r2
 8002f08:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	691a      	ldr	r2, [r3, #16]
 8002f0e:	697b      	ldr	r3, [r7, #20]
 8002f10:	f003 0307 	and.w	r3, r3, #7
 8002f14:	009b      	lsls	r3, r3, #2
 8002f16:	fa02 f303 	lsl.w	r3, r2, r3
 8002f1a:	693a      	ldr	r2, [r7, #16]
 8002f1c:	4313      	orrs	r3, r2
 8002f1e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002f20:	697b      	ldr	r3, [r7, #20]
 8002f22:	08da      	lsrs	r2, r3, #3
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	3208      	adds	r2, #8
 8002f28:	6939      	ldr	r1, [r7, #16]
 8002f2a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002f34:	697b      	ldr	r3, [r7, #20]
 8002f36:	005b      	lsls	r3, r3, #1
 8002f38:	2203      	movs	r2, #3
 8002f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f3e:	43db      	mvns	r3, r3
 8002f40:	693a      	ldr	r2, [r7, #16]
 8002f42:	4013      	ands	r3, r2
 8002f44:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	685b      	ldr	r3, [r3, #4]
 8002f4a:	f003 0203 	and.w	r2, r3, #3
 8002f4e:	697b      	ldr	r3, [r7, #20]
 8002f50:	005b      	lsls	r3, r3, #1
 8002f52:	fa02 f303 	lsl.w	r3, r2, r3
 8002f56:	693a      	ldr	r2, [r7, #16]
 8002f58:	4313      	orrs	r3, r2
 8002f5a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	693a      	ldr	r2, [r7, #16]
 8002f60:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002f62:	683b      	ldr	r3, [r7, #0]
 8002f64:	685b      	ldr	r3, [r3, #4]
 8002f66:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	f000 80ac 	beq.w	80030c8 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f70:	4b5e      	ldr	r3, [pc, #376]	@ (80030ec <HAL_GPIO_Init+0x2f0>)
 8002f72:	699b      	ldr	r3, [r3, #24]
 8002f74:	4a5d      	ldr	r2, [pc, #372]	@ (80030ec <HAL_GPIO_Init+0x2f0>)
 8002f76:	f043 0301 	orr.w	r3, r3, #1
 8002f7a:	6193      	str	r3, [r2, #24]
 8002f7c:	4b5b      	ldr	r3, [pc, #364]	@ (80030ec <HAL_GPIO_Init+0x2f0>)
 8002f7e:	699b      	ldr	r3, [r3, #24]
 8002f80:	f003 0301 	and.w	r3, r3, #1
 8002f84:	60bb      	str	r3, [r7, #8]
 8002f86:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002f88:	4a59      	ldr	r2, [pc, #356]	@ (80030f0 <HAL_GPIO_Init+0x2f4>)
 8002f8a:	697b      	ldr	r3, [r7, #20]
 8002f8c:	089b      	lsrs	r3, r3, #2
 8002f8e:	3302      	adds	r3, #2
 8002f90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f94:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002f96:	697b      	ldr	r3, [r7, #20]
 8002f98:	f003 0303 	and.w	r3, r3, #3
 8002f9c:	009b      	lsls	r3, r3, #2
 8002f9e:	220f      	movs	r2, #15
 8002fa0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fa4:	43db      	mvns	r3, r3
 8002fa6:	693a      	ldr	r2, [r7, #16]
 8002fa8:	4013      	ands	r3, r2
 8002faa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002fb2:	d025      	beq.n	8003000 <HAL_GPIO_Init+0x204>
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	4a4f      	ldr	r2, [pc, #316]	@ (80030f4 <HAL_GPIO_Init+0x2f8>)
 8002fb8:	4293      	cmp	r3, r2
 8002fba:	d01f      	beq.n	8002ffc <HAL_GPIO_Init+0x200>
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	4a4e      	ldr	r2, [pc, #312]	@ (80030f8 <HAL_GPIO_Init+0x2fc>)
 8002fc0:	4293      	cmp	r3, r2
 8002fc2:	d019      	beq.n	8002ff8 <HAL_GPIO_Init+0x1fc>
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	4a4d      	ldr	r2, [pc, #308]	@ (80030fc <HAL_GPIO_Init+0x300>)
 8002fc8:	4293      	cmp	r3, r2
 8002fca:	d013      	beq.n	8002ff4 <HAL_GPIO_Init+0x1f8>
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	4a4c      	ldr	r2, [pc, #304]	@ (8003100 <HAL_GPIO_Init+0x304>)
 8002fd0:	4293      	cmp	r3, r2
 8002fd2:	d00d      	beq.n	8002ff0 <HAL_GPIO_Init+0x1f4>
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	4a4b      	ldr	r2, [pc, #300]	@ (8003104 <HAL_GPIO_Init+0x308>)
 8002fd8:	4293      	cmp	r3, r2
 8002fda:	d007      	beq.n	8002fec <HAL_GPIO_Init+0x1f0>
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	4a4a      	ldr	r2, [pc, #296]	@ (8003108 <HAL_GPIO_Init+0x30c>)
 8002fe0:	4293      	cmp	r3, r2
 8002fe2:	d101      	bne.n	8002fe8 <HAL_GPIO_Init+0x1ec>
 8002fe4:	2306      	movs	r3, #6
 8002fe6:	e00c      	b.n	8003002 <HAL_GPIO_Init+0x206>
 8002fe8:	2307      	movs	r3, #7
 8002fea:	e00a      	b.n	8003002 <HAL_GPIO_Init+0x206>
 8002fec:	2305      	movs	r3, #5
 8002fee:	e008      	b.n	8003002 <HAL_GPIO_Init+0x206>
 8002ff0:	2304      	movs	r3, #4
 8002ff2:	e006      	b.n	8003002 <HAL_GPIO_Init+0x206>
 8002ff4:	2303      	movs	r3, #3
 8002ff6:	e004      	b.n	8003002 <HAL_GPIO_Init+0x206>
 8002ff8:	2302      	movs	r3, #2
 8002ffa:	e002      	b.n	8003002 <HAL_GPIO_Init+0x206>
 8002ffc:	2301      	movs	r3, #1
 8002ffe:	e000      	b.n	8003002 <HAL_GPIO_Init+0x206>
 8003000:	2300      	movs	r3, #0
 8003002:	697a      	ldr	r2, [r7, #20]
 8003004:	f002 0203 	and.w	r2, r2, #3
 8003008:	0092      	lsls	r2, r2, #2
 800300a:	4093      	lsls	r3, r2
 800300c:	693a      	ldr	r2, [r7, #16]
 800300e:	4313      	orrs	r3, r2
 8003010:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003012:	4937      	ldr	r1, [pc, #220]	@ (80030f0 <HAL_GPIO_Init+0x2f4>)
 8003014:	697b      	ldr	r3, [r7, #20]
 8003016:	089b      	lsrs	r3, r3, #2
 8003018:	3302      	adds	r3, #2
 800301a:	693a      	ldr	r2, [r7, #16]
 800301c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003020:	4b3a      	ldr	r3, [pc, #232]	@ (800310c <HAL_GPIO_Init+0x310>)
 8003022:	689b      	ldr	r3, [r3, #8]
 8003024:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	43db      	mvns	r3, r3
 800302a:	693a      	ldr	r2, [r7, #16]
 800302c:	4013      	ands	r3, r2
 800302e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003030:	683b      	ldr	r3, [r7, #0]
 8003032:	685b      	ldr	r3, [r3, #4]
 8003034:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003038:	2b00      	cmp	r3, #0
 800303a:	d003      	beq.n	8003044 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 800303c:	693a      	ldr	r2, [r7, #16]
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	4313      	orrs	r3, r2
 8003042:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003044:	4a31      	ldr	r2, [pc, #196]	@ (800310c <HAL_GPIO_Init+0x310>)
 8003046:	693b      	ldr	r3, [r7, #16]
 8003048:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800304a:	4b30      	ldr	r3, [pc, #192]	@ (800310c <HAL_GPIO_Init+0x310>)
 800304c:	68db      	ldr	r3, [r3, #12]
 800304e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	43db      	mvns	r3, r3
 8003054:	693a      	ldr	r2, [r7, #16]
 8003056:	4013      	ands	r3, r2
 8003058:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800305a:	683b      	ldr	r3, [r7, #0]
 800305c:	685b      	ldr	r3, [r3, #4]
 800305e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003062:	2b00      	cmp	r3, #0
 8003064:	d003      	beq.n	800306e <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8003066:	693a      	ldr	r2, [r7, #16]
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	4313      	orrs	r3, r2
 800306c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800306e:	4a27      	ldr	r2, [pc, #156]	@ (800310c <HAL_GPIO_Init+0x310>)
 8003070:	693b      	ldr	r3, [r7, #16]
 8003072:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003074:	4b25      	ldr	r3, [pc, #148]	@ (800310c <HAL_GPIO_Init+0x310>)
 8003076:	685b      	ldr	r3, [r3, #4]
 8003078:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	43db      	mvns	r3, r3
 800307e:	693a      	ldr	r2, [r7, #16]
 8003080:	4013      	ands	r3, r2
 8003082:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003084:	683b      	ldr	r3, [r7, #0]
 8003086:	685b      	ldr	r3, [r3, #4]
 8003088:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800308c:	2b00      	cmp	r3, #0
 800308e:	d003      	beq.n	8003098 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8003090:	693a      	ldr	r2, [r7, #16]
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	4313      	orrs	r3, r2
 8003096:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003098:	4a1c      	ldr	r2, [pc, #112]	@ (800310c <HAL_GPIO_Init+0x310>)
 800309a:	693b      	ldr	r3, [r7, #16]
 800309c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800309e:	4b1b      	ldr	r3, [pc, #108]	@ (800310c <HAL_GPIO_Init+0x310>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	43db      	mvns	r3, r3
 80030a8:	693a      	ldr	r2, [r7, #16]
 80030aa:	4013      	ands	r3, r2
 80030ac:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	685b      	ldr	r3, [r3, #4]
 80030b2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d003      	beq.n	80030c2 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 80030ba:	693a      	ldr	r2, [r7, #16]
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	4313      	orrs	r3, r2
 80030c0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80030c2:	4a12      	ldr	r2, [pc, #72]	@ (800310c <HAL_GPIO_Init+0x310>)
 80030c4:	693b      	ldr	r3, [r7, #16]
 80030c6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80030c8:	697b      	ldr	r3, [r7, #20]
 80030ca:	3301      	adds	r3, #1
 80030cc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80030ce:	683b      	ldr	r3, [r7, #0]
 80030d0:	681a      	ldr	r2, [r3, #0]
 80030d2:	697b      	ldr	r3, [r7, #20]
 80030d4:	fa22 f303 	lsr.w	r3, r2, r3
 80030d8:	2b00      	cmp	r3, #0
 80030da:	f47f ae97 	bne.w	8002e0c <HAL_GPIO_Init+0x10>
  }
}
 80030de:	bf00      	nop
 80030e0:	bf00      	nop
 80030e2:	371c      	adds	r7, #28
 80030e4:	46bd      	mov	sp, r7
 80030e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ea:	4770      	bx	lr
 80030ec:	40021000 	.word	0x40021000
 80030f0:	40010000 	.word	0x40010000
 80030f4:	48000400 	.word	0x48000400
 80030f8:	48000800 	.word	0x48000800
 80030fc:	48000c00 	.word	0x48000c00
 8003100:	48001000 	.word	0x48001000
 8003104:	48001400 	.word	0x48001400
 8003108:	48001800 	.word	0x48001800
 800310c:	40010400 	.word	0x40010400

08003110 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003110:	b480      	push	{r7}
 8003112:	b083      	sub	sp, #12
 8003114:	af00      	add	r7, sp, #0
 8003116:	6078      	str	r0, [r7, #4]
 8003118:	460b      	mov	r3, r1
 800311a:	807b      	strh	r3, [r7, #2]
 800311c:	4613      	mov	r3, r2
 800311e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003120:	787b      	ldrb	r3, [r7, #1]
 8003122:	2b00      	cmp	r3, #0
 8003124:	d003      	beq.n	800312e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003126:	887a      	ldrh	r2, [r7, #2]
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800312c:	e002      	b.n	8003134 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800312e:	887a      	ldrh	r2, [r7, #2]
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003134:	bf00      	nop
 8003136:	370c      	adds	r7, #12
 8003138:	46bd      	mov	sp, r7
 800313a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313e:	4770      	bx	lr

08003140 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	f5ad 7d02 	sub.w	sp, sp, #520	@ 0x208
 8003146:	af00      	add	r7, sp, #0
 8003148:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800314c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003150:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003152:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003156:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	2b00      	cmp	r3, #0
 800315e:	d102      	bne.n	8003166 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8003160:	2301      	movs	r3, #1
 8003162:	f001 b83a 	b.w	80041da <HAL_RCC_OscConfig+0x109a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003166:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800316a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f003 0301 	and.w	r3, r3, #1
 8003176:	2b00      	cmp	r3, #0
 8003178:	f000 816f 	beq.w	800345a <HAL_RCC_OscConfig+0x31a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800317c:	4bb5      	ldr	r3, [pc, #724]	@ (8003454 <HAL_RCC_OscConfig+0x314>)
 800317e:	685b      	ldr	r3, [r3, #4]
 8003180:	f003 030c 	and.w	r3, r3, #12
 8003184:	2b04      	cmp	r3, #4
 8003186:	d00c      	beq.n	80031a2 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003188:	4bb2      	ldr	r3, [pc, #712]	@ (8003454 <HAL_RCC_OscConfig+0x314>)
 800318a:	685b      	ldr	r3, [r3, #4]
 800318c:	f003 030c 	and.w	r3, r3, #12
 8003190:	2b08      	cmp	r3, #8
 8003192:	d15c      	bne.n	800324e <HAL_RCC_OscConfig+0x10e>
 8003194:	4baf      	ldr	r3, [pc, #700]	@ (8003454 <HAL_RCC_OscConfig+0x314>)
 8003196:	685b      	ldr	r3, [r3, #4]
 8003198:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 800319c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80031a0:	d155      	bne.n	800324e <HAL_RCC_OscConfig+0x10e>
 80031a2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80031a6:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031aa:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80031ae:	fa93 f3a3 	rbit	r3, r3
 80031b2:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80031b6:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031ba:	fab3 f383 	clz	r3, r3
 80031be:	b2db      	uxtb	r3, r3
 80031c0:	095b      	lsrs	r3, r3, #5
 80031c2:	b2db      	uxtb	r3, r3
 80031c4:	f043 0301 	orr.w	r3, r3, #1
 80031c8:	b2db      	uxtb	r3, r3
 80031ca:	2b01      	cmp	r3, #1
 80031cc:	d102      	bne.n	80031d4 <HAL_RCC_OscConfig+0x94>
 80031ce:	4ba1      	ldr	r3, [pc, #644]	@ (8003454 <HAL_RCC_OscConfig+0x314>)
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	e015      	b.n	8003200 <HAL_RCC_OscConfig+0xc0>
 80031d4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80031d8:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031dc:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 80031e0:	fa93 f3a3 	rbit	r3, r3
 80031e4:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 80031e8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80031ec:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 80031f0:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 80031f4:	fa93 f3a3 	rbit	r3, r3
 80031f8:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 80031fc:	4b95      	ldr	r3, [pc, #596]	@ (8003454 <HAL_RCC_OscConfig+0x314>)
 80031fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003200:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003204:	f8c7 21dc 	str.w	r2, [r7, #476]	@ 0x1dc
 8003208:	f8d7 21dc 	ldr.w	r2, [r7, #476]	@ 0x1dc
 800320c:	fa92 f2a2 	rbit	r2, r2
 8003210:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
  return result;
 8003214:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8003218:	fab2 f282 	clz	r2, r2
 800321c:	b2d2      	uxtb	r2, r2
 800321e:	f042 0220 	orr.w	r2, r2, #32
 8003222:	b2d2      	uxtb	r2, r2
 8003224:	f002 021f 	and.w	r2, r2, #31
 8003228:	2101      	movs	r1, #1
 800322a:	fa01 f202 	lsl.w	r2, r1, r2
 800322e:	4013      	ands	r3, r2
 8003230:	2b00      	cmp	r3, #0
 8003232:	f000 8111 	beq.w	8003458 <HAL_RCC_OscConfig+0x318>
 8003236:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800323a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	685b      	ldr	r3, [r3, #4]
 8003242:	2b00      	cmp	r3, #0
 8003244:	f040 8108 	bne.w	8003458 <HAL_RCC_OscConfig+0x318>
      {
        return HAL_ERROR;
 8003248:	2301      	movs	r3, #1
 800324a:	f000 bfc6 	b.w	80041da <HAL_RCC_OscConfig+0x109a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800324e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003252:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	685b      	ldr	r3, [r3, #4]
 800325a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800325e:	d106      	bne.n	800326e <HAL_RCC_OscConfig+0x12e>
 8003260:	4b7c      	ldr	r3, [pc, #496]	@ (8003454 <HAL_RCC_OscConfig+0x314>)
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	4a7b      	ldr	r2, [pc, #492]	@ (8003454 <HAL_RCC_OscConfig+0x314>)
 8003266:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800326a:	6013      	str	r3, [r2, #0]
 800326c:	e036      	b.n	80032dc <HAL_RCC_OscConfig+0x19c>
 800326e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003272:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	685b      	ldr	r3, [r3, #4]
 800327a:	2b00      	cmp	r3, #0
 800327c:	d10c      	bne.n	8003298 <HAL_RCC_OscConfig+0x158>
 800327e:	4b75      	ldr	r3, [pc, #468]	@ (8003454 <HAL_RCC_OscConfig+0x314>)
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	4a74      	ldr	r2, [pc, #464]	@ (8003454 <HAL_RCC_OscConfig+0x314>)
 8003284:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003288:	6013      	str	r3, [r2, #0]
 800328a:	4b72      	ldr	r3, [pc, #456]	@ (8003454 <HAL_RCC_OscConfig+0x314>)
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	4a71      	ldr	r2, [pc, #452]	@ (8003454 <HAL_RCC_OscConfig+0x314>)
 8003290:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003294:	6013      	str	r3, [r2, #0]
 8003296:	e021      	b.n	80032dc <HAL_RCC_OscConfig+0x19c>
 8003298:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800329c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	685b      	ldr	r3, [r3, #4]
 80032a4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80032a8:	d10c      	bne.n	80032c4 <HAL_RCC_OscConfig+0x184>
 80032aa:	4b6a      	ldr	r3, [pc, #424]	@ (8003454 <HAL_RCC_OscConfig+0x314>)
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	4a69      	ldr	r2, [pc, #420]	@ (8003454 <HAL_RCC_OscConfig+0x314>)
 80032b0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80032b4:	6013      	str	r3, [r2, #0]
 80032b6:	4b67      	ldr	r3, [pc, #412]	@ (8003454 <HAL_RCC_OscConfig+0x314>)
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	4a66      	ldr	r2, [pc, #408]	@ (8003454 <HAL_RCC_OscConfig+0x314>)
 80032bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80032c0:	6013      	str	r3, [r2, #0]
 80032c2:	e00b      	b.n	80032dc <HAL_RCC_OscConfig+0x19c>
 80032c4:	4b63      	ldr	r3, [pc, #396]	@ (8003454 <HAL_RCC_OscConfig+0x314>)
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	4a62      	ldr	r2, [pc, #392]	@ (8003454 <HAL_RCC_OscConfig+0x314>)
 80032ca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80032ce:	6013      	str	r3, [r2, #0]
 80032d0:	4b60      	ldr	r3, [pc, #384]	@ (8003454 <HAL_RCC_OscConfig+0x314>)
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	4a5f      	ldr	r2, [pc, #380]	@ (8003454 <HAL_RCC_OscConfig+0x314>)
 80032d6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80032da:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80032dc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80032e0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	685b      	ldr	r3, [r3, #4]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d059      	beq.n	80033a0 <HAL_RCC_OscConfig+0x260>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032ec:	f7fe fbaa 	bl	8001a44 <HAL_GetTick>
 80032f0:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032f4:	e00a      	b.n	800330c <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80032f6:	f7fe fba5 	bl	8001a44 <HAL_GetTick>
 80032fa:	4602      	mov	r2, r0
 80032fc:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003300:	1ad3      	subs	r3, r2, r3
 8003302:	2b64      	cmp	r3, #100	@ 0x64
 8003304:	d902      	bls.n	800330c <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8003306:	2303      	movs	r3, #3
 8003308:	f000 bf67 	b.w	80041da <HAL_RCC_OscConfig+0x109a>
 800330c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003310:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003314:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8003318:	fa93 f3a3 	rbit	r3, r3
 800331c:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
  return result;
 8003320:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003324:	fab3 f383 	clz	r3, r3
 8003328:	b2db      	uxtb	r3, r3
 800332a:	095b      	lsrs	r3, r3, #5
 800332c:	b2db      	uxtb	r3, r3
 800332e:	f043 0301 	orr.w	r3, r3, #1
 8003332:	b2db      	uxtb	r3, r3
 8003334:	2b01      	cmp	r3, #1
 8003336:	d102      	bne.n	800333e <HAL_RCC_OscConfig+0x1fe>
 8003338:	4b46      	ldr	r3, [pc, #280]	@ (8003454 <HAL_RCC_OscConfig+0x314>)
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	e015      	b.n	800336a <HAL_RCC_OscConfig+0x22a>
 800333e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003342:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003346:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 800334a:	fa93 f3a3 	rbit	r3, r3
 800334e:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 8003352:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003356:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 800335a:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 800335e:	fa93 f3a3 	rbit	r3, r3
 8003362:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8003366:	4b3b      	ldr	r3, [pc, #236]	@ (8003454 <HAL_RCC_OscConfig+0x314>)
 8003368:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800336a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800336e:	f8c7 21bc 	str.w	r2, [r7, #444]	@ 0x1bc
 8003372:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 8003376:	fa92 f2a2 	rbit	r2, r2
 800337a:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
  return result;
 800337e:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8003382:	fab2 f282 	clz	r2, r2
 8003386:	b2d2      	uxtb	r2, r2
 8003388:	f042 0220 	orr.w	r2, r2, #32
 800338c:	b2d2      	uxtb	r2, r2
 800338e:	f002 021f 	and.w	r2, r2, #31
 8003392:	2101      	movs	r1, #1
 8003394:	fa01 f202 	lsl.w	r2, r1, r2
 8003398:	4013      	ands	r3, r2
 800339a:	2b00      	cmp	r3, #0
 800339c:	d0ab      	beq.n	80032f6 <HAL_RCC_OscConfig+0x1b6>
 800339e:	e05c      	b.n	800345a <HAL_RCC_OscConfig+0x31a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033a0:	f7fe fb50 	bl	8001a44 <HAL_GetTick>
 80033a4:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80033a8:	e00a      	b.n	80033c0 <HAL_RCC_OscConfig+0x280>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80033aa:	f7fe fb4b 	bl	8001a44 <HAL_GetTick>
 80033ae:	4602      	mov	r2, r0
 80033b0:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80033b4:	1ad3      	subs	r3, r2, r3
 80033b6:	2b64      	cmp	r3, #100	@ 0x64
 80033b8:	d902      	bls.n	80033c0 <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
 80033ba:	2303      	movs	r3, #3
 80033bc:	f000 bf0d 	b.w	80041da <HAL_RCC_OscConfig+0x109a>
 80033c0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80033c4:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033c8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 80033cc:	fa93 f3a3 	rbit	r3, r3
 80033d0:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
  return result;
 80033d4:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80033d8:	fab3 f383 	clz	r3, r3
 80033dc:	b2db      	uxtb	r3, r3
 80033de:	095b      	lsrs	r3, r3, #5
 80033e0:	b2db      	uxtb	r3, r3
 80033e2:	f043 0301 	orr.w	r3, r3, #1
 80033e6:	b2db      	uxtb	r3, r3
 80033e8:	2b01      	cmp	r3, #1
 80033ea:	d102      	bne.n	80033f2 <HAL_RCC_OscConfig+0x2b2>
 80033ec:	4b19      	ldr	r3, [pc, #100]	@ (8003454 <HAL_RCC_OscConfig+0x314>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	e015      	b.n	800341e <HAL_RCC_OscConfig+0x2de>
 80033f2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80033f6:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033fa:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 80033fe:	fa93 f3a3 	rbit	r3, r3
 8003402:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 8003406:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800340a:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 800340e:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8003412:	fa93 f3a3 	rbit	r3, r3
 8003416:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 800341a:	4b0e      	ldr	r3, [pc, #56]	@ (8003454 <HAL_RCC_OscConfig+0x314>)
 800341c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800341e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003422:	f8c7 219c 	str.w	r2, [r7, #412]	@ 0x19c
 8003426:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 800342a:	fa92 f2a2 	rbit	r2, r2
 800342e:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
  return result;
 8003432:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8003436:	fab2 f282 	clz	r2, r2
 800343a:	b2d2      	uxtb	r2, r2
 800343c:	f042 0220 	orr.w	r2, r2, #32
 8003440:	b2d2      	uxtb	r2, r2
 8003442:	f002 021f 	and.w	r2, r2, #31
 8003446:	2101      	movs	r1, #1
 8003448:	fa01 f202 	lsl.w	r2, r1, r2
 800344c:	4013      	ands	r3, r2
 800344e:	2b00      	cmp	r3, #0
 8003450:	d1ab      	bne.n	80033aa <HAL_RCC_OscConfig+0x26a>
 8003452:	e002      	b.n	800345a <HAL_RCC_OscConfig+0x31a>
 8003454:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003458:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800345a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800345e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f003 0302 	and.w	r3, r3, #2
 800346a:	2b00      	cmp	r3, #0
 800346c:	f000 817f 	beq.w	800376e <HAL_RCC_OscConfig+0x62e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003470:	4ba7      	ldr	r3, [pc, #668]	@ (8003710 <HAL_RCC_OscConfig+0x5d0>)
 8003472:	685b      	ldr	r3, [r3, #4]
 8003474:	f003 030c 	and.w	r3, r3, #12
 8003478:	2b00      	cmp	r3, #0
 800347a:	d00c      	beq.n	8003496 <HAL_RCC_OscConfig+0x356>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800347c:	4ba4      	ldr	r3, [pc, #656]	@ (8003710 <HAL_RCC_OscConfig+0x5d0>)
 800347e:	685b      	ldr	r3, [r3, #4]
 8003480:	f003 030c 	and.w	r3, r3, #12
 8003484:	2b08      	cmp	r3, #8
 8003486:	d173      	bne.n	8003570 <HAL_RCC_OscConfig+0x430>
 8003488:	4ba1      	ldr	r3, [pc, #644]	@ (8003710 <HAL_RCC_OscConfig+0x5d0>)
 800348a:	685b      	ldr	r3, [r3, #4]
 800348c:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8003490:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003494:	d16c      	bne.n	8003570 <HAL_RCC_OscConfig+0x430>
 8003496:	2302      	movs	r3, #2
 8003498:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800349c:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 80034a0:	fa93 f3a3 	rbit	r3, r3
 80034a4:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
  return result;
 80034a8:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80034ac:	fab3 f383 	clz	r3, r3
 80034b0:	b2db      	uxtb	r3, r3
 80034b2:	095b      	lsrs	r3, r3, #5
 80034b4:	b2db      	uxtb	r3, r3
 80034b6:	f043 0301 	orr.w	r3, r3, #1
 80034ba:	b2db      	uxtb	r3, r3
 80034bc:	2b01      	cmp	r3, #1
 80034be:	d102      	bne.n	80034c6 <HAL_RCC_OscConfig+0x386>
 80034c0:	4b93      	ldr	r3, [pc, #588]	@ (8003710 <HAL_RCC_OscConfig+0x5d0>)
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	e013      	b.n	80034ee <HAL_RCC_OscConfig+0x3ae>
 80034c6:	2302      	movs	r3, #2
 80034c8:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034cc:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 80034d0:	fa93 f3a3 	rbit	r3, r3
 80034d4:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 80034d8:	2302      	movs	r3, #2
 80034da:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 80034de:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 80034e2:	fa93 f3a3 	rbit	r3, r3
 80034e6:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 80034ea:	4b89      	ldr	r3, [pc, #548]	@ (8003710 <HAL_RCC_OscConfig+0x5d0>)
 80034ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034ee:	2202      	movs	r2, #2
 80034f0:	f8c7 217c 	str.w	r2, [r7, #380]	@ 0x17c
 80034f4:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 80034f8:	fa92 f2a2 	rbit	r2, r2
 80034fc:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
  return result;
 8003500:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8003504:	fab2 f282 	clz	r2, r2
 8003508:	b2d2      	uxtb	r2, r2
 800350a:	f042 0220 	orr.w	r2, r2, #32
 800350e:	b2d2      	uxtb	r2, r2
 8003510:	f002 021f 	and.w	r2, r2, #31
 8003514:	2101      	movs	r1, #1
 8003516:	fa01 f202 	lsl.w	r2, r1, r2
 800351a:	4013      	ands	r3, r2
 800351c:	2b00      	cmp	r3, #0
 800351e:	d00a      	beq.n	8003536 <HAL_RCC_OscConfig+0x3f6>
 8003520:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003524:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	68db      	ldr	r3, [r3, #12]
 800352c:	2b01      	cmp	r3, #1
 800352e:	d002      	beq.n	8003536 <HAL_RCC_OscConfig+0x3f6>
      {
        return HAL_ERROR;
 8003530:	2301      	movs	r3, #1
 8003532:	f000 be52 	b.w	80041da <HAL_RCC_OscConfig+0x109a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003536:	4b76      	ldr	r3, [pc, #472]	@ (8003710 <HAL_RCC_OscConfig+0x5d0>)
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800353e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003542:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	691b      	ldr	r3, [r3, #16]
 800354a:	21f8      	movs	r1, #248	@ 0xf8
 800354c:	f8c7 1174 	str.w	r1, [r7, #372]	@ 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003550:	f8d7 1174 	ldr.w	r1, [r7, #372]	@ 0x174
 8003554:	fa91 f1a1 	rbit	r1, r1
 8003558:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
  return result;
 800355c:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8003560:	fab1 f181 	clz	r1, r1
 8003564:	b2c9      	uxtb	r1, r1
 8003566:	408b      	lsls	r3, r1
 8003568:	4969      	ldr	r1, [pc, #420]	@ (8003710 <HAL_RCC_OscConfig+0x5d0>)
 800356a:	4313      	orrs	r3, r2
 800356c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800356e:	e0fe      	b.n	800376e <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003570:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003574:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	68db      	ldr	r3, [r3, #12]
 800357c:	2b00      	cmp	r3, #0
 800357e:	f000 8088 	beq.w	8003692 <HAL_RCC_OscConfig+0x552>
 8003582:	2301      	movs	r3, #1
 8003584:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003588:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 800358c:	fa93 f3a3 	rbit	r3, r3
 8003590:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
  return result;
 8003594:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003598:	fab3 f383 	clz	r3, r3
 800359c:	b2db      	uxtb	r3, r3
 800359e:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80035a2:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80035a6:	009b      	lsls	r3, r3, #2
 80035a8:	461a      	mov	r2, r3
 80035aa:	2301      	movs	r3, #1
 80035ac:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035ae:	f7fe fa49 	bl	8001a44 <HAL_GetTick>
 80035b2:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035b6:	e00a      	b.n	80035ce <HAL_RCC_OscConfig+0x48e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80035b8:	f7fe fa44 	bl	8001a44 <HAL_GetTick>
 80035bc:	4602      	mov	r2, r0
 80035be:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80035c2:	1ad3      	subs	r3, r2, r3
 80035c4:	2b02      	cmp	r3, #2
 80035c6:	d902      	bls.n	80035ce <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 80035c8:	2303      	movs	r3, #3
 80035ca:	f000 be06 	b.w	80041da <HAL_RCC_OscConfig+0x109a>
 80035ce:	2302      	movs	r3, #2
 80035d0:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035d4:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 80035d8:	fa93 f3a3 	rbit	r3, r3
 80035dc:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
  return result;
 80035e0:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035e4:	fab3 f383 	clz	r3, r3
 80035e8:	b2db      	uxtb	r3, r3
 80035ea:	095b      	lsrs	r3, r3, #5
 80035ec:	b2db      	uxtb	r3, r3
 80035ee:	f043 0301 	orr.w	r3, r3, #1
 80035f2:	b2db      	uxtb	r3, r3
 80035f4:	2b01      	cmp	r3, #1
 80035f6:	d102      	bne.n	80035fe <HAL_RCC_OscConfig+0x4be>
 80035f8:	4b45      	ldr	r3, [pc, #276]	@ (8003710 <HAL_RCC_OscConfig+0x5d0>)
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	e013      	b.n	8003626 <HAL_RCC_OscConfig+0x4e6>
 80035fe:	2302      	movs	r3, #2
 8003600:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003604:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8003608:	fa93 f3a3 	rbit	r3, r3
 800360c:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8003610:	2302      	movs	r3, #2
 8003612:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8003616:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 800361a:	fa93 f3a3 	rbit	r3, r3
 800361e:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8003622:	4b3b      	ldr	r3, [pc, #236]	@ (8003710 <HAL_RCC_OscConfig+0x5d0>)
 8003624:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003626:	2202      	movs	r2, #2
 8003628:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 800362c:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 8003630:	fa92 f2a2 	rbit	r2, r2
 8003634:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
  return result;
 8003638:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800363c:	fab2 f282 	clz	r2, r2
 8003640:	b2d2      	uxtb	r2, r2
 8003642:	f042 0220 	orr.w	r2, r2, #32
 8003646:	b2d2      	uxtb	r2, r2
 8003648:	f002 021f 	and.w	r2, r2, #31
 800364c:	2101      	movs	r1, #1
 800364e:	fa01 f202 	lsl.w	r2, r1, r2
 8003652:	4013      	ands	r3, r2
 8003654:	2b00      	cmp	r3, #0
 8003656:	d0af      	beq.n	80035b8 <HAL_RCC_OscConfig+0x478>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003658:	4b2d      	ldr	r3, [pc, #180]	@ (8003710 <HAL_RCC_OscConfig+0x5d0>)
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003660:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003664:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	691b      	ldr	r3, [r3, #16]
 800366c:	21f8      	movs	r1, #248	@ 0xf8
 800366e:	f8c7 1144 	str.w	r1, [r7, #324]	@ 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003672:	f8d7 1144 	ldr.w	r1, [r7, #324]	@ 0x144
 8003676:	fa91 f1a1 	rbit	r1, r1
 800367a:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
  return result;
 800367e:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8003682:	fab1 f181 	clz	r1, r1
 8003686:	b2c9      	uxtb	r1, r1
 8003688:	408b      	lsls	r3, r1
 800368a:	4921      	ldr	r1, [pc, #132]	@ (8003710 <HAL_RCC_OscConfig+0x5d0>)
 800368c:	4313      	orrs	r3, r2
 800368e:	600b      	str	r3, [r1, #0]
 8003690:	e06d      	b.n	800376e <HAL_RCC_OscConfig+0x62e>
 8003692:	2301      	movs	r3, #1
 8003694:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003698:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 800369c:	fa93 f3a3 	rbit	r3, r3
 80036a0:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  return result;
 80036a4:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80036a8:	fab3 f383 	clz	r3, r3
 80036ac:	b2db      	uxtb	r3, r3
 80036ae:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80036b2:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80036b6:	009b      	lsls	r3, r3, #2
 80036b8:	461a      	mov	r2, r3
 80036ba:	2300      	movs	r3, #0
 80036bc:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036be:	f7fe f9c1 	bl	8001a44 <HAL_GetTick>
 80036c2:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80036c6:	e00a      	b.n	80036de <HAL_RCC_OscConfig+0x59e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80036c8:	f7fe f9bc 	bl	8001a44 <HAL_GetTick>
 80036cc:	4602      	mov	r2, r0
 80036ce:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80036d2:	1ad3      	subs	r3, r2, r3
 80036d4:	2b02      	cmp	r3, #2
 80036d6:	d902      	bls.n	80036de <HAL_RCC_OscConfig+0x59e>
          {
            return HAL_TIMEOUT;
 80036d8:	2303      	movs	r3, #3
 80036da:	f000 bd7e 	b.w	80041da <HAL_RCC_OscConfig+0x109a>
 80036de:	2302      	movs	r3, #2
 80036e0:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036e4:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80036e8:	fa93 f3a3 	rbit	r3, r3
 80036ec:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  return result;
 80036f0:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80036f4:	fab3 f383 	clz	r3, r3
 80036f8:	b2db      	uxtb	r3, r3
 80036fa:	095b      	lsrs	r3, r3, #5
 80036fc:	b2db      	uxtb	r3, r3
 80036fe:	f043 0301 	orr.w	r3, r3, #1
 8003702:	b2db      	uxtb	r3, r3
 8003704:	2b01      	cmp	r3, #1
 8003706:	d105      	bne.n	8003714 <HAL_RCC_OscConfig+0x5d4>
 8003708:	4b01      	ldr	r3, [pc, #4]	@ (8003710 <HAL_RCC_OscConfig+0x5d0>)
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	e016      	b.n	800373c <HAL_RCC_OscConfig+0x5fc>
 800370e:	bf00      	nop
 8003710:	40021000 	.word	0x40021000
 8003714:	2302      	movs	r3, #2
 8003716:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800371a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800371e:	fa93 f3a3 	rbit	r3, r3
 8003722:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8003726:	2302      	movs	r3, #2
 8003728:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 800372c:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8003730:	fa93 f3a3 	rbit	r3, r3
 8003734:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8003738:	4bbf      	ldr	r3, [pc, #764]	@ (8003a38 <HAL_RCC_OscConfig+0x8f8>)
 800373a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800373c:	2202      	movs	r2, #2
 800373e:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 8003742:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8003746:	fa92 f2a2 	rbit	r2, r2
 800374a:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
  return result;
 800374e:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8003752:	fab2 f282 	clz	r2, r2
 8003756:	b2d2      	uxtb	r2, r2
 8003758:	f042 0220 	orr.w	r2, r2, #32
 800375c:	b2d2      	uxtb	r2, r2
 800375e:	f002 021f 	and.w	r2, r2, #31
 8003762:	2101      	movs	r1, #1
 8003764:	fa01 f202 	lsl.w	r2, r1, r2
 8003768:	4013      	ands	r3, r2
 800376a:	2b00      	cmp	r3, #0
 800376c:	d1ac      	bne.n	80036c8 <HAL_RCC_OscConfig+0x588>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800376e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003772:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f003 0308 	and.w	r3, r3, #8
 800377e:	2b00      	cmp	r3, #0
 8003780:	f000 8113 	beq.w	80039aa <HAL_RCC_OscConfig+0x86a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003784:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003788:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	695b      	ldr	r3, [r3, #20]
 8003790:	2b00      	cmp	r3, #0
 8003792:	d07c      	beq.n	800388e <HAL_RCC_OscConfig+0x74e>
 8003794:	2301      	movs	r3, #1
 8003796:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800379a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800379e:	fa93 f3a3 	rbit	r3, r3
 80037a2:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
  return result;
 80037a6:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80037aa:	fab3 f383 	clz	r3, r3
 80037ae:	b2db      	uxtb	r3, r3
 80037b0:	461a      	mov	r2, r3
 80037b2:	4ba2      	ldr	r3, [pc, #648]	@ (8003a3c <HAL_RCC_OscConfig+0x8fc>)
 80037b4:	4413      	add	r3, r2
 80037b6:	009b      	lsls	r3, r3, #2
 80037b8:	461a      	mov	r2, r3
 80037ba:	2301      	movs	r3, #1
 80037bc:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037be:	f7fe f941 	bl	8001a44 <HAL_GetTick>
 80037c2:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80037c6:	e00a      	b.n	80037de <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80037c8:	f7fe f93c 	bl	8001a44 <HAL_GetTick>
 80037cc:	4602      	mov	r2, r0
 80037ce:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80037d2:	1ad3      	subs	r3, r2, r3
 80037d4:	2b02      	cmp	r3, #2
 80037d6:	d902      	bls.n	80037de <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 80037d8:	2303      	movs	r3, #3
 80037da:	f000 bcfe 	b.w	80041da <HAL_RCC_OscConfig+0x109a>
 80037de:	2302      	movs	r3, #2
 80037e0:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037e4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80037e8:	fa93 f2a3 	rbit	r2, r3
 80037ec:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80037f0:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80037f4:	601a      	str	r2, [r3, #0]
 80037f6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80037fa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80037fe:	2202      	movs	r2, #2
 8003800:	601a      	str	r2, [r3, #0]
 8003802:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003806:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	fa93 f2a3 	rbit	r2, r3
 8003810:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003814:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003818:	601a      	str	r2, [r3, #0]
 800381a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800381e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003822:	2202      	movs	r2, #2
 8003824:	601a      	str	r2, [r3, #0]
 8003826:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800382a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	fa93 f2a3 	rbit	r2, r3
 8003834:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003838:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800383c:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800383e:	4b7e      	ldr	r3, [pc, #504]	@ (8003a38 <HAL_RCC_OscConfig+0x8f8>)
 8003840:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003842:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003846:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800384a:	2102      	movs	r1, #2
 800384c:	6019      	str	r1, [r3, #0]
 800384e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003852:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	fa93 f1a3 	rbit	r1, r3
 800385c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003860:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003864:	6019      	str	r1, [r3, #0]
  return result;
 8003866:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800386a:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	fab3 f383 	clz	r3, r3
 8003874:	b2db      	uxtb	r3, r3
 8003876:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800387a:	b2db      	uxtb	r3, r3
 800387c:	f003 031f 	and.w	r3, r3, #31
 8003880:	2101      	movs	r1, #1
 8003882:	fa01 f303 	lsl.w	r3, r1, r3
 8003886:	4013      	ands	r3, r2
 8003888:	2b00      	cmp	r3, #0
 800388a:	d09d      	beq.n	80037c8 <HAL_RCC_OscConfig+0x688>
 800388c:	e08d      	b.n	80039aa <HAL_RCC_OscConfig+0x86a>
 800388e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003892:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8003896:	2201      	movs	r2, #1
 8003898:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800389a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800389e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	fa93 f2a3 	rbit	r2, r3
 80038a8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80038ac:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80038b0:	601a      	str	r2, [r3, #0]
  return result;
 80038b2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80038b6:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80038ba:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80038bc:	fab3 f383 	clz	r3, r3
 80038c0:	b2db      	uxtb	r3, r3
 80038c2:	461a      	mov	r2, r3
 80038c4:	4b5d      	ldr	r3, [pc, #372]	@ (8003a3c <HAL_RCC_OscConfig+0x8fc>)
 80038c6:	4413      	add	r3, r2
 80038c8:	009b      	lsls	r3, r3, #2
 80038ca:	461a      	mov	r2, r3
 80038cc:	2300      	movs	r3, #0
 80038ce:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038d0:	f7fe f8b8 	bl	8001a44 <HAL_GetTick>
 80038d4:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80038d8:	e00a      	b.n	80038f0 <HAL_RCC_OscConfig+0x7b0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80038da:	f7fe f8b3 	bl	8001a44 <HAL_GetTick>
 80038de:	4602      	mov	r2, r0
 80038e0:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80038e4:	1ad3      	subs	r3, r2, r3
 80038e6:	2b02      	cmp	r3, #2
 80038e8:	d902      	bls.n	80038f0 <HAL_RCC_OscConfig+0x7b0>
        {
          return HAL_TIMEOUT;
 80038ea:	2303      	movs	r3, #3
 80038ec:	f000 bc75 	b.w	80041da <HAL_RCC_OscConfig+0x109a>
 80038f0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80038f4:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80038f8:	2202      	movs	r2, #2
 80038fa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038fc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003900:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	fa93 f2a3 	rbit	r2, r3
 800390a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800390e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8003912:	601a      	str	r2, [r3, #0]
 8003914:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003918:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800391c:	2202      	movs	r2, #2
 800391e:	601a      	str	r2, [r3, #0]
 8003920:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003924:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	fa93 f2a3 	rbit	r2, r3
 800392e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003932:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8003936:	601a      	str	r2, [r3, #0]
 8003938:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800393c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003940:	2202      	movs	r2, #2
 8003942:	601a      	str	r2, [r3, #0]
 8003944:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003948:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	fa93 f2a3 	rbit	r2, r3
 8003952:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003956:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800395a:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800395c:	4b36      	ldr	r3, [pc, #216]	@ (8003a38 <HAL_RCC_OscConfig+0x8f8>)
 800395e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003960:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003964:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003968:	2102      	movs	r1, #2
 800396a:	6019      	str	r1, [r3, #0]
 800396c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003970:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	fa93 f1a3 	rbit	r1, r3
 800397a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800397e:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8003982:	6019      	str	r1, [r3, #0]
  return result;
 8003984:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003988:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	fab3 f383 	clz	r3, r3
 8003992:	b2db      	uxtb	r3, r3
 8003994:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8003998:	b2db      	uxtb	r3, r3
 800399a:	f003 031f 	and.w	r3, r3, #31
 800399e:	2101      	movs	r1, #1
 80039a0:	fa01 f303 	lsl.w	r3, r1, r3
 80039a4:	4013      	ands	r3, r2
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d197      	bne.n	80038da <HAL_RCC_OscConfig+0x79a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80039aa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80039ae:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f003 0304 	and.w	r3, r3, #4
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	f000 81a5 	beq.w	8003d0a <HAL_RCC_OscConfig+0xbca>
  {
    FlagStatus       pwrclkchanged = RESET;
 80039c0:	2300      	movs	r3, #0
 80039c2:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80039c6:	4b1c      	ldr	r3, [pc, #112]	@ (8003a38 <HAL_RCC_OscConfig+0x8f8>)
 80039c8:	69db      	ldr	r3, [r3, #28]
 80039ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d116      	bne.n	8003a00 <HAL_RCC_OscConfig+0x8c0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80039d2:	4b19      	ldr	r3, [pc, #100]	@ (8003a38 <HAL_RCC_OscConfig+0x8f8>)
 80039d4:	69db      	ldr	r3, [r3, #28]
 80039d6:	4a18      	ldr	r2, [pc, #96]	@ (8003a38 <HAL_RCC_OscConfig+0x8f8>)
 80039d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80039dc:	61d3      	str	r3, [r2, #28]
 80039de:	4b16      	ldr	r3, [pc, #88]	@ (8003a38 <HAL_RCC_OscConfig+0x8f8>)
 80039e0:	69db      	ldr	r3, [r3, #28]
 80039e2:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 80039e6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80039ea:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80039ee:	601a      	str	r2, [r3, #0]
 80039f0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80039f4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80039f8:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80039fa:	2301      	movs	r3, #1
 80039fc:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a00:	4b0f      	ldr	r3, [pc, #60]	@ (8003a40 <HAL_RCC_OscConfig+0x900>)
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d121      	bne.n	8003a50 <HAL_RCC_OscConfig+0x910>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003a0c:	4b0c      	ldr	r3, [pc, #48]	@ (8003a40 <HAL_RCC_OscConfig+0x900>)
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	4a0b      	ldr	r2, [pc, #44]	@ (8003a40 <HAL_RCC_OscConfig+0x900>)
 8003a12:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a16:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a18:	f7fe f814 	bl	8001a44 <HAL_GetTick>
 8003a1c:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a20:	e010      	b.n	8003a44 <HAL_RCC_OscConfig+0x904>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a22:	f7fe f80f 	bl	8001a44 <HAL_GetTick>
 8003a26:	4602      	mov	r2, r0
 8003a28:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003a2c:	1ad3      	subs	r3, r2, r3
 8003a2e:	2b64      	cmp	r3, #100	@ 0x64
 8003a30:	d908      	bls.n	8003a44 <HAL_RCC_OscConfig+0x904>
        {
          return HAL_TIMEOUT;
 8003a32:	2303      	movs	r3, #3
 8003a34:	e3d1      	b.n	80041da <HAL_RCC_OscConfig+0x109a>
 8003a36:	bf00      	nop
 8003a38:	40021000 	.word	0x40021000
 8003a3c:	10908120 	.word	0x10908120
 8003a40:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a44:	4b8d      	ldr	r3, [pc, #564]	@ (8003c7c <HAL_RCC_OscConfig+0xb3c>)
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d0e8      	beq.n	8003a22 <HAL_RCC_OscConfig+0x8e2>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a50:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003a54:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	689b      	ldr	r3, [r3, #8]
 8003a5c:	2b01      	cmp	r3, #1
 8003a5e:	d106      	bne.n	8003a6e <HAL_RCC_OscConfig+0x92e>
 8003a60:	4b87      	ldr	r3, [pc, #540]	@ (8003c80 <HAL_RCC_OscConfig+0xb40>)
 8003a62:	6a1b      	ldr	r3, [r3, #32]
 8003a64:	4a86      	ldr	r2, [pc, #536]	@ (8003c80 <HAL_RCC_OscConfig+0xb40>)
 8003a66:	f043 0301 	orr.w	r3, r3, #1
 8003a6a:	6213      	str	r3, [r2, #32]
 8003a6c:	e035      	b.n	8003ada <HAL_RCC_OscConfig+0x99a>
 8003a6e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003a72:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	689b      	ldr	r3, [r3, #8]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d10c      	bne.n	8003a98 <HAL_RCC_OscConfig+0x958>
 8003a7e:	4b80      	ldr	r3, [pc, #512]	@ (8003c80 <HAL_RCC_OscConfig+0xb40>)
 8003a80:	6a1b      	ldr	r3, [r3, #32]
 8003a82:	4a7f      	ldr	r2, [pc, #508]	@ (8003c80 <HAL_RCC_OscConfig+0xb40>)
 8003a84:	f023 0301 	bic.w	r3, r3, #1
 8003a88:	6213      	str	r3, [r2, #32]
 8003a8a:	4b7d      	ldr	r3, [pc, #500]	@ (8003c80 <HAL_RCC_OscConfig+0xb40>)
 8003a8c:	6a1b      	ldr	r3, [r3, #32]
 8003a8e:	4a7c      	ldr	r2, [pc, #496]	@ (8003c80 <HAL_RCC_OscConfig+0xb40>)
 8003a90:	f023 0304 	bic.w	r3, r3, #4
 8003a94:	6213      	str	r3, [r2, #32]
 8003a96:	e020      	b.n	8003ada <HAL_RCC_OscConfig+0x99a>
 8003a98:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003a9c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	689b      	ldr	r3, [r3, #8]
 8003aa4:	2b05      	cmp	r3, #5
 8003aa6:	d10c      	bne.n	8003ac2 <HAL_RCC_OscConfig+0x982>
 8003aa8:	4b75      	ldr	r3, [pc, #468]	@ (8003c80 <HAL_RCC_OscConfig+0xb40>)
 8003aaa:	6a1b      	ldr	r3, [r3, #32]
 8003aac:	4a74      	ldr	r2, [pc, #464]	@ (8003c80 <HAL_RCC_OscConfig+0xb40>)
 8003aae:	f043 0304 	orr.w	r3, r3, #4
 8003ab2:	6213      	str	r3, [r2, #32]
 8003ab4:	4b72      	ldr	r3, [pc, #456]	@ (8003c80 <HAL_RCC_OscConfig+0xb40>)
 8003ab6:	6a1b      	ldr	r3, [r3, #32]
 8003ab8:	4a71      	ldr	r2, [pc, #452]	@ (8003c80 <HAL_RCC_OscConfig+0xb40>)
 8003aba:	f043 0301 	orr.w	r3, r3, #1
 8003abe:	6213      	str	r3, [r2, #32]
 8003ac0:	e00b      	b.n	8003ada <HAL_RCC_OscConfig+0x99a>
 8003ac2:	4b6f      	ldr	r3, [pc, #444]	@ (8003c80 <HAL_RCC_OscConfig+0xb40>)
 8003ac4:	6a1b      	ldr	r3, [r3, #32]
 8003ac6:	4a6e      	ldr	r2, [pc, #440]	@ (8003c80 <HAL_RCC_OscConfig+0xb40>)
 8003ac8:	f023 0301 	bic.w	r3, r3, #1
 8003acc:	6213      	str	r3, [r2, #32]
 8003ace:	4b6c      	ldr	r3, [pc, #432]	@ (8003c80 <HAL_RCC_OscConfig+0xb40>)
 8003ad0:	6a1b      	ldr	r3, [r3, #32]
 8003ad2:	4a6b      	ldr	r2, [pc, #428]	@ (8003c80 <HAL_RCC_OscConfig+0xb40>)
 8003ad4:	f023 0304 	bic.w	r3, r3, #4
 8003ad8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003ada:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003ade:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	689b      	ldr	r3, [r3, #8]
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	f000 8081 	beq.w	8003bee <HAL_RCC_OscConfig+0xaae>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003aec:	f7fd ffaa 	bl	8001a44 <HAL_GetTick>
 8003af0:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003af4:	e00b      	b.n	8003b0e <HAL_RCC_OscConfig+0x9ce>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003af6:	f7fd ffa5 	bl	8001a44 <HAL_GetTick>
 8003afa:	4602      	mov	r2, r0
 8003afc:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003b00:	1ad3      	subs	r3, r2, r3
 8003b02:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b06:	4293      	cmp	r3, r2
 8003b08:	d901      	bls.n	8003b0e <HAL_RCC_OscConfig+0x9ce>
        {
          return HAL_TIMEOUT;
 8003b0a:	2303      	movs	r3, #3
 8003b0c:	e365      	b.n	80041da <HAL_RCC_OscConfig+0x109a>
 8003b0e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003b12:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8003b16:	2202      	movs	r2, #2
 8003b18:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b1a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003b1e:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	fa93 f2a3 	rbit	r2, r3
 8003b28:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003b2c:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003b30:	601a      	str	r2, [r3, #0]
 8003b32:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003b36:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8003b3a:	2202      	movs	r2, #2
 8003b3c:	601a      	str	r2, [r3, #0]
 8003b3e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003b42:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	fa93 f2a3 	rbit	r2, r3
 8003b4c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003b50:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8003b54:	601a      	str	r2, [r3, #0]
  return result;
 8003b56:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003b5a:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8003b5e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b60:	fab3 f383 	clz	r3, r3
 8003b64:	b2db      	uxtb	r3, r3
 8003b66:	095b      	lsrs	r3, r3, #5
 8003b68:	b2db      	uxtb	r3, r3
 8003b6a:	f043 0302 	orr.w	r3, r3, #2
 8003b6e:	b2db      	uxtb	r3, r3
 8003b70:	2b02      	cmp	r3, #2
 8003b72:	d102      	bne.n	8003b7a <HAL_RCC_OscConfig+0xa3a>
 8003b74:	4b42      	ldr	r3, [pc, #264]	@ (8003c80 <HAL_RCC_OscConfig+0xb40>)
 8003b76:	6a1b      	ldr	r3, [r3, #32]
 8003b78:	e013      	b.n	8003ba2 <HAL_RCC_OscConfig+0xa62>
 8003b7a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003b7e:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8003b82:	2202      	movs	r2, #2
 8003b84:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b86:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003b8a:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	fa93 f2a3 	rbit	r2, r3
 8003b94:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003b98:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 8003b9c:	601a      	str	r2, [r3, #0]
 8003b9e:	4b38      	ldr	r3, [pc, #224]	@ (8003c80 <HAL_RCC_OscConfig+0xb40>)
 8003ba0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ba2:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003ba6:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8003baa:	2102      	movs	r1, #2
 8003bac:	6011      	str	r1, [r2, #0]
 8003bae:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003bb2:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8003bb6:	6812      	ldr	r2, [r2, #0]
 8003bb8:	fa92 f1a2 	rbit	r1, r2
 8003bbc:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003bc0:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 8003bc4:	6011      	str	r1, [r2, #0]
  return result;
 8003bc6:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003bca:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 8003bce:	6812      	ldr	r2, [r2, #0]
 8003bd0:	fab2 f282 	clz	r2, r2
 8003bd4:	b2d2      	uxtb	r2, r2
 8003bd6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003bda:	b2d2      	uxtb	r2, r2
 8003bdc:	f002 021f 	and.w	r2, r2, #31
 8003be0:	2101      	movs	r1, #1
 8003be2:	fa01 f202 	lsl.w	r2, r1, r2
 8003be6:	4013      	ands	r3, r2
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d084      	beq.n	8003af6 <HAL_RCC_OscConfig+0x9b6>
 8003bec:	e083      	b.n	8003cf6 <HAL_RCC_OscConfig+0xbb6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003bee:	f7fd ff29 	bl	8001a44 <HAL_GetTick>
 8003bf2:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003bf6:	e00b      	b.n	8003c10 <HAL_RCC_OscConfig+0xad0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003bf8:	f7fd ff24 	bl	8001a44 <HAL_GetTick>
 8003bfc:	4602      	mov	r2, r0
 8003bfe:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003c02:	1ad3      	subs	r3, r2, r3
 8003c04:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c08:	4293      	cmp	r3, r2
 8003c0a:	d901      	bls.n	8003c10 <HAL_RCC_OscConfig+0xad0>
        {
          return HAL_TIMEOUT;
 8003c0c:	2303      	movs	r3, #3
 8003c0e:	e2e4      	b.n	80041da <HAL_RCC_OscConfig+0x109a>
 8003c10:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003c14:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8003c18:	2202      	movs	r2, #2
 8003c1a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c1c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003c20:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	fa93 f2a3 	rbit	r2, r3
 8003c2a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003c2e:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8003c32:	601a      	str	r2, [r3, #0]
 8003c34:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003c38:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8003c3c:	2202      	movs	r2, #2
 8003c3e:	601a      	str	r2, [r3, #0]
 8003c40:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003c44:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	fa93 f2a3 	rbit	r2, r3
 8003c4e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003c52:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8003c56:	601a      	str	r2, [r3, #0]
  return result;
 8003c58:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003c5c:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8003c60:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c62:	fab3 f383 	clz	r3, r3
 8003c66:	b2db      	uxtb	r3, r3
 8003c68:	095b      	lsrs	r3, r3, #5
 8003c6a:	b2db      	uxtb	r3, r3
 8003c6c:	f043 0302 	orr.w	r3, r3, #2
 8003c70:	b2db      	uxtb	r3, r3
 8003c72:	2b02      	cmp	r3, #2
 8003c74:	d106      	bne.n	8003c84 <HAL_RCC_OscConfig+0xb44>
 8003c76:	4b02      	ldr	r3, [pc, #8]	@ (8003c80 <HAL_RCC_OscConfig+0xb40>)
 8003c78:	6a1b      	ldr	r3, [r3, #32]
 8003c7a:	e017      	b.n	8003cac <HAL_RCC_OscConfig+0xb6c>
 8003c7c:	40007000 	.word	0x40007000
 8003c80:	40021000 	.word	0x40021000
 8003c84:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003c88:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003c8c:	2202      	movs	r2, #2
 8003c8e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c90:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003c94:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	fa93 f2a3 	rbit	r2, r3
 8003c9e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003ca2:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 8003ca6:	601a      	str	r2, [r3, #0]
 8003ca8:	4bb3      	ldr	r3, [pc, #716]	@ (8003f78 <HAL_RCC_OscConfig+0xe38>)
 8003caa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cac:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003cb0:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8003cb4:	2102      	movs	r1, #2
 8003cb6:	6011      	str	r1, [r2, #0]
 8003cb8:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003cbc:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8003cc0:	6812      	ldr	r2, [r2, #0]
 8003cc2:	fa92 f1a2 	rbit	r1, r2
 8003cc6:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003cca:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 8003cce:	6011      	str	r1, [r2, #0]
  return result;
 8003cd0:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003cd4:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 8003cd8:	6812      	ldr	r2, [r2, #0]
 8003cda:	fab2 f282 	clz	r2, r2
 8003cde:	b2d2      	uxtb	r2, r2
 8003ce0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003ce4:	b2d2      	uxtb	r2, r2
 8003ce6:	f002 021f 	and.w	r2, r2, #31
 8003cea:	2101      	movs	r1, #1
 8003cec:	fa01 f202 	lsl.w	r2, r1, r2
 8003cf0:	4013      	ands	r3, r2
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d180      	bne.n	8003bf8 <HAL_RCC_OscConfig+0xab8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003cf6:	f897 3207 	ldrb.w	r3, [r7, #519]	@ 0x207
 8003cfa:	2b01      	cmp	r3, #1
 8003cfc:	d105      	bne.n	8003d0a <HAL_RCC_OscConfig+0xbca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003cfe:	4b9e      	ldr	r3, [pc, #632]	@ (8003f78 <HAL_RCC_OscConfig+0xe38>)
 8003d00:	69db      	ldr	r3, [r3, #28]
 8003d02:	4a9d      	ldr	r2, [pc, #628]	@ (8003f78 <HAL_RCC_OscConfig+0xe38>)
 8003d04:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003d08:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003d0a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003d0e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	699b      	ldr	r3, [r3, #24]
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	f000 825e 	beq.w	80041d8 <HAL_RCC_OscConfig+0x1098>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003d1c:	4b96      	ldr	r3, [pc, #600]	@ (8003f78 <HAL_RCC_OscConfig+0xe38>)
 8003d1e:	685b      	ldr	r3, [r3, #4]
 8003d20:	f003 030c 	and.w	r3, r3, #12
 8003d24:	2b08      	cmp	r3, #8
 8003d26:	f000 821f 	beq.w	8004168 <HAL_RCC_OscConfig+0x1028>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003d2a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003d2e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	699b      	ldr	r3, [r3, #24]
 8003d36:	2b02      	cmp	r3, #2
 8003d38:	f040 8170 	bne.w	800401c <HAL_RCC_OscConfig+0xedc>
 8003d3c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003d40:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8003d44:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003d48:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d4a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003d4e:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	fa93 f2a3 	rbit	r2, r3
 8003d58:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003d5c:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8003d60:	601a      	str	r2, [r3, #0]
  return result;
 8003d62:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003d66:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8003d6a:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d6c:	fab3 f383 	clz	r3, r3
 8003d70:	b2db      	uxtb	r3, r3
 8003d72:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003d76:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003d7a:	009b      	lsls	r3, r3, #2
 8003d7c:	461a      	mov	r2, r3
 8003d7e:	2300      	movs	r3, #0
 8003d80:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d82:	f7fd fe5f 	bl	8001a44 <HAL_GetTick>
 8003d86:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d8a:	e009      	b.n	8003da0 <HAL_RCC_OscConfig+0xc60>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003d8c:	f7fd fe5a 	bl	8001a44 <HAL_GetTick>
 8003d90:	4602      	mov	r2, r0
 8003d92:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003d96:	1ad3      	subs	r3, r2, r3
 8003d98:	2b02      	cmp	r3, #2
 8003d9a:	d901      	bls.n	8003da0 <HAL_RCC_OscConfig+0xc60>
          {
            return HAL_TIMEOUT;
 8003d9c:	2303      	movs	r3, #3
 8003d9e:	e21c      	b.n	80041da <HAL_RCC_OscConfig+0x109a>
 8003da0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003da4:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8003da8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003dac:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dae:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003db2:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	fa93 f2a3 	rbit	r2, r3
 8003dbc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003dc0:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8003dc4:	601a      	str	r2, [r3, #0]
  return result;
 8003dc6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003dca:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8003dce:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003dd0:	fab3 f383 	clz	r3, r3
 8003dd4:	b2db      	uxtb	r3, r3
 8003dd6:	095b      	lsrs	r3, r3, #5
 8003dd8:	b2db      	uxtb	r3, r3
 8003dda:	f043 0301 	orr.w	r3, r3, #1
 8003dde:	b2db      	uxtb	r3, r3
 8003de0:	2b01      	cmp	r3, #1
 8003de2:	d102      	bne.n	8003dea <HAL_RCC_OscConfig+0xcaa>
 8003de4:	4b64      	ldr	r3, [pc, #400]	@ (8003f78 <HAL_RCC_OscConfig+0xe38>)
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	e027      	b.n	8003e3a <HAL_RCC_OscConfig+0xcfa>
 8003dea:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003dee:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8003df2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003df6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003df8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003dfc:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	fa93 f2a3 	rbit	r2, r3
 8003e06:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003e0a:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8003e0e:	601a      	str	r2, [r3, #0]
 8003e10:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003e14:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8003e18:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003e1c:	601a      	str	r2, [r3, #0]
 8003e1e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003e22:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	fa93 f2a3 	rbit	r2, r3
 8003e2c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003e30:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 8003e34:	601a      	str	r2, [r3, #0]
 8003e36:	4b50      	ldr	r3, [pc, #320]	@ (8003f78 <HAL_RCC_OscConfig+0xe38>)
 8003e38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e3a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003e3e:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8003e42:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8003e46:	6011      	str	r1, [r2, #0]
 8003e48:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003e4c:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8003e50:	6812      	ldr	r2, [r2, #0]
 8003e52:	fa92 f1a2 	rbit	r1, r2
 8003e56:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003e5a:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8003e5e:	6011      	str	r1, [r2, #0]
  return result;
 8003e60:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003e64:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8003e68:	6812      	ldr	r2, [r2, #0]
 8003e6a:	fab2 f282 	clz	r2, r2
 8003e6e:	b2d2      	uxtb	r2, r2
 8003e70:	f042 0220 	orr.w	r2, r2, #32
 8003e74:	b2d2      	uxtb	r2, r2
 8003e76:	f002 021f 	and.w	r2, r2, #31
 8003e7a:	2101      	movs	r1, #1
 8003e7c:	fa01 f202 	lsl.w	r2, r1, r2
 8003e80:	4013      	ands	r3, r2
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d182      	bne.n	8003d8c <HAL_RCC_OscConfig+0xc4c>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003e86:	4b3c      	ldr	r3, [pc, #240]	@ (8003f78 <HAL_RCC_OscConfig+0xe38>)
 8003e88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e8a:	f023 020f 	bic.w	r2, r3, #15
 8003e8e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003e92:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e9a:	4937      	ldr	r1, [pc, #220]	@ (8003f78 <HAL_RCC_OscConfig+0xe38>)
 8003e9c:	4313      	orrs	r3, r2
 8003e9e:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8003ea0:	4b35      	ldr	r3, [pc, #212]	@ (8003f78 <HAL_RCC_OscConfig+0xe38>)
 8003ea2:	685b      	ldr	r3, [r3, #4]
 8003ea4:	f423 1276 	bic.w	r2, r3, #4030464	@ 0x3d8000
 8003ea8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003eac:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	6a19      	ldr	r1, [r3, #32]
 8003eb4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003eb8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	69db      	ldr	r3, [r3, #28]
 8003ec0:	430b      	orrs	r3, r1
 8003ec2:	492d      	ldr	r1, [pc, #180]	@ (8003f78 <HAL_RCC_OscConfig+0xe38>)
 8003ec4:	4313      	orrs	r3, r2
 8003ec6:	604b      	str	r3, [r1, #4]
 8003ec8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003ecc:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8003ed0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003ed4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ed6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003eda:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	fa93 f2a3 	rbit	r2, r3
 8003ee4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003ee8:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8003eec:	601a      	str	r2, [r3, #0]
  return result;
 8003eee:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003ef2:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8003ef6:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003ef8:	fab3 f383 	clz	r3, r3
 8003efc:	b2db      	uxtb	r3, r3
 8003efe:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003f02:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003f06:	009b      	lsls	r3, r3, #2
 8003f08:	461a      	mov	r2, r3
 8003f0a:	2301      	movs	r3, #1
 8003f0c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f0e:	f7fd fd99 	bl	8001a44 <HAL_GetTick>
 8003f12:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003f16:	e009      	b.n	8003f2c <HAL_RCC_OscConfig+0xdec>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f18:	f7fd fd94 	bl	8001a44 <HAL_GetTick>
 8003f1c:	4602      	mov	r2, r0
 8003f1e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003f22:	1ad3      	subs	r3, r2, r3
 8003f24:	2b02      	cmp	r3, #2
 8003f26:	d901      	bls.n	8003f2c <HAL_RCC_OscConfig+0xdec>
          {
            return HAL_TIMEOUT;
 8003f28:	2303      	movs	r3, #3
 8003f2a:	e156      	b.n	80041da <HAL_RCC_OscConfig+0x109a>
 8003f2c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003f30:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8003f34:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003f38:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f3a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003f3e:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	fa93 f2a3 	rbit	r2, r3
 8003f48:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003f4c:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8003f50:	601a      	str	r2, [r3, #0]
  return result;
 8003f52:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003f56:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8003f5a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003f5c:	fab3 f383 	clz	r3, r3
 8003f60:	b2db      	uxtb	r3, r3
 8003f62:	095b      	lsrs	r3, r3, #5
 8003f64:	b2db      	uxtb	r3, r3
 8003f66:	f043 0301 	orr.w	r3, r3, #1
 8003f6a:	b2db      	uxtb	r3, r3
 8003f6c:	2b01      	cmp	r3, #1
 8003f6e:	d105      	bne.n	8003f7c <HAL_RCC_OscConfig+0xe3c>
 8003f70:	4b01      	ldr	r3, [pc, #4]	@ (8003f78 <HAL_RCC_OscConfig+0xe38>)
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	e02a      	b.n	8003fcc <HAL_RCC_OscConfig+0xe8c>
 8003f76:	bf00      	nop
 8003f78:	40021000 	.word	0x40021000
 8003f7c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003f80:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8003f84:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003f88:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f8a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003f8e:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	fa93 f2a3 	rbit	r2, r3
 8003f98:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003f9c:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8003fa0:	601a      	str	r2, [r3, #0]
 8003fa2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003fa6:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8003faa:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003fae:	601a      	str	r2, [r3, #0]
 8003fb0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003fb4:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	fa93 f2a3 	rbit	r2, r3
 8003fbe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003fc2:	f5a3 73e4 	sub.w	r3, r3, #456	@ 0x1c8
 8003fc6:	601a      	str	r2, [r3, #0]
 8003fc8:	4b86      	ldr	r3, [pc, #536]	@ (80041e4 <HAL_RCC_OscConfig+0x10a4>)
 8003fca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fcc:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003fd0:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8003fd4:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8003fd8:	6011      	str	r1, [r2, #0]
 8003fda:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003fde:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8003fe2:	6812      	ldr	r2, [r2, #0]
 8003fe4:	fa92 f1a2 	rbit	r1, r2
 8003fe8:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003fec:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8003ff0:	6011      	str	r1, [r2, #0]
  return result;
 8003ff2:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003ff6:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8003ffa:	6812      	ldr	r2, [r2, #0]
 8003ffc:	fab2 f282 	clz	r2, r2
 8004000:	b2d2      	uxtb	r2, r2
 8004002:	f042 0220 	orr.w	r2, r2, #32
 8004006:	b2d2      	uxtb	r2, r2
 8004008:	f002 021f 	and.w	r2, r2, #31
 800400c:	2101      	movs	r1, #1
 800400e:	fa01 f202 	lsl.w	r2, r1, r2
 8004012:	4013      	ands	r3, r2
 8004014:	2b00      	cmp	r3, #0
 8004016:	f43f af7f 	beq.w	8003f18 <HAL_RCC_OscConfig+0xdd8>
 800401a:	e0dd      	b.n	80041d8 <HAL_RCC_OscConfig+0x1098>
 800401c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004020:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8004024:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004028:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800402a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800402e:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	fa93 f2a3 	rbit	r2, r3
 8004038:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800403c:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8004040:	601a      	str	r2, [r3, #0]
  return result;
 8004042:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004046:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 800404a:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800404c:	fab3 f383 	clz	r3, r3
 8004050:	b2db      	uxtb	r3, r3
 8004052:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8004056:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800405a:	009b      	lsls	r3, r3, #2
 800405c:	461a      	mov	r2, r3
 800405e:	2300      	movs	r3, #0
 8004060:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004062:	f7fd fcef 	bl	8001a44 <HAL_GetTick>
 8004066:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800406a:	e009      	b.n	8004080 <HAL_RCC_OscConfig+0xf40>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800406c:	f7fd fcea 	bl	8001a44 <HAL_GetTick>
 8004070:	4602      	mov	r2, r0
 8004072:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004076:	1ad3      	subs	r3, r2, r3
 8004078:	2b02      	cmp	r3, #2
 800407a:	d901      	bls.n	8004080 <HAL_RCC_OscConfig+0xf40>
          {
            return HAL_TIMEOUT;
 800407c:	2303      	movs	r3, #3
 800407e:	e0ac      	b.n	80041da <HAL_RCC_OscConfig+0x109a>
 8004080:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004084:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8004088:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800408c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800408e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004092:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	fa93 f2a3 	rbit	r2, r3
 800409c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80040a0:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80040a4:	601a      	str	r2, [r3, #0]
  return result;
 80040a6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80040aa:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80040ae:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80040b0:	fab3 f383 	clz	r3, r3
 80040b4:	b2db      	uxtb	r3, r3
 80040b6:	095b      	lsrs	r3, r3, #5
 80040b8:	b2db      	uxtb	r3, r3
 80040ba:	f043 0301 	orr.w	r3, r3, #1
 80040be:	b2db      	uxtb	r3, r3
 80040c0:	2b01      	cmp	r3, #1
 80040c2:	d102      	bne.n	80040ca <HAL_RCC_OscConfig+0xf8a>
 80040c4:	4b47      	ldr	r3, [pc, #284]	@ (80041e4 <HAL_RCC_OscConfig+0x10a4>)
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	e027      	b.n	800411a <HAL_RCC_OscConfig+0xfda>
 80040ca:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80040ce:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 80040d2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80040d6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040d8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80040dc:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	fa93 f2a3 	rbit	r2, r3
 80040e6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80040ea:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 80040ee:	601a      	str	r2, [r3, #0]
 80040f0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80040f4:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 80040f8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80040fc:	601a      	str	r2, [r3, #0]
 80040fe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004102:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	fa93 f2a3 	rbit	r2, r3
 800410c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004110:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 8004114:	601a      	str	r2, [r3, #0]
 8004116:	4b33      	ldr	r3, [pc, #204]	@ (80041e4 <HAL_RCC_OscConfig+0x10a4>)
 8004118:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800411a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800411e:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8004122:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8004126:	6011      	str	r1, [r2, #0]
 8004128:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800412c:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8004130:	6812      	ldr	r2, [r2, #0]
 8004132:	fa92 f1a2 	rbit	r1, r2
 8004136:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800413a:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 800413e:	6011      	str	r1, [r2, #0]
  return result;
 8004140:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004144:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8004148:	6812      	ldr	r2, [r2, #0]
 800414a:	fab2 f282 	clz	r2, r2
 800414e:	b2d2      	uxtb	r2, r2
 8004150:	f042 0220 	orr.w	r2, r2, #32
 8004154:	b2d2      	uxtb	r2, r2
 8004156:	f002 021f 	and.w	r2, r2, #31
 800415a:	2101      	movs	r1, #1
 800415c:	fa01 f202 	lsl.w	r2, r1, r2
 8004160:	4013      	ands	r3, r2
 8004162:	2b00      	cmp	r3, #0
 8004164:	d182      	bne.n	800406c <HAL_RCC_OscConfig+0xf2c>
 8004166:	e037      	b.n	80041d8 <HAL_RCC_OscConfig+0x1098>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004168:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800416c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	699b      	ldr	r3, [r3, #24]
 8004174:	2b01      	cmp	r3, #1
 8004176:	d101      	bne.n	800417c <HAL_RCC_OscConfig+0x103c>
      {
        return HAL_ERROR;
 8004178:	2301      	movs	r3, #1
 800417a:	e02e      	b.n	80041da <HAL_RCC_OscConfig+0x109a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800417c:	4b19      	ldr	r3, [pc, #100]	@ (80041e4 <HAL_RCC_OscConfig+0x10a4>)
 800417e:	685b      	ldr	r3, [r3, #4]
 8004180:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8004184:	4b17      	ldr	r3, [pc, #92]	@ (80041e4 <HAL_RCC_OscConfig+0x10a4>)
 8004186:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004188:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800418c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8004190:	f403 32c0 	and.w	r2, r3, #98304	@ 0x18000
 8004194:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004198:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	69db      	ldr	r3, [r3, #28]
 80041a0:	429a      	cmp	r2, r3
 80041a2:	d117      	bne.n	80041d4 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80041a4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 80041a8:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80041ac:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80041b0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80041b8:	429a      	cmp	r2, r3
 80041ba:	d10b      	bne.n	80041d4 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 80041bc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80041c0:	f003 020f 	and.w	r2, r3, #15
 80041c4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80041c8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80041d0:	429a      	cmp	r2, r3
 80041d2:	d001      	beq.n	80041d8 <HAL_RCC_OscConfig+0x1098>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 80041d4:	2301      	movs	r3, #1
 80041d6:	e000      	b.n	80041da <HAL_RCC_OscConfig+0x109a>
        }
      }
    }
  }

  return HAL_OK;
 80041d8:	2300      	movs	r3, #0
}
 80041da:	4618      	mov	r0, r3
 80041dc:	f507 7702 	add.w	r7, r7, #520	@ 0x208
 80041e0:	46bd      	mov	sp, r7
 80041e2:	bd80      	pop	{r7, pc}
 80041e4:	40021000 	.word	0x40021000

080041e8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80041e8:	b580      	push	{r7, lr}
 80041ea:	b09e      	sub	sp, #120	@ 0x78
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	6078      	str	r0, [r7, #4]
 80041f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80041f2:	2300      	movs	r3, #0
 80041f4:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d101      	bne.n	8004200 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80041fc:	2301      	movs	r3, #1
 80041fe:	e162      	b.n	80044c6 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004200:	4b90      	ldr	r3, [pc, #576]	@ (8004444 <HAL_RCC_ClockConfig+0x25c>)
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f003 0307 	and.w	r3, r3, #7
 8004208:	683a      	ldr	r2, [r7, #0]
 800420a:	429a      	cmp	r2, r3
 800420c:	d910      	bls.n	8004230 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800420e:	4b8d      	ldr	r3, [pc, #564]	@ (8004444 <HAL_RCC_ClockConfig+0x25c>)
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f023 0207 	bic.w	r2, r3, #7
 8004216:	498b      	ldr	r1, [pc, #556]	@ (8004444 <HAL_RCC_ClockConfig+0x25c>)
 8004218:	683b      	ldr	r3, [r7, #0]
 800421a:	4313      	orrs	r3, r2
 800421c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800421e:	4b89      	ldr	r3, [pc, #548]	@ (8004444 <HAL_RCC_ClockConfig+0x25c>)
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f003 0307 	and.w	r3, r3, #7
 8004226:	683a      	ldr	r2, [r7, #0]
 8004228:	429a      	cmp	r2, r3
 800422a:	d001      	beq.n	8004230 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800422c:	2301      	movs	r3, #1
 800422e:	e14a      	b.n	80044c6 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f003 0302 	and.w	r3, r3, #2
 8004238:	2b00      	cmp	r3, #0
 800423a:	d008      	beq.n	800424e <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800423c:	4b82      	ldr	r3, [pc, #520]	@ (8004448 <HAL_RCC_ClockConfig+0x260>)
 800423e:	685b      	ldr	r3, [r3, #4]
 8004240:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	689b      	ldr	r3, [r3, #8]
 8004248:	497f      	ldr	r1, [pc, #508]	@ (8004448 <HAL_RCC_ClockConfig+0x260>)
 800424a:	4313      	orrs	r3, r2
 800424c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f003 0301 	and.w	r3, r3, #1
 8004256:	2b00      	cmp	r3, #0
 8004258:	f000 80dc 	beq.w	8004414 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	685b      	ldr	r3, [r3, #4]
 8004260:	2b01      	cmp	r3, #1
 8004262:	d13c      	bne.n	80042de <HAL_RCC_ClockConfig+0xf6>
 8004264:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004268:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800426a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800426c:	fa93 f3a3 	rbit	r3, r3
 8004270:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8004272:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004274:	fab3 f383 	clz	r3, r3
 8004278:	b2db      	uxtb	r3, r3
 800427a:	095b      	lsrs	r3, r3, #5
 800427c:	b2db      	uxtb	r3, r3
 800427e:	f043 0301 	orr.w	r3, r3, #1
 8004282:	b2db      	uxtb	r3, r3
 8004284:	2b01      	cmp	r3, #1
 8004286:	d102      	bne.n	800428e <HAL_RCC_ClockConfig+0xa6>
 8004288:	4b6f      	ldr	r3, [pc, #444]	@ (8004448 <HAL_RCC_ClockConfig+0x260>)
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	e00f      	b.n	80042ae <HAL_RCC_ClockConfig+0xc6>
 800428e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004292:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004294:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004296:	fa93 f3a3 	rbit	r3, r3
 800429a:	667b      	str	r3, [r7, #100]	@ 0x64
 800429c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80042a0:	663b      	str	r3, [r7, #96]	@ 0x60
 80042a2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80042a4:	fa93 f3a3 	rbit	r3, r3
 80042a8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80042aa:	4b67      	ldr	r3, [pc, #412]	@ (8004448 <HAL_RCC_ClockConfig+0x260>)
 80042ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042ae:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80042b2:	65ba      	str	r2, [r7, #88]	@ 0x58
 80042b4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80042b6:	fa92 f2a2 	rbit	r2, r2
 80042ba:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 80042bc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80042be:	fab2 f282 	clz	r2, r2
 80042c2:	b2d2      	uxtb	r2, r2
 80042c4:	f042 0220 	orr.w	r2, r2, #32
 80042c8:	b2d2      	uxtb	r2, r2
 80042ca:	f002 021f 	and.w	r2, r2, #31
 80042ce:	2101      	movs	r1, #1
 80042d0:	fa01 f202 	lsl.w	r2, r1, r2
 80042d4:	4013      	ands	r3, r2
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d17b      	bne.n	80043d2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80042da:	2301      	movs	r3, #1
 80042dc:	e0f3      	b.n	80044c6 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	685b      	ldr	r3, [r3, #4]
 80042e2:	2b02      	cmp	r3, #2
 80042e4:	d13c      	bne.n	8004360 <HAL_RCC_ClockConfig+0x178>
 80042e6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80042ea:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042ec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80042ee:	fa93 f3a3 	rbit	r3, r3
 80042f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80042f4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80042f6:	fab3 f383 	clz	r3, r3
 80042fa:	b2db      	uxtb	r3, r3
 80042fc:	095b      	lsrs	r3, r3, #5
 80042fe:	b2db      	uxtb	r3, r3
 8004300:	f043 0301 	orr.w	r3, r3, #1
 8004304:	b2db      	uxtb	r3, r3
 8004306:	2b01      	cmp	r3, #1
 8004308:	d102      	bne.n	8004310 <HAL_RCC_ClockConfig+0x128>
 800430a:	4b4f      	ldr	r3, [pc, #316]	@ (8004448 <HAL_RCC_ClockConfig+0x260>)
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	e00f      	b.n	8004330 <HAL_RCC_ClockConfig+0x148>
 8004310:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004314:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004316:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004318:	fa93 f3a3 	rbit	r3, r3
 800431c:	647b      	str	r3, [r7, #68]	@ 0x44
 800431e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004322:	643b      	str	r3, [r7, #64]	@ 0x40
 8004324:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004326:	fa93 f3a3 	rbit	r3, r3
 800432a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800432c:	4b46      	ldr	r3, [pc, #280]	@ (8004448 <HAL_RCC_ClockConfig+0x260>)
 800432e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004330:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004334:	63ba      	str	r2, [r7, #56]	@ 0x38
 8004336:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004338:	fa92 f2a2 	rbit	r2, r2
 800433c:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 800433e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004340:	fab2 f282 	clz	r2, r2
 8004344:	b2d2      	uxtb	r2, r2
 8004346:	f042 0220 	orr.w	r2, r2, #32
 800434a:	b2d2      	uxtb	r2, r2
 800434c:	f002 021f 	and.w	r2, r2, #31
 8004350:	2101      	movs	r1, #1
 8004352:	fa01 f202 	lsl.w	r2, r1, r2
 8004356:	4013      	ands	r3, r2
 8004358:	2b00      	cmp	r3, #0
 800435a:	d13a      	bne.n	80043d2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800435c:	2301      	movs	r3, #1
 800435e:	e0b2      	b.n	80044c6 <HAL_RCC_ClockConfig+0x2de>
 8004360:	2302      	movs	r3, #2
 8004362:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004364:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004366:	fa93 f3a3 	rbit	r3, r3
 800436a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 800436c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800436e:	fab3 f383 	clz	r3, r3
 8004372:	b2db      	uxtb	r3, r3
 8004374:	095b      	lsrs	r3, r3, #5
 8004376:	b2db      	uxtb	r3, r3
 8004378:	f043 0301 	orr.w	r3, r3, #1
 800437c:	b2db      	uxtb	r3, r3
 800437e:	2b01      	cmp	r3, #1
 8004380:	d102      	bne.n	8004388 <HAL_RCC_ClockConfig+0x1a0>
 8004382:	4b31      	ldr	r3, [pc, #196]	@ (8004448 <HAL_RCC_ClockConfig+0x260>)
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	e00d      	b.n	80043a4 <HAL_RCC_ClockConfig+0x1bc>
 8004388:	2302      	movs	r3, #2
 800438a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800438c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800438e:	fa93 f3a3 	rbit	r3, r3
 8004392:	627b      	str	r3, [r7, #36]	@ 0x24
 8004394:	2302      	movs	r3, #2
 8004396:	623b      	str	r3, [r7, #32]
 8004398:	6a3b      	ldr	r3, [r7, #32]
 800439a:	fa93 f3a3 	rbit	r3, r3
 800439e:	61fb      	str	r3, [r7, #28]
 80043a0:	4b29      	ldr	r3, [pc, #164]	@ (8004448 <HAL_RCC_ClockConfig+0x260>)
 80043a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043a4:	2202      	movs	r2, #2
 80043a6:	61ba      	str	r2, [r7, #24]
 80043a8:	69ba      	ldr	r2, [r7, #24]
 80043aa:	fa92 f2a2 	rbit	r2, r2
 80043ae:	617a      	str	r2, [r7, #20]
  return result;
 80043b0:	697a      	ldr	r2, [r7, #20]
 80043b2:	fab2 f282 	clz	r2, r2
 80043b6:	b2d2      	uxtb	r2, r2
 80043b8:	f042 0220 	orr.w	r2, r2, #32
 80043bc:	b2d2      	uxtb	r2, r2
 80043be:	f002 021f 	and.w	r2, r2, #31
 80043c2:	2101      	movs	r1, #1
 80043c4:	fa01 f202 	lsl.w	r2, r1, r2
 80043c8:	4013      	ands	r3, r2
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d101      	bne.n	80043d2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80043ce:	2301      	movs	r3, #1
 80043d0:	e079      	b.n	80044c6 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80043d2:	4b1d      	ldr	r3, [pc, #116]	@ (8004448 <HAL_RCC_ClockConfig+0x260>)
 80043d4:	685b      	ldr	r3, [r3, #4]
 80043d6:	f023 0203 	bic.w	r2, r3, #3
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	685b      	ldr	r3, [r3, #4]
 80043de:	491a      	ldr	r1, [pc, #104]	@ (8004448 <HAL_RCC_ClockConfig+0x260>)
 80043e0:	4313      	orrs	r3, r2
 80043e2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80043e4:	f7fd fb2e 	bl	8001a44 <HAL_GetTick>
 80043e8:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043ea:	e00a      	b.n	8004402 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80043ec:	f7fd fb2a 	bl	8001a44 <HAL_GetTick>
 80043f0:	4602      	mov	r2, r0
 80043f2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80043f4:	1ad3      	subs	r3, r2, r3
 80043f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043fa:	4293      	cmp	r3, r2
 80043fc:	d901      	bls.n	8004402 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80043fe:	2303      	movs	r3, #3
 8004400:	e061      	b.n	80044c6 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004402:	4b11      	ldr	r3, [pc, #68]	@ (8004448 <HAL_RCC_ClockConfig+0x260>)
 8004404:	685b      	ldr	r3, [r3, #4]
 8004406:	f003 020c 	and.w	r2, r3, #12
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	685b      	ldr	r3, [r3, #4]
 800440e:	009b      	lsls	r3, r3, #2
 8004410:	429a      	cmp	r2, r3
 8004412:	d1eb      	bne.n	80043ec <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004414:	4b0b      	ldr	r3, [pc, #44]	@ (8004444 <HAL_RCC_ClockConfig+0x25c>)
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f003 0307 	and.w	r3, r3, #7
 800441c:	683a      	ldr	r2, [r7, #0]
 800441e:	429a      	cmp	r2, r3
 8004420:	d214      	bcs.n	800444c <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004422:	4b08      	ldr	r3, [pc, #32]	@ (8004444 <HAL_RCC_ClockConfig+0x25c>)
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f023 0207 	bic.w	r2, r3, #7
 800442a:	4906      	ldr	r1, [pc, #24]	@ (8004444 <HAL_RCC_ClockConfig+0x25c>)
 800442c:	683b      	ldr	r3, [r7, #0]
 800442e:	4313      	orrs	r3, r2
 8004430:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004432:	4b04      	ldr	r3, [pc, #16]	@ (8004444 <HAL_RCC_ClockConfig+0x25c>)
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f003 0307 	and.w	r3, r3, #7
 800443a:	683a      	ldr	r2, [r7, #0]
 800443c:	429a      	cmp	r2, r3
 800443e:	d005      	beq.n	800444c <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8004440:	2301      	movs	r3, #1
 8004442:	e040      	b.n	80044c6 <HAL_RCC_ClockConfig+0x2de>
 8004444:	40022000 	.word	0x40022000
 8004448:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f003 0304 	and.w	r3, r3, #4
 8004454:	2b00      	cmp	r3, #0
 8004456:	d008      	beq.n	800446a <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004458:	4b1d      	ldr	r3, [pc, #116]	@ (80044d0 <HAL_RCC_ClockConfig+0x2e8>)
 800445a:	685b      	ldr	r3, [r3, #4]
 800445c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	68db      	ldr	r3, [r3, #12]
 8004464:	491a      	ldr	r1, [pc, #104]	@ (80044d0 <HAL_RCC_ClockConfig+0x2e8>)
 8004466:	4313      	orrs	r3, r2
 8004468:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f003 0308 	and.w	r3, r3, #8
 8004472:	2b00      	cmp	r3, #0
 8004474:	d009      	beq.n	800448a <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004476:	4b16      	ldr	r3, [pc, #88]	@ (80044d0 <HAL_RCC_ClockConfig+0x2e8>)
 8004478:	685b      	ldr	r3, [r3, #4]
 800447a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	691b      	ldr	r3, [r3, #16]
 8004482:	00db      	lsls	r3, r3, #3
 8004484:	4912      	ldr	r1, [pc, #72]	@ (80044d0 <HAL_RCC_ClockConfig+0x2e8>)
 8004486:	4313      	orrs	r3, r2
 8004488:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800448a:	f000 f829 	bl	80044e0 <HAL_RCC_GetSysClockFreq>
 800448e:	4601      	mov	r1, r0
 8004490:	4b0f      	ldr	r3, [pc, #60]	@ (80044d0 <HAL_RCC_ClockConfig+0x2e8>)
 8004492:	685b      	ldr	r3, [r3, #4]
 8004494:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004498:	22f0      	movs	r2, #240	@ 0xf0
 800449a:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800449c:	693a      	ldr	r2, [r7, #16]
 800449e:	fa92 f2a2 	rbit	r2, r2
 80044a2:	60fa      	str	r2, [r7, #12]
  return result;
 80044a4:	68fa      	ldr	r2, [r7, #12]
 80044a6:	fab2 f282 	clz	r2, r2
 80044aa:	b2d2      	uxtb	r2, r2
 80044ac:	40d3      	lsrs	r3, r2
 80044ae:	4a09      	ldr	r2, [pc, #36]	@ (80044d4 <HAL_RCC_ClockConfig+0x2ec>)
 80044b0:	5cd3      	ldrb	r3, [r2, r3]
 80044b2:	fa21 f303 	lsr.w	r3, r1, r3
 80044b6:	4a08      	ldr	r2, [pc, #32]	@ (80044d8 <HAL_RCC_ClockConfig+0x2f0>)
 80044b8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80044ba:	4b08      	ldr	r3, [pc, #32]	@ (80044dc <HAL_RCC_ClockConfig+0x2f4>)
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	4618      	mov	r0, r3
 80044c0:	f7fd fa7c 	bl	80019bc <HAL_InitTick>
  
  return HAL_OK;
 80044c4:	2300      	movs	r3, #0
}
 80044c6:	4618      	mov	r0, r3
 80044c8:	3778      	adds	r7, #120	@ 0x78
 80044ca:	46bd      	mov	sp, r7
 80044cc:	bd80      	pop	{r7, pc}
 80044ce:	bf00      	nop
 80044d0:	40021000 	.word	0x40021000
 80044d4:	0800a0a4 	.word	0x0800a0a4
 80044d8:	20000000 	.word	0x20000000
 80044dc:	20000004 	.word	0x20000004

080044e0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80044e0:	b480      	push	{r7}
 80044e2:	b087      	sub	sp, #28
 80044e4:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80044e6:	2300      	movs	r3, #0
 80044e8:	60fb      	str	r3, [r7, #12]
 80044ea:	2300      	movs	r3, #0
 80044ec:	60bb      	str	r3, [r7, #8]
 80044ee:	2300      	movs	r3, #0
 80044f0:	617b      	str	r3, [r7, #20]
 80044f2:	2300      	movs	r3, #0
 80044f4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80044f6:	2300      	movs	r3, #0
 80044f8:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80044fa:	4b1f      	ldr	r3, [pc, #124]	@ (8004578 <HAL_RCC_GetSysClockFreq+0x98>)
 80044fc:	685b      	ldr	r3, [r3, #4]
 80044fe:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	f003 030c 	and.w	r3, r3, #12
 8004506:	2b04      	cmp	r3, #4
 8004508:	d002      	beq.n	8004510 <HAL_RCC_GetSysClockFreq+0x30>
 800450a:	2b08      	cmp	r3, #8
 800450c:	d003      	beq.n	8004516 <HAL_RCC_GetSysClockFreq+0x36>
 800450e:	e029      	b.n	8004564 <HAL_RCC_GetSysClockFreq+0x84>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004510:	4b1a      	ldr	r3, [pc, #104]	@ (800457c <HAL_RCC_GetSysClockFreq+0x9c>)
 8004512:	613b      	str	r3, [r7, #16]
      break;
 8004514:	e029      	b.n	800456a <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	0c9b      	lsrs	r3, r3, #18
 800451a:	f003 030f 	and.w	r3, r3, #15
 800451e:	4a18      	ldr	r2, [pc, #96]	@ (8004580 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004520:	5cd3      	ldrb	r3, [r2, r3]
 8004522:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8004524:	4b14      	ldr	r3, [pc, #80]	@ (8004578 <HAL_RCC_GetSysClockFreq+0x98>)
 8004526:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004528:	f003 030f 	and.w	r3, r3, #15
 800452c:	4a15      	ldr	r2, [pc, #84]	@ (8004584 <HAL_RCC_GetSysClockFreq+0xa4>)
 800452e:	5cd3      	ldrb	r3, [r2, r3]
 8004530:	60bb      	str	r3, [r7, #8]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004538:	2b00      	cmp	r3, #0
 800453a:	d008      	beq.n	800454e <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800453c:	4a0f      	ldr	r2, [pc, #60]	@ (800457c <HAL_RCC_GetSysClockFreq+0x9c>)
 800453e:	68bb      	ldr	r3, [r7, #8]
 8004540:	fbb2 f2f3 	udiv	r2, r2, r3
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	fb02 f303 	mul.w	r3, r2, r3
 800454a:	617b      	str	r3, [r7, #20]
 800454c:	e007      	b.n	800455e <HAL_RCC_GetSysClockFreq+0x7e>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800454e:	4a0b      	ldr	r2, [pc, #44]	@ (800457c <HAL_RCC_GetSysClockFreq+0x9c>)
 8004550:	68bb      	ldr	r3, [r7, #8]
 8004552:	fbb2 f2f3 	udiv	r2, r2, r3
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	fb02 f303 	mul.w	r3, r2, r3
 800455c:	617b      	str	r3, [r7, #20]
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800455e:	697b      	ldr	r3, [r7, #20]
 8004560:	613b      	str	r3, [r7, #16]
      break;
 8004562:	e002      	b.n	800456a <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004564:	4b05      	ldr	r3, [pc, #20]	@ (800457c <HAL_RCC_GetSysClockFreq+0x9c>)
 8004566:	613b      	str	r3, [r7, #16]
      break;
 8004568:	bf00      	nop
    }
  }
  return sysclockfreq;
 800456a:	693b      	ldr	r3, [r7, #16]
}
 800456c:	4618      	mov	r0, r3
 800456e:	371c      	adds	r7, #28
 8004570:	46bd      	mov	sp, r7
 8004572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004576:	4770      	bx	lr
 8004578:	40021000 	.word	0x40021000
 800457c:	007a1200 	.word	0x007a1200
 8004580:	0800a0bc 	.word	0x0800a0bc
 8004584:	0800a0cc 	.word	0x0800a0cc

08004588 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004588:	b480      	push	{r7}
 800458a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800458c:	4b03      	ldr	r3, [pc, #12]	@ (800459c <HAL_RCC_GetHCLKFreq+0x14>)
 800458e:	681b      	ldr	r3, [r3, #0]
}
 8004590:	4618      	mov	r0, r3
 8004592:	46bd      	mov	sp, r7
 8004594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004598:	4770      	bx	lr
 800459a:	bf00      	nop
 800459c:	20000000 	.word	0x20000000

080045a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	b082      	sub	sp, #8
 80045a4:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80045a6:	f7ff ffef 	bl	8004588 <HAL_RCC_GetHCLKFreq>
 80045aa:	4601      	mov	r1, r0
 80045ac:	4b0b      	ldr	r3, [pc, #44]	@ (80045dc <HAL_RCC_GetPCLK1Freq+0x3c>)
 80045ae:	685b      	ldr	r3, [r3, #4]
 80045b0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80045b4:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80045b8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045ba:	687a      	ldr	r2, [r7, #4]
 80045bc:	fa92 f2a2 	rbit	r2, r2
 80045c0:	603a      	str	r2, [r7, #0]
  return result;
 80045c2:	683a      	ldr	r2, [r7, #0]
 80045c4:	fab2 f282 	clz	r2, r2
 80045c8:	b2d2      	uxtb	r2, r2
 80045ca:	40d3      	lsrs	r3, r2
 80045cc:	4a04      	ldr	r2, [pc, #16]	@ (80045e0 <HAL_RCC_GetPCLK1Freq+0x40>)
 80045ce:	5cd3      	ldrb	r3, [r2, r3]
 80045d0:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80045d4:	4618      	mov	r0, r3
 80045d6:	3708      	adds	r7, #8
 80045d8:	46bd      	mov	sp, r7
 80045da:	bd80      	pop	{r7, pc}
 80045dc:	40021000 	.word	0x40021000
 80045e0:	0800a0b4 	.word	0x0800a0b4

080045e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	b082      	sub	sp, #8
 80045e8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80045ea:	f7ff ffcd 	bl	8004588 <HAL_RCC_GetHCLKFreq>
 80045ee:	4601      	mov	r1, r0
 80045f0:	4b0b      	ldr	r3, [pc, #44]	@ (8004620 <HAL_RCC_GetPCLK2Freq+0x3c>)
 80045f2:	685b      	ldr	r3, [r3, #4]
 80045f4:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 80045f8:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 80045fc:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045fe:	687a      	ldr	r2, [r7, #4]
 8004600:	fa92 f2a2 	rbit	r2, r2
 8004604:	603a      	str	r2, [r7, #0]
  return result;
 8004606:	683a      	ldr	r2, [r7, #0]
 8004608:	fab2 f282 	clz	r2, r2
 800460c:	b2d2      	uxtb	r2, r2
 800460e:	40d3      	lsrs	r3, r2
 8004610:	4a04      	ldr	r2, [pc, #16]	@ (8004624 <HAL_RCC_GetPCLK2Freq+0x40>)
 8004612:	5cd3      	ldrb	r3, [r2, r3]
 8004614:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8004618:	4618      	mov	r0, r3
 800461a:	3708      	adds	r7, #8
 800461c:	46bd      	mov	sp, r7
 800461e:	bd80      	pop	{r7, pc}
 8004620:	40021000 	.word	0x40021000
 8004624:	0800a0b4 	.word	0x0800a0b4

08004628 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004628:	b580      	push	{r7, lr}
 800462a:	b092      	sub	sp, #72	@ 0x48
 800462c:	af00      	add	r7, sp, #0
 800462e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004630:	2300      	movs	r3, #0
 8004632:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8004634:	2300      	movs	r3, #0
 8004636:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8004638:	2300      	movs	r3, #0
 800463a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004646:	2b00      	cmp	r3, #0
 8004648:	f000 80d4 	beq.w	80047f4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800464c:	4b4e      	ldr	r3, [pc, #312]	@ (8004788 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800464e:	69db      	ldr	r3, [r3, #28]
 8004650:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004654:	2b00      	cmp	r3, #0
 8004656:	d10e      	bne.n	8004676 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004658:	4b4b      	ldr	r3, [pc, #300]	@ (8004788 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800465a:	69db      	ldr	r3, [r3, #28]
 800465c:	4a4a      	ldr	r2, [pc, #296]	@ (8004788 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800465e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004662:	61d3      	str	r3, [r2, #28]
 8004664:	4b48      	ldr	r3, [pc, #288]	@ (8004788 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004666:	69db      	ldr	r3, [r3, #28]
 8004668:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800466c:	60bb      	str	r3, [r7, #8]
 800466e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004670:	2301      	movs	r3, #1
 8004672:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004676:	4b45      	ldr	r3, [pc, #276]	@ (800478c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800467e:	2b00      	cmp	r3, #0
 8004680:	d118      	bne.n	80046b4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004682:	4b42      	ldr	r3, [pc, #264]	@ (800478c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	4a41      	ldr	r2, [pc, #260]	@ (800478c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004688:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800468c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800468e:	f7fd f9d9 	bl	8001a44 <HAL_GetTick>
 8004692:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004694:	e008      	b.n	80046a8 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004696:	f7fd f9d5 	bl	8001a44 <HAL_GetTick>
 800469a:	4602      	mov	r2, r0
 800469c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800469e:	1ad3      	subs	r3, r2, r3
 80046a0:	2b64      	cmp	r3, #100	@ 0x64
 80046a2:	d901      	bls.n	80046a8 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80046a4:	2303      	movs	r3, #3
 80046a6:	e1d6      	b.n	8004a56 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046a8:	4b38      	ldr	r3, [pc, #224]	@ (800478c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d0f0      	beq.n	8004696 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80046b4:	4b34      	ldr	r3, [pc, #208]	@ (8004788 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80046b6:	6a1b      	ldr	r3, [r3, #32]
 80046b8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80046bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80046be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	f000 8084 	beq.w	80047ce <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	685b      	ldr	r3, [r3, #4]
 80046ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80046ce:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80046d0:	429a      	cmp	r2, r3
 80046d2:	d07c      	beq.n	80047ce <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80046d4:	4b2c      	ldr	r3, [pc, #176]	@ (8004788 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80046d6:	6a1b      	ldr	r3, [r3, #32]
 80046d8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80046dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80046de:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80046e2:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046e6:	fa93 f3a3 	rbit	r3, r3
 80046ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 80046ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80046ee:	fab3 f383 	clz	r3, r3
 80046f2:	b2db      	uxtb	r3, r3
 80046f4:	461a      	mov	r2, r3
 80046f6:	4b26      	ldr	r3, [pc, #152]	@ (8004790 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80046f8:	4413      	add	r3, r2
 80046fa:	009b      	lsls	r3, r3, #2
 80046fc:	461a      	mov	r2, r3
 80046fe:	2301      	movs	r3, #1
 8004700:	6013      	str	r3, [r2, #0]
 8004702:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004706:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004708:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800470a:	fa93 f3a3 	rbit	r3, r3
 800470e:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8004710:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004712:	fab3 f383 	clz	r3, r3
 8004716:	b2db      	uxtb	r3, r3
 8004718:	461a      	mov	r2, r3
 800471a:	4b1d      	ldr	r3, [pc, #116]	@ (8004790 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800471c:	4413      	add	r3, r2
 800471e:	009b      	lsls	r3, r3, #2
 8004720:	461a      	mov	r2, r3
 8004722:	2300      	movs	r3, #0
 8004724:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004726:	4a18      	ldr	r2, [pc, #96]	@ (8004788 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004728:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800472a:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800472c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800472e:	f003 0301 	and.w	r3, r3, #1
 8004732:	2b00      	cmp	r3, #0
 8004734:	d04b      	beq.n	80047ce <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004736:	f7fd f985 	bl	8001a44 <HAL_GetTick>
 800473a:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800473c:	e00a      	b.n	8004754 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800473e:	f7fd f981 	bl	8001a44 <HAL_GetTick>
 8004742:	4602      	mov	r2, r0
 8004744:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004746:	1ad3      	subs	r3, r2, r3
 8004748:	f241 3288 	movw	r2, #5000	@ 0x1388
 800474c:	4293      	cmp	r3, r2
 800474e:	d901      	bls.n	8004754 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8004750:	2303      	movs	r3, #3
 8004752:	e180      	b.n	8004a56 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8004754:	2302      	movs	r3, #2
 8004756:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004758:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800475a:	fa93 f3a3 	rbit	r3, r3
 800475e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004760:	2302      	movs	r3, #2
 8004762:	623b      	str	r3, [r7, #32]
 8004764:	6a3b      	ldr	r3, [r7, #32]
 8004766:	fa93 f3a3 	rbit	r3, r3
 800476a:	61fb      	str	r3, [r7, #28]
  return result;
 800476c:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800476e:	fab3 f383 	clz	r3, r3
 8004772:	b2db      	uxtb	r3, r3
 8004774:	095b      	lsrs	r3, r3, #5
 8004776:	b2db      	uxtb	r3, r3
 8004778:	f043 0302 	orr.w	r3, r3, #2
 800477c:	b2db      	uxtb	r3, r3
 800477e:	2b02      	cmp	r3, #2
 8004780:	d108      	bne.n	8004794 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8004782:	4b01      	ldr	r3, [pc, #4]	@ (8004788 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004784:	6a1b      	ldr	r3, [r3, #32]
 8004786:	e00d      	b.n	80047a4 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8004788:	40021000 	.word	0x40021000
 800478c:	40007000 	.word	0x40007000
 8004790:	10908100 	.word	0x10908100
 8004794:	2302      	movs	r3, #2
 8004796:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004798:	69bb      	ldr	r3, [r7, #24]
 800479a:	fa93 f3a3 	rbit	r3, r3
 800479e:	617b      	str	r3, [r7, #20]
 80047a0:	4b9a      	ldr	r3, [pc, #616]	@ (8004a0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80047a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047a4:	2202      	movs	r2, #2
 80047a6:	613a      	str	r2, [r7, #16]
 80047a8:	693a      	ldr	r2, [r7, #16]
 80047aa:	fa92 f2a2 	rbit	r2, r2
 80047ae:	60fa      	str	r2, [r7, #12]
  return result;
 80047b0:	68fa      	ldr	r2, [r7, #12]
 80047b2:	fab2 f282 	clz	r2, r2
 80047b6:	b2d2      	uxtb	r2, r2
 80047b8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80047bc:	b2d2      	uxtb	r2, r2
 80047be:	f002 021f 	and.w	r2, r2, #31
 80047c2:	2101      	movs	r1, #1
 80047c4:	fa01 f202 	lsl.w	r2, r1, r2
 80047c8:	4013      	ands	r3, r2
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d0b7      	beq.n	800473e <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80047ce:	4b8f      	ldr	r3, [pc, #572]	@ (8004a0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80047d0:	6a1b      	ldr	r3, [r3, #32]
 80047d2:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	685b      	ldr	r3, [r3, #4]
 80047da:	498c      	ldr	r1, [pc, #560]	@ (8004a0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80047dc:	4313      	orrs	r3, r2
 80047de:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80047e0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80047e4:	2b01      	cmp	r3, #1
 80047e6:	d105      	bne.n	80047f4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80047e8:	4b88      	ldr	r3, [pc, #544]	@ (8004a0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80047ea:	69db      	ldr	r3, [r3, #28]
 80047ec:	4a87      	ldr	r2, [pc, #540]	@ (8004a0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80047ee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80047f2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f003 0301 	and.w	r3, r3, #1
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d008      	beq.n	8004812 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004800:	4b82      	ldr	r3, [pc, #520]	@ (8004a0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004802:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004804:	f023 0203 	bic.w	r2, r3, #3
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	689b      	ldr	r3, [r3, #8]
 800480c:	497f      	ldr	r1, [pc, #508]	@ (8004a0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800480e:	4313      	orrs	r3, r2
 8004810:	630b      	str	r3, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f003 0302 	and.w	r3, r3, #2
 800481a:	2b00      	cmp	r3, #0
 800481c:	d008      	beq.n	8004830 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800481e:	4b7b      	ldr	r3, [pc, #492]	@ (8004a0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004820:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004822:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	68db      	ldr	r3, [r3, #12]
 800482a:	4978      	ldr	r1, [pc, #480]	@ (8004a0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800482c:	4313      	orrs	r3, r2
 800482e:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f003 0304 	and.w	r3, r3, #4
 8004838:	2b00      	cmp	r3, #0
 800483a:	d008      	beq.n	800484e <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800483c:	4b73      	ldr	r3, [pc, #460]	@ (8004a0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800483e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004840:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	691b      	ldr	r3, [r3, #16]
 8004848:	4970      	ldr	r1, [pc, #448]	@ (8004a0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800484a:	4313      	orrs	r3, r2
 800484c:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f003 0320 	and.w	r3, r3, #32
 8004856:	2b00      	cmp	r3, #0
 8004858:	d008      	beq.n	800486c <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800485a:	4b6c      	ldr	r3, [pc, #432]	@ (8004a0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800485c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800485e:	f023 0210 	bic.w	r2, r3, #16
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	69db      	ldr	r3, [r3, #28]
 8004866:	4969      	ldr	r1, [pc, #420]	@ (8004a0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004868:	4313      	orrs	r3, r2
 800486a:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004874:	2b00      	cmp	r3, #0
 8004876:	d008      	beq.n	800488a <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8004878:	4b64      	ldr	r3, [pc, #400]	@ (8004a0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800487a:	685b      	ldr	r3, [r3, #4]
 800487c:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004884:	4961      	ldr	r1, [pc, #388]	@ (8004a0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004886:	4313      	orrs	r3, r2
 8004888:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004892:	2b00      	cmp	r3, #0
 8004894:	d008      	beq.n	80048a8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004896:	4b5d      	ldr	r3, [pc, #372]	@ (8004a0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004898:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800489a:	f023 0220 	bic.w	r2, r3, #32
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	6a1b      	ldr	r3, [r3, #32]
 80048a2:	495a      	ldr	r1, [pc, #360]	@ (8004a0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80048a4:	4313      	orrs	r3, r2
 80048a6:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d008      	beq.n	80048c6 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80048b4:	4b55      	ldr	r3, [pc, #340]	@ (8004a0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80048b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048b8:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048c0:	4952      	ldr	r1, [pc, #328]	@ (8004a0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80048c2:	4313      	orrs	r3, r2
 80048c4:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f003 0308 	and.w	r3, r3, #8
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d008      	beq.n	80048e4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80048d2:	4b4e      	ldr	r3, [pc, #312]	@ (8004a0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80048d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048d6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	695b      	ldr	r3, [r3, #20]
 80048de:	494b      	ldr	r1, [pc, #300]	@ (8004a0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80048e0:	4313      	orrs	r3, r2
 80048e2:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	f003 0310 	and.w	r3, r3, #16
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d008      	beq.n	8004902 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80048f0:	4b46      	ldr	r3, [pc, #280]	@ (8004a0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80048f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048f4:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	699b      	ldr	r3, [r3, #24]
 80048fc:	4943      	ldr	r1, [pc, #268]	@ (8004a0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80048fe:	4313      	orrs	r3, r2
 8004900:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800490a:	2b00      	cmp	r3, #0
 800490c:	d008      	beq.n	8004920 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800490e:	4b3f      	ldr	r3, [pc, #252]	@ (8004a0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004910:	685b      	ldr	r3, [r3, #4]
 8004912:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800491a:	493c      	ldr	r1, [pc, #240]	@ (8004a0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800491c:	4313      	orrs	r3, r2
 800491e:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004928:	2b00      	cmp	r3, #0
 800492a:	d008      	beq.n	800493e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800492c:	4b37      	ldr	r3, [pc, #220]	@ (8004a0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800492e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004930:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004938:	4934      	ldr	r1, [pc, #208]	@ (8004a0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800493a:	4313      	orrs	r3, r2
 800493c:	62cb      	str	r3, [r1, #44]	@ 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004946:	2b00      	cmp	r3, #0
 8004948:	d008      	beq.n	800495c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 800494a:	4b30      	ldr	r3, [pc, #192]	@ (8004a0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800494c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800494e:	f423 5278 	bic.w	r2, r3, #15872	@ 0x3e00
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004956:	492d      	ldr	r1, [pc, #180]	@ (8004a0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004958:	4313      	orrs	r3, r2
 800495a:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004964:	2b00      	cmp	r3, #0
 8004966:	d008      	beq.n	800497a <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004968:	4b28      	ldr	r3, [pc, #160]	@ (8004a0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800496a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800496c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004974:	4925      	ldr	r1, [pc, #148]	@ (8004a0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004976:	4313      	orrs	r3, r2
 8004978:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004982:	2b00      	cmp	r3, #0
 8004984:	d008      	beq.n	8004998 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8004986:	4b21      	ldr	r3, [pc, #132]	@ (8004a0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004988:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800498a:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004992:	491e      	ldr	r1, [pc, #120]	@ (8004a0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004994:	4313      	orrs	r3, r2
 8004996:	630b      	str	r3, [r1, #48]	@ 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d008      	beq.n	80049b6 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 80049a4:	4b19      	ldr	r3, [pc, #100]	@ (8004a0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80049a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049a8:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049b0:	4916      	ldr	r1, [pc, #88]	@ (8004a0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80049b2:	4313      	orrs	r3, r2
 80049b4:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d008      	beq.n	80049d4 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 80049c2:	4b12      	ldr	r3, [pc, #72]	@ (8004a0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80049c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049c6:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049ce:	490f      	ldr	r1, [pc, #60]	@ (8004a0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80049d0:	4313      	orrs	r3, r2
 80049d2:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d008      	beq.n	80049f2 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80049e0:	4b0a      	ldr	r3, [pc, #40]	@ (8004a0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80049e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049e4:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049ec:	4907      	ldr	r1, [pc, #28]	@ (8004a0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80049ee:	4313      	orrs	r3, r2
 80049f0:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d00c      	beq.n	8004a18 <HAL_RCCEx_PeriphCLKConfig+0x3f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 80049fe:	4b03      	ldr	r3, [pc, #12]	@ (8004a0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004a00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a02:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	e002      	b.n	8004a10 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 8004a0a:	bf00      	nop
 8004a0c:	40021000 	.word	0x40021000
 8004a10:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a12:	4913      	ldr	r1, [pc, #76]	@ (8004a60 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8004a14:	4313      	orrs	r3, r2
 8004a16:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d008      	beq.n	8004a36 <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8004a24:	4b0e      	ldr	r3, [pc, #56]	@ (8004a60 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8004a26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a28:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a30:	490b      	ldr	r1, [pc, #44]	@ (8004a60 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8004a32:	4313      	orrs	r3, r2
 8004a34:	630b      	str	r3, [r1, #48]	@ 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d008      	beq.n	8004a54 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8004a42:	4b07      	ldr	r3, [pc, #28]	@ (8004a60 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8004a44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a46:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a4e:	4904      	ldr	r1, [pc, #16]	@ (8004a60 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8004a50:	4313      	orrs	r3, r2
 8004a52:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8004a54:	2300      	movs	r3, #0
}
 8004a56:	4618      	mov	r0, r3
 8004a58:	3748      	adds	r7, #72	@ 0x48
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	bd80      	pop	{r7, pc}
 8004a5e:	bf00      	nop
 8004a60:	40021000 	.word	0x40021000

08004a64 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004a64:	b580      	push	{r7, lr}
 8004a66:	b082      	sub	sp, #8
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d101      	bne.n	8004a76 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004a72:	2301      	movs	r3, #1
 8004a74:	e049      	b.n	8004b0a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a7c:	b2db      	uxtb	r3, r3
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d106      	bne.n	8004a90 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	2200      	movs	r2, #0
 8004a86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004a8a:	6878      	ldr	r0, [r7, #4]
 8004a8c:	f7fc fe9c 	bl	80017c8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2202      	movs	r2, #2
 8004a94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681a      	ldr	r2, [r3, #0]
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	3304      	adds	r3, #4
 8004aa0:	4619      	mov	r1, r3
 8004aa2:	4610      	mov	r0, r2
 8004aa4:	f000 f968 	bl	8004d78 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2201      	movs	r2, #1
 8004aac:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	2201      	movs	r2, #1
 8004ab4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2201      	movs	r2, #1
 8004abc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2201      	movs	r2, #1
 8004ac4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	2201      	movs	r2, #1
 8004acc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2201      	movs	r2, #1
 8004ad4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	2201      	movs	r2, #1
 8004adc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	2201      	movs	r2, #1
 8004ae4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	2201      	movs	r2, #1
 8004aec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	2201      	movs	r2, #1
 8004af4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2201      	movs	r2, #1
 8004afc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2201      	movs	r2, #1
 8004b04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004b08:	2300      	movs	r3, #0
}
 8004b0a:	4618      	mov	r0, r3
 8004b0c:	3708      	adds	r7, #8
 8004b0e:	46bd      	mov	sp, r7
 8004b10:	bd80      	pop	{r7, pc}
	...

08004b14 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004b14:	b480      	push	{r7}
 8004b16:	b085      	sub	sp, #20
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b22:	b2db      	uxtb	r3, r3
 8004b24:	2b01      	cmp	r3, #1
 8004b26:	d001      	beq.n	8004b2c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004b28:	2301      	movs	r3, #1
 8004b2a:	e047      	b.n	8004bbc <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2202      	movs	r2, #2
 8004b30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	4a23      	ldr	r2, [pc, #140]	@ (8004bc8 <HAL_TIM_Base_Start+0xb4>)
 8004b3a:	4293      	cmp	r3, r2
 8004b3c:	d01d      	beq.n	8004b7a <HAL_TIM_Base_Start+0x66>
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b46:	d018      	beq.n	8004b7a <HAL_TIM_Base_Start+0x66>
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	4a1f      	ldr	r2, [pc, #124]	@ (8004bcc <HAL_TIM_Base_Start+0xb8>)
 8004b4e:	4293      	cmp	r3, r2
 8004b50:	d013      	beq.n	8004b7a <HAL_TIM_Base_Start+0x66>
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	4a1e      	ldr	r2, [pc, #120]	@ (8004bd0 <HAL_TIM_Base_Start+0xbc>)
 8004b58:	4293      	cmp	r3, r2
 8004b5a:	d00e      	beq.n	8004b7a <HAL_TIM_Base_Start+0x66>
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	4a1c      	ldr	r2, [pc, #112]	@ (8004bd4 <HAL_TIM_Base_Start+0xc0>)
 8004b62:	4293      	cmp	r3, r2
 8004b64:	d009      	beq.n	8004b7a <HAL_TIM_Base_Start+0x66>
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	4a1b      	ldr	r2, [pc, #108]	@ (8004bd8 <HAL_TIM_Base_Start+0xc4>)
 8004b6c:	4293      	cmp	r3, r2
 8004b6e:	d004      	beq.n	8004b7a <HAL_TIM_Base_Start+0x66>
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	4a19      	ldr	r2, [pc, #100]	@ (8004bdc <HAL_TIM_Base_Start+0xc8>)
 8004b76:	4293      	cmp	r3, r2
 8004b78:	d115      	bne.n	8004ba6 <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	689a      	ldr	r2, [r3, #8]
 8004b80:	4b17      	ldr	r3, [pc, #92]	@ (8004be0 <HAL_TIM_Base_Start+0xcc>)
 8004b82:	4013      	ands	r3, r2
 8004b84:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	2b06      	cmp	r3, #6
 8004b8a:	d015      	beq.n	8004bb8 <HAL_TIM_Base_Start+0xa4>
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004b92:	d011      	beq.n	8004bb8 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	681a      	ldr	r2, [r3, #0]
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f042 0201 	orr.w	r2, r2, #1
 8004ba2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ba4:	e008      	b.n	8004bb8 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	681a      	ldr	r2, [r3, #0]
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f042 0201 	orr.w	r2, r2, #1
 8004bb4:	601a      	str	r2, [r3, #0]
 8004bb6:	e000      	b.n	8004bba <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004bb8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004bba:	2300      	movs	r3, #0
}
 8004bbc:	4618      	mov	r0, r3
 8004bbe:	3714      	adds	r7, #20
 8004bc0:	46bd      	mov	sp, r7
 8004bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc6:	4770      	bx	lr
 8004bc8:	40012c00 	.word	0x40012c00
 8004bcc:	40000400 	.word	0x40000400
 8004bd0:	40000800 	.word	0x40000800
 8004bd4:	40013400 	.word	0x40013400
 8004bd8:	40014000 	.word	0x40014000
 8004bdc:	40015000 	.word	0x40015000
 8004be0:	00010007 	.word	0x00010007

08004be4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004be4:	b580      	push	{r7, lr}
 8004be6:	b084      	sub	sp, #16
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	6078      	str	r0, [r7, #4]
 8004bec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004bee:	2300      	movs	r3, #0
 8004bf0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004bf8:	2b01      	cmp	r3, #1
 8004bfa:	d101      	bne.n	8004c00 <HAL_TIM_ConfigClockSource+0x1c>
 8004bfc:	2302      	movs	r3, #2
 8004bfe:	e0b6      	b.n	8004d6e <HAL_TIM_ConfigClockSource+0x18a>
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2201      	movs	r2, #1
 8004c04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2202      	movs	r2, #2
 8004c0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	689b      	ldr	r3, [r3, #8]
 8004c16:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004c18:	68bb      	ldr	r3, [r7, #8]
 8004c1a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004c1e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004c22:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004c24:	68bb      	ldr	r3, [r7, #8]
 8004c26:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004c2a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	68ba      	ldr	r2, [r7, #8]
 8004c32:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004c34:	683b      	ldr	r3, [r7, #0]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c3c:	d03e      	beq.n	8004cbc <HAL_TIM_ConfigClockSource+0xd8>
 8004c3e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c42:	f200 8087 	bhi.w	8004d54 <HAL_TIM_ConfigClockSource+0x170>
 8004c46:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c4a:	f000 8086 	beq.w	8004d5a <HAL_TIM_ConfigClockSource+0x176>
 8004c4e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c52:	d87f      	bhi.n	8004d54 <HAL_TIM_ConfigClockSource+0x170>
 8004c54:	2b70      	cmp	r3, #112	@ 0x70
 8004c56:	d01a      	beq.n	8004c8e <HAL_TIM_ConfigClockSource+0xaa>
 8004c58:	2b70      	cmp	r3, #112	@ 0x70
 8004c5a:	d87b      	bhi.n	8004d54 <HAL_TIM_ConfigClockSource+0x170>
 8004c5c:	2b60      	cmp	r3, #96	@ 0x60
 8004c5e:	d050      	beq.n	8004d02 <HAL_TIM_ConfigClockSource+0x11e>
 8004c60:	2b60      	cmp	r3, #96	@ 0x60
 8004c62:	d877      	bhi.n	8004d54 <HAL_TIM_ConfigClockSource+0x170>
 8004c64:	2b50      	cmp	r3, #80	@ 0x50
 8004c66:	d03c      	beq.n	8004ce2 <HAL_TIM_ConfigClockSource+0xfe>
 8004c68:	2b50      	cmp	r3, #80	@ 0x50
 8004c6a:	d873      	bhi.n	8004d54 <HAL_TIM_ConfigClockSource+0x170>
 8004c6c:	2b40      	cmp	r3, #64	@ 0x40
 8004c6e:	d058      	beq.n	8004d22 <HAL_TIM_ConfigClockSource+0x13e>
 8004c70:	2b40      	cmp	r3, #64	@ 0x40
 8004c72:	d86f      	bhi.n	8004d54 <HAL_TIM_ConfigClockSource+0x170>
 8004c74:	2b30      	cmp	r3, #48	@ 0x30
 8004c76:	d064      	beq.n	8004d42 <HAL_TIM_ConfigClockSource+0x15e>
 8004c78:	2b30      	cmp	r3, #48	@ 0x30
 8004c7a:	d86b      	bhi.n	8004d54 <HAL_TIM_ConfigClockSource+0x170>
 8004c7c:	2b20      	cmp	r3, #32
 8004c7e:	d060      	beq.n	8004d42 <HAL_TIM_ConfigClockSource+0x15e>
 8004c80:	2b20      	cmp	r3, #32
 8004c82:	d867      	bhi.n	8004d54 <HAL_TIM_ConfigClockSource+0x170>
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d05c      	beq.n	8004d42 <HAL_TIM_ConfigClockSource+0x15e>
 8004c88:	2b10      	cmp	r3, #16
 8004c8a:	d05a      	beq.n	8004d42 <HAL_TIM_ConfigClockSource+0x15e>
 8004c8c:	e062      	b.n	8004d54 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004c92:	683b      	ldr	r3, [r7, #0]
 8004c94:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004c96:	683b      	ldr	r3, [r7, #0]
 8004c98:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004c9a:	683b      	ldr	r3, [r7, #0]
 8004c9c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004c9e:	f000 f98f 	bl	8004fc0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	689b      	ldr	r3, [r3, #8]
 8004ca8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004caa:	68bb      	ldr	r3, [r7, #8]
 8004cac:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004cb0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	68ba      	ldr	r2, [r7, #8]
 8004cb8:	609a      	str	r2, [r3, #8]
      break;
 8004cba:	e04f      	b.n	8004d5c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004cc0:	683b      	ldr	r3, [r7, #0]
 8004cc2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004cc4:	683b      	ldr	r3, [r7, #0]
 8004cc6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004cc8:	683b      	ldr	r3, [r7, #0]
 8004cca:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004ccc:	f000 f978 	bl	8004fc0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	689a      	ldr	r2, [r3, #8]
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004cde:	609a      	str	r2, [r3, #8]
      break;
 8004ce0:	e03c      	b.n	8004d5c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004ce6:	683b      	ldr	r3, [r7, #0]
 8004ce8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004cea:	683b      	ldr	r3, [r7, #0]
 8004cec:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004cee:	461a      	mov	r2, r3
 8004cf0:	f000 f8ec 	bl	8004ecc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	2150      	movs	r1, #80	@ 0x50
 8004cfa:	4618      	mov	r0, r3
 8004cfc:	f000 f945 	bl	8004f8a <TIM_ITRx_SetConfig>
      break;
 8004d00:	e02c      	b.n	8004d5c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004d06:	683b      	ldr	r3, [r7, #0]
 8004d08:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d0a:	683b      	ldr	r3, [r7, #0]
 8004d0c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d0e:	461a      	mov	r2, r3
 8004d10:	f000 f90b 	bl	8004f2a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	2160      	movs	r1, #96	@ 0x60
 8004d1a:	4618      	mov	r0, r3
 8004d1c:	f000 f935 	bl	8004f8a <TIM_ITRx_SetConfig>
      break;
 8004d20:	e01c      	b.n	8004d5c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004d26:	683b      	ldr	r3, [r7, #0]
 8004d28:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d2a:	683b      	ldr	r3, [r7, #0]
 8004d2c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d2e:	461a      	mov	r2, r3
 8004d30:	f000 f8cc 	bl	8004ecc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	2140      	movs	r1, #64	@ 0x40
 8004d3a:	4618      	mov	r0, r3
 8004d3c:	f000 f925 	bl	8004f8a <TIM_ITRx_SetConfig>
      break;
 8004d40:	e00c      	b.n	8004d5c <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681a      	ldr	r2, [r3, #0]
 8004d46:	683b      	ldr	r3, [r7, #0]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	4619      	mov	r1, r3
 8004d4c:	4610      	mov	r0, r2
 8004d4e:	f000 f91c 	bl	8004f8a <TIM_ITRx_SetConfig>
      break;
 8004d52:	e003      	b.n	8004d5c <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8004d54:	2301      	movs	r3, #1
 8004d56:	73fb      	strb	r3, [r7, #15]
      break;
 8004d58:	e000      	b.n	8004d5c <HAL_TIM_ConfigClockSource+0x178>
      break;
 8004d5a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2201      	movs	r2, #1
 8004d60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2200      	movs	r2, #0
 8004d68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004d6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d6e:	4618      	mov	r0, r3
 8004d70:	3710      	adds	r7, #16
 8004d72:	46bd      	mov	sp, r7
 8004d74:	bd80      	pop	{r7, pc}
	...

08004d78 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004d78:	b480      	push	{r7}
 8004d7a:	b085      	sub	sp, #20
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	6078      	str	r0, [r7, #4]
 8004d80:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	4a48      	ldr	r2, [pc, #288]	@ (8004eac <TIM_Base_SetConfig+0x134>)
 8004d8c:	4293      	cmp	r3, r2
 8004d8e:	d013      	beq.n	8004db8 <TIM_Base_SetConfig+0x40>
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d96:	d00f      	beq.n	8004db8 <TIM_Base_SetConfig+0x40>
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	4a45      	ldr	r2, [pc, #276]	@ (8004eb0 <TIM_Base_SetConfig+0x138>)
 8004d9c:	4293      	cmp	r3, r2
 8004d9e:	d00b      	beq.n	8004db8 <TIM_Base_SetConfig+0x40>
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	4a44      	ldr	r2, [pc, #272]	@ (8004eb4 <TIM_Base_SetConfig+0x13c>)
 8004da4:	4293      	cmp	r3, r2
 8004da6:	d007      	beq.n	8004db8 <TIM_Base_SetConfig+0x40>
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	4a43      	ldr	r2, [pc, #268]	@ (8004eb8 <TIM_Base_SetConfig+0x140>)
 8004dac:	4293      	cmp	r3, r2
 8004dae:	d003      	beq.n	8004db8 <TIM_Base_SetConfig+0x40>
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	4a42      	ldr	r2, [pc, #264]	@ (8004ebc <TIM_Base_SetConfig+0x144>)
 8004db4:	4293      	cmp	r3, r2
 8004db6:	d108      	bne.n	8004dca <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004dbe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004dc0:	683b      	ldr	r3, [r7, #0]
 8004dc2:	685b      	ldr	r3, [r3, #4]
 8004dc4:	68fa      	ldr	r2, [r7, #12]
 8004dc6:	4313      	orrs	r3, r2
 8004dc8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	4a37      	ldr	r2, [pc, #220]	@ (8004eac <TIM_Base_SetConfig+0x134>)
 8004dce:	4293      	cmp	r3, r2
 8004dd0:	d01f      	beq.n	8004e12 <TIM_Base_SetConfig+0x9a>
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004dd8:	d01b      	beq.n	8004e12 <TIM_Base_SetConfig+0x9a>
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	4a34      	ldr	r2, [pc, #208]	@ (8004eb0 <TIM_Base_SetConfig+0x138>)
 8004dde:	4293      	cmp	r3, r2
 8004de0:	d017      	beq.n	8004e12 <TIM_Base_SetConfig+0x9a>
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	4a33      	ldr	r2, [pc, #204]	@ (8004eb4 <TIM_Base_SetConfig+0x13c>)
 8004de6:	4293      	cmp	r3, r2
 8004de8:	d013      	beq.n	8004e12 <TIM_Base_SetConfig+0x9a>
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	4a32      	ldr	r2, [pc, #200]	@ (8004eb8 <TIM_Base_SetConfig+0x140>)
 8004dee:	4293      	cmp	r3, r2
 8004df0:	d00f      	beq.n	8004e12 <TIM_Base_SetConfig+0x9a>
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	4a32      	ldr	r2, [pc, #200]	@ (8004ec0 <TIM_Base_SetConfig+0x148>)
 8004df6:	4293      	cmp	r3, r2
 8004df8:	d00b      	beq.n	8004e12 <TIM_Base_SetConfig+0x9a>
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	4a31      	ldr	r2, [pc, #196]	@ (8004ec4 <TIM_Base_SetConfig+0x14c>)
 8004dfe:	4293      	cmp	r3, r2
 8004e00:	d007      	beq.n	8004e12 <TIM_Base_SetConfig+0x9a>
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	4a30      	ldr	r2, [pc, #192]	@ (8004ec8 <TIM_Base_SetConfig+0x150>)
 8004e06:	4293      	cmp	r3, r2
 8004e08:	d003      	beq.n	8004e12 <TIM_Base_SetConfig+0x9a>
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	4a2b      	ldr	r2, [pc, #172]	@ (8004ebc <TIM_Base_SetConfig+0x144>)
 8004e0e:	4293      	cmp	r3, r2
 8004e10:	d108      	bne.n	8004e24 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e18:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004e1a:	683b      	ldr	r3, [r7, #0]
 8004e1c:	68db      	ldr	r3, [r3, #12]
 8004e1e:	68fa      	ldr	r2, [r7, #12]
 8004e20:	4313      	orrs	r3, r2
 8004e22:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004e2a:	683b      	ldr	r3, [r7, #0]
 8004e2c:	695b      	ldr	r3, [r3, #20]
 8004e2e:	4313      	orrs	r3, r2
 8004e30:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	68fa      	ldr	r2, [r7, #12]
 8004e36:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004e38:	683b      	ldr	r3, [r7, #0]
 8004e3a:	689a      	ldr	r2, [r3, #8]
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004e40:	683b      	ldr	r3, [r7, #0]
 8004e42:	681a      	ldr	r2, [r3, #0]
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	4a18      	ldr	r2, [pc, #96]	@ (8004eac <TIM_Base_SetConfig+0x134>)
 8004e4c:	4293      	cmp	r3, r2
 8004e4e:	d013      	beq.n	8004e78 <TIM_Base_SetConfig+0x100>
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	4a19      	ldr	r2, [pc, #100]	@ (8004eb8 <TIM_Base_SetConfig+0x140>)
 8004e54:	4293      	cmp	r3, r2
 8004e56:	d00f      	beq.n	8004e78 <TIM_Base_SetConfig+0x100>
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	4a19      	ldr	r2, [pc, #100]	@ (8004ec0 <TIM_Base_SetConfig+0x148>)
 8004e5c:	4293      	cmp	r3, r2
 8004e5e:	d00b      	beq.n	8004e78 <TIM_Base_SetConfig+0x100>
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	4a18      	ldr	r2, [pc, #96]	@ (8004ec4 <TIM_Base_SetConfig+0x14c>)
 8004e64:	4293      	cmp	r3, r2
 8004e66:	d007      	beq.n	8004e78 <TIM_Base_SetConfig+0x100>
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	4a17      	ldr	r2, [pc, #92]	@ (8004ec8 <TIM_Base_SetConfig+0x150>)
 8004e6c:	4293      	cmp	r3, r2
 8004e6e:	d003      	beq.n	8004e78 <TIM_Base_SetConfig+0x100>
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	4a12      	ldr	r2, [pc, #72]	@ (8004ebc <TIM_Base_SetConfig+0x144>)
 8004e74:	4293      	cmp	r3, r2
 8004e76:	d103      	bne.n	8004e80 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004e78:	683b      	ldr	r3, [r7, #0]
 8004e7a:	691a      	ldr	r2, [r3, #16]
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	2201      	movs	r2, #1
 8004e84:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	691b      	ldr	r3, [r3, #16]
 8004e8a:	f003 0301 	and.w	r3, r3, #1
 8004e8e:	2b01      	cmp	r3, #1
 8004e90:	d105      	bne.n	8004e9e <TIM_Base_SetConfig+0x126>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	691b      	ldr	r3, [r3, #16]
 8004e96:	f023 0201 	bic.w	r2, r3, #1
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	611a      	str	r2, [r3, #16]
  }
}
 8004e9e:	bf00      	nop
 8004ea0:	3714      	adds	r7, #20
 8004ea2:	46bd      	mov	sp, r7
 8004ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea8:	4770      	bx	lr
 8004eaa:	bf00      	nop
 8004eac:	40012c00 	.word	0x40012c00
 8004eb0:	40000400 	.word	0x40000400
 8004eb4:	40000800 	.word	0x40000800
 8004eb8:	40013400 	.word	0x40013400
 8004ebc:	40015000 	.word	0x40015000
 8004ec0:	40014000 	.word	0x40014000
 8004ec4:	40014400 	.word	0x40014400
 8004ec8:	40014800 	.word	0x40014800

08004ecc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ecc:	b480      	push	{r7}
 8004ece:	b087      	sub	sp, #28
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	60f8      	str	r0, [r7, #12]
 8004ed4:	60b9      	str	r1, [r7, #8]
 8004ed6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	6a1b      	ldr	r3, [r3, #32]
 8004edc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	6a1b      	ldr	r3, [r3, #32]
 8004ee2:	f023 0201 	bic.w	r2, r3, #1
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	699b      	ldr	r3, [r3, #24]
 8004eee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004ef0:	693b      	ldr	r3, [r7, #16]
 8004ef2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004ef6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	011b      	lsls	r3, r3, #4
 8004efc:	693a      	ldr	r2, [r7, #16]
 8004efe:	4313      	orrs	r3, r2
 8004f00:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004f02:	697b      	ldr	r3, [r7, #20]
 8004f04:	f023 030a 	bic.w	r3, r3, #10
 8004f08:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004f0a:	697a      	ldr	r2, [r7, #20]
 8004f0c:	68bb      	ldr	r3, [r7, #8]
 8004f0e:	4313      	orrs	r3, r2
 8004f10:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	693a      	ldr	r2, [r7, #16]
 8004f16:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	697a      	ldr	r2, [r7, #20]
 8004f1c:	621a      	str	r2, [r3, #32]
}
 8004f1e:	bf00      	nop
 8004f20:	371c      	adds	r7, #28
 8004f22:	46bd      	mov	sp, r7
 8004f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f28:	4770      	bx	lr

08004f2a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f2a:	b480      	push	{r7}
 8004f2c:	b087      	sub	sp, #28
 8004f2e:	af00      	add	r7, sp, #0
 8004f30:	60f8      	str	r0, [r7, #12]
 8004f32:	60b9      	str	r1, [r7, #8]
 8004f34:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	6a1b      	ldr	r3, [r3, #32]
 8004f3a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	6a1b      	ldr	r3, [r3, #32]
 8004f40:	f023 0210 	bic.w	r2, r3, #16
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	699b      	ldr	r3, [r3, #24]
 8004f4c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004f4e:	693b      	ldr	r3, [r7, #16]
 8004f50:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004f54:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	031b      	lsls	r3, r3, #12
 8004f5a:	693a      	ldr	r2, [r7, #16]
 8004f5c:	4313      	orrs	r3, r2
 8004f5e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004f60:	697b      	ldr	r3, [r7, #20]
 8004f62:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004f66:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004f68:	68bb      	ldr	r3, [r7, #8]
 8004f6a:	011b      	lsls	r3, r3, #4
 8004f6c:	697a      	ldr	r2, [r7, #20]
 8004f6e:	4313      	orrs	r3, r2
 8004f70:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	693a      	ldr	r2, [r7, #16]
 8004f76:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	697a      	ldr	r2, [r7, #20]
 8004f7c:	621a      	str	r2, [r3, #32]
}
 8004f7e:	bf00      	nop
 8004f80:	371c      	adds	r7, #28
 8004f82:	46bd      	mov	sp, r7
 8004f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f88:	4770      	bx	lr

08004f8a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004f8a:	b480      	push	{r7}
 8004f8c:	b085      	sub	sp, #20
 8004f8e:	af00      	add	r7, sp, #0
 8004f90:	6078      	str	r0, [r7, #4]
 8004f92:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	689b      	ldr	r3, [r3, #8]
 8004f98:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004fa0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004fa2:	683a      	ldr	r2, [r7, #0]
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	4313      	orrs	r3, r2
 8004fa8:	f043 0307 	orr.w	r3, r3, #7
 8004fac:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	68fa      	ldr	r2, [r7, #12]
 8004fb2:	609a      	str	r2, [r3, #8]
}
 8004fb4:	bf00      	nop
 8004fb6:	3714      	adds	r7, #20
 8004fb8:	46bd      	mov	sp, r7
 8004fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fbe:	4770      	bx	lr

08004fc0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004fc0:	b480      	push	{r7}
 8004fc2:	b087      	sub	sp, #28
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	60f8      	str	r0, [r7, #12]
 8004fc8:	60b9      	str	r1, [r7, #8]
 8004fca:	607a      	str	r2, [r7, #4]
 8004fcc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	689b      	ldr	r3, [r3, #8]
 8004fd2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004fd4:	697b      	ldr	r3, [r7, #20]
 8004fd6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004fda:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004fdc:	683b      	ldr	r3, [r7, #0]
 8004fde:	021a      	lsls	r2, r3, #8
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	431a      	orrs	r2, r3
 8004fe4:	68bb      	ldr	r3, [r7, #8]
 8004fe6:	4313      	orrs	r3, r2
 8004fe8:	697a      	ldr	r2, [r7, #20]
 8004fea:	4313      	orrs	r3, r2
 8004fec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	697a      	ldr	r2, [r7, #20]
 8004ff2:	609a      	str	r2, [r3, #8]
}
 8004ff4:	bf00      	nop
 8004ff6:	371c      	adds	r7, #28
 8004ff8:	46bd      	mov	sp, r7
 8004ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ffe:	4770      	bx	lr

08005000 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005000:	b480      	push	{r7}
 8005002:	b085      	sub	sp, #20
 8005004:	af00      	add	r7, sp, #0
 8005006:	6078      	str	r0, [r7, #4]
 8005008:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005010:	2b01      	cmp	r3, #1
 8005012:	d101      	bne.n	8005018 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005014:	2302      	movs	r3, #2
 8005016:	e06d      	b.n	80050f4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	2201      	movs	r2, #1
 800501c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	2202      	movs	r2, #2
 8005024:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	685b      	ldr	r3, [r3, #4]
 800502e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	689b      	ldr	r3, [r3, #8]
 8005036:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	4a30      	ldr	r2, [pc, #192]	@ (8005100 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800503e:	4293      	cmp	r3, r2
 8005040:	d009      	beq.n	8005056 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	4a2f      	ldr	r2, [pc, #188]	@ (8005104 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005048:	4293      	cmp	r3, r2
 800504a:	d004      	beq.n	8005056 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	4a2d      	ldr	r2, [pc, #180]	@ (8005108 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005052:	4293      	cmp	r3, r2
 8005054:	d108      	bne.n	8005068 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800505c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800505e:	683b      	ldr	r3, [r7, #0]
 8005060:	685b      	ldr	r3, [r3, #4]
 8005062:	68fa      	ldr	r2, [r7, #12]
 8005064:	4313      	orrs	r3, r2
 8005066:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800506e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005070:	683b      	ldr	r3, [r7, #0]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	68fa      	ldr	r2, [r7, #12]
 8005076:	4313      	orrs	r3, r2
 8005078:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	68fa      	ldr	r2, [r7, #12]
 8005080:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	4a1e      	ldr	r2, [pc, #120]	@ (8005100 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005088:	4293      	cmp	r3, r2
 800508a:	d01d      	beq.n	80050c8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005094:	d018      	beq.n	80050c8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	4a1c      	ldr	r2, [pc, #112]	@ (800510c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800509c:	4293      	cmp	r3, r2
 800509e:	d013      	beq.n	80050c8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	4a1a      	ldr	r2, [pc, #104]	@ (8005110 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80050a6:	4293      	cmp	r3, r2
 80050a8:	d00e      	beq.n	80050c8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	4a15      	ldr	r2, [pc, #84]	@ (8005104 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80050b0:	4293      	cmp	r3, r2
 80050b2:	d009      	beq.n	80050c8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	4a16      	ldr	r2, [pc, #88]	@ (8005114 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80050ba:	4293      	cmp	r3, r2
 80050bc:	d004      	beq.n	80050c8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	4a11      	ldr	r2, [pc, #68]	@ (8005108 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80050c4:	4293      	cmp	r3, r2
 80050c6:	d10c      	bne.n	80050e2 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80050c8:	68bb      	ldr	r3, [r7, #8]
 80050ca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80050ce:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80050d0:	683b      	ldr	r3, [r7, #0]
 80050d2:	689b      	ldr	r3, [r3, #8]
 80050d4:	68ba      	ldr	r2, [r7, #8]
 80050d6:	4313      	orrs	r3, r2
 80050d8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	68ba      	ldr	r2, [r7, #8]
 80050e0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	2201      	movs	r2, #1
 80050e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	2200      	movs	r2, #0
 80050ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80050f2:	2300      	movs	r3, #0
}
 80050f4:	4618      	mov	r0, r3
 80050f6:	3714      	adds	r7, #20
 80050f8:	46bd      	mov	sp, r7
 80050fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050fe:	4770      	bx	lr
 8005100:	40012c00 	.word	0x40012c00
 8005104:	40013400 	.word	0x40013400
 8005108:	40015000 	.word	0x40015000
 800510c:	40000400 	.word	0x40000400
 8005110:	40000800 	.word	0x40000800
 8005114:	40014000 	.word	0x40014000

08005118 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005118:	b580      	push	{r7, lr}
 800511a:	b082      	sub	sp, #8
 800511c:	af00      	add	r7, sp, #0
 800511e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2b00      	cmp	r3, #0
 8005124:	d101      	bne.n	800512a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005126:	2301      	movs	r3, #1
 8005128:	e040      	b.n	80051ac <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800512e:	2b00      	cmp	r3, #0
 8005130:	d106      	bne.n	8005140 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	2200      	movs	r2, #0
 8005136:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800513a:	6878      	ldr	r0, [r7, #4]
 800513c:	f7fc fbbc 	bl	80018b8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2224      	movs	r2, #36	@ 0x24
 8005144:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	681a      	ldr	r2, [r3, #0]
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	f022 0201 	bic.w	r2, r2, #1
 8005154:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800515a:	2b00      	cmp	r3, #0
 800515c:	d002      	beq.n	8005164 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800515e:	6878      	ldr	r0, [r7, #4]
 8005160:	f000 f9fc 	bl	800555c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005164:	6878      	ldr	r0, [r7, #4]
 8005166:	f000 f825 	bl	80051b4 <UART_SetConfig>
 800516a:	4603      	mov	r3, r0
 800516c:	2b01      	cmp	r3, #1
 800516e:	d101      	bne.n	8005174 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005170:	2301      	movs	r3, #1
 8005172:	e01b      	b.n	80051ac <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	685a      	ldr	r2, [r3, #4]
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005182:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	689a      	ldr	r2, [r3, #8]
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005192:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	681a      	ldr	r2, [r3, #0]
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	f042 0201 	orr.w	r2, r2, #1
 80051a2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80051a4:	6878      	ldr	r0, [r7, #4]
 80051a6:	f000 fa7b 	bl	80056a0 <UART_CheckIdleState>
 80051aa:	4603      	mov	r3, r0
}
 80051ac:	4618      	mov	r0, r3
 80051ae:	3708      	adds	r7, #8
 80051b0:	46bd      	mov	sp, r7
 80051b2:	bd80      	pop	{r7, pc}

080051b4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80051b4:	b580      	push	{r7, lr}
 80051b6:	b088      	sub	sp, #32
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80051bc:	2300      	movs	r3, #0
 80051be:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	689a      	ldr	r2, [r3, #8]
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	691b      	ldr	r3, [r3, #16]
 80051c8:	431a      	orrs	r2, r3
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	695b      	ldr	r3, [r3, #20]
 80051ce:	431a      	orrs	r2, r3
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	69db      	ldr	r3, [r3, #28]
 80051d4:	4313      	orrs	r3, r2
 80051d6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	681a      	ldr	r2, [r3, #0]
 80051de:	4b92      	ldr	r3, [pc, #584]	@ (8005428 <UART_SetConfig+0x274>)
 80051e0:	4013      	ands	r3, r2
 80051e2:	687a      	ldr	r2, [r7, #4]
 80051e4:	6812      	ldr	r2, [r2, #0]
 80051e6:	6979      	ldr	r1, [r7, #20]
 80051e8:	430b      	orrs	r3, r1
 80051ea:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	685b      	ldr	r3, [r3, #4]
 80051f2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	68da      	ldr	r2, [r3, #12]
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	430a      	orrs	r2, r1
 8005200:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	699b      	ldr	r3, [r3, #24]
 8005206:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	6a1b      	ldr	r3, [r3, #32]
 800520c:	697a      	ldr	r2, [r7, #20]
 800520e:	4313      	orrs	r3, r2
 8005210:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	689b      	ldr	r3, [r3, #8]
 8005218:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	697a      	ldr	r2, [r7, #20]
 8005222:	430a      	orrs	r2, r1
 8005224:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	4a80      	ldr	r2, [pc, #512]	@ (800542c <UART_SetConfig+0x278>)
 800522c:	4293      	cmp	r3, r2
 800522e:	d120      	bne.n	8005272 <UART_SetConfig+0xbe>
 8005230:	4b7f      	ldr	r3, [pc, #508]	@ (8005430 <UART_SetConfig+0x27c>)
 8005232:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005234:	f003 0303 	and.w	r3, r3, #3
 8005238:	2b03      	cmp	r3, #3
 800523a:	d817      	bhi.n	800526c <UART_SetConfig+0xb8>
 800523c:	a201      	add	r2, pc, #4	@ (adr r2, 8005244 <UART_SetConfig+0x90>)
 800523e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005242:	bf00      	nop
 8005244:	08005255 	.word	0x08005255
 8005248:	08005261 	.word	0x08005261
 800524c:	08005267 	.word	0x08005267
 8005250:	0800525b 	.word	0x0800525b
 8005254:	2301      	movs	r3, #1
 8005256:	77fb      	strb	r3, [r7, #31]
 8005258:	e0b5      	b.n	80053c6 <UART_SetConfig+0x212>
 800525a:	2302      	movs	r3, #2
 800525c:	77fb      	strb	r3, [r7, #31]
 800525e:	e0b2      	b.n	80053c6 <UART_SetConfig+0x212>
 8005260:	2304      	movs	r3, #4
 8005262:	77fb      	strb	r3, [r7, #31]
 8005264:	e0af      	b.n	80053c6 <UART_SetConfig+0x212>
 8005266:	2308      	movs	r3, #8
 8005268:	77fb      	strb	r3, [r7, #31]
 800526a:	e0ac      	b.n	80053c6 <UART_SetConfig+0x212>
 800526c:	2310      	movs	r3, #16
 800526e:	77fb      	strb	r3, [r7, #31]
 8005270:	e0a9      	b.n	80053c6 <UART_SetConfig+0x212>
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	4a6f      	ldr	r2, [pc, #444]	@ (8005434 <UART_SetConfig+0x280>)
 8005278:	4293      	cmp	r3, r2
 800527a:	d124      	bne.n	80052c6 <UART_SetConfig+0x112>
 800527c:	4b6c      	ldr	r3, [pc, #432]	@ (8005430 <UART_SetConfig+0x27c>)
 800527e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005280:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005284:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005288:	d011      	beq.n	80052ae <UART_SetConfig+0xfa>
 800528a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800528e:	d817      	bhi.n	80052c0 <UART_SetConfig+0x10c>
 8005290:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005294:	d011      	beq.n	80052ba <UART_SetConfig+0x106>
 8005296:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800529a:	d811      	bhi.n	80052c0 <UART_SetConfig+0x10c>
 800529c:	2b00      	cmp	r3, #0
 800529e:	d003      	beq.n	80052a8 <UART_SetConfig+0xf4>
 80052a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80052a4:	d006      	beq.n	80052b4 <UART_SetConfig+0x100>
 80052a6:	e00b      	b.n	80052c0 <UART_SetConfig+0x10c>
 80052a8:	2300      	movs	r3, #0
 80052aa:	77fb      	strb	r3, [r7, #31]
 80052ac:	e08b      	b.n	80053c6 <UART_SetConfig+0x212>
 80052ae:	2302      	movs	r3, #2
 80052b0:	77fb      	strb	r3, [r7, #31]
 80052b2:	e088      	b.n	80053c6 <UART_SetConfig+0x212>
 80052b4:	2304      	movs	r3, #4
 80052b6:	77fb      	strb	r3, [r7, #31]
 80052b8:	e085      	b.n	80053c6 <UART_SetConfig+0x212>
 80052ba:	2308      	movs	r3, #8
 80052bc:	77fb      	strb	r3, [r7, #31]
 80052be:	e082      	b.n	80053c6 <UART_SetConfig+0x212>
 80052c0:	2310      	movs	r3, #16
 80052c2:	77fb      	strb	r3, [r7, #31]
 80052c4:	e07f      	b.n	80053c6 <UART_SetConfig+0x212>
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	4a5b      	ldr	r2, [pc, #364]	@ (8005438 <UART_SetConfig+0x284>)
 80052cc:	4293      	cmp	r3, r2
 80052ce:	d124      	bne.n	800531a <UART_SetConfig+0x166>
 80052d0:	4b57      	ldr	r3, [pc, #348]	@ (8005430 <UART_SetConfig+0x27c>)
 80052d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052d4:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 80052d8:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80052dc:	d011      	beq.n	8005302 <UART_SetConfig+0x14e>
 80052de:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80052e2:	d817      	bhi.n	8005314 <UART_SetConfig+0x160>
 80052e4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80052e8:	d011      	beq.n	800530e <UART_SetConfig+0x15a>
 80052ea:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80052ee:	d811      	bhi.n	8005314 <UART_SetConfig+0x160>
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d003      	beq.n	80052fc <UART_SetConfig+0x148>
 80052f4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80052f8:	d006      	beq.n	8005308 <UART_SetConfig+0x154>
 80052fa:	e00b      	b.n	8005314 <UART_SetConfig+0x160>
 80052fc:	2300      	movs	r3, #0
 80052fe:	77fb      	strb	r3, [r7, #31]
 8005300:	e061      	b.n	80053c6 <UART_SetConfig+0x212>
 8005302:	2302      	movs	r3, #2
 8005304:	77fb      	strb	r3, [r7, #31]
 8005306:	e05e      	b.n	80053c6 <UART_SetConfig+0x212>
 8005308:	2304      	movs	r3, #4
 800530a:	77fb      	strb	r3, [r7, #31]
 800530c:	e05b      	b.n	80053c6 <UART_SetConfig+0x212>
 800530e:	2308      	movs	r3, #8
 8005310:	77fb      	strb	r3, [r7, #31]
 8005312:	e058      	b.n	80053c6 <UART_SetConfig+0x212>
 8005314:	2310      	movs	r3, #16
 8005316:	77fb      	strb	r3, [r7, #31]
 8005318:	e055      	b.n	80053c6 <UART_SetConfig+0x212>
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	4a47      	ldr	r2, [pc, #284]	@ (800543c <UART_SetConfig+0x288>)
 8005320:	4293      	cmp	r3, r2
 8005322:	d124      	bne.n	800536e <UART_SetConfig+0x1ba>
 8005324:	4b42      	ldr	r3, [pc, #264]	@ (8005430 <UART_SetConfig+0x27c>)
 8005326:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005328:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800532c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005330:	d011      	beq.n	8005356 <UART_SetConfig+0x1a2>
 8005332:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005336:	d817      	bhi.n	8005368 <UART_SetConfig+0x1b4>
 8005338:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800533c:	d011      	beq.n	8005362 <UART_SetConfig+0x1ae>
 800533e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005342:	d811      	bhi.n	8005368 <UART_SetConfig+0x1b4>
 8005344:	2b00      	cmp	r3, #0
 8005346:	d003      	beq.n	8005350 <UART_SetConfig+0x19c>
 8005348:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800534c:	d006      	beq.n	800535c <UART_SetConfig+0x1a8>
 800534e:	e00b      	b.n	8005368 <UART_SetConfig+0x1b4>
 8005350:	2300      	movs	r3, #0
 8005352:	77fb      	strb	r3, [r7, #31]
 8005354:	e037      	b.n	80053c6 <UART_SetConfig+0x212>
 8005356:	2302      	movs	r3, #2
 8005358:	77fb      	strb	r3, [r7, #31]
 800535a:	e034      	b.n	80053c6 <UART_SetConfig+0x212>
 800535c:	2304      	movs	r3, #4
 800535e:	77fb      	strb	r3, [r7, #31]
 8005360:	e031      	b.n	80053c6 <UART_SetConfig+0x212>
 8005362:	2308      	movs	r3, #8
 8005364:	77fb      	strb	r3, [r7, #31]
 8005366:	e02e      	b.n	80053c6 <UART_SetConfig+0x212>
 8005368:	2310      	movs	r3, #16
 800536a:	77fb      	strb	r3, [r7, #31]
 800536c:	e02b      	b.n	80053c6 <UART_SetConfig+0x212>
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	4a33      	ldr	r2, [pc, #204]	@ (8005440 <UART_SetConfig+0x28c>)
 8005374:	4293      	cmp	r3, r2
 8005376:	d124      	bne.n	80053c2 <UART_SetConfig+0x20e>
 8005378:	4b2d      	ldr	r3, [pc, #180]	@ (8005430 <UART_SetConfig+0x27c>)
 800537a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800537c:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8005380:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005384:	d011      	beq.n	80053aa <UART_SetConfig+0x1f6>
 8005386:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800538a:	d817      	bhi.n	80053bc <UART_SetConfig+0x208>
 800538c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005390:	d011      	beq.n	80053b6 <UART_SetConfig+0x202>
 8005392:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005396:	d811      	bhi.n	80053bc <UART_SetConfig+0x208>
 8005398:	2b00      	cmp	r3, #0
 800539a:	d003      	beq.n	80053a4 <UART_SetConfig+0x1f0>
 800539c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80053a0:	d006      	beq.n	80053b0 <UART_SetConfig+0x1fc>
 80053a2:	e00b      	b.n	80053bc <UART_SetConfig+0x208>
 80053a4:	2300      	movs	r3, #0
 80053a6:	77fb      	strb	r3, [r7, #31]
 80053a8:	e00d      	b.n	80053c6 <UART_SetConfig+0x212>
 80053aa:	2302      	movs	r3, #2
 80053ac:	77fb      	strb	r3, [r7, #31]
 80053ae:	e00a      	b.n	80053c6 <UART_SetConfig+0x212>
 80053b0:	2304      	movs	r3, #4
 80053b2:	77fb      	strb	r3, [r7, #31]
 80053b4:	e007      	b.n	80053c6 <UART_SetConfig+0x212>
 80053b6:	2308      	movs	r3, #8
 80053b8:	77fb      	strb	r3, [r7, #31]
 80053ba:	e004      	b.n	80053c6 <UART_SetConfig+0x212>
 80053bc:	2310      	movs	r3, #16
 80053be:	77fb      	strb	r3, [r7, #31]
 80053c0:	e001      	b.n	80053c6 <UART_SetConfig+0x212>
 80053c2:	2310      	movs	r3, #16
 80053c4:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	69db      	ldr	r3, [r3, #28]
 80053ca:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80053ce:	d16b      	bne.n	80054a8 <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 80053d0:	7ffb      	ldrb	r3, [r7, #31]
 80053d2:	2b08      	cmp	r3, #8
 80053d4:	d838      	bhi.n	8005448 <UART_SetConfig+0x294>
 80053d6:	a201      	add	r2, pc, #4	@ (adr r2, 80053dc <UART_SetConfig+0x228>)
 80053d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053dc:	08005401 	.word	0x08005401
 80053e0:	08005409 	.word	0x08005409
 80053e4:	08005411 	.word	0x08005411
 80053e8:	08005449 	.word	0x08005449
 80053ec:	08005417 	.word	0x08005417
 80053f0:	08005449 	.word	0x08005449
 80053f4:	08005449 	.word	0x08005449
 80053f8:	08005449 	.word	0x08005449
 80053fc:	0800541f 	.word	0x0800541f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005400:	f7ff f8ce 	bl	80045a0 <HAL_RCC_GetPCLK1Freq>
 8005404:	61b8      	str	r0, [r7, #24]
        break;
 8005406:	e024      	b.n	8005452 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005408:	f7ff f8ec 	bl	80045e4 <HAL_RCC_GetPCLK2Freq>
 800540c:	61b8      	str	r0, [r7, #24]
        break;
 800540e:	e020      	b.n	8005452 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005410:	4b0c      	ldr	r3, [pc, #48]	@ (8005444 <UART_SetConfig+0x290>)
 8005412:	61bb      	str	r3, [r7, #24]
        break;
 8005414:	e01d      	b.n	8005452 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005416:	f7ff f863 	bl	80044e0 <HAL_RCC_GetSysClockFreq>
 800541a:	61b8      	str	r0, [r7, #24]
        break;
 800541c:	e019      	b.n	8005452 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800541e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005422:	61bb      	str	r3, [r7, #24]
        break;
 8005424:	e015      	b.n	8005452 <UART_SetConfig+0x29e>
 8005426:	bf00      	nop
 8005428:	efff69f3 	.word	0xefff69f3
 800542c:	40013800 	.word	0x40013800
 8005430:	40021000 	.word	0x40021000
 8005434:	40004400 	.word	0x40004400
 8005438:	40004800 	.word	0x40004800
 800543c:	40004c00 	.word	0x40004c00
 8005440:	40005000 	.word	0x40005000
 8005444:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 8005448:	2300      	movs	r3, #0
 800544a:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800544c:	2301      	movs	r3, #1
 800544e:	77bb      	strb	r3, [r7, #30]
        break;
 8005450:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005452:	69bb      	ldr	r3, [r7, #24]
 8005454:	2b00      	cmp	r3, #0
 8005456:	d073      	beq.n	8005540 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005458:	69bb      	ldr	r3, [r7, #24]
 800545a:	005a      	lsls	r2, r3, #1
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	685b      	ldr	r3, [r3, #4]
 8005460:	085b      	lsrs	r3, r3, #1
 8005462:	441a      	add	r2, r3
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	685b      	ldr	r3, [r3, #4]
 8005468:	fbb2 f3f3 	udiv	r3, r2, r3
 800546c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800546e:	693b      	ldr	r3, [r7, #16]
 8005470:	2b0f      	cmp	r3, #15
 8005472:	d916      	bls.n	80054a2 <UART_SetConfig+0x2ee>
 8005474:	693b      	ldr	r3, [r7, #16]
 8005476:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800547a:	d212      	bcs.n	80054a2 <UART_SetConfig+0x2ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800547c:	693b      	ldr	r3, [r7, #16]
 800547e:	b29b      	uxth	r3, r3
 8005480:	f023 030f 	bic.w	r3, r3, #15
 8005484:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005486:	693b      	ldr	r3, [r7, #16]
 8005488:	085b      	lsrs	r3, r3, #1
 800548a:	b29b      	uxth	r3, r3
 800548c:	f003 0307 	and.w	r3, r3, #7
 8005490:	b29a      	uxth	r2, r3
 8005492:	89fb      	ldrh	r3, [r7, #14]
 8005494:	4313      	orrs	r3, r2
 8005496:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	89fa      	ldrh	r2, [r7, #14]
 800549e:	60da      	str	r2, [r3, #12]
 80054a0:	e04e      	b.n	8005540 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 80054a2:	2301      	movs	r3, #1
 80054a4:	77bb      	strb	r3, [r7, #30]
 80054a6:	e04b      	b.n	8005540 <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80054a8:	7ffb      	ldrb	r3, [r7, #31]
 80054aa:	2b08      	cmp	r3, #8
 80054ac:	d827      	bhi.n	80054fe <UART_SetConfig+0x34a>
 80054ae:	a201      	add	r2, pc, #4	@ (adr r2, 80054b4 <UART_SetConfig+0x300>)
 80054b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054b4:	080054d9 	.word	0x080054d9
 80054b8:	080054e1 	.word	0x080054e1
 80054bc:	080054e9 	.word	0x080054e9
 80054c0:	080054ff 	.word	0x080054ff
 80054c4:	080054ef 	.word	0x080054ef
 80054c8:	080054ff 	.word	0x080054ff
 80054cc:	080054ff 	.word	0x080054ff
 80054d0:	080054ff 	.word	0x080054ff
 80054d4:	080054f7 	.word	0x080054f7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80054d8:	f7ff f862 	bl	80045a0 <HAL_RCC_GetPCLK1Freq>
 80054dc:	61b8      	str	r0, [r7, #24]
        break;
 80054de:	e013      	b.n	8005508 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80054e0:	f7ff f880 	bl	80045e4 <HAL_RCC_GetPCLK2Freq>
 80054e4:	61b8      	str	r0, [r7, #24]
        break;
 80054e6:	e00f      	b.n	8005508 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80054e8:	4b1b      	ldr	r3, [pc, #108]	@ (8005558 <UART_SetConfig+0x3a4>)
 80054ea:	61bb      	str	r3, [r7, #24]
        break;
 80054ec:	e00c      	b.n	8005508 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80054ee:	f7fe fff7 	bl	80044e0 <HAL_RCC_GetSysClockFreq>
 80054f2:	61b8      	str	r0, [r7, #24]
        break;
 80054f4:	e008      	b.n	8005508 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80054f6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80054fa:	61bb      	str	r3, [r7, #24]
        break;
 80054fc:	e004      	b.n	8005508 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 80054fe:	2300      	movs	r3, #0
 8005500:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005502:	2301      	movs	r3, #1
 8005504:	77bb      	strb	r3, [r7, #30]
        break;
 8005506:	bf00      	nop
    }

    if (pclk != 0U)
 8005508:	69bb      	ldr	r3, [r7, #24]
 800550a:	2b00      	cmp	r3, #0
 800550c:	d018      	beq.n	8005540 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	685b      	ldr	r3, [r3, #4]
 8005512:	085a      	lsrs	r2, r3, #1
 8005514:	69bb      	ldr	r3, [r7, #24]
 8005516:	441a      	add	r2, r3
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	685b      	ldr	r3, [r3, #4]
 800551c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005520:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005522:	693b      	ldr	r3, [r7, #16]
 8005524:	2b0f      	cmp	r3, #15
 8005526:	d909      	bls.n	800553c <UART_SetConfig+0x388>
 8005528:	693b      	ldr	r3, [r7, #16]
 800552a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800552e:	d205      	bcs.n	800553c <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005530:	693b      	ldr	r3, [r7, #16]
 8005532:	b29a      	uxth	r2, r3
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	60da      	str	r2, [r3, #12]
 800553a:	e001      	b.n	8005540 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 800553c:	2301      	movs	r3, #1
 800553e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	2200      	movs	r2, #0
 8005544:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	2200      	movs	r2, #0
 800554a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800554c:	7fbb      	ldrb	r3, [r7, #30]
}
 800554e:	4618      	mov	r0, r3
 8005550:	3720      	adds	r7, #32
 8005552:	46bd      	mov	sp, r7
 8005554:	bd80      	pop	{r7, pc}
 8005556:	bf00      	nop
 8005558:	007a1200 	.word	0x007a1200

0800555c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800555c:	b480      	push	{r7}
 800555e:	b083      	sub	sp, #12
 8005560:	af00      	add	r7, sp, #0
 8005562:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005568:	f003 0308 	and.w	r3, r3, #8
 800556c:	2b00      	cmp	r3, #0
 800556e:	d00a      	beq.n	8005586 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	685b      	ldr	r3, [r3, #4]
 8005576:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	430a      	orrs	r2, r1
 8005584:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800558a:	f003 0301 	and.w	r3, r3, #1
 800558e:	2b00      	cmp	r3, #0
 8005590:	d00a      	beq.n	80055a8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	685b      	ldr	r3, [r3, #4]
 8005598:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	430a      	orrs	r2, r1
 80055a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055ac:	f003 0302 	and.w	r3, r3, #2
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d00a      	beq.n	80055ca <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	685b      	ldr	r3, [r3, #4]
 80055ba:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	430a      	orrs	r2, r1
 80055c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055ce:	f003 0304 	and.w	r3, r3, #4
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d00a      	beq.n	80055ec <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	685b      	ldr	r3, [r3, #4]
 80055dc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	430a      	orrs	r2, r1
 80055ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055f0:	f003 0310 	and.w	r3, r3, #16
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d00a      	beq.n	800560e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	689b      	ldr	r3, [r3, #8]
 80055fe:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	430a      	orrs	r2, r1
 800560c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005612:	f003 0320 	and.w	r3, r3, #32
 8005616:	2b00      	cmp	r3, #0
 8005618:	d00a      	beq.n	8005630 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	689b      	ldr	r3, [r3, #8]
 8005620:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	430a      	orrs	r2, r1
 800562e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005634:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005638:	2b00      	cmp	r3, #0
 800563a:	d01a      	beq.n	8005672 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	685b      	ldr	r3, [r3, #4]
 8005642:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	430a      	orrs	r2, r1
 8005650:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005656:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800565a:	d10a      	bne.n	8005672 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	685b      	ldr	r3, [r3, #4]
 8005662:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	430a      	orrs	r2, r1
 8005670:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005676:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800567a:	2b00      	cmp	r3, #0
 800567c:	d00a      	beq.n	8005694 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	685b      	ldr	r3, [r3, #4]
 8005684:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	430a      	orrs	r2, r1
 8005692:	605a      	str	r2, [r3, #4]
  }
}
 8005694:	bf00      	nop
 8005696:	370c      	adds	r7, #12
 8005698:	46bd      	mov	sp, r7
 800569a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569e:	4770      	bx	lr

080056a0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80056a0:	b580      	push	{r7, lr}
 80056a2:	b098      	sub	sp, #96	@ 0x60
 80056a4:	af02      	add	r7, sp, #8
 80056a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	2200      	movs	r2, #0
 80056ac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80056b0:	f7fc f9c8 	bl	8001a44 <HAL_GetTick>
 80056b4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f003 0308 	and.w	r3, r3, #8
 80056c0:	2b08      	cmp	r3, #8
 80056c2:	d12e      	bne.n	8005722 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80056c4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80056c8:	9300      	str	r3, [sp, #0]
 80056ca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80056cc:	2200      	movs	r2, #0
 80056ce:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80056d2:	6878      	ldr	r0, [r7, #4]
 80056d4:	f000 f88c 	bl	80057f0 <UART_WaitOnFlagUntilTimeout>
 80056d8:	4603      	mov	r3, r0
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d021      	beq.n	8005722 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056e6:	e853 3f00 	ldrex	r3, [r3]
 80056ea:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80056ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80056ee:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80056f2:	653b      	str	r3, [r7, #80]	@ 0x50
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	461a      	mov	r2, r3
 80056fa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80056fc:	647b      	str	r3, [r7, #68]	@ 0x44
 80056fe:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005700:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005702:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005704:	e841 2300 	strex	r3, r2, [r1]
 8005708:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800570a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800570c:	2b00      	cmp	r3, #0
 800570e:	d1e6      	bne.n	80056de <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	2220      	movs	r2, #32
 8005714:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	2200      	movs	r2, #0
 800571a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800571e:	2303      	movs	r3, #3
 8005720:	e062      	b.n	80057e8 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	f003 0304 	and.w	r3, r3, #4
 800572c:	2b04      	cmp	r3, #4
 800572e:	d149      	bne.n	80057c4 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005730:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005734:	9300      	str	r3, [sp, #0]
 8005736:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005738:	2200      	movs	r2, #0
 800573a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800573e:	6878      	ldr	r0, [r7, #4]
 8005740:	f000 f856 	bl	80057f0 <UART_WaitOnFlagUntilTimeout>
 8005744:	4603      	mov	r3, r0
 8005746:	2b00      	cmp	r3, #0
 8005748:	d03c      	beq.n	80057c4 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005750:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005752:	e853 3f00 	ldrex	r3, [r3]
 8005756:	623b      	str	r3, [r7, #32]
   return(result);
 8005758:	6a3b      	ldr	r3, [r7, #32]
 800575a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800575e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	461a      	mov	r2, r3
 8005766:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005768:	633b      	str	r3, [r7, #48]	@ 0x30
 800576a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800576c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800576e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005770:	e841 2300 	strex	r3, r2, [r1]
 8005774:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005776:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005778:	2b00      	cmp	r3, #0
 800577a:	d1e6      	bne.n	800574a <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	3308      	adds	r3, #8
 8005782:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005784:	693b      	ldr	r3, [r7, #16]
 8005786:	e853 3f00 	ldrex	r3, [r3]
 800578a:	60fb      	str	r3, [r7, #12]
   return(result);
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	f023 0301 	bic.w	r3, r3, #1
 8005792:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	3308      	adds	r3, #8
 800579a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800579c:	61fa      	str	r2, [r7, #28]
 800579e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057a0:	69b9      	ldr	r1, [r7, #24]
 80057a2:	69fa      	ldr	r2, [r7, #28]
 80057a4:	e841 2300 	strex	r3, r2, [r1]
 80057a8:	617b      	str	r3, [r7, #20]
   return(result);
 80057aa:	697b      	ldr	r3, [r7, #20]
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d1e5      	bne.n	800577c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	2220      	movs	r2, #32
 80057b4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	2200      	movs	r2, #0
 80057bc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80057c0:	2303      	movs	r3, #3
 80057c2:	e011      	b.n	80057e8 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	2220      	movs	r2, #32
 80057c8:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	2220      	movs	r2, #32
 80057ce:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	2200      	movs	r2, #0
 80057d6:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	2200      	movs	r2, #0
 80057dc:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	2200      	movs	r2, #0
 80057e2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80057e6:	2300      	movs	r3, #0
}
 80057e8:	4618      	mov	r0, r3
 80057ea:	3758      	adds	r7, #88	@ 0x58
 80057ec:	46bd      	mov	sp, r7
 80057ee:	bd80      	pop	{r7, pc}

080057f0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80057f0:	b580      	push	{r7, lr}
 80057f2:	b084      	sub	sp, #16
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	60f8      	str	r0, [r7, #12]
 80057f8:	60b9      	str	r1, [r7, #8]
 80057fa:	603b      	str	r3, [r7, #0]
 80057fc:	4613      	mov	r3, r2
 80057fe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005800:	e04f      	b.n	80058a2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005802:	69bb      	ldr	r3, [r7, #24]
 8005804:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005808:	d04b      	beq.n	80058a2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800580a:	f7fc f91b 	bl	8001a44 <HAL_GetTick>
 800580e:	4602      	mov	r2, r0
 8005810:	683b      	ldr	r3, [r7, #0]
 8005812:	1ad3      	subs	r3, r2, r3
 8005814:	69ba      	ldr	r2, [r7, #24]
 8005816:	429a      	cmp	r2, r3
 8005818:	d302      	bcc.n	8005820 <UART_WaitOnFlagUntilTimeout+0x30>
 800581a:	69bb      	ldr	r3, [r7, #24]
 800581c:	2b00      	cmp	r3, #0
 800581e:	d101      	bne.n	8005824 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005820:	2303      	movs	r3, #3
 8005822:	e04e      	b.n	80058c2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	f003 0304 	and.w	r3, r3, #4
 800582e:	2b00      	cmp	r3, #0
 8005830:	d037      	beq.n	80058a2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005832:	68bb      	ldr	r3, [r7, #8]
 8005834:	2b80      	cmp	r3, #128	@ 0x80
 8005836:	d034      	beq.n	80058a2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005838:	68bb      	ldr	r3, [r7, #8]
 800583a:	2b40      	cmp	r3, #64	@ 0x40
 800583c:	d031      	beq.n	80058a2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	69db      	ldr	r3, [r3, #28]
 8005844:	f003 0308 	and.w	r3, r3, #8
 8005848:	2b08      	cmp	r3, #8
 800584a:	d110      	bne.n	800586e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	2208      	movs	r2, #8
 8005852:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005854:	68f8      	ldr	r0, [r7, #12]
 8005856:	f000 f838 	bl	80058ca <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	2208      	movs	r2, #8
 800585e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	2200      	movs	r2, #0
 8005866:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800586a:	2301      	movs	r3, #1
 800586c:	e029      	b.n	80058c2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	69db      	ldr	r3, [r3, #28]
 8005874:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005878:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800587c:	d111      	bne.n	80058a2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005886:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005888:	68f8      	ldr	r0, [r7, #12]
 800588a:	f000 f81e 	bl	80058ca <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	2220      	movs	r2, #32
 8005892:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	2200      	movs	r2, #0
 800589a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800589e:	2303      	movs	r3, #3
 80058a0:	e00f      	b.n	80058c2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	69da      	ldr	r2, [r3, #28]
 80058a8:	68bb      	ldr	r3, [r7, #8]
 80058aa:	4013      	ands	r3, r2
 80058ac:	68ba      	ldr	r2, [r7, #8]
 80058ae:	429a      	cmp	r2, r3
 80058b0:	bf0c      	ite	eq
 80058b2:	2301      	moveq	r3, #1
 80058b4:	2300      	movne	r3, #0
 80058b6:	b2db      	uxtb	r3, r3
 80058b8:	461a      	mov	r2, r3
 80058ba:	79fb      	ldrb	r3, [r7, #7]
 80058bc:	429a      	cmp	r2, r3
 80058be:	d0a0      	beq.n	8005802 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80058c0:	2300      	movs	r3, #0
}
 80058c2:	4618      	mov	r0, r3
 80058c4:	3710      	adds	r7, #16
 80058c6:	46bd      	mov	sp, r7
 80058c8:	bd80      	pop	{r7, pc}

080058ca <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80058ca:	b480      	push	{r7}
 80058cc:	b095      	sub	sp, #84	@ 0x54
 80058ce:	af00      	add	r7, sp, #0
 80058d0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058da:	e853 3f00 	ldrex	r3, [r3]
 80058de:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80058e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058e2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80058e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	461a      	mov	r2, r3
 80058ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80058f0:	643b      	str	r3, [r7, #64]	@ 0x40
 80058f2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058f4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80058f6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80058f8:	e841 2300 	strex	r3, r2, [r1]
 80058fc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80058fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005900:	2b00      	cmp	r3, #0
 8005902:	d1e6      	bne.n	80058d2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	3308      	adds	r3, #8
 800590a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800590c:	6a3b      	ldr	r3, [r7, #32]
 800590e:	e853 3f00 	ldrex	r3, [r3]
 8005912:	61fb      	str	r3, [r7, #28]
   return(result);
 8005914:	69fb      	ldr	r3, [r7, #28]
 8005916:	f023 0301 	bic.w	r3, r3, #1
 800591a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	3308      	adds	r3, #8
 8005922:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005924:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005926:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005928:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800592a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800592c:	e841 2300 	strex	r3, r2, [r1]
 8005930:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005932:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005934:	2b00      	cmp	r3, #0
 8005936:	d1e5      	bne.n	8005904 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800593c:	2b01      	cmp	r3, #1
 800593e:	d118      	bne.n	8005972 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	e853 3f00 	ldrex	r3, [r3]
 800594c:	60bb      	str	r3, [r7, #8]
   return(result);
 800594e:	68bb      	ldr	r3, [r7, #8]
 8005950:	f023 0310 	bic.w	r3, r3, #16
 8005954:	647b      	str	r3, [r7, #68]	@ 0x44
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	461a      	mov	r2, r3
 800595c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800595e:	61bb      	str	r3, [r7, #24]
 8005960:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005962:	6979      	ldr	r1, [r7, #20]
 8005964:	69ba      	ldr	r2, [r7, #24]
 8005966:	e841 2300 	strex	r3, r2, [r1]
 800596a:	613b      	str	r3, [r7, #16]
   return(result);
 800596c:	693b      	ldr	r3, [r7, #16]
 800596e:	2b00      	cmp	r3, #0
 8005970:	d1e6      	bne.n	8005940 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	2220      	movs	r2, #32
 8005976:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	2200      	movs	r2, #0
 800597e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	2200      	movs	r2, #0
 8005984:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005986:	bf00      	nop
 8005988:	3754      	adds	r7, #84	@ 0x54
 800598a:	46bd      	mov	sp, r7
 800598c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005990:	4770      	bx	lr

08005992 <__cvt>:
 8005992:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005996:	ec57 6b10 	vmov	r6, r7, d0
 800599a:	2f00      	cmp	r7, #0
 800599c:	460c      	mov	r4, r1
 800599e:	4619      	mov	r1, r3
 80059a0:	463b      	mov	r3, r7
 80059a2:	bfbb      	ittet	lt
 80059a4:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80059a8:	461f      	movlt	r7, r3
 80059aa:	2300      	movge	r3, #0
 80059ac:	232d      	movlt	r3, #45	@ 0x2d
 80059ae:	700b      	strb	r3, [r1, #0]
 80059b0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80059b2:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80059b6:	4691      	mov	r9, r2
 80059b8:	f023 0820 	bic.w	r8, r3, #32
 80059bc:	bfbc      	itt	lt
 80059be:	4632      	movlt	r2, r6
 80059c0:	4616      	movlt	r6, r2
 80059c2:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80059c6:	d005      	beq.n	80059d4 <__cvt+0x42>
 80059c8:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80059cc:	d100      	bne.n	80059d0 <__cvt+0x3e>
 80059ce:	3401      	adds	r4, #1
 80059d0:	2102      	movs	r1, #2
 80059d2:	e000      	b.n	80059d6 <__cvt+0x44>
 80059d4:	2103      	movs	r1, #3
 80059d6:	ab03      	add	r3, sp, #12
 80059d8:	9301      	str	r3, [sp, #4]
 80059da:	ab02      	add	r3, sp, #8
 80059dc:	9300      	str	r3, [sp, #0]
 80059de:	ec47 6b10 	vmov	d0, r6, r7
 80059e2:	4653      	mov	r3, sl
 80059e4:	4622      	mov	r2, r4
 80059e6:	f001 f873 	bl	8006ad0 <_dtoa_r>
 80059ea:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80059ee:	4605      	mov	r5, r0
 80059f0:	d119      	bne.n	8005a26 <__cvt+0x94>
 80059f2:	f019 0f01 	tst.w	r9, #1
 80059f6:	d00e      	beq.n	8005a16 <__cvt+0x84>
 80059f8:	eb00 0904 	add.w	r9, r0, r4
 80059fc:	2200      	movs	r2, #0
 80059fe:	2300      	movs	r3, #0
 8005a00:	4630      	mov	r0, r6
 8005a02:	4639      	mov	r1, r7
 8005a04:	f7fb f868 	bl	8000ad8 <__aeabi_dcmpeq>
 8005a08:	b108      	cbz	r0, 8005a0e <__cvt+0x7c>
 8005a0a:	f8cd 900c 	str.w	r9, [sp, #12]
 8005a0e:	2230      	movs	r2, #48	@ 0x30
 8005a10:	9b03      	ldr	r3, [sp, #12]
 8005a12:	454b      	cmp	r3, r9
 8005a14:	d31e      	bcc.n	8005a54 <__cvt+0xc2>
 8005a16:	9b03      	ldr	r3, [sp, #12]
 8005a18:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005a1a:	1b5b      	subs	r3, r3, r5
 8005a1c:	4628      	mov	r0, r5
 8005a1e:	6013      	str	r3, [r2, #0]
 8005a20:	b004      	add	sp, #16
 8005a22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a26:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005a2a:	eb00 0904 	add.w	r9, r0, r4
 8005a2e:	d1e5      	bne.n	80059fc <__cvt+0x6a>
 8005a30:	7803      	ldrb	r3, [r0, #0]
 8005a32:	2b30      	cmp	r3, #48	@ 0x30
 8005a34:	d10a      	bne.n	8005a4c <__cvt+0xba>
 8005a36:	2200      	movs	r2, #0
 8005a38:	2300      	movs	r3, #0
 8005a3a:	4630      	mov	r0, r6
 8005a3c:	4639      	mov	r1, r7
 8005a3e:	f7fb f84b 	bl	8000ad8 <__aeabi_dcmpeq>
 8005a42:	b918      	cbnz	r0, 8005a4c <__cvt+0xba>
 8005a44:	f1c4 0401 	rsb	r4, r4, #1
 8005a48:	f8ca 4000 	str.w	r4, [sl]
 8005a4c:	f8da 3000 	ldr.w	r3, [sl]
 8005a50:	4499      	add	r9, r3
 8005a52:	e7d3      	b.n	80059fc <__cvt+0x6a>
 8005a54:	1c59      	adds	r1, r3, #1
 8005a56:	9103      	str	r1, [sp, #12]
 8005a58:	701a      	strb	r2, [r3, #0]
 8005a5a:	e7d9      	b.n	8005a10 <__cvt+0x7e>

08005a5c <__exponent>:
 8005a5c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005a5e:	2900      	cmp	r1, #0
 8005a60:	bfba      	itte	lt
 8005a62:	4249      	neglt	r1, r1
 8005a64:	232d      	movlt	r3, #45	@ 0x2d
 8005a66:	232b      	movge	r3, #43	@ 0x2b
 8005a68:	2909      	cmp	r1, #9
 8005a6a:	7002      	strb	r2, [r0, #0]
 8005a6c:	7043      	strb	r3, [r0, #1]
 8005a6e:	dd29      	ble.n	8005ac4 <__exponent+0x68>
 8005a70:	f10d 0307 	add.w	r3, sp, #7
 8005a74:	461d      	mov	r5, r3
 8005a76:	270a      	movs	r7, #10
 8005a78:	461a      	mov	r2, r3
 8005a7a:	fbb1 f6f7 	udiv	r6, r1, r7
 8005a7e:	fb07 1416 	mls	r4, r7, r6, r1
 8005a82:	3430      	adds	r4, #48	@ 0x30
 8005a84:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005a88:	460c      	mov	r4, r1
 8005a8a:	2c63      	cmp	r4, #99	@ 0x63
 8005a8c:	f103 33ff 	add.w	r3, r3, #4294967295
 8005a90:	4631      	mov	r1, r6
 8005a92:	dcf1      	bgt.n	8005a78 <__exponent+0x1c>
 8005a94:	3130      	adds	r1, #48	@ 0x30
 8005a96:	1e94      	subs	r4, r2, #2
 8005a98:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005a9c:	1c41      	adds	r1, r0, #1
 8005a9e:	4623      	mov	r3, r4
 8005aa0:	42ab      	cmp	r3, r5
 8005aa2:	d30a      	bcc.n	8005aba <__exponent+0x5e>
 8005aa4:	f10d 0309 	add.w	r3, sp, #9
 8005aa8:	1a9b      	subs	r3, r3, r2
 8005aaa:	42ac      	cmp	r4, r5
 8005aac:	bf88      	it	hi
 8005aae:	2300      	movhi	r3, #0
 8005ab0:	3302      	adds	r3, #2
 8005ab2:	4403      	add	r3, r0
 8005ab4:	1a18      	subs	r0, r3, r0
 8005ab6:	b003      	add	sp, #12
 8005ab8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005aba:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005abe:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005ac2:	e7ed      	b.n	8005aa0 <__exponent+0x44>
 8005ac4:	2330      	movs	r3, #48	@ 0x30
 8005ac6:	3130      	adds	r1, #48	@ 0x30
 8005ac8:	7083      	strb	r3, [r0, #2]
 8005aca:	70c1      	strb	r1, [r0, #3]
 8005acc:	1d03      	adds	r3, r0, #4
 8005ace:	e7f1      	b.n	8005ab4 <__exponent+0x58>

08005ad0 <_printf_float>:
 8005ad0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ad4:	b08d      	sub	sp, #52	@ 0x34
 8005ad6:	460c      	mov	r4, r1
 8005ad8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005adc:	4616      	mov	r6, r2
 8005ade:	461f      	mov	r7, r3
 8005ae0:	4605      	mov	r5, r0
 8005ae2:	f000 feef 	bl	80068c4 <_localeconv_r>
 8005ae6:	6803      	ldr	r3, [r0, #0]
 8005ae8:	9304      	str	r3, [sp, #16]
 8005aea:	4618      	mov	r0, r3
 8005aec:	f7fa fbc8 	bl	8000280 <strlen>
 8005af0:	2300      	movs	r3, #0
 8005af2:	930a      	str	r3, [sp, #40]	@ 0x28
 8005af4:	f8d8 3000 	ldr.w	r3, [r8]
 8005af8:	9005      	str	r0, [sp, #20]
 8005afa:	3307      	adds	r3, #7
 8005afc:	f023 0307 	bic.w	r3, r3, #7
 8005b00:	f103 0208 	add.w	r2, r3, #8
 8005b04:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005b08:	f8d4 b000 	ldr.w	fp, [r4]
 8005b0c:	f8c8 2000 	str.w	r2, [r8]
 8005b10:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005b14:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005b18:	9307      	str	r3, [sp, #28]
 8005b1a:	f8cd 8018 	str.w	r8, [sp, #24]
 8005b1e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005b22:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005b26:	4b9c      	ldr	r3, [pc, #624]	@ (8005d98 <_printf_float+0x2c8>)
 8005b28:	f04f 32ff 	mov.w	r2, #4294967295
 8005b2c:	f7fb f806 	bl	8000b3c <__aeabi_dcmpun>
 8005b30:	bb70      	cbnz	r0, 8005b90 <_printf_float+0xc0>
 8005b32:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005b36:	4b98      	ldr	r3, [pc, #608]	@ (8005d98 <_printf_float+0x2c8>)
 8005b38:	f04f 32ff 	mov.w	r2, #4294967295
 8005b3c:	f7fa ffe0 	bl	8000b00 <__aeabi_dcmple>
 8005b40:	bb30      	cbnz	r0, 8005b90 <_printf_float+0xc0>
 8005b42:	2200      	movs	r2, #0
 8005b44:	2300      	movs	r3, #0
 8005b46:	4640      	mov	r0, r8
 8005b48:	4649      	mov	r1, r9
 8005b4a:	f7fa ffcf 	bl	8000aec <__aeabi_dcmplt>
 8005b4e:	b110      	cbz	r0, 8005b56 <_printf_float+0x86>
 8005b50:	232d      	movs	r3, #45	@ 0x2d
 8005b52:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005b56:	4a91      	ldr	r2, [pc, #580]	@ (8005d9c <_printf_float+0x2cc>)
 8005b58:	4b91      	ldr	r3, [pc, #580]	@ (8005da0 <_printf_float+0x2d0>)
 8005b5a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005b5e:	bf94      	ite	ls
 8005b60:	4690      	movls	r8, r2
 8005b62:	4698      	movhi	r8, r3
 8005b64:	2303      	movs	r3, #3
 8005b66:	6123      	str	r3, [r4, #16]
 8005b68:	f02b 0304 	bic.w	r3, fp, #4
 8005b6c:	6023      	str	r3, [r4, #0]
 8005b6e:	f04f 0900 	mov.w	r9, #0
 8005b72:	9700      	str	r7, [sp, #0]
 8005b74:	4633      	mov	r3, r6
 8005b76:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005b78:	4621      	mov	r1, r4
 8005b7a:	4628      	mov	r0, r5
 8005b7c:	f000 f9d2 	bl	8005f24 <_printf_common>
 8005b80:	3001      	adds	r0, #1
 8005b82:	f040 808d 	bne.w	8005ca0 <_printf_float+0x1d0>
 8005b86:	f04f 30ff 	mov.w	r0, #4294967295
 8005b8a:	b00d      	add	sp, #52	@ 0x34
 8005b8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b90:	4642      	mov	r2, r8
 8005b92:	464b      	mov	r3, r9
 8005b94:	4640      	mov	r0, r8
 8005b96:	4649      	mov	r1, r9
 8005b98:	f7fa ffd0 	bl	8000b3c <__aeabi_dcmpun>
 8005b9c:	b140      	cbz	r0, 8005bb0 <_printf_float+0xe0>
 8005b9e:	464b      	mov	r3, r9
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	bfbc      	itt	lt
 8005ba4:	232d      	movlt	r3, #45	@ 0x2d
 8005ba6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005baa:	4a7e      	ldr	r2, [pc, #504]	@ (8005da4 <_printf_float+0x2d4>)
 8005bac:	4b7e      	ldr	r3, [pc, #504]	@ (8005da8 <_printf_float+0x2d8>)
 8005bae:	e7d4      	b.n	8005b5a <_printf_float+0x8a>
 8005bb0:	6863      	ldr	r3, [r4, #4]
 8005bb2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8005bb6:	9206      	str	r2, [sp, #24]
 8005bb8:	1c5a      	adds	r2, r3, #1
 8005bba:	d13b      	bne.n	8005c34 <_printf_float+0x164>
 8005bbc:	2306      	movs	r3, #6
 8005bbe:	6063      	str	r3, [r4, #4]
 8005bc0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005bc4:	2300      	movs	r3, #0
 8005bc6:	6022      	str	r2, [r4, #0]
 8005bc8:	9303      	str	r3, [sp, #12]
 8005bca:	ab0a      	add	r3, sp, #40	@ 0x28
 8005bcc:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005bd0:	ab09      	add	r3, sp, #36	@ 0x24
 8005bd2:	9300      	str	r3, [sp, #0]
 8005bd4:	6861      	ldr	r1, [r4, #4]
 8005bd6:	ec49 8b10 	vmov	d0, r8, r9
 8005bda:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005bde:	4628      	mov	r0, r5
 8005be0:	f7ff fed7 	bl	8005992 <__cvt>
 8005be4:	9b06      	ldr	r3, [sp, #24]
 8005be6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005be8:	2b47      	cmp	r3, #71	@ 0x47
 8005bea:	4680      	mov	r8, r0
 8005bec:	d129      	bne.n	8005c42 <_printf_float+0x172>
 8005bee:	1cc8      	adds	r0, r1, #3
 8005bf0:	db02      	blt.n	8005bf8 <_printf_float+0x128>
 8005bf2:	6863      	ldr	r3, [r4, #4]
 8005bf4:	4299      	cmp	r1, r3
 8005bf6:	dd41      	ble.n	8005c7c <_printf_float+0x1ac>
 8005bf8:	f1aa 0a02 	sub.w	sl, sl, #2
 8005bfc:	fa5f fa8a 	uxtb.w	sl, sl
 8005c00:	3901      	subs	r1, #1
 8005c02:	4652      	mov	r2, sl
 8005c04:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005c08:	9109      	str	r1, [sp, #36]	@ 0x24
 8005c0a:	f7ff ff27 	bl	8005a5c <__exponent>
 8005c0e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005c10:	1813      	adds	r3, r2, r0
 8005c12:	2a01      	cmp	r2, #1
 8005c14:	4681      	mov	r9, r0
 8005c16:	6123      	str	r3, [r4, #16]
 8005c18:	dc02      	bgt.n	8005c20 <_printf_float+0x150>
 8005c1a:	6822      	ldr	r2, [r4, #0]
 8005c1c:	07d2      	lsls	r2, r2, #31
 8005c1e:	d501      	bpl.n	8005c24 <_printf_float+0x154>
 8005c20:	3301      	adds	r3, #1
 8005c22:	6123      	str	r3, [r4, #16]
 8005c24:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d0a2      	beq.n	8005b72 <_printf_float+0xa2>
 8005c2c:	232d      	movs	r3, #45	@ 0x2d
 8005c2e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005c32:	e79e      	b.n	8005b72 <_printf_float+0xa2>
 8005c34:	9a06      	ldr	r2, [sp, #24]
 8005c36:	2a47      	cmp	r2, #71	@ 0x47
 8005c38:	d1c2      	bne.n	8005bc0 <_printf_float+0xf0>
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d1c0      	bne.n	8005bc0 <_printf_float+0xf0>
 8005c3e:	2301      	movs	r3, #1
 8005c40:	e7bd      	b.n	8005bbe <_printf_float+0xee>
 8005c42:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005c46:	d9db      	bls.n	8005c00 <_printf_float+0x130>
 8005c48:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005c4c:	d118      	bne.n	8005c80 <_printf_float+0x1b0>
 8005c4e:	2900      	cmp	r1, #0
 8005c50:	6863      	ldr	r3, [r4, #4]
 8005c52:	dd0b      	ble.n	8005c6c <_printf_float+0x19c>
 8005c54:	6121      	str	r1, [r4, #16]
 8005c56:	b913      	cbnz	r3, 8005c5e <_printf_float+0x18e>
 8005c58:	6822      	ldr	r2, [r4, #0]
 8005c5a:	07d0      	lsls	r0, r2, #31
 8005c5c:	d502      	bpl.n	8005c64 <_printf_float+0x194>
 8005c5e:	3301      	adds	r3, #1
 8005c60:	440b      	add	r3, r1
 8005c62:	6123      	str	r3, [r4, #16]
 8005c64:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005c66:	f04f 0900 	mov.w	r9, #0
 8005c6a:	e7db      	b.n	8005c24 <_printf_float+0x154>
 8005c6c:	b913      	cbnz	r3, 8005c74 <_printf_float+0x1a4>
 8005c6e:	6822      	ldr	r2, [r4, #0]
 8005c70:	07d2      	lsls	r2, r2, #31
 8005c72:	d501      	bpl.n	8005c78 <_printf_float+0x1a8>
 8005c74:	3302      	adds	r3, #2
 8005c76:	e7f4      	b.n	8005c62 <_printf_float+0x192>
 8005c78:	2301      	movs	r3, #1
 8005c7a:	e7f2      	b.n	8005c62 <_printf_float+0x192>
 8005c7c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005c80:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005c82:	4299      	cmp	r1, r3
 8005c84:	db05      	blt.n	8005c92 <_printf_float+0x1c2>
 8005c86:	6823      	ldr	r3, [r4, #0]
 8005c88:	6121      	str	r1, [r4, #16]
 8005c8a:	07d8      	lsls	r0, r3, #31
 8005c8c:	d5ea      	bpl.n	8005c64 <_printf_float+0x194>
 8005c8e:	1c4b      	adds	r3, r1, #1
 8005c90:	e7e7      	b.n	8005c62 <_printf_float+0x192>
 8005c92:	2900      	cmp	r1, #0
 8005c94:	bfd4      	ite	le
 8005c96:	f1c1 0202 	rsble	r2, r1, #2
 8005c9a:	2201      	movgt	r2, #1
 8005c9c:	4413      	add	r3, r2
 8005c9e:	e7e0      	b.n	8005c62 <_printf_float+0x192>
 8005ca0:	6823      	ldr	r3, [r4, #0]
 8005ca2:	055a      	lsls	r2, r3, #21
 8005ca4:	d407      	bmi.n	8005cb6 <_printf_float+0x1e6>
 8005ca6:	6923      	ldr	r3, [r4, #16]
 8005ca8:	4642      	mov	r2, r8
 8005caa:	4631      	mov	r1, r6
 8005cac:	4628      	mov	r0, r5
 8005cae:	47b8      	blx	r7
 8005cb0:	3001      	adds	r0, #1
 8005cb2:	d12b      	bne.n	8005d0c <_printf_float+0x23c>
 8005cb4:	e767      	b.n	8005b86 <_printf_float+0xb6>
 8005cb6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005cba:	f240 80dd 	bls.w	8005e78 <_printf_float+0x3a8>
 8005cbe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005cc2:	2200      	movs	r2, #0
 8005cc4:	2300      	movs	r3, #0
 8005cc6:	f7fa ff07 	bl	8000ad8 <__aeabi_dcmpeq>
 8005cca:	2800      	cmp	r0, #0
 8005ccc:	d033      	beq.n	8005d36 <_printf_float+0x266>
 8005cce:	4a37      	ldr	r2, [pc, #220]	@ (8005dac <_printf_float+0x2dc>)
 8005cd0:	2301      	movs	r3, #1
 8005cd2:	4631      	mov	r1, r6
 8005cd4:	4628      	mov	r0, r5
 8005cd6:	47b8      	blx	r7
 8005cd8:	3001      	adds	r0, #1
 8005cda:	f43f af54 	beq.w	8005b86 <_printf_float+0xb6>
 8005cde:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005ce2:	4543      	cmp	r3, r8
 8005ce4:	db02      	blt.n	8005cec <_printf_float+0x21c>
 8005ce6:	6823      	ldr	r3, [r4, #0]
 8005ce8:	07d8      	lsls	r0, r3, #31
 8005cea:	d50f      	bpl.n	8005d0c <_printf_float+0x23c>
 8005cec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005cf0:	4631      	mov	r1, r6
 8005cf2:	4628      	mov	r0, r5
 8005cf4:	47b8      	blx	r7
 8005cf6:	3001      	adds	r0, #1
 8005cf8:	f43f af45 	beq.w	8005b86 <_printf_float+0xb6>
 8005cfc:	f04f 0900 	mov.w	r9, #0
 8005d00:	f108 38ff 	add.w	r8, r8, #4294967295
 8005d04:	f104 0a1a 	add.w	sl, r4, #26
 8005d08:	45c8      	cmp	r8, r9
 8005d0a:	dc09      	bgt.n	8005d20 <_printf_float+0x250>
 8005d0c:	6823      	ldr	r3, [r4, #0]
 8005d0e:	079b      	lsls	r3, r3, #30
 8005d10:	f100 8103 	bmi.w	8005f1a <_printf_float+0x44a>
 8005d14:	68e0      	ldr	r0, [r4, #12]
 8005d16:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005d18:	4298      	cmp	r0, r3
 8005d1a:	bfb8      	it	lt
 8005d1c:	4618      	movlt	r0, r3
 8005d1e:	e734      	b.n	8005b8a <_printf_float+0xba>
 8005d20:	2301      	movs	r3, #1
 8005d22:	4652      	mov	r2, sl
 8005d24:	4631      	mov	r1, r6
 8005d26:	4628      	mov	r0, r5
 8005d28:	47b8      	blx	r7
 8005d2a:	3001      	adds	r0, #1
 8005d2c:	f43f af2b 	beq.w	8005b86 <_printf_float+0xb6>
 8005d30:	f109 0901 	add.w	r9, r9, #1
 8005d34:	e7e8      	b.n	8005d08 <_printf_float+0x238>
 8005d36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	dc39      	bgt.n	8005db0 <_printf_float+0x2e0>
 8005d3c:	4a1b      	ldr	r2, [pc, #108]	@ (8005dac <_printf_float+0x2dc>)
 8005d3e:	2301      	movs	r3, #1
 8005d40:	4631      	mov	r1, r6
 8005d42:	4628      	mov	r0, r5
 8005d44:	47b8      	blx	r7
 8005d46:	3001      	adds	r0, #1
 8005d48:	f43f af1d 	beq.w	8005b86 <_printf_float+0xb6>
 8005d4c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005d50:	ea59 0303 	orrs.w	r3, r9, r3
 8005d54:	d102      	bne.n	8005d5c <_printf_float+0x28c>
 8005d56:	6823      	ldr	r3, [r4, #0]
 8005d58:	07d9      	lsls	r1, r3, #31
 8005d5a:	d5d7      	bpl.n	8005d0c <_printf_float+0x23c>
 8005d5c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005d60:	4631      	mov	r1, r6
 8005d62:	4628      	mov	r0, r5
 8005d64:	47b8      	blx	r7
 8005d66:	3001      	adds	r0, #1
 8005d68:	f43f af0d 	beq.w	8005b86 <_printf_float+0xb6>
 8005d6c:	f04f 0a00 	mov.w	sl, #0
 8005d70:	f104 0b1a 	add.w	fp, r4, #26
 8005d74:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d76:	425b      	negs	r3, r3
 8005d78:	4553      	cmp	r3, sl
 8005d7a:	dc01      	bgt.n	8005d80 <_printf_float+0x2b0>
 8005d7c:	464b      	mov	r3, r9
 8005d7e:	e793      	b.n	8005ca8 <_printf_float+0x1d8>
 8005d80:	2301      	movs	r3, #1
 8005d82:	465a      	mov	r2, fp
 8005d84:	4631      	mov	r1, r6
 8005d86:	4628      	mov	r0, r5
 8005d88:	47b8      	blx	r7
 8005d8a:	3001      	adds	r0, #1
 8005d8c:	f43f aefb 	beq.w	8005b86 <_printf_float+0xb6>
 8005d90:	f10a 0a01 	add.w	sl, sl, #1
 8005d94:	e7ee      	b.n	8005d74 <_printf_float+0x2a4>
 8005d96:	bf00      	nop
 8005d98:	7fefffff 	.word	0x7fefffff
 8005d9c:	0800a0dc 	.word	0x0800a0dc
 8005da0:	0800a0e0 	.word	0x0800a0e0
 8005da4:	0800a0e4 	.word	0x0800a0e4
 8005da8:	0800a0e8 	.word	0x0800a0e8
 8005dac:	0800a0ec 	.word	0x0800a0ec
 8005db0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005db2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005db6:	4553      	cmp	r3, sl
 8005db8:	bfa8      	it	ge
 8005dba:	4653      	movge	r3, sl
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	4699      	mov	r9, r3
 8005dc0:	dc36      	bgt.n	8005e30 <_printf_float+0x360>
 8005dc2:	f04f 0b00 	mov.w	fp, #0
 8005dc6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005dca:	f104 021a 	add.w	r2, r4, #26
 8005dce:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005dd0:	9306      	str	r3, [sp, #24]
 8005dd2:	eba3 0309 	sub.w	r3, r3, r9
 8005dd6:	455b      	cmp	r3, fp
 8005dd8:	dc31      	bgt.n	8005e3e <_printf_float+0x36e>
 8005dda:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ddc:	459a      	cmp	sl, r3
 8005dde:	dc3a      	bgt.n	8005e56 <_printf_float+0x386>
 8005de0:	6823      	ldr	r3, [r4, #0]
 8005de2:	07da      	lsls	r2, r3, #31
 8005de4:	d437      	bmi.n	8005e56 <_printf_float+0x386>
 8005de6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005de8:	ebaa 0903 	sub.w	r9, sl, r3
 8005dec:	9b06      	ldr	r3, [sp, #24]
 8005dee:	ebaa 0303 	sub.w	r3, sl, r3
 8005df2:	4599      	cmp	r9, r3
 8005df4:	bfa8      	it	ge
 8005df6:	4699      	movge	r9, r3
 8005df8:	f1b9 0f00 	cmp.w	r9, #0
 8005dfc:	dc33      	bgt.n	8005e66 <_printf_float+0x396>
 8005dfe:	f04f 0800 	mov.w	r8, #0
 8005e02:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005e06:	f104 0b1a 	add.w	fp, r4, #26
 8005e0a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e0c:	ebaa 0303 	sub.w	r3, sl, r3
 8005e10:	eba3 0309 	sub.w	r3, r3, r9
 8005e14:	4543      	cmp	r3, r8
 8005e16:	f77f af79 	ble.w	8005d0c <_printf_float+0x23c>
 8005e1a:	2301      	movs	r3, #1
 8005e1c:	465a      	mov	r2, fp
 8005e1e:	4631      	mov	r1, r6
 8005e20:	4628      	mov	r0, r5
 8005e22:	47b8      	blx	r7
 8005e24:	3001      	adds	r0, #1
 8005e26:	f43f aeae 	beq.w	8005b86 <_printf_float+0xb6>
 8005e2a:	f108 0801 	add.w	r8, r8, #1
 8005e2e:	e7ec      	b.n	8005e0a <_printf_float+0x33a>
 8005e30:	4642      	mov	r2, r8
 8005e32:	4631      	mov	r1, r6
 8005e34:	4628      	mov	r0, r5
 8005e36:	47b8      	blx	r7
 8005e38:	3001      	adds	r0, #1
 8005e3a:	d1c2      	bne.n	8005dc2 <_printf_float+0x2f2>
 8005e3c:	e6a3      	b.n	8005b86 <_printf_float+0xb6>
 8005e3e:	2301      	movs	r3, #1
 8005e40:	4631      	mov	r1, r6
 8005e42:	4628      	mov	r0, r5
 8005e44:	9206      	str	r2, [sp, #24]
 8005e46:	47b8      	blx	r7
 8005e48:	3001      	adds	r0, #1
 8005e4a:	f43f ae9c 	beq.w	8005b86 <_printf_float+0xb6>
 8005e4e:	9a06      	ldr	r2, [sp, #24]
 8005e50:	f10b 0b01 	add.w	fp, fp, #1
 8005e54:	e7bb      	b.n	8005dce <_printf_float+0x2fe>
 8005e56:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005e5a:	4631      	mov	r1, r6
 8005e5c:	4628      	mov	r0, r5
 8005e5e:	47b8      	blx	r7
 8005e60:	3001      	adds	r0, #1
 8005e62:	d1c0      	bne.n	8005de6 <_printf_float+0x316>
 8005e64:	e68f      	b.n	8005b86 <_printf_float+0xb6>
 8005e66:	9a06      	ldr	r2, [sp, #24]
 8005e68:	464b      	mov	r3, r9
 8005e6a:	4442      	add	r2, r8
 8005e6c:	4631      	mov	r1, r6
 8005e6e:	4628      	mov	r0, r5
 8005e70:	47b8      	blx	r7
 8005e72:	3001      	adds	r0, #1
 8005e74:	d1c3      	bne.n	8005dfe <_printf_float+0x32e>
 8005e76:	e686      	b.n	8005b86 <_printf_float+0xb6>
 8005e78:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005e7c:	f1ba 0f01 	cmp.w	sl, #1
 8005e80:	dc01      	bgt.n	8005e86 <_printf_float+0x3b6>
 8005e82:	07db      	lsls	r3, r3, #31
 8005e84:	d536      	bpl.n	8005ef4 <_printf_float+0x424>
 8005e86:	2301      	movs	r3, #1
 8005e88:	4642      	mov	r2, r8
 8005e8a:	4631      	mov	r1, r6
 8005e8c:	4628      	mov	r0, r5
 8005e8e:	47b8      	blx	r7
 8005e90:	3001      	adds	r0, #1
 8005e92:	f43f ae78 	beq.w	8005b86 <_printf_float+0xb6>
 8005e96:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005e9a:	4631      	mov	r1, r6
 8005e9c:	4628      	mov	r0, r5
 8005e9e:	47b8      	blx	r7
 8005ea0:	3001      	adds	r0, #1
 8005ea2:	f43f ae70 	beq.w	8005b86 <_printf_float+0xb6>
 8005ea6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005eaa:	2200      	movs	r2, #0
 8005eac:	2300      	movs	r3, #0
 8005eae:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005eb2:	f7fa fe11 	bl	8000ad8 <__aeabi_dcmpeq>
 8005eb6:	b9c0      	cbnz	r0, 8005eea <_printf_float+0x41a>
 8005eb8:	4653      	mov	r3, sl
 8005eba:	f108 0201 	add.w	r2, r8, #1
 8005ebe:	4631      	mov	r1, r6
 8005ec0:	4628      	mov	r0, r5
 8005ec2:	47b8      	blx	r7
 8005ec4:	3001      	adds	r0, #1
 8005ec6:	d10c      	bne.n	8005ee2 <_printf_float+0x412>
 8005ec8:	e65d      	b.n	8005b86 <_printf_float+0xb6>
 8005eca:	2301      	movs	r3, #1
 8005ecc:	465a      	mov	r2, fp
 8005ece:	4631      	mov	r1, r6
 8005ed0:	4628      	mov	r0, r5
 8005ed2:	47b8      	blx	r7
 8005ed4:	3001      	adds	r0, #1
 8005ed6:	f43f ae56 	beq.w	8005b86 <_printf_float+0xb6>
 8005eda:	f108 0801 	add.w	r8, r8, #1
 8005ede:	45d0      	cmp	r8, sl
 8005ee0:	dbf3      	blt.n	8005eca <_printf_float+0x3fa>
 8005ee2:	464b      	mov	r3, r9
 8005ee4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005ee8:	e6df      	b.n	8005caa <_printf_float+0x1da>
 8005eea:	f04f 0800 	mov.w	r8, #0
 8005eee:	f104 0b1a 	add.w	fp, r4, #26
 8005ef2:	e7f4      	b.n	8005ede <_printf_float+0x40e>
 8005ef4:	2301      	movs	r3, #1
 8005ef6:	4642      	mov	r2, r8
 8005ef8:	e7e1      	b.n	8005ebe <_printf_float+0x3ee>
 8005efa:	2301      	movs	r3, #1
 8005efc:	464a      	mov	r2, r9
 8005efe:	4631      	mov	r1, r6
 8005f00:	4628      	mov	r0, r5
 8005f02:	47b8      	blx	r7
 8005f04:	3001      	adds	r0, #1
 8005f06:	f43f ae3e 	beq.w	8005b86 <_printf_float+0xb6>
 8005f0a:	f108 0801 	add.w	r8, r8, #1
 8005f0e:	68e3      	ldr	r3, [r4, #12]
 8005f10:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005f12:	1a5b      	subs	r3, r3, r1
 8005f14:	4543      	cmp	r3, r8
 8005f16:	dcf0      	bgt.n	8005efa <_printf_float+0x42a>
 8005f18:	e6fc      	b.n	8005d14 <_printf_float+0x244>
 8005f1a:	f04f 0800 	mov.w	r8, #0
 8005f1e:	f104 0919 	add.w	r9, r4, #25
 8005f22:	e7f4      	b.n	8005f0e <_printf_float+0x43e>

08005f24 <_printf_common>:
 8005f24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005f28:	4616      	mov	r6, r2
 8005f2a:	4698      	mov	r8, r3
 8005f2c:	688a      	ldr	r2, [r1, #8]
 8005f2e:	690b      	ldr	r3, [r1, #16]
 8005f30:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005f34:	4293      	cmp	r3, r2
 8005f36:	bfb8      	it	lt
 8005f38:	4613      	movlt	r3, r2
 8005f3a:	6033      	str	r3, [r6, #0]
 8005f3c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005f40:	4607      	mov	r7, r0
 8005f42:	460c      	mov	r4, r1
 8005f44:	b10a      	cbz	r2, 8005f4a <_printf_common+0x26>
 8005f46:	3301      	adds	r3, #1
 8005f48:	6033      	str	r3, [r6, #0]
 8005f4a:	6823      	ldr	r3, [r4, #0]
 8005f4c:	0699      	lsls	r1, r3, #26
 8005f4e:	bf42      	ittt	mi
 8005f50:	6833      	ldrmi	r3, [r6, #0]
 8005f52:	3302      	addmi	r3, #2
 8005f54:	6033      	strmi	r3, [r6, #0]
 8005f56:	6825      	ldr	r5, [r4, #0]
 8005f58:	f015 0506 	ands.w	r5, r5, #6
 8005f5c:	d106      	bne.n	8005f6c <_printf_common+0x48>
 8005f5e:	f104 0a19 	add.w	sl, r4, #25
 8005f62:	68e3      	ldr	r3, [r4, #12]
 8005f64:	6832      	ldr	r2, [r6, #0]
 8005f66:	1a9b      	subs	r3, r3, r2
 8005f68:	42ab      	cmp	r3, r5
 8005f6a:	dc26      	bgt.n	8005fba <_printf_common+0x96>
 8005f6c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005f70:	6822      	ldr	r2, [r4, #0]
 8005f72:	3b00      	subs	r3, #0
 8005f74:	bf18      	it	ne
 8005f76:	2301      	movne	r3, #1
 8005f78:	0692      	lsls	r2, r2, #26
 8005f7a:	d42b      	bmi.n	8005fd4 <_printf_common+0xb0>
 8005f7c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005f80:	4641      	mov	r1, r8
 8005f82:	4638      	mov	r0, r7
 8005f84:	47c8      	blx	r9
 8005f86:	3001      	adds	r0, #1
 8005f88:	d01e      	beq.n	8005fc8 <_printf_common+0xa4>
 8005f8a:	6823      	ldr	r3, [r4, #0]
 8005f8c:	6922      	ldr	r2, [r4, #16]
 8005f8e:	f003 0306 	and.w	r3, r3, #6
 8005f92:	2b04      	cmp	r3, #4
 8005f94:	bf02      	ittt	eq
 8005f96:	68e5      	ldreq	r5, [r4, #12]
 8005f98:	6833      	ldreq	r3, [r6, #0]
 8005f9a:	1aed      	subeq	r5, r5, r3
 8005f9c:	68a3      	ldr	r3, [r4, #8]
 8005f9e:	bf0c      	ite	eq
 8005fa0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005fa4:	2500      	movne	r5, #0
 8005fa6:	4293      	cmp	r3, r2
 8005fa8:	bfc4      	itt	gt
 8005faa:	1a9b      	subgt	r3, r3, r2
 8005fac:	18ed      	addgt	r5, r5, r3
 8005fae:	2600      	movs	r6, #0
 8005fb0:	341a      	adds	r4, #26
 8005fb2:	42b5      	cmp	r5, r6
 8005fb4:	d11a      	bne.n	8005fec <_printf_common+0xc8>
 8005fb6:	2000      	movs	r0, #0
 8005fb8:	e008      	b.n	8005fcc <_printf_common+0xa8>
 8005fba:	2301      	movs	r3, #1
 8005fbc:	4652      	mov	r2, sl
 8005fbe:	4641      	mov	r1, r8
 8005fc0:	4638      	mov	r0, r7
 8005fc2:	47c8      	blx	r9
 8005fc4:	3001      	adds	r0, #1
 8005fc6:	d103      	bne.n	8005fd0 <_printf_common+0xac>
 8005fc8:	f04f 30ff 	mov.w	r0, #4294967295
 8005fcc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005fd0:	3501      	adds	r5, #1
 8005fd2:	e7c6      	b.n	8005f62 <_printf_common+0x3e>
 8005fd4:	18e1      	adds	r1, r4, r3
 8005fd6:	1c5a      	adds	r2, r3, #1
 8005fd8:	2030      	movs	r0, #48	@ 0x30
 8005fda:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005fde:	4422      	add	r2, r4
 8005fe0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005fe4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005fe8:	3302      	adds	r3, #2
 8005fea:	e7c7      	b.n	8005f7c <_printf_common+0x58>
 8005fec:	2301      	movs	r3, #1
 8005fee:	4622      	mov	r2, r4
 8005ff0:	4641      	mov	r1, r8
 8005ff2:	4638      	mov	r0, r7
 8005ff4:	47c8      	blx	r9
 8005ff6:	3001      	adds	r0, #1
 8005ff8:	d0e6      	beq.n	8005fc8 <_printf_common+0xa4>
 8005ffa:	3601      	adds	r6, #1
 8005ffc:	e7d9      	b.n	8005fb2 <_printf_common+0x8e>
	...

08006000 <_printf_i>:
 8006000:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006004:	7e0f      	ldrb	r7, [r1, #24]
 8006006:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006008:	2f78      	cmp	r7, #120	@ 0x78
 800600a:	4691      	mov	r9, r2
 800600c:	4680      	mov	r8, r0
 800600e:	460c      	mov	r4, r1
 8006010:	469a      	mov	sl, r3
 8006012:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006016:	d807      	bhi.n	8006028 <_printf_i+0x28>
 8006018:	2f62      	cmp	r7, #98	@ 0x62
 800601a:	d80a      	bhi.n	8006032 <_printf_i+0x32>
 800601c:	2f00      	cmp	r7, #0
 800601e:	f000 80d2 	beq.w	80061c6 <_printf_i+0x1c6>
 8006022:	2f58      	cmp	r7, #88	@ 0x58
 8006024:	f000 80b9 	beq.w	800619a <_printf_i+0x19a>
 8006028:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800602c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006030:	e03a      	b.n	80060a8 <_printf_i+0xa8>
 8006032:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006036:	2b15      	cmp	r3, #21
 8006038:	d8f6      	bhi.n	8006028 <_printf_i+0x28>
 800603a:	a101      	add	r1, pc, #4	@ (adr r1, 8006040 <_printf_i+0x40>)
 800603c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006040:	08006099 	.word	0x08006099
 8006044:	080060ad 	.word	0x080060ad
 8006048:	08006029 	.word	0x08006029
 800604c:	08006029 	.word	0x08006029
 8006050:	08006029 	.word	0x08006029
 8006054:	08006029 	.word	0x08006029
 8006058:	080060ad 	.word	0x080060ad
 800605c:	08006029 	.word	0x08006029
 8006060:	08006029 	.word	0x08006029
 8006064:	08006029 	.word	0x08006029
 8006068:	08006029 	.word	0x08006029
 800606c:	080061ad 	.word	0x080061ad
 8006070:	080060d7 	.word	0x080060d7
 8006074:	08006167 	.word	0x08006167
 8006078:	08006029 	.word	0x08006029
 800607c:	08006029 	.word	0x08006029
 8006080:	080061cf 	.word	0x080061cf
 8006084:	08006029 	.word	0x08006029
 8006088:	080060d7 	.word	0x080060d7
 800608c:	08006029 	.word	0x08006029
 8006090:	08006029 	.word	0x08006029
 8006094:	0800616f 	.word	0x0800616f
 8006098:	6833      	ldr	r3, [r6, #0]
 800609a:	1d1a      	adds	r2, r3, #4
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	6032      	str	r2, [r6, #0]
 80060a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80060a4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80060a8:	2301      	movs	r3, #1
 80060aa:	e09d      	b.n	80061e8 <_printf_i+0x1e8>
 80060ac:	6833      	ldr	r3, [r6, #0]
 80060ae:	6820      	ldr	r0, [r4, #0]
 80060b0:	1d19      	adds	r1, r3, #4
 80060b2:	6031      	str	r1, [r6, #0]
 80060b4:	0606      	lsls	r6, r0, #24
 80060b6:	d501      	bpl.n	80060bc <_printf_i+0xbc>
 80060b8:	681d      	ldr	r5, [r3, #0]
 80060ba:	e003      	b.n	80060c4 <_printf_i+0xc4>
 80060bc:	0645      	lsls	r5, r0, #25
 80060be:	d5fb      	bpl.n	80060b8 <_printf_i+0xb8>
 80060c0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80060c4:	2d00      	cmp	r5, #0
 80060c6:	da03      	bge.n	80060d0 <_printf_i+0xd0>
 80060c8:	232d      	movs	r3, #45	@ 0x2d
 80060ca:	426d      	negs	r5, r5
 80060cc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80060d0:	4859      	ldr	r0, [pc, #356]	@ (8006238 <_printf_i+0x238>)
 80060d2:	230a      	movs	r3, #10
 80060d4:	e011      	b.n	80060fa <_printf_i+0xfa>
 80060d6:	6821      	ldr	r1, [r4, #0]
 80060d8:	6833      	ldr	r3, [r6, #0]
 80060da:	0608      	lsls	r0, r1, #24
 80060dc:	f853 5b04 	ldr.w	r5, [r3], #4
 80060e0:	d402      	bmi.n	80060e8 <_printf_i+0xe8>
 80060e2:	0649      	lsls	r1, r1, #25
 80060e4:	bf48      	it	mi
 80060e6:	b2ad      	uxthmi	r5, r5
 80060e8:	2f6f      	cmp	r7, #111	@ 0x6f
 80060ea:	4853      	ldr	r0, [pc, #332]	@ (8006238 <_printf_i+0x238>)
 80060ec:	6033      	str	r3, [r6, #0]
 80060ee:	bf14      	ite	ne
 80060f0:	230a      	movne	r3, #10
 80060f2:	2308      	moveq	r3, #8
 80060f4:	2100      	movs	r1, #0
 80060f6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80060fa:	6866      	ldr	r6, [r4, #4]
 80060fc:	60a6      	str	r6, [r4, #8]
 80060fe:	2e00      	cmp	r6, #0
 8006100:	bfa2      	ittt	ge
 8006102:	6821      	ldrge	r1, [r4, #0]
 8006104:	f021 0104 	bicge.w	r1, r1, #4
 8006108:	6021      	strge	r1, [r4, #0]
 800610a:	b90d      	cbnz	r5, 8006110 <_printf_i+0x110>
 800610c:	2e00      	cmp	r6, #0
 800610e:	d04b      	beq.n	80061a8 <_printf_i+0x1a8>
 8006110:	4616      	mov	r6, r2
 8006112:	fbb5 f1f3 	udiv	r1, r5, r3
 8006116:	fb03 5711 	mls	r7, r3, r1, r5
 800611a:	5dc7      	ldrb	r7, [r0, r7]
 800611c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006120:	462f      	mov	r7, r5
 8006122:	42bb      	cmp	r3, r7
 8006124:	460d      	mov	r5, r1
 8006126:	d9f4      	bls.n	8006112 <_printf_i+0x112>
 8006128:	2b08      	cmp	r3, #8
 800612a:	d10b      	bne.n	8006144 <_printf_i+0x144>
 800612c:	6823      	ldr	r3, [r4, #0]
 800612e:	07df      	lsls	r7, r3, #31
 8006130:	d508      	bpl.n	8006144 <_printf_i+0x144>
 8006132:	6923      	ldr	r3, [r4, #16]
 8006134:	6861      	ldr	r1, [r4, #4]
 8006136:	4299      	cmp	r1, r3
 8006138:	bfde      	ittt	le
 800613a:	2330      	movle	r3, #48	@ 0x30
 800613c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006140:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006144:	1b92      	subs	r2, r2, r6
 8006146:	6122      	str	r2, [r4, #16]
 8006148:	f8cd a000 	str.w	sl, [sp]
 800614c:	464b      	mov	r3, r9
 800614e:	aa03      	add	r2, sp, #12
 8006150:	4621      	mov	r1, r4
 8006152:	4640      	mov	r0, r8
 8006154:	f7ff fee6 	bl	8005f24 <_printf_common>
 8006158:	3001      	adds	r0, #1
 800615a:	d14a      	bne.n	80061f2 <_printf_i+0x1f2>
 800615c:	f04f 30ff 	mov.w	r0, #4294967295
 8006160:	b004      	add	sp, #16
 8006162:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006166:	6823      	ldr	r3, [r4, #0]
 8006168:	f043 0320 	orr.w	r3, r3, #32
 800616c:	6023      	str	r3, [r4, #0]
 800616e:	4833      	ldr	r0, [pc, #204]	@ (800623c <_printf_i+0x23c>)
 8006170:	2778      	movs	r7, #120	@ 0x78
 8006172:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006176:	6823      	ldr	r3, [r4, #0]
 8006178:	6831      	ldr	r1, [r6, #0]
 800617a:	061f      	lsls	r7, r3, #24
 800617c:	f851 5b04 	ldr.w	r5, [r1], #4
 8006180:	d402      	bmi.n	8006188 <_printf_i+0x188>
 8006182:	065f      	lsls	r7, r3, #25
 8006184:	bf48      	it	mi
 8006186:	b2ad      	uxthmi	r5, r5
 8006188:	6031      	str	r1, [r6, #0]
 800618a:	07d9      	lsls	r1, r3, #31
 800618c:	bf44      	itt	mi
 800618e:	f043 0320 	orrmi.w	r3, r3, #32
 8006192:	6023      	strmi	r3, [r4, #0]
 8006194:	b11d      	cbz	r5, 800619e <_printf_i+0x19e>
 8006196:	2310      	movs	r3, #16
 8006198:	e7ac      	b.n	80060f4 <_printf_i+0xf4>
 800619a:	4827      	ldr	r0, [pc, #156]	@ (8006238 <_printf_i+0x238>)
 800619c:	e7e9      	b.n	8006172 <_printf_i+0x172>
 800619e:	6823      	ldr	r3, [r4, #0]
 80061a0:	f023 0320 	bic.w	r3, r3, #32
 80061a4:	6023      	str	r3, [r4, #0]
 80061a6:	e7f6      	b.n	8006196 <_printf_i+0x196>
 80061a8:	4616      	mov	r6, r2
 80061aa:	e7bd      	b.n	8006128 <_printf_i+0x128>
 80061ac:	6833      	ldr	r3, [r6, #0]
 80061ae:	6825      	ldr	r5, [r4, #0]
 80061b0:	6961      	ldr	r1, [r4, #20]
 80061b2:	1d18      	adds	r0, r3, #4
 80061b4:	6030      	str	r0, [r6, #0]
 80061b6:	062e      	lsls	r6, r5, #24
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	d501      	bpl.n	80061c0 <_printf_i+0x1c0>
 80061bc:	6019      	str	r1, [r3, #0]
 80061be:	e002      	b.n	80061c6 <_printf_i+0x1c6>
 80061c0:	0668      	lsls	r0, r5, #25
 80061c2:	d5fb      	bpl.n	80061bc <_printf_i+0x1bc>
 80061c4:	8019      	strh	r1, [r3, #0]
 80061c6:	2300      	movs	r3, #0
 80061c8:	6123      	str	r3, [r4, #16]
 80061ca:	4616      	mov	r6, r2
 80061cc:	e7bc      	b.n	8006148 <_printf_i+0x148>
 80061ce:	6833      	ldr	r3, [r6, #0]
 80061d0:	1d1a      	adds	r2, r3, #4
 80061d2:	6032      	str	r2, [r6, #0]
 80061d4:	681e      	ldr	r6, [r3, #0]
 80061d6:	6862      	ldr	r2, [r4, #4]
 80061d8:	2100      	movs	r1, #0
 80061da:	4630      	mov	r0, r6
 80061dc:	f7fa f800 	bl	80001e0 <memchr>
 80061e0:	b108      	cbz	r0, 80061e6 <_printf_i+0x1e6>
 80061e2:	1b80      	subs	r0, r0, r6
 80061e4:	6060      	str	r0, [r4, #4]
 80061e6:	6863      	ldr	r3, [r4, #4]
 80061e8:	6123      	str	r3, [r4, #16]
 80061ea:	2300      	movs	r3, #0
 80061ec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80061f0:	e7aa      	b.n	8006148 <_printf_i+0x148>
 80061f2:	6923      	ldr	r3, [r4, #16]
 80061f4:	4632      	mov	r2, r6
 80061f6:	4649      	mov	r1, r9
 80061f8:	4640      	mov	r0, r8
 80061fa:	47d0      	blx	sl
 80061fc:	3001      	adds	r0, #1
 80061fe:	d0ad      	beq.n	800615c <_printf_i+0x15c>
 8006200:	6823      	ldr	r3, [r4, #0]
 8006202:	079b      	lsls	r3, r3, #30
 8006204:	d413      	bmi.n	800622e <_printf_i+0x22e>
 8006206:	68e0      	ldr	r0, [r4, #12]
 8006208:	9b03      	ldr	r3, [sp, #12]
 800620a:	4298      	cmp	r0, r3
 800620c:	bfb8      	it	lt
 800620e:	4618      	movlt	r0, r3
 8006210:	e7a6      	b.n	8006160 <_printf_i+0x160>
 8006212:	2301      	movs	r3, #1
 8006214:	4632      	mov	r2, r6
 8006216:	4649      	mov	r1, r9
 8006218:	4640      	mov	r0, r8
 800621a:	47d0      	blx	sl
 800621c:	3001      	adds	r0, #1
 800621e:	d09d      	beq.n	800615c <_printf_i+0x15c>
 8006220:	3501      	adds	r5, #1
 8006222:	68e3      	ldr	r3, [r4, #12]
 8006224:	9903      	ldr	r1, [sp, #12]
 8006226:	1a5b      	subs	r3, r3, r1
 8006228:	42ab      	cmp	r3, r5
 800622a:	dcf2      	bgt.n	8006212 <_printf_i+0x212>
 800622c:	e7eb      	b.n	8006206 <_printf_i+0x206>
 800622e:	2500      	movs	r5, #0
 8006230:	f104 0619 	add.w	r6, r4, #25
 8006234:	e7f5      	b.n	8006222 <_printf_i+0x222>
 8006236:	bf00      	nop
 8006238:	0800a0ee 	.word	0x0800a0ee
 800623c:	0800a0ff 	.word	0x0800a0ff

08006240 <_scanf_float>:
 8006240:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006244:	b087      	sub	sp, #28
 8006246:	4617      	mov	r7, r2
 8006248:	9303      	str	r3, [sp, #12]
 800624a:	688b      	ldr	r3, [r1, #8]
 800624c:	1e5a      	subs	r2, r3, #1
 800624e:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8006252:	bf81      	itttt	hi
 8006254:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8006258:	eb03 0b05 	addhi.w	fp, r3, r5
 800625c:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8006260:	608b      	strhi	r3, [r1, #8]
 8006262:	680b      	ldr	r3, [r1, #0]
 8006264:	460a      	mov	r2, r1
 8006266:	f04f 0500 	mov.w	r5, #0
 800626a:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800626e:	f842 3b1c 	str.w	r3, [r2], #28
 8006272:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8006276:	4680      	mov	r8, r0
 8006278:	460c      	mov	r4, r1
 800627a:	bf98      	it	ls
 800627c:	f04f 0b00 	movls.w	fp, #0
 8006280:	9201      	str	r2, [sp, #4]
 8006282:	4616      	mov	r6, r2
 8006284:	46aa      	mov	sl, r5
 8006286:	46a9      	mov	r9, r5
 8006288:	9502      	str	r5, [sp, #8]
 800628a:	68a2      	ldr	r2, [r4, #8]
 800628c:	b152      	cbz	r2, 80062a4 <_scanf_float+0x64>
 800628e:	683b      	ldr	r3, [r7, #0]
 8006290:	781b      	ldrb	r3, [r3, #0]
 8006292:	2b4e      	cmp	r3, #78	@ 0x4e
 8006294:	d864      	bhi.n	8006360 <_scanf_float+0x120>
 8006296:	2b40      	cmp	r3, #64	@ 0x40
 8006298:	d83c      	bhi.n	8006314 <_scanf_float+0xd4>
 800629a:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800629e:	b2c8      	uxtb	r0, r1
 80062a0:	280e      	cmp	r0, #14
 80062a2:	d93a      	bls.n	800631a <_scanf_float+0xda>
 80062a4:	f1b9 0f00 	cmp.w	r9, #0
 80062a8:	d003      	beq.n	80062b2 <_scanf_float+0x72>
 80062aa:	6823      	ldr	r3, [r4, #0]
 80062ac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80062b0:	6023      	str	r3, [r4, #0]
 80062b2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80062b6:	f1ba 0f01 	cmp.w	sl, #1
 80062ba:	f200 8117 	bhi.w	80064ec <_scanf_float+0x2ac>
 80062be:	9b01      	ldr	r3, [sp, #4]
 80062c0:	429e      	cmp	r6, r3
 80062c2:	f200 8108 	bhi.w	80064d6 <_scanf_float+0x296>
 80062c6:	2001      	movs	r0, #1
 80062c8:	b007      	add	sp, #28
 80062ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062ce:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80062d2:	2a0d      	cmp	r2, #13
 80062d4:	d8e6      	bhi.n	80062a4 <_scanf_float+0x64>
 80062d6:	a101      	add	r1, pc, #4	@ (adr r1, 80062dc <_scanf_float+0x9c>)
 80062d8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80062dc:	08006423 	.word	0x08006423
 80062e0:	080062a5 	.word	0x080062a5
 80062e4:	080062a5 	.word	0x080062a5
 80062e8:	080062a5 	.word	0x080062a5
 80062ec:	08006483 	.word	0x08006483
 80062f0:	0800645b 	.word	0x0800645b
 80062f4:	080062a5 	.word	0x080062a5
 80062f8:	080062a5 	.word	0x080062a5
 80062fc:	08006431 	.word	0x08006431
 8006300:	080062a5 	.word	0x080062a5
 8006304:	080062a5 	.word	0x080062a5
 8006308:	080062a5 	.word	0x080062a5
 800630c:	080062a5 	.word	0x080062a5
 8006310:	080063e9 	.word	0x080063e9
 8006314:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8006318:	e7db      	b.n	80062d2 <_scanf_float+0x92>
 800631a:	290e      	cmp	r1, #14
 800631c:	d8c2      	bhi.n	80062a4 <_scanf_float+0x64>
 800631e:	a001      	add	r0, pc, #4	@ (adr r0, 8006324 <_scanf_float+0xe4>)
 8006320:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006324:	080063d9 	.word	0x080063d9
 8006328:	080062a5 	.word	0x080062a5
 800632c:	080063d9 	.word	0x080063d9
 8006330:	0800646f 	.word	0x0800646f
 8006334:	080062a5 	.word	0x080062a5
 8006338:	08006381 	.word	0x08006381
 800633c:	080063bf 	.word	0x080063bf
 8006340:	080063bf 	.word	0x080063bf
 8006344:	080063bf 	.word	0x080063bf
 8006348:	080063bf 	.word	0x080063bf
 800634c:	080063bf 	.word	0x080063bf
 8006350:	080063bf 	.word	0x080063bf
 8006354:	080063bf 	.word	0x080063bf
 8006358:	080063bf 	.word	0x080063bf
 800635c:	080063bf 	.word	0x080063bf
 8006360:	2b6e      	cmp	r3, #110	@ 0x6e
 8006362:	d809      	bhi.n	8006378 <_scanf_float+0x138>
 8006364:	2b60      	cmp	r3, #96	@ 0x60
 8006366:	d8b2      	bhi.n	80062ce <_scanf_float+0x8e>
 8006368:	2b54      	cmp	r3, #84	@ 0x54
 800636a:	d07b      	beq.n	8006464 <_scanf_float+0x224>
 800636c:	2b59      	cmp	r3, #89	@ 0x59
 800636e:	d199      	bne.n	80062a4 <_scanf_float+0x64>
 8006370:	2d07      	cmp	r5, #7
 8006372:	d197      	bne.n	80062a4 <_scanf_float+0x64>
 8006374:	2508      	movs	r5, #8
 8006376:	e02c      	b.n	80063d2 <_scanf_float+0x192>
 8006378:	2b74      	cmp	r3, #116	@ 0x74
 800637a:	d073      	beq.n	8006464 <_scanf_float+0x224>
 800637c:	2b79      	cmp	r3, #121	@ 0x79
 800637e:	e7f6      	b.n	800636e <_scanf_float+0x12e>
 8006380:	6821      	ldr	r1, [r4, #0]
 8006382:	05c8      	lsls	r0, r1, #23
 8006384:	d51b      	bpl.n	80063be <_scanf_float+0x17e>
 8006386:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800638a:	6021      	str	r1, [r4, #0]
 800638c:	f109 0901 	add.w	r9, r9, #1
 8006390:	f1bb 0f00 	cmp.w	fp, #0
 8006394:	d003      	beq.n	800639e <_scanf_float+0x15e>
 8006396:	3201      	adds	r2, #1
 8006398:	f10b 3bff 	add.w	fp, fp, #4294967295
 800639c:	60a2      	str	r2, [r4, #8]
 800639e:	68a3      	ldr	r3, [r4, #8]
 80063a0:	3b01      	subs	r3, #1
 80063a2:	60a3      	str	r3, [r4, #8]
 80063a4:	6923      	ldr	r3, [r4, #16]
 80063a6:	3301      	adds	r3, #1
 80063a8:	6123      	str	r3, [r4, #16]
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	3b01      	subs	r3, #1
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	607b      	str	r3, [r7, #4]
 80063b2:	f340 8087 	ble.w	80064c4 <_scanf_float+0x284>
 80063b6:	683b      	ldr	r3, [r7, #0]
 80063b8:	3301      	adds	r3, #1
 80063ba:	603b      	str	r3, [r7, #0]
 80063bc:	e765      	b.n	800628a <_scanf_float+0x4a>
 80063be:	eb1a 0105 	adds.w	r1, sl, r5
 80063c2:	f47f af6f 	bne.w	80062a4 <_scanf_float+0x64>
 80063c6:	6822      	ldr	r2, [r4, #0]
 80063c8:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80063cc:	6022      	str	r2, [r4, #0]
 80063ce:	460d      	mov	r5, r1
 80063d0:	468a      	mov	sl, r1
 80063d2:	f806 3b01 	strb.w	r3, [r6], #1
 80063d6:	e7e2      	b.n	800639e <_scanf_float+0x15e>
 80063d8:	6822      	ldr	r2, [r4, #0]
 80063da:	0610      	lsls	r0, r2, #24
 80063dc:	f57f af62 	bpl.w	80062a4 <_scanf_float+0x64>
 80063e0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80063e4:	6022      	str	r2, [r4, #0]
 80063e6:	e7f4      	b.n	80063d2 <_scanf_float+0x192>
 80063e8:	f1ba 0f00 	cmp.w	sl, #0
 80063ec:	d10e      	bne.n	800640c <_scanf_float+0x1cc>
 80063ee:	f1b9 0f00 	cmp.w	r9, #0
 80063f2:	d10e      	bne.n	8006412 <_scanf_float+0x1d2>
 80063f4:	6822      	ldr	r2, [r4, #0]
 80063f6:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80063fa:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80063fe:	d108      	bne.n	8006412 <_scanf_float+0x1d2>
 8006400:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006404:	6022      	str	r2, [r4, #0]
 8006406:	f04f 0a01 	mov.w	sl, #1
 800640a:	e7e2      	b.n	80063d2 <_scanf_float+0x192>
 800640c:	f1ba 0f02 	cmp.w	sl, #2
 8006410:	d055      	beq.n	80064be <_scanf_float+0x27e>
 8006412:	2d01      	cmp	r5, #1
 8006414:	d002      	beq.n	800641c <_scanf_float+0x1dc>
 8006416:	2d04      	cmp	r5, #4
 8006418:	f47f af44 	bne.w	80062a4 <_scanf_float+0x64>
 800641c:	3501      	adds	r5, #1
 800641e:	b2ed      	uxtb	r5, r5
 8006420:	e7d7      	b.n	80063d2 <_scanf_float+0x192>
 8006422:	f1ba 0f01 	cmp.w	sl, #1
 8006426:	f47f af3d 	bne.w	80062a4 <_scanf_float+0x64>
 800642a:	f04f 0a02 	mov.w	sl, #2
 800642e:	e7d0      	b.n	80063d2 <_scanf_float+0x192>
 8006430:	b97d      	cbnz	r5, 8006452 <_scanf_float+0x212>
 8006432:	f1b9 0f00 	cmp.w	r9, #0
 8006436:	f47f af38 	bne.w	80062aa <_scanf_float+0x6a>
 800643a:	6822      	ldr	r2, [r4, #0]
 800643c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8006440:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8006444:	f040 8108 	bne.w	8006658 <_scanf_float+0x418>
 8006448:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800644c:	6022      	str	r2, [r4, #0]
 800644e:	2501      	movs	r5, #1
 8006450:	e7bf      	b.n	80063d2 <_scanf_float+0x192>
 8006452:	2d03      	cmp	r5, #3
 8006454:	d0e2      	beq.n	800641c <_scanf_float+0x1dc>
 8006456:	2d05      	cmp	r5, #5
 8006458:	e7de      	b.n	8006418 <_scanf_float+0x1d8>
 800645a:	2d02      	cmp	r5, #2
 800645c:	f47f af22 	bne.w	80062a4 <_scanf_float+0x64>
 8006460:	2503      	movs	r5, #3
 8006462:	e7b6      	b.n	80063d2 <_scanf_float+0x192>
 8006464:	2d06      	cmp	r5, #6
 8006466:	f47f af1d 	bne.w	80062a4 <_scanf_float+0x64>
 800646a:	2507      	movs	r5, #7
 800646c:	e7b1      	b.n	80063d2 <_scanf_float+0x192>
 800646e:	6822      	ldr	r2, [r4, #0]
 8006470:	0591      	lsls	r1, r2, #22
 8006472:	f57f af17 	bpl.w	80062a4 <_scanf_float+0x64>
 8006476:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800647a:	6022      	str	r2, [r4, #0]
 800647c:	f8cd 9008 	str.w	r9, [sp, #8]
 8006480:	e7a7      	b.n	80063d2 <_scanf_float+0x192>
 8006482:	6822      	ldr	r2, [r4, #0]
 8006484:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8006488:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800648c:	d006      	beq.n	800649c <_scanf_float+0x25c>
 800648e:	0550      	lsls	r0, r2, #21
 8006490:	f57f af08 	bpl.w	80062a4 <_scanf_float+0x64>
 8006494:	f1b9 0f00 	cmp.w	r9, #0
 8006498:	f000 80de 	beq.w	8006658 <_scanf_float+0x418>
 800649c:	0591      	lsls	r1, r2, #22
 800649e:	bf58      	it	pl
 80064a0:	9902      	ldrpl	r1, [sp, #8]
 80064a2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80064a6:	bf58      	it	pl
 80064a8:	eba9 0101 	subpl.w	r1, r9, r1
 80064ac:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80064b0:	bf58      	it	pl
 80064b2:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80064b6:	6022      	str	r2, [r4, #0]
 80064b8:	f04f 0900 	mov.w	r9, #0
 80064bc:	e789      	b.n	80063d2 <_scanf_float+0x192>
 80064be:	f04f 0a03 	mov.w	sl, #3
 80064c2:	e786      	b.n	80063d2 <_scanf_float+0x192>
 80064c4:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80064c8:	4639      	mov	r1, r7
 80064ca:	4640      	mov	r0, r8
 80064cc:	4798      	blx	r3
 80064ce:	2800      	cmp	r0, #0
 80064d0:	f43f aedb 	beq.w	800628a <_scanf_float+0x4a>
 80064d4:	e6e6      	b.n	80062a4 <_scanf_float+0x64>
 80064d6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80064da:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80064de:	463a      	mov	r2, r7
 80064e0:	4640      	mov	r0, r8
 80064e2:	4798      	blx	r3
 80064e4:	6923      	ldr	r3, [r4, #16]
 80064e6:	3b01      	subs	r3, #1
 80064e8:	6123      	str	r3, [r4, #16]
 80064ea:	e6e8      	b.n	80062be <_scanf_float+0x7e>
 80064ec:	1e6b      	subs	r3, r5, #1
 80064ee:	2b06      	cmp	r3, #6
 80064f0:	d824      	bhi.n	800653c <_scanf_float+0x2fc>
 80064f2:	2d02      	cmp	r5, #2
 80064f4:	d836      	bhi.n	8006564 <_scanf_float+0x324>
 80064f6:	9b01      	ldr	r3, [sp, #4]
 80064f8:	429e      	cmp	r6, r3
 80064fa:	f67f aee4 	bls.w	80062c6 <_scanf_float+0x86>
 80064fe:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006502:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006506:	463a      	mov	r2, r7
 8006508:	4640      	mov	r0, r8
 800650a:	4798      	blx	r3
 800650c:	6923      	ldr	r3, [r4, #16]
 800650e:	3b01      	subs	r3, #1
 8006510:	6123      	str	r3, [r4, #16]
 8006512:	e7f0      	b.n	80064f6 <_scanf_float+0x2b6>
 8006514:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006518:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800651c:	463a      	mov	r2, r7
 800651e:	4640      	mov	r0, r8
 8006520:	4798      	blx	r3
 8006522:	6923      	ldr	r3, [r4, #16]
 8006524:	3b01      	subs	r3, #1
 8006526:	6123      	str	r3, [r4, #16]
 8006528:	f10a 3aff 	add.w	sl, sl, #4294967295
 800652c:	fa5f fa8a 	uxtb.w	sl, sl
 8006530:	f1ba 0f02 	cmp.w	sl, #2
 8006534:	d1ee      	bne.n	8006514 <_scanf_float+0x2d4>
 8006536:	3d03      	subs	r5, #3
 8006538:	b2ed      	uxtb	r5, r5
 800653a:	1b76      	subs	r6, r6, r5
 800653c:	6823      	ldr	r3, [r4, #0]
 800653e:	05da      	lsls	r2, r3, #23
 8006540:	d530      	bpl.n	80065a4 <_scanf_float+0x364>
 8006542:	055b      	lsls	r3, r3, #21
 8006544:	d511      	bpl.n	800656a <_scanf_float+0x32a>
 8006546:	9b01      	ldr	r3, [sp, #4]
 8006548:	429e      	cmp	r6, r3
 800654a:	f67f aebc 	bls.w	80062c6 <_scanf_float+0x86>
 800654e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006552:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006556:	463a      	mov	r2, r7
 8006558:	4640      	mov	r0, r8
 800655a:	4798      	blx	r3
 800655c:	6923      	ldr	r3, [r4, #16]
 800655e:	3b01      	subs	r3, #1
 8006560:	6123      	str	r3, [r4, #16]
 8006562:	e7f0      	b.n	8006546 <_scanf_float+0x306>
 8006564:	46aa      	mov	sl, r5
 8006566:	46b3      	mov	fp, r6
 8006568:	e7de      	b.n	8006528 <_scanf_float+0x2e8>
 800656a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800656e:	6923      	ldr	r3, [r4, #16]
 8006570:	2965      	cmp	r1, #101	@ 0x65
 8006572:	f103 33ff 	add.w	r3, r3, #4294967295
 8006576:	f106 35ff 	add.w	r5, r6, #4294967295
 800657a:	6123      	str	r3, [r4, #16]
 800657c:	d00c      	beq.n	8006598 <_scanf_float+0x358>
 800657e:	2945      	cmp	r1, #69	@ 0x45
 8006580:	d00a      	beq.n	8006598 <_scanf_float+0x358>
 8006582:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006586:	463a      	mov	r2, r7
 8006588:	4640      	mov	r0, r8
 800658a:	4798      	blx	r3
 800658c:	6923      	ldr	r3, [r4, #16]
 800658e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006592:	3b01      	subs	r3, #1
 8006594:	1eb5      	subs	r5, r6, #2
 8006596:	6123      	str	r3, [r4, #16]
 8006598:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800659c:	463a      	mov	r2, r7
 800659e:	4640      	mov	r0, r8
 80065a0:	4798      	blx	r3
 80065a2:	462e      	mov	r6, r5
 80065a4:	6822      	ldr	r2, [r4, #0]
 80065a6:	f012 0210 	ands.w	r2, r2, #16
 80065aa:	d001      	beq.n	80065b0 <_scanf_float+0x370>
 80065ac:	2000      	movs	r0, #0
 80065ae:	e68b      	b.n	80062c8 <_scanf_float+0x88>
 80065b0:	7032      	strb	r2, [r6, #0]
 80065b2:	6823      	ldr	r3, [r4, #0]
 80065b4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80065b8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80065bc:	d11c      	bne.n	80065f8 <_scanf_float+0x3b8>
 80065be:	9b02      	ldr	r3, [sp, #8]
 80065c0:	454b      	cmp	r3, r9
 80065c2:	eba3 0209 	sub.w	r2, r3, r9
 80065c6:	d123      	bne.n	8006610 <_scanf_float+0x3d0>
 80065c8:	9901      	ldr	r1, [sp, #4]
 80065ca:	2200      	movs	r2, #0
 80065cc:	4640      	mov	r0, r8
 80065ce:	f002 fbf7 	bl	8008dc0 <_strtod_r>
 80065d2:	9b03      	ldr	r3, [sp, #12]
 80065d4:	6821      	ldr	r1, [r4, #0]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	f011 0f02 	tst.w	r1, #2
 80065dc:	ec57 6b10 	vmov	r6, r7, d0
 80065e0:	f103 0204 	add.w	r2, r3, #4
 80065e4:	d01f      	beq.n	8006626 <_scanf_float+0x3e6>
 80065e6:	9903      	ldr	r1, [sp, #12]
 80065e8:	600a      	str	r2, [r1, #0]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	e9c3 6700 	strd	r6, r7, [r3]
 80065f0:	68e3      	ldr	r3, [r4, #12]
 80065f2:	3301      	adds	r3, #1
 80065f4:	60e3      	str	r3, [r4, #12]
 80065f6:	e7d9      	b.n	80065ac <_scanf_float+0x36c>
 80065f8:	9b04      	ldr	r3, [sp, #16]
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d0e4      	beq.n	80065c8 <_scanf_float+0x388>
 80065fe:	9905      	ldr	r1, [sp, #20]
 8006600:	230a      	movs	r3, #10
 8006602:	3101      	adds	r1, #1
 8006604:	4640      	mov	r0, r8
 8006606:	f002 fc5b 	bl	8008ec0 <_strtol_r>
 800660a:	9b04      	ldr	r3, [sp, #16]
 800660c:	9e05      	ldr	r6, [sp, #20]
 800660e:	1ac2      	subs	r2, r0, r3
 8006610:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8006614:	429e      	cmp	r6, r3
 8006616:	bf28      	it	cs
 8006618:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800661c:	4910      	ldr	r1, [pc, #64]	@ (8006660 <_scanf_float+0x420>)
 800661e:	4630      	mov	r0, r6
 8006620:	f000 f8e4 	bl	80067ec <siprintf>
 8006624:	e7d0      	b.n	80065c8 <_scanf_float+0x388>
 8006626:	f011 0f04 	tst.w	r1, #4
 800662a:	9903      	ldr	r1, [sp, #12]
 800662c:	600a      	str	r2, [r1, #0]
 800662e:	d1dc      	bne.n	80065ea <_scanf_float+0x3aa>
 8006630:	681d      	ldr	r5, [r3, #0]
 8006632:	4632      	mov	r2, r6
 8006634:	463b      	mov	r3, r7
 8006636:	4630      	mov	r0, r6
 8006638:	4639      	mov	r1, r7
 800663a:	f7fa fa7f 	bl	8000b3c <__aeabi_dcmpun>
 800663e:	b128      	cbz	r0, 800664c <_scanf_float+0x40c>
 8006640:	4808      	ldr	r0, [pc, #32]	@ (8006664 <_scanf_float+0x424>)
 8006642:	f000 f9b7 	bl	80069b4 <nanf>
 8006646:	ed85 0a00 	vstr	s0, [r5]
 800664a:	e7d1      	b.n	80065f0 <_scanf_float+0x3b0>
 800664c:	4630      	mov	r0, r6
 800664e:	4639      	mov	r1, r7
 8006650:	f7fa fad2 	bl	8000bf8 <__aeabi_d2f>
 8006654:	6028      	str	r0, [r5, #0]
 8006656:	e7cb      	b.n	80065f0 <_scanf_float+0x3b0>
 8006658:	f04f 0900 	mov.w	r9, #0
 800665c:	e629      	b.n	80062b2 <_scanf_float+0x72>
 800665e:	bf00      	nop
 8006660:	0800a110 	.word	0x0800a110
 8006664:	0800a4a5 	.word	0x0800a4a5

08006668 <std>:
 8006668:	2300      	movs	r3, #0
 800666a:	b510      	push	{r4, lr}
 800666c:	4604      	mov	r4, r0
 800666e:	e9c0 3300 	strd	r3, r3, [r0]
 8006672:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006676:	6083      	str	r3, [r0, #8]
 8006678:	8181      	strh	r1, [r0, #12]
 800667a:	6643      	str	r3, [r0, #100]	@ 0x64
 800667c:	81c2      	strh	r2, [r0, #14]
 800667e:	6183      	str	r3, [r0, #24]
 8006680:	4619      	mov	r1, r3
 8006682:	2208      	movs	r2, #8
 8006684:	305c      	adds	r0, #92	@ 0x5c
 8006686:	f000 f914 	bl	80068b2 <memset>
 800668a:	4b0d      	ldr	r3, [pc, #52]	@ (80066c0 <std+0x58>)
 800668c:	6263      	str	r3, [r4, #36]	@ 0x24
 800668e:	4b0d      	ldr	r3, [pc, #52]	@ (80066c4 <std+0x5c>)
 8006690:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006692:	4b0d      	ldr	r3, [pc, #52]	@ (80066c8 <std+0x60>)
 8006694:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006696:	4b0d      	ldr	r3, [pc, #52]	@ (80066cc <std+0x64>)
 8006698:	6323      	str	r3, [r4, #48]	@ 0x30
 800669a:	4b0d      	ldr	r3, [pc, #52]	@ (80066d0 <std+0x68>)
 800669c:	6224      	str	r4, [r4, #32]
 800669e:	429c      	cmp	r4, r3
 80066a0:	d006      	beq.n	80066b0 <std+0x48>
 80066a2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80066a6:	4294      	cmp	r4, r2
 80066a8:	d002      	beq.n	80066b0 <std+0x48>
 80066aa:	33d0      	adds	r3, #208	@ 0xd0
 80066ac:	429c      	cmp	r4, r3
 80066ae:	d105      	bne.n	80066bc <std+0x54>
 80066b0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80066b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80066b8:	f000 b978 	b.w	80069ac <__retarget_lock_init_recursive>
 80066bc:	bd10      	pop	{r4, pc}
 80066be:	bf00      	nop
 80066c0:	0800682d 	.word	0x0800682d
 80066c4:	0800684f 	.word	0x0800684f
 80066c8:	08006887 	.word	0x08006887
 80066cc:	080068ab 	.word	0x080068ab
 80066d0:	200003bc 	.word	0x200003bc

080066d4 <stdio_exit_handler>:
 80066d4:	4a02      	ldr	r2, [pc, #8]	@ (80066e0 <stdio_exit_handler+0xc>)
 80066d6:	4903      	ldr	r1, [pc, #12]	@ (80066e4 <stdio_exit_handler+0x10>)
 80066d8:	4803      	ldr	r0, [pc, #12]	@ (80066e8 <stdio_exit_handler+0x14>)
 80066da:	f000 b869 	b.w	80067b0 <_fwalk_sglue>
 80066de:	bf00      	nop
 80066e0:	2000000c 	.word	0x2000000c
 80066e4:	0800927d 	.word	0x0800927d
 80066e8:	2000001c 	.word	0x2000001c

080066ec <cleanup_stdio>:
 80066ec:	6841      	ldr	r1, [r0, #4]
 80066ee:	4b0c      	ldr	r3, [pc, #48]	@ (8006720 <cleanup_stdio+0x34>)
 80066f0:	4299      	cmp	r1, r3
 80066f2:	b510      	push	{r4, lr}
 80066f4:	4604      	mov	r4, r0
 80066f6:	d001      	beq.n	80066fc <cleanup_stdio+0x10>
 80066f8:	f002 fdc0 	bl	800927c <_fflush_r>
 80066fc:	68a1      	ldr	r1, [r4, #8]
 80066fe:	4b09      	ldr	r3, [pc, #36]	@ (8006724 <cleanup_stdio+0x38>)
 8006700:	4299      	cmp	r1, r3
 8006702:	d002      	beq.n	800670a <cleanup_stdio+0x1e>
 8006704:	4620      	mov	r0, r4
 8006706:	f002 fdb9 	bl	800927c <_fflush_r>
 800670a:	68e1      	ldr	r1, [r4, #12]
 800670c:	4b06      	ldr	r3, [pc, #24]	@ (8006728 <cleanup_stdio+0x3c>)
 800670e:	4299      	cmp	r1, r3
 8006710:	d004      	beq.n	800671c <cleanup_stdio+0x30>
 8006712:	4620      	mov	r0, r4
 8006714:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006718:	f002 bdb0 	b.w	800927c <_fflush_r>
 800671c:	bd10      	pop	{r4, pc}
 800671e:	bf00      	nop
 8006720:	200003bc 	.word	0x200003bc
 8006724:	20000424 	.word	0x20000424
 8006728:	2000048c 	.word	0x2000048c

0800672c <global_stdio_init.part.0>:
 800672c:	b510      	push	{r4, lr}
 800672e:	4b0b      	ldr	r3, [pc, #44]	@ (800675c <global_stdio_init.part.0+0x30>)
 8006730:	4c0b      	ldr	r4, [pc, #44]	@ (8006760 <global_stdio_init.part.0+0x34>)
 8006732:	4a0c      	ldr	r2, [pc, #48]	@ (8006764 <global_stdio_init.part.0+0x38>)
 8006734:	601a      	str	r2, [r3, #0]
 8006736:	4620      	mov	r0, r4
 8006738:	2200      	movs	r2, #0
 800673a:	2104      	movs	r1, #4
 800673c:	f7ff ff94 	bl	8006668 <std>
 8006740:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006744:	2201      	movs	r2, #1
 8006746:	2109      	movs	r1, #9
 8006748:	f7ff ff8e 	bl	8006668 <std>
 800674c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006750:	2202      	movs	r2, #2
 8006752:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006756:	2112      	movs	r1, #18
 8006758:	f7ff bf86 	b.w	8006668 <std>
 800675c:	200004f4 	.word	0x200004f4
 8006760:	200003bc 	.word	0x200003bc
 8006764:	080066d5 	.word	0x080066d5

08006768 <__sfp_lock_acquire>:
 8006768:	4801      	ldr	r0, [pc, #4]	@ (8006770 <__sfp_lock_acquire+0x8>)
 800676a:	f000 b920 	b.w	80069ae <__retarget_lock_acquire_recursive>
 800676e:	bf00      	nop
 8006770:	200004fd 	.word	0x200004fd

08006774 <__sfp_lock_release>:
 8006774:	4801      	ldr	r0, [pc, #4]	@ (800677c <__sfp_lock_release+0x8>)
 8006776:	f000 b91b 	b.w	80069b0 <__retarget_lock_release_recursive>
 800677a:	bf00      	nop
 800677c:	200004fd 	.word	0x200004fd

08006780 <__sinit>:
 8006780:	b510      	push	{r4, lr}
 8006782:	4604      	mov	r4, r0
 8006784:	f7ff fff0 	bl	8006768 <__sfp_lock_acquire>
 8006788:	6a23      	ldr	r3, [r4, #32]
 800678a:	b11b      	cbz	r3, 8006794 <__sinit+0x14>
 800678c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006790:	f7ff bff0 	b.w	8006774 <__sfp_lock_release>
 8006794:	4b04      	ldr	r3, [pc, #16]	@ (80067a8 <__sinit+0x28>)
 8006796:	6223      	str	r3, [r4, #32]
 8006798:	4b04      	ldr	r3, [pc, #16]	@ (80067ac <__sinit+0x2c>)
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	2b00      	cmp	r3, #0
 800679e:	d1f5      	bne.n	800678c <__sinit+0xc>
 80067a0:	f7ff ffc4 	bl	800672c <global_stdio_init.part.0>
 80067a4:	e7f2      	b.n	800678c <__sinit+0xc>
 80067a6:	bf00      	nop
 80067a8:	080066ed 	.word	0x080066ed
 80067ac:	200004f4 	.word	0x200004f4

080067b0 <_fwalk_sglue>:
 80067b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80067b4:	4607      	mov	r7, r0
 80067b6:	4688      	mov	r8, r1
 80067b8:	4614      	mov	r4, r2
 80067ba:	2600      	movs	r6, #0
 80067bc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80067c0:	f1b9 0901 	subs.w	r9, r9, #1
 80067c4:	d505      	bpl.n	80067d2 <_fwalk_sglue+0x22>
 80067c6:	6824      	ldr	r4, [r4, #0]
 80067c8:	2c00      	cmp	r4, #0
 80067ca:	d1f7      	bne.n	80067bc <_fwalk_sglue+0xc>
 80067cc:	4630      	mov	r0, r6
 80067ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80067d2:	89ab      	ldrh	r3, [r5, #12]
 80067d4:	2b01      	cmp	r3, #1
 80067d6:	d907      	bls.n	80067e8 <_fwalk_sglue+0x38>
 80067d8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80067dc:	3301      	adds	r3, #1
 80067de:	d003      	beq.n	80067e8 <_fwalk_sglue+0x38>
 80067e0:	4629      	mov	r1, r5
 80067e2:	4638      	mov	r0, r7
 80067e4:	47c0      	blx	r8
 80067e6:	4306      	orrs	r6, r0
 80067e8:	3568      	adds	r5, #104	@ 0x68
 80067ea:	e7e9      	b.n	80067c0 <_fwalk_sglue+0x10>

080067ec <siprintf>:
 80067ec:	b40e      	push	{r1, r2, r3}
 80067ee:	b500      	push	{lr}
 80067f0:	b09c      	sub	sp, #112	@ 0x70
 80067f2:	ab1d      	add	r3, sp, #116	@ 0x74
 80067f4:	9002      	str	r0, [sp, #8]
 80067f6:	9006      	str	r0, [sp, #24]
 80067f8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80067fc:	4809      	ldr	r0, [pc, #36]	@ (8006824 <siprintf+0x38>)
 80067fe:	9107      	str	r1, [sp, #28]
 8006800:	9104      	str	r1, [sp, #16]
 8006802:	4909      	ldr	r1, [pc, #36]	@ (8006828 <siprintf+0x3c>)
 8006804:	f853 2b04 	ldr.w	r2, [r3], #4
 8006808:	9105      	str	r1, [sp, #20]
 800680a:	6800      	ldr	r0, [r0, #0]
 800680c:	9301      	str	r3, [sp, #4]
 800680e:	a902      	add	r1, sp, #8
 8006810:	f002 fbb4 	bl	8008f7c <_svfiprintf_r>
 8006814:	9b02      	ldr	r3, [sp, #8]
 8006816:	2200      	movs	r2, #0
 8006818:	701a      	strb	r2, [r3, #0]
 800681a:	b01c      	add	sp, #112	@ 0x70
 800681c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006820:	b003      	add	sp, #12
 8006822:	4770      	bx	lr
 8006824:	20000018 	.word	0x20000018
 8006828:	ffff0208 	.word	0xffff0208

0800682c <__sread>:
 800682c:	b510      	push	{r4, lr}
 800682e:	460c      	mov	r4, r1
 8006830:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006834:	f000 f86c 	bl	8006910 <_read_r>
 8006838:	2800      	cmp	r0, #0
 800683a:	bfab      	itete	ge
 800683c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800683e:	89a3      	ldrhlt	r3, [r4, #12]
 8006840:	181b      	addge	r3, r3, r0
 8006842:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006846:	bfac      	ite	ge
 8006848:	6563      	strge	r3, [r4, #84]	@ 0x54
 800684a:	81a3      	strhlt	r3, [r4, #12]
 800684c:	bd10      	pop	{r4, pc}

0800684e <__swrite>:
 800684e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006852:	461f      	mov	r7, r3
 8006854:	898b      	ldrh	r3, [r1, #12]
 8006856:	05db      	lsls	r3, r3, #23
 8006858:	4605      	mov	r5, r0
 800685a:	460c      	mov	r4, r1
 800685c:	4616      	mov	r6, r2
 800685e:	d505      	bpl.n	800686c <__swrite+0x1e>
 8006860:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006864:	2302      	movs	r3, #2
 8006866:	2200      	movs	r2, #0
 8006868:	f000 f840 	bl	80068ec <_lseek_r>
 800686c:	89a3      	ldrh	r3, [r4, #12]
 800686e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006872:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006876:	81a3      	strh	r3, [r4, #12]
 8006878:	4632      	mov	r2, r6
 800687a:	463b      	mov	r3, r7
 800687c:	4628      	mov	r0, r5
 800687e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006882:	f000 b857 	b.w	8006934 <_write_r>

08006886 <__sseek>:
 8006886:	b510      	push	{r4, lr}
 8006888:	460c      	mov	r4, r1
 800688a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800688e:	f000 f82d 	bl	80068ec <_lseek_r>
 8006892:	1c43      	adds	r3, r0, #1
 8006894:	89a3      	ldrh	r3, [r4, #12]
 8006896:	bf15      	itete	ne
 8006898:	6560      	strne	r0, [r4, #84]	@ 0x54
 800689a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800689e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80068a2:	81a3      	strheq	r3, [r4, #12]
 80068a4:	bf18      	it	ne
 80068a6:	81a3      	strhne	r3, [r4, #12]
 80068a8:	bd10      	pop	{r4, pc}

080068aa <__sclose>:
 80068aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80068ae:	f000 b80d 	b.w	80068cc <_close_r>

080068b2 <memset>:
 80068b2:	4402      	add	r2, r0
 80068b4:	4603      	mov	r3, r0
 80068b6:	4293      	cmp	r3, r2
 80068b8:	d100      	bne.n	80068bc <memset+0xa>
 80068ba:	4770      	bx	lr
 80068bc:	f803 1b01 	strb.w	r1, [r3], #1
 80068c0:	e7f9      	b.n	80068b6 <memset+0x4>
	...

080068c4 <_localeconv_r>:
 80068c4:	4800      	ldr	r0, [pc, #0]	@ (80068c8 <_localeconv_r+0x4>)
 80068c6:	4770      	bx	lr
 80068c8:	20000158 	.word	0x20000158

080068cc <_close_r>:
 80068cc:	b538      	push	{r3, r4, r5, lr}
 80068ce:	4d06      	ldr	r5, [pc, #24]	@ (80068e8 <_close_r+0x1c>)
 80068d0:	2300      	movs	r3, #0
 80068d2:	4604      	mov	r4, r0
 80068d4:	4608      	mov	r0, r1
 80068d6:	602b      	str	r3, [r5, #0]
 80068d8:	f7fa fe31 	bl	800153e <_close>
 80068dc:	1c43      	adds	r3, r0, #1
 80068de:	d102      	bne.n	80068e6 <_close_r+0x1a>
 80068e0:	682b      	ldr	r3, [r5, #0]
 80068e2:	b103      	cbz	r3, 80068e6 <_close_r+0x1a>
 80068e4:	6023      	str	r3, [r4, #0]
 80068e6:	bd38      	pop	{r3, r4, r5, pc}
 80068e8:	200004f8 	.word	0x200004f8

080068ec <_lseek_r>:
 80068ec:	b538      	push	{r3, r4, r5, lr}
 80068ee:	4d07      	ldr	r5, [pc, #28]	@ (800690c <_lseek_r+0x20>)
 80068f0:	4604      	mov	r4, r0
 80068f2:	4608      	mov	r0, r1
 80068f4:	4611      	mov	r1, r2
 80068f6:	2200      	movs	r2, #0
 80068f8:	602a      	str	r2, [r5, #0]
 80068fa:	461a      	mov	r2, r3
 80068fc:	f7fa fe46 	bl	800158c <_lseek>
 8006900:	1c43      	adds	r3, r0, #1
 8006902:	d102      	bne.n	800690a <_lseek_r+0x1e>
 8006904:	682b      	ldr	r3, [r5, #0]
 8006906:	b103      	cbz	r3, 800690a <_lseek_r+0x1e>
 8006908:	6023      	str	r3, [r4, #0]
 800690a:	bd38      	pop	{r3, r4, r5, pc}
 800690c:	200004f8 	.word	0x200004f8

08006910 <_read_r>:
 8006910:	b538      	push	{r3, r4, r5, lr}
 8006912:	4d07      	ldr	r5, [pc, #28]	@ (8006930 <_read_r+0x20>)
 8006914:	4604      	mov	r4, r0
 8006916:	4608      	mov	r0, r1
 8006918:	4611      	mov	r1, r2
 800691a:	2200      	movs	r2, #0
 800691c:	602a      	str	r2, [r5, #0]
 800691e:	461a      	mov	r2, r3
 8006920:	f7fa fdd4 	bl	80014cc <_read>
 8006924:	1c43      	adds	r3, r0, #1
 8006926:	d102      	bne.n	800692e <_read_r+0x1e>
 8006928:	682b      	ldr	r3, [r5, #0]
 800692a:	b103      	cbz	r3, 800692e <_read_r+0x1e>
 800692c:	6023      	str	r3, [r4, #0]
 800692e:	bd38      	pop	{r3, r4, r5, pc}
 8006930:	200004f8 	.word	0x200004f8

08006934 <_write_r>:
 8006934:	b538      	push	{r3, r4, r5, lr}
 8006936:	4d07      	ldr	r5, [pc, #28]	@ (8006954 <_write_r+0x20>)
 8006938:	4604      	mov	r4, r0
 800693a:	4608      	mov	r0, r1
 800693c:	4611      	mov	r1, r2
 800693e:	2200      	movs	r2, #0
 8006940:	602a      	str	r2, [r5, #0]
 8006942:	461a      	mov	r2, r3
 8006944:	f7fa fddf 	bl	8001506 <_write>
 8006948:	1c43      	adds	r3, r0, #1
 800694a:	d102      	bne.n	8006952 <_write_r+0x1e>
 800694c:	682b      	ldr	r3, [r5, #0]
 800694e:	b103      	cbz	r3, 8006952 <_write_r+0x1e>
 8006950:	6023      	str	r3, [r4, #0]
 8006952:	bd38      	pop	{r3, r4, r5, pc}
 8006954:	200004f8 	.word	0x200004f8

08006958 <__errno>:
 8006958:	4b01      	ldr	r3, [pc, #4]	@ (8006960 <__errno+0x8>)
 800695a:	6818      	ldr	r0, [r3, #0]
 800695c:	4770      	bx	lr
 800695e:	bf00      	nop
 8006960:	20000018 	.word	0x20000018

08006964 <__libc_init_array>:
 8006964:	b570      	push	{r4, r5, r6, lr}
 8006966:	4d0d      	ldr	r5, [pc, #52]	@ (800699c <__libc_init_array+0x38>)
 8006968:	4c0d      	ldr	r4, [pc, #52]	@ (80069a0 <__libc_init_array+0x3c>)
 800696a:	1b64      	subs	r4, r4, r5
 800696c:	10a4      	asrs	r4, r4, #2
 800696e:	2600      	movs	r6, #0
 8006970:	42a6      	cmp	r6, r4
 8006972:	d109      	bne.n	8006988 <__libc_init_array+0x24>
 8006974:	4d0b      	ldr	r5, [pc, #44]	@ (80069a4 <__libc_init_array+0x40>)
 8006976:	4c0c      	ldr	r4, [pc, #48]	@ (80069a8 <__libc_init_array+0x44>)
 8006978:	f003 fb70 	bl	800a05c <_init>
 800697c:	1b64      	subs	r4, r4, r5
 800697e:	10a4      	asrs	r4, r4, #2
 8006980:	2600      	movs	r6, #0
 8006982:	42a6      	cmp	r6, r4
 8006984:	d105      	bne.n	8006992 <__libc_init_array+0x2e>
 8006986:	bd70      	pop	{r4, r5, r6, pc}
 8006988:	f855 3b04 	ldr.w	r3, [r5], #4
 800698c:	4798      	blx	r3
 800698e:	3601      	adds	r6, #1
 8006990:	e7ee      	b.n	8006970 <__libc_init_array+0xc>
 8006992:	f855 3b04 	ldr.w	r3, [r5], #4
 8006996:	4798      	blx	r3
 8006998:	3601      	adds	r6, #1
 800699a:	e7f2      	b.n	8006982 <__libc_init_array+0x1e>
 800699c:	0800a510 	.word	0x0800a510
 80069a0:	0800a510 	.word	0x0800a510
 80069a4:	0800a510 	.word	0x0800a510
 80069a8:	0800a514 	.word	0x0800a514

080069ac <__retarget_lock_init_recursive>:
 80069ac:	4770      	bx	lr

080069ae <__retarget_lock_acquire_recursive>:
 80069ae:	4770      	bx	lr

080069b0 <__retarget_lock_release_recursive>:
 80069b0:	4770      	bx	lr
	...

080069b4 <nanf>:
 80069b4:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80069bc <nanf+0x8>
 80069b8:	4770      	bx	lr
 80069ba:	bf00      	nop
 80069bc:	7fc00000 	.word	0x7fc00000

080069c0 <quorem>:
 80069c0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069c4:	6903      	ldr	r3, [r0, #16]
 80069c6:	690c      	ldr	r4, [r1, #16]
 80069c8:	42a3      	cmp	r3, r4
 80069ca:	4607      	mov	r7, r0
 80069cc:	db7e      	blt.n	8006acc <quorem+0x10c>
 80069ce:	3c01      	subs	r4, #1
 80069d0:	f101 0814 	add.w	r8, r1, #20
 80069d4:	00a3      	lsls	r3, r4, #2
 80069d6:	f100 0514 	add.w	r5, r0, #20
 80069da:	9300      	str	r3, [sp, #0]
 80069dc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80069e0:	9301      	str	r3, [sp, #4]
 80069e2:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80069e6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80069ea:	3301      	adds	r3, #1
 80069ec:	429a      	cmp	r2, r3
 80069ee:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80069f2:	fbb2 f6f3 	udiv	r6, r2, r3
 80069f6:	d32e      	bcc.n	8006a56 <quorem+0x96>
 80069f8:	f04f 0a00 	mov.w	sl, #0
 80069fc:	46c4      	mov	ip, r8
 80069fe:	46ae      	mov	lr, r5
 8006a00:	46d3      	mov	fp, sl
 8006a02:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006a06:	b298      	uxth	r0, r3
 8006a08:	fb06 a000 	mla	r0, r6, r0, sl
 8006a0c:	0c02      	lsrs	r2, r0, #16
 8006a0e:	0c1b      	lsrs	r3, r3, #16
 8006a10:	fb06 2303 	mla	r3, r6, r3, r2
 8006a14:	f8de 2000 	ldr.w	r2, [lr]
 8006a18:	b280      	uxth	r0, r0
 8006a1a:	b292      	uxth	r2, r2
 8006a1c:	1a12      	subs	r2, r2, r0
 8006a1e:	445a      	add	r2, fp
 8006a20:	f8de 0000 	ldr.w	r0, [lr]
 8006a24:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006a28:	b29b      	uxth	r3, r3
 8006a2a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006a2e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006a32:	b292      	uxth	r2, r2
 8006a34:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006a38:	45e1      	cmp	r9, ip
 8006a3a:	f84e 2b04 	str.w	r2, [lr], #4
 8006a3e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006a42:	d2de      	bcs.n	8006a02 <quorem+0x42>
 8006a44:	9b00      	ldr	r3, [sp, #0]
 8006a46:	58eb      	ldr	r3, [r5, r3]
 8006a48:	b92b      	cbnz	r3, 8006a56 <quorem+0x96>
 8006a4a:	9b01      	ldr	r3, [sp, #4]
 8006a4c:	3b04      	subs	r3, #4
 8006a4e:	429d      	cmp	r5, r3
 8006a50:	461a      	mov	r2, r3
 8006a52:	d32f      	bcc.n	8006ab4 <quorem+0xf4>
 8006a54:	613c      	str	r4, [r7, #16]
 8006a56:	4638      	mov	r0, r7
 8006a58:	f001 f9c2 	bl	8007de0 <__mcmp>
 8006a5c:	2800      	cmp	r0, #0
 8006a5e:	db25      	blt.n	8006aac <quorem+0xec>
 8006a60:	4629      	mov	r1, r5
 8006a62:	2000      	movs	r0, #0
 8006a64:	f858 2b04 	ldr.w	r2, [r8], #4
 8006a68:	f8d1 c000 	ldr.w	ip, [r1]
 8006a6c:	fa1f fe82 	uxth.w	lr, r2
 8006a70:	fa1f f38c 	uxth.w	r3, ip
 8006a74:	eba3 030e 	sub.w	r3, r3, lr
 8006a78:	4403      	add	r3, r0
 8006a7a:	0c12      	lsrs	r2, r2, #16
 8006a7c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006a80:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006a84:	b29b      	uxth	r3, r3
 8006a86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006a8a:	45c1      	cmp	r9, r8
 8006a8c:	f841 3b04 	str.w	r3, [r1], #4
 8006a90:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006a94:	d2e6      	bcs.n	8006a64 <quorem+0xa4>
 8006a96:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006a9a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006a9e:	b922      	cbnz	r2, 8006aaa <quorem+0xea>
 8006aa0:	3b04      	subs	r3, #4
 8006aa2:	429d      	cmp	r5, r3
 8006aa4:	461a      	mov	r2, r3
 8006aa6:	d30b      	bcc.n	8006ac0 <quorem+0x100>
 8006aa8:	613c      	str	r4, [r7, #16]
 8006aaa:	3601      	adds	r6, #1
 8006aac:	4630      	mov	r0, r6
 8006aae:	b003      	add	sp, #12
 8006ab0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ab4:	6812      	ldr	r2, [r2, #0]
 8006ab6:	3b04      	subs	r3, #4
 8006ab8:	2a00      	cmp	r2, #0
 8006aba:	d1cb      	bne.n	8006a54 <quorem+0x94>
 8006abc:	3c01      	subs	r4, #1
 8006abe:	e7c6      	b.n	8006a4e <quorem+0x8e>
 8006ac0:	6812      	ldr	r2, [r2, #0]
 8006ac2:	3b04      	subs	r3, #4
 8006ac4:	2a00      	cmp	r2, #0
 8006ac6:	d1ef      	bne.n	8006aa8 <quorem+0xe8>
 8006ac8:	3c01      	subs	r4, #1
 8006aca:	e7ea      	b.n	8006aa2 <quorem+0xe2>
 8006acc:	2000      	movs	r0, #0
 8006ace:	e7ee      	b.n	8006aae <quorem+0xee>

08006ad0 <_dtoa_r>:
 8006ad0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ad4:	69c7      	ldr	r7, [r0, #28]
 8006ad6:	b099      	sub	sp, #100	@ 0x64
 8006ad8:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006adc:	ec55 4b10 	vmov	r4, r5, d0
 8006ae0:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8006ae2:	9109      	str	r1, [sp, #36]	@ 0x24
 8006ae4:	4683      	mov	fp, r0
 8006ae6:	920e      	str	r2, [sp, #56]	@ 0x38
 8006ae8:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006aea:	b97f      	cbnz	r7, 8006b0c <_dtoa_r+0x3c>
 8006aec:	2010      	movs	r0, #16
 8006aee:	f000 fdfd 	bl	80076ec <malloc>
 8006af2:	4602      	mov	r2, r0
 8006af4:	f8cb 001c 	str.w	r0, [fp, #28]
 8006af8:	b920      	cbnz	r0, 8006b04 <_dtoa_r+0x34>
 8006afa:	4ba7      	ldr	r3, [pc, #668]	@ (8006d98 <_dtoa_r+0x2c8>)
 8006afc:	21ef      	movs	r1, #239	@ 0xef
 8006afe:	48a7      	ldr	r0, [pc, #668]	@ (8006d9c <_dtoa_r+0x2cc>)
 8006b00:	f002 fc36 	bl	8009370 <__assert_func>
 8006b04:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006b08:	6007      	str	r7, [r0, #0]
 8006b0a:	60c7      	str	r7, [r0, #12]
 8006b0c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006b10:	6819      	ldr	r1, [r3, #0]
 8006b12:	b159      	cbz	r1, 8006b2c <_dtoa_r+0x5c>
 8006b14:	685a      	ldr	r2, [r3, #4]
 8006b16:	604a      	str	r2, [r1, #4]
 8006b18:	2301      	movs	r3, #1
 8006b1a:	4093      	lsls	r3, r2
 8006b1c:	608b      	str	r3, [r1, #8]
 8006b1e:	4658      	mov	r0, fp
 8006b20:	f000 feda 	bl	80078d8 <_Bfree>
 8006b24:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006b28:	2200      	movs	r2, #0
 8006b2a:	601a      	str	r2, [r3, #0]
 8006b2c:	1e2b      	subs	r3, r5, #0
 8006b2e:	bfb9      	ittee	lt
 8006b30:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006b34:	9303      	strlt	r3, [sp, #12]
 8006b36:	2300      	movge	r3, #0
 8006b38:	6033      	strge	r3, [r6, #0]
 8006b3a:	9f03      	ldr	r7, [sp, #12]
 8006b3c:	4b98      	ldr	r3, [pc, #608]	@ (8006da0 <_dtoa_r+0x2d0>)
 8006b3e:	bfbc      	itt	lt
 8006b40:	2201      	movlt	r2, #1
 8006b42:	6032      	strlt	r2, [r6, #0]
 8006b44:	43bb      	bics	r3, r7
 8006b46:	d112      	bne.n	8006b6e <_dtoa_r+0x9e>
 8006b48:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006b4a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006b4e:	6013      	str	r3, [r2, #0]
 8006b50:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006b54:	4323      	orrs	r3, r4
 8006b56:	f000 854d 	beq.w	80075f4 <_dtoa_r+0xb24>
 8006b5a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006b5c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8006db4 <_dtoa_r+0x2e4>
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	f000 854f 	beq.w	8007604 <_dtoa_r+0xb34>
 8006b66:	f10a 0303 	add.w	r3, sl, #3
 8006b6a:	f000 bd49 	b.w	8007600 <_dtoa_r+0xb30>
 8006b6e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006b72:	2200      	movs	r2, #0
 8006b74:	ec51 0b17 	vmov	r0, r1, d7
 8006b78:	2300      	movs	r3, #0
 8006b7a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8006b7e:	f7f9 ffab 	bl	8000ad8 <__aeabi_dcmpeq>
 8006b82:	4680      	mov	r8, r0
 8006b84:	b158      	cbz	r0, 8006b9e <_dtoa_r+0xce>
 8006b86:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006b88:	2301      	movs	r3, #1
 8006b8a:	6013      	str	r3, [r2, #0]
 8006b8c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006b8e:	b113      	cbz	r3, 8006b96 <_dtoa_r+0xc6>
 8006b90:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8006b92:	4b84      	ldr	r3, [pc, #528]	@ (8006da4 <_dtoa_r+0x2d4>)
 8006b94:	6013      	str	r3, [r2, #0]
 8006b96:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8006db8 <_dtoa_r+0x2e8>
 8006b9a:	f000 bd33 	b.w	8007604 <_dtoa_r+0xb34>
 8006b9e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8006ba2:	aa16      	add	r2, sp, #88	@ 0x58
 8006ba4:	a917      	add	r1, sp, #92	@ 0x5c
 8006ba6:	4658      	mov	r0, fp
 8006ba8:	f001 fa3a 	bl	8008020 <__d2b>
 8006bac:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006bb0:	4681      	mov	r9, r0
 8006bb2:	2e00      	cmp	r6, #0
 8006bb4:	d077      	beq.n	8006ca6 <_dtoa_r+0x1d6>
 8006bb6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006bb8:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8006bbc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006bc0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006bc4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006bc8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006bcc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006bd0:	4619      	mov	r1, r3
 8006bd2:	2200      	movs	r2, #0
 8006bd4:	4b74      	ldr	r3, [pc, #464]	@ (8006da8 <_dtoa_r+0x2d8>)
 8006bd6:	f7f9 fb5f 	bl	8000298 <__aeabi_dsub>
 8006bda:	a369      	add	r3, pc, #420	@ (adr r3, 8006d80 <_dtoa_r+0x2b0>)
 8006bdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006be0:	f7f9 fd12 	bl	8000608 <__aeabi_dmul>
 8006be4:	a368      	add	r3, pc, #416	@ (adr r3, 8006d88 <_dtoa_r+0x2b8>)
 8006be6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bea:	f7f9 fb57 	bl	800029c <__adddf3>
 8006bee:	4604      	mov	r4, r0
 8006bf0:	4630      	mov	r0, r6
 8006bf2:	460d      	mov	r5, r1
 8006bf4:	f7f9 fc9e 	bl	8000534 <__aeabi_i2d>
 8006bf8:	a365      	add	r3, pc, #404	@ (adr r3, 8006d90 <_dtoa_r+0x2c0>)
 8006bfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bfe:	f7f9 fd03 	bl	8000608 <__aeabi_dmul>
 8006c02:	4602      	mov	r2, r0
 8006c04:	460b      	mov	r3, r1
 8006c06:	4620      	mov	r0, r4
 8006c08:	4629      	mov	r1, r5
 8006c0a:	f7f9 fb47 	bl	800029c <__adddf3>
 8006c0e:	4604      	mov	r4, r0
 8006c10:	460d      	mov	r5, r1
 8006c12:	f7f9 ffa9 	bl	8000b68 <__aeabi_d2iz>
 8006c16:	2200      	movs	r2, #0
 8006c18:	4607      	mov	r7, r0
 8006c1a:	2300      	movs	r3, #0
 8006c1c:	4620      	mov	r0, r4
 8006c1e:	4629      	mov	r1, r5
 8006c20:	f7f9 ff64 	bl	8000aec <__aeabi_dcmplt>
 8006c24:	b140      	cbz	r0, 8006c38 <_dtoa_r+0x168>
 8006c26:	4638      	mov	r0, r7
 8006c28:	f7f9 fc84 	bl	8000534 <__aeabi_i2d>
 8006c2c:	4622      	mov	r2, r4
 8006c2e:	462b      	mov	r3, r5
 8006c30:	f7f9 ff52 	bl	8000ad8 <__aeabi_dcmpeq>
 8006c34:	b900      	cbnz	r0, 8006c38 <_dtoa_r+0x168>
 8006c36:	3f01      	subs	r7, #1
 8006c38:	2f16      	cmp	r7, #22
 8006c3a:	d851      	bhi.n	8006ce0 <_dtoa_r+0x210>
 8006c3c:	4b5b      	ldr	r3, [pc, #364]	@ (8006dac <_dtoa_r+0x2dc>)
 8006c3e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006c42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c46:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006c4a:	f7f9 ff4f 	bl	8000aec <__aeabi_dcmplt>
 8006c4e:	2800      	cmp	r0, #0
 8006c50:	d048      	beq.n	8006ce4 <_dtoa_r+0x214>
 8006c52:	3f01      	subs	r7, #1
 8006c54:	2300      	movs	r3, #0
 8006c56:	9312      	str	r3, [sp, #72]	@ 0x48
 8006c58:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006c5a:	1b9b      	subs	r3, r3, r6
 8006c5c:	1e5a      	subs	r2, r3, #1
 8006c5e:	bf44      	itt	mi
 8006c60:	f1c3 0801 	rsbmi	r8, r3, #1
 8006c64:	2300      	movmi	r3, #0
 8006c66:	9208      	str	r2, [sp, #32]
 8006c68:	bf54      	ite	pl
 8006c6a:	f04f 0800 	movpl.w	r8, #0
 8006c6e:	9308      	strmi	r3, [sp, #32]
 8006c70:	2f00      	cmp	r7, #0
 8006c72:	db39      	blt.n	8006ce8 <_dtoa_r+0x218>
 8006c74:	9b08      	ldr	r3, [sp, #32]
 8006c76:	970f      	str	r7, [sp, #60]	@ 0x3c
 8006c78:	443b      	add	r3, r7
 8006c7a:	9308      	str	r3, [sp, #32]
 8006c7c:	2300      	movs	r3, #0
 8006c7e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006c80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c82:	2b09      	cmp	r3, #9
 8006c84:	d864      	bhi.n	8006d50 <_dtoa_r+0x280>
 8006c86:	2b05      	cmp	r3, #5
 8006c88:	bfc4      	itt	gt
 8006c8a:	3b04      	subgt	r3, #4
 8006c8c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8006c8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c90:	f1a3 0302 	sub.w	r3, r3, #2
 8006c94:	bfcc      	ite	gt
 8006c96:	2400      	movgt	r4, #0
 8006c98:	2401      	movle	r4, #1
 8006c9a:	2b03      	cmp	r3, #3
 8006c9c:	d863      	bhi.n	8006d66 <_dtoa_r+0x296>
 8006c9e:	e8df f003 	tbb	[pc, r3]
 8006ca2:	372a      	.short	0x372a
 8006ca4:	5535      	.short	0x5535
 8006ca6:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8006caa:	441e      	add	r6, r3
 8006cac:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006cb0:	2b20      	cmp	r3, #32
 8006cb2:	bfc1      	itttt	gt
 8006cb4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006cb8:	409f      	lslgt	r7, r3
 8006cba:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006cbe:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006cc2:	bfd6      	itet	le
 8006cc4:	f1c3 0320 	rsble	r3, r3, #32
 8006cc8:	ea47 0003 	orrgt.w	r0, r7, r3
 8006ccc:	fa04 f003 	lslle.w	r0, r4, r3
 8006cd0:	f7f9 fc20 	bl	8000514 <__aeabi_ui2d>
 8006cd4:	2201      	movs	r2, #1
 8006cd6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006cda:	3e01      	subs	r6, #1
 8006cdc:	9214      	str	r2, [sp, #80]	@ 0x50
 8006cde:	e777      	b.n	8006bd0 <_dtoa_r+0x100>
 8006ce0:	2301      	movs	r3, #1
 8006ce2:	e7b8      	b.n	8006c56 <_dtoa_r+0x186>
 8006ce4:	9012      	str	r0, [sp, #72]	@ 0x48
 8006ce6:	e7b7      	b.n	8006c58 <_dtoa_r+0x188>
 8006ce8:	427b      	negs	r3, r7
 8006cea:	930a      	str	r3, [sp, #40]	@ 0x28
 8006cec:	2300      	movs	r3, #0
 8006cee:	eba8 0807 	sub.w	r8, r8, r7
 8006cf2:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006cf4:	e7c4      	b.n	8006c80 <_dtoa_r+0x1b0>
 8006cf6:	2300      	movs	r3, #0
 8006cf8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006cfa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	dc35      	bgt.n	8006d6c <_dtoa_r+0x29c>
 8006d00:	2301      	movs	r3, #1
 8006d02:	9300      	str	r3, [sp, #0]
 8006d04:	9307      	str	r3, [sp, #28]
 8006d06:	461a      	mov	r2, r3
 8006d08:	920e      	str	r2, [sp, #56]	@ 0x38
 8006d0a:	e00b      	b.n	8006d24 <_dtoa_r+0x254>
 8006d0c:	2301      	movs	r3, #1
 8006d0e:	e7f3      	b.n	8006cf8 <_dtoa_r+0x228>
 8006d10:	2300      	movs	r3, #0
 8006d12:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006d14:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006d16:	18fb      	adds	r3, r7, r3
 8006d18:	9300      	str	r3, [sp, #0]
 8006d1a:	3301      	adds	r3, #1
 8006d1c:	2b01      	cmp	r3, #1
 8006d1e:	9307      	str	r3, [sp, #28]
 8006d20:	bfb8      	it	lt
 8006d22:	2301      	movlt	r3, #1
 8006d24:	f8db 001c 	ldr.w	r0, [fp, #28]
 8006d28:	2100      	movs	r1, #0
 8006d2a:	2204      	movs	r2, #4
 8006d2c:	f102 0514 	add.w	r5, r2, #20
 8006d30:	429d      	cmp	r5, r3
 8006d32:	d91f      	bls.n	8006d74 <_dtoa_r+0x2a4>
 8006d34:	6041      	str	r1, [r0, #4]
 8006d36:	4658      	mov	r0, fp
 8006d38:	f000 fd8e 	bl	8007858 <_Balloc>
 8006d3c:	4682      	mov	sl, r0
 8006d3e:	2800      	cmp	r0, #0
 8006d40:	d13c      	bne.n	8006dbc <_dtoa_r+0x2ec>
 8006d42:	4b1b      	ldr	r3, [pc, #108]	@ (8006db0 <_dtoa_r+0x2e0>)
 8006d44:	4602      	mov	r2, r0
 8006d46:	f240 11af 	movw	r1, #431	@ 0x1af
 8006d4a:	e6d8      	b.n	8006afe <_dtoa_r+0x2e>
 8006d4c:	2301      	movs	r3, #1
 8006d4e:	e7e0      	b.n	8006d12 <_dtoa_r+0x242>
 8006d50:	2401      	movs	r4, #1
 8006d52:	2300      	movs	r3, #0
 8006d54:	9309      	str	r3, [sp, #36]	@ 0x24
 8006d56:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006d58:	f04f 33ff 	mov.w	r3, #4294967295
 8006d5c:	9300      	str	r3, [sp, #0]
 8006d5e:	9307      	str	r3, [sp, #28]
 8006d60:	2200      	movs	r2, #0
 8006d62:	2312      	movs	r3, #18
 8006d64:	e7d0      	b.n	8006d08 <_dtoa_r+0x238>
 8006d66:	2301      	movs	r3, #1
 8006d68:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006d6a:	e7f5      	b.n	8006d58 <_dtoa_r+0x288>
 8006d6c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006d6e:	9300      	str	r3, [sp, #0]
 8006d70:	9307      	str	r3, [sp, #28]
 8006d72:	e7d7      	b.n	8006d24 <_dtoa_r+0x254>
 8006d74:	3101      	adds	r1, #1
 8006d76:	0052      	lsls	r2, r2, #1
 8006d78:	e7d8      	b.n	8006d2c <_dtoa_r+0x25c>
 8006d7a:	bf00      	nop
 8006d7c:	f3af 8000 	nop.w
 8006d80:	636f4361 	.word	0x636f4361
 8006d84:	3fd287a7 	.word	0x3fd287a7
 8006d88:	8b60c8b3 	.word	0x8b60c8b3
 8006d8c:	3fc68a28 	.word	0x3fc68a28
 8006d90:	509f79fb 	.word	0x509f79fb
 8006d94:	3fd34413 	.word	0x3fd34413
 8006d98:	0800a122 	.word	0x0800a122
 8006d9c:	0800a139 	.word	0x0800a139
 8006da0:	7ff00000 	.word	0x7ff00000
 8006da4:	0800a0ed 	.word	0x0800a0ed
 8006da8:	3ff80000 	.word	0x3ff80000
 8006dac:	0800a230 	.word	0x0800a230
 8006db0:	0800a191 	.word	0x0800a191
 8006db4:	0800a11e 	.word	0x0800a11e
 8006db8:	0800a0ec 	.word	0x0800a0ec
 8006dbc:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006dc0:	6018      	str	r0, [r3, #0]
 8006dc2:	9b07      	ldr	r3, [sp, #28]
 8006dc4:	2b0e      	cmp	r3, #14
 8006dc6:	f200 80a4 	bhi.w	8006f12 <_dtoa_r+0x442>
 8006dca:	2c00      	cmp	r4, #0
 8006dcc:	f000 80a1 	beq.w	8006f12 <_dtoa_r+0x442>
 8006dd0:	2f00      	cmp	r7, #0
 8006dd2:	dd33      	ble.n	8006e3c <_dtoa_r+0x36c>
 8006dd4:	4bad      	ldr	r3, [pc, #692]	@ (800708c <_dtoa_r+0x5bc>)
 8006dd6:	f007 020f 	and.w	r2, r7, #15
 8006dda:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006dde:	ed93 7b00 	vldr	d7, [r3]
 8006de2:	05f8      	lsls	r0, r7, #23
 8006de4:	ed8d 7b04 	vstr	d7, [sp, #16]
 8006de8:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006dec:	d516      	bpl.n	8006e1c <_dtoa_r+0x34c>
 8006dee:	4ba8      	ldr	r3, [pc, #672]	@ (8007090 <_dtoa_r+0x5c0>)
 8006df0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006df4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006df8:	f7f9 fd30 	bl	800085c <__aeabi_ddiv>
 8006dfc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006e00:	f004 040f 	and.w	r4, r4, #15
 8006e04:	2603      	movs	r6, #3
 8006e06:	4da2      	ldr	r5, [pc, #648]	@ (8007090 <_dtoa_r+0x5c0>)
 8006e08:	b954      	cbnz	r4, 8006e20 <_dtoa_r+0x350>
 8006e0a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006e0e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006e12:	f7f9 fd23 	bl	800085c <__aeabi_ddiv>
 8006e16:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006e1a:	e028      	b.n	8006e6e <_dtoa_r+0x39e>
 8006e1c:	2602      	movs	r6, #2
 8006e1e:	e7f2      	b.n	8006e06 <_dtoa_r+0x336>
 8006e20:	07e1      	lsls	r1, r4, #31
 8006e22:	d508      	bpl.n	8006e36 <_dtoa_r+0x366>
 8006e24:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006e28:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006e2c:	f7f9 fbec 	bl	8000608 <__aeabi_dmul>
 8006e30:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006e34:	3601      	adds	r6, #1
 8006e36:	1064      	asrs	r4, r4, #1
 8006e38:	3508      	adds	r5, #8
 8006e3a:	e7e5      	b.n	8006e08 <_dtoa_r+0x338>
 8006e3c:	f000 80d2 	beq.w	8006fe4 <_dtoa_r+0x514>
 8006e40:	427c      	negs	r4, r7
 8006e42:	4b92      	ldr	r3, [pc, #584]	@ (800708c <_dtoa_r+0x5bc>)
 8006e44:	4d92      	ldr	r5, [pc, #584]	@ (8007090 <_dtoa_r+0x5c0>)
 8006e46:	f004 020f 	and.w	r2, r4, #15
 8006e4a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006e4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e52:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006e56:	f7f9 fbd7 	bl	8000608 <__aeabi_dmul>
 8006e5a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006e5e:	1124      	asrs	r4, r4, #4
 8006e60:	2300      	movs	r3, #0
 8006e62:	2602      	movs	r6, #2
 8006e64:	2c00      	cmp	r4, #0
 8006e66:	f040 80b2 	bne.w	8006fce <_dtoa_r+0x4fe>
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d1d3      	bne.n	8006e16 <_dtoa_r+0x346>
 8006e6e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006e70:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	f000 80b7 	beq.w	8006fe8 <_dtoa_r+0x518>
 8006e7a:	4b86      	ldr	r3, [pc, #536]	@ (8007094 <_dtoa_r+0x5c4>)
 8006e7c:	2200      	movs	r2, #0
 8006e7e:	4620      	mov	r0, r4
 8006e80:	4629      	mov	r1, r5
 8006e82:	f7f9 fe33 	bl	8000aec <__aeabi_dcmplt>
 8006e86:	2800      	cmp	r0, #0
 8006e88:	f000 80ae 	beq.w	8006fe8 <_dtoa_r+0x518>
 8006e8c:	9b07      	ldr	r3, [sp, #28]
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	f000 80aa 	beq.w	8006fe8 <_dtoa_r+0x518>
 8006e94:	9b00      	ldr	r3, [sp, #0]
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	dd37      	ble.n	8006f0a <_dtoa_r+0x43a>
 8006e9a:	1e7b      	subs	r3, r7, #1
 8006e9c:	9304      	str	r3, [sp, #16]
 8006e9e:	4620      	mov	r0, r4
 8006ea0:	4b7d      	ldr	r3, [pc, #500]	@ (8007098 <_dtoa_r+0x5c8>)
 8006ea2:	2200      	movs	r2, #0
 8006ea4:	4629      	mov	r1, r5
 8006ea6:	f7f9 fbaf 	bl	8000608 <__aeabi_dmul>
 8006eaa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006eae:	9c00      	ldr	r4, [sp, #0]
 8006eb0:	3601      	adds	r6, #1
 8006eb2:	4630      	mov	r0, r6
 8006eb4:	f7f9 fb3e 	bl	8000534 <__aeabi_i2d>
 8006eb8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006ebc:	f7f9 fba4 	bl	8000608 <__aeabi_dmul>
 8006ec0:	4b76      	ldr	r3, [pc, #472]	@ (800709c <_dtoa_r+0x5cc>)
 8006ec2:	2200      	movs	r2, #0
 8006ec4:	f7f9 f9ea 	bl	800029c <__adddf3>
 8006ec8:	4605      	mov	r5, r0
 8006eca:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006ece:	2c00      	cmp	r4, #0
 8006ed0:	f040 808d 	bne.w	8006fee <_dtoa_r+0x51e>
 8006ed4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006ed8:	4b71      	ldr	r3, [pc, #452]	@ (80070a0 <_dtoa_r+0x5d0>)
 8006eda:	2200      	movs	r2, #0
 8006edc:	f7f9 f9dc 	bl	8000298 <__aeabi_dsub>
 8006ee0:	4602      	mov	r2, r0
 8006ee2:	460b      	mov	r3, r1
 8006ee4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006ee8:	462a      	mov	r2, r5
 8006eea:	4633      	mov	r3, r6
 8006eec:	f7f9 fe1c 	bl	8000b28 <__aeabi_dcmpgt>
 8006ef0:	2800      	cmp	r0, #0
 8006ef2:	f040 828b 	bne.w	800740c <_dtoa_r+0x93c>
 8006ef6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006efa:	462a      	mov	r2, r5
 8006efc:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006f00:	f7f9 fdf4 	bl	8000aec <__aeabi_dcmplt>
 8006f04:	2800      	cmp	r0, #0
 8006f06:	f040 8128 	bne.w	800715a <_dtoa_r+0x68a>
 8006f0a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8006f0e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8006f12:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	f2c0 815a 	blt.w	80071ce <_dtoa_r+0x6fe>
 8006f1a:	2f0e      	cmp	r7, #14
 8006f1c:	f300 8157 	bgt.w	80071ce <_dtoa_r+0x6fe>
 8006f20:	4b5a      	ldr	r3, [pc, #360]	@ (800708c <_dtoa_r+0x5bc>)
 8006f22:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006f26:	ed93 7b00 	vldr	d7, [r3]
 8006f2a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	ed8d 7b00 	vstr	d7, [sp]
 8006f32:	da03      	bge.n	8006f3c <_dtoa_r+0x46c>
 8006f34:	9b07      	ldr	r3, [sp, #28]
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	f340 8101 	ble.w	800713e <_dtoa_r+0x66e>
 8006f3c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006f40:	4656      	mov	r6, sl
 8006f42:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006f46:	4620      	mov	r0, r4
 8006f48:	4629      	mov	r1, r5
 8006f4a:	f7f9 fc87 	bl	800085c <__aeabi_ddiv>
 8006f4e:	f7f9 fe0b 	bl	8000b68 <__aeabi_d2iz>
 8006f52:	4680      	mov	r8, r0
 8006f54:	f7f9 faee 	bl	8000534 <__aeabi_i2d>
 8006f58:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006f5c:	f7f9 fb54 	bl	8000608 <__aeabi_dmul>
 8006f60:	4602      	mov	r2, r0
 8006f62:	460b      	mov	r3, r1
 8006f64:	4620      	mov	r0, r4
 8006f66:	4629      	mov	r1, r5
 8006f68:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006f6c:	f7f9 f994 	bl	8000298 <__aeabi_dsub>
 8006f70:	f806 4b01 	strb.w	r4, [r6], #1
 8006f74:	9d07      	ldr	r5, [sp, #28]
 8006f76:	eba6 040a 	sub.w	r4, r6, sl
 8006f7a:	42a5      	cmp	r5, r4
 8006f7c:	4602      	mov	r2, r0
 8006f7e:	460b      	mov	r3, r1
 8006f80:	f040 8117 	bne.w	80071b2 <_dtoa_r+0x6e2>
 8006f84:	f7f9 f98a 	bl	800029c <__adddf3>
 8006f88:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006f8c:	4604      	mov	r4, r0
 8006f8e:	460d      	mov	r5, r1
 8006f90:	f7f9 fdca 	bl	8000b28 <__aeabi_dcmpgt>
 8006f94:	2800      	cmp	r0, #0
 8006f96:	f040 80f9 	bne.w	800718c <_dtoa_r+0x6bc>
 8006f9a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006f9e:	4620      	mov	r0, r4
 8006fa0:	4629      	mov	r1, r5
 8006fa2:	f7f9 fd99 	bl	8000ad8 <__aeabi_dcmpeq>
 8006fa6:	b118      	cbz	r0, 8006fb0 <_dtoa_r+0x4e0>
 8006fa8:	f018 0f01 	tst.w	r8, #1
 8006fac:	f040 80ee 	bne.w	800718c <_dtoa_r+0x6bc>
 8006fb0:	4649      	mov	r1, r9
 8006fb2:	4658      	mov	r0, fp
 8006fb4:	f000 fc90 	bl	80078d8 <_Bfree>
 8006fb8:	2300      	movs	r3, #0
 8006fba:	7033      	strb	r3, [r6, #0]
 8006fbc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006fbe:	3701      	adds	r7, #1
 8006fc0:	601f      	str	r7, [r3, #0]
 8006fc2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	f000 831d 	beq.w	8007604 <_dtoa_r+0xb34>
 8006fca:	601e      	str	r6, [r3, #0]
 8006fcc:	e31a      	b.n	8007604 <_dtoa_r+0xb34>
 8006fce:	07e2      	lsls	r2, r4, #31
 8006fd0:	d505      	bpl.n	8006fde <_dtoa_r+0x50e>
 8006fd2:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006fd6:	f7f9 fb17 	bl	8000608 <__aeabi_dmul>
 8006fda:	3601      	adds	r6, #1
 8006fdc:	2301      	movs	r3, #1
 8006fde:	1064      	asrs	r4, r4, #1
 8006fe0:	3508      	adds	r5, #8
 8006fe2:	e73f      	b.n	8006e64 <_dtoa_r+0x394>
 8006fe4:	2602      	movs	r6, #2
 8006fe6:	e742      	b.n	8006e6e <_dtoa_r+0x39e>
 8006fe8:	9c07      	ldr	r4, [sp, #28]
 8006fea:	9704      	str	r7, [sp, #16]
 8006fec:	e761      	b.n	8006eb2 <_dtoa_r+0x3e2>
 8006fee:	4b27      	ldr	r3, [pc, #156]	@ (800708c <_dtoa_r+0x5bc>)
 8006ff0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006ff2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006ff6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006ffa:	4454      	add	r4, sl
 8006ffc:	2900      	cmp	r1, #0
 8006ffe:	d053      	beq.n	80070a8 <_dtoa_r+0x5d8>
 8007000:	4928      	ldr	r1, [pc, #160]	@ (80070a4 <_dtoa_r+0x5d4>)
 8007002:	2000      	movs	r0, #0
 8007004:	f7f9 fc2a 	bl	800085c <__aeabi_ddiv>
 8007008:	4633      	mov	r3, r6
 800700a:	462a      	mov	r2, r5
 800700c:	f7f9 f944 	bl	8000298 <__aeabi_dsub>
 8007010:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007014:	4656      	mov	r6, sl
 8007016:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800701a:	f7f9 fda5 	bl	8000b68 <__aeabi_d2iz>
 800701e:	4605      	mov	r5, r0
 8007020:	f7f9 fa88 	bl	8000534 <__aeabi_i2d>
 8007024:	4602      	mov	r2, r0
 8007026:	460b      	mov	r3, r1
 8007028:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800702c:	f7f9 f934 	bl	8000298 <__aeabi_dsub>
 8007030:	3530      	adds	r5, #48	@ 0x30
 8007032:	4602      	mov	r2, r0
 8007034:	460b      	mov	r3, r1
 8007036:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800703a:	f806 5b01 	strb.w	r5, [r6], #1
 800703e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007042:	f7f9 fd53 	bl	8000aec <__aeabi_dcmplt>
 8007046:	2800      	cmp	r0, #0
 8007048:	d171      	bne.n	800712e <_dtoa_r+0x65e>
 800704a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800704e:	4911      	ldr	r1, [pc, #68]	@ (8007094 <_dtoa_r+0x5c4>)
 8007050:	2000      	movs	r0, #0
 8007052:	f7f9 f921 	bl	8000298 <__aeabi_dsub>
 8007056:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800705a:	f7f9 fd47 	bl	8000aec <__aeabi_dcmplt>
 800705e:	2800      	cmp	r0, #0
 8007060:	f040 8095 	bne.w	800718e <_dtoa_r+0x6be>
 8007064:	42a6      	cmp	r6, r4
 8007066:	f43f af50 	beq.w	8006f0a <_dtoa_r+0x43a>
 800706a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800706e:	4b0a      	ldr	r3, [pc, #40]	@ (8007098 <_dtoa_r+0x5c8>)
 8007070:	2200      	movs	r2, #0
 8007072:	f7f9 fac9 	bl	8000608 <__aeabi_dmul>
 8007076:	4b08      	ldr	r3, [pc, #32]	@ (8007098 <_dtoa_r+0x5c8>)
 8007078:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800707c:	2200      	movs	r2, #0
 800707e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007082:	f7f9 fac1 	bl	8000608 <__aeabi_dmul>
 8007086:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800708a:	e7c4      	b.n	8007016 <_dtoa_r+0x546>
 800708c:	0800a230 	.word	0x0800a230
 8007090:	0800a208 	.word	0x0800a208
 8007094:	3ff00000 	.word	0x3ff00000
 8007098:	40240000 	.word	0x40240000
 800709c:	401c0000 	.word	0x401c0000
 80070a0:	40140000 	.word	0x40140000
 80070a4:	3fe00000 	.word	0x3fe00000
 80070a8:	4631      	mov	r1, r6
 80070aa:	4628      	mov	r0, r5
 80070ac:	f7f9 faac 	bl	8000608 <__aeabi_dmul>
 80070b0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80070b4:	9415      	str	r4, [sp, #84]	@ 0x54
 80070b6:	4656      	mov	r6, sl
 80070b8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80070bc:	f7f9 fd54 	bl	8000b68 <__aeabi_d2iz>
 80070c0:	4605      	mov	r5, r0
 80070c2:	f7f9 fa37 	bl	8000534 <__aeabi_i2d>
 80070c6:	4602      	mov	r2, r0
 80070c8:	460b      	mov	r3, r1
 80070ca:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80070ce:	f7f9 f8e3 	bl	8000298 <__aeabi_dsub>
 80070d2:	3530      	adds	r5, #48	@ 0x30
 80070d4:	f806 5b01 	strb.w	r5, [r6], #1
 80070d8:	4602      	mov	r2, r0
 80070da:	460b      	mov	r3, r1
 80070dc:	42a6      	cmp	r6, r4
 80070de:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80070e2:	f04f 0200 	mov.w	r2, #0
 80070e6:	d124      	bne.n	8007132 <_dtoa_r+0x662>
 80070e8:	4bac      	ldr	r3, [pc, #688]	@ (800739c <_dtoa_r+0x8cc>)
 80070ea:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80070ee:	f7f9 f8d5 	bl	800029c <__adddf3>
 80070f2:	4602      	mov	r2, r0
 80070f4:	460b      	mov	r3, r1
 80070f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80070fa:	f7f9 fd15 	bl	8000b28 <__aeabi_dcmpgt>
 80070fe:	2800      	cmp	r0, #0
 8007100:	d145      	bne.n	800718e <_dtoa_r+0x6be>
 8007102:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007106:	49a5      	ldr	r1, [pc, #660]	@ (800739c <_dtoa_r+0x8cc>)
 8007108:	2000      	movs	r0, #0
 800710a:	f7f9 f8c5 	bl	8000298 <__aeabi_dsub>
 800710e:	4602      	mov	r2, r0
 8007110:	460b      	mov	r3, r1
 8007112:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007116:	f7f9 fce9 	bl	8000aec <__aeabi_dcmplt>
 800711a:	2800      	cmp	r0, #0
 800711c:	f43f aef5 	beq.w	8006f0a <_dtoa_r+0x43a>
 8007120:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8007122:	1e73      	subs	r3, r6, #1
 8007124:	9315      	str	r3, [sp, #84]	@ 0x54
 8007126:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800712a:	2b30      	cmp	r3, #48	@ 0x30
 800712c:	d0f8      	beq.n	8007120 <_dtoa_r+0x650>
 800712e:	9f04      	ldr	r7, [sp, #16]
 8007130:	e73e      	b.n	8006fb0 <_dtoa_r+0x4e0>
 8007132:	4b9b      	ldr	r3, [pc, #620]	@ (80073a0 <_dtoa_r+0x8d0>)
 8007134:	f7f9 fa68 	bl	8000608 <__aeabi_dmul>
 8007138:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800713c:	e7bc      	b.n	80070b8 <_dtoa_r+0x5e8>
 800713e:	d10c      	bne.n	800715a <_dtoa_r+0x68a>
 8007140:	4b98      	ldr	r3, [pc, #608]	@ (80073a4 <_dtoa_r+0x8d4>)
 8007142:	2200      	movs	r2, #0
 8007144:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007148:	f7f9 fa5e 	bl	8000608 <__aeabi_dmul>
 800714c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007150:	f7f9 fce0 	bl	8000b14 <__aeabi_dcmpge>
 8007154:	2800      	cmp	r0, #0
 8007156:	f000 8157 	beq.w	8007408 <_dtoa_r+0x938>
 800715a:	2400      	movs	r4, #0
 800715c:	4625      	mov	r5, r4
 800715e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007160:	43db      	mvns	r3, r3
 8007162:	9304      	str	r3, [sp, #16]
 8007164:	4656      	mov	r6, sl
 8007166:	2700      	movs	r7, #0
 8007168:	4621      	mov	r1, r4
 800716a:	4658      	mov	r0, fp
 800716c:	f000 fbb4 	bl	80078d8 <_Bfree>
 8007170:	2d00      	cmp	r5, #0
 8007172:	d0dc      	beq.n	800712e <_dtoa_r+0x65e>
 8007174:	b12f      	cbz	r7, 8007182 <_dtoa_r+0x6b2>
 8007176:	42af      	cmp	r7, r5
 8007178:	d003      	beq.n	8007182 <_dtoa_r+0x6b2>
 800717a:	4639      	mov	r1, r7
 800717c:	4658      	mov	r0, fp
 800717e:	f000 fbab 	bl	80078d8 <_Bfree>
 8007182:	4629      	mov	r1, r5
 8007184:	4658      	mov	r0, fp
 8007186:	f000 fba7 	bl	80078d8 <_Bfree>
 800718a:	e7d0      	b.n	800712e <_dtoa_r+0x65e>
 800718c:	9704      	str	r7, [sp, #16]
 800718e:	4633      	mov	r3, r6
 8007190:	461e      	mov	r6, r3
 8007192:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007196:	2a39      	cmp	r2, #57	@ 0x39
 8007198:	d107      	bne.n	80071aa <_dtoa_r+0x6da>
 800719a:	459a      	cmp	sl, r3
 800719c:	d1f8      	bne.n	8007190 <_dtoa_r+0x6c0>
 800719e:	9a04      	ldr	r2, [sp, #16]
 80071a0:	3201      	adds	r2, #1
 80071a2:	9204      	str	r2, [sp, #16]
 80071a4:	2230      	movs	r2, #48	@ 0x30
 80071a6:	f88a 2000 	strb.w	r2, [sl]
 80071aa:	781a      	ldrb	r2, [r3, #0]
 80071ac:	3201      	adds	r2, #1
 80071ae:	701a      	strb	r2, [r3, #0]
 80071b0:	e7bd      	b.n	800712e <_dtoa_r+0x65e>
 80071b2:	4b7b      	ldr	r3, [pc, #492]	@ (80073a0 <_dtoa_r+0x8d0>)
 80071b4:	2200      	movs	r2, #0
 80071b6:	f7f9 fa27 	bl	8000608 <__aeabi_dmul>
 80071ba:	2200      	movs	r2, #0
 80071bc:	2300      	movs	r3, #0
 80071be:	4604      	mov	r4, r0
 80071c0:	460d      	mov	r5, r1
 80071c2:	f7f9 fc89 	bl	8000ad8 <__aeabi_dcmpeq>
 80071c6:	2800      	cmp	r0, #0
 80071c8:	f43f aebb 	beq.w	8006f42 <_dtoa_r+0x472>
 80071cc:	e6f0      	b.n	8006fb0 <_dtoa_r+0x4e0>
 80071ce:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80071d0:	2a00      	cmp	r2, #0
 80071d2:	f000 80db 	beq.w	800738c <_dtoa_r+0x8bc>
 80071d6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80071d8:	2a01      	cmp	r2, #1
 80071da:	f300 80bf 	bgt.w	800735c <_dtoa_r+0x88c>
 80071de:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80071e0:	2a00      	cmp	r2, #0
 80071e2:	f000 80b7 	beq.w	8007354 <_dtoa_r+0x884>
 80071e6:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80071ea:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80071ec:	4646      	mov	r6, r8
 80071ee:	9a08      	ldr	r2, [sp, #32]
 80071f0:	2101      	movs	r1, #1
 80071f2:	441a      	add	r2, r3
 80071f4:	4658      	mov	r0, fp
 80071f6:	4498      	add	r8, r3
 80071f8:	9208      	str	r2, [sp, #32]
 80071fa:	f000 fc6b 	bl	8007ad4 <__i2b>
 80071fe:	4605      	mov	r5, r0
 8007200:	b15e      	cbz	r6, 800721a <_dtoa_r+0x74a>
 8007202:	9b08      	ldr	r3, [sp, #32]
 8007204:	2b00      	cmp	r3, #0
 8007206:	dd08      	ble.n	800721a <_dtoa_r+0x74a>
 8007208:	42b3      	cmp	r3, r6
 800720a:	9a08      	ldr	r2, [sp, #32]
 800720c:	bfa8      	it	ge
 800720e:	4633      	movge	r3, r6
 8007210:	eba8 0803 	sub.w	r8, r8, r3
 8007214:	1af6      	subs	r6, r6, r3
 8007216:	1ad3      	subs	r3, r2, r3
 8007218:	9308      	str	r3, [sp, #32]
 800721a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800721c:	b1f3      	cbz	r3, 800725c <_dtoa_r+0x78c>
 800721e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007220:	2b00      	cmp	r3, #0
 8007222:	f000 80b7 	beq.w	8007394 <_dtoa_r+0x8c4>
 8007226:	b18c      	cbz	r4, 800724c <_dtoa_r+0x77c>
 8007228:	4629      	mov	r1, r5
 800722a:	4622      	mov	r2, r4
 800722c:	4658      	mov	r0, fp
 800722e:	f000 fd11 	bl	8007c54 <__pow5mult>
 8007232:	464a      	mov	r2, r9
 8007234:	4601      	mov	r1, r0
 8007236:	4605      	mov	r5, r0
 8007238:	4658      	mov	r0, fp
 800723a:	f000 fc61 	bl	8007b00 <__multiply>
 800723e:	4649      	mov	r1, r9
 8007240:	9004      	str	r0, [sp, #16]
 8007242:	4658      	mov	r0, fp
 8007244:	f000 fb48 	bl	80078d8 <_Bfree>
 8007248:	9b04      	ldr	r3, [sp, #16]
 800724a:	4699      	mov	r9, r3
 800724c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800724e:	1b1a      	subs	r2, r3, r4
 8007250:	d004      	beq.n	800725c <_dtoa_r+0x78c>
 8007252:	4649      	mov	r1, r9
 8007254:	4658      	mov	r0, fp
 8007256:	f000 fcfd 	bl	8007c54 <__pow5mult>
 800725a:	4681      	mov	r9, r0
 800725c:	2101      	movs	r1, #1
 800725e:	4658      	mov	r0, fp
 8007260:	f000 fc38 	bl	8007ad4 <__i2b>
 8007264:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007266:	4604      	mov	r4, r0
 8007268:	2b00      	cmp	r3, #0
 800726a:	f000 81cf 	beq.w	800760c <_dtoa_r+0xb3c>
 800726e:	461a      	mov	r2, r3
 8007270:	4601      	mov	r1, r0
 8007272:	4658      	mov	r0, fp
 8007274:	f000 fcee 	bl	8007c54 <__pow5mult>
 8007278:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800727a:	2b01      	cmp	r3, #1
 800727c:	4604      	mov	r4, r0
 800727e:	f300 8095 	bgt.w	80073ac <_dtoa_r+0x8dc>
 8007282:	9b02      	ldr	r3, [sp, #8]
 8007284:	2b00      	cmp	r3, #0
 8007286:	f040 8087 	bne.w	8007398 <_dtoa_r+0x8c8>
 800728a:	9b03      	ldr	r3, [sp, #12]
 800728c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007290:	2b00      	cmp	r3, #0
 8007292:	f040 8089 	bne.w	80073a8 <_dtoa_r+0x8d8>
 8007296:	9b03      	ldr	r3, [sp, #12]
 8007298:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800729c:	0d1b      	lsrs	r3, r3, #20
 800729e:	051b      	lsls	r3, r3, #20
 80072a0:	b12b      	cbz	r3, 80072ae <_dtoa_r+0x7de>
 80072a2:	9b08      	ldr	r3, [sp, #32]
 80072a4:	3301      	adds	r3, #1
 80072a6:	9308      	str	r3, [sp, #32]
 80072a8:	f108 0801 	add.w	r8, r8, #1
 80072ac:	2301      	movs	r3, #1
 80072ae:	930a      	str	r3, [sp, #40]	@ 0x28
 80072b0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	f000 81b0 	beq.w	8007618 <_dtoa_r+0xb48>
 80072b8:	6923      	ldr	r3, [r4, #16]
 80072ba:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80072be:	6918      	ldr	r0, [r3, #16]
 80072c0:	f000 fbbc 	bl	8007a3c <__hi0bits>
 80072c4:	f1c0 0020 	rsb	r0, r0, #32
 80072c8:	9b08      	ldr	r3, [sp, #32]
 80072ca:	4418      	add	r0, r3
 80072cc:	f010 001f 	ands.w	r0, r0, #31
 80072d0:	d077      	beq.n	80073c2 <_dtoa_r+0x8f2>
 80072d2:	f1c0 0320 	rsb	r3, r0, #32
 80072d6:	2b04      	cmp	r3, #4
 80072d8:	dd6b      	ble.n	80073b2 <_dtoa_r+0x8e2>
 80072da:	9b08      	ldr	r3, [sp, #32]
 80072dc:	f1c0 001c 	rsb	r0, r0, #28
 80072e0:	4403      	add	r3, r0
 80072e2:	4480      	add	r8, r0
 80072e4:	4406      	add	r6, r0
 80072e6:	9308      	str	r3, [sp, #32]
 80072e8:	f1b8 0f00 	cmp.w	r8, #0
 80072ec:	dd05      	ble.n	80072fa <_dtoa_r+0x82a>
 80072ee:	4649      	mov	r1, r9
 80072f0:	4642      	mov	r2, r8
 80072f2:	4658      	mov	r0, fp
 80072f4:	f000 fd08 	bl	8007d08 <__lshift>
 80072f8:	4681      	mov	r9, r0
 80072fa:	9b08      	ldr	r3, [sp, #32]
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	dd05      	ble.n	800730c <_dtoa_r+0x83c>
 8007300:	4621      	mov	r1, r4
 8007302:	461a      	mov	r2, r3
 8007304:	4658      	mov	r0, fp
 8007306:	f000 fcff 	bl	8007d08 <__lshift>
 800730a:	4604      	mov	r4, r0
 800730c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800730e:	2b00      	cmp	r3, #0
 8007310:	d059      	beq.n	80073c6 <_dtoa_r+0x8f6>
 8007312:	4621      	mov	r1, r4
 8007314:	4648      	mov	r0, r9
 8007316:	f000 fd63 	bl	8007de0 <__mcmp>
 800731a:	2800      	cmp	r0, #0
 800731c:	da53      	bge.n	80073c6 <_dtoa_r+0x8f6>
 800731e:	1e7b      	subs	r3, r7, #1
 8007320:	9304      	str	r3, [sp, #16]
 8007322:	4649      	mov	r1, r9
 8007324:	2300      	movs	r3, #0
 8007326:	220a      	movs	r2, #10
 8007328:	4658      	mov	r0, fp
 800732a:	f000 faf7 	bl	800791c <__multadd>
 800732e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007330:	4681      	mov	r9, r0
 8007332:	2b00      	cmp	r3, #0
 8007334:	f000 8172 	beq.w	800761c <_dtoa_r+0xb4c>
 8007338:	2300      	movs	r3, #0
 800733a:	4629      	mov	r1, r5
 800733c:	220a      	movs	r2, #10
 800733e:	4658      	mov	r0, fp
 8007340:	f000 faec 	bl	800791c <__multadd>
 8007344:	9b00      	ldr	r3, [sp, #0]
 8007346:	2b00      	cmp	r3, #0
 8007348:	4605      	mov	r5, r0
 800734a:	dc67      	bgt.n	800741c <_dtoa_r+0x94c>
 800734c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800734e:	2b02      	cmp	r3, #2
 8007350:	dc41      	bgt.n	80073d6 <_dtoa_r+0x906>
 8007352:	e063      	b.n	800741c <_dtoa_r+0x94c>
 8007354:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8007356:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800735a:	e746      	b.n	80071ea <_dtoa_r+0x71a>
 800735c:	9b07      	ldr	r3, [sp, #28]
 800735e:	1e5c      	subs	r4, r3, #1
 8007360:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007362:	42a3      	cmp	r3, r4
 8007364:	bfbf      	itttt	lt
 8007366:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8007368:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800736a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800736c:	1ae3      	sublt	r3, r4, r3
 800736e:	bfb4      	ite	lt
 8007370:	18d2      	addlt	r2, r2, r3
 8007372:	1b1c      	subge	r4, r3, r4
 8007374:	9b07      	ldr	r3, [sp, #28]
 8007376:	bfbc      	itt	lt
 8007378:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800737a:	2400      	movlt	r4, #0
 800737c:	2b00      	cmp	r3, #0
 800737e:	bfb5      	itete	lt
 8007380:	eba8 0603 	sublt.w	r6, r8, r3
 8007384:	9b07      	ldrge	r3, [sp, #28]
 8007386:	2300      	movlt	r3, #0
 8007388:	4646      	movge	r6, r8
 800738a:	e730      	b.n	80071ee <_dtoa_r+0x71e>
 800738c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800738e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007390:	4646      	mov	r6, r8
 8007392:	e735      	b.n	8007200 <_dtoa_r+0x730>
 8007394:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007396:	e75c      	b.n	8007252 <_dtoa_r+0x782>
 8007398:	2300      	movs	r3, #0
 800739a:	e788      	b.n	80072ae <_dtoa_r+0x7de>
 800739c:	3fe00000 	.word	0x3fe00000
 80073a0:	40240000 	.word	0x40240000
 80073a4:	40140000 	.word	0x40140000
 80073a8:	9b02      	ldr	r3, [sp, #8]
 80073aa:	e780      	b.n	80072ae <_dtoa_r+0x7de>
 80073ac:	2300      	movs	r3, #0
 80073ae:	930a      	str	r3, [sp, #40]	@ 0x28
 80073b0:	e782      	b.n	80072b8 <_dtoa_r+0x7e8>
 80073b2:	d099      	beq.n	80072e8 <_dtoa_r+0x818>
 80073b4:	9a08      	ldr	r2, [sp, #32]
 80073b6:	331c      	adds	r3, #28
 80073b8:	441a      	add	r2, r3
 80073ba:	4498      	add	r8, r3
 80073bc:	441e      	add	r6, r3
 80073be:	9208      	str	r2, [sp, #32]
 80073c0:	e792      	b.n	80072e8 <_dtoa_r+0x818>
 80073c2:	4603      	mov	r3, r0
 80073c4:	e7f6      	b.n	80073b4 <_dtoa_r+0x8e4>
 80073c6:	9b07      	ldr	r3, [sp, #28]
 80073c8:	9704      	str	r7, [sp, #16]
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	dc20      	bgt.n	8007410 <_dtoa_r+0x940>
 80073ce:	9300      	str	r3, [sp, #0]
 80073d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80073d2:	2b02      	cmp	r3, #2
 80073d4:	dd1e      	ble.n	8007414 <_dtoa_r+0x944>
 80073d6:	9b00      	ldr	r3, [sp, #0]
 80073d8:	2b00      	cmp	r3, #0
 80073da:	f47f aec0 	bne.w	800715e <_dtoa_r+0x68e>
 80073de:	4621      	mov	r1, r4
 80073e0:	2205      	movs	r2, #5
 80073e2:	4658      	mov	r0, fp
 80073e4:	f000 fa9a 	bl	800791c <__multadd>
 80073e8:	4601      	mov	r1, r0
 80073ea:	4604      	mov	r4, r0
 80073ec:	4648      	mov	r0, r9
 80073ee:	f000 fcf7 	bl	8007de0 <__mcmp>
 80073f2:	2800      	cmp	r0, #0
 80073f4:	f77f aeb3 	ble.w	800715e <_dtoa_r+0x68e>
 80073f8:	4656      	mov	r6, sl
 80073fa:	2331      	movs	r3, #49	@ 0x31
 80073fc:	f806 3b01 	strb.w	r3, [r6], #1
 8007400:	9b04      	ldr	r3, [sp, #16]
 8007402:	3301      	adds	r3, #1
 8007404:	9304      	str	r3, [sp, #16]
 8007406:	e6ae      	b.n	8007166 <_dtoa_r+0x696>
 8007408:	9c07      	ldr	r4, [sp, #28]
 800740a:	9704      	str	r7, [sp, #16]
 800740c:	4625      	mov	r5, r4
 800740e:	e7f3      	b.n	80073f8 <_dtoa_r+0x928>
 8007410:	9b07      	ldr	r3, [sp, #28]
 8007412:	9300      	str	r3, [sp, #0]
 8007414:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007416:	2b00      	cmp	r3, #0
 8007418:	f000 8104 	beq.w	8007624 <_dtoa_r+0xb54>
 800741c:	2e00      	cmp	r6, #0
 800741e:	dd05      	ble.n	800742c <_dtoa_r+0x95c>
 8007420:	4629      	mov	r1, r5
 8007422:	4632      	mov	r2, r6
 8007424:	4658      	mov	r0, fp
 8007426:	f000 fc6f 	bl	8007d08 <__lshift>
 800742a:	4605      	mov	r5, r0
 800742c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800742e:	2b00      	cmp	r3, #0
 8007430:	d05a      	beq.n	80074e8 <_dtoa_r+0xa18>
 8007432:	6869      	ldr	r1, [r5, #4]
 8007434:	4658      	mov	r0, fp
 8007436:	f000 fa0f 	bl	8007858 <_Balloc>
 800743a:	4606      	mov	r6, r0
 800743c:	b928      	cbnz	r0, 800744a <_dtoa_r+0x97a>
 800743e:	4b84      	ldr	r3, [pc, #528]	@ (8007650 <_dtoa_r+0xb80>)
 8007440:	4602      	mov	r2, r0
 8007442:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007446:	f7ff bb5a 	b.w	8006afe <_dtoa_r+0x2e>
 800744a:	692a      	ldr	r2, [r5, #16]
 800744c:	3202      	adds	r2, #2
 800744e:	0092      	lsls	r2, r2, #2
 8007450:	f105 010c 	add.w	r1, r5, #12
 8007454:	300c      	adds	r0, #12
 8007456:	f001 ff75 	bl	8009344 <memcpy>
 800745a:	2201      	movs	r2, #1
 800745c:	4631      	mov	r1, r6
 800745e:	4658      	mov	r0, fp
 8007460:	f000 fc52 	bl	8007d08 <__lshift>
 8007464:	f10a 0301 	add.w	r3, sl, #1
 8007468:	9307      	str	r3, [sp, #28]
 800746a:	9b00      	ldr	r3, [sp, #0]
 800746c:	4453      	add	r3, sl
 800746e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007470:	9b02      	ldr	r3, [sp, #8]
 8007472:	f003 0301 	and.w	r3, r3, #1
 8007476:	462f      	mov	r7, r5
 8007478:	930a      	str	r3, [sp, #40]	@ 0x28
 800747a:	4605      	mov	r5, r0
 800747c:	9b07      	ldr	r3, [sp, #28]
 800747e:	4621      	mov	r1, r4
 8007480:	3b01      	subs	r3, #1
 8007482:	4648      	mov	r0, r9
 8007484:	9300      	str	r3, [sp, #0]
 8007486:	f7ff fa9b 	bl	80069c0 <quorem>
 800748a:	4639      	mov	r1, r7
 800748c:	9002      	str	r0, [sp, #8]
 800748e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007492:	4648      	mov	r0, r9
 8007494:	f000 fca4 	bl	8007de0 <__mcmp>
 8007498:	462a      	mov	r2, r5
 800749a:	9008      	str	r0, [sp, #32]
 800749c:	4621      	mov	r1, r4
 800749e:	4658      	mov	r0, fp
 80074a0:	f000 fcba 	bl	8007e18 <__mdiff>
 80074a4:	68c2      	ldr	r2, [r0, #12]
 80074a6:	4606      	mov	r6, r0
 80074a8:	bb02      	cbnz	r2, 80074ec <_dtoa_r+0xa1c>
 80074aa:	4601      	mov	r1, r0
 80074ac:	4648      	mov	r0, r9
 80074ae:	f000 fc97 	bl	8007de0 <__mcmp>
 80074b2:	4602      	mov	r2, r0
 80074b4:	4631      	mov	r1, r6
 80074b6:	4658      	mov	r0, fp
 80074b8:	920e      	str	r2, [sp, #56]	@ 0x38
 80074ba:	f000 fa0d 	bl	80078d8 <_Bfree>
 80074be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074c0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80074c2:	9e07      	ldr	r6, [sp, #28]
 80074c4:	ea43 0102 	orr.w	r1, r3, r2
 80074c8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80074ca:	4319      	orrs	r1, r3
 80074cc:	d110      	bne.n	80074f0 <_dtoa_r+0xa20>
 80074ce:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80074d2:	d029      	beq.n	8007528 <_dtoa_r+0xa58>
 80074d4:	9b08      	ldr	r3, [sp, #32]
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	dd02      	ble.n	80074e0 <_dtoa_r+0xa10>
 80074da:	9b02      	ldr	r3, [sp, #8]
 80074dc:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80074e0:	9b00      	ldr	r3, [sp, #0]
 80074e2:	f883 8000 	strb.w	r8, [r3]
 80074e6:	e63f      	b.n	8007168 <_dtoa_r+0x698>
 80074e8:	4628      	mov	r0, r5
 80074ea:	e7bb      	b.n	8007464 <_dtoa_r+0x994>
 80074ec:	2201      	movs	r2, #1
 80074ee:	e7e1      	b.n	80074b4 <_dtoa_r+0x9e4>
 80074f0:	9b08      	ldr	r3, [sp, #32]
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	db04      	blt.n	8007500 <_dtoa_r+0xa30>
 80074f6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80074f8:	430b      	orrs	r3, r1
 80074fa:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80074fc:	430b      	orrs	r3, r1
 80074fe:	d120      	bne.n	8007542 <_dtoa_r+0xa72>
 8007500:	2a00      	cmp	r2, #0
 8007502:	dded      	ble.n	80074e0 <_dtoa_r+0xa10>
 8007504:	4649      	mov	r1, r9
 8007506:	2201      	movs	r2, #1
 8007508:	4658      	mov	r0, fp
 800750a:	f000 fbfd 	bl	8007d08 <__lshift>
 800750e:	4621      	mov	r1, r4
 8007510:	4681      	mov	r9, r0
 8007512:	f000 fc65 	bl	8007de0 <__mcmp>
 8007516:	2800      	cmp	r0, #0
 8007518:	dc03      	bgt.n	8007522 <_dtoa_r+0xa52>
 800751a:	d1e1      	bne.n	80074e0 <_dtoa_r+0xa10>
 800751c:	f018 0f01 	tst.w	r8, #1
 8007520:	d0de      	beq.n	80074e0 <_dtoa_r+0xa10>
 8007522:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007526:	d1d8      	bne.n	80074da <_dtoa_r+0xa0a>
 8007528:	9a00      	ldr	r2, [sp, #0]
 800752a:	2339      	movs	r3, #57	@ 0x39
 800752c:	7013      	strb	r3, [r2, #0]
 800752e:	4633      	mov	r3, r6
 8007530:	461e      	mov	r6, r3
 8007532:	3b01      	subs	r3, #1
 8007534:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007538:	2a39      	cmp	r2, #57	@ 0x39
 800753a:	d052      	beq.n	80075e2 <_dtoa_r+0xb12>
 800753c:	3201      	adds	r2, #1
 800753e:	701a      	strb	r2, [r3, #0]
 8007540:	e612      	b.n	8007168 <_dtoa_r+0x698>
 8007542:	2a00      	cmp	r2, #0
 8007544:	dd07      	ble.n	8007556 <_dtoa_r+0xa86>
 8007546:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800754a:	d0ed      	beq.n	8007528 <_dtoa_r+0xa58>
 800754c:	9a00      	ldr	r2, [sp, #0]
 800754e:	f108 0301 	add.w	r3, r8, #1
 8007552:	7013      	strb	r3, [r2, #0]
 8007554:	e608      	b.n	8007168 <_dtoa_r+0x698>
 8007556:	9b07      	ldr	r3, [sp, #28]
 8007558:	9a07      	ldr	r2, [sp, #28]
 800755a:	f803 8c01 	strb.w	r8, [r3, #-1]
 800755e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007560:	4293      	cmp	r3, r2
 8007562:	d028      	beq.n	80075b6 <_dtoa_r+0xae6>
 8007564:	4649      	mov	r1, r9
 8007566:	2300      	movs	r3, #0
 8007568:	220a      	movs	r2, #10
 800756a:	4658      	mov	r0, fp
 800756c:	f000 f9d6 	bl	800791c <__multadd>
 8007570:	42af      	cmp	r7, r5
 8007572:	4681      	mov	r9, r0
 8007574:	f04f 0300 	mov.w	r3, #0
 8007578:	f04f 020a 	mov.w	r2, #10
 800757c:	4639      	mov	r1, r7
 800757e:	4658      	mov	r0, fp
 8007580:	d107      	bne.n	8007592 <_dtoa_r+0xac2>
 8007582:	f000 f9cb 	bl	800791c <__multadd>
 8007586:	4607      	mov	r7, r0
 8007588:	4605      	mov	r5, r0
 800758a:	9b07      	ldr	r3, [sp, #28]
 800758c:	3301      	adds	r3, #1
 800758e:	9307      	str	r3, [sp, #28]
 8007590:	e774      	b.n	800747c <_dtoa_r+0x9ac>
 8007592:	f000 f9c3 	bl	800791c <__multadd>
 8007596:	4629      	mov	r1, r5
 8007598:	4607      	mov	r7, r0
 800759a:	2300      	movs	r3, #0
 800759c:	220a      	movs	r2, #10
 800759e:	4658      	mov	r0, fp
 80075a0:	f000 f9bc 	bl	800791c <__multadd>
 80075a4:	4605      	mov	r5, r0
 80075a6:	e7f0      	b.n	800758a <_dtoa_r+0xaba>
 80075a8:	9b00      	ldr	r3, [sp, #0]
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	bfcc      	ite	gt
 80075ae:	461e      	movgt	r6, r3
 80075b0:	2601      	movle	r6, #1
 80075b2:	4456      	add	r6, sl
 80075b4:	2700      	movs	r7, #0
 80075b6:	4649      	mov	r1, r9
 80075b8:	2201      	movs	r2, #1
 80075ba:	4658      	mov	r0, fp
 80075bc:	f000 fba4 	bl	8007d08 <__lshift>
 80075c0:	4621      	mov	r1, r4
 80075c2:	4681      	mov	r9, r0
 80075c4:	f000 fc0c 	bl	8007de0 <__mcmp>
 80075c8:	2800      	cmp	r0, #0
 80075ca:	dcb0      	bgt.n	800752e <_dtoa_r+0xa5e>
 80075cc:	d102      	bne.n	80075d4 <_dtoa_r+0xb04>
 80075ce:	f018 0f01 	tst.w	r8, #1
 80075d2:	d1ac      	bne.n	800752e <_dtoa_r+0xa5e>
 80075d4:	4633      	mov	r3, r6
 80075d6:	461e      	mov	r6, r3
 80075d8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80075dc:	2a30      	cmp	r2, #48	@ 0x30
 80075de:	d0fa      	beq.n	80075d6 <_dtoa_r+0xb06>
 80075e0:	e5c2      	b.n	8007168 <_dtoa_r+0x698>
 80075e2:	459a      	cmp	sl, r3
 80075e4:	d1a4      	bne.n	8007530 <_dtoa_r+0xa60>
 80075e6:	9b04      	ldr	r3, [sp, #16]
 80075e8:	3301      	adds	r3, #1
 80075ea:	9304      	str	r3, [sp, #16]
 80075ec:	2331      	movs	r3, #49	@ 0x31
 80075ee:	f88a 3000 	strb.w	r3, [sl]
 80075f2:	e5b9      	b.n	8007168 <_dtoa_r+0x698>
 80075f4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80075f6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8007654 <_dtoa_r+0xb84>
 80075fa:	b11b      	cbz	r3, 8007604 <_dtoa_r+0xb34>
 80075fc:	f10a 0308 	add.w	r3, sl, #8
 8007600:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8007602:	6013      	str	r3, [r2, #0]
 8007604:	4650      	mov	r0, sl
 8007606:	b019      	add	sp, #100	@ 0x64
 8007608:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800760c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800760e:	2b01      	cmp	r3, #1
 8007610:	f77f ae37 	ble.w	8007282 <_dtoa_r+0x7b2>
 8007614:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007616:	930a      	str	r3, [sp, #40]	@ 0x28
 8007618:	2001      	movs	r0, #1
 800761a:	e655      	b.n	80072c8 <_dtoa_r+0x7f8>
 800761c:	9b00      	ldr	r3, [sp, #0]
 800761e:	2b00      	cmp	r3, #0
 8007620:	f77f aed6 	ble.w	80073d0 <_dtoa_r+0x900>
 8007624:	4656      	mov	r6, sl
 8007626:	4621      	mov	r1, r4
 8007628:	4648      	mov	r0, r9
 800762a:	f7ff f9c9 	bl	80069c0 <quorem>
 800762e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007632:	f806 8b01 	strb.w	r8, [r6], #1
 8007636:	9b00      	ldr	r3, [sp, #0]
 8007638:	eba6 020a 	sub.w	r2, r6, sl
 800763c:	4293      	cmp	r3, r2
 800763e:	ddb3      	ble.n	80075a8 <_dtoa_r+0xad8>
 8007640:	4649      	mov	r1, r9
 8007642:	2300      	movs	r3, #0
 8007644:	220a      	movs	r2, #10
 8007646:	4658      	mov	r0, fp
 8007648:	f000 f968 	bl	800791c <__multadd>
 800764c:	4681      	mov	r9, r0
 800764e:	e7ea      	b.n	8007626 <_dtoa_r+0xb56>
 8007650:	0800a191 	.word	0x0800a191
 8007654:	0800a115 	.word	0x0800a115

08007658 <_free_r>:
 8007658:	b538      	push	{r3, r4, r5, lr}
 800765a:	4605      	mov	r5, r0
 800765c:	2900      	cmp	r1, #0
 800765e:	d041      	beq.n	80076e4 <_free_r+0x8c>
 8007660:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007664:	1f0c      	subs	r4, r1, #4
 8007666:	2b00      	cmp	r3, #0
 8007668:	bfb8      	it	lt
 800766a:	18e4      	addlt	r4, r4, r3
 800766c:	f000 f8e8 	bl	8007840 <__malloc_lock>
 8007670:	4a1d      	ldr	r2, [pc, #116]	@ (80076e8 <_free_r+0x90>)
 8007672:	6813      	ldr	r3, [r2, #0]
 8007674:	b933      	cbnz	r3, 8007684 <_free_r+0x2c>
 8007676:	6063      	str	r3, [r4, #4]
 8007678:	6014      	str	r4, [r2, #0]
 800767a:	4628      	mov	r0, r5
 800767c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007680:	f000 b8e4 	b.w	800784c <__malloc_unlock>
 8007684:	42a3      	cmp	r3, r4
 8007686:	d908      	bls.n	800769a <_free_r+0x42>
 8007688:	6820      	ldr	r0, [r4, #0]
 800768a:	1821      	adds	r1, r4, r0
 800768c:	428b      	cmp	r3, r1
 800768e:	bf01      	itttt	eq
 8007690:	6819      	ldreq	r1, [r3, #0]
 8007692:	685b      	ldreq	r3, [r3, #4]
 8007694:	1809      	addeq	r1, r1, r0
 8007696:	6021      	streq	r1, [r4, #0]
 8007698:	e7ed      	b.n	8007676 <_free_r+0x1e>
 800769a:	461a      	mov	r2, r3
 800769c:	685b      	ldr	r3, [r3, #4]
 800769e:	b10b      	cbz	r3, 80076a4 <_free_r+0x4c>
 80076a0:	42a3      	cmp	r3, r4
 80076a2:	d9fa      	bls.n	800769a <_free_r+0x42>
 80076a4:	6811      	ldr	r1, [r2, #0]
 80076a6:	1850      	adds	r0, r2, r1
 80076a8:	42a0      	cmp	r0, r4
 80076aa:	d10b      	bne.n	80076c4 <_free_r+0x6c>
 80076ac:	6820      	ldr	r0, [r4, #0]
 80076ae:	4401      	add	r1, r0
 80076b0:	1850      	adds	r0, r2, r1
 80076b2:	4283      	cmp	r3, r0
 80076b4:	6011      	str	r1, [r2, #0]
 80076b6:	d1e0      	bne.n	800767a <_free_r+0x22>
 80076b8:	6818      	ldr	r0, [r3, #0]
 80076ba:	685b      	ldr	r3, [r3, #4]
 80076bc:	6053      	str	r3, [r2, #4]
 80076be:	4408      	add	r0, r1
 80076c0:	6010      	str	r0, [r2, #0]
 80076c2:	e7da      	b.n	800767a <_free_r+0x22>
 80076c4:	d902      	bls.n	80076cc <_free_r+0x74>
 80076c6:	230c      	movs	r3, #12
 80076c8:	602b      	str	r3, [r5, #0]
 80076ca:	e7d6      	b.n	800767a <_free_r+0x22>
 80076cc:	6820      	ldr	r0, [r4, #0]
 80076ce:	1821      	adds	r1, r4, r0
 80076d0:	428b      	cmp	r3, r1
 80076d2:	bf04      	itt	eq
 80076d4:	6819      	ldreq	r1, [r3, #0]
 80076d6:	685b      	ldreq	r3, [r3, #4]
 80076d8:	6063      	str	r3, [r4, #4]
 80076da:	bf04      	itt	eq
 80076dc:	1809      	addeq	r1, r1, r0
 80076de:	6021      	streq	r1, [r4, #0]
 80076e0:	6054      	str	r4, [r2, #4]
 80076e2:	e7ca      	b.n	800767a <_free_r+0x22>
 80076e4:	bd38      	pop	{r3, r4, r5, pc}
 80076e6:	bf00      	nop
 80076e8:	20000504 	.word	0x20000504

080076ec <malloc>:
 80076ec:	4b02      	ldr	r3, [pc, #8]	@ (80076f8 <malloc+0xc>)
 80076ee:	4601      	mov	r1, r0
 80076f0:	6818      	ldr	r0, [r3, #0]
 80076f2:	f000 b825 	b.w	8007740 <_malloc_r>
 80076f6:	bf00      	nop
 80076f8:	20000018 	.word	0x20000018

080076fc <sbrk_aligned>:
 80076fc:	b570      	push	{r4, r5, r6, lr}
 80076fe:	4e0f      	ldr	r6, [pc, #60]	@ (800773c <sbrk_aligned+0x40>)
 8007700:	460c      	mov	r4, r1
 8007702:	6831      	ldr	r1, [r6, #0]
 8007704:	4605      	mov	r5, r0
 8007706:	b911      	cbnz	r1, 800770e <sbrk_aligned+0x12>
 8007708:	f001 fe0c 	bl	8009324 <_sbrk_r>
 800770c:	6030      	str	r0, [r6, #0]
 800770e:	4621      	mov	r1, r4
 8007710:	4628      	mov	r0, r5
 8007712:	f001 fe07 	bl	8009324 <_sbrk_r>
 8007716:	1c43      	adds	r3, r0, #1
 8007718:	d103      	bne.n	8007722 <sbrk_aligned+0x26>
 800771a:	f04f 34ff 	mov.w	r4, #4294967295
 800771e:	4620      	mov	r0, r4
 8007720:	bd70      	pop	{r4, r5, r6, pc}
 8007722:	1cc4      	adds	r4, r0, #3
 8007724:	f024 0403 	bic.w	r4, r4, #3
 8007728:	42a0      	cmp	r0, r4
 800772a:	d0f8      	beq.n	800771e <sbrk_aligned+0x22>
 800772c:	1a21      	subs	r1, r4, r0
 800772e:	4628      	mov	r0, r5
 8007730:	f001 fdf8 	bl	8009324 <_sbrk_r>
 8007734:	3001      	adds	r0, #1
 8007736:	d1f2      	bne.n	800771e <sbrk_aligned+0x22>
 8007738:	e7ef      	b.n	800771a <sbrk_aligned+0x1e>
 800773a:	bf00      	nop
 800773c:	20000500 	.word	0x20000500

08007740 <_malloc_r>:
 8007740:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007744:	1ccd      	adds	r5, r1, #3
 8007746:	f025 0503 	bic.w	r5, r5, #3
 800774a:	3508      	adds	r5, #8
 800774c:	2d0c      	cmp	r5, #12
 800774e:	bf38      	it	cc
 8007750:	250c      	movcc	r5, #12
 8007752:	2d00      	cmp	r5, #0
 8007754:	4606      	mov	r6, r0
 8007756:	db01      	blt.n	800775c <_malloc_r+0x1c>
 8007758:	42a9      	cmp	r1, r5
 800775a:	d904      	bls.n	8007766 <_malloc_r+0x26>
 800775c:	230c      	movs	r3, #12
 800775e:	6033      	str	r3, [r6, #0]
 8007760:	2000      	movs	r0, #0
 8007762:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007766:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800783c <_malloc_r+0xfc>
 800776a:	f000 f869 	bl	8007840 <__malloc_lock>
 800776e:	f8d8 3000 	ldr.w	r3, [r8]
 8007772:	461c      	mov	r4, r3
 8007774:	bb44      	cbnz	r4, 80077c8 <_malloc_r+0x88>
 8007776:	4629      	mov	r1, r5
 8007778:	4630      	mov	r0, r6
 800777a:	f7ff ffbf 	bl	80076fc <sbrk_aligned>
 800777e:	1c43      	adds	r3, r0, #1
 8007780:	4604      	mov	r4, r0
 8007782:	d158      	bne.n	8007836 <_malloc_r+0xf6>
 8007784:	f8d8 4000 	ldr.w	r4, [r8]
 8007788:	4627      	mov	r7, r4
 800778a:	2f00      	cmp	r7, #0
 800778c:	d143      	bne.n	8007816 <_malloc_r+0xd6>
 800778e:	2c00      	cmp	r4, #0
 8007790:	d04b      	beq.n	800782a <_malloc_r+0xea>
 8007792:	6823      	ldr	r3, [r4, #0]
 8007794:	4639      	mov	r1, r7
 8007796:	4630      	mov	r0, r6
 8007798:	eb04 0903 	add.w	r9, r4, r3
 800779c:	f001 fdc2 	bl	8009324 <_sbrk_r>
 80077a0:	4581      	cmp	r9, r0
 80077a2:	d142      	bne.n	800782a <_malloc_r+0xea>
 80077a4:	6821      	ldr	r1, [r4, #0]
 80077a6:	1a6d      	subs	r5, r5, r1
 80077a8:	4629      	mov	r1, r5
 80077aa:	4630      	mov	r0, r6
 80077ac:	f7ff ffa6 	bl	80076fc <sbrk_aligned>
 80077b0:	3001      	adds	r0, #1
 80077b2:	d03a      	beq.n	800782a <_malloc_r+0xea>
 80077b4:	6823      	ldr	r3, [r4, #0]
 80077b6:	442b      	add	r3, r5
 80077b8:	6023      	str	r3, [r4, #0]
 80077ba:	f8d8 3000 	ldr.w	r3, [r8]
 80077be:	685a      	ldr	r2, [r3, #4]
 80077c0:	bb62      	cbnz	r2, 800781c <_malloc_r+0xdc>
 80077c2:	f8c8 7000 	str.w	r7, [r8]
 80077c6:	e00f      	b.n	80077e8 <_malloc_r+0xa8>
 80077c8:	6822      	ldr	r2, [r4, #0]
 80077ca:	1b52      	subs	r2, r2, r5
 80077cc:	d420      	bmi.n	8007810 <_malloc_r+0xd0>
 80077ce:	2a0b      	cmp	r2, #11
 80077d0:	d917      	bls.n	8007802 <_malloc_r+0xc2>
 80077d2:	1961      	adds	r1, r4, r5
 80077d4:	42a3      	cmp	r3, r4
 80077d6:	6025      	str	r5, [r4, #0]
 80077d8:	bf18      	it	ne
 80077da:	6059      	strne	r1, [r3, #4]
 80077dc:	6863      	ldr	r3, [r4, #4]
 80077de:	bf08      	it	eq
 80077e0:	f8c8 1000 	streq.w	r1, [r8]
 80077e4:	5162      	str	r2, [r4, r5]
 80077e6:	604b      	str	r3, [r1, #4]
 80077e8:	4630      	mov	r0, r6
 80077ea:	f000 f82f 	bl	800784c <__malloc_unlock>
 80077ee:	f104 000b 	add.w	r0, r4, #11
 80077f2:	1d23      	adds	r3, r4, #4
 80077f4:	f020 0007 	bic.w	r0, r0, #7
 80077f8:	1ac2      	subs	r2, r0, r3
 80077fa:	bf1c      	itt	ne
 80077fc:	1a1b      	subne	r3, r3, r0
 80077fe:	50a3      	strne	r3, [r4, r2]
 8007800:	e7af      	b.n	8007762 <_malloc_r+0x22>
 8007802:	6862      	ldr	r2, [r4, #4]
 8007804:	42a3      	cmp	r3, r4
 8007806:	bf0c      	ite	eq
 8007808:	f8c8 2000 	streq.w	r2, [r8]
 800780c:	605a      	strne	r2, [r3, #4]
 800780e:	e7eb      	b.n	80077e8 <_malloc_r+0xa8>
 8007810:	4623      	mov	r3, r4
 8007812:	6864      	ldr	r4, [r4, #4]
 8007814:	e7ae      	b.n	8007774 <_malloc_r+0x34>
 8007816:	463c      	mov	r4, r7
 8007818:	687f      	ldr	r7, [r7, #4]
 800781a:	e7b6      	b.n	800778a <_malloc_r+0x4a>
 800781c:	461a      	mov	r2, r3
 800781e:	685b      	ldr	r3, [r3, #4]
 8007820:	42a3      	cmp	r3, r4
 8007822:	d1fb      	bne.n	800781c <_malloc_r+0xdc>
 8007824:	2300      	movs	r3, #0
 8007826:	6053      	str	r3, [r2, #4]
 8007828:	e7de      	b.n	80077e8 <_malloc_r+0xa8>
 800782a:	230c      	movs	r3, #12
 800782c:	6033      	str	r3, [r6, #0]
 800782e:	4630      	mov	r0, r6
 8007830:	f000 f80c 	bl	800784c <__malloc_unlock>
 8007834:	e794      	b.n	8007760 <_malloc_r+0x20>
 8007836:	6005      	str	r5, [r0, #0]
 8007838:	e7d6      	b.n	80077e8 <_malloc_r+0xa8>
 800783a:	bf00      	nop
 800783c:	20000504 	.word	0x20000504

08007840 <__malloc_lock>:
 8007840:	4801      	ldr	r0, [pc, #4]	@ (8007848 <__malloc_lock+0x8>)
 8007842:	f7ff b8b4 	b.w	80069ae <__retarget_lock_acquire_recursive>
 8007846:	bf00      	nop
 8007848:	200004fc 	.word	0x200004fc

0800784c <__malloc_unlock>:
 800784c:	4801      	ldr	r0, [pc, #4]	@ (8007854 <__malloc_unlock+0x8>)
 800784e:	f7ff b8af 	b.w	80069b0 <__retarget_lock_release_recursive>
 8007852:	bf00      	nop
 8007854:	200004fc 	.word	0x200004fc

08007858 <_Balloc>:
 8007858:	b570      	push	{r4, r5, r6, lr}
 800785a:	69c6      	ldr	r6, [r0, #28]
 800785c:	4604      	mov	r4, r0
 800785e:	460d      	mov	r5, r1
 8007860:	b976      	cbnz	r6, 8007880 <_Balloc+0x28>
 8007862:	2010      	movs	r0, #16
 8007864:	f7ff ff42 	bl	80076ec <malloc>
 8007868:	4602      	mov	r2, r0
 800786a:	61e0      	str	r0, [r4, #28]
 800786c:	b920      	cbnz	r0, 8007878 <_Balloc+0x20>
 800786e:	4b18      	ldr	r3, [pc, #96]	@ (80078d0 <_Balloc+0x78>)
 8007870:	4818      	ldr	r0, [pc, #96]	@ (80078d4 <_Balloc+0x7c>)
 8007872:	216b      	movs	r1, #107	@ 0x6b
 8007874:	f001 fd7c 	bl	8009370 <__assert_func>
 8007878:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800787c:	6006      	str	r6, [r0, #0]
 800787e:	60c6      	str	r6, [r0, #12]
 8007880:	69e6      	ldr	r6, [r4, #28]
 8007882:	68f3      	ldr	r3, [r6, #12]
 8007884:	b183      	cbz	r3, 80078a8 <_Balloc+0x50>
 8007886:	69e3      	ldr	r3, [r4, #28]
 8007888:	68db      	ldr	r3, [r3, #12]
 800788a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800788e:	b9b8      	cbnz	r0, 80078c0 <_Balloc+0x68>
 8007890:	2101      	movs	r1, #1
 8007892:	fa01 f605 	lsl.w	r6, r1, r5
 8007896:	1d72      	adds	r2, r6, #5
 8007898:	0092      	lsls	r2, r2, #2
 800789a:	4620      	mov	r0, r4
 800789c:	f001 fd86 	bl	80093ac <_calloc_r>
 80078a0:	b160      	cbz	r0, 80078bc <_Balloc+0x64>
 80078a2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80078a6:	e00e      	b.n	80078c6 <_Balloc+0x6e>
 80078a8:	2221      	movs	r2, #33	@ 0x21
 80078aa:	2104      	movs	r1, #4
 80078ac:	4620      	mov	r0, r4
 80078ae:	f001 fd7d 	bl	80093ac <_calloc_r>
 80078b2:	69e3      	ldr	r3, [r4, #28]
 80078b4:	60f0      	str	r0, [r6, #12]
 80078b6:	68db      	ldr	r3, [r3, #12]
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d1e4      	bne.n	8007886 <_Balloc+0x2e>
 80078bc:	2000      	movs	r0, #0
 80078be:	bd70      	pop	{r4, r5, r6, pc}
 80078c0:	6802      	ldr	r2, [r0, #0]
 80078c2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80078c6:	2300      	movs	r3, #0
 80078c8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80078cc:	e7f7      	b.n	80078be <_Balloc+0x66>
 80078ce:	bf00      	nop
 80078d0:	0800a122 	.word	0x0800a122
 80078d4:	0800a1a2 	.word	0x0800a1a2

080078d8 <_Bfree>:
 80078d8:	b570      	push	{r4, r5, r6, lr}
 80078da:	69c6      	ldr	r6, [r0, #28]
 80078dc:	4605      	mov	r5, r0
 80078de:	460c      	mov	r4, r1
 80078e0:	b976      	cbnz	r6, 8007900 <_Bfree+0x28>
 80078e2:	2010      	movs	r0, #16
 80078e4:	f7ff ff02 	bl	80076ec <malloc>
 80078e8:	4602      	mov	r2, r0
 80078ea:	61e8      	str	r0, [r5, #28]
 80078ec:	b920      	cbnz	r0, 80078f8 <_Bfree+0x20>
 80078ee:	4b09      	ldr	r3, [pc, #36]	@ (8007914 <_Bfree+0x3c>)
 80078f0:	4809      	ldr	r0, [pc, #36]	@ (8007918 <_Bfree+0x40>)
 80078f2:	218f      	movs	r1, #143	@ 0x8f
 80078f4:	f001 fd3c 	bl	8009370 <__assert_func>
 80078f8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80078fc:	6006      	str	r6, [r0, #0]
 80078fe:	60c6      	str	r6, [r0, #12]
 8007900:	b13c      	cbz	r4, 8007912 <_Bfree+0x3a>
 8007902:	69eb      	ldr	r3, [r5, #28]
 8007904:	6862      	ldr	r2, [r4, #4]
 8007906:	68db      	ldr	r3, [r3, #12]
 8007908:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800790c:	6021      	str	r1, [r4, #0]
 800790e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007912:	bd70      	pop	{r4, r5, r6, pc}
 8007914:	0800a122 	.word	0x0800a122
 8007918:	0800a1a2 	.word	0x0800a1a2

0800791c <__multadd>:
 800791c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007920:	690d      	ldr	r5, [r1, #16]
 8007922:	4607      	mov	r7, r0
 8007924:	460c      	mov	r4, r1
 8007926:	461e      	mov	r6, r3
 8007928:	f101 0c14 	add.w	ip, r1, #20
 800792c:	2000      	movs	r0, #0
 800792e:	f8dc 3000 	ldr.w	r3, [ip]
 8007932:	b299      	uxth	r1, r3
 8007934:	fb02 6101 	mla	r1, r2, r1, r6
 8007938:	0c1e      	lsrs	r6, r3, #16
 800793a:	0c0b      	lsrs	r3, r1, #16
 800793c:	fb02 3306 	mla	r3, r2, r6, r3
 8007940:	b289      	uxth	r1, r1
 8007942:	3001      	adds	r0, #1
 8007944:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007948:	4285      	cmp	r5, r0
 800794a:	f84c 1b04 	str.w	r1, [ip], #4
 800794e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007952:	dcec      	bgt.n	800792e <__multadd+0x12>
 8007954:	b30e      	cbz	r6, 800799a <__multadd+0x7e>
 8007956:	68a3      	ldr	r3, [r4, #8]
 8007958:	42ab      	cmp	r3, r5
 800795a:	dc19      	bgt.n	8007990 <__multadd+0x74>
 800795c:	6861      	ldr	r1, [r4, #4]
 800795e:	4638      	mov	r0, r7
 8007960:	3101      	adds	r1, #1
 8007962:	f7ff ff79 	bl	8007858 <_Balloc>
 8007966:	4680      	mov	r8, r0
 8007968:	b928      	cbnz	r0, 8007976 <__multadd+0x5a>
 800796a:	4602      	mov	r2, r0
 800796c:	4b0c      	ldr	r3, [pc, #48]	@ (80079a0 <__multadd+0x84>)
 800796e:	480d      	ldr	r0, [pc, #52]	@ (80079a4 <__multadd+0x88>)
 8007970:	21ba      	movs	r1, #186	@ 0xba
 8007972:	f001 fcfd 	bl	8009370 <__assert_func>
 8007976:	6922      	ldr	r2, [r4, #16]
 8007978:	3202      	adds	r2, #2
 800797a:	f104 010c 	add.w	r1, r4, #12
 800797e:	0092      	lsls	r2, r2, #2
 8007980:	300c      	adds	r0, #12
 8007982:	f001 fcdf 	bl	8009344 <memcpy>
 8007986:	4621      	mov	r1, r4
 8007988:	4638      	mov	r0, r7
 800798a:	f7ff ffa5 	bl	80078d8 <_Bfree>
 800798e:	4644      	mov	r4, r8
 8007990:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007994:	3501      	adds	r5, #1
 8007996:	615e      	str	r6, [r3, #20]
 8007998:	6125      	str	r5, [r4, #16]
 800799a:	4620      	mov	r0, r4
 800799c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80079a0:	0800a191 	.word	0x0800a191
 80079a4:	0800a1a2 	.word	0x0800a1a2

080079a8 <__s2b>:
 80079a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80079ac:	460c      	mov	r4, r1
 80079ae:	4615      	mov	r5, r2
 80079b0:	461f      	mov	r7, r3
 80079b2:	2209      	movs	r2, #9
 80079b4:	3308      	adds	r3, #8
 80079b6:	4606      	mov	r6, r0
 80079b8:	fb93 f3f2 	sdiv	r3, r3, r2
 80079bc:	2100      	movs	r1, #0
 80079be:	2201      	movs	r2, #1
 80079c0:	429a      	cmp	r2, r3
 80079c2:	db09      	blt.n	80079d8 <__s2b+0x30>
 80079c4:	4630      	mov	r0, r6
 80079c6:	f7ff ff47 	bl	8007858 <_Balloc>
 80079ca:	b940      	cbnz	r0, 80079de <__s2b+0x36>
 80079cc:	4602      	mov	r2, r0
 80079ce:	4b19      	ldr	r3, [pc, #100]	@ (8007a34 <__s2b+0x8c>)
 80079d0:	4819      	ldr	r0, [pc, #100]	@ (8007a38 <__s2b+0x90>)
 80079d2:	21d3      	movs	r1, #211	@ 0xd3
 80079d4:	f001 fccc 	bl	8009370 <__assert_func>
 80079d8:	0052      	lsls	r2, r2, #1
 80079da:	3101      	adds	r1, #1
 80079dc:	e7f0      	b.n	80079c0 <__s2b+0x18>
 80079de:	9b08      	ldr	r3, [sp, #32]
 80079e0:	6143      	str	r3, [r0, #20]
 80079e2:	2d09      	cmp	r5, #9
 80079e4:	f04f 0301 	mov.w	r3, #1
 80079e8:	6103      	str	r3, [r0, #16]
 80079ea:	dd16      	ble.n	8007a1a <__s2b+0x72>
 80079ec:	f104 0909 	add.w	r9, r4, #9
 80079f0:	46c8      	mov	r8, r9
 80079f2:	442c      	add	r4, r5
 80079f4:	f818 3b01 	ldrb.w	r3, [r8], #1
 80079f8:	4601      	mov	r1, r0
 80079fa:	3b30      	subs	r3, #48	@ 0x30
 80079fc:	220a      	movs	r2, #10
 80079fe:	4630      	mov	r0, r6
 8007a00:	f7ff ff8c 	bl	800791c <__multadd>
 8007a04:	45a0      	cmp	r8, r4
 8007a06:	d1f5      	bne.n	80079f4 <__s2b+0x4c>
 8007a08:	f1a5 0408 	sub.w	r4, r5, #8
 8007a0c:	444c      	add	r4, r9
 8007a0e:	1b2d      	subs	r5, r5, r4
 8007a10:	1963      	adds	r3, r4, r5
 8007a12:	42bb      	cmp	r3, r7
 8007a14:	db04      	blt.n	8007a20 <__s2b+0x78>
 8007a16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007a1a:	340a      	adds	r4, #10
 8007a1c:	2509      	movs	r5, #9
 8007a1e:	e7f6      	b.n	8007a0e <__s2b+0x66>
 8007a20:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007a24:	4601      	mov	r1, r0
 8007a26:	3b30      	subs	r3, #48	@ 0x30
 8007a28:	220a      	movs	r2, #10
 8007a2a:	4630      	mov	r0, r6
 8007a2c:	f7ff ff76 	bl	800791c <__multadd>
 8007a30:	e7ee      	b.n	8007a10 <__s2b+0x68>
 8007a32:	bf00      	nop
 8007a34:	0800a191 	.word	0x0800a191
 8007a38:	0800a1a2 	.word	0x0800a1a2

08007a3c <__hi0bits>:
 8007a3c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007a40:	4603      	mov	r3, r0
 8007a42:	bf36      	itet	cc
 8007a44:	0403      	lslcc	r3, r0, #16
 8007a46:	2000      	movcs	r0, #0
 8007a48:	2010      	movcc	r0, #16
 8007a4a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007a4e:	bf3c      	itt	cc
 8007a50:	021b      	lslcc	r3, r3, #8
 8007a52:	3008      	addcc	r0, #8
 8007a54:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007a58:	bf3c      	itt	cc
 8007a5a:	011b      	lslcc	r3, r3, #4
 8007a5c:	3004      	addcc	r0, #4
 8007a5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007a62:	bf3c      	itt	cc
 8007a64:	009b      	lslcc	r3, r3, #2
 8007a66:	3002      	addcc	r0, #2
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	db05      	blt.n	8007a78 <__hi0bits+0x3c>
 8007a6c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007a70:	f100 0001 	add.w	r0, r0, #1
 8007a74:	bf08      	it	eq
 8007a76:	2020      	moveq	r0, #32
 8007a78:	4770      	bx	lr

08007a7a <__lo0bits>:
 8007a7a:	6803      	ldr	r3, [r0, #0]
 8007a7c:	4602      	mov	r2, r0
 8007a7e:	f013 0007 	ands.w	r0, r3, #7
 8007a82:	d00b      	beq.n	8007a9c <__lo0bits+0x22>
 8007a84:	07d9      	lsls	r1, r3, #31
 8007a86:	d421      	bmi.n	8007acc <__lo0bits+0x52>
 8007a88:	0798      	lsls	r0, r3, #30
 8007a8a:	bf49      	itett	mi
 8007a8c:	085b      	lsrmi	r3, r3, #1
 8007a8e:	089b      	lsrpl	r3, r3, #2
 8007a90:	2001      	movmi	r0, #1
 8007a92:	6013      	strmi	r3, [r2, #0]
 8007a94:	bf5c      	itt	pl
 8007a96:	6013      	strpl	r3, [r2, #0]
 8007a98:	2002      	movpl	r0, #2
 8007a9a:	4770      	bx	lr
 8007a9c:	b299      	uxth	r1, r3
 8007a9e:	b909      	cbnz	r1, 8007aa4 <__lo0bits+0x2a>
 8007aa0:	0c1b      	lsrs	r3, r3, #16
 8007aa2:	2010      	movs	r0, #16
 8007aa4:	b2d9      	uxtb	r1, r3
 8007aa6:	b909      	cbnz	r1, 8007aac <__lo0bits+0x32>
 8007aa8:	3008      	adds	r0, #8
 8007aaa:	0a1b      	lsrs	r3, r3, #8
 8007aac:	0719      	lsls	r1, r3, #28
 8007aae:	bf04      	itt	eq
 8007ab0:	091b      	lsreq	r3, r3, #4
 8007ab2:	3004      	addeq	r0, #4
 8007ab4:	0799      	lsls	r1, r3, #30
 8007ab6:	bf04      	itt	eq
 8007ab8:	089b      	lsreq	r3, r3, #2
 8007aba:	3002      	addeq	r0, #2
 8007abc:	07d9      	lsls	r1, r3, #31
 8007abe:	d403      	bmi.n	8007ac8 <__lo0bits+0x4e>
 8007ac0:	085b      	lsrs	r3, r3, #1
 8007ac2:	f100 0001 	add.w	r0, r0, #1
 8007ac6:	d003      	beq.n	8007ad0 <__lo0bits+0x56>
 8007ac8:	6013      	str	r3, [r2, #0]
 8007aca:	4770      	bx	lr
 8007acc:	2000      	movs	r0, #0
 8007ace:	4770      	bx	lr
 8007ad0:	2020      	movs	r0, #32
 8007ad2:	4770      	bx	lr

08007ad4 <__i2b>:
 8007ad4:	b510      	push	{r4, lr}
 8007ad6:	460c      	mov	r4, r1
 8007ad8:	2101      	movs	r1, #1
 8007ada:	f7ff febd 	bl	8007858 <_Balloc>
 8007ade:	4602      	mov	r2, r0
 8007ae0:	b928      	cbnz	r0, 8007aee <__i2b+0x1a>
 8007ae2:	4b05      	ldr	r3, [pc, #20]	@ (8007af8 <__i2b+0x24>)
 8007ae4:	4805      	ldr	r0, [pc, #20]	@ (8007afc <__i2b+0x28>)
 8007ae6:	f240 1145 	movw	r1, #325	@ 0x145
 8007aea:	f001 fc41 	bl	8009370 <__assert_func>
 8007aee:	2301      	movs	r3, #1
 8007af0:	6144      	str	r4, [r0, #20]
 8007af2:	6103      	str	r3, [r0, #16]
 8007af4:	bd10      	pop	{r4, pc}
 8007af6:	bf00      	nop
 8007af8:	0800a191 	.word	0x0800a191
 8007afc:	0800a1a2 	.word	0x0800a1a2

08007b00 <__multiply>:
 8007b00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b04:	4614      	mov	r4, r2
 8007b06:	690a      	ldr	r2, [r1, #16]
 8007b08:	6923      	ldr	r3, [r4, #16]
 8007b0a:	429a      	cmp	r2, r3
 8007b0c:	bfa8      	it	ge
 8007b0e:	4623      	movge	r3, r4
 8007b10:	460f      	mov	r7, r1
 8007b12:	bfa4      	itt	ge
 8007b14:	460c      	movge	r4, r1
 8007b16:	461f      	movge	r7, r3
 8007b18:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8007b1c:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8007b20:	68a3      	ldr	r3, [r4, #8]
 8007b22:	6861      	ldr	r1, [r4, #4]
 8007b24:	eb0a 0609 	add.w	r6, sl, r9
 8007b28:	42b3      	cmp	r3, r6
 8007b2a:	b085      	sub	sp, #20
 8007b2c:	bfb8      	it	lt
 8007b2e:	3101      	addlt	r1, #1
 8007b30:	f7ff fe92 	bl	8007858 <_Balloc>
 8007b34:	b930      	cbnz	r0, 8007b44 <__multiply+0x44>
 8007b36:	4602      	mov	r2, r0
 8007b38:	4b44      	ldr	r3, [pc, #272]	@ (8007c4c <__multiply+0x14c>)
 8007b3a:	4845      	ldr	r0, [pc, #276]	@ (8007c50 <__multiply+0x150>)
 8007b3c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007b40:	f001 fc16 	bl	8009370 <__assert_func>
 8007b44:	f100 0514 	add.w	r5, r0, #20
 8007b48:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007b4c:	462b      	mov	r3, r5
 8007b4e:	2200      	movs	r2, #0
 8007b50:	4543      	cmp	r3, r8
 8007b52:	d321      	bcc.n	8007b98 <__multiply+0x98>
 8007b54:	f107 0114 	add.w	r1, r7, #20
 8007b58:	f104 0214 	add.w	r2, r4, #20
 8007b5c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8007b60:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8007b64:	9302      	str	r3, [sp, #8]
 8007b66:	1b13      	subs	r3, r2, r4
 8007b68:	3b15      	subs	r3, #21
 8007b6a:	f023 0303 	bic.w	r3, r3, #3
 8007b6e:	3304      	adds	r3, #4
 8007b70:	f104 0715 	add.w	r7, r4, #21
 8007b74:	42ba      	cmp	r2, r7
 8007b76:	bf38      	it	cc
 8007b78:	2304      	movcc	r3, #4
 8007b7a:	9301      	str	r3, [sp, #4]
 8007b7c:	9b02      	ldr	r3, [sp, #8]
 8007b7e:	9103      	str	r1, [sp, #12]
 8007b80:	428b      	cmp	r3, r1
 8007b82:	d80c      	bhi.n	8007b9e <__multiply+0x9e>
 8007b84:	2e00      	cmp	r6, #0
 8007b86:	dd03      	ble.n	8007b90 <__multiply+0x90>
 8007b88:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d05b      	beq.n	8007c48 <__multiply+0x148>
 8007b90:	6106      	str	r6, [r0, #16]
 8007b92:	b005      	add	sp, #20
 8007b94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b98:	f843 2b04 	str.w	r2, [r3], #4
 8007b9c:	e7d8      	b.n	8007b50 <__multiply+0x50>
 8007b9e:	f8b1 a000 	ldrh.w	sl, [r1]
 8007ba2:	f1ba 0f00 	cmp.w	sl, #0
 8007ba6:	d024      	beq.n	8007bf2 <__multiply+0xf2>
 8007ba8:	f104 0e14 	add.w	lr, r4, #20
 8007bac:	46a9      	mov	r9, r5
 8007bae:	f04f 0c00 	mov.w	ip, #0
 8007bb2:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007bb6:	f8d9 3000 	ldr.w	r3, [r9]
 8007bba:	fa1f fb87 	uxth.w	fp, r7
 8007bbe:	b29b      	uxth	r3, r3
 8007bc0:	fb0a 330b 	mla	r3, sl, fp, r3
 8007bc4:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8007bc8:	f8d9 7000 	ldr.w	r7, [r9]
 8007bcc:	4463      	add	r3, ip
 8007bce:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007bd2:	fb0a c70b 	mla	r7, sl, fp, ip
 8007bd6:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8007bda:	b29b      	uxth	r3, r3
 8007bdc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007be0:	4572      	cmp	r2, lr
 8007be2:	f849 3b04 	str.w	r3, [r9], #4
 8007be6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007bea:	d8e2      	bhi.n	8007bb2 <__multiply+0xb2>
 8007bec:	9b01      	ldr	r3, [sp, #4]
 8007bee:	f845 c003 	str.w	ip, [r5, r3]
 8007bf2:	9b03      	ldr	r3, [sp, #12]
 8007bf4:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007bf8:	3104      	adds	r1, #4
 8007bfa:	f1b9 0f00 	cmp.w	r9, #0
 8007bfe:	d021      	beq.n	8007c44 <__multiply+0x144>
 8007c00:	682b      	ldr	r3, [r5, #0]
 8007c02:	f104 0c14 	add.w	ip, r4, #20
 8007c06:	46ae      	mov	lr, r5
 8007c08:	f04f 0a00 	mov.w	sl, #0
 8007c0c:	f8bc b000 	ldrh.w	fp, [ip]
 8007c10:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8007c14:	fb09 770b 	mla	r7, r9, fp, r7
 8007c18:	4457      	add	r7, sl
 8007c1a:	b29b      	uxth	r3, r3
 8007c1c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007c20:	f84e 3b04 	str.w	r3, [lr], #4
 8007c24:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007c28:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007c2c:	f8be 3000 	ldrh.w	r3, [lr]
 8007c30:	fb09 330a 	mla	r3, r9, sl, r3
 8007c34:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8007c38:	4562      	cmp	r2, ip
 8007c3a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007c3e:	d8e5      	bhi.n	8007c0c <__multiply+0x10c>
 8007c40:	9f01      	ldr	r7, [sp, #4]
 8007c42:	51eb      	str	r3, [r5, r7]
 8007c44:	3504      	adds	r5, #4
 8007c46:	e799      	b.n	8007b7c <__multiply+0x7c>
 8007c48:	3e01      	subs	r6, #1
 8007c4a:	e79b      	b.n	8007b84 <__multiply+0x84>
 8007c4c:	0800a191 	.word	0x0800a191
 8007c50:	0800a1a2 	.word	0x0800a1a2

08007c54 <__pow5mult>:
 8007c54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c58:	4615      	mov	r5, r2
 8007c5a:	f012 0203 	ands.w	r2, r2, #3
 8007c5e:	4607      	mov	r7, r0
 8007c60:	460e      	mov	r6, r1
 8007c62:	d007      	beq.n	8007c74 <__pow5mult+0x20>
 8007c64:	4c25      	ldr	r4, [pc, #148]	@ (8007cfc <__pow5mult+0xa8>)
 8007c66:	3a01      	subs	r2, #1
 8007c68:	2300      	movs	r3, #0
 8007c6a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007c6e:	f7ff fe55 	bl	800791c <__multadd>
 8007c72:	4606      	mov	r6, r0
 8007c74:	10ad      	asrs	r5, r5, #2
 8007c76:	d03d      	beq.n	8007cf4 <__pow5mult+0xa0>
 8007c78:	69fc      	ldr	r4, [r7, #28]
 8007c7a:	b97c      	cbnz	r4, 8007c9c <__pow5mult+0x48>
 8007c7c:	2010      	movs	r0, #16
 8007c7e:	f7ff fd35 	bl	80076ec <malloc>
 8007c82:	4602      	mov	r2, r0
 8007c84:	61f8      	str	r0, [r7, #28]
 8007c86:	b928      	cbnz	r0, 8007c94 <__pow5mult+0x40>
 8007c88:	4b1d      	ldr	r3, [pc, #116]	@ (8007d00 <__pow5mult+0xac>)
 8007c8a:	481e      	ldr	r0, [pc, #120]	@ (8007d04 <__pow5mult+0xb0>)
 8007c8c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007c90:	f001 fb6e 	bl	8009370 <__assert_func>
 8007c94:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007c98:	6004      	str	r4, [r0, #0]
 8007c9a:	60c4      	str	r4, [r0, #12]
 8007c9c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007ca0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007ca4:	b94c      	cbnz	r4, 8007cba <__pow5mult+0x66>
 8007ca6:	f240 2171 	movw	r1, #625	@ 0x271
 8007caa:	4638      	mov	r0, r7
 8007cac:	f7ff ff12 	bl	8007ad4 <__i2b>
 8007cb0:	2300      	movs	r3, #0
 8007cb2:	f8c8 0008 	str.w	r0, [r8, #8]
 8007cb6:	4604      	mov	r4, r0
 8007cb8:	6003      	str	r3, [r0, #0]
 8007cba:	f04f 0900 	mov.w	r9, #0
 8007cbe:	07eb      	lsls	r3, r5, #31
 8007cc0:	d50a      	bpl.n	8007cd8 <__pow5mult+0x84>
 8007cc2:	4631      	mov	r1, r6
 8007cc4:	4622      	mov	r2, r4
 8007cc6:	4638      	mov	r0, r7
 8007cc8:	f7ff ff1a 	bl	8007b00 <__multiply>
 8007ccc:	4631      	mov	r1, r6
 8007cce:	4680      	mov	r8, r0
 8007cd0:	4638      	mov	r0, r7
 8007cd2:	f7ff fe01 	bl	80078d8 <_Bfree>
 8007cd6:	4646      	mov	r6, r8
 8007cd8:	106d      	asrs	r5, r5, #1
 8007cda:	d00b      	beq.n	8007cf4 <__pow5mult+0xa0>
 8007cdc:	6820      	ldr	r0, [r4, #0]
 8007cde:	b938      	cbnz	r0, 8007cf0 <__pow5mult+0x9c>
 8007ce0:	4622      	mov	r2, r4
 8007ce2:	4621      	mov	r1, r4
 8007ce4:	4638      	mov	r0, r7
 8007ce6:	f7ff ff0b 	bl	8007b00 <__multiply>
 8007cea:	6020      	str	r0, [r4, #0]
 8007cec:	f8c0 9000 	str.w	r9, [r0]
 8007cf0:	4604      	mov	r4, r0
 8007cf2:	e7e4      	b.n	8007cbe <__pow5mult+0x6a>
 8007cf4:	4630      	mov	r0, r6
 8007cf6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007cfa:	bf00      	nop
 8007cfc:	0800a1fc 	.word	0x0800a1fc
 8007d00:	0800a122 	.word	0x0800a122
 8007d04:	0800a1a2 	.word	0x0800a1a2

08007d08 <__lshift>:
 8007d08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d0c:	460c      	mov	r4, r1
 8007d0e:	6849      	ldr	r1, [r1, #4]
 8007d10:	6923      	ldr	r3, [r4, #16]
 8007d12:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007d16:	68a3      	ldr	r3, [r4, #8]
 8007d18:	4607      	mov	r7, r0
 8007d1a:	4691      	mov	r9, r2
 8007d1c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007d20:	f108 0601 	add.w	r6, r8, #1
 8007d24:	42b3      	cmp	r3, r6
 8007d26:	db0b      	blt.n	8007d40 <__lshift+0x38>
 8007d28:	4638      	mov	r0, r7
 8007d2a:	f7ff fd95 	bl	8007858 <_Balloc>
 8007d2e:	4605      	mov	r5, r0
 8007d30:	b948      	cbnz	r0, 8007d46 <__lshift+0x3e>
 8007d32:	4602      	mov	r2, r0
 8007d34:	4b28      	ldr	r3, [pc, #160]	@ (8007dd8 <__lshift+0xd0>)
 8007d36:	4829      	ldr	r0, [pc, #164]	@ (8007ddc <__lshift+0xd4>)
 8007d38:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007d3c:	f001 fb18 	bl	8009370 <__assert_func>
 8007d40:	3101      	adds	r1, #1
 8007d42:	005b      	lsls	r3, r3, #1
 8007d44:	e7ee      	b.n	8007d24 <__lshift+0x1c>
 8007d46:	2300      	movs	r3, #0
 8007d48:	f100 0114 	add.w	r1, r0, #20
 8007d4c:	f100 0210 	add.w	r2, r0, #16
 8007d50:	4618      	mov	r0, r3
 8007d52:	4553      	cmp	r3, sl
 8007d54:	db33      	blt.n	8007dbe <__lshift+0xb6>
 8007d56:	6920      	ldr	r0, [r4, #16]
 8007d58:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007d5c:	f104 0314 	add.w	r3, r4, #20
 8007d60:	f019 091f 	ands.w	r9, r9, #31
 8007d64:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007d68:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007d6c:	d02b      	beq.n	8007dc6 <__lshift+0xbe>
 8007d6e:	f1c9 0e20 	rsb	lr, r9, #32
 8007d72:	468a      	mov	sl, r1
 8007d74:	2200      	movs	r2, #0
 8007d76:	6818      	ldr	r0, [r3, #0]
 8007d78:	fa00 f009 	lsl.w	r0, r0, r9
 8007d7c:	4310      	orrs	r0, r2
 8007d7e:	f84a 0b04 	str.w	r0, [sl], #4
 8007d82:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d86:	459c      	cmp	ip, r3
 8007d88:	fa22 f20e 	lsr.w	r2, r2, lr
 8007d8c:	d8f3      	bhi.n	8007d76 <__lshift+0x6e>
 8007d8e:	ebac 0304 	sub.w	r3, ip, r4
 8007d92:	3b15      	subs	r3, #21
 8007d94:	f023 0303 	bic.w	r3, r3, #3
 8007d98:	3304      	adds	r3, #4
 8007d9a:	f104 0015 	add.w	r0, r4, #21
 8007d9e:	4584      	cmp	ip, r0
 8007da0:	bf38      	it	cc
 8007da2:	2304      	movcc	r3, #4
 8007da4:	50ca      	str	r2, [r1, r3]
 8007da6:	b10a      	cbz	r2, 8007dac <__lshift+0xa4>
 8007da8:	f108 0602 	add.w	r6, r8, #2
 8007dac:	3e01      	subs	r6, #1
 8007dae:	4638      	mov	r0, r7
 8007db0:	612e      	str	r6, [r5, #16]
 8007db2:	4621      	mov	r1, r4
 8007db4:	f7ff fd90 	bl	80078d8 <_Bfree>
 8007db8:	4628      	mov	r0, r5
 8007dba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007dbe:	f842 0f04 	str.w	r0, [r2, #4]!
 8007dc2:	3301      	adds	r3, #1
 8007dc4:	e7c5      	b.n	8007d52 <__lshift+0x4a>
 8007dc6:	3904      	subs	r1, #4
 8007dc8:	f853 2b04 	ldr.w	r2, [r3], #4
 8007dcc:	f841 2f04 	str.w	r2, [r1, #4]!
 8007dd0:	459c      	cmp	ip, r3
 8007dd2:	d8f9      	bhi.n	8007dc8 <__lshift+0xc0>
 8007dd4:	e7ea      	b.n	8007dac <__lshift+0xa4>
 8007dd6:	bf00      	nop
 8007dd8:	0800a191 	.word	0x0800a191
 8007ddc:	0800a1a2 	.word	0x0800a1a2

08007de0 <__mcmp>:
 8007de0:	690a      	ldr	r2, [r1, #16]
 8007de2:	4603      	mov	r3, r0
 8007de4:	6900      	ldr	r0, [r0, #16]
 8007de6:	1a80      	subs	r0, r0, r2
 8007de8:	b530      	push	{r4, r5, lr}
 8007dea:	d10e      	bne.n	8007e0a <__mcmp+0x2a>
 8007dec:	3314      	adds	r3, #20
 8007dee:	3114      	adds	r1, #20
 8007df0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007df4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007df8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007dfc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007e00:	4295      	cmp	r5, r2
 8007e02:	d003      	beq.n	8007e0c <__mcmp+0x2c>
 8007e04:	d205      	bcs.n	8007e12 <__mcmp+0x32>
 8007e06:	f04f 30ff 	mov.w	r0, #4294967295
 8007e0a:	bd30      	pop	{r4, r5, pc}
 8007e0c:	42a3      	cmp	r3, r4
 8007e0e:	d3f3      	bcc.n	8007df8 <__mcmp+0x18>
 8007e10:	e7fb      	b.n	8007e0a <__mcmp+0x2a>
 8007e12:	2001      	movs	r0, #1
 8007e14:	e7f9      	b.n	8007e0a <__mcmp+0x2a>
	...

08007e18 <__mdiff>:
 8007e18:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e1c:	4689      	mov	r9, r1
 8007e1e:	4606      	mov	r6, r0
 8007e20:	4611      	mov	r1, r2
 8007e22:	4648      	mov	r0, r9
 8007e24:	4614      	mov	r4, r2
 8007e26:	f7ff ffdb 	bl	8007de0 <__mcmp>
 8007e2a:	1e05      	subs	r5, r0, #0
 8007e2c:	d112      	bne.n	8007e54 <__mdiff+0x3c>
 8007e2e:	4629      	mov	r1, r5
 8007e30:	4630      	mov	r0, r6
 8007e32:	f7ff fd11 	bl	8007858 <_Balloc>
 8007e36:	4602      	mov	r2, r0
 8007e38:	b928      	cbnz	r0, 8007e46 <__mdiff+0x2e>
 8007e3a:	4b3f      	ldr	r3, [pc, #252]	@ (8007f38 <__mdiff+0x120>)
 8007e3c:	f240 2137 	movw	r1, #567	@ 0x237
 8007e40:	483e      	ldr	r0, [pc, #248]	@ (8007f3c <__mdiff+0x124>)
 8007e42:	f001 fa95 	bl	8009370 <__assert_func>
 8007e46:	2301      	movs	r3, #1
 8007e48:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007e4c:	4610      	mov	r0, r2
 8007e4e:	b003      	add	sp, #12
 8007e50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e54:	bfbc      	itt	lt
 8007e56:	464b      	movlt	r3, r9
 8007e58:	46a1      	movlt	r9, r4
 8007e5a:	4630      	mov	r0, r6
 8007e5c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007e60:	bfba      	itte	lt
 8007e62:	461c      	movlt	r4, r3
 8007e64:	2501      	movlt	r5, #1
 8007e66:	2500      	movge	r5, #0
 8007e68:	f7ff fcf6 	bl	8007858 <_Balloc>
 8007e6c:	4602      	mov	r2, r0
 8007e6e:	b918      	cbnz	r0, 8007e78 <__mdiff+0x60>
 8007e70:	4b31      	ldr	r3, [pc, #196]	@ (8007f38 <__mdiff+0x120>)
 8007e72:	f240 2145 	movw	r1, #581	@ 0x245
 8007e76:	e7e3      	b.n	8007e40 <__mdiff+0x28>
 8007e78:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007e7c:	6926      	ldr	r6, [r4, #16]
 8007e7e:	60c5      	str	r5, [r0, #12]
 8007e80:	f109 0310 	add.w	r3, r9, #16
 8007e84:	f109 0514 	add.w	r5, r9, #20
 8007e88:	f104 0e14 	add.w	lr, r4, #20
 8007e8c:	f100 0b14 	add.w	fp, r0, #20
 8007e90:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007e94:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007e98:	9301      	str	r3, [sp, #4]
 8007e9a:	46d9      	mov	r9, fp
 8007e9c:	f04f 0c00 	mov.w	ip, #0
 8007ea0:	9b01      	ldr	r3, [sp, #4]
 8007ea2:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007ea6:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007eaa:	9301      	str	r3, [sp, #4]
 8007eac:	fa1f f38a 	uxth.w	r3, sl
 8007eb0:	4619      	mov	r1, r3
 8007eb2:	b283      	uxth	r3, r0
 8007eb4:	1acb      	subs	r3, r1, r3
 8007eb6:	0c00      	lsrs	r0, r0, #16
 8007eb8:	4463      	add	r3, ip
 8007eba:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007ebe:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007ec2:	b29b      	uxth	r3, r3
 8007ec4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007ec8:	4576      	cmp	r6, lr
 8007eca:	f849 3b04 	str.w	r3, [r9], #4
 8007ece:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007ed2:	d8e5      	bhi.n	8007ea0 <__mdiff+0x88>
 8007ed4:	1b33      	subs	r3, r6, r4
 8007ed6:	3b15      	subs	r3, #21
 8007ed8:	f023 0303 	bic.w	r3, r3, #3
 8007edc:	3415      	adds	r4, #21
 8007ede:	3304      	adds	r3, #4
 8007ee0:	42a6      	cmp	r6, r4
 8007ee2:	bf38      	it	cc
 8007ee4:	2304      	movcc	r3, #4
 8007ee6:	441d      	add	r5, r3
 8007ee8:	445b      	add	r3, fp
 8007eea:	461e      	mov	r6, r3
 8007eec:	462c      	mov	r4, r5
 8007eee:	4544      	cmp	r4, r8
 8007ef0:	d30e      	bcc.n	8007f10 <__mdiff+0xf8>
 8007ef2:	f108 0103 	add.w	r1, r8, #3
 8007ef6:	1b49      	subs	r1, r1, r5
 8007ef8:	f021 0103 	bic.w	r1, r1, #3
 8007efc:	3d03      	subs	r5, #3
 8007efe:	45a8      	cmp	r8, r5
 8007f00:	bf38      	it	cc
 8007f02:	2100      	movcc	r1, #0
 8007f04:	440b      	add	r3, r1
 8007f06:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007f0a:	b191      	cbz	r1, 8007f32 <__mdiff+0x11a>
 8007f0c:	6117      	str	r7, [r2, #16]
 8007f0e:	e79d      	b.n	8007e4c <__mdiff+0x34>
 8007f10:	f854 1b04 	ldr.w	r1, [r4], #4
 8007f14:	46e6      	mov	lr, ip
 8007f16:	0c08      	lsrs	r0, r1, #16
 8007f18:	fa1c fc81 	uxtah	ip, ip, r1
 8007f1c:	4471      	add	r1, lr
 8007f1e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007f22:	b289      	uxth	r1, r1
 8007f24:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007f28:	f846 1b04 	str.w	r1, [r6], #4
 8007f2c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007f30:	e7dd      	b.n	8007eee <__mdiff+0xd6>
 8007f32:	3f01      	subs	r7, #1
 8007f34:	e7e7      	b.n	8007f06 <__mdiff+0xee>
 8007f36:	bf00      	nop
 8007f38:	0800a191 	.word	0x0800a191
 8007f3c:	0800a1a2 	.word	0x0800a1a2

08007f40 <__ulp>:
 8007f40:	b082      	sub	sp, #8
 8007f42:	ed8d 0b00 	vstr	d0, [sp]
 8007f46:	9a01      	ldr	r2, [sp, #4]
 8007f48:	4b0f      	ldr	r3, [pc, #60]	@ (8007f88 <__ulp+0x48>)
 8007f4a:	4013      	ands	r3, r2
 8007f4c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	dc08      	bgt.n	8007f66 <__ulp+0x26>
 8007f54:	425b      	negs	r3, r3
 8007f56:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8007f5a:	ea4f 5223 	mov.w	r2, r3, asr #20
 8007f5e:	da04      	bge.n	8007f6a <__ulp+0x2a>
 8007f60:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8007f64:	4113      	asrs	r3, r2
 8007f66:	2200      	movs	r2, #0
 8007f68:	e008      	b.n	8007f7c <__ulp+0x3c>
 8007f6a:	f1a2 0314 	sub.w	r3, r2, #20
 8007f6e:	2b1e      	cmp	r3, #30
 8007f70:	bfda      	itte	le
 8007f72:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8007f76:	40da      	lsrle	r2, r3
 8007f78:	2201      	movgt	r2, #1
 8007f7a:	2300      	movs	r3, #0
 8007f7c:	4619      	mov	r1, r3
 8007f7e:	4610      	mov	r0, r2
 8007f80:	ec41 0b10 	vmov	d0, r0, r1
 8007f84:	b002      	add	sp, #8
 8007f86:	4770      	bx	lr
 8007f88:	7ff00000 	.word	0x7ff00000

08007f8c <__b2d>:
 8007f8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f90:	6906      	ldr	r6, [r0, #16]
 8007f92:	f100 0814 	add.w	r8, r0, #20
 8007f96:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8007f9a:	1f37      	subs	r7, r6, #4
 8007f9c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8007fa0:	4610      	mov	r0, r2
 8007fa2:	f7ff fd4b 	bl	8007a3c <__hi0bits>
 8007fa6:	f1c0 0320 	rsb	r3, r0, #32
 8007faa:	280a      	cmp	r0, #10
 8007fac:	600b      	str	r3, [r1, #0]
 8007fae:	491b      	ldr	r1, [pc, #108]	@ (800801c <__b2d+0x90>)
 8007fb0:	dc15      	bgt.n	8007fde <__b2d+0x52>
 8007fb2:	f1c0 0c0b 	rsb	ip, r0, #11
 8007fb6:	fa22 f30c 	lsr.w	r3, r2, ip
 8007fba:	45b8      	cmp	r8, r7
 8007fbc:	ea43 0501 	orr.w	r5, r3, r1
 8007fc0:	bf34      	ite	cc
 8007fc2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8007fc6:	2300      	movcs	r3, #0
 8007fc8:	3015      	adds	r0, #21
 8007fca:	fa02 f000 	lsl.w	r0, r2, r0
 8007fce:	fa23 f30c 	lsr.w	r3, r3, ip
 8007fd2:	4303      	orrs	r3, r0
 8007fd4:	461c      	mov	r4, r3
 8007fd6:	ec45 4b10 	vmov	d0, r4, r5
 8007fda:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007fde:	45b8      	cmp	r8, r7
 8007fe0:	bf3a      	itte	cc
 8007fe2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8007fe6:	f1a6 0708 	subcc.w	r7, r6, #8
 8007fea:	2300      	movcs	r3, #0
 8007fec:	380b      	subs	r0, #11
 8007fee:	d012      	beq.n	8008016 <__b2d+0x8a>
 8007ff0:	f1c0 0120 	rsb	r1, r0, #32
 8007ff4:	fa23 f401 	lsr.w	r4, r3, r1
 8007ff8:	4082      	lsls	r2, r0
 8007ffa:	4322      	orrs	r2, r4
 8007ffc:	4547      	cmp	r7, r8
 8007ffe:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8008002:	bf8c      	ite	hi
 8008004:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8008008:	2200      	movls	r2, #0
 800800a:	4083      	lsls	r3, r0
 800800c:	40ca      	lsrs	r2, r1
 800800e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8008012:	4313      	orrs	r3, r2
 8008014:	e7de      	b.n	8007fd4 <__b2d+0x48>
 8008016:	ea42 0501 	orr.w	r5, r2, r1
 800801a:	e7db      	b.n	8007fd4 <__b2d+0x48>
 800801c:	3ff00000 	.word	0x3ff00000

08008020 <__d2b>:
 8008020:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008024:	460f      	mov	r7, r1
 8008026:	2101      	movs	r1, #1
 8008028:	ec59 8b10 	vmov	r8, r9, d0
 800802c:	4616      	mov	r6, r2
 800802e:	f7ff fc13 	bl	8007858 <_Balloc>
 8008032:	4604      	mov	r4, r0
 8008034:	b930      	cbnz	r0, 8008044 <__d2b+0x24>
 8008036:	4602      	mov	r2, r0
 8008038:	4b23      	ldr	r3, [pc, #140]	@ (80080c8 <__d2b+0xa8>)
 800803a:	4824      	ldr	r0, [pc, #144]	@ (80080cc <__d2b+0xac>)
 800803c:	f240 310f 	movw	r1, #783	@ 0x30f
 8008040:	f001 f996 	bl	8009370 <__assert_func>
 8008044:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008048:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800804c:	b10d      	cbz	r5, 8008052 <__d2b+0x32>
 800804e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008052:	9301      	str	r3, [sp, #4]
 8008054:	f1b8 0300 	subs.w	r3, r8, #0
 8008058:	d023      	beq.n	80080a2 <__d2b+0x82>
 800805a:	4668      	mov	r0, sp
 800805c:	9300      	str	r3, [sp, #0]
 800805e:	f7ff fd0c 	bl	8007a7a <__lo0bits>
 8008062:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008066:	b1d0      	cbz	r0, 800809e <__d2b+0x7e>
 8008068:	f1c0 0320 	rsb	r3, r0, #32
 800806c:	fa02 f303 	lsl.w	r3, r2, r3
 8008070:	430b      	orrs	r3, r1
 8008072:	40c2      	lsrs	r2, r0
 8008074:	6163      	str	r3, [r4, #20]
 8008076:	9201      	str	r2, [sp, #4]
 8008078:	9b01      	ldr	r3, [sp, #4]
 800807a:	61a3      	str	r3, [r4, #24]
 800807c:	2b00      	cmp	r3, #0
 800807e:	bf0c      	ite	eq
 8008080:	2201      	moveq	r2, #1
 8008082:	2202      	movne	r2, #2
 8008084:	6122      	str	r2, [r4, #16]
 8008086:	b1a5      	cbz	r5, 80080b2 <__d2b+0x92>
 8008088:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800808c:	4405      	add	r5, r0
 800808e:	603d      	str	r5, [r7, #0]
 8008090:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008094:	6030      	str	r0, [r6, #0]
 8008096:	4620      	mov	r0, r4
 8008098:	b003      	add	sp, #12
 800809a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800809e:	6161      	str	r1, [r4, #20]
 80080a0:	e7ea      	b.n	8008078 <__d2b+0x58>
 80080a2:	a801      	add	r0, sp, #4
 80080a4:	f7ff fce9 	bl	8007a7a <__lo0bits>
 80080a8:	9b01      	ldr	r3, [sp, #4]
 80080aa:	6163      	str	r3, [r4, #20]
 80080ac:	3020      	adds	r0, #32
 80080ae:	2201      	movs	r2, #1
 80080b0:	e7e8      	b.n	8008084 <__d2b+0x64>
 80080b2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80080b6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80080ba:	6038      	str	r0, [r7, #0]
 80080bc:	6918      	ldr	r0, [r3, #16]
 80080be:	f7ff fcbd 	bl	8007a3c <__hi0bits>
 80080c2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80080c6:	e7e5      	b.n	8008094 <__d2b+0x74>
 80080c8:	0800a191 	.word	0x0800a191
 80080cc:	0800a1a2 	.word	0x0800a1a2

080080d0 <__ratio>:
 80080d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080d4:	b085      	sub	sp, #20
 80080d6:	e9cd 1000 	strd	r1, r0, [sp]
 80080da:	a902      	add	r1, sp, #8
 80080dc:	f7ff ff56 	bl	8007f8c <__b2d>
 80080e0:	9800      	ldr	r0, [sp, #0]
 80080e2:	a903      	add	r1, sp, #12
 80080e4:	ec55 4b10 	vmov	r4, r5, d0
 80080e8:	f7ff ff50 	bl	8007f8c <__b2d>
 80080ec:	9b01      	ldr	r3, [sp, #4]
 80080ee:	6919      	ldr	r1, [r3, #16]
 80080f0:	9b00      	ldr	r3, [sp, #0]
 80080f2:	691b      	ldr	r3, [r3, #16]
 80080f4:	1ac9      	subs	r1, r1, r3
 80080f6:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80080fa:	1a9b      	subs	r3, r3, r2
 80080fc:	ec5b ab10 	vmov	sl, fp, d0
 8008100:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8008104:	2b00      	cmp	r3, #0
 8008106:	bfce      	itee	gt
 8008108:	462a      	movgt	r2, r5
 800810a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800810e:	465a      	movle	r2, fp
 8008110:	462f      	mov	r7, r5
 8008112:	46d9      	mov	r9, fp
 8008114:	bfcc      	ite	gt
 8008116:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800811a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800811e:	464b      	mov	r3, r9
 8008120:	4652      	mov	r2, sl
 8008122:	4620      	mov	r0, r4
 8008124:	4639      	mov	r1, r7
 8008126:	f7f8 fb99 	bl	800085c <__aeabi_ddiv>
 800812a:	ec41 0b10 	vmov	d0, r0, r1
 800812e:	b005      	add	sp, #20
 8008130:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008134 <__copybits>:
 8008134:	3901      	subs	r1, #1
 8008136:	b570      	push	{r4, r5, r6, lr}
 8008138:	1149      	asrs	r1, r1, #5
 800813a:	6914      	ldr	r4, [r2, #16]
 800813c:	3101      	adds	r1, #1
 800813e:	f102 0314 	add.w	r3, r2, #20
 8008142:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008146:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800814a:	1f05      	subs	r5, r0, #4
 800814c:	42a3      	cmp	r3, r4
 800814e:	d30c      	bcc.n	800816a <__copybits+0x36>
 8008150:	1aa3      	subs	r3, r4, r2
 8008152:	3b11      	subs	r3, #17
 8008154:	f023 0303 	bic.w	r3, r3, #3
 8008158:	3211      	adds	r2, #17
 800815a:	42a2      	cmp	r2, r4
 800815c:	bf88      	it	hi
 800815e:	2300      	movhi	r3, #0
 8008160:	4418      	add	r0, r3
 8008162:	2300      	movs	r3, #0
 8008164:	4288      	cmp	r0, r1
 8008166:	d305      	bcc.n	8008174 <__copybits+0x40>
 8008168:	bd70      	pop	{r4, r5, r6, pc}
 800816a:	f853 6b04 	ldr.w	r6, [r3], #4
 800816e:	f845 6f04 	str.w	r6, [r5, #4]!
 8008172:	e7eb      	b.n	800814c <__copybits+0x18>
 8008174:	f840 3b04 	str.w	r3, [r0], #4
 8008178:	e7f4      	b.n	8008164 <__copybits+0x30>

0800817a <__any_on>:
 800817a:	f100 0214 	add.w	r2, r0, #20
 800817e:	6900      	ldr	r0, [r0, #16]
 8008180:	114b      	asrs	r3, r1, #5
 8008182:	4298      	cmp	r0, r3
 8008184:	b510      	push	{r4, lr}
 8008186:	db11      	blt.n	80081ac <__any_on+0x32>
 8008188:	dd0a      	ble.n	80081a0 <__any_on+0x26>
 800818a:	f011 011f 	ands.w	r1, r1, #31
 800818e:	d007      	beq.n	80081a0 <__any_on+0x26>
 8008190:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008194:	fa24 f001 	lsr.w	r0, r4, r1
 8008198:	fa00 f101 	lsl.w	r1, r0, r1
 800819c:	428c      	cmp	r4, r1
 800819e:	d10b      	bne.n	80081b8 <__any_on+0x3e>
 80081a0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80081a4:	4293      	cmp	r3, r2
 80081a6:	d803      	bhi.n	80081b0 <__any_on+0x36>
 80081a8:	2000      	movs	r0, #0
 80081aa:	bd10      	pop	{r4, pc}
 80081ac:	4603      	mov	r3, r0
 80081ae:	e7f7      	b.n	80081a0 <__any_on+0x26>
 80081b0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80081b4:	2900      	cmp	r1, #0
 80081b6:	d0f5      	beq.n	80081a4 <__any_on+0x2a>
 80081b8:	2001      	movs	r0, #1
 80081ba:	e7f6      	b.n	80081aa <__any_on+0x30>

080081bc <sulp>:
 80081bc:	b570      	push	{r4, r5, r6, lr}
 80081be:	4604      	mov	r4, r0
 80081c0:	460d      	mov	r5, r1
 80081c2:	ec45 4b10 	vmov	d0, r4, r5
 80081c6:	4616      	mov	r6, r2
 80081c8:	f7ff feba 	bl	8007f40 <__ulp>
 80081cc:	ec51 0b10 	vmov	r0, r1, d0
 80081d0:	b17e      	cbz	r6, 80081f2 <sulp+0x36>
 80081d2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80081d6:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80081da:	2b00      	cmp	r3, #0
 80081dc:	dd09      	ble.n	80081f2 <sulp+0x36>
 80081de:	051b      	lsls	r3, r3, #20
 80081e0:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80081e4:	2400      	movs	r4, #0
 80081e6:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80081ea:	4622      	mov	r2, r4
 80081ec:	462b      	mov	r3, r5
 80081ee:	f7f8 fa0b 	bl	8000608 <__aeabi_dmul>
 80081f2:	ec41 0b10 	vmov	d0, r0, r1
 80081f6:	bd70      	pop	{r4, r5, r6, pc}

080081f8 <_strtod_l>:
 80081f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081fc:	b09f      	sub	sp, #124	@ 0x7c
 80081fe:	460c      	mov	r4, r1
 8008200:	9217      	str	r2, [sp, #92]	@ 0x5c
 8008202:	2200      	movs	r2, #0
 8008204:	921a      	str	r2, [sp, #104]	@ 0x68
 8008206:	9005      	str	r0, [sp, #20]
 8008208:	f04f 0a00 	mov.w	sl, #0
 800820c:	f04f 0b00 	mov.w	fp, #0
 8008210:	460a      	mov	r2, r1
 8008212:	9219      	str	r2, [sp, #100]	@ 0x64
 8008214:	7811      	ldrb	r1, [r2, #0]
 8008216:	292b      	cmp	r1, #43	@ 0x2b
 8008218:	d04a      	beq.n	80082b0 <_strtod_l+0xb8>
 800821a:	d838      	bhi.n	800828e <_strtod_l+0x96>
 800821c:	290d      	cmp	r1, #13
 800821e:	d832      	bhi.n	8008286 <_strtod_l+0x8e>
 8008220:	2908      	cmp	r1, #8
 8008222:	d832      	bhi.n	800828a <_strtod_l+0x92>
 8008224:	2900      	cmp	r1, #0
 8008226:	d03b      	beq.n	80082a0 <_strtod_l+0xa8>
 8008228:	2200      	movs	r2, #0
 800822a:	920b      	str	r2, [sp, #44]	@ 0x2c
 800822c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800822e:	782a      	ldrb	r2, [r5, #0]
 8008230:	2a30      	cmp	r2, #48	@ 0x30
 8008232:	f040 80b3 	bne.w	800839c <_strtod_l+0x1a4>
 8008236:	786a      	ldrb	r2, [r5, #1]
 8008238:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800823c:	2a58      	cmp	r2, #88	@ 0x58
 800823e:	d16e      	bne.n	800831e <_strtod_l+0x126>
 8008240:	9302      	str	r3, [sp, #8]
 8008242:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008244:	9301      	str	r3, [sp, #4]
 8008246:	ab1a      	add	r3, sp, #104	@ 0x68
 8008248:	9300      	str	r3, [sp, #0]
 800824a:	4a8e      	ldr	r2, [pc, #568]	@ (8008484 <_strtod_l+0x28c>)
 800824c:	9805      	ldr	r0, [sp, #20]
 800824e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8008250:	a919      	add	r1, sp, #100	@ 0x64
 8008252:	f001 f927 	bl	80094a4 <__gethex>
 8008256:	f010 060f 	ands.w	r6, r0, #15
 800825a:	4604      	mov	r4, r0
 800825c:	d005      	beq.n	800826a <_strtod_l+0x72>
 800825e:	2e06      	cmp	r6, #6
 8008260:	d128      	bne.n	80082b4 <_strtod_l+0xbc>
 8008262:	3501      	adds	r5, #1
 8008264:	2300      	movs	r3, #0
 8008266:	9519      	str	r5, [sp, #100]	@ 0x64
 8008268:	930b      	str	r3, [sp, #44]	@ 0x2c
 800826a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800826c:	2b00      	cmp	r3, #0
 800826e:	f040 858e 	bne.w	8008d8e <_strtod_l+0xb96>
 8008272:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008274:	b1cb      	cbz	r3, 80082aa <_strtod_l+0xb2>
 8008276:	4652      	mov	r2, sl
 8008278:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800827c:	ec43 2b10 	vmov	d0, r2, r3
 8008280:	b01f      	add	sp, #124	@ 0x7c
 8008282:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008286:	2920      	cmp	r1, #32
 8008288:	d1ce      	bne.n	8008228 <_strtod_l+0x30>
 800828a:	3201      	adds	r2, #1
 800828c:	e7c1      	b.n	8008212 <_strtod_l+0x1a>
 800828e:	292d      	cmp	r1, #45	@ 0x2d
 8008290:	d1ca      	bne.n	8008228 <_strtod_l+0x30>
 8008292:	2101      	movs	r1, #1
 8008294:	910b      	str	r1, [sp, #44]	@ 0x2c
 8008296:	1c51      	adds	r1, r2, #1
 8008298:	9119      	str	r1, [sp, #100]	@ 0x64
 800829a:	7852      	ldrb	r2, [r2, #1]
 800829c:	2a00      	cmp	r2, #0
 800829e:	d1c5      	bne.n	800822c <_strtod_l+0x34>
 80082a0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80082a2:	9419      	str	r4, [sp, #100]	@ 0x64
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	f040 8570 	bne.w	8008d8a <_strtod_l+0xb92>
 80082aa:	4652      	mov	r2, sl
 80082ac:	465b      	mov	r3, fp
 80082ae:	e7e5      	b.n	800827c <_strtod_l+0x84>
 80082b0:	2100      	movs	r1, #0
 80082b2:	e7ef      	b.n	8008294 <_strtod_l+0x9c>
 80082b4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80082b6:	b13a      	cbz	r2, 80082c8 <_strtod_l+0xd0>
 80082b8:	2135      	movs	r1, #53	@ 0x35
 80082ba:	a81c      	add	r0, sp, #112	@ 0x70
 80082bc:	f7ff ff3a 	bl	8008134 <__copybits>
 80082c0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80082c2:	9805      	ldr	r0, [sp, #20]
 80082c4:	f7ff fb08 	bl	80078d8 <_Bfree>
 80082c8:	3e01      	subs	r6, #1
 80082ca:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80082cc:	2e04      	cmp	r6, #4
 80082ce:	d806      	bhi.n	80082de <_strtod_l+0xe6>
 80082d0:	e8df f006 	tbb	[pc, r6]
 80082d4:	201d0314 	.word	0x201d0314
 80082d8:	14          	.byte	0x14
 80082d9:	00          	.byte	0x00
 80082da:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80082de:	05e1      	lsls	r1, r4, #23
 80082e0:	bf48      	it	mi
 80082e2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80082e6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80082ea:	0d1b      	lsrs	r3, r3, #20
 80082ec:	051b      	lsls	r3, r3, #20
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d1bb      	bne.n	800826a <_strtod_l+0x72>
 80082f2:	f7fe fb31 	bl	8006958 <__errno>
 80082f6:	2322      	movs	r3, #34	@ 0x22
 80082f8:	6003      	str	r3, [r0, #0]
 80082fa:	e7b6      	b.n	800826a <_strtod_l+0x72>
 80082fc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8008300:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8008304:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8008308:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800830c:	e7e7      	b.n	80082de <_strtod_l+0xe6>
 800830e:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800848c <_strtod_l+0x294>
 8008312:	e7e4      	b.n	80082de <_strtod_l+0xe6>
 8008314:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8008318:	f04f 3aff 	mov.w	sl, #4294967295
 800831c:	e7df      	b.n	80082de <_strtod_l+0xe6>
 800831e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008320:	1c5a      	adds	r2, r3, #1
 8008322:	9219      	str	r2, [sp, #100]	@ 0x64
 8008324:	785b      	ldrb	r3, [r3, #1]
 8008326:	2b30      	cmp	r3, #48	@ 0x30
 8008328:	d0f9      	beq.n	800831e <_strtod_l+0x126>
 800832a:	2b00      	cmp	r3, #0
 800832c:	d09d      	beq.n	800826a <_strtod_l+0x72>
 800832e:	2301      	movs	r3, #1
 8008330:	9309      	str	r3, [sp, #36]	@ 0x24
 8008332:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008334:	930c      	str	r3, [sp, #48]	@ 0x30
 8008336:	2300      	movs	r3, #0
 8008338:	9308      	str	r3, [sp, #32]
 800833a:	930a      	str	r3, [sp, #40]	@ 0x28
 800833c:	461f      	mov	r7, r3
 800833e:	220a      	movs	r2, #10
 8008340:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8008342:	7805      	ldrb	r5, [r0, #0]
 8008344:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8008348:	b2d9      	uxtb	r1, r3
 800834a:	2909      	cmp	r1, #9
 800834c:	d928      	bls.n	80083a0 <_strtod_l+0x1a8>
 800834e:	494e      	ldr	r1, [pc, #312]	@ (8008488 <_strtod_l+0x290>)
 8008350:	2201      	movs	r2, #1
 8008352:	f000 ffd5 	bl	8009300 <strncmp>
 8008356:	2800      	cmp	r0, #0
 8008358:	d032      	beq.n	80083c0 <_strtod_l+0x1c8>
 800835a:	2000      	movs	r0, #0
 800835c:	462a      	mov	r2, r5
 800835e:	4681      	mov	r9, r0
 8008360:	463d      	mov	r5, r7
 8008362:	4603      	mov	r3, r0
 8008364:	2a65      	cmp	r2, #101	@ 0x65
 8008366:	d001      	beq.n	800836c <_strtod_l+0x174>
 8008368:	2a45      	cmp	r2, #69	@ 0x45
 800836a:	d114      	bne.n	8008396 <_strtod_l+0x19e>
 800836c:	b91d      	cbnz	r5, 8008376 <_strtod_l+0x17e>
 800836e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008370:	4302      	orrs	r2, r0
 8008372:	d095      	beq.n	80082a0 <_strtod_l+0xa8>
 8008374:	2500      	movs	r5, #0
 8008376:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8008378:	1c62      	adds	r2, r4, #1
 800837a:	9219      	str	r2, [sp, #100]	@ 0x64
 800837c:	7862      	ldrb	r2, [r4, #1]
 800837e:	2a2b      	cmp	r2, #43	@ 0x2b
 8008380:	d077      	beq.n	8008472 <_strtod_l+0x27a>
 8008382:	2a2d      	cmp	r2, #45	@ 0x2d
 8008384:	d07b      	beq.n	800847e <_strtod_l+0x286>
 8008386:	f04f 0c00 	mov.w	ip, #0
 800838a:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800838e:	2909      	cmp	r1, #9
 8008390:	f240 8082 	bls.w	8008498 <_strtod_l+0x2a0>
 8008394:	9419      	str	r4, [sp, #100]	@ 0x64
 8008396:	f04f 0800 	mov.w	r8, #0
 800839a:	e0a2      	b.n	80084e2 <_strtod_l+0x2ea>
 800839c:	2300      	movs	r3, #0
 800839e:	e7c7      	b.n	8008330 <_strtod_l+0x138>
 80083a0:	2f08      	cmp	r7, #8
 80083a2:	bfd5      	itete	le
 80083a4:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 80083a6:	9908      	ldrgt	r1, [sp, #32]
 80083a8:	fb02 3301 	mlale	r3, r2, r1, r3
 80083ac:	fb02 3301 	mlagt	r3, r2, r1, r3
 80083b0:	f100 0001 	add.w	r0, r0, #1
 80083b4:	bfd4      	ite	le
 80083b6:	930a      	strle	r3, [sp, #40]	@ 0x28
 80083b8:	9308      	strgt	r3, [sp, #32]
 80083ba:	3701      	adds	r7, #1
 80083bc:	9019      	str	r0, [sp, #100]	@ 0x64
 80083be:	e7bf      	b.n	8008340 <_strtod_l+0x148>
 80083c0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80083c2:	1c5a      	adds	r2, r3, #1
 80083c4:	9219      	str	r2, [sp, #100]	@ 0x64
 80083c6:	785a      	ldrb	r2, [r3, #1]
 80083c8:	b37f      	cbz	r7, 800842a <_strtod_l+0x232>
 80083ca:	4681      	mov	r9, r0
 80083cc:	463d      	mov	r5, r7
 80083ce:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 80083d2:	2b09      	cmp	r3, #9
 80083d4:	d912      	bls.n	80083fc <_strtod_l+0x204>
 80083d6:	2301      	movs	r3, #1
 80083d8:	e7c4      	b.n	8008364 <_strtod_l+0x16c>
 80083da:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80083dc:	1c5a      	adds	r2, r3, #1
 80083de:	9219      	str	r2, [sp, #100]	@ 0x64
 80083e0:	785a      	ldrb	r2, [r3, #1]
 80083e2:	3001      	adds	r0, #1
 80083e4:	2a30      	cmp	r2, #48	@ 0x30
 80083e6:	d0f8      	beq.n	80083da <_strtod_l+0x1e2>
 80083e8:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80083ec:	2b08      	cmp	r3, #8
 80083ee:	f200 84d3 	bhi.w	8008d98 <_strtod_l+0xba0>
 80083f2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80083f4:	930c      	str	r3, [sp, #48]	@ 0x30
 80083f6:	4681      	mov	r9, r0
 80083f8:	2000      	movs	r0, #0
 80083fa:	4605      	mov	r5, r0
 80083fc:	3a30      	subs	r2, #48	@ 0x30
 80083fe:	f100 0301 	add.w	r3, r0, #1
 8008402:	d02a      	beq.n	800845a <_strtod_l+0x262>
 8008404:	4499      	add	r9, r3
 8008406:	eb00 0c05 	add.w	ip, r0, r5
 800840a:	462b      	mov	r3, r5
 800840c:	210a      	movs	r1, #10
 800840e:	4563      	cmp	r3, ip
 8008410:	d10d      	bne.n	800842e <_strtod_l+0x236>
 8008412:	1c69      	adds	r1, r5, #1
 8008414:	4401      	add	r1, r0
 8008416:	4428      	add	r0, r5
 8008418:	2808      	cmp	r0, #8
 800841a:	dc16      	bgt.n	800844a <_strtod_l+0x252>
 800841c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800841e:	230a      	movs	r3, #10
 8008420:	fb03 2300 	mla	r3, r3, r0, r2
 8008424:	930a      	str	r3, [sp, #40]	@ 0x28
 8008426:	2300      	movs	r3, #0
 8008428:	e018      	b.n	800845c <_strtod_l+0x264>
 800842a:	4638      	mov	r0, r7
 800842c:	e7da      	b.n	80083e4 <_strtod_l+0x1ec>
 800842e:	2b08      	cmp	r3, #8
 8008430:	f103 0301 	add.w	r3, r3, #1
 8008434:	dc03      	bgt.n	800843e <_strtod_l+0x246>
 8008436:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8008438:	434e      	muls	r6, r1
 800843a:	960a      	str	r6, [sp, #40]	@ 0x28
 800843c:	e7e7      	b.n	800840e <_strtod_l+0x216>
 800843e:	2b10      	cmp	r3, #16
 8008440:	bfde      	ittt	le
 8008442:	9e08      	ldrle	r6, [sp, #32]
 8008444:	434e      	mulle	r6, r1
 8008446:	9608      	strle	r6, [sp, #32]
 8008448:	e7e1      	b.n	800840e <_strtod_l+0x216>
 800844a:	280f      	cmp	r0, #15
 800844c:	dceb      	bgt.n	8008426 <_strtod_l+0x22e>
 800844e:	9808      	ldr	r0, [sp, #32]
 8008450:	230a      	movs	r3, #10
 8008452:	fb03 2300 	mla	r3, r3, r0, r2
 8008456:	9308      	str	r3, [sp, #32]
 8008458:	e7e5      	b.n	8008426 <_strtod_l+0x22e>
 800845a:	4629      	mov	r1, r5
 800845c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800845e:	1c50      	adds	r0, r2, #1
 8008460:	9019      	str	r0, [sp, #100]	@ 0x64
 8008462:	7852      	ldrb	r2, [r2, #1]
 8008464:	4618      	mov	r0, r3
 8008466:	460d      	mov	r5, r1
 8008468:	e7b1      	b.n	80083ce <_strtod_l+0x1d6>
 800846a:	f04f 0900 	mov.w	r9, #0
 800846e:	2301      	movs	r3, #1
 8008470:	e77d      	b.n	800836e <_strtod_l+0x176>
 8008472:	f04f 0c00 	mov.w	ip, #0
 8008476:	1ca2      	adds	r2, r4, #2
 8008478:	9219      	str	r2, [sp, #100]	@ 0x64
 800847a:	78a2      	ldrb	r2, [r4, #2]
 800847c:	e785      	b.n	800838a <_strtod_l+0x192>
 800847e:	f04f 0c01 	mov.w	ip, #1
 8008482:	e7f8      	b.n	8008476 <_strtod_l+0x27e>
 8008484:	0800a310 	.word	0x0800a310
 8008488:	0800a2f8 	.word	0x0800a2f8
 800848c:	7ff00000 	.word	0x7ff00000
 8008490:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008492:	1c51      	adds	r1, r2, #1
 8008494:	9119      	str	r1, [sp, #100]	@ 0x64
 8008496:	7852      	ldrb	r2, [r2, #1]
 8008498:	2a30      	cmp	r2, #48	@ 0x30
 800849a:	d0f9      	beq.n	8008490 <_strtod_l+0x298>
 800849c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 80084a0:	2908      	cmp	r1, #8
 80084a2:	f63f af78 	bhi.w	8008396 <_strtod_l+0x19e>
 80084a6:	3a30      	subs	r2, #48	@ 0x30
 80084a8:	920e      	str	r2, [sp, #56]	@ 0x38
 80084aa:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80084ac:	920f      	str	r2, [sp, #60]	@ 0x3c
 80084ae:	f04f 080a 	mov.w	r8, #10
 80084b2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80084b4:	1c56      	adds	r6, r2, #1
 80084b6:	9619      	str	r6, [sp, #100]	@ 0x64
 80084b8:	7852      	ldrb	r2, [r2, #1]
 80084ba:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80084be:	f1be 0f09 	cmp.w	lr, #9
 80084c2:	d939      	bls.n	8008538 <_strtod_l+0x340>
 80084c4:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80084c6:	1a76      	subs	r6, r6, r1
 80084c8:	2e08      	cmp	r6, #8
 80084ca:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 80084ce:	dc03      	bgt.n	80084d8 <_strtod_l+0x2e0>
 80084d0:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80084d2:	4588      	cmp	r8, r1
 80084d4:	bfa8      	it	ge
 80084d6:	4688      	movge	r8, r1
 80084d8:	f1bc 0f00 	cmp.w	ip, #0
 80084dc:	d001      	beq.n	80084e2 <_strtod_l+0x2ea>
 80084de:	f1c8 0800 	rsb	r8, r8, #0
 80084e2:	2d00      	cmp	r5, #0
 80084e4:	d14e      	bne.n	8008584 <_strtod_l+0x38c>
 80084e6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80084e8:	4308      	orrs	r0, r1
 80084ea:	f47f aebe 	bne.w	800826a <_strtod_l+0x72>
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	f47f aed6 	bne.w	80082a0 <_strtod_l+0xa8>
 80084f4:	2a69      	cmp	r2, #105	@ 0x69
 80084f6:	d028      	beq.n	800854a <_strtod_l+0x352>
 80084f8:	dc25      	bgt.n	8008546 <_strtod_l+0x34e>
 80084fa:	2a49      	cmp	r2, #73	@ 0x49
 80084fc:	d025      	beq.n	800854a <_strtod_l+0x352>
 80084fe:	2a4e      	cmp	r2, #78	@ 0x4e
 8008500:	f47f aece 	bne.w	80082a0 <_strtod_l+0xa8>
 8008504:	499b      	ldr	r1, [pc, #620]	@ (8008774 <_strtod_l+0x57c>)
 8008506:	a819      	add	r0, sp, #100	@ 0x64
 8008508:	f001 f9ee 	bl	80098e8 <__match>
 800850c:	2800      	cmp	r0, #0
 800850e:	f43f aec7 	beq.w	80082a0 <_strtod_l+0xa8>
 8008512:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008514:	781b      	ldrb	r3, [r3, #0]
 8008516:	2b28      	cmp	r3, #40	@ 0x28
 8008518:	d12e      	bne.n	8008578 <_strtod_l+0x380>
 800851a:	4997      	ldr	r1, [pc, #604]	@ (8008778 <_strtod_l+0x580>)
 800851c:	aa1c      	add	r2, sp, #112	@ 0x70
 800851e:	a819      	add	r0, sp, #100	@ 0x64
 8008520:	f001 f9f6 	bl	8009910 <__hexnan>
 8008524:	2805      	cmp	r0, #5
 8008526:	d127      	bne.n	8008578 <_strtod_l+0x380>
 8008528:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800852a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800852e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8008532:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8008536:	e698      	b.n	800826a <_strtod_l+0x72>
 8008538:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800853a:	fb08 2101 	mla	r1, r8, r1, r2
 800853e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8008542:	920e      	str	r2, [sp, #56]	@ 0x38
 8008544:	e7b5      	b.n	80084b2 <_strtod_l+0x2ba>
 8008546:	2a6e      	cmp	r2, #110	@ 0x6e
 8008548:	e7da      	b.n	8008500 <_strtod_l+0x308>
 800854a:	498c      	ldr	r1, [pc, #560]	@ (800877c <_strtod_l+0x584>)
 800854c:	a819      	add	r0, sp, #100	@ 0x64
 800854e:	f001 f9cb 	bl	80098e8 <__match>
 8008552:	2800      	cmp	r0, #0
 8008554:	f43f aea4 	beq.w	80082a0 <_strtod_l+0xa8>
 8008558:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800855a:	4989      	ldr	r1, [pc, #548]	@ (8008780 <_strtod_l+0x588>)
 800855c:	3b01      	subs	r3, #1
 800855e:	a819      	add	r0, sp, #100	@ 0x64
 8008560:	9319      	str	r3, [sp, #100]	@ 0x64
 8008562:	f001 f9c1 	bl	80098e8 <__match>
 8008566:	b910      	cbnz	r0, 800856e <_strtod_l+0x376>
 8008568:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800856a:	3301      	adds	r3, #1
 800856c:	9319      	str	r3, [sp, #100]	@ 0x64
 800856e:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8008790 <_strtod_l+0x598>
 8008572:	f04f 0a00 	mov.w	sl, #0
 8008576:	e678      	b.n	800826a <_strtod_l+0x72>
 8008578:	4882      	ldr	r0, [pc, #520]	@ (8008784 <_strtod_l+0x58c>)
 800857a:	f000 fef1 	bl	8009360 <nan>
 800857e:	ec5b ab10 	vmov	sl, fp, d0
 8008582:	e672      	b.n	800826a <_strtod_l+0x72>
 8008584:	eba8 0309 	sub.w	r3, r8, r9
 8008588:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800858a:	9309      	str	r3, [sp, #36]	@ 0x24
 800858c:	2f00      	cmp	r7, #0
 800858e:	bf08      	it	eq
 8008590:	462f      	moveq	r7, r5
 8008592:	2d10      	cmp	r5, #16
 8008594:	462c      	mov	r4, r5
 8008596:	bfa8      	it	ge
 8008598:	2410      	movge	r4, #16
 800859a:	f7f7 ffbb 	bl	8000514 <__aeabi_ui2d>
 800859e:	2d09      	cmp	r5, #9
 80085a0:	4682      	mov	sl, r0
 80085a2:	468b      	mov	fp, r1
 80085a4:	dc13      	bgt.n	80085ce <_strtod_l+0x3d6>
 80085a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	f43f ae5e 	beq.w	800826a <_strtod_l+0x72>
 80085ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80085b0:	dd78      	ble.n	80086a4 <_strtod_l+0x4ac>
 80085b2:	2b16      	cmp	r3, #22
 80085b4:	dc5f      	bgt.n	8008676 <_strtod_l+0x47e>
 80085b6:	4974      	ldr	r1, [pc, #464]	@ (8008788 <_strtod_l+0x590>)
 80085b8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80085bc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80085c0:	4652      	mov	r2, sl
 80085c2:	465b      	mov	r3, fp
 80085c4:	f7f8 f820 	bl	8000608 <__aeabi_dmul>
 80085c8:	4682      	mov	sl, r0
 80085ca:	468b      	mov	fp, r1
 80085cc:	e64d      	b.n	800826a <_strtod_l+0x72>
 80085ce:	4b6e      	ldr	r3, [pc, #440]	@ (8008788 <_strtod_l+0x590>)
 80085d0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80085d4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 80085d8:	f7f8 f816 	bl	8000608 <__aeabi_dmul>
 80085dc:	4682      	mov	sl, r0
 80085de:	9808      	ldr	r0, [sp, #32]
 80085e0:	468b      	mov	fp, r1
 80085e2:	f7f7 ff97 	bl	8000514 <__aeabi_ui2d>
 80085e6:	4602      	mov	r2, r0
 80085e8:	460b      	mov	r3, r1
 80085ea:	4650      	mov	r0, sl
 80085ec:	4659      	mov	r1, fp
 80085ee:	f7f7 fe55 	bl	800029c <__adddf3>
 80085f2:	2d0f      	cmp	r5, #15
 80085f4:	4682      	mov	sl, r0
 80085f6:	468b      	mov	fp, r1
 80085f8:	ddd5      	ble.n	80085a6 <_strtod_l+0x3ae>
 80085fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80085fc:	1b2c      	subs	r4, r5, r4
 80085fe:	441c      	add	r4, r3
 8008600:	2c00      	cmp	r4, #0
 8008602:	f340 8096 	ble.w	8008732 <_strtod_l+0x53a>
 8008606:	f014 030f 	ands.w	r3, r4, #15
 800860a:	d00a      	beq.n	8008622 <_strtod_l+0x42a>
 800860c:	495e      	ldr	r1, [pc, #376]	@ (8008788 <_strtod_l+0x590>)
 800860e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008612:	4652      	mov	r2, sl
 8008614:	465b      	mov	r3, fp
 8008616:	e9d1 0100 	ldrd	r0, r1, [r1]
 800861a:	f7f7 fff5 	bl	8000608 <__aeabi_dmul>
 800861e:	4682      	mov	sl, r0
 8008620:	468b      	mov	fp, r1
 8008622:	f034 040f 	bics.w	r4, r4, #15
 8008626:	d073      	beq.n	8008710 <_strtod_l+0x518>
 8008628:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800862c:	dd48      	ble.n	80086c0 <_strtod_l+0x4c8>
 800862e:	2400      	movs	r4, #0
 8008630:	46a0      	mov	r8, r4
 8008632:	940a      	str	r4, [sp, #40]	@ 0x28
 8008634:	46a1      	mov	r9, r4
 8008636:	9a05      	ldr	r2, [sp, #20]
 8008638:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8008790 <_strtod_l+0x598>
 800863c:	2322      	movs	r3, #34	@ 0x22
 800863e:	6013      	str	r3, [r2, #0]
 8008640:	f04f 0a00 	mov.w	sl, #0
 8008644:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008646:	2b00      	cmp	r3, #0
 8008648:	f43f ae0f 	beq.w	800826a <_strtod_l+0x72>
 800864c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800864e:	9805      	ldr	r0, [sp, #20]
 8008650:	f7ff f942 	bl	80078d8 <_Bfree>
 8008654:	9805      	ldr	r0, [sp, #20]
 8008656:	4649      	mov	r1, r9
 8008658:	f7ff f93e 	bl	80078d8 <_Bfree>
 800865c:	9805      	ldr	r0, [sp, #20]
 800865e:	4641      	mov	r1, r8
 8008660:	f7ff f93a 	bl	80078d8 <_Bfree>
 8008664:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008666:	9805      	ldr	r0, [sp, #20]
 8008668:	f7ff f936 	bl	80078d8 <_Bfree>
 800866c:	9805      	ldr	r0, [sp, #20]
 800866e:	4621      	mov	r1, r4
 8008670:	f7ff f932 	bl	80078d8 <_Bfree>
 8008674:	e5f9      	b.n	800826a <_strtod_l+0x72>
 8008676:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008678:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800867c:	4293      	cmp	r3, r2
 800867e:	dbbc      	blt.n	80085fa <_strtod_l+0x402>
 8008680:	4c41      	ldr	r4, [pc, #260]	@ (8008788 <_strtod_l+0x590>)
 8008682:	f1c5 050f 	rsb	r5, r5, #15
 8008686:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800868a:	4652      	mov	r2, sl
 800868c:	465b      	mov	r3, fp
 800868e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008692:	f7f7 ffb9 	bl	8000608 <__aeabi_dmul>
 8008696:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008698:	1b5d      	subs	r5, r3, r5
 800869a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800869e:	e9d4 2300 	ldrd	r2, r3, [r4]
 80086a2:	e78f      	b.n	80085c4 <_strtod_l+0x3cc>
 80086a4:	3316      	adds	r3, #22
 80086a6:	dba8      	blt.n	80085fa <_strtod_l+0x402>
 80086a8:	4b37      	ldr	r3, [pc, #220]	@ (8008788 <_strtod_l+0x590>)
 80086aa:	eba9 0808 	sub.w	r8, r9, r8
 80086ae:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 80086b2:	e9d8 2300 	ldrd	r2, r3, [r8]
 80086b6:	4650      	mov	r0, sl
 80086b8:	4659      	mov	r1, fp
 80086ba:	f7f8 f8cf 	bl	800085c <__aeabi_ddiv>
 80086be:	e783      	b.n	80085c8 <_strtod_l+0x3d0>
 80086c0:	4b32      	ldr	r3, [pc, #200]	@ (800878c <_strtod_l+0x594>)
 80086c2:	9308      	str	r3, [sp, #32]
 80086c4:	2300      	movs	r3, #0
 80086c6:	1124      	asrs	r4, r4, #4
 80086c8:	4650      	mov	r0, sl
 80086ca:	4659      	mov	r1, fp
 80086cc:	461e      	mov	r6, r3
 80086ce:	2c01      	cmp	r4, #1
 80086d0:	dc21      	bgt.n	8008716 <_strtod_l+0x51e>
 80086d2:	b10b      	cbz	r3, 80086d8 <_strtod_l+0x4e0>
 80086d4:	4682      	mov	sl, r0
 80086d6:	468b      	mov	fp, r1
 80086d8:	492c      	ldr	r1, [pc, #176]	@ (800878c <_strtod_l+0x594>)
 80086da:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 80086de:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 80086e2:	4652      	mov	r2, sl
 80086e4:	465b      	mov	r3, fp
 80086e6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80086ea:	f7f7 ff8d 	bl	8000608 <__aeabi_dmul>
 80086ee:	4b28      	ldr	r3, [pc, #160]	@ (8008790 <_strtod_l+0x598>)
 80086f0:	460a      	mov	r2, r1
 80086f2:	400b      	ands	r3, r1
 80086f4:	4927      	ldr	r1, [pc, #156]	@ (8008794 <_strtod_l+0x59c>)
 80086f6:	428b      	cmp	r3, r1
 80086f8:	4682      	mov	sl, r0
 80086fa:	d898      	bhi.n	800862e <_strtod_l+0x436>
 80086fc:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8008700:	428b      	cmp	r3, r1
 8008702:	bf86      	itte	hi
 8008704:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8008798 <_strtod_l+0x5a0>
 8008708:	f04f 3aff 	movhi.w	sl, #4294967295
 800870c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8008710:	2300      	movs	r3, #0
 8008712:	9308      	str	r3, [sp, #32]
 8008714:	e07a      	b.n	800880c <_strtod_l+0x614>
 8008716:	07e2      	lsls	r2, r4, #31
 8008718:	d505      	bpl.n	8008726 <_strtod_l+0x52e>
 800871a:	9b08      	ldr	r3, [sp, #32]
 800871c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008720:	f7f7 ff72 	bl	8000608 <__aeabi_dmul>
 8008724:	2301      	movs	r3, #1
 8008726:	9a08      	ldr	r2, [sp, #32]
 8008728:	3208      	adds	r2, #8
 800872a:	3601      	adds	r6, #1
 800872c:	1064      	asrs	r4, r4, #1
 800872e:	9208      	str	r2, [sp, #32]
 8008730:	e7cd      	b.n	80086ce <_strtod_l+0x4d6>
 8008732:	d0ed      	beq.n	8008710 <_strtod_l+0x518>
 8008734:	4264      	negs	r4, r4
 8008736:	f014 020f 	ands.w	r2, r4, #15
 800873a:	d00a      	beq.n	8008752 <_strtod_l+0x55a>
 800873c:	4b12      	ldr	r3, [pc, #72]	@ (8008788 <_strtod_l+0x590>)
 800873e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008742:	4650      	mov	r0, sl
 8008744:	4659      	mov	r1, fp
 8008746:	e9d3 2300 	ldrd	r2, r3, [r3]
 800874a:	f7f8 f887 	bl	800085c <__aeabi_ddiv>
 800874e:	4682      	mov	sl, r0
 8008750:	468b      	mov	fp, r1
 8008752:	1124      	asrs	r4, r4, #4
 8008754:	d0dc      	beq.n	8008710 <_strtod_l+0x518>
 8008756:	2c1f      	cmp	r4, #31
 8008758:	dd20      	ble.n	800879c <_strtod_l+0x5a4>
 800875a:	2400      	movs	r4, #0
 800875c:	46a0      	mov	r8, r4
 800875e:	940a      	str	r4, [sp, #40]	@ 0x28
 8008760:	46a1      	mov	r9, r4
 8008762:	9a05      	ldr	r2, [sp, #20]
 8008764:	2322      	movs	r3, #34	@ 0x22
 8008766:	f04f 0a00 	mov.w	sl, #0
 800876a:	f04f 0b00 	mov.w	fp, #0
 800876e:	6013      	str	r3, [r2, #0]
 8008770:	e768      	b.n	8008644 <_strtod_l+0x44c>
 8008772:	bf00      	nop
 8008774:	0800a0e9 	.word	0x0800a0e9
 8008778:	0800a2fc 	.word	0x0800a2fc
 800877c:	0800a0e1 	.word	0x0800a0e1
 8008780:	0800a118 	.word	0x0800a118
 8008784:	0800a4a5 	.word	0x0800a4a5
 8008788:	0800a230 	.word	0x0800a230
 800878c:	0800a208 	.word	0x0800a208
 8008790:	7ff00000 	.word	0x7ff00000
 8008794:	7ca00000 	.word	0x7ca00000
 8008798:	7fefffff 	.word	0x7fefffff
 800879c:	f014 0310 	ands.w	r3, r4, #16
 80087a0:	bf18      	it	ne
 80087a2:	236a      	movne	r3, #106	@ 0x6a
 80087a4:	4ea9      	ldr	r6, [pc, #676]	@ (8008a4c <_strtod_l+0x854>)
 80087a6:	9308      	str	r3, [sp, #32]
 80087a8:	4650      	mov	r0, sl
 80087aa:	4659      	mov	r1, fp
 80087ac:	2300      	movs	r3, #0
 80087ae:	07e2      	lsls	r2, r4, #31
 80087b0:	d504      	bpl.n	80087bc <_strtod_l+0x5c4>
 80087b2:	e9d6 2300 	ldrd	r2, r3, [r6]
 80087b6:	f7f7 ff27 	bl	8000608 <__aeabi_dmul>
 80087ba:	2301      	movs	r3, #1
 80087bc:	1064      	asrs	r4, r4, #1
 80087be:	f106 0608 	add.w	r6, r6, #8
 80087c2:	d1f4      	bne.n	80087ae <_strtod_l+0x5b6>
 80087c4:	b10b      	cbz	r3, 80087ca <_strtod_l+0x5d2>
 80087c6:	4682      	mov	sl, r0
 80087c8:	468b      	mov	fp, r1
 80087ca:	9b08      	ldr	r3, [sp, #32]
 80087cc:	b1b3      	cbz	r3, 80087fc <_strtod_l+0x604>
 80087ce:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80087d2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	4659      	mov	r1, fp
 80087da:	dd0f      	ble.n	80087fc <_strtod_l+0x604>
 80087dc:	2b1f      	cmp	r3, #31
 80087de:	dd55      	ble.n	800888c <_strtod_l+0x694>
 80087e0:	2b34      	cmp	r3, #52	@ 0x34
 80087e2:	bfde      	ittt	le
 80087e4:	f04f 33ff 	movle.w	r3, #4294967295
 80087e8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 80087ec:	4093      	lslle	r3, r2
 80087ee:	f04f 0a00 	mov.w	sl, #0
 80087f2:	bfcc      	ite	gt
 80087f4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80087f8:	ea03 0b01 	andle.w	fp, r3, r1
 80087fc:	2200      	movs	r2, #0
 80087fe:	2300      	movs	r3, #0
 8008800:	4650      	mov	r0, sl
 8008802:	4659      	mov	r1, fp
 8008804:	f7f8 f968 	bl	8000ad8 <__aeabi_dcmpeq>
 8008808:	2800      	cmp	r0, #0
 800880a:	d1a6      	bne.n	800875a <_strtod_l+0x562>
 800880c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800880e:	9300      	str	r3, [sp, #0]
 8008810:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8008812:	9805      	ldr	r0, [sp, #20]
 8008814:	462b      	mov	r3, r5
 8008816:	463a      	mov	r2, r7
 8008818:	f7ff f8c6 	bl	80079a8 <__s2b>
 800881c:	900a      	str	r0, [sp, #40]	@ 0x28
 800881e:	2800      	cmp	r0, #0
 8008820:	f43f af05 	beq.w	800862e <_strtod_l+0x436>
 8008824:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008826:	2a00      	cmp	r2, #0
 8008828:	eba9 0308 	sub.w	r3, r9, r8
 800882c:	bfa8      	it	ge
 800882e:	2300      	movge	r3, #0
 8008830:	9312      	str	r3, [sp, #72]	@ 0x48
 8008832:	2400      	movs	r4, #0
 8008834:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8008838:	9316      	str	r3, [sp, #88]	@ 0x58
 800883a:	46a0      	mov	r8, r4
 800883c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800883e:	9805      	ldr	r0, [sp, #20]
 8008840:	6859      	ldr	r1, [r3, #4]
 8008842:	f7ff f809 	bl	8007858 <_Balloc>
 8008846:	4681      	mov	r9, r0
 8008848:	2800      	cmp	r0, #0
 800884a:	f43f aef4 	beq.w	8008636 <_strtod_l+0x43e>
 800884e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008850:	691a      	ldr	r2, [r3, #16]
 8008852:	3202      	adds	r2, #2
 8008854:	f103 010c 	add.w	r1, r3, #12
 8008858:	0092      	lsls	r2, r2, #2
 800885a:	300c      	adds	r0, #12
 800885c:	f000 fd72 	bl	8009344 <memcpy>
 8008860:	ec4b ab10 	vmov	d0, sl, fp
 8008864:	9805      	ldr	r0, [sp, #20]
 8008866:	aa1c      	add	r2, sp, #112	@ 0x70
 8008868:	a91b      	add	r1, sp, #108	@ 0x6c
 800886a:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800886e:	f7ff fbd7 	bl	8008020 <__d2b>
 8008872:	901a      	str	r0, [sp, #104]	@ 0x68
 8008874:	2800      	cmp	r0, #0
 8008876:	f43f aede 	beq.w	8008636 <_strtod_l+0x43e>
 800887a:	9805      	ldr	r0, [sp, #20]
 800887c:	2101      	movs	r1, #1
 800887e:	f7ff f929 	bl	8007ad4 <__i2b>
 8008882:	4680      	mov	r8, r0
 8008884:	b948      	cbnz	r0, 800889a <_strtod_l+0x6a2>
 8008886:	f04f 0800 	mov.w	r8, #0
 800888a:	e6d4      	b.n	8008636 <_strtod_l+0x43e>
 800888c:	f04f 32ff 	mov.w	r2, #4294967295
 8008890:	fa02 f303 	lsl.w	r3, r2, r3
 8008894:	ea03 0a0a 	and.w	sl, r3, sl
 8008898:	e7b0      	b.n	80087fc <_strtod_l+0x604>
 800889a:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800889c:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800889e:	2d00      	cmp	r5, #0
 80088a0:	bfab      	itete	ge
 80088a2:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 80088a4:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 80088a6:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 80088a8:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 80088aa:	bfac      	ite	ge
 80088ac:	18ef      	addge	r7, r5, r3
 80088ae:	1b5e      	sublt	r6, r3, r5
 80088b0:	9b08      	ldr	r3, [sp, #32]
 80088b2:	1aed      	subs	r5, r5, r3
 80088b4:	4415      	add	r5, r2
 80088b6:	4b66      	ldr	r3, [pc, #408]	@ (8008a50 <_strtod_l+0x858>)
 80088b8:	3d01      	subs	r5, #1
 80088ba:	429d      	cmp	r5, r3
 80088bc:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80088c0:	da50      	bge.n	8008964 <_strtod_l+0x76c>
 80088c2:	1b5b      	subs	r3, r3, r5
 80088c4:	2b1f      	cmp	r3, #31
 80088c6:	eba2 0203 	sub.w	r2, r2, r3
 80088ca:	f04f 0101 	mov.w	r1, #1
 80088ce:	dc3d      	bgt.n	800894c <_strtod_l+0x754>
 80088d0:	fa01 f303 	lsl.w	r3, r1, r3
 80088d4:	9313      	str	r3, [sp, #76]	@ 0x4c
 80088d6:	2300      	movs	r3, #0
 80088d8:	9310      	str	r3, [sp, #64]	@ 0x40
 80088da:	18bd      	adds	r5, r7, r2
 80088dc:	9b08      	ldr	r3, [sp, #32]
 80088de:	42af      	cmp	r7, r5
 80088e0:	4416      	add	r6, r2
 80088e2:	441e      	add	r6, r3
 80088e4:	463b      	mov	r3, r7
 80088e6:	bfa8      	it	ge
 80088e8:	462b      	movge	r3, r5
 80088ea:	42b3      	cmp	r3, r6
 80088ec:	bfa8      	it	ge
 80088ee:	4633      	movge	r3, r6
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	bfc2      	ittt	gt
 80088f4:	1aed      	subgt	r5, r5, r3
 80088f6:	1af6      	subgt	r6, r6, r3
 80088f8:	1aff      	subgt	r7, r7, r3
 80088fa:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	dd16      	ble.n	800892e <_strtod_l+0x736>
 8008900:	4641      	mov	r1, r8
 8008902:	9805      	ldr	r0, [sp, #20]
 8008904:	461a      	mov	r2, r3
 8008906:	f7ff f9a5 	bl	8007c54 <__pow5mult>
 800890a:	4680      	mov	r8, r0
 800890c:	2800      	cmp	r0, #0
 800890e:	d0ba      	beq.n	8008886 <_strtod_l+0x68e>
 8008910:	4601      	mov	r1, r0
 8008912:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008914:	9805      	ldr	r0, [sp, #20]
 8008916:	f7ff f8f3 	bl	8007b00 <__multiply>
 800891a:	900e      	str	r0, [sp, #56]	@ 0x38
 800891c:	2800      	cmp	r0, #0
 800891e:	f43f ae8a 	beq.w	8008636 <_strtod_l+0x43e>
 8008922:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008924:	9805      	ldr	r0, [sp, #20]
 8008926:	f7fe ffd7 	bl	80078d8 <_Bfree>
 800892a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800892c:	931a      	str	r3, [sp, #104]	@ 0x68
 800892e:	2d00      	cmp	r5, #0
 8008930:	dc1d      	bgt.n	800896e <_strtod_l+0x776>
 8008932:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008934:	2b00      	cmp	r3, #0
 8008936:	dd23      	ble.n	8008980 <_strtod_l+0x788>
 8008938:	4649      	mov	r1, r9
 800893a:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800893c:	9805      	ldr	r0, [sp, #20]
 800893e:	f7ff f989 	bl	8007c54 <__pow5mult>
 8008942:	4681      	mov	r9, r0
 8008944:	b9e0      	cbnz	r0, 8008980 <_strtod_l+0x788>
 8008946:	f04f 0900 	mov.w	r9, #0
 800894a:	e674      	b.n	8008636 <_strtod_l+0x43e>
 800894c:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8008950:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8008954:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8008958:	35e2      	adds	r5, #226	@ 0xe2
 800895a:	fa01 f305 	lsl.w	r3, r1, r5
 800895e:	9310      	str	r3, [sp, #64]	@ 0x40
 8008960:	9113      	str	r1, [sp, #76]	@ 0x4c
 8008962:	e7ba      	b.n	80088da <_strtod_l+0x6e2>
 8008964:	2300      	movs	r3, #0
 8008966:	9310      	str	r3, [sp, #64]	@ 0x40
 8008968:	2301      	movs	r3, #1
 800896a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800896c:	e7b5      	b.n	80088da <_strtod_l+0x6e2>
 800896e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008970:	9805      	ldr	r0, [sp, #20]
 8008972:	462a      	mov	r2, r5
 8008974:	f7ff f9c8 	bl	8007d08 <__lshift>
 8008978:	901a      	str	r0, [sp, #104]	@ 0x68
 800897a:	2800      	cmp	r0, #0
 800897c:	d1d9      	bne.n	8008932 <_strtod_l+0x73a>
 800897e:	e65a      	b.n	8008636 <_strtod_l+0x43e>
 8008980:	2e00      	cmp	r6, #0
 8008982:	dd07      	ble.n	8008994 <_strtod_l+0x79c>
 8008984:	4649      	mov	r1, r9
 8008986:	9805      	ldr	r0, [sp, #20]
 8008988:	4632      	mov	r2, r6
 800898a:	f7ff f9bd 	bl	8007d08 <__lshift>
 800898e:	4681      	mov	r9, r0
 8008990:	2800      	cmp	r0, #0
 8008992:	d0d8      	beq.n	8008946 <_strtod_l+0x74e>
 8008994:	2f00      	cmp	r7, #0
 8008996:	dd08      	ble.n	80089aa <_strtod_l+0x7b2>
 8008998:	4641      	mov	r1, r8
 800899a:	9805      	ldr	r0, [sp, #20]
 800899c:	463a      	mov	r2, r7
 800899e:	f7ff f9b3 	bl	8007d08 <__lshift>
 80089a2:	4680      	mov	r8, r0
 80089a4:	2800      	cmp	r0, #0
 80089a6:	f43f ae46 	beq.w	8008636 <_strtod_l+0x43e>
 80089aa:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80089ac:	9805      	ldr	r0, [sp, #20]
 80089ae:	464a      	mov	r2, r9
 80089b0:	f7ff fa32 	bl	8007e18 <__mdiff>
 80089b4:	4604      	mov	r4, r0
 80089b6:	2800      	cmp	r0, #0
 80089b8:	f43f ae3d 	beq.w	8008636 <_strtod_l+0x43e>
 80089bc:	68c3      	ldr	r3, [r0, #12]
 80089be:	930f      	str	r3, [sp, #60]	@ 0x3c
 80089c0:	2300      	movs	r3, #0
 80089c2:	60c3      	str	r3, [r0, #12]
 80089c4:	4641      	mov	r1, r8
 80089c6:	f7ff fa0b 	bl	8007de0 <__mcmp>
 80089ca:	2800      	cmp	r0, #0
 80089cc:	da46      	bge.n	8008a5c <_strtod_l+0x864>
 80089ce:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80089d0:	ea53 030a 	orrs.w	r3, r3, sl
 80089d4:	d16c      	bne.n	8008ab0 <_strtod_l+0x8b8>
 80089d6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d168      	bne.n	8008ab0 <_strtod_l+0x8b8>
 80089de:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80089e2:	0d1b      	lsrs	r3, r3, #20
 80089e4:	051b      	lsls	r3, r3, #20
 80089e6:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80089ea:	d961      	bls.n	8008ab0 <_strtod_l+0x8b8>
 80089ec:	6963      	ldr	r3, [r4, #20]
 80089ee:	b913      	cbnz	r3, 80089f6 <_strtod_l+0x7fe>
 80089f0:	6923      	ldr	r3, [r4, #16]
 80089f2:	2b01      	cmp	r3, #1
 80089f4:	dd5c      	ble.n	8008ab0 <_strtod_l+0x8b8>
 80089f6:	4621      	mov	r1, r4
 80089f8:	2201      	movs	r2, #1
 80089fa:	9805      	ldr	r0, [sp, #20]
 80089fc:	f7ff f984 	bl	8007d08 <__lshift>
 8008a00:	4641      	mov	r1, r8
 8008a02:	4604      	mov	r4, r0
 8008a04:	f7ff f9ec 	bl	8007de0 <__mcmp>
 8008a08:	2800      	cmp	r0, #0
 8008a0a:	dd51      	ble.n	8008ab0 <_strtod_l+0x8b8>
 8008a0c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008a10:	9a08      	ldr	r2, [sp, #32]
 8008a12:	0d1b      	lsrs	r3, r3, #20
 8008a14:	051b      	lsls	r3, r3, #20
 8008a16:	2a00      	cmp	r2, #0
 8008a18:	d06b      	beq.n	8008af2 <_strtod_l+0x8fa>
 8008a1a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008a1e:	d868      	bhi.n	8008af2 <_strtod_l+0x8fa>
 8008a20:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8008a24:	f67f ae9d 	bls.w	8008762 <_strtod_l+0x56a>
 8008a28:	4b0a      	ldr	r3, [pc, #40]	@ (8008a54 <_strtod_l+0x85c>)
 8008a2a:	4650      	mov	r0, sl
 8008a2c:	4659      	mov	r1, fp
 8008a2e:	2200      	movs	r2, #0
 8008a30:	f7f7 fdea 	bl	8000608 <__aeabi_dmul>
 8008a34:	4b08      	ldr	r3, [pc, #32]	@ (8008a58 <_strtod_l+0x860>)
 8008a36:	400b      	ands	r3, r1
 8008a38:	4682      	mov	sl, r0
 8008a3a:	468b      	mov	fp, r1
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	f47f ae05 	bne.w	800864c <_strtod_l+0x454>
 8008a42:	9a05      	ldr	r2, [sp, #20]
 8008a44:	2322      	movs	r3, #34	@ 0x22
 8008a46:	6013      	str	r3, [r2, #0]
 8008a48:	e600      	b.n	800864c <_strtod_l+0x454>
 8008a4a:	bf00      	nop
 8008a4c:	0800a328 	.word	0x0800a328
 8008a50:	fffffc02 	.word	0xfffffc02
 8008a54:	39500000 	.word	0x39500000
 8008a58:	7ff00000 	.word	0x7ff00000
 8008a5c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8008a60:	d165      	bne.n	8008b2e <_strtod_l+0x936>
 8008a62:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8008a64:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008a68:	b35a      	cbz	r2, 8008ac2 <_strtod_l+0x8ca>
 8008a6a:	4a9f      	ldr	r2, [pc, #636]	@ (8008ce8 <_strtod_l+0xaf0>)
 8008a6c:	4293      	cmp	r3, r2
 8008a6e:	d12b      	bne.n	8008ac8 <_strtod_l+0x8d0>
 8008a70:	9b08      	ldr	r3, [sp, #32]
 8008a72:	4651      	mov	r1, sl
 8008a74:	b303      	cbz	r3, 8008ab8 <_strtod_l+0x8c0>
 8008a76:	4b9d      	ldr	r3, [pc, #628]	@ (8008cec <_strtod_l+0xaf4>)
 8008a78:	465a      	mov	r2, fp
 8008a7a:	4013      	ands	r3, r2
 8008a7c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8008a80:	f04f 32ff 	mov.w	r2, #4294967295
 8008a84:	d81b      	bhi.n	8008abe <_strtod_l+0x8c6>
 8008a86:	0d1b      	lsrs	r3, r3, #20
 8008a88:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8008a90:	4299      	cmp	r1, r3
 8008a92:	d119      	bne.n	8008ac8 <_strtod_l+0x8d0>
 8008a94:	4b96      	ldr	r3, [pc, #600]	@ (8008cf0 <_strtod_l+0xaf8>)
 8008a96:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008a98:	429a      	cmp	r2, r3
 8008a9a:	d102      	bne.n	8008aa2 <_strtod_l+0x8aa>
 8008a9c:	3101      	adds	r1, #1
 8008a9e:	f43f adca 	beq.w	8008636 <_strtod_l+0x43e>
 8008aa2:	4b92      	ldr	r3, [pc, #584]	@ (8008cec <_strtod_l+0xaf4>)
 8008aa4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008aa6:	401a      	ands	r2, r3
 8008aa8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8008aac:	f04f 0a00 	mov.w	sl, #0
 8008ab0:	9b08      	ldr	r3, [sp, #32]
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d1b8      	bne.n	8008a28 <_strtod_l+0x830>
 8008ab6:	e5c9      	b.n	800864c <_strtod_l+0x454>
 8008ab8:	f04f 33ff 	mov.w	r3, #4294967295
 8008abc:	e7e8      	b.n	8008a90 <_strtod_l+0x898>
 8008abe:	4613      	mov	r3, r2
 8008ac0:	e7e6      	b.n	8008a90 <_strtod_l+0x898>
 8008ac2:	ea53 030a 	orrs.w	r3, r3, sl
 8008ac6:	d0a1      	beq.n	8008a0c <_strtod_l+0x814>
 8008ac8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008aca:	b1db      	cbz	r3, 8008b04 <_strtod_l+0x90c>
 8008acc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008ace:	4213      	tst	r3, r2
 8008ad0:	d0ee      	beq.n	8008ab0 <_strtod_l+0x8b8>
 8008ad2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008ad4:	9a08      	ldr	r2, [sp, #32]
 8008ad6:	4650      	mov	r0, sl
 8008ad8:	4659      	mov	r1, fp
 8008ada:	b1bb      	cbz	r3, 8008b0c <_strtod_l+0x914>
 8008adc:	f7ff fb6e 	bl	80081bc <sulp>
 8008ae0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008ae4:	ec53 2b10 	vmov	r2, r3, d0
 8008ae8:	f7f7 fbd8 	bl	800029c <__adddf3>
 8008aec:	4682      	mov	sl, r0
 8008aee:	468b      	mov	fp, r1
 8008af0:	e7de      	b.n	8008ab0 <_strtod_l+0x8b8>
 8008af2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8008af6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8008afa:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8008afe:	f04f 3aff 	mov.w	sl, #4294967295
 8008b02:	e7d5      	b.n	8008ab0 <_strtod_l+0x8b8>
 8008b04:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008b06:	ea13 0f0a 	tst.w	r3, sl
 8008b0a:	e7e1      	b.n	8008ad0 <_strtod_l+0x8d8>
 8008b0c:	f7ff fb56 	bl	80081bc <sulp>
 8008b10:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008b14:	ec53 2b10 	vmov	r2, r3, d0
 8008b18:	f7f7 fbbe 	bl	8000298 <__aeabi_dsub>
 8008b1c:	2200      	movs	r2, #0
 8008b1e:	2300      	movs	r3, #0
 8008b20:	4682      	mov	sl, r0
 8008b22:	468b      	mov	fp, r1
 8008b24:	f7f7 ffd8 	bl	8000ad8 <__aeabi_dcmpeq>
 8008b28:	2800      	cmp	r0, #0
 8008b2a:	d0c1      	beq.n	8008ab0 <_strtod_l+0x8b8>
 8008b2c:	e619      	b.n	8008762 <_strtod_l+0x56a>
 8008b2e:	4641      	mov	r1, r8
 8008b30:	4620      	mov	r0, r4
 8008b32:	f7ff facd 	bl	80080d0 <__ratio>
 8008b36:	ec57 6b10 	vmov	r6, r7, d0
 8008b3a:	2200      	movs	r2, #0
 8008b3c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8008b40:	4630      	mov	r0, r6
 8008b42:	4639      	mov	r1, r7
 8008b44:	f7f7 ffdc 	bl	8000b00 <__aeabi_dcmple>
 8008b48:	2800      	cmp	r0, #0
 8008b4a:	d06f      	beq.n	8008c2c <_strtod_l+0xa34>
 8008b4c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d17a      	bne.n	8008c48 <_strtod_l+0xa50>
 8008b52:	f1ba 0f00 	cmp.w	sl, #0
 8008b56:	d158      	bne.n	8008c0a <_strtod_l+0xa12>
 8008b58:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008b5a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d15a      	bne.n	8008c18 <_strtod_l+0xa20>
 8008b62:	4b64      	ldr	r3, [pc, #400]	@ (8008cf4 <_strtod_l+0xafc>)
 8008b64:	2200      	movs	r2, #0
 8008b66:	4630      	mov	r0, r6
 8008b68:	4639      	mov	r1, r7
 8008b6a:	f7f7 ffbf 	bl	8000aec <__aeabi_dcmplt>
 8008b6e:	2800      	cmp	r0, #0
 8008b70:	d159      	bne.n	8008c26 <_strtod_l+0xa2e>
 8008b72:	4630      	mov	r0, r6
 8008b74:	4639      	mov	r1, r7
 8008b76:	4b60      	ldr	r3, [pc, #384]	@ (8008cf8 <_strtod_l+0xb00>)
 8008b78:	2200      	movs	r2, #0
 8008b7a:	f7f7 fd45 	bl	8000608 <__aeabi_dmul>
 8008b7e:	4606      	mov	r6, r0
 8008b80:	460f      	mov	r7, r1
 8008b82:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8008b86:	9606      	str	r6, [sp, #24]
 8008b88:	9307      	str	r3, [sp, #28]
 8008b8a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008b8e:	4d57      	ldr	r5, [pc, #348]	@ (8008cec <_strtod_l+0xaf4>)
 8008b90:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008b94:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008b96:	401d      	ands	r5, r3
 8008b98:	4b58      	ldr	r3, [pc, #352]	@ (8008cfc <_strtod_l+0xb04>)
 8008b9a:	429d      	cmp	r5, r3
 8008b9c:	f040 80b2 	bne.w	8008d04 <_strtod_l+0xb0c>
 8008ba0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008ba2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8008ba6:	ec4b ab10 	vmov	d0, sl, fp
 8008baa:	f7ff f9c9 	bl	8007f40 <__ulp>
 8008bae:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008bb2:	ec51 0b10 	vmov	r0, r1, d0
 8008bb6:	f7f7 fd27 	bl	8000608 <__aeabi_dmul>
 8008bba:	4652      	mov	r2, sl
 8008bbc:	465b      	mov	r3, fp
 8008bbe:	f7f7 fb6d 	bl	800029c <__adddf3>
 8008bc2:	460b      	mov	r3, r1
 8008bc4:	4949      	ldr	r1, [pc, #292]	@ (8008cec <_strtod_l+0xaf4>)
 8008bc6:	4a4e      	ldr	r2, [pc, #312]	@ (8008d00 <_strtod_l+0xb08>)
 8008bc8:	4019      	ands	r1, r3
 8008bca:	4291      	cmp	r1, r2
 8008bcc:	4682      	mov	sl, r0
 8008bce:	d942      	bls.n	8008c56 <_strtod_l+0xa5e>
 8008bd0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008bd2:	4b47      	ldr	r3, [pc, #284]	@ (8008cf0 <_strtod_l+0xaf8>)
 8008bd4:	429a      	cmp	r2, r3
 8008bd6:	d103      	bne.n	8008be0 <_strtod_l+0x9e8>
 8008bd8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008bda:	3301      	adds	r3, #1
 8008bdc:	f43f ad2b 	beq.w	8008636 <_strtod_l+0x43e>
 8008be0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8008cf0 <_strtod_l+0xaf8>
 8008be4:	f04f 3aff 	mov.w	sl, #4294967295
 8008be8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008bea:	9805      	ldr	r0, [sp, #20]
 8008bec:	f7fe fe74 	bl	80078d8 <_Bfree>
 8008bf0:	9805      	ldr	r0, [sp, #20]
 8008bf2:	4649      	mov	r1, r9
 8008bf4:	f7fe fe70 	bl	80078d8 <_Bfree>
 8008bf8:	9805      	ldr	r0, [sp, #20]
 8008bfa:	4641      	mov	r1, r8
 8008bfc:	f7fe fe6c 	bl	80078d8 <_Bfree>
 8008c00:	9805      	ldr	r0, [sp, #20]
 8008c02:	4621      	mov	r1, r4
 8008c04:	f7fe fe68 	bl	80078d8 <_Bfree>
 8008c08:	e618      	b.n	800883c <_strtod_l+0x644>
 8008c0a:	f1ba 0f01 	cmp.w	sl, #1
 8008c0e:	d103      	bne.n	8008c18 <_strtod_l+0xa20>
 8008c10:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	f43f ada5 	beq.w	8008762 <_strtod_l+0x56a>
 8008c18:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8008cc8 <_strtod_l+0xad0>
 8008c1c:	4f35      	ldr	r7, [pc, #212]	@ (8008cf4 <_strtod_l+0xafc>)
 8008c1e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008c22:	2600      	movs	r6, #0
 8008c24:	e7b1      	b.n	8008b8a <_strtod_l+0x992>
 8008c26:	4f34      	ldr	r7, [pc, #208]	@ (8008cf8 <_strtod_l+0xb00>)
 8008c28:	2600      	movs	r6, #0
 8008c2a:	e7aa      	b.n	8008b82 <_strtod_l+0x98a>
 8008c2c:	4b32      	ldr	r3, [pc, #200]	@ (8008cf8 <_strtod_l+0xb00>)
 8008c2e:	4630      	mov	r0, r6
 8008c30:	4639      	mov	r1, r7
 8008c32:	2200      	movs	r2, #0
 8008c34:	f7f7 fce8 	bl	8000608 <__aeabi_dmul>
 8008c38:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008c3a:	4606      	mov	r6, r0
 8008c3c:	460f      	mov	r7, r1
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d09f      	beq.n	8008b82 <_strtod_l+0x98a>
 8008c42:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8008c46:	e7a0      	b.n	8008b8a <_strtod_l+0x992>
 8008c48:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8008cd0 <_strtod_l+0xad8>
 8008c4c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008c50:	ec57 6b17 	vmov	r6, r7, d7
 8008c54:	e799      	b.n	8008b8a <_strtod_l+0x992>
 8008c56:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8008c5a:	9b08      	ldr	r3, [sp, #32]
 8008c5c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	d1c1      	bne.n	8008be8 <_strtod_l+0x9f0>
 8008c64:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008c68:	0d1b      	lsrs	r3, r3, #20
 8008c6a:	051b      	lsls	r3, r3, #20
 8008c6c:	429d      	cmp	r5, r3
 8008c6e:	d1bb      	bne.n	8008be8 <_strtod_l+0x9f0>
 8008c70:	4630      	mov	r0, r6
 8008c72:	4639      	mov	r1, r7
 8008c74:	f7f8 f810 	bl	8000c98 <__aeabi_d2lz>
 8008c78:	f7f7 fc98 	bl	80005ac <__aeabi_l2d>
 8008c7c:	4602      	mov	r2, r0
 8008c7e:	460b      	mov	r3, r1
 8008c80:	4630      	mov	r0, r6
 8008c82:	4639      	mov	r1, r7
 8008c84:	f7f7 fb08 	bl	8000298 <__aeabi_dsub>
 8008c88:	460b      	mov	r3, r1
 8008c8a:	4602      	mov	r2, r0
 8008c8c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8008c90:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8008c94:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008c96:	ea46 060a 	orr.w	r6, r6, sl
 8008c9a:	431e      	orrs	r6, r3
 8008c9c:	d06f      	beq.n	8008d7e <_strtod_l+0xb86>
 8008c9e:	a30e      	add	r3, pc, #56	@ (adr r3, 8008cd8 <_strtod_l+0xae0>)
 8008ca0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ca4:	f7f7 ff22 	bl	8000aec <__aeabi_dcmplt>
 8008ca8:	2800      	cmp	r0, #0
 8008caa:	f47f accf 	bne.w	800864c <_strtod_l+0x454>
 8008cae:	a30c      	add	r3, pc, #48	@ (adr r3, 8008ce0 <_strtod_l+0xae8>)
 8008cb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cb4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008cb8:	f7f7 ff36 	bl	8000b28 <__aeabi_dcmpgt>
 8008cbc:	2800      	cmp	r0, #0
 8008cbe:	d093      	beq.n	8008be8 <_strtod_l+0x9f0>
 8008cc0:	e4c4      	b.n	800864c <_strtod_l+0x454>
 8008cc2:	bf00      	nop
 8008cc4:	f3af 8000 	nop.w
 8008cc8:	00000000 	.word	0x00000000
 8008ccc:	bff00000 	.word	0xbff00000
 8008cd0:	00000000 	.word	0x00000000
 8008cd4:	3ff00000 	.word	0x3ff00000
 8008cd8:	94a03595 	.word	0x94a03595
 8008cdc:	3fdfffff 	.word	0x3fdfffff
 8008ce0:	35afe535 	.word	0x35afe535
 8008ce4:	3fe00000 	.word	0x3fe00000
 8008ce8:	000fffff 	.word	0x000fffff
 8008cec:	7ff00000 	.word	0x7ff00000
 8008cf0:	7fefffff 	.word	0x7fefffff
 8008cf4:	3ff00000 	.word	0x3ff00000
 8008cf8:	3fe00000 	.word	0x3fe00000
 8008cfc:	7fe00000 	.word	0x7fe00000
 8008d00:	7c9fffff 	.word	0x7c9fffff
 8008d04:	9b08      	ldr	r3, [sp, #32]
 8008d06:	b323      	cbz	r3, 8008d52 <_strtod_l+0xb5a>
 8008d08:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8008d0c:	d821      	bhi.n	8008d52 <_strtod_l+0xb5a>
 8008d0e:	a328      	add	r3, pc, #160	@ (adr r3, 8008db0 <_strtod_l+0xbb8>)
 8008d10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d14:	4630      	mov	r0, r6
 8008d16:	4639      	mov	r1, r7
 8008d18:	f7f7 fef2 	bl	8000b00 <__aeabi_dcmple>
 8008d1c:	b1a0      	cbz	r0, 8008d48 <_strtod_l+0xb50>
 8008d1e:	4639      	mov	r1, r7
 8008d20:	4630      	mov	r0, r6
 8008d22:	f7f7 ff49 	bl	8000bb8 <__aeabi_d2uiz>
 8008d26:	2801      	cmp	r0, #1
 8008d28:	bf38      	it	cc
 8008d2a:	2001      	movcc	r0, #1
 8008d2c:	f7f7 fbf2 	bl	8000514 <__aeabi_ui2d>
 8008d30:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008d32:	4606      	mov	r6, r0
 8008d34:	460f      	mov	r7, r1
 8008d36:	b9fb      	cbnz	r3, 8008d78 <_strtod_l+0xb80>
 8008d38:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008d3c:	9014      	str	r0, [sp, #80]	@ 0x50
 8008d3e:	9315      	str	r3, [sp, #84]	@ 0x54
 8008d40:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8008d44:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008d48:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008d4a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8008d4e:	1b5b      	subs	r3, r3, r5
 8008d50:	9311      	str	r3, [sp, #68]	@ 0x44
 8008d52:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8008d56:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8008d5a:	f7ff f8f1 	bl	8007f40 <__ulp>
 8008d5e:	4650      	mov	r0, sl
 8008d60:	ec53 2b10 	vmov	r2, r3, d0
 8008d64:	4659      	mov	r1, fp
 8008d66:	f7f7 fc4f 	bl	8000608 <__aeabi_dmul>
 8008d6a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8008d6e:	f7f7 fa95 	bl	800029c <__adddf3>
 8008d72:	4682      	mov	sl, r0
 8008d74:	468b      	mov	fp, r1
 8008d76:	e770      	b.n	8008c5a <_strtod_l+0xa62>
 8008d78:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8008d7c:	e7e0      	b.n	8008d40 <_strtod_l+0xb48>
 8008d7e:	a30e      	add	r3, pc, #56	@ (adr r3, 8008db8 <_strtod_l+0xbc0>)
 8008d80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d84:	f7f7 feb2 	bl	8000aec <__aeabi_dcmplt>
 8008d88:	e798      	b.n	8008cbc <_strtod_l+0xac4>
 8008d8a:	2300      	movs	r3, #0
 8008d8c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008d8e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8008d90:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008d92:	6013      	str	r3, [r2, #0]
 8008d94:	f7ff ba6d 	b.w	8008272 <_strtod_l+0x7a>
 8008d98:	2a65      	cmp	r2, #101	@ 0x65
 8008d9a:	f43f ab66 	beq.w	800846a <_strtod_l+0x272>
 8008d9e:	2a45      	cmp	r2, #69	@ 0x45
 8008da0:	f43f ab63 	beq.w	800846a <_strtod_l+0x272>
 8008da4:	2301      	movs	r3, #1
 8008da6:	f7ff bb9e 	b.w	80084e6 <_strtod_l+0x2ee>
 8008daa:	bf00      	nop
 8008dac:	f3af 8000 	nop.w
 8008db0:	ffc00000 	.word	0xffc00000
 8008db4:	41dfffff 	.word	0x41dfffff
 8008db8:	94a03595 	.word	0x94a03595
 8008dbc:	3fcfffff 	.word	0x3fcfffff

08008dc0 <_strtod_r>:
 8008dc0:	4b01      	ldr	r3, [pc, #4]	@ (8008dc8 <_strtod_r+0x8>)
 8008dc2:	f7ff ba19 	b.w	80081f8 <_strtod_l>
 8008dc6:	bf00      	nop
 8008dc8:	20000068 	.word	0x20000068

08008dcc <_strtol_l.constprop.0>:
 8008dcc:	2b24      	cmp	r3, #36	@ 0x24
 8008dce:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008dd2:	4686      	mov	lr, r0
 8008dd4:	4690      	mov	r8, r2
 8008dd6:	d801      	bhi.n	8008ddc <_strtol_l.constprop.0+0x10>
 8008dd8:	2b01      	cmp	r3, #1
 8008dda:	d106      	bne.n	8008dea <_strtol_l.constprop.0+0x1e>
 8008ddc:	f7fd fdbc 	bl	8006958 <__errno>
 8008de0:	2316      	movs	r3, #22
 8008de2:	6003      	str	r3, [r0, #0]
 8008de4:	2000      	movs	r0, #0
 8008de6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008dea:	4834      	ldr	r0, [pc, #208]	@ (8008ebc <_strtol_l.constprop.0+0xf0>)
 8008dec:	460d      	mov	r5, r1
 8008dee:	462a      	mov	r2, r5
 8008df0:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008df4:	5d06      	ldrb	r6, [r0, r4]
 8008df6:	f016 0608 	ands.w	r6, r6, #8
 8008dfa:	d1f8      	bne.n	8008dee <_strtol_l.constprop.0+0x22>
 8008dfc:	2c2d      	cmp	r4, #45	@ 0x2d
 8008dfe:	d12d      	bne.n	8008e5c <_strtol_l.constprop.0+0x90>
 8008e00:	782c      	ldrb	r4, [r5, #0]
 8008e02:	2601      	movs	r6, #1
 8008e04:	1c95      	adds	r5, r2, #2
 8008e06:	f033 0210 	bics.w	r2, r3, #16
 8008e0a:	d109      	bne.n	8008e20 <_strtol_l.constprop.0+0x54>
 8008e0c:	2c30      	cmp	r4, #48	@ 0x30
 8008e0e:	d12a      	bne.n	8008e66 <_strtol_l.constprop.0+0x9a>
 8008e10:	782a      	ldrb	r2, [r5, #0]
 8008e12:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008e16:	2a58      	cmp	r2, #88	@ 0x58
 8008e18:	d125      	bne.n	8008e66 <_strtol_l.constprop.0+0x9a>
 8008e1a:	786c      	ldrb	r4, [r5, #1]
 8008e1c:	2310      	movs	r3, #16
 8008e1e:	3502      	adds	r5, #2
 8008e20:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8008e24:	f10c 3cff 	add.w	ip, ip, #4294967295
 8008e28:	2200      	movs	r2, #0
 8008e2a:	fbbc f9f3 	udiv	r9, ip, r3
 8008e2e:	4610      	mov	r0, r2
 8008e30:	fb03 ca19 	mls	sl, r3, r9, ip
 8008e34:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8008e38:	2f09      	cmp	r7, #9
 8008e3a:	d81b      	bhi.n	8008e74 <_strtol_l.constprop.0+0xa8>
 8008e3c:	463c      	mov	r4, r7
 8008e3e:	42a3      	cmp	r3, r4
 8008e40:	dd27      	ble.n	8008e92 <_strtol_l.constprop.0+0xc6>
 8008e42:	1c57      	adds	r7, r2, #1
 8008e44:	d007      	beq.n	8008e56 <_strtol_l.constprop.0+0x8a>
 8008e46:	4581      	cmp	r9, r0
 8008e48:	d320      	bcc.n	8008e8c <_strtol_l.constprop.0+0xc0>
 8008e4a:	d101      	bne.n	8008e50 <_strtol_l.constprop.0+0x84>
 8008e4c:	45a2      	cmp	sl, r4
 8008e4e:	db1d      	blt.n	8008e8c <_strtol_l.constprop.0+0xc0>
 8008e50:	fb00 4003 	mla	r0, r0, r3, r4
 8008e54:	2201      	movs	r2, #1
 8008e56:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008e5a:	e7eb      	b.n	8008e34 <_strtol_l.constprop.0+0x68>
 8008e5c:	2c2b      	cmp	r4, #43	@ 0x2b
 8008e5e:	bf04      	itt	eq
 8008e60:	782c      	ldrbeq	r4, [r5, #0]
 8008e62:	1c95      	addeq	r5, r2, #2
 8008e64:	e7cf      	b.n	8008e06 <_strtol_l.constprop.0+0x3a>
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d1da      	bne.n	8008e20 <_strtol_l.constprop.0+0x54>
 8008e6a:	2c30      	cmp	r4, #48	@ 0x30
 8008e6c:	bf0c      	ite	eq
 8008e6e:	2308      	moveq	r3, #8
 8008e70:	230a      	movne	r3, #10
 8008e72:	e7d5      	b.n	8008e20 <_strtol_l.constprop.0+0x54>
 8008e74:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8008e78:	2f19      	cmp	r7, #25
 8008e7a:	d801      	bhi.n	8008e80 <_strtol_l.constprop.0+0xb4>
 8008e7c:	3c37      	subs	r4, #55	@ 0x37
 8008e7e:	e7de      	b.n	8008e3e <_strtol_l.constprop.0+0x72>
 8008e80:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8008e84:	2f19      	cmp	r7, #25
 8008e86:	d804      	bhi.n	8008e92 <_strtol_l.constprop.0+0xc6>
 8008e88:	3c57      	subs	r4, #87	@ 0x57
 8008e8a:	e7d8      	b.n	8008e3e <_strtol_l.constprop.0+0x72>
 8008e8c:	f04f 32ff 	mov.w	r2, #4294967295
 8008e90:	e7e1      	b.n	8008e56 <_strtol_l.constprop.0+0x8a>
 8008e92:	1c53      	adds	r3, r2, #1
 8008e94:	d108      	bne.n	8008ea8 <_strtol_l.constprop.0+0xdc>
 8008e96:	2322      	movs	r3, #34	@ 0x22
 8008e98:	f8ce 3000 	str.w	r3, [lr]
 8008e9c:	4660      	mov	r0, ip
 8008e9e:	f1b8 0f00 	cmp.w	r8, #0
 8008ea2:	d0a0      	beq.n	8008de6 <_strtol_l.constprop.0+0x1a>
 8008ea4:	1e69      	subs	r1, r5, #1
 8008ea6:	e006      	b.n	8008eb6 <_strtol_l.constprop.0+0xea>
 8008ea8:	b106      	cbz	r6, 8008eac <_strtol_l.constprop.0+0xe0>
 8008eaa:	4240      	negs	r0, r0
 8008eac:	f1b8 0f00 	cmp.w	r8, #0
 8008eb0:	d099      	beq.n	8008de6 <_strtol_l.constprop.0+0x1a>
 8008eb2:	2a00      	cmp	r2, #0
 8008eb4:	d1f6      	bne.n	8008ea4 <_strtol_l.constprop.0+0xd8>
 8008eb6:	f8c8 1000 	str.w	r1, [r8]
 8008eba:	e794      	b.n	8008de6 <_strtol_l.constprop.0+0x1a>
 8008ebc:	0800a351 	.word	0x0800a351

08008ec0 <_strtol_r>:
 8008ec0:	f7ff bf84 	b.w	8008dcc <_strtol_l.constprop.0>

08008ec4 <__ssputs_r>:
 8008ec4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ec8:	688e      	ldr	r6, [r1, #8]
 8008eca:	461f      	mov	r7, r3
 8008ecc:	42be      	cmp	r6, r7
 8008ece:	680b      	ldr	r3, [r1, #0]
 8008ed0:	4682      	mov	sl, r0
 8008ed2:	460c      	mov	r4, r1
 8008ed4:	4690      	mov	r8, r2
 8008ed6:	d82d      	bhi.n	8008f34 <__ssputs_r+0x70>
 8008ed8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008edc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008ee0:	d026      	beq.n	8008f30 <__ssputs_r+0x6c>
 8008ee2:	6965      	ldr	r5, [r4, #20]
 8008ee4:	6909      	ldr	r1, [r1, #16]
 8008ee6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008eea:	eba3 0901 	sub.w	r9, r3, r1
 8008eee:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008ef2:	1c7b      	adds	r3, r7, #1
 8008ef4:	444b      	add	r3, r9
 8008ef6:	106d      	asrs	r5, r5, #1
 8008ef8:	429d      	cmp	r5, r3
 8008efa:	bf38      	it	cc
 8008efc:	461d      	movcc	r5, r3
 8008efe:	0553      	lsls	r3, r2, #21
 8008f00:	d527      	bpl.n	8008f52 <__ssputs_r+0x8e>
 8008f02:	4629      	mov	r1, r5
 8008f04:	f7fe fc1c 	bl	8007740 <_malloc_r>
 8008f08:	4606      	mov	r6, r0
 8008f0a:	b360      	cbz	r0, 8008f66 <__ssputs_r+0xa2>
 8008f0c:	6921      	ldr	r1, [r4, #16]
 8008f0e:	464a      	mov	r2, r9
 8008f10:	f000 fa18 	bl	8009344 <memcpy>
 8008f14:	89a3      	ldrh	r3, [r4, #12]
 8008f16:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008f1a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008f1e:	81a3      	strh	r3, [r4, #12]
 8008f20:	6126      	str	r6, [r4, #16]
 8008f22:	6165      	str	r5, [r4, #20]
 8008f24:	444e      	add	r6, r9
 8008f26:	eba5 0509 	sub.w	r5, r5, r9
 8008f2a:	6026      	str	r6, [r4, #0]
 8008f2c:	60a5      	str	r5, [r4, #8]
 8008f2e:	463e      	mov	r6, r7
 8008f30:	42be      	cmp	r6, r7
 8008f32:	d900      	bls.n	8008f36 <__ssputs_r+0x72>
 8008f34:	463e      	mov	r6, r7
 8008f36:	6820      	ldr	r0, [r4, #0]
 8008f38:	4632      	mov	r2, r6
 8008f3a:	4641      	mov	r1, r8
 8008f3c:	f000 f9c6 	bl	80092cc <memmove>
 8008f40:	68a3      	ldr	r3, [r4, #8]
 8008f42:	1b9b      	subs	r3, r3, r6
 8008f44:	60a3      	str	r3, [r4, #8]
 8008f46:	6823      	ldr	r3, [r4, #0]
 8008f48:	4433      	add	r3, r6
 8008f4a:	6023      	str	r3, [r4, #0]
 8008f4c:	2000      	movs	r0, #0
 8008f4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f52:	462a      	mov	r2, r5
 8008f54:	f000 fd89 	bl	8009a6a <_realloc_r>
 8008f58:	4606      	mov	r6, r0
 8008f5a:	2800      	cmp	r0, #0
 8008f5c:	d1e0      	bne.n	8008f20 <__ssputs_r+0x5c>
 8008f5e:	6921      	ldr	r1, [r4, #16]
 8008f60:	4650      	mov	r0, sl
 8008f62:	f7fe fb79 	bl	8007658 <_free_r>
 8008f66:	230c      	movs	r3, #12
 8008f68:	f8ca 3000 	str.w	r3, [sl]
 8008f6c:	89a3      	ldrh	r3, [r4, #12]
 8008f6e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008f72:	81a3      	strh	r3, [r4, #12]
 8008f74:	f04f 30ff 	mov.w	r0, #4294967295
 8008f78:	e7e9      	b.n	8008f4e <__ssputs_r+0x8a>
	...

08008f7c <_svfiprintf_r>:
 8008f7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f80:	4698      	mov	r8, r3
 8008f82:	898b      	ldrh	r3, [r1, #12]
 8008f84:	061b      	lsls	r3, r3, #24
 8008f86:	b09d      	sub	sp, #116	@ 0x74
 8008f88:	4607      	mov	r7, r0
 8008f8a:	460d      	mov	r5, r1
 8008f8c:	4614      	mov	r4, r2
 8008f8e:	d510      	bpl.n	8008fb2 <_svfiprintf_r+0x36>
 8008f90:	690b      	ldr	r3, [r1, #16]
 8008f92:	b973      	cbnz	r3, 8008fb2 <_svfiprintf_r+0x36>
 8008f94:	2140      	movs	r1, #64	@ 0x40
 8008f96:	f7fe fbd3 	bl	8007740 <_malloc_r>
 8008f9a:	6028      	str	r0, [r5, #0]
 8008f9c:	6128      	str	r0, [r5, #16]
 8008f9e:	b930      	cbnz	r0, 8008fae <_svfiprintf_r+0x32>
 8008fa0:	230c      	movs	r3, #12
 8008fa2:	603b      	str	r3, [r7, #0]
 8008fa4:	f04f 30ff 	mov.w	r0, #4294967295
 8008fa8:	b01d      	add	sp, #116	@ 0x74
 8008faa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008fae:	2340      	movs	r3, #64	@ 0x40
 8008fb0:	616b      	str	r3, [r5, #20]
 8008fb2:	2300      	movs	r3, #0
 8008fb4:	9309      	str	r3, [sp, #36]	@ 0x24
 8008fb6:	2320      	movs	r3, #32
 8008fb8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008fbc:	f8cd 800c 	str.w	r8, [sp, #12]
 8008fc0:	2330      	movs	r3, #48	@ 0x30
 8008fc2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009160 <_svfiprintf_r+0x1e4>
 8008fc6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008fca:	f04f 0901 	mov.w	r9, #1
 8008fce:	4623      	mov	r3, r4
 8008fd0:	469a      	mov	sl, r3
 8008fd2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008fd6:	b10a      	cbz	r2, 8008fdc <_svfiprintf_r+0x60>
 8008fd8:	2a25      	cmp	r2, #37	@ 0x25
 8008fda:	d1f9      	bne.n	8008fd0 <_svfiprintf_r+0x54>
 8008fdc:	ebba 0b04 	subs.w	fp, sl, r4
 8008fe0:	d00b      	beq.n	8008ffa <_svfiprintf_r+0x7e>
 8008fe2:	465b      	mov	r3, fp
 8008fe4:	4622      	mov	r2, r4
 8008fe6:	4629      	mov	r1, r5
 8008fe8:	4638      	mov	r0, r7
 8008fea:	f7ff ff6b 	bl	8008ec4 <__ssputs_r>
 8008fee:	3001      	adds	r0, #1
 8008ff0:	f000 80a7 	beq.w	8009142 <_svfiprintf_r+0x1c6>
 8008ff4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008ff6:	445a      	add	r2, fp
 8008ff8:	9209      	str	r2, [sp, #36]	@ 0x24
 8008ffa:	f89a 3000 	ldrb.w	r3, [sl]
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	f000 809f 	beq.w	8009142 <_svfiprintf_r+0x1c6>
 8009004:	2300      	movs	r3, #0
 8009006:	f04f 32ff 	mov.w	r2, #4294967295
 800900a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800900e:	f10a 0a01 	add.w	sl, sl, #1
 8009012:	9304      	str	r3, [sp, #16]
 8009014:	9307      	str	r3, [sp, #28]
 8009016:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800901a:	931a      	str	r3, [sp, #104]	@ 0x68
 800901c:	4654      	mov	r4, sl
 800901e:	2205      	movs	r2, #5
 8009020:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009024:	484e      	ldr	r0, [pc, #312]	@ (8009160 <_svfiprintf_r+0x1e4>)
 8009026:	f7f7 f8db 	bl	80001e0 <memchr>
 800902a:	9a04      	ldr	r2, [sp, #16]
 800902c:	b9d8      	cbnz	r0, 8009066 <_svfiprintf_r+0xea>
 800902e:	06d0      	lsls	r0, r2, #27
 8009030:	bf44      	itt	mi
 8009032:	2320      	movmi	r3, #32
 8009034:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009038:	0711      	lsls	r1, r2, #28
 800903a:	bf44      	itt	mi
 800903c:	232b      	movmi	r3, #43	@ 0x2b
 800903e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009042:	f89a 3000 	ldrb.w	r3, [sl]
 8009046:	2b2a      	cmp	r3, #42	@ 0x2a
 8009048:	d015      	beq.n	8009076 <_svfiprintf_r+0xfa>
 800904a:	9a07      	ldr	r2, [sp, #28]
 800904c:	4654      	mov	r4, sl
 800904e:	2000      	movs	r0, #0
 8009050:	f04f 0c0a 	mov.w	ip, #10
 8009054:	4621      	mov	r1, r4
 8009056:	f811 3b01 	ldrb.w	r3, [r1], #1
 800905a:	3b30      	subs	r3, #48	@ 0x30
 800905c:	2b09      	cmp	r3, #9
 800905e:	d94b      	bls.n	80090f8 <_svfiprintf_r+0x17c>
 8009060:	b1b0      	cbz	r0, 8009090 <_svfiprintf_r+0x114>
 8009062:	9207      	str	r2, [sp, #28]
 8009064:	e014      	b.n	8009090 <_svfiprintf_r+0x114>
 8009066:	eba0 0308 	sub.w	r3, r0, r8
 800906a:	fa09 f303 	lsl.w	r3, r9, r3
 800906e:	4313      	orrs	r3, r2
 8009070:	9304      	str	r3, [sp, #16]
 8009072:	46a2      	mov	sl, r4
 8009074:	e7d2      	b.n	800901c <_svfiprintf_r+0xa0>
 8009076:	9b03      	ldr	r3, [sp, #12]
 8009078:	1d19      	adds	r1, r3, #4
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	9103      	str	r1, [sp, #12]
 800907e:	2b00      	cmp	r3, #0
 8009080:	bfbb      	ittet	lt
 8009082:	425b      	neglt	r3, r3
 8009084:	f042 0202 	orrlt.w	r2, r2, #2
 8009088:	9307      	strge	r3, [sp, #28]
 800908a:	9307      	strlt	r3, [sp, #28]
 800908c:	bfb8      	it	lt
 800908e:	9204      	strlt	r2, [sp, #16]
 8009090:	7823      	ldrb	r3, [r4, #0]
 8009092:	2b2e      	cmp	r3, #46	@ 0x2e
 8009094:	d10a      	bne.n	80090ac <_svfiprintf_r+0x130>
 8009096:	7863      	ldrb	r3, [r4, #1]
 8009098:	2b2a      	cmp	r3, #42	@ 0x2a
 800909a:	d132      	bne.n	8009102 <_svfiprintf_r+0x186>
 800909c:	9b03      	ldr	r3, [sp, #12]
 800909e:	1d1a      	adds	r2, r3, #4
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	9203      	str	r2, [sp, #12]
 80090a4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80090a8:	3402      	adds	r4, #2
 80090aa:	9305      	str	r3, [sp, #20]
 80090ac:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009170 <_svfiprintf_r+0x1f4>
 80090b0:	7821      	ldrb	r1, [r4, #0]
 80090b2:	2203      	movs	r2, #3
 80090b4:	4650      	mov	r0, sl
 80090b6:	f7f7 f893 	bl	80001e0 <memchr>
 80090ba:	b138      	cbz	r0, 80090cc <_svfiprintf_r+0x150>
 80090bc:	9b04      	ldr	r3, [sp, #16]
 80090be:	eba0 000a 	sub.w	r0, r0, sl
 80090c2:	2240      	movs	r2, #64	@ 0x40
 80090c4:	4082      	lsls	r2, r0
 80090c6:	4313      	orrs	r3, r2
 80090c8:	3401      	adds	r4, #1
 80090ca:	9304      	str	r3, [sp, #16]
 80090cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80090d0:	4824      	ldr	r0, [pc, #144]	@ (8009164 <_svfiprintf_r+0x1e8>)
 80090d2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80090d6:	2206      	movs	r2, #6
 80090d8:	f7f7 f882 	bl	80001e0 <memchr>
 80090dc:	2800      	cmp	r0, #0
 80090de:	d036      	beq.n	800914e <_svfiprintf_r+0x1d2>
 80090e0:	4b21      	ldr	r3, [pc, #132]	@ (8009168 <_svfiprintf_r+0x1ec>)
 80090e2:	bb1b      	cbnz	r3, 800912c <_svfiprintf_r+0x1b0>
 80090e4:	9b03      	ldr	r3, [sp, #12]
 80090e6:	3307      	adds	r3, #7
 80090e8:	f023 0307 	bic.w	r3, r3, #7
 80090ec:	3308      	adds	r3, #8
 80090ee:	9303      	str	r3, [sp, #12]
 80090f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80090f2:	4433      	add	r3, r6
 80090f4:	9309      	str	r3, [sp, #36]	@ 0x24
 80090f6:	e76a      	b.n	8008fce <_svfiprintf_r+0x52>
 80090f8:	fb0c 3202 	mla	r2, ip, r2, r3
 80090fc:	460c      	mov	r4, r1
 80090fe:	2001      	movs	r0, #1
 8009100:	e7a8      	b.n	8009054 <_svfiprintf_r+0xd8>
 8009102:	2300      	movs	r3, #0
 8009104:	3401      	adds	r4, #1
 8009106:	9305      	str	r3, [sp, #20]
 8009108:	4619      	mov	r1, r3
 800910a:	f04f 0c0a 	mov.w	ip, #10
 800910e:	4620      	mov	r0, r4
 8009110:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009114:	3a30      	subs	r2, #48	@ 0x30
 8009116:	2a09      	cmp	r2, #9
 8009118:	d903      	bls.n	8009122 <_svfiprintf_r+0x1a6>
 800911a:	2b00      	cmp	r3, #0
 800911c:	d0c6      	beq.n	80090ac <_svfiprintf_r+0x130>
 800911e:	9105      	str	r1, [sp, #20]
 8009120:	e7c4      	b.n	80090ac <_svfiprintf_r+0x130>
 8009122:	fb0c 2101 	mla	r1, ip, r1, r2
 8009126:	4604      	mov	r4, r0
 8009128:	2301      	movs	r3, #1
 800912a:	e7f0      	b.n	800910e <_svfiprintf_r+0x192>
 800912c:	ab03      	add	r3, sp, #12
 800912e:	9300      	str	r3, [sp, #0]
 8009130:	462a      	mov	r2, r5
 8009132:	4b0e      	ldr	r3, [pc, #56]	@ (800916c <_svfiprintf_r+0x1f0>)
 8009134:	a904      	add	r1, sp, #16
 8009136:	4638      	mov	r0, r7
 8009138:	f7fc fcca 	bl	8005ad0 <_printf_float>
 800913c:	1c42      	adds	r2, r0, #1
 800913e:	4606      	mov	r6, r0
 8009140:	d1d6      	bne.n	80090f0 <_svfiprintf_r+0x174>
 8009142:	89ab      	ldrh	r3, [r5, #12]
 8009144:	065b      	lsls	r3, r3, #25
 8009146:	f53f af2d 	bmi.w	8008fa4 <_svfiprintf_r+0x28>
 800914a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800914c:	e72c      	b.n	8008fa8 <_svfiprintf_r+0x2c>
 800914e:	ab03      	add	r3, sp, #12
 8009150:	9300      	str	r3, [sp, #0]
 8009152:	462a      	mov	r2, r5
 8009154:	4b05      	ldr	r3, [pc, #20]	@ (800916c <_svfiprintf_r+0x1f0>)
 8009156:	a904      	add	r1, sp, #16
 8009158:	4638      	mov	r0, r7
 800915a:	f7fc ff51 	bl	8006000 <_printf_i>
 800915e:	e7ed      	b.n	800913c <_svfiprintf_r+0x1c0>
 8009160:	0800a451 	.word	0x0800a451
 8009164:	0800a45b 	.word	0x0800a45b
 8009168:	08005ad1 	.word	0x08005ad1
 800916c:	08008ec5 	.word	0x08008ec5
 8009170:	0800a457 	.word	0x0800a457

08009174 <__sflush_r>:
 8009174:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009178:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800917c:	0716      	lsls	r6, r2, #28
 800917e:	4605      	mov	r5, r0
 8009180:	460c      	mov	r4, r1
 8009182:	d454      	bmi.n	800922e <__sflush_r+0xba>
 8009184:	684b      	ldr	r3, [r1, #4]
 8009186:	2b00      	cmp	r3, #0
 8009188:	dc02      	bgt.n	8009190 <__sflush_r+0x1c>
 800918a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800918c:	2b00      	cmp	r3, #0
 800918e:	dd48      	ble.n	8009222 <__sflush_r+0xae>
 8009190:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009192:	2e00      	cmp	r6, #0
 8009194:	d045      	beq.n	8009222 <__sflush_r+0xae>
 8009196:	2300      	movs	r3, #0
 8009198:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800919c:	682f      	ldr	r7, [r5, #0]
 800919e:	6a21      	ldr	r1, [r4, #32]
 80091a0:	602b      	str	r3, [r5, #0]
 80091a2:	d030      	beq.n	8009206 <__sflush_r+0x92>
 80091a4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80091a6:	89a3      	ldrh	r3, [r4, #12]
 80091a8:	0759      	lsls	r1, r3, #29
 80091aa:	d505      	bpl.n	80091b8 <__sflush_r+0x44>
 80091ac:	6863      	ldr	r3, [r4, #4]
 80091ae:	1ad2      	subs	r2, r2, r3
 80091b0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80091b2:	b10b      	cbz	r3, 80091b8 <__sflush_r+0x44>
 80091b4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80091b6:	1ad2      	subs	r2, r2, r3
 80091b8:	2300      	movs	r3, #0
 80091ba:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80091bc:	6a21      	ldr	r1, [r4, #32]
 80091be:	4628      	mov	r0, r5
 80091c0:	47b0      	blx	r6
 80091c2:	1c43      	adds	r3, r0, #1
 80091c4:	89a3      	ldrh	r3, [r4, #12]
 80091c6:	d106      	bne.n	80091d6 <__sflush_r+0x62>
 80091c8:	6829      	ldr	r1, [r5, #0]
 80091ca:	291d      	cmp	r1, #29
 80091cc:	d82b      	bhi.n	8009226 <__sflush_r+0xb2>
 80091ce:	4a2a      	ldr	r2, [pc, #168]	@ (8009278 <__sflush_r+0x104>)
 80091d0:	410a      	asrs	r2, r1
 80091d2:	07d6      	lsls	r6, r2, #31
 80091d4:	d427      	bmi.n	8009226 <__sflush_r+0xb2>
 80091d6:	2200      	movs	r2, #0
 80091d8:	6062      	str	r2, [r4, #4]
 80091da:	04d9      	lsls	r1, r3, #19
 80091dc:	6922      	ldr	r2, [r4, #16]
 80091de:	6022      	str	r2, [r4, #0]
 80091e0:	d504      	bpl.n	80091ec <__sflush_r+0x78>
 80091e2:	1c42      	adds	r2, r0, #1
 80091e4:	d101      	bne.n	80091ea <__sflush_r+0x76>
 80091e6:	682b      	ldr	r3, [r5, #0]
 80091e8:	b903      	cbnz	r3, 80091ec <__sflush_r+0x78>
 80091ea:	6560      	str	r0, [r4, #84]	@ 0x54
 80091ec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80091ee:	602f      	str	r7, [r5, #0]
 80091f0:	b1b9      	cbz	r1, 8009222 <__sflush_r+0xae>
 80091f2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80091f6:	4299      	cmp	r1, r3
 80091f8:	d002      	beq.n	8009200 <__sflush_r+0x8c>
 80091fa:	4628      	mov	r0, r5
 80091fc:	f7fe fa2c 	bl	8007658 <_free_r>
 8009200:	2300      	movs	r3, #0
 8009202:	6363      	str	r3, [r4, #52]	@ 0x34
 8009204:	e00d      	b.n	8009222 <__sflush_r+0xae>
 8009206:	2301      	movs	r3, #1
 8009208:	4628      	mov	r0, r5
 800920a:	47b0      	blx	r6
 800920c:	4602      	mov	r2, r0
 800920e:	1c50      	adds	r0, r2, #1
 8009210:	d1c9      	bne.n	80091a6 <__sflush_r+0x32>
 8009212:	682b      	ldr	r3, [r5, #0]
 8009214:	2b00      	cmp	r3, #0
 8009216:	d0c6      	beq.n	80091a6 <__sflush_r+0x32>
 8009218:	2b1d      	cmp	r3, #29
 800921a:	d001      	beq.n	8009220 <__sflush_r+0xac>
 800921c:	2b16      	cmp	r3, #22
 800921e:	d11e      	bne.n	800925e <__sflush_r+0xea>
 8009220:	602f      	str	r7, [r5, #0]
 8009222:	2000      	movs	r0, #0
 8009224:	e022      	b.n	800926c <__sflush_r+0xf8>
 8009226:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800922a:	b21b      	sxth	r3, r3
 800922c:	e01b      	b.n	8009266 <__sflush_r+0xf2>
 800922e:	690f      	ldr	r7, [r1, #16]
 8009230:	2f00      	cmp	r7, #0
 8009232:	d0f6      	beq.n	8009222 <__sflush_r+0xae>
 8009234:	0793      	lsls	r3, r2, #30
 8009236:	680e      	ldr	r6, [r1, #0]
 8009238:	bf08      	it	eq
 800923a:	694b      	ldreq	r3, [r1, #20]
 800923c:	600f      	str	r7, [r1, #0]
 800923e:	bf18      	it	ne
 8009240:	2300      	movne	r3, #0
 8009242:	eba6 0807 	sub.w	r8, r6, r7
 8009246:	608b      	str	r3, [r1, #8]
 8009248:	f1b8 0f00 	cmp.w	r8, #0
 800924c:	dde9      	ble.n	8009222 <__sflush_r+0xae>
 800924e:	6a21      	ldr	r1, [r4, #32]
 8009250:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009252:	4643      	mov	r3, r8
 8009254:	463a      	mov	r2, r7
 8009256:	4628      	mov	r0, r5
 8009258:	47b0      	blx	r6
 800925a:	2800      	cmp	r0, #0
 800925c:	dc08      	bgt.n	8009270 <__sflush_r+0xfc>
 800925e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009262:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009266:	81a3      	strh	r3, [r4, #12]
 8009268:	f04f 30ff 	mov.w	r0, #4294967295
 800926c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009270:	4407      	add	r7, r0
 8009272:	eba8 0800 	sub.w	r8, r8, r0
 8009276:	e7e7      	b.n	8009248 <__sflush_r+0xd4>
 8009278:	dfbffffe 	.word	0xdfbffffe

0800927c <_fflush_r>:
 800927c:	b538      	push	{r3, r4, r5, lr}
 800927e:	690b      	ldr	r3, [r1, #16]
 8009280:	4605      	mov	r5, r0
 8009282:	460c      	mov	r4, r1
 8009284:	b913      	cbnz	r3, 800928c <_fflush_r+0x10>
 8009286:	2500      	movs	r5, #0
 8009288:	4628      	mov	r0, r5
 800928a:	bd38      	pop	{r3, r4, r5, pc}
 800928c:	b118      	cbz	r0, 8009296 <_fflush_r+0x1a>
 800928e:	6a03      	ldr	r3, [r0, #32]
 8009290:	b90b      	cbnz	r3, 8009296 <_fflush_r+0x1a>
 8009292:	f7fd fa75 	bl	8006780 <__sinit>
 8009296:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800929a:	2b00      	cmp	r3, #0
 800929c:	d0f3      	beq.n	8009286 <_fflush_r+0xa>
 800929e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80092a0:	07d0      	lsls	r0, r2, #31
 80092a2:	d404      	bmi.n	80092ae <_fflush_r+0x32>
 80092a4:	0599      	lsls	r1, r3, #22
 80092a6:	d402      	bmi.n	80092ae <_fflush_r+0x32>
 80092a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80092aa:	f7fd fb80 	bl	80069ae <__retarget_lock_acquire_recursive>
 80092ae:	4628      	mov	r0, r5
 80092b0:	4621      	mov	r1, r4
 80092b2:	f7ff ff5f 	bl	8009174 <__sflush_r>
 80092b6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80092b8:	07da      	lsls	r2, r3, #31
 80092ba:	4605      	mov	r5, r0
 80092bc:	d4e4      	bmi.n	8009288 <_fflush_r+0xc>
 80092be:	89a3      	ldrh	r3, [r4, #12]
 80092c0:	059b      	lsls	r3, r3, #22
 80092c2:	d4e1      	bmi.n	8009288 <_fflush_r+0xc>
 80092c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80092c6:	f7fd fb73 	bl	80069b0 <__retarget_lock_release_recursive>
 80092ca:	e7dd      	b.n	8009288 <_fflush_r+0xc>

080092cc <memmove>:
 80092cc:	4288      	cmp	r0, r1
 80092ce:	b510      	push	{r4, lr}
 80092d0:	eb01 0402 	add.w	r4, r1, r2
 80092d4:	d902      	bls.n	80092dc <memmove+0x10>
 80092d6:	4284      	cmp	r4, r0
 80092d8:	4623      	mov	r3, r4
 80092da:	d807      	bhi.n	80092ec <memmove+0x20>
 80092dc:	1e43      	subs	r3, r0, #1
 80092de:	42a1      	cmp	r1, r4
 80092e0:	d008      	beq.n	80092f4 <memmove+0x28>
 80092e2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80092e6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80092ea:	e7f8      	b.n	80092de <memmove+0x12>
 80092ec:	4402      	add	r2, r0
 80092ee:	4601      	mov	r1, r0
 80092f0:	428a      	cmp	r2, r1
 80092f2:	d100      	bne.n	80092f6 <memmove+0x2a>
 80092f4:	bd10      	pop	{r4, pc}
 80092f6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80092fa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80092fe:	e7f7      	b.n	80092f0 <memmove+0x24>

08009300 <strncmp>:
 8009300:	b510      	push	{r4, lr}
 8009302:	b16a      	cbz	r2, 8009320 <strncmp+0x20>
 8009304:	3901      	subs	r1, #1
 8009306:	1884      	adds	r4, r0, r2
 8009308:	f810 2b01 	ldrb.w	r2, [r0], #1
 800930c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8009310:	429a      	cmp	r2, r3
 8009312:	d103      	bne.n	800931c <strncmp+0x1c>
 8009314:	42a0      	cmp	r0, r4
 8009316:	d001      	beq.n	800931c <strncmp+0x1c>
 8009318:	2a00      	cmp	r2, #0
 800931a:	d1f5      	bne.n	8009308 <strncmp+0x8>
 800931c:	1ad0      	subs	r0, r2, r3
 800931e:	bd10      	pop	{r4, pc}
 8009320:	4610      	mov	r0, r2
 8009322:	e7fc      	b.n	800931e <strncmp+0x1e>

08009324 <_sbrk_r>:
 8009324:	b538      	push	{r3, r4, r5, lr}
 8009326:	4d06      	ldr	r5, [pc, #24]	@ (8009340 <_sbrk_r+0x1c>)
 8009328:	2300      	movs	r3, #0
 800932a:	4604      	mov	r4, r0
 800932c:	4608      	mov	r0, r1
 800932e:	602b      	str	r3, [r5, #0]
 8009330:	f7f8 f93a 	bl	80015a8 <_sbrk>
 8009334:	1c43      	adds	r3, r0, #1
 8009336:	d102      	bne.n	800933e <_sbrk_r+0x1a>
 8009338:	682b      	ldr	r3, [r5, #0]
 800933a:	b103      	cbz	r3, 800933e <_sbrk_r+0x1a>
 800933c:	6023      	str	r3, [r4, #0]
 800933e:	bd38      	pop	{r3, r4, r5, pc}
 8009340:	200004f8 	.word	0x200004f8

08009344 <memcpy>:
 8009344:	440a      	add	r2, r1
 8009346:	4291      	cmp	r1, r2
 8009348:	f100 33ff 	add.w	r3, r0, #4294967295
 800934c:	d100      	bne.n	8009350 <memcpy+0xc>
 800934e:	4770      	bx	lr
 8009350:	b510      	push	{r4, lr}
 8009352:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009356:	f803 4f01 	strb.w	r4, [r3, #1]!
 800935a:	4291      	cmp	r1, r2
 800935c:	d1f9      	bne.n	8009352 <memcpy+0xe>
 800935e:	bd10      	pop	{r4, pc}

08009360 <nan>:
 8009360:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8009368 <nan+0x8>
 8009364:	4770      	bx	lr
 8009366:	bf00      	nop
 8009368:	00000000 	.word	0x00000000
 800936c:	7ff80000 	.word	0x7ff80000

08009370 <__assert_func>:
 8009370:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009372:	4614      	mov	r4, r2
 8009374:	461a      	mov	r2, r3
 8009376:	4b09      	ldr	r3, [pc, #36]	@ (800939c <__assert_func+0x2c>)
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	4605      	mov	r5, r0
 800937c:	68d8      	ldr	r0, [r3, #12]
 800937e:	b954      	cbnz	r4, 8009396 <__assert_func+0x26>
 8009380:	4b07      	ldr	r3, [pc, #28]	@ (80093a0 <__assert_func+0x30>)
 8009382:	461c      	mov	r4, r3
 8009384:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009388:	9100      	str	r1, [sp, #0]
 800938a:	462b      	mov	r3, r5
 800938c:	4905      	ldr	r1, [pc, #20]	@ (80093a4 <__assert_func+0x34>)
 800938e:	f000 fba7 	bl	8009ae0 <fiprintf>
 8009392:	f000 fbb7 	bl	8009b04 <abort>
 8009396:	4b04      	ldr	r3, [pc, #16]	@ (80093a8 <__assert_func+0x38>)
 8009398:	e7f4      	b.n	8009384 <__assert_func+0x14>
 800939a:	bf00      	nop
 800939c:	20000018 	.word	0x20000018
 80093a0:	0800a4a5 	.word	0x0800a4a5
 80093a4:	0800a477 	.word	0x0800a477
 80093a8:	0800a46a 	.word	0x0800a46a

080093ac <_calloc_r>:
 80093ac:	b570      	push	{r4, r5, r6, lr}
 80093ae:	fba1 5402 	umull	r5, r4, r1, r2
 80093b2:	b93c      	cbnz	r4, 80093c4 <_calloc_r+0x18>
 80093b4:	4629      	mov	r1, r5
 80093b6:	f7fe f9c3 	bl	8007740 <_malloc_r>
 80093ba:	4606      	mov	r6, r0
 80093bc:	b928      	cbnz	r0, 80093ca <_calloc_r+0x1e>
 80093be:	2600      	movs	r6, #0
 80093c0:	4630      	mov	r0, r6
 80093c2:	bd70      	pop	{r4, r5, r6, pc}
 80093c4:	220c      	movs	r2, #12
 80093c6:	6002      	str	r2, [r0, #0]
 80093c8:	e7f9      	b.n	80093be <_calloc_r+0x12>
 80093ca:	462a      	mov	r2, r5
 80093cc:	4621      	mov	r1, r4
 80093ce:	f7fd fa70 	bl	80068b2 <memset>
 80093d2:	e7f5      	b.n	80093c0 <_calloc_r+0x14>

080093d4 <rshift>:
 80093d4:	6903      	ldr	r3, [r0, #16]
 80093d6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80093da:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80093de:	ea4f 1261 	mov.w	r2, r1, asr #5
 80093e2:	f100 0414 	add.w	r4, r0, #20
 80093e6:	dd45      	ble.n	8009474 <rshift+0xa0>
 80093e8:	f011 011f 	ands.w	r1, r1, #31
 80093ec:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80093f0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80093f4:	d10c      	bne.n	8009410 <rshift+0x3c>
 80093f6:	f100 0710 	add.w	r7, r0, #16
 80093fa:	4629      	mov	r1, r5
 80093fc:	42b1      	cmp	r1, r6
 80093fe:	d334      	bcc.n	800946a <rshift+0x96>
 8009400:	1a9b      	subs	r3, r3, r2
 8009402:	009b      	lsls	r3, r3, #2
 8009404:	1eea      	subs	r2, r5, #3
 8009406:	4296      	cmp	r6, r2
 8009408:	bf38      	it	cc
 800940a:	2300      	movcc	r3, #0
 800940c:	4423      	add	r3, r4
 800940e:	e015      	b.n	800943c <rshift+0x68>
 8009410:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009414:	f1c1 0820 	rsb	r8, r1, #32
 8009418:	40cf      	lsrs	r7, r1
 800941a:	f105 0e04 	add.w	lr, r5, #4
 800941e:	46a1      	mov	r9, r4
 8009420:	4576      	cmp	r6, lr
 8009422:	46f4      	mov	ip, lr
 8009424:	d815      	bhi.n	8009452 <rshift+0x7e>
 8009426:	1a9a      	subs	r2, r3, r2
 8009428:	0092      	lsls	r2, r2, #2
 800942a:	3a04      	subs	r2, #4
 800942c:	3501      	adds	r5, #1
 800942e:	42ae      	cmp	r6, r5
 8009430:	bf38      	it	cc
 8009432:	2200      	movcc	r2, #0
 8009434:	18a3      	adds	r3, r4, r2
 8009436:	50a7      	str	r7, [r4, r2]
 8009438:	b107      	cbz	r7, 800943c <rshift+0x68>
 800943a:	3304      	adds	r3, #4
 800943c:	1b1a      	subs	r2, r3, r4
 800943e:	42a3      	cmp	r3, r4
 8009440:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009444:	bf08      	it	eq
 8009446:	2300      	moveq	r3, #0
 8009448:	6102      	str	r2, [r0, #16]
 800944a:	bf08      	it	eq
 800944c:	6143      	streq	r3, [r0, #20]
 800944e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009452:	f8dc c000 	ldr.w	ip, [ip]
 8009456:	fa0c fc08 	lsl.w	ip, ip, r8
 800945a:	ea4c 0707 	orr.w	r7, ip, r7
 800945e:	f849 7b04 	str.w	r7, [r9], #4
 8009462:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009466:	40cf      	lsrs	r7, r1
 8009468:	e7da      	b.n	8009420 <rshift+0x4c>
 800946a:	f851 cb04 	ldr.w	ip, [r1], #4
 800946e:	f847 cf04 	str.w	ip, [r7, #4]!
 8009472:	e7c3      	b.n	80093fc <rshift+0x28>
 8009474:	4623      	mov	r3, r4
 8009476:	e7e1      	b.n	800943c <rshift+0x68>

08009478 <__hexdig_fun>:
 8009478:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800947c:	2b09      	cmp	r3, #9
 800947e:	d802      	bhi.n	8009486 <__hexdig_fun+0xe>
 8009480:	3820      	subs	r0, #32
 8009482:	b2c0      	uxtb	r0, r0
 8009484:	4770      	bx	lr
 8009486:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800948a:	2b05      	cmp	r3, #5
 800948c:	d801      	bhi.n	8009492 <__hexdig_fun+0x1a>
 800948e:	3847      	subs	r0, #71	@ 0x47
 8009490:	e7f7      	b.n	8009482 <__hexdig_fun+0xa>
 8009492:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8009496:	2b05      	cmp	r3, #5
 8009498:	d801      	bhi.n	800949e <__hexdig_fun+0x26>
 800949a:	3827      	subs	r0, #39	@ 0x27
 800949c:	e7f1      	b.n	8009482 <__hexdig_fun+0xa>
 800949e:	2000      	movs	r0, #0
 80094a0:	4770      	bx	lr
	...

080094a4 <__gethex>:
 80094a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094a8:	b085      	sub	sp, #20
 80094aa:	468a      	mov	sl, r1
 80094ac:	9302      	str	r3, [sp, #8]
 80094ae:	680b      	ldr	r3, [r1, #0]
 80094b0:	9001      	str	r0, [sp, #4]
 80094b2:	4690      	mov	r8, r2
 80094b4:	1c9c      	adds	r4, r3, #2
 80094b6:	46a1      	mov	r9, r4
 80094b8:	f814 0b01 	ldrb.w	r0, [r4], #1
 80094bc:	2830      	cmp	r0, #48	@ 0x30
 80094be:	d0fa      	beq.n	80094b6 <__gethex+0x12>
 80094c0:	eba9 0303 	sub.w	r3, r9, r3
 80094c4:	f1a3 0b02 	sub.w	fp, r3, #2
 80094c8:	f7ff ffd6 	bl	8009478 <__hexdig_fun>
 80094cc:	4605      	mov	r5, r0
 80094ce:	2800      	cmp	r0, #0
 80094d0:	d168      	bne.n	80095a4 <__gethex+0x100>
 80094d2:	49a0      	ldr	r1, [pc, #640]	@ (8009754 <__gethex+0x2b0>)
 80094d4:	2201      	movs	r2, #1
 80094d6:	4648      	mov	r0, r9
 80094d8:	f7ff ff12 	bl	8009300 <strncmp>
 80094dc:	4607      	mov	r7, r0
 80094de:	2800      	cmp	r0, #0
 80094e0:	d167      	bne.n	80095b2 <__gethex+0x10e>
 80094e2:	f899 0001 	ldrb.w	r0, [r9, #1]
 80094e6:	4626      	mov	r6, r4
 80094e8:	f7ff ffc6 	bl	8009478 <__hexdig_fun>
 80094ec:	2800      	cmp	r0, #0
 80094ee:	d062      	beq.n	80095b6 <__gethex+0x112>
 80094f0:	4623      	mov	r3, r4
 80094f2:	7818      	ldrb	r0, [r3, #0]
 80094f4:	2830      	cmp	r0, #48	@ 0x30
 80094f6:	4699      	mov	r9, r3
 80094f8:	f103 0301 	add.w	r3, r3, #1
 80094fc:	d0f9      	beq.n	80094f2 <__gethex+0x4e>
 80094fe:	f7ff ffbb 	bl	8009478 <__hexdig_fun>
 8009502:	fab0 f580 	clz	r5, r0
 8009506:	096d      	lsrs	r5, r5, #5
 8009508:	f04f 0b01 	mov.w	fp, #1
 800950c:	464a      	mov	r2, r9
 800950e:	4616      	mov	r6, r2
 8009510:	3201      	adds	r2, #1
 8009512:	7830      	ldrb	r0, [r6, #0]
 8009514:	f7ff ffb0 	bl	8009478 <__hexdig_fun>
 8009518:	2800      	cmp	r0, #0
 800951a:	d1f8      	bne.n	800950e <__gethex+0x6a>
 800951c:	498d      	ldr	r1, [pc, #564]	@ (8009754 <__gethex+0x2b0>)
 800951e:	2201      	movs	r2, #1
 8009520:	4630      	mov	r0, r6
 8009522:	f7ff feed 	bl	8009300 <strncmp>
 8009526:	2800      	cmp	r0, #0
 8009528:	d13f      	bne.n	80095aa <__gethex+0x106>
 800952a:	b944      	cbnz	r4, 800953e <__gethex+0x9a>
 800952c:	1c74      	adds	r4, r6, #1
 800952e:	4622      	mov	r2, r4
 8009530:	4616      	mov	r6, r2
 8009532:	3201      	adds	r2, #1
 8009534:	7830      	ldrb	r0, [r6, #0]
 8009536:	f7ff ff9f 	bl	8009478 <__hexdig_fun>
 800953a:	2800      	cmp	r0, #0
 800953c:	d1f8      	bne.n	8009530 <__gethex+0x8c>
 800953e:	1ba4      	subs	r4, r4, r6
 8009540:	00a7      	lsls	r7, r4, #2
 8009542:	7833      	ldrb	r3, [r6, #0]
 8009544:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8009548:	2b50      	cmp	r3, #80	@ 0x50
 800954a:	d13e      	bne.n	80095ca <__gethex+0x126>
 800954c:	7873      	ldrb	r3, [r6, #1]
 800954e:	2b2b      	cmp	r3, #43	@ 0x2b
 8009550:	d033      	beq.n	80095ba <__gethex+0x116>
 8009552:	2b2d      	cmp	r3, #45	@ 0x2d
 8009554:	d034      	beq.n	80095c0 <__gethex+0x11c>
 8009556:	1c71      	adds	r1, r6, #1
 8009558:	2400      	movs	r4, #0
 800955a:	7808      	ldrb	r0, [r1, #0]
 800955c:	f7ff ff8c 	bl	8009478 <__hexdig_fun>
 8009560:	1e43      	subs	r3, r0, #1
 8009562:	b2db      	uxtb	r3, r3
 8009564:	2b18      	cmp	r3, #24
 8009566:	d830      	bhi.n	80095ca <__gethex+0x126>
 8009568:	f1a0 0210 	sub.w	r2, r0, #16
 800956c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009570:	f7ff ff82 	bl	8009478 <__hexdig_fun>
 8009574:	f100 3cff 	add.w	ip, r0, #4294967295
 8009578:	fa5f fc8c 	uxtb.w	ip, ip
 800957c:	f1bc 0f18 	cmp.w	ip, #24
 8009580:	f04f 030a 	mov.w	r3, #10
 8009584:	d91e      	bls.n	80095c4 <__gethex+0x120>
 8009586:	b104      	cbz	r4, 800958a <__gethex+0xe6>
 8009588:	4252      	negs	r2, r2
 800958a:	4417      	add	r7, r2
 800958c:	f8ca 1000 	str.w	r1, [sl]
 8009590:	b1ed      	cbz	r5, 80095ce <__gethex+0x12a>
 8009592:	f1bb 0f00 	cmp.w	fp, #0
 8009596:	bf0c      	ite	eq
 8009598:	2506      	moveq	r5, #6
 800959a:	2500      	movne	r5, #0
 800959c:	4628      	mov	r0, r5
 800959e:	b005      	add	sp, #20
 80095a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095a4:	2500      	movs	r5, #0
 80095a6:	462c      	mov	r4, r5
 80095a8:	e7b0      	b.n	800950c <__gethex+0x68>
 80095aa:	2c00      	cmp	r4, #0
 80095ac:	d1c7      	bne.n	800953e <__gethex+0x9a>
 80095ae:	4627      	mov	r7, r4
 80095b0:	e7c7      	b.n	8009542 <__gethex+0x9e>
 80095b2:	464e      	mov	r6, r9
 80095b4:	462f      	mov	r7, r5
 80095b6:	2501      	movs	r5, #1
 80095b8:	e7c3      	b.n	8009542 <__gethex+0x9e>
 80095ba:	2400      	movs	r4, #0
 80095bc:	1cb1      	adds	r1, r6, #2
 80095be:	e7cc      	b.n	800955a <__gethex+0xb6>
 80095c0:	2401      	movs	r4, #1
 80095c2:	e7fb      	b.n	80095bc <__gethex+0x118>
 80095c4:	fb03 0002 	mla	r0, r3, r2, r0
 80095c8:	e7ce      	b.n	8009568 <__gethex+0xc4>
 80095ca:	4631      	mov	r1, r6
 80095cc:	e7de      	b.n	800958c <__gethex+0xe8>
 80095ce:	eba6 0309 	sub.w	r3, r6, r9
 80095d2:	3b01      	subs	r3, #1
 80095d4:	4629      	mov	r1, r5
 80095d6:	2b07      	cmp	r3, #7
 80095d8:	dc0a      	bgt.n	80095f0 <__gethex+0x14c>
 80095da:	9801      	ldr	r0, [sp, #4]
 80095dc:	f7fe f93c 	bl	8007858 <_Balloc>
 80095e0:	4604      	mov	r4, r0
 80095e2:	b940      	cbnz	r0, 80095f6 <__gethex+0x152>
 80095e4:	4b5c      	ldr	r3, [pc, #368]	@ (8009758 <__gethex+0x2b4>)
 80095e6:	4602      	mov	r2, r0
 80095e8:	21e4      	movs	r1, #228	@ 0xe4
 80095ea:	485c      	ldr	r0, [pc, #368]	@ (800975c <__gethex+0x2b8>)
 80095ec:	f7ff fec0 	bl	8009370 <__assert_func>
 80095f0:	3101      	adds	r1, #1
 80095f2:	105b      	asrs	r3, r3, #1
 80095f4:	e7ef      	b.n	80095d6 <__gethex+0x132>
 80095f6:	f100 0a14 	add.w	sl, r0, #20
 80095fa:	2300      	movs	r3, #0
 80095fc:	4655      	mov	r5, sl
 80095fe:	469b      	mov	fp, r3
 8009600:	45b1      	cmp	r9, r6
 8009602:	d337      	bcc.n	8009674 <__gethex+0x1d0>
 8009604:	f845 bb04 	str.w	fp, [r5], #4
 8009608:	eba5 050a 	sub.w	r5, r5, sl
 800960c:	10ad      	asrs	r5, r5, #2
 800960e:	6125      	str	r5, [r4, #16]
 8009610:	4658      	mov	r0, fp
 8009612:	f7fe fa13 	bl	8007a3c <__hi0bits>
 8009616:	016d      	lsls	r5, r5, #5
 8009618:	f8d8 6000 	ldr.w	r6, [r8]
 800961c:	1a2d      	subs	r5, r5, r0
 800961e:	42b5      	cmp	r5, r6
 8009620:	dd54      	ble.n	80096cc <__gethex+0x228>
 8009622:	1bad      	subs	r5, r5, r6
 8009624:	4629      	mov	r1, r5
 8009626:	4620      	mov	r0, r4
 8009628:	f7fe fda7 	bl	800817a <__any_on>
 800962c:	4681      	mov	r9, r0
 800962e:	b178      	cbz	r0, 8009650 <__gethex+0x1ac>
 8009630:	1e6b      	subs	r3, r5, #1
 8009632:	1159      	asrs	r1, r3, #5
 8009634:	f003 021f 	and.w	r2, r3, #31
 8009638:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800963c:	f04f 0901 	mov.w	r9, #1
 8009640:	fa09 f202 	lsl.w	r2, r9, r2
 8009644:	420a      	tst	r2, r1
 8009646:	d003      	beq.n	8009650 <__gethex+0x1ac>
 8009648:	454b      	cmp	r3, r9
 800964a:	dc36      	bgt.n	80096ba <__gethex+0x216>
 800964c:	f04f 0902 	mov.w	r9, #2
 8009650:	4629      	mov	r1, r5
 8009652:	4620      	mov	r0, r4
 8009654:	f7ff febe 	bl	80093d4 <rshift>
 8009658:	442f      	add	r7, r5
 800965a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800965e:	42bb      	cmp	r3, r7
 8009660:	da42      	bge.n	80096e8 <__gethex+0x244>
 8009662:	9801      	ldr	r0, [sp, #4]
 8009664:	4621      	mov	r1, r4
 8009666:	f7fe f937 	bl	80078d8 <_Bfree>
 800966a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800966c:	2300      	movs	r3, #0
 800966e:	6013      	str	r3, [r2, #0]
 8009670:	25a3      	movs	r5, #163	@ 0xa3
 8009672:	e793      	b.n	800959c <__gethex+0xf8>
 8009674:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8009678:	2a2e      	cmp	r2, #46	@ 0x2e
 800967a:	d012      	beq.n	80096a2 <__gethex+0x1fe>
 800967c:	2b20      	cmp	r3, #32
 800967e:	d104      	bne.n	800968a <__gethex+0x1e6>
 8009680:	f845 bb04 	str.w	fp, [r5], #4
 8009684:	f04f 0b00 	mov.w	fp, #0
 8009688:	465b      	mov	r3, fp
 800968a:	7830      	ldrb	r0, [r6, #0]
 800968c:	9303      	str	r3, [sp, #12]
 800968e:	f7ff fef3 	bl	8009478 <__hexdig_fun>
 8009692:	9b03      	ldr	r3, [sp, #12]
 8009694:	f000 000f 	and.w	r0, r0, #15
 8009698:	4098      	lsls	r0, r3
 800969a:	ea4b 0b00 	orr.w	fp, fp, r0
 800969e:	3304      	adds	r3, #4
 80096a0:	e7ae      	b.n	8009600 <__gethex+0x15c>
 80096a2:	45b1      	cmp	r9, r6
 80096a4:	d8ea      	bhi.n	800967c <__gethex+0x1d8>
 80096a6:	492b      	ldr	r1, [pc, #172]	@ (8009754 <__gethex+0x2b0>)
 80096a8:	9303      	str	r3, [sp, #12]
 80096aa:	2201      	movs	r2, #1
 80096ac:	4630      	mov	r0, r6
 80096ae:	f7ff fe27 	bl	8009300 <strncmp>
 80096b2:	9b03      	ldr	r3, [sp, #12]
 80096b4:	2800      	cmp	r0, #0
 80096b6:	d1e1      	bne.n	800967c <__gethex+0x1d8>
 80096b8:	e7a2      	b.n	8009600 <__gethex+0x15c>
 80096ba:	1ea9      	subs	r1, r5, #2
 80096bc:	4620      	mov	r0, r4
 80096be:	f7fe fd5c 	bl	800817a <__any_on>
 80096c2:	2800      	cmp	r0, #0
 80096c4:	d0c2      	beq.n	800964c <__gethex+0x1a8>
 80096c6:	f04f 0903 	mov.w	r9, #3
 80096ca:	e7c1      	b.n	8009650 <__gethex+0x1ac>
 80096cc:	da09      	bge.n	80096e2 <__gethex+0x23e>
 80096ce:	1b75      	subs	r5, r6, r5
 80096d0:	4621      	mov	r1, r4
 80096d2:	9801      	ldr	r0, [sp, #4]
 80096d4:	462a      	mov	r2, r5
 80096d6:	f7fe fb17 	bl	8007d08 <__lshift>
 80096da:	1b7f      	subs	r7, r7, r5
 80096dc:	4604      	mov	r4, r0
 80096de:	f100 0a14 	add.w	sl, r0, #20
 80096e2:	f04f 0900 	mov.w	r9, #0
 80096e6:	e7b8      	b.n	800965a <__gethex+0x1b6>
 80096e8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80096ec:	42bd      	cmp	r5, r7
 80096ee:	dd6f      	ble.n	80097d0 <__gethex+0x32c>
 80096f0:	1bed      	subs	r5, r5, r7
 80096f2:	42ae      	cmp	r6, r5
 80096f4:	dc34      	bgt.n	8009760 <__gethex+0x2bc>
 80096f6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80096fa:	2b02      	cmp	r3, #2
 80096fc:	d022      	beq.n	8009744 <__gethex+0x2a0>
 80096fe:	2b03      	cmp	r3, #3
 8009700:	d024      	beq.n	800974c <__gethex+0x2a8>
 8009702:	2b01      	cmp	r3, #1
 8009704:	d115      	bne.n	8009732 <__gethex+0x28e>
 8009706:	42ae      	cmp	r6, r5
 8009708:	d113      	bne.n	8009732 <__gethex+0x28e>
 800970a:	2e01      	cmp	r6, #1
 800970c:	d10b      	bne.n	8009726 <__gethex+0x282>
 800970e:	9a02      	ldr	r2, [sp, #8]
 8009710:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009714:	6013      	str	r3, [r2, #0]
 8009716:	2301      	movs	r3, #1
 8009718:	6123      	str	r3, [r4, #16]
 800971a:	f8ca 3000 	str.w	r3, [sl]
 800971e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009720:	2562      	movs	r5, #98	@ 0x62
 8009722:	601c      	str	r4, [r3, #0]
 8009724:	e73a      	b.n	800959c <__gethex+0xf8>
 8009726:	1e71      	subs	r1, r6, #1
 8009728:	4620      	mov	r0, r4
 800972a:	f7fe fd26 	bl	800817a <__any_on>
 800972e:	2800      	cmp	r0, #0
 8009730:	d1ed      	bne.n	800970e <__gethex+0x26a>
 8009732:	9801      	ldr	r0, [sp, #4]
 8009734:	4621      	mov	r1, r4
 8009736:	f7fe f8cf 	bl	80078d8 <_Bfree>
 800973a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800973c:	2300      	movs	r3, #0
 800973e:	6013      	str	r3, [r2, #0]
 8009740:	2550      	movs	r5, #80	@ 0x50
 8009742:	e72b      	b.n	800959c <__gethex+0xf8>
 8009744:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009746:	2b00      	cmp	r3, #0
 8009748:	d1f3      	bne.n	8009732 <__gethex+0x28e>
 800974a:	e7e0      	b.n	800970e <__gethex+0x26a>
 800974c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800974e:	2b00      	cmp	r3, #0
 8009750:	d1dd      	bne.n	800970e <__gethex+0x26a>
 8009752:	e7ee      	b.n	8009732 <__gethex+0x28e>
 8009754:	0800a2f8 	.word	0x0800a2f8
 8009758:	0800a191 	.word	0x0800a191
 800975c:	0800a4a6 	.word	0x0800a4a6
 8009760:	1e6f      	subs	r7, r5, #1
 8009762:	f1b9 0f00 	cmp.w	r9, #0
 8009766:	d130      	bne.n	80097ca <__gethex+0x326>
 8009768:	b127      	cbz	r7, 8009774 <__gethex+0x2d0>
 800976a:	4639      	mov	r1, r7
 800976c:	4620      	mov	r0, r4
 800976e:	f7fe fd04 	bl	800817a <__any_on>
 8009772:	4681      	mov	r9, r0
 8009774:	117a      	asrs	r2, r7, #5
 8009776:	2301      	movs	r3, #1
 8009778:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800977c:	f007 071f 	and.w	r7, r7, #31
 8009780:	40bb      	lsls	r3, r7
 8009782:	4213      	tst	r3, r2
 8009784:	4629      	mov	r1, r5
 8009786:	4620      	mov	r0, r4
 8009788:	bf18      	it	ne
 800978a:	f049 0902 	orrne.w	r9, r9, #2
 800978e:	f7ff fe21 	bl	80093d4 <rshift>
 8009792:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8009796:	1b76      	subs	r6, r6, r5
 8009798:	2502      	movs	r5, #2
 800979a:	f1b9 0f00 	cmp.w	r9, #0
 800979e:	d047      	beq.n	8009830 <__gethex+0x38c>
 80097a0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80097a4:	2b02      	cmp	r3, #2
 80097a6:	d015      	beq.n	80097d4 <__gethex+0x330>
 80097a8:	2b03      	cmp	r3, #3
 80097aa:	d017      	beq.n	80097dc <__gethex+0x338>
 80097ac:	2b01      	cmp	r3, #1
 80097ae:	d109      	bne.n	80097c4 <__gethex+0x320>
 80097b0:	f019 0f02 	tst.w	r9, #2
 80097b4:	d006      	beq.n	80097c4 <__gethex+0x320>
 80097b6:	f8da 3000 	ldr.w	r3, [sl]
 80097ba:	ea49 0903 	orr.w	r9, r9, r3
 80097be:	f019 0f01 	tst.w	r9, #1
 80097c2:	d10e      	bne.n	80097e2 <__gethex+0x33e>
 80097c4:	f045 0510 	orr.w	r5, r5, #16
 80097c8:	e032      	b.n	8009830 <__gethex+0x38c>
 80097ca:	f04f 0901 	mov.w	r9, #1
 80097ce:	e7d1      	b.n	8009774 <__gethex+0x2d0>
 80097d0:	2501      	movs	r5, #1
 80097d2:	e7e2      	b.n	800979a <__gethex+0x2f6>
 80097d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80097d6:	f1c3 0301 	rsb	r3, r3, #1
 80097da:	930f      	str	r3, [sp, #60]	@ 0x3c
 80097dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80097de:	2b00      	cmp	r3, #0
 80097e0:	d0f0      	beq.n	80097c4 <__gethex+0x320>
 80097e2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80097e6:	f104 0314 	add.w	r3, r4, #20
 80097ea:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80097ee:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80097f2:	f04f 0c00 	mov.w	ip, #0
 80097f6:	4618      	mov	r0, r3
 80097f8:	f853 2b04 	ldr.w	r2, [r3], #4
 80097fc:	f1b2 3fff 	cmp.w	r2, #4294967295
 8009800:	d01b      	beq.n	800983a <__gethex+0x396>
 8009802:	3201      	adds	r2, #1
 8009804:	6002      	str	r2, [r0, #0]
 8009806:	2d02      	cmp	r5, #2
 8009808:	f104 0314 	add.w	r3, r4, #20
 800980c:	d13c      	bne.n	8009888 <__gethex+0x3e4>
 800980e:	f8d8 2000 	ldr.w	r2, [r8]
 8009812:	3a01      	subs	r2, #1
 8009814:	42b2      	cmp	r2, r6
 8009816:	d109      	bne.n	800982c <__gethex+0x388>
 8009818:	1171      	asrs	r1, r6, #5
 800981a:	2201      	movs	r2, #1
 800981c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009820:	f006 061f 	and.w	r6, r6, #31
 8009824:	fa02 f606 	lsl.w	r6, r2, r6
 8009828:	421e      	tst	r6, r3
 800982a:	d13a      	bne.n	80098a2 <__gethex+0x3fe>
 800982c:	f045 0520 	orr.w	r5, r5, #32
 8009830:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009832:	601c      	str	r4, [r3, #0]
 8009834:	9b02      	ldr	r3, [sp, #8]
 8009836:	601f      	str	r7, [r3, #0]
 8009838:	e6b0      	b.n	800959c <__gethex+0xf8>
 800983a:	4299      	cmp	r1, r3
 800983c:	f843 cc04 	str.w	ip, [r3, #-4]
 8009840:	d8d9      	bhi.n	80097f6 <__gethex+0x352>
 8009842:	68a3      	ldr	r3, [r4, #8]
 8009844:	459b      	cmp	fp, r3
 8009846:	db17      	blt.n	8009878 <__gethex+0x3d4>
 8009848:	6861      	ldr	r1, [r4, #4]
 800984a:	9801      	ldr	r0, [sp, #4]
 800984c:	3101      	adds	r1, #1
 800984e:	f7fe f803 	bl	8007858 <_Balloc>
 8009852:	4681      	mov	r9, r0
 8009854:	b918      	cbnz	r0, 800985e <__gethex+0x3ba>
 8009856:	4b1a      	ldr	r3, [pc, #104]	@ (80098c0 <__gethex+0x41c>)
 8009858:	4602      	mov	r2, r0
 800985a:	2184      	movs	r1, #132	@ 0x84
 800985c:	e6c5      	b.n	80095ea <__gethex+0x146>
 800985e:	6922      	ldr	r2, [r4, #16]
 8009860:	3202      	adds	r2, #2
 8009862:	f104 010c 	add.w	r1, r4, #12
 8009866:	0092      	lsls	r2, r2, #2
 8009868:	300c      	adds	r0, #12
 800986a:	f7ff fd6b 	bl	8009344 <memcpy>
 800986e:	4621      	mov	r1, r4
 8009870:	9801      	ldr	r0, [sp, #4]
 8009872:	f7fe f831 	bl	80078d8 <_Bfree>
 8009876:	464c      	mov	r4, r9
 8009878:	6923      	ldr	r3, [r4, #16]
 800987a:	1c5a      	adds	r2, r3, #1
 800987c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009880:	6122      	str	r2, [r4, #16]
 8009882:	2201      	movs	r2, #1
 8009884:	615a      	str	r2, [r3, #20]
 8009886:	e7be      	b.n	8009806 <__gethex+0x362>
 8009888:	6922      	ldr	r2, [r4, #16]
 800988a:	455a      	cmp	r2, fp
 800988c:	dd0b      	ble.n	80098a6 <__gethex+0x402>
 800988e:	2101      	movs	r1, #1
 8009890:	4620      	mov	r0, r4
 8009892:	f7ff fd9f 	bl	80093d4 <rshift>
 8009896:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800989a:	3701      	adds	r7, #1
 800989c:	42bb      	cmp	r3, r7
 800989e:	f6ff aee0 	blt.w	8009662 <__gethex+0x1be>
 80098a2:	2501      	movs	r5, #1
 80098a4:	e7c2      	b.n	800982c <__gethex+0x388>
 80098a6:	f016 061f 	ands.w	r6, r6, #31
 80098aa:	d0fa      	beq.n	80098a2 <__gethex+0x3fe>
 80098ac:	4453      	add	r3, sl
 80098ae:	f1c6 0620 	rsb	r6, r6, #32
 80098b2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80098b6:	f7fe f8c1 	bl	8007a3c <__hi0bits>
 80098ba:	42b0      	cmp	r0, r6
 80098bc:	dbe7      	blt.n	800988e <__gethex+0x3ea>
 80098be:	e7f0      	b.n	80098a2 <__gethex+0x3fe>
 80098c0:	0800a191 	.word	0x0800a191

080098c4 <L_shift>:
 80098c4:	f1c2 0208 	rsb	r2, r2, #8
 80098c8:	0092      	lsls	r2, r2, #2
 80098ca:	b570      	push	{r4, r5, r6, lr}
 80098cc:	f1c2 0620 	rsb	r6, r2, #32
 80098d0:	6843      	ldr	r3, [r0, #4]
 80098d2:	6804      	ldr	r4, [r0, #0]
 80098d4:	fa03 f506 	lsl.w	r5, r3, r6
 80098d8:	432c      	orrs	r4, r5
 80098da:	40d3      	lsrs	r3, r2
 80098dc:	6004      	str	r4, [r0, #0]
 80098de:	f840 3f04 	str.w	r3, [r0, #4]!
 80098e2:	4288      	cmp	r0, r1
 80098e4:	d3f4      	bcc.n	80098d0 <L_shift+0xc>
 80098e6:	bd70      	pop	{r4, r5, r6, pc}

080098e8 <__match>:
 80098e8:	b530      	push	{r4, r5, lr}
 80098ea:	6803      	ldr	r3, [r0, #0]
 80098ec:	3301      	adds	r3, #1
 80098ee:	f811 4b01 	ldrb.w	r4, [r1], #1
 80098f2:	b914      	cbnz	r4, 80098fa <__match+0x12>
 80098f4:	6003      	str	r3, [r0, #0]
 80098f6:	2001      	movs	r0, #1
 80098f8:	bd30      	pop	{r4, r5, pc}
 80098fa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80098fe:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8009902:	2d19      	cmp	r5, #25
 8009904:	bf98      	it	ls
 8009906:	3220      	addls	r2, #32
 8009908:	42a2      	cmp	r2, r4
 800990a:	d0f0      	beq.n	80098ee <__match+0x6>
 800990c:	2000      	movs	r0, #0
 800990e:	e7f3      	b.n	80098f8 <__match+0x10>

08009910 <__hexnan>:
 8009910:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009914:	680b      	ldr	r3, [r1, #0]
 8009916:	6801      	ldr	r1, [r0, #0]
 8009918:	115e      	asrs	r6, r3, #5
 800991a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800991e:	f013 031f 	ands.w	r3, r3, #31
 8009922:	b087      	sub	sp, #28
 8009924:	bf18      	it	ne
 8009926:	3604      	addne	r6, #4
 8009928:	2500      	movs	r5, #0
 800992a:	1f37      	subs	r7, r6, #4
 800992c:	4682      	mov	sl, r0
 800992e:	4690      	mov	r8, r2
 8009930:	9301      	str	r3, [sp, #4]
 8009932:	f846 5c04 	str.w	r5, [r6, #-4]
 8009936:	46b9      	mov	r9, r7
 8009938:	463c      	mov	r4, r7
 800993a:	9502      	str	r5, [sp, #8]
 800993c:	46ab      	mov	fp, r5
 800993e:	784a      	ldrb	r2, [r1, #1]
 8009940:	1c4b      	adds	r3, r1, #1
 8009942:	9303      	str	r3, [sp, #12]
 8009944:	b342      	cbz	r2, 8009998 <__hexnan+0x88>
 8009946:	4610      	mov	r0, r2
 8009948:	9105      	str	r1, [sp, #20]
 800994a:	9204      	str	r2, [sp, #16]
 800994c:	f7ff fd94 	bl	8009478 <__hexdig_fun>
 8009950:	2800      	cmp	r0, #0
 8009952:	d151      	bne.n	80099f8 <__hexnan+0xe8>
 8009954:	9a04      	ldr	r2, [sp, #16]
 8009956:	9905      	ldr	r1, [sp, #20]
 8009958:	2a20      	cmp	r2, #32
 800995a:	d818      	bhi.n	800998e <__hexnan+0x7e>
 800995c:	9b02      	ldr	r3, [sp, #8]
 800995e:	459b      	cmp	fp, r3
 8009960:	dd13      	ble.n	800998a <__hexnan+0x7a>
 8009962:	454c      	cmp	r4, r9
 8009964:	d206      	bcs.n	8009974 <__hexnan+0x64>
 8009966:	2d07      	cmp	r5, #7
 8009968:	dc04      	bgt.n	8009974 <__hexnan+0x64>
 800996a:	462a      	mov	r2, r5
 800996c:	4649      	mov	r1, r9
 800996e:	4620      	mov	r0, r4
 8009970:	f7ff ffa8 	bl	80098c4 <L_shift>
 8009974:	4544      	cmp	r4, r8
 8009976:	d952      	bls.n	8009a1e <__hexnan+0x10e>
 8009978:	2300      	movs	r3, #0
 800997a:	f1a4 0904 	sub.w	r9, r4, #4
 800997e:	f844 3c04 	str.w	r3, [r4, #-4]
 8009982:	f8cd b008 	str.w	fp, [sp, #8]
 8009986:	464c      	mov	r4, r9
 8009988:	461d      	mov	r5, r3
 800998a:	9903      	ldr	r1, [sp, #12]
 800998c:	e7d7      	b.n	800993e <__hexnan+0x2e>
 800998e:	2a29      	cmp	r2, #41	@ 0x29
 8009990:	d157      	bne.n	8009a42 <__hexnan+0x132>
 8009992:	3102      	adds	r1, #2
 8009994:	f8ca 1000 	str.w	r1, [sl]
 8009998:	f1bb 0f00 	cmp.w	fp, #0
 800999c:	d051      	beq.n	8009a42 <__hexnan+0x132>
 800999e:	454c      	cmp	r4, r9
 80099a0:	d206      	bcs.n	80099b0 <__hexnan+0xa0>
 80099a2:	2d07      	cmp	r5, #7
 80099a4:	dc04      	bgt.n	80099b0 <__hexnan+0xa0>
 80099a6:	462a      	mov	r2, r5
 80099a8:	4649      	mov	r1, r9
 80099aa:	4620      	mov	r0, r4
 80099ac:	f7ff ff8a 	bl	80098c4 <L_shift>
 80099b0:	4544      	cmp	r4, r8
 80099b2:	d936      	bls.n	8009a22 <__hexnan+0x112>
 80099b4:	f1a8 0204 	sub.w	r2, r8, #4
 80099b8:	4623      	mov	r3, r4
 80099ba:	f853 1b04 	ldr.w	r1, [r3], #4
 80099be:	f842 1f04 	str.w	r1, [r2, #4]!
 80099c2:	429f      	cmp	r7, r3
 80099c4:	d2f9      	bcs.n	80099ba <__hexnan+0xaa>
 80099c6:	1b3b      	subs	r3, r7, r4
 80099c8:	f023 0303 	bic.w	r3, r3, #3
 80099cc:	3304      	adds	r3, #4
 80099ce:	3401      	adds	r4, #1
 80099d0:	3e03      	subs	r6, #3
 80099d2:	42b4      	cmp	r4, r6
 80099d4:	bf88      	it	hi
 80099d6:	2304      	movhi	r3, #4
 80099d8:	4443      	add	r3, r8
 80099da:	2200      	movs	r2, #0
 80099dc:	f843 2b04 	str.w	r2, [r3], #4
 80099e0:	429f      	cmp	r7, r3
 80099e2:	d2fb      	bcs.n	80099dc <__hexnan+0xcc>
 80099e4:	683b      	ldr	r3, [r7, #0]
 80099e6:	b91b      	cbnz	r3, 80099f0 <__hexnan+0xe0>
 80099e8:	4547      	cmp	r7, r8
 80099ea:	d128      	bne.n	8009a3e <__hexnan+0x12e>
 80099ec:	2301      	movs	r3, #1
 80099ee:	603b      	str	r3, [r7, #0]
 80099f0:	2005      	movs	r0, #5
 80099f2:	b007      	add	sp, #28
 80099f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80099f8:	3501      	adds	r5, #1
 80099fa:	2d08      	cmp	r5, #8
 80099fc:	f10b 0b01 	add.w	fp, fp, #1
 8009a00:	dd06      	ble.n	8009a10 <__hexnan+0x100>
 8009a02:	4544      	cmp	r4, r8
 8009a04:	d9c1      	bls.n	800998a <__hexnan+0x7a>
 8009a06:	2300      	movs	r3, #0
 8009a08:	f844 3c04 	str.w	r3, [r4, #-4]
 8009a0c:	2501      	movs	r5, #1
 8009a0e:	3c04      	subs	r4, #4
 8009a10:	6822      	ldr	r2, [r4, #0]
 8009a12:	f000 000f 	and.w	r0, r0, #15
 8009a16:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8009a1a:	6020      	str	r0, [r4, #0]
 8009a1c:	e7b5      	b.n	800998a <__hexnan+0x7a>
 8009a1e:	2508      	movs	r5, #8
 8009a20:	e7b3      	b.n	800998a <__hexnan+0x7a>
 8009a22:	9b01      	ldr	r3, [sp, #4]
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d0dd      	beq.n	80099e4 <__hexnan+0xd4>
 8009a28:	f1c3 0320 	rsb	r3, r3, #32
 8009a2c:	f04f 32ff 	mov.w	r2, #4294967295
 8009a30:	40da      	lsrs	r2, r3
 8009a32:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8009a36:	4013      	ands	r3, r2
 8009a38:	f846 3c04 	str.w	r3, [r6, #-4]
 8009a3c:	e7d2      	b.n	80099e4 <__hexnan+0xd4>
 8009a3e:	3f04      	subs	r7, #4
 8009a40:	e7d0      	b.n	80099e4 <__hexnan+0xd4>
 8009a42:	2004      	movs	r0, #4
 8009a44:	e7d5      	b.n	80099f2 <__hexnan+0xe2>

08009a46 <__ascii_mbtowc>:
 8009a46:	b082      	sub	sp, #8
 8009a48:	b901      	cbnz	r1, 8009a4c <__ascii_mbtowc+0x6>
 8009a4a:	a901      	add	r1, sp, #4
 8009a4c:	b142      	cbz	r2, 8009a60 <__ascii_mbtowc+0x1a>
 8009a4e:	b14b      	cbz	r3, 8009a64 <__ascii_mbtowc+0x1e>
 8009a50:	7813      	ldrb	r3, [r2, #0]
 8009a52:	600b      	str	r3, [r1, #0]
 8009a54:	7812      	ldrb	r2, [r2, #0]
 8009a56:	1e10      	subs	r0, r2, #0
 8009a58:	bf18      	it	ne
 8009a5a:	2001      	movne	r0, #1
 8009a5c:	b002      	add	sp, #8
 8009a5e:	4770      	bx	lr
 8009a60:	4610      	mov	r0, r2
 8009a62:	e7fb      	b.n	8009a5c <__ascii_mbtowc+0x16>
 8009a64:	f06f 0001 	mvn.w	r0, #1
 8009a68:	e7f8      	b.n	8009a5c <__ascii_mbtowc+0x16>

08009a6a <_realloc_r>:
 8009a6a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a6e:	4680      	mov	r8, r0
 8009a70:	4615      	mov	r5, r2
 8009a72:	460c      	mov	r4, r1
 8009a74:	b921      	cbnz	r1, 8009a80 <_realloc_r+0x16>
 8009a76:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009a7a:	4611      	mov	r1, r2
 8009a7c:	f7fd be60 	b.w	8007740 <_malloc_r>
 8009a80:	b92a      	cbnz	r2, 8009a8e <_realloc_r+0x24>
 8009a82:	f7fd fde9 	bl	8007658 <_free_r>
 8009a86:	2400      	movs	r4, #0
 8009a88:	4620      	mov	r0, r4
 8009a8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009a8e:	f000 f840 	bl	8009b12 <_malloc_usable_size_r>
 8009a92:	4285      	cmp	r5, r0
 8009a94:	4606      	mov	r6, r0
 8009a96:	d802      	bhi.n	8009a9e <_realloc_r+0x34>
 8009a98:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8009a9c:	d8f4      	bhi.n	8009a88 <_realloc_r+0x1e>
 8009a9e:	4629      	mov	r1, r5
 8009aa0:	4640      	mov	r0, r8
 8009aa2:	f7fd fe4d 	bl	8007740 <_malloc_r>
 8009aa6:	4607      	mov	r7, r0
 8009aa8:	2800      	cmp	r0, #0
 8009aaa:	d0ec      	beq.n	8009a86 <_realloc_r+0x1c>
 8009aac:	42b5      	cmp	r5, r6
 8009aae:	462a      	mov	r2, r5
 8009ab0:	4621      	mov	r1, r4
 8009ab2:	bf28      	it	cs
 8009ab4:	4632      	movcs	r2, r6
 8009ab6:	f7ff fc45 	bl	8009344 <memcpy>
 8009aba:	4621      	mov	r1, r4
 8009abc:	4640      	mov	r0, r8
 8009abe:	f7fd fdcb 	bl	8007658 <_free_r>
 8009ac2:	463c      	mov	r4, r7
 8009ac4:	e7e0      	b.n	8009a88 <_realloc_r+0x1e>

08009ac6 <__ascii_wctomb>:
 8009ac6:	4603      	mov	r3, r0
 8009ac8:	4608      	mov	r0, r1
 8009aca:	b141      	cbz	r1, 8009ade <__ascii_wctomb+0x18>
 8009acc:	2aff      	cmp	r2, #255	@ 0xff
 8009ace:	d904      	bls.n	8009ada <__ascii_wctomb+0x14>
 8009ad0:	228a      	movs	r2, #138	@ 0x8a
 8009ad2:	601a      	str	r2, [r3, #0]
 8009ad4:	f04f 30ff 	mov.w	r0, #4294967295
 8009ad8:	4770      	bx	lr
 8009ada:	700a      	strb	r2, [r1, #0]
 8009adc:	2001      	movs	r0, #1
 8009ade:	4770      	bx	lr

08009ae0 <fiprintf>:
 8009ae0:	b40e      	push	{r1, r2, r3}
 8009ae2:	b503      	push	{r0, r1, lr}
 8009ae4:	4601      	mov	r1, r0
 8009ae6:	ab03      	add	r3, sp, #12
 8009ae8:	4805      	ldr	r0, [pc, #20]	@ (8009b00 <fiprintf+0x20>)
 8009aea:	f853 2b04 	ldr.w	r2, [r3], #4
 8009aee:	6800      	ldr	r0, [r0, #0]
 8009af0:	9301      	str	r3, [sp, #4]
 8009af2:	f000 f83f 	bl	8009b74 <_vfiprintf_r>
 8009af6:	b002      	add	sp, #8
 8009af8:	f85d eb04 	ldr.w	lr, [sp], #4
 8009afc:	b003      	add	sp, #12
 8009afe:	4770      	bx	lr
 8009b00:	20000018 	.word	0x20000018

08009b04 <abort>:
 8009b04:	b508      	push	{r3, lr}
 8009b06:	2006      	movs	r0, #6
 8009b08:	f000 fa08 	bl	8009f1c <raise>
 8009b0c:	2001      	movs	r0, #1
 8009b0e:	f7f7 fcd2 	bl	80014b6 <_exit>

08009b12 <_malloc_usable_size_r>:
 8009b12:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009b16:	1f18      	subs	r0, r3, #4
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	bfbc      	itt	lt
 8009b1c:	580b      	ldrlt	r3, [r1, r0]
 8009b1e:	18c0      	addlt	r0, r0, r3
 8009b20:	4770      	bx	lr

08009b22 <__sfputc_r>:
 8009b22:	6893      	ldr	r3, [r2, #8]
 8009b24:	3b01      	subs	r3, #1
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	b410      	push	{r4}
 8009b2a:	6093      	str	r3, [r2, #8]
 8009b2c:	da08      	bge.n	8009b40 <__sfputc_r+0x1e>
 8009b2e:	6994      	ldr	r4, [r2, #24]
 8009b30:	42a3      	cmp	r3, r4
 8009b32:	db01      	blt.n	8009b38 <__sfputc_r+0x16>
 8009b34:	290a      	cmp	r1, #10
 8009b36:	d103      	bne.n	8009b40 <__sfputc_r+0x1e>
 8009b38:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009b3c:	f000 b932 	b.w	8009da4 <__swbuf_r>
 8009b40:	6813      	ldr	r3, [r2, #0]
 8009b42:	1c58      	adds	r0, r3, #1
 8009b44:	6010      	str	r0, [r2, #0]
 8009b46:	7019      	strb	r1, [r3, #0]
 8009b48:	4608      	mov	r0, r1
 8009b4a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009b4e:	4770      	bx	lr

08009b50 <__sfputs_r>:
 8009b50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b52:	4606      	mov	r6, r0
 8009b54:	460f      	mov	r7, r1
 8009b56:	4614      	mov	r4, r2
 8009b58:	18d5      	adds	r5, r2, r3
 8009b5a:	42ac      	cmp	r4, r5
 8009b5c:	d101      	bne.n	8009b62 <__sfputs_r+0x12>
 8009b5e:	2000      	movs	r0, #0
 8009b60:	e007      	b.n	8009b72 <__sfputs_r+0x22>
 8009b62:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b66:	463a      	mov	r2, r7
 8009b68:	4630      	mov	r0, r6
 8009b6a:	f7ff ffda 	bl	8009b22 <__sfputc_r>
 8009b6e:	1c43      	adds	r3, r0, #1
 8009b70:	d1f3      	bne.n	8009b5a <__sfputs_r+0xa>
 8009b72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009b74 <_vfiprintf_r>:
 8009b74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b78:	460d      	mov	r5, r1
 8009b7a:	b09d      	sub	sp, #116	@ 0x74
 8009b7c:	4614      	mov	r4, r2
 8009b7e:	4698      	mov	r8, r3
 8009b80:	4606      	mov	r6, r0
 8009b82:	b118      	cbz	r0, 8009b8c <_vfiprintf_r+0x18>
 8009b84:	6a03      	ldr	r3, [r0, #32]
 8009b86:	b90b      	cbnz	r3, 8009b8c <_vfiprintf_r+0x18>
 8009b88:	f7fc fdfa 	bl	8006780 <__sinit>
 8009b8c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009b8e:	07d9      	lsls	r1, r3, #31
 8009b90:	d405      	bmi.n	8009b9e <_vfiprintf_r+0x2a>
 8009b92:	89ab      	ldrh	r3, [r5, #12]
 8009b94:	059a      	lsls	r2, r3, #22
 8009b96:	d402      	bmi.n	8009b9e <_vfiprintf_r+0x2a>
 8009b98:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009b9a:	f7fc ff08 	bl	80069ae <__retarget_lock_acquire_recursive>
 8009b9e:	89ab      	ldrh	r3, [r5, #12]
 8009ba0:	071b      	lsls	r3, r3, #28
 8009ba2:	d501      	bpl.n	8009ba8 <_vfiprintf_r+0x34>
 8009ba4:	692b      	ldr	r3, [r5, #16]
 8009ba6:	b99b      	cbnz	r3, 8009bd0 <_vfiprintf_r+0x5c>
 8009ba8:	4629      	mov	r1, r5
 8009baa:	4630      	mov	r0, r6
 8009bac:	f000 f938 	bl	8009e20 <__swsetup_r>
 8009bb0:	b170      	cbz	r0, 8009bd0 <_vfiprintf_r+0x5c>
 8009bb2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009bb4:	07dc      	lsls	r4, r3, #31
 8009bb6:	d504      	bpl.n	8009bc2 <_vfiprintf_r+0x4e>
 8009bb8:	f04f 30ff 	mov.w	r0, #4294967295
 8009bbc:	b01d      	add	sp, #116	@ 0x74
 8009bbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009bc2:	89ab      	ldrh	r3, [r5, #12]
 8009bc4:	0598      	lsls	r0, r3, #22
 8009bc6:	d4f7      	bmi.n	8009bb8 <_vfiprintf_r+0x44>
 8009bc8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009bca:	f7fc fef1 	bl	80069b0 <__retarget_lock_release_recursive>
 8009bce:	e7f3      	b.n	8009bb8 <_vfiprintf_r+0x44>
 8009bd0:	2300      	movs	r3, #0
 8009bd2:	9309      	str	r3, [sp, #36]	@ 0x24
 8009bd4:	2320      	movs	r3, #32
 8009bd6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009bda:	f8cd 800c 	str.w	r8, [sp, #12]
 8009bde:	2330      	movs	r3, #48	@ 0x30
 8009be0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009d90 <_vfiprintf_r+0x21c>
 8009be4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009be8:	f04f 0901 	mov.w	r9, #1
 8009bec:	4623      	mov	r3, r4
 8009bee:	469a      	mov	sl, r3
 8009bf0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009bf4:	b10a      	cbz	r2, 8009bfa <_vfiprintf_r+0x86>
 8009bf6:	2a25      	cmp	r2, #37	@ 0x25
 8009bf8:	d1f9      	bne.n	8009bee <_vfiprintf_r+0x7a>
 8009bfa:	ebba 0b04 	subs.w	fp, sl, r4
 8009bfe:	d00b      	beq.n	8009c18 <_vfiprintf_r+0xa4>
 8009c00:	465b      	mov	r3, fp
 8009c02:	4622      	mov	r2, r4
 8009c04:	4629      	mov	r1, r5
 8009c06:	4630      	mov	r0, r6
 8009c08:	f7ff ffa2 	bl	8009b50 <__sfputs_r>
 8009c0c:	3001      	adds	r0, #1
 8009c0e:	f000 80a7 	beq.w	8009d60 <_vfiprintf_r+0x1ec>
 8009c12:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009c14:	445a      	add	r2, fp
 8009c16:	9209      	str	r2, [sp, #36]	@ 0x24
 8009c18:	f89a 3000 	ldrb.w	r3, [sl]
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	f000 809f 	beq.w	8009d60 <_vfiprintf_r+0x1ec>
 8009c22:	2300      	movs	r3, #0
 8009c24:	f04f 32ff 	mov.w	r2, #4294967295
 8009c28:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009c2c:	f10a 0a01 	add.w	sl, sl, #1
 8009c30:	9304      	str	r3, [sp, #16]
 8009c32:	9307      	str	r3, [sp, #28]
 8009c34:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009c38:	931a      	str	r3, [sp, #104]	@ 0x68
 8009c3a:	4654      	mov	r4, sl
 8009c3c:	2205      	movs	r2, #5
 8009c3e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c42:	4853      	ldr	r0, [pc, #332]	@ (8009d90 <_vfiprintf_r+0x21c>)
 8009c44:	f7f6 facc 	bl	80001e0 <memchr>
 8009c48:	9a04      	ldr	r2, [sp, #16]
 8009c4a:	b9d8      	cbnz	r0, 8009c84 <_vfiprintf_r+0x110>
 8009c4c:	06d1      	lsls	r1, r2, #27
 8009c4e:	bf44      	itt	mi
 8009c50:	2320      	movmi	r3, #32
 8009c52:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009c56:	0713      	lsls	r3, r2, #28
 8009c58:	bf44      	itt	mi
 8009c5a:	232b      	movmi	r3, #43	@ 0x2b
 8009c5c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009c60:	f89a 3000 	ldrb.w	r3, [sl]
 8009c64:	2b2a      	cmp	r3, #42	@ 0x2a
 8009c66:	d015      	beq.n	8009c94 <_vfiprintf_r+0x120>
 8009c68:	9a07      	ldr	r2, [sp, #28]
 8009c6a:	4654      	mov	r4, sl
 8009c6c:	2000      	movs	r0, #0
 8009c6e:	f04f 0c0a 	mov.w	ip, #10
 8009c72:	4621      	mov	r1, r4
 8009c74:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009c78:	3b30      	subs	r3, #48	@ 0x30
 8009c7a:	2b09      	cmp	r3, #9
 8009c7c:	d94b      	bls.n	8009d16 <_vfiprintf_r+0x1a2>
 8009c7e:	b1b0      	cbz	r0, 8009cae <_vfiprintf_r+0x13a>
 8009c80:	9207      	str	r2, [sp, #28]
 8009c82:	e014      	b.n	8009cae <_vfiprintf_r+0x13a>
 8009c84:	eba0 0308 	sub.w	r3, r0, r8
 8009c88:	fa09 f303 	lsl.w	r3, r9, r3
 8009c8c:	4313      	orrs	r3, r2
 8009c8e:	9304      	str	r3, [sp, #16]
 8009c90:	46a2      	mov	sl, r4
 8009c92:	e7d2      	b.n	8009c3a <_vfiprintf_r+0xc6>
 8009c94:	9b03      	ldr	r3, [sp, #12]
 8009c96:	1d19      	adds	r1, r3, #4
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	9103      	str	r1, [sp, #12]
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	bfbb      	ittet	lt
 8009ca0:	425b      	neglt	r3, r3
 8009ca2:	f042 0202 	orrlt.w	r2, r2, #2
 8009ca6:	9307      	strge	r3, [sp, #28]
 8009ca8:	9307      	strlt	r3, [sp, #28]
 8009caa:	bfb8      	it	lt
 8009cac:	9204      	strlt	r2, [sp, #16]
 8009cae:	7823      	ldrb	r3, [r4, #0]
 8009cb0:	2b2e      	cmp	r3, #46	@ 0x2e
 8009cb2:	d10a      	bne.n	8009cca <_vfiprintf_r+0x156>
 8009cb4:	7863      	ldrb	r3, [r4, #1]
 8009cb6:	2b2a      	cmp	r3, #42	@ 0x2a
 8009cb8:	d132      	bne.n	8009d20 <_vfiprintf_r+0x1ac>
 8009cba:	9b03      	ldr	r3, [sp, #12]
 8009cbc:	1d1a      	adds	r2, r3, #4
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	9203      	str	r2, [sp, #12]
 8009cc2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009cc6:	3402      	adds	r4, #2
 8009cc8:	9305      	str	r3, [sp, #20]
 8009cca:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009da0 <_vfiprintf_r+0x22c>
 8009cce:	7821      	ldrb	r1, [r4, #0]
 8009cd0:	2203      	movs	r2, #3
 8009cd2:	4650      	mov	r0, sl
 8009cd4:	f7f6 fa84 	bl	80001e0 <memchr>
 8009cd8:	b138      	cbz	r0, 8009cea <_vfiprintf_r+0x176>
 8009cda:	9b04      	ldr	r3, [sp, #16]
 8009cdc:	eba0 000a 	sub.w	r0, r0, sl
 8009ce0:	2240      	movs	r2, #64	@ 0x40
 8009ce2:	4082      	lsls	r2, r0
 8009ce4:	4313      	orrs	r3, r2
 8009ce6:	3401      	adds	r4, #1
 8009ce8:	9304      	str	r3, [sp, #16]
 8009cea:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009cee:	4829      	ldr	r0, [pc, #164]	@ (8009d94 <_vfiprintf_r+0x220>)
 8009cf0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009cf4:	2206      	movs	r2, #6
 8009cf6:	f7f6 fa73 	bl	80001e0 <memchr>
 8009cfa:	2800      	cmp	r0, #0
 8009cfc:	d03f      	beq.n	8009d7e <_vfiprintf_r+0x20a>
 8009cfe:	4b26      	ldr	r3, [pc, #152]	@ (8009d98 <_vfiprintf_r+0x224>)
 8009d00:	bb1b      	cbnz	r3, 8009d4a <_vfiprintf_r+0x1d6>
 8009d02:	9b03      	ldr	r3, [sp, #12]
 8009d04:	3307      	adds	r3, #7
 8009d06:	f023 0307 	bic.w	r3, r3, #7
 8009d0a:	3308      	adds	r3, #8
 8009d0c:	9303      	str	r3, [sp, #12]
 8009d0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d10:	443b      	add	r3, r7
 8009d12:	9309      	str	r3, [sp, #36]	@ 0x24
 8009d14:	e76a      	b.n	8009bec <_vfiprintf_r+0x78>
 8009d16:	fb0c 3202 	mla	r2, ip, r2, r3
 8009d1a:	460c      	mov	r4, r1
 8009d1c:	2001      	movs	r0, #1
 8009d1e:	e7a8      	b.n	8009c72 <_vfiprintf_r+0xfe>
 8009d20:	2300      	movs	r3, #0
 8009d22:	3401      	adds	r4, #1
 8009d24:	9305      	str	r3, [sp, #20]
 8009d26:	4619      	mov	r1, r3
 8009d28:	f04f 0c0a 	mov.w	ip, #10
 8009d2c:	4620      	mov	r0, r4
 8009d2e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009d32:	3a30      	subs	r2, #48	@ 0x30
 8009d34:	2a09      	cmp	r2, #9
 8009d36:	d903      	bls.n	8009d40 <_vfiprintf_r+0x1cc>
 8009d38:	2b00      	cmp	r3, #0
 8009d3a:	d0c6      	beq.n	8009cca <_vfiprintf_r+0x156>
 8009d3c:	9105      	str	r1, [sp, #20]
 8009d3e:	e7c4      	b.n	8009cca <_vfiprintf_r+0x156>
 8009d40:	fb0c 2101 	mla	r1, ip, r1, r2
 8009d44:	4604      	mov	r4, r0
 8009d46:	2301      	movs	r3, #1
 8009d48:	e7f0      	b.n	8009d2c <_vfiprintf_r+0x1b8>
 8009d4a:	ab03      	add	r3, sp, #12
 8009d4c:	9300      	str	r3, [sp, #0]
 8009d4e:	462a      	mov	r2, r5
 8009d50:	4b12      	ldr	r3, [pc, #72]	@ (8009d9c <_vfiprintf_r+0x228>)
 8009d52:	a904      	add	r1, sp, #16
 8009d54:	4630      	mov	r0, r6
 8009d56:	f7fb febb 	bl	8005ad0 <_printf_float>
 8009d5a:	4607      	mov	r7, r0
 8009d5c:	1c78      	adds	r0, r7, #1
 8009d5e:	d1d6      	bne.n	8009d0e <_vfiprintf_r+0x19a>
 8009d60:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009d62:	07d9      	lsls	r1, r3, #31
 8009d64:	d405      	bmi.n	8009d72 <_vfiprintf_r+0x1fe>
 8009d66:	89ab      	ldrh	r3, [r5, #12]
 8009d68:	059a      	lsls	r2, r3, #22
 8009d6a:	d402      	bmi.n	8009d72 <_vfiprintf_r+0x1fe>
 8009d6c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009d6e:	f7fc fe1f 	bl	80069b0 <__retarget_lock_release_recursive>
 8009d72:	89ab      	ldrh	r3, [r5, #12]
 8009d74:	065b      	lsls	r3, r3, #25
 8009d76:	f53f af1f 	bmi.w	8009bb8 <_vfiprintf_r+0x44>
 8009d7a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009d7c:	e71e      	b.n	8009bbc <_vfiprintf_r+0x48>
 8009d7e:	ab03      	add	r3, sp, #12
 8009d80:	9300      	str	r3, [sp, #0]
 8009d82:	462a      	mov	r2, r5
 8009d84:	4b05      	ldr	r3, [pc, #20]	@ (8009d9c <_vfiprintf_r+0x228>)
 8009d86:	a904      	add	r1, sp, #16
 8009d88:	4630      	mov	r0, r6
 8009d8a:	f7fc f939 	bl	8006000 <_printf_i>
 8009d8e:	e7e4      	b.n	8009d5a <_vfiprintf_r+0x1e6>
 8009d90:	0800a451 	.word	0x0800a451
 8009d94:	0800a45b 	.word	0x0800a45b
 8009d98:	08005ad1 	.word	0x08005ad1
 8009d9c:	08009b51 	.word	0x08009b51
 8009da0:	0800a457 	.word	0x0800a457

08009da4 <__swbuf_r>:
 8009da4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009da6:	460e      	mov	r6, r1
 8009da8:	4614      	mov	r4, r2
 8009daa:	4605      	mov	r5, r0
 8009dac:	b118      	cbz	r0, 8009db6 <__swbuf_r+0x12>
 8009dae:	6a03      	ldr	r3, [r0, #32]
 8009db0:	b90b      	cbnz	r3, 8009db6 <__swbuf_r+0x12>
 8009db2:	f7fc fce5 	bl	8006780 <__sinit>
 8009db6:	69a3      	ldr	r3, [r4, #24]
 8009db8:	60a3      	str	r3, [r4, #8]
 8009dba:	89a3      	ldrh	r3, [r4, #12]
 8009dbc:	071a      	lsls	r2, r3, #28
 8009dbe:	d501      	bpl.n	8009dc4 <__swbuf_r+0x20>
 8009dc0:	6923      	ldr	r3, [r4, #16]
 8009dc2:	b943      	cbnz	r3, 8009dd6 <__swbuf_r+0x32>
 8009dc4:	4621      	mov	r1, r4
 8009dc6:	4628      	mov	r0, r5
 8009dc8:	f000 f82a 	bl	8009e20 <__swsetup_r>
 8009dcc:	b118      	cbz	r0, 8009dd6 <__swbuf_r+0x32>
 8009dce:	f04f 37ff 	mov.w	r7, #4294967295
 8009dd2:	4638      	mov	r0, r7
 8009dd4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009dd6:	6823      	ldr	r3, [r4, #0]
 8009dd8:	6922      	ldr	r2, [r4, #16]
 8009dda:	1a98      	subs	r0, r3, r2
 8009ddc:	6963      	ldr	r3, [r4, #20]
 8009dde:	b2f6      	uxtb	r6, r6
 8009de0:	4283      	cmp	r3, r0
 8009de2:	4637      	mov	r7, r6
 8009de4:	dc05      	bgt.n	8009df2 <__swbuf_r+0x4e>
 8009de6:	4621      	mov	r1, r4
 8009de8:	4628      	mov	r0, r5
 8009dea:	f7ff fa47 	bl	800927c <_fflush_r>
 8009dee:	2800      	cmp	r0, #0
 8009df0:	d1ed      	bne.n	8009dce <__swbuf_r+0x2a>
 8009df2:	68a3      	ldr	r3, [r4, #8]
 8009df4:	3b01      	subs	r3, #1
 8009df6:	60a3      	str	r3, [r4, #8]
 8009df8:	6823      	ldr	r3, [r4, #0]
 8009dfa:	1c5a      	adds	r2, r3, #1
 8009dfc:	6022      	str	r2, [r4, #0]
 8009dfe:	701e      	strb	r6, [r3, #0]
 8009e00:	6962      	ldr	r2, [r4, #20]
 8009e02:	1c43      	adds	r3, r0, #1
 8009e04:	429a      	cmp	r2, r3
 8009e06:	d004      	beq.n	8009e12 <__swbuf_r+0x6e>
 8009e08:	89a3      	ldrh	r3, [r4, #12]
 8009e0a:	07db      	lsls	r3, r3, #31
 8009e0c:	d5e1      	bpl.n	8009dd2 <__swbuf_r+0x2e>
 8009e0e:	2e0a      	cmp	r6, #10
 8009e10:	d1df      	bne.n	8009dd2 <__swbuf_r+0x2e>
 8009e12:	4621      	mov	r1, r4
 8009e14:	4628      	mov	r0, r5
 8009e16:	f7ff fa31 	bl	800927c <_fflush_r>
 8009e1a:	2800      	cmp	r0, #0
 8009e1c:	d0d9      	beq.n	8009dd2 <__swbuf_r+0x2e>
 8009e1e:	e7d6      	b.n	8009dce <__swbuf_r+0x2a>

08009e20 <__swsetup_r>:
 8009e20:	b538      	push	{r3, r4, r5, lr}
 8009e22:	4b29      	ldr	r3, [pc, #164]	@ (8009ec8 <__swsetup_r+0xa8>)
 8009e24:	4605      	mov	r5, r0
 8009e26:	6818      	ldr	r0, [r3, #0]
 8009e28:	460c      	mov	r4, r1
 8009e2a:	b118      	cbz	r0, 8009e34 <__swsetup_r+0x14>
 8009e2c:	6a03      	ldr	r3, [r0, #32]
 8009e2e:	b90b      	cbnz	r3, 8009e34 <__swsetup_r+0x14>
 8009e30:	f7fc fca6 	bl	8006780 <__sinit>
 8009e34:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009e38:	0719      	lsls	r1, r3, #28
 8009e3a:	d422      	bmi.n	8009e82 <__swsetup_r+0x62>
 8009e3c:	06da      	lsls	r2, r3, #27
 8009e3e:	d407      	bmi.n	8009e50 <__swsetup_r+0x30>
 8009e40:	2209      	movs	r2, #9
 8009e42:	602a      	str	r2, [r5, #0]
 8009e44:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009e48:	81a3      	strh	r3, [r4, #12]
 8009e4a:	f04f 30ff 	mov.w	r0, #4294967295
 8009e4e:	e033      	b.n	8009eb8 <__swsetup_r+0x98>
 8009e50:	0758      	lsls	r0, r3, #29
 8009e52:	d512      	bpl.n	8009e7a <__swsetup_r+0x5a>
 8009e54:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009e56:	b141      	cbz	r1, 8009e6a <__swsetup_r+0x4a>
 8009e58:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009e5c:	4299      	cmp	r1, r3
 8009e5e:	d002      	beq.n	8009e66 <__swsetup_r+0x46>
 8009e60:	4628      	mov	r0, r5
 8009e62:	f7fd fbf9 	bl	8007658 <_free_r>
 8009e66:	2300      	movs	r3, #0
 8009e68:	6363      	str	r3, [r4, #52]	@ 0x34
 8009e6a:	89a3      	ldrh	r3, [r4, #12]
 8009e6c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009e70:	81a3      	strh	r3, [r4, #12]
 8009e72:	2300      	movs	r3, #0
 8009e74:	6063      	str	r3, [r4, #4]
 8009e76:	6923      	ldr	r3, [r4, #16]
 8009e78:	6023      	str	r3, [r4, #0]
 8009e7a:	89a3      	ldrh	r3, [r4, #12]
 8009e7c:	f043 0308 	orr.w	r3, r3, #8
 8009e80:	81a3      	strh	r3, [r4, #12]
 8009e82:	6923      	ldr	r3, [r4, #16]
 8009e84:	b94b      	cbnz	r3, 8009e9a <__swsetup_r+0x7a>
 8009e86:	89a3      	ldrh	r3, [r4, #12]
 8009e88:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009e8c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009e90:	d003      	beq.n	8009e9a <__swsetup_r+0x7a>
 8009e92:	4621      	mov	r1, r4
 8009e94:	4628      	mov	r0, r5
 8009e96:	f000 f883 	bl	8009fa0 <__smakebuf_r>
 8009e9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009e9e:	f013 0201 	ands.w	r2, r3, #1
 8009ea2:	d00a      	beq.n	8009eba <__swsetup_r+0x9a>
 8009ea4:	2200      	movs	r2, #0
 8009ea6:	60a2      	str	r2, [r4, #8]
 8009ea8:	6962      	ldr	r2, [r4, #20]
 8009eaa:	4252      	negs	r2, r2
 8009eac:	61a2      	str	r2, [r4, #24]
 8009eae:	6922      	ldr	r2, [r4, #16]
 8009eb0:	b942      	cbnz	r2, 8009ec4 <__swsetup_r+0xa4>
 8009eb2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009eb6:	d1c5      	bne.n	8009e44 <__swsetup_r+0x24>
 8009eb8:	bd38      	pop	{r3, r4, r5, pc}
 8009eba:	0799      	lsls	r1, r3, #30
 8009ebc:	bf58      	it	pl
 8009ebe:	6962      	ldrpl	r2, [r4, #20]
 8009ec0:	60a2      	str	r2, [r4, #8]
 8009ec2:	e7f4      	b.n	8009eae <__swsetup_r+0x8e>
 8009ec4:	2000      	movs	r0, #0
 8009ec6:	e7f7      	b.n	8009eb8 <__swsetup_r+0x98>
 8009ec8:	20000018 	.word	0x20000018

08009ecc <_raise_r>:
 8009ecc:	291f      	cmp	r1, #31
 8009ece:	b538      	push	{r3, r4, r5, lr}
 8009ed0:	4605      	mov	r5, r0
 8009ed2:	460c      	mov	r4, r1
 8009ed4:	d904      	bls.n	8009ee0 <_raise_r+0x14>
 8009ed6:	2316      	movs	r3, #22
 8009ed8:	6003      	str	r3, [r0, #0]
 8009eda:	f04f 30ff 	mov.w	r0, #4294967295
 8009ede:	bd38      	pop	{r3, r4, r5, pc}
 8009ee0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009ee2:	b112      	cbz	r2, 8009eea <_raise_r+0x1e>
 8009ee4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009ee8:	b94b      	cbnz	r3, 8009efe <_raise_r+0x32>
 8009eea:	4628      	mov	r0, r5
 8009eec:	f000 f830 	bl	8009f50 <_getpid_r>
 8009ef0:	4622      	mov	r2, r4
 8009ef2:	4601      	mov	r1, r0
 8009ef4:	4628      	mov	r0, r5
 8009ef6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009efa:	f000 b817 	b.w	8009f2c <_kill_r>
 8009efe:	2b01      	cmp	r3, #1
 8009f00:	d00a      	beq.n	8009f18 <_raise_r+0x4c>
 8009f02:	1c59      	adds	r1, r3, #1
 8009f04:	d103      	bne.n	8009f0e <_raise_r+0x42>
 8009f06:	2316      	movs	r3, #22
 8009f08:	6003      	str	r3, [r0, #0]
 8009f0a:	2001      	movs	r0, #1
 8009f0c:	e7e7      	b.n	8009ede <_raise_r+0x12>
 8009f0e:	2100      	movs	r1, #0
 8009f10:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009f14:	4620      	mov	r0, r4
 8009f16:	4798      	blx	r3
 8009f18:	2000      	movs	r0, #0
 8009f1a:	e7e0      	b.n	8009ede <_raise_r+0x12>

08009f1c <raise>:
 8009f1c:	4b02      	ldr	r3, [pc, #8]	@ (8009f28 <raise+0xc>)
 8009f1e:	4601      	mov	r1, r0
 8009f20:	6818      	ldr	r0, [r3, #0]
 8009f22:	f7ff bfd3 	b.w	8009ecc <_raise_r>
 8009f26:	bf00      	nop
 8009f28:	20000018 	.word	0x20000018

08009f2c <_kill_r>:
 8009f2c:	b538      	push	{r3, r4, r5, lr}
 8009f2e:	4d07      	ldr	r5, [pc, #28]	@ (8009f4c <_kill_r+0x20>)
 8009f30:	2300      	movs	r3, #0
 8009f32:	4604      	mov	r4, r0
 8009f34:	4608      	mov	r0, r1
 8009f36:	4611      	mov	r1, r2
 8009f38:	602b      	str	r3, [r5, #0]
 8009f3a:	f7f7 faac 	bl	8001496 <_kill>
 8009f3e:	1c43      	adds	r3, r0, #1
 8009f40:	d102      	bne.n	8009f48 <_kill_r+0x1c>
 8009f42:	682b      	ldr	r3, [r5, #0]
 8009f44:	b103      	cbz	r3, 8009f48 <_kill_r+0x1c>
 8009f46:	6023      	str	r3, [r4, #0]
 8009f48:	bd38      	pop	{r3, r4, r5, pc}
 8009f4a:	bf00      	nop
 8009f4c:	200004f8 	.word	0x200004f8

08009f50 <_getpid_r>:
 8009f50:	f7f7 ba99 	b.w	8001486 <_getpid>

08009f54 <__swhatbuf_r>:
 8009f54:	b570      	push	{r4, r5, r6, lr}
 8009f56:	460c      	mov	r4, r1
 8009f58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009f5c:	2900      	cmp	r1, #0
 8009f5e:	b096      	sub	sp, #88	@ 0x58
 8009f60:	4615      	mov	r5, r2
 8009f62:	461e      	mov	r6, r3
 8009f64:	da0d      	bge.n	8009f82 <__swhatbuf_r+0x2e>
 8009f66:	89a3      	ldrh	r3, [r4, #12]
 8009f68:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009f6c:	f04f 0100 	mov.w	r1, #0
 8009f70:	bf14      	ite	ne
 8009f72:	2340      	movne	r3, #64	@ 0x40
 8009f74:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009f78:	2000      	movs	r0, #0
 8009f7a:	6031      	str	r1, [r6, #0]
 8009f7c:	602b      	str	r3, [r5, #0]
 8009f7e:	b016      	add	sp, #88	@ 0x58
 8009f80:	bd70      	pop	{r4, r5, r6, pc}
 8009f82:	466a      	mov	r2, sp
 8009f84:	f000 f848 	bl	800a018 <_fstat_r>
 8009f88:	2800      	cmp	r0, #0
 8009f8a:	dbec      	blt.n	8009f66 <__swhatbuf_r+0x12>
 8009f8c:	9901      	ldr	r1, [sp, #4]
 8009f8e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009f92:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009f96:	4259      	negs	r1, r3
 8009f98:	4159      	adcs	r1, r3
 8009f9a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009f9e:	e7eb      	b.n	8009f78 <__swhatbuf_r+0x24>

08009fa0 <__smakebuf_r>:
 8009fa0:	898b      	ldrh	r3, [r1, #12]
 8009fa2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009fa4:	079d      	lsls	r5, r3, #30
 8009fa6:	4606      	mov	r6, r0
 8009fa8:	460c      	mov	r4, r1
 8009faa:	d507      	bpl.n	8009fbc <__smakebuf_r+0x1c>
 8009fac:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009fb0:	6023      	str	r3, [r4, #0]
 8009fb2:	6123      	str	r3, [r4, #16]
 8009fb4:	2301      	movs	r3, #1
 8009fb6:	6163      	str	r3, [r4, #20]
 8009fb8:	b003      	add	sp, #12
 8009fba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009fbc:	ab01      	add	r3, sp, #4
 8009fbe:	466a      	mov	r2, sp
 8009fc0:	f7ff ffc8 	bl	8009f54 <__swhatbuf_r>
 8009fc4:	9f00      	ldr	r7, [sp, #0]
 8009fc6:	4605      	mov	r5, r0
 8009fc8:	4639      	mov	r1, r7
 8009fca:	4630      	mov	r0, r6
 8009fcc:	f7fd fbb8 	bl	8007740 <_malloc_r>
 8009fd0:	b948      	cbnz	r0, 8009fe6 <__smakebuf_r+0x46>
 8009fd2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009fd6:	059a      	lsls	r2, r3, #22
 8009fd8:	d4ee      	bmi.n	8009fb8 <__smakebuf_r+0x18>
 8009fda:	f023 0303 	bic.w	r3, r3, #3
 8009fde:	f043 0302 	orr.w	r3, r3, #2
 8009fe2:	81a3      	strh	r3, [r4, #12]
 8009fe4:	e7e2      	b.n	8009fac <__smakebuf_r+0xc>
 8009fe6:	89a3      	ldrh	r3, [r4, #12]
 8009fe8:	6020      	str	r0, [r4, #0]
 8009fea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009fee:	81a3      	strh	r3, [r4, #12]
 8009ff0:	9b01      	ldr	r3, [sp, #4]
 8009ff2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009ff6:	b15b      	cbz	r3, 800a010 <__smakebuf_r+0x70>
 8009ff8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009ffc:	4630      	mov	r0, r6
 8009ffe:	f000 f81d 	bl	800a03c <_isatty_r>
 800a002:	b128      	cbz	r0, 800a010 <__smakebuf_r+0x70>
 800a004:	89a3      	ldrh	r3, [r4, #12]
 800a006:	f023 0303 	bic.w	r3, r3, #3
 800a00a:	f043 0301 	orr.w	r3, r3, #1
 800a00e:	81a3      	strh	r3, [r4, #12]
 800a010:	89a3      	ldrh	r3, [r4, #12]
 800a012:	431d      	orrs	r5, r3
 800a014:	81a5      	strh	r5, [r4, #12]
 800a016:	e7cf      	b.n	8009fb8 <__smakebuf_r+0x18>

0800a018 <_fstat_r>:
 800a018:	b538      	push	{r3, r4, r5, lr}
 800a01a:	4d07      	ldr	r5, [pc, #28]	@ (800a038 <_fstat_r+0x20>)
 800a01c:	2300      	movs	r3, #0
 800a01e:	4604      	mov	r4, r0
 800a020:	4608      	mov	r0, r1
 800a022:	4611      	mov	r1, r2
 800a024:	602b      	str	r3, [r5, #0]
 800a026:	f7f7 fa96 	bl	8001556 <_fstat>
 800a02a:	1c43      	adds	r3, r0, #1
 800a02c:	d102      	bne.n	800a034 <_fstat_r+0x1c>
 800a02e:	682b      	ldr	r3, [r5, #0]
 800a030:	b103      	cbz	r3, 800a034 <_fstat_r+0x1c>
 800a032:	6023      	str	r3, [r4, #0]
 800a034:	bd38      	pop	{r3, r4, r5, pc}
 800a036:	bf00      	nop
 800a038:	200004f8 	.word	0x200004f8

0800a03c <_isatty_r>:
 800a03c:	b538      	push	{r3, r4, r5, lr}
 800a03e:	4d06      	ldr	r5, [pc, #24]	@ (800a058 <_isatty_r+0x1c>)
 800a040:	2300      	movs	r3, #0
 800a042:	4604      	mov	r4, r0
 800a044:	4608      	mov	r0, r1
 800a046:	602b      	str	r3, [r5, #0]
 800a048:	f7f7 fa95 	bl	8001576 <_isatty>
 800a04c:	1c43      	adds	r3, r0, #1
 800a04e:	d102      	bne.n	800a056 <_isatty_r+0x1a>
 800a050:	682b      	ldr	r3, [r5, #0]
 800a052:	b103      	cbz	r3, 800a056 <_isatty_r+0x1a>
 800a054:	6023      	str	r3, [r4, #0]
 800a056:	bd38      	pop	{r3, r4, r5, pc}
 800a058:	200004f8 	.word	0x200004f8

0800a05c <_init>:
 800a05c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a05e:	bf00      	nop
 800a060:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a062:	bc08      	pop	{r3}
 800a064:	469e      	mov	lr, r3
 800a066:	4770      	bx	lr

0800a068 <_fini>:
 800a068:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a06a:	bf00      	nop
 800a06c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a06e:	bc08      	pop	{r3}
 800a070:	469e      	mov	lr, r3
 800a072:	4770      	bx	lr
