

================================================================
== Vitis HLS Report for 'dot_prod'
================================================================
* Date:           Fri Oct 18 04:01:40 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        dot_prod
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+----------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline |
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type   |
    +---------+---------+----------+----------+--------+--------+----------+
    |   185607|   185607|  0.742 ms|  0.742 ms|  185607|  185607|  dataflow|
    +---------+---------+----------+----------+--------+--------+----------+

    + Detail: 
        * Instance: 
        +------------------------------+---------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                              |                           |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |           Instance           |           Module          |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +------------------------------+---------------------------+---------+---------+----------+----------+--------+--------+---------+
        |entry_proc_U0                 |entry_proc                 |        0|        0|      0 ns|      0 ns|       0|       0|       no|
        |Block_split92_proc_U0         |Block_split92_proc         |        0|        0|      0 ns|      0 ns|       0|       0|       no|
        |Loop_VITIS_LOOP_36_1_proc_U0  |Loop_VITIS_LOOP_36_1_proc  |   185606|   185606|  0.742 ms|  0.742 ms|  185606|  185606|       no|
        +------------------------------+---------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       28|    -|
|FIFO                 |        -|     -|      143|      157|    -|
|Instance             |       30|    48|     6608|     4649|    0|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       27|    -|
|Register             |        -|     -|        9|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       30|    48|     6760|     4861|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        2|     2|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+---------------------------+---------+----+------+------+-----+
    |           Instance           |           Module          | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------+---------------------------+---------+----+------+------+-----+
    |Block_split92_proc_U0         |Block_split92_proc         |        0|   0|    60|    26|    0|
    |Loop_VITIS_LOOP_36_1_proc_U0  |Loop_VITIS_LOOP_36_1_proc  |        0|  48|  4840|  2511|    0|
    |control_s_axi_U               |control_s_axi              |        0|   0|   291|   490|    0|
    |entry_proc_U0                 |entry_proc                 |        0|   0|     2|    37|    0|
    |gmem_m_axi_U                  |gmem_m_axi                 |       30|   0|  1415|  1585|    0|
    +------------------------------+---------------------------+---------+----+------+------+-----+
    |Total                         |                           |       30|  48|  6608|  4649|    0|
    +------------------------------+---------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------------------+---------+-----+----+-----+------+-----+---------+
    |           Name          | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-------------------------+---------+-----+----+-----+------+-----+---------+
    |sext_ln67_loc_channel_U  |        0|  133|   0|    -|     2|   58|      116|
    |vec_a_c_U                |        0|    5|   0|    -|     3|   64|      192|
    |vec_b_c_U                |        0|    5|   0|    -|     3|   64|      192|
    +-------------------------+---------+-----+----+-----+------+-----+---------+
    |Total                    |        0|  143|   0|    0|     8|  186|      500|
    +-------------------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +-----------------------------------------------+----------+----+---+----+------------+------------+
    |                 Variable Name                 | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------+----------+----+---+----+------------+------------+
    |Block_split92_proc_U0_ap_start                 |       and|   0|  0|   2|           1|           1|
    |Loop_VITIS_LOOP_36_1_proc_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_n                              |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_sub_n                          |       and|   0|  0|   2|           1|           1|
    |ap_idle                                        |       and|   0|  0|   2|           1|           1|
    |ap_int_blocking_n                              |       and|   0|  0|   2|           1|           1|
    |ap_int_blocking_sub_n                          |       and|   0|  0|   2|           1|           1|
    |ap_str_blocking_n                              |       and|   0|  0|   2|           1|           1|
    |ap_str_blocking_sub_n                          |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                  |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start                         |       and|   0|  0|   2|           1|           1|
    |ap_sync_Block_split92_proc_U0_ap_ready         |        or|   0|  0|   2|           1|           1|
    |ap_sync_Loop_VITIS_LOOP_36_1_proc_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready                 |        or|   0|  0|   2|           1|           1|
    +-----------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                          |          |   0|  0|  28|          14|          14|
    +-----------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------+----+-----------+-----+-----------+
    |                        Name                       | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_Block_split92_proc_U0_ap_ready         |   9|          2|    1|          2|
    |ap_sync_reg_Loop_VITIS_LOOP_36_1_proc_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_entry_proc_U0_ap_ready                 |   9|          2|    1|          2|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |Total                                              |  27|          6|    3|          6|
    +---------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+---+----+-----+-----------+
    |                        Name                       | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------+---+----+-----+-----------+
    |ap_ext_blocking_n_reg                              |  1|   0|    1|          0|
    |ap_int_blocking_n_reg                              |  1|   0|    1|          0|
    |ap_rst_n_inv                                       |  1|   0|    1|          0|
    |ap_rst_reg_1                                       |  1|   0|    1|          0|
    |ap_rst_reg_2                                       |  1|   0|    1|          0|
    |ap_str_blocking_n_reg                              |  1|   0|    1|          0|
    |ap_sync_reg_Block_split92_proc_U0_ap_ready         |  1|   0|    1|          0|
    |ap_sync_reg_Loop_VITIS_LOOP_36_1_proc_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_entry_proc_U0_ap_ready                 |  1|   0|    1|          0|
    +---------------------------------------------------+---+----+-----+-----------+
    |Total                                              |  9|   0|    9|          0|
    +---------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|        scalar|
|ap_local_block         |  out|    1|  ap_ctrl_chain|      dot_prod|  return value|
|ap_clk                 |   in|    1|  ap_ctrl_chain|      dot_prod|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|      dot_prod|  return value|
|event_done             |  out|    1|  ap_ctrl_chain|      dot_prod|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|      dot_prod|  return value|
|event_start            |  out|    1|  ap_ctrl_chain|      dot_prod|  return value|
|stall_start_ext        |  out|    1|  ap_ctrl_chain|      dot_prod|  return value|
|stall_done_ext         |  out|    1|  ap_ctrl_chain|      dot_prod|  return value|
|stall_start_str        |  out|    1|  ap_ctrl_chain|      dot_prod|  return value|
|stall_done_str         |  out|    1|  ap_ctrl_chain|      dot_prod|  return value|
|stall_start_int        |  out|    1|  ap_ctrl_chain|      dot_prod|  return value|
|stall_done_int         |  out|    1|  ap_ctrl_chain|      dot_prod|  return value|
|m_axi_gmem_AWVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|  512|          m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|  512|          m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|          m_axi|          gmem|       pointer|
+-----------------------+-----+-----+---------------+--------------+--------------+

