#----------------------------------------
# JasperGold Version Info
# tool      : JasperGold 2015.09
# platform  : Linux 2.6.32-696.23.1.el6.x86_64
# version   : 2015.09 FCS 64 bits
# build date: 2015.09.29 22:07:32 PDT
#----------------------------------------
# started Sat Apr 07 16:37:54 CDT 2018
# hostname  : wario
# pid       : 22535
# arguments : '-label' 'session_0' '-console' 'wario:37237' '-style' 'windows' '-proj' '/home/ecelrc/students/anarkhede/micro/lc86/pipeline/jgproject/sessionLogs/session_0' '-init' '-hidden' '/home/ecelrc/students/anarkhede/micro/lc86/pipeline/jgproject/.tmp/.initCmds.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2015 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc. 
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

JasperGold Apps Analysis Session - /home/ecelrc/students/anarkhede/micro/lc86/pipeline/jgproject/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_interactive" and "jasper_fpv".
INFO: reading configuration file "/home/ecelrc/students/anarkhede/.config/jasper/jaspergold.conf".
% source ./registers.tcl
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/time
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib1
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib2
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib3
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib4
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib5
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib6
[-- (VERI-1482)] Analyzing Verilog file ./common/cache_and_registers/register_file_decoder.v
[-- (VERI-1482)] Analyzing Verilog file ./common/cache_and_registers/registers.v
[ERROR (VERI-1137)] ./common/cache_and_registers/registers.v(58): syntax error near '
[ERROR (VERI-1072)] ./common/cache_and_registers/registers.v(60): module register_file ignored due to previous errors
[ERROR (VERI-1072)] ./common/cache_and_registers/registers.v(82): module regfile8x16 ignored due to previous errors
[ERROR (VERI-1072)] ./common/cache_and_registers/registers.v(102): module regfile8x32 ignored due to previous errors
[ERROR (VERI-1072)] ./common/cache_and_registers/registers.v(122): module regfile8x64 ignored due to previous errors
[ERROR (VERI-1137)] ./common/cache_and_registers/registers.v(150): syntax error near ;
Summary of errors detected:
	[ERROR (VERI-1137)] ./common/cache_and_registers/registers.v(58): syntax error near '
	[ERROR (VERI-1072)] ./common/cache_and_registers/registers.v(60): module register_file ignored due to previous errors
	[ERROR (VERI-1072)] ./common/cache_and_registers/registers.v(82): module regfile8x16 ignored due to previous errors
	[ERROR (VERI-1072)] ./common/cache_and_registers/registers.v(102): module regfile8x32 ignored due to previous errors
	[ERROR (VERI-1072)] ./common/cache_and_registers/registers.v(122): module regfile8x64 ignored due to previous errors
	[ERROR (VERI-1137)] ./common/cache_and_registers/registers.v(150): syntax error near ;
ERROR (ENL034): 6 errors detected in the design file(s).

% source ./registers.tcl
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/time
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/time(5): overwriting previous definition of module timeunit
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/time(5): previous definition of module timeunit is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ./common/cache_and_registers/register_file_decoder.v
[WARN (VERI-1206)] ./common/cache_and_registers/register_file_decoder.v(224): overwriting previous definition of module register_file_decoder
[INFO (VERI-2142)] ./common/cache_and_registers/register_file_decoder.v(224): previous definition of module register_file_decoder is here
[-- (VERI-1482)] Analyzing Verilog file ./common/cache_and_registers/registers.v
[ERROR (VERI-1137)] ./common/cache_and_registers/registers.v(150): syntax error near ;
Summary of errors detected:
	[ERROR (VERI-1137)] ./common/cache_and_registers/registers.v(150): syntax error near ;
ERROR (ENL034): 1 errors detected in the design file(s).

% source ./registers.tcl
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/time
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/time(5): overwriting previous definition of module timeunit
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/time(5): previous definition of module timeunit is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ./common/cache_and_registers/register_file_decoder.v
[WARN (VERI-1206)] ./common/cache_and_registers/register_file_decoder.v(224): overwriting previous definition of module register_file_decoder
[INFO (VERI-2142)] ./common/cache_and_registers/register_file_decoder.v(224): previous definition of module register_file_decoder is here
[-- (VERI-1482)] Analyzing Verilog file ./common/cache_and_registers/registers.v
[WARN (VERI-1206)] ./common/cache_and_registers/registers.v(60): overwriting previous definition of module register_file
[INFO (VERI-2142)] ./common/cache_and_registers/registers.v(60): previous definition of module register_file is here
[WARN (VERI-1206)] ./common/cache_and_registers/registers.v(82): overwriting previous definition of module regfile8x16
[INFO (VERI-2142)] ./common/cache_and_registers/registers.v(82): previous definition of module regfile8x16 is here
[WARN (VERI-1206)] ./common/cache_and_registers/registers.v(102): overwriting previous definition of module regfile8x32
[INFO (VERI-2142)] ./common/cache_and_registers/registers.v(102): previous definition of module regfile8x32 is here
[WARN (VERI-1206)] ./common/cache_and_registers/registers.v(122): overwriting previous definition of module regfile8x64
[INFO (VERI-2142)] ./common/cache_and_registers/registers.v(122): previous definition of module regfile8x64 is here
[ERROR (VERI-1116)] ./common/cache_and_registers/registers.v(432): cmuxm0 is already declared
[INFO (VERI-1967)] ./common/cache_and_registers/registers.v(422): previous declaration of cmuxm0 is from here
[ERROR (VERI-1116)] ./common/cache_and_registers/registers.v(433): cmuxm1 is already declared
[INFO (VERI-1967)] ./common/cache_and_registers/registers.v(423): previous declaration of cmuxm1 is from here
[ERROR (VERI-1116)] ./common/cache_and_registers/registers.v(434): cmuxm2 is already declared
[INFO (VERI-1967)] ./common/cache_and_registers/registers.v(424): previous declaration of cmuxm2 is from here
[ERROR (VERI-1116)] ./common/cache_and_registers/registers.v(435): cmuxm3 is already declared
[INFO (VERI-1967)] ./common/cache_and_registers/registers.v(425): previous declaration of cmuxm3 is from here
[ERROR (VERI-1130)] ./common/cache_and_registers/registers.v(387): reg0_hh is not valid in an expression
[ERROR (VERI-1130)] ./common/cache_and_registers/registers.v(387): reg0_hl is not valid in an expression
[ERROR (VERI-1130)] ./common/cache_and_registers/registers.v(387): reg0_lh is not valid in an expression
[ERROR (VERI-1130)] ./common/cache_and_registers/registers.v(387): reg0_ll is not valid in an expression
[ERROR (VERI-1130)] ./common/cache_and_registers/registers.v(388): reg1_hh is not valid in an expression
[ERROR (VERI-1130)] ./common/cache_and_registers/registers.v(388): reg1_hl is not valid in an expression
[ERROR (VERI-1130)] ./common/cache_and_registers/registers.v(388): reg1_lh is not valid in an expression
[ERROR (VERI-1130)] ./common/cache_and_registers/registers.v(388): reg1_ll is not valid in an expression
[ERROR (VERI-1130)] ./common/cache_and_registers/registers.v(389): reg2_hh is not valid in an expression
[ERROR (VERI-1130)] ./common/cache_and_registers/registers.v(389): reg2_hl is not valid in an expression
[ERROR (VERI-1130)] ./common/cache_and_registers/registers.v(389): reg2_lh is not valid in an expression
[ERROR (VERI-1130)] ./common/cache_and_registers/registers.v(389): reg2_ll is not valid in an expression
[ERROR (VERI-1130)] ./common/cache_and_registers/registers.v(390): reg3_hh is not valid in an expression
[ERROR (VERI-1130)] ./common/cache_and_registers/registers.v(390): reg3_hl is not valid in an expression
[ERROR (VERI-1130)] ./common/cache_and_registers/registers.v(390): reg3_lh is not valid in an expression
[INFO] Too many errors. Further error messages will be suppressed.
Summary of errors detected:
	[ERROR (VERI-1116)] ./common/cache_and_registers/registers.v(432): cmuxm0 is already declared
	[ERROR (VERI-1116)] ./common/cache_and_registers/registers.v(433): cmuxm1 is already declared
	[ERROR (VERI-1116)] ./common/cache_and_registers/registers.v(434): cmuxm2 is already declared
	[ERROR (VERI-1116)] ./common/cache_and_registers/registers.v(435): cmuxm3 is already declared
	[ERROR (VERI-1130)] ./common/cache_and_registers/registers.v(387): reg0_hh is not valid in an expression
	[ERROR (VERI-1130)] ./common/cache_and_registers/registers.v(387): reg0_hl is not valid in an expression
	[ERROR (VERI-1130)] ./common/cache_and_registers/registers.v(387): reg0_lh is not valid in an expression
	[ERROR (VERI-1130)] ./common/cache_and_registers/registers.v(387): reg0_ll is not valid in an expression
	[ERROR (VERI-1130)] ./common/cache_and_registers/registers.v(388): reg1_hh is not valid in an expression
	[ERROR (VERI-1130)] ./common/cache_and_registers/registers.v(388): reg1_hl is not valid in an expression
	[ERROR (VERI-1130)] ./common/cache_and_registers/registers.v(388): reg1_lh is not valid in an expression
	[ERROR (VERI-1130)] ./common/cache_and_registers/registers.v(388): reg1_ll is not valid in an expression
	[ERROR (VERI-1130)] ./common/cache_and_registers/registers.v(389): reg2_hh is not valid in an expression
	[ERROR (VERI-1130)] ./common/cache_and_registers/registers.v(389): reg2_hl is not valid in an expression
	[ERROR (VERI-1130)] ./common/cache_and_registers/registers.v(389): reg2_lh is not valid in an expression
	[ERROR (VERI-1130)] ./common/cache_and_registers/registers.v(389): reg2_ll is not valid in an expression
	[ERROR (VERI-1130)] ./common/cache_and_registers/registers.v(390): reg3_hh is not valid in an expression
	[ERROR (VERI-1130)] ./common/cache_and_registers/registers.v(390): reg3_hl is not valid in an expression
	[ERROR (VERI-1130)] ./common/cache_and_registers/registers.v(390): reg3_lh is not valid in an expression
ERROR (ENL034): 19 errors detected in the design file(s).

% source ./registers.tcl
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/time
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/time(5): overwriting previous definition of module timeunit
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/time(5): previous definition of module timeunit is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ./common/cache_and_registers/register_file_decoder.v
[WARN (VERI-1206)] ./common/cache_and_registers/register_file_decoder.v(224): overwriting previous definition of module register_file_decoder
[INFO (VERI-2142)] ./common/cache_and_registers/register_file_decoder.v(224): previous definition of module register_file_decoder is here
[-- (VERI-1482)] Analyzing Verilog file ./common/cache_and_registers/registers.v
[WARN (VERI-1206)] ./common/cache_and_registers/registers.v(60): overwriting previous definition of module register_file
[INFO (VERI-2142)] ./common/cache_and_registers/registers.v(60): previous definition of module register_file is here
[WARN (VERI-1206)] ./common/cache_and_registers/registers.v(82): overwriting previous definition of module regfile8x16
[INFO (VERI-2142)] ./common/cache_and_registers/registers.v(82): previous definition of module regfile8x16 is here
[WARN (VERI-1206)] ./common/cache_and_registers/registers.v(102): overwriting previous definition of module regfile8x32
[INFO (VERI-2142)] ./common/cache_and_registers/registers.v(102): previous definition of module regfile8x32 is here
[WARN (VERI-1206)] ./common/cache_and_registers/registers.v(122): overwriting previous definition of module regfile8x64
[INFO (VERI-2142)] ./common/cache_and_registers/registers.v(122): previous definition of module regfile8x64 is here
[ERROR (VERI-1130)] ./common/cache_and_registers/registers.v(387): reg0_hh is not valid in an expression
[ERROR (VERI-1130)] ./common/cache_and_registers/registers.v(387): reg0_hl is not valid in an expression
[ERROR (VERI-1130)] ./common/cache_and_registers/registers.v(387): reg0_lh is not valid in an expression
[ERROR (VERI-1130)] ./common/cache_and_registers/registers.v(387): reg0_ll is not valid in an expression
[ERROR (VERI-1130)] ./common/cache_and_registers/registers.v(388): reg1_hh is not valid in an expression
[ERROR (VERI-1130)] ./common/cache_and_registers/registers.v(388): reg1_hl is not valid in an expression
[ERROR (VERI-1130)] ./common/cache_and_registers/registers.v(388): reg1_lh is not valid in an expression
[ERROR (VERI-1130)] ./common/cache_and_registers/registers.v(388): reg1_ll is not valid in an expression
[ERROR (VERI-1130)] ./common/cache_and_registers/registers.v(389): reg2_hh is not valid in an expression
[ERROR (VERI-1130)] ./common/cache_and_registers/registers.v(389): reg2_hl is not valid in an expression
[ERROR (VERI-1130)] ./common/cache_and_registers/registers.v(389): reg2_lh is not valid in an expression
[ERROR (VERI-1130)] ./common/cache_and_registers/registers.v(389): reg2_ll is not valid in an expression
[ERROR (VERI-1130)] ./common/cache_and_registers/registers.v(390): reg3_hh is not valid in an expression
[ERROR (VERI-1130)] ./common/cache_and_registers/registers.v(390): reg3_hl is not valid in an expression
[ERROR (VERI-1130)] ./common/cache_and_registers/registers.v(390): reg3_lh is not valid in an expression
[ERROR (VERI-1130)] ./common/cache_and_registers/registers.v(390): reg3_ll is not valid in an expression
[ERROR (VERI-1130)] ./common/cache_and_registers/registers.v(391): reg4_hh is not valid in an expression
[ERROR (VERI-1130)] ./common/cache_and_registers/registers.v(391): reg4_hl is not valid in an expression
[ERROR (VERI-1130)] ./common/cache_and_registers/registers.v(391): reg4_lh is not valid in an expression
[INFO] Too many errors. Further error messages will be suppressed.
Summary of errors detected:
	[ERROR (VERI-1130)] ./common/cache_and_registers/registers.v(387): reg0_hh is not valid in an expression
	[ERROR (VERI-1130)] ./common/cache_and_registers/registers.v(387): reg0_hl is not valid in an expression
	[ERROR (VERI-1130)] ./common/cache_and_registers/registers.v(387): reg0_lh is not valid in an expression
	[ERROR (VERI-1130)] ./common/cache_and_registers/registers.v(387): reg0_ll is not valid in an expression
	[ERROR (VERI-1130)] ./common/cache_and_registers/registers.v(388): reg1_hh is not valid in an expression
	[ERROR (VERI-1130)] ./common/cache_and_registers/registers.v(388): reg1_hl is not valid in an expression
	[ERROR (VERI-1130)] ./common/cache_and_registers/registers.v(388): reg1_lh is not valid in an expression
	[ERROR (VERI-1130)] ./common/cache_and_registers/registers.v(388): reg1_ll is not valid in an expression
	[ERROR (VERI-1130)] ./common/cache_and_registers/registers.v(389): reg2_hh is not valid in an expression
	[ERROR (VERI-1130)] ./common/cache_and_registers/registers.v(389): reg2_hl is not valid in an expression
	[ERROR (VERI-1130)] ./common/cache_and_registers/registers.v(389): reg2_lh is not valid in an expression
	[ERROR (VERI-1130)] ./common/cache_and_registers/registers.v(389): reg2_ll is not valid in an expression
	[ERROR (VERI-1130)] ./common/cache_and_registers/registers.v(390): reg3_hh is not valid in an expression
	[ERROR (VERI-1130)] ./common/cache_and_registers/registers.v(390): reg3_hl is not valid in an expression
	[ERROR (VERI-1130)] ./common/cache_and_registers/registers.v(390): reg3_lh is not valid in an expression
	[ERROR (VERI-1130)] ./common/cache_and_registers/registers.v(390): reg3_ll is not valid in an expression
	[ERROR (VERI-1130)] ./common/cache_and_registers/registers.v(391): reg4_hh is not valid in an expression
	[ERROR (VERI-1130)] ./common/cache_and_registers/registers.v(391): reg4_hl is not valid in an expression
	[ERROR (VERI-1130)] ./common/cache_and_registers/registers.v(391): reg4_lh is not valid in an expression
ERROR (ENL034): 19 errors detected in the design file(s).

% source ./registers.tcl
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/time
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/time(5): overwriting previous definition of module timeunit
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/time(5): previous definition of module timeunit is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ./common/cache_and_registers/register_file_decoder.v
[WARN (VERI-1206)] ./common/cache_and_registers/register_file_decoder.v(224): overwriting previous definition of module register_file_decoder
[INFO (VERI-2142)] ./common/cache_and_registers/register_file_decoder.v(224): previous definition of module register_file_decoder is here
[-- (VERI-1482)] Analyzing Verilog file ./common/cache_and_registers/registers.v
[WARN (VERI-1206)] ./common/cache_and_registers/registers.v(60): overwriting previous definition of module register_file
[INFO (VERI-2142)] ./common/cache_and_registers/registers.v(60): previous definition of module register_file is here
[WARN (VERI-1206)] ./common/cache_and_registers/registers.v(82): overwriting previous definition of module regfile8x16
[INFO (VERI-2142)] ./common/cache_and_registers/registers.v(82): previous definition of module regfile8x16 is here
[WARN (VERI-1206)] ./common/cache_and_registers/registers.v(102): overwriting previous definition of module regfile8x32
[INFO (VERI-2142)] ./common/cache_and_registers/registers.v(102): previous definition of module regfile8x32 is here
[WARN (VERI-1206)] ./common/cache_and_registers/registers.v(122): overwriting previous definition of module regfile8x64
[INFO (VERI-2142)] ./common/cache_and_registers/registers.v(122): previous definition of module regfile8x64 is here
[WARN (VERI-1011)] ./common/cache_and_registers/registers.v(410): cannot index into non-array regA_out
[WARN (VERI-1011)] ./common/cache_and_registers/registers.v(410): cannot index into non-array regA_out
[WARN (VERI-1011)] ./common/cache_and_registers/registers.v(411): cannot index into non-array regA_out
[WARN (VERI-1011)] ./common/cache_and_registers/registers.v(412): cannot index into non-array regA_out
[WARN (VERI-1011)] ./common/cache_and_registers/registers.v(413): cannot index into non-array regA_out
[WARN (VERI-1011)] ./common/cache_and_registers/registers.v(420): cannot index into non-array regB_out
[WARN (VERI-1011)] ./common/cache_and_registers/registers.v(420): cannot index into non-array regB_out
[WARN (VERI-1011)] ./common/cache_and_registers/registers.v(421): cannot index into non-array regB_out
[WARN (VERI-1011)] ./common/cache_and_registers/registers.v(422): cannot index into non-array regB_out
[WARN (VERI-1011)] ./common/cache_and_registers/registers.v(423): cannot index into non-array regB_out
[WARN (VERI-1011)] ./common/cache_and_registers/registers.v(430): cannot index into non-array regC_out
[WARN (VERI-1011)] ./common/cache_and_registers/registers.v(430): cannot index into non-array regC_out
[WARN (VERI-1011)] ./common/cache_and_registers/registers.v(431): cannot index into non-array regC_out
[WARN (VERI-1011)] ./common/cache_and_registers/registers.v(432): cannot index into non-array regC_out
[WARN (VERI-1011)] ./common/cache_and_registers/registers.v(433): cannot index into non-array regC_out
[WARN (VERI-1011)] ./common/cache_and_registers/registers.v(440): cannot index into non-array regD_out
[WARN (VERI-1011)] ./common/cache_and_registers/registers.v(440): cannot index into non-array regD_out
[WARN (VERI-1011)] ./common/cache_and_registers/registers.v(441): cannot index into non-array regD_out
[WARN (VERI-1011)] ./common/cache_and_registers/registers.v(442): cannot index into non-array regD_out
[WARN (VERI-1011)] ./common/cache_and_registers/registers.v(443): cannot index into non-array regD_out
[-- (VERI-1482)] Analyzing Verilog file /misc/linuxws/packages/cadence_2016/jasper_2015.09/lib/verilog/packages/std/std.sv into library std
[-- (VERI-1482)] Analyzing Verilog file registers_test.sv
[ERROR (VERI-1137)] registers_test.sv(5): syntax error near ;
Summary of errors detected:
	[ERROR (VERI-1137)] registers_test.sv(5): syntax error near ;
ERROR (ENL034): 1 errors detected in the design file(s).

% source ./registers.tcl
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/time
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/time(5): overwriting previous definition of module timeunit
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/time(5): previous definition of module timeunit is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ./common/cache_and_registers/register_file_decoder.v
[WARN (VERI-1206)] ./common/cache_and_registers/register_file_decoder.v(224): overwriting previous definition of module register_file_decoder
[INFO (VERI-2142)] ./common/cache_and_registers/register_file_decoder.v(224): previous definition of module register_file_decoder is here
[-- (VERI-1482)] Analyzing Verilog file ./common/cache_and_registers/registers.v
[WARN (VERI-1206)] ./common/cache_and_registers/registers.v(60): overwriting previous definition of module register_file
[INFO (VERI-2142)] ./common/cache_and_registers/registers.v(60): previous definition of module register_file is here
[WARN (VERI-1206)] ./common/cache_and_registers/registers.v(82): overwriting previous definition of module regfile8x16
[INFO (VERI-2142)] ./common/cache_and_registers/registers.v(82): previous definition of module regfile8x16 is here
[WARN (VERI-1206)] ./common/cache_and_registers/registers.v(102): overwriting previous definition of module regfile8x32
[INFO (VERI-2142)] ./common/cache_and_registers/registers.v(102): previous definition of module regfile8x32 is here
[WARN (VERI-1206)] ./common/cache_and_registers/registers.v(122): overwriting previous definition of module regfile8x64
[INFO (VERI-2142)] ./common/cache_and_registers/registers.v(122): previous definition of module regfile8x64 is here
[WARN (VERI-1206)] ./common/cache_and_registers/registers.v(446): overwriting previous definition of module regfile8x32e
[INFO (VERI-2142)] ./common/cache_and_registers/registers.v(445): previous definition of module regfile8x32e is here
[-- (VERI-1482)] Analyzing Verilog file registers_test.sv
[ERROR (VERI-1137)] registers_test.sv(5): syntax error near ;
Summary of errors detected:
	[ERROR (VERI-1137)] registers_test.sv(5): syntax error near ;
ERROR (ENL034): 1 errors detected in the design file(s).

% source ./registers.tcl
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/time
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/time(5): overwriting previous definition of module timeunit
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/time(5): previous definition of module timeunit is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ./common/cache_and_registers/register_file_decoder.v
[WARN (VERI-1206)] ./common/cache_and_registers/register_file_decoder.v(224): overwriting previous definition of module register_file_decoder
[INFO (VERI-2142)] ./common/cache_and_registers/register_file_decoder.v(224): previous definition of module register_file_decoder is here
[-- (VERI-1482)] Analyzing Verilog file ./common/cache_and_registers/registers.v
[WARN (VERI-1206)] ./common/cache_and_registers/registers.v(60): overwriting previous definition of module register_file
[INFO (VERI-2142)] ./common/cache_and_registers/registers.v(60): previous definition of module register_file is here
[WARN (VERI-1206)] ./common/cache_and_registers/registers.v(82): overwriting previous definition of module regfile8x16
[INFO (VERI-2142)] ./common/cache_and_registers/registers.v(82): previous definition of module regfile8x16 is here
[WARN (VERI-1206)] ./common/cache_and_registers/registers.v(102): overwriting previous definition of module regfile8x32
[INFO (VERI-2142)] ./common/cache_and_registers/registers.v(102): previous definition of module regfile8x32 is here
[WARN (VERI-1206)] ./common/cache_and_registers/registers.v(122): overwriting previous definition of module regfile8x64
[INFO (VERI-2142)] ./common/cache_and_registers/registers.v(122): previous definition of module regfile8x64 is here
[WARN (VERI-1206)] ./common/cache_and_registers/registers.v(446): overwriting previous definition of module regfile8x32e
[INFO (VERI-2142)] ./common/cache_and_registers/registers.v(446): previous definition of module regfile8x32e is here
[-- (VERI-1482)] Analyzing Verilog file registers_test.sv
[WARN (VERI-1320)] registers_test.sv(96): concatenation with unsized literal; will interpret as 32 bits
[WARN (VERI-1320)] registers_test.sv(98): concatenation with unsized literal; will interpret as 32 bits
[ERROR (VERI-1162)] registers_test.sv(183): port connections cannot be mixed ordered and named
Summary of errors detected:
	[ERROR (VERI-1162)] registers_test.sv(183): port connections cannot be mixed ordered and named
ERROR (ENL034): 1 errors detected in the design file(s).

% source ./registers.tcl
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/time
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/time(5): overwriting previous definition of module timeunit
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/time(5): previous definition of module timeunit is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ./common/cache_and_registers/register_file_decoder.v
[WARN (VERI-1206)] ./common/cache_and_registers/register_file_decoder.v(224): overwriting previous definition of module register_file_decoder
[INFO (VERI-2142)] ./common/cache_and_registers/register_file_decoder.v(224): previous definition of module register_file_decoder is here
[-- (VERI-1482)] Analyzing Verilog file ./common/cache_and_registers/registers.v
[WARN (VERI-1206)] ./common/cache_and_registers/registers.v(60): overwriting previous definition of module register_file
[INFO (VERI-2142)] ./common/cache_and_registers/registers.v(60): previous definition of module register_file is here
[WARN (VERI-1206)] ./common/cache_and_registers/registers.v(82): overwriting previous definition of module regfile8x16
[INFO (VERI-2142)] ./common/cache_and_registers/registers.v(82): previous definition of module regfile8x16 is here
[WARN (VERI-1206)] ./common/cache_and_registers/registers.v(102): overwriting previous definition of module regfile8x32
[INFO (VERI-2142)] ./common/cache_and_registers/registers.v(102): previous definition of module regfile8x32 is here
[WARN (VERI-1206)] ./common/cache_and_registers/registers.v(122): overwriting previous definition of module regfile8x64
[INFO (VERI-2142)] ./common/cache_and_registers/registers.v(122): previous definition of module regfile8x64 is here
[WARN (VERI-1206)] ./common/cache_and_registers/registers.v(446): overwriting previous definition of module regfile8x32e
[INFO (VERI-2142)] ./common/cache_and_registers/registers.v(446): previous definition of module regfile8x32e is here
[-- (VERI-1482)] Analyzing Verilog file registers_test.sv
[WARN (VERI-1206)] registers_test.sv(47): overwriting previous definition of module regfile_gpr_props
[INFO (VERI-2142)] registers_test.sv(47): previous definition of module regfile_gpr_props is here
[WARN (VERI-1320)] registers_test.sv(96): concatenation with unsized literal; will interpret as 32 bits
[WARN (VERI-1320)] registers_test.sv(98): concatenation with unsized literal; will interpret as 32 bits
[WARN (VERI-1206)] registers_test.sv(154): overwriting previous definition of module alu32_props
[INFO (VERI-2142)] registers_test.sv(154): previous definition of module alu32_props is here
INFO (ISW003): Top module name is "register_file".
[WARN (VERI-1320)] registers_test.sv(96): concatenation with unsized literal; will interpret as 32 bits
[WARN (VERI-1320)] registers_test.sv(98): concatenation with unsized literal; will interpret as 32 bits
[ERROR (VERI-1128)] registers_test.sv(158): CLK is not declared
[ERROR (VERI-1128)] registers_test.sv(159): GPR_DIN0 is not declared
[ERROR (VERI-1128)] registers_test.sv(160): GPR_DIN1 is not declared
[ERROR (VERI-1128)] registers_test.sv(161): GPR_DIN2 is not declared
[ERROR (VERI-1128)] registers_test.sv(162): GPRID0 is not declared
[ERROR (VERI-1128)] registers_test.sv(163): GPRID1 is not declared
[ERROR (VERI-1128)] registers_test.sv(164): GPRID2 is not declared
[ERROR (VERI-1128)] registers_test.sv(165): GPRID3 is not declared
[ERROR (VERI-1128)] registers_test.sv(166): GPR_RE0 is not declared
[ERROR (VERI-1128)] registers_test.sv(167): GPR_RE1 is not declared
[ERROR (VERI-1128)] registers_test.sv(168): GPR_RE2 is not declared
[ERROR (VERI-1128)] registers_test.sv(169): GPR_RE3 is not declared
[ERROR (VERI-1128)] registers_test.sv(170): WRGPR0 is not declared
[ERROR (VERI-1128)] registers_test.sv(171): WRGPR1 is not declared
[ERROR (VERI-1128)] registers_test.sv(172): WRGPR2 is not declared
[ERROR (VERI-1128)] registers_test.sv(173): WE0 is not declared
[ERROR (VERI-1128)] registers_test.sv(176): GPR_WE0 is not declared
[ERROR (VERI-1128)] registers_test.sv(177): GPR_WE1 is not declared
[ERROR (VERI-1128)] registers_test.sv(178): GPR_WE2 is not declared
[INFO] Too many errors. Further error messages will be suppressed.
[INFO (VERI-1018)] ./common/cache_and_registers/registers.v(1): compiling module register_file
[INFO (VERI-1018)] ./common/cache_and_registers/registers.v(63): compiling module regfile8x16
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(121): compiling module regfile8x8$
[WARN (VERI-1060)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(180): 'initial' construct ignored
[WARN (VERI-1142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(197): system task display ignored for synthesis
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(147): Unintentional Sequential element inferred for mem_array read before write using blocking assignment
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(145): Unintentional Sequential element inferred for flag1 read before write using blocking assignment
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(146): Unintentional Sequential element inferred for flag2 read before write using blocking assignment
[WARN (VERI-1221)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(206): mem_array should be on the sensitivity list
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(208): expression size 32 truncated to fit in target size 8
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(210): expression size 32 truncated to fit in target size 8
[WARN (VERI-1221)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(217): mem_array should be on the sensitivity list
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(219): expression size 32 truncated to fit in target size 8
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(221): expression size 32 truncated to fit in target size 8
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(229): specify block ignored for synthesis
[INFO (VERI-1018)] ./common/cache_and_registers/registers.v(104): compiling module regfile8x64
[WARN (VERI-1063)] ./common/cache_and_registers/registers.v(121): instantiating unknown module regfile8x32$
[INFO (VERI-1018)] ./common/cache_and_registers/registers.v(146): compiling module regfile8x32e
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(339): compiling module bufferH16$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(345): specify block ignored for synthesis
[INFO (VERI-1018)] ./common/cache_and_registers/register_file_decoder.v(1): compiling module register_file_decoder
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(254): compiling module inv1$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(262): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(91): compiling module and3$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(101): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(77): compiling module and2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(86): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(171): compiling module or2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(180): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(187): compiling module or3$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(197): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(266): compiling module mux4_8$
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(299): expression size 32 truncated to fit in target size 8
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(272): missing/open ports on instance mux0_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(273): missing/open ports on instance mux1_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(274): missing/open ports on instance mux2_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(275): missing/open ports on instance mux3_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(276): missing/open ports on instance mux4_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(277): missing/open ports on instance mux5_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(278): missing/open ports on instance mux6_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(279): missing/open ports on instance mux7_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(281): missing/open ports on instance mux0_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(282): missing/open ports on instance mux1_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(283): missing/open ports on instance mux2_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(284): missing/open ports on instance mux3_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(285): missing/open ports on instance mux4_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(286): missing/open ports on instance mux5_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(287): missing/open ports on instance mux6_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(288): missing/open ports on instance mux7_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(290): missing/open ports on instance mux0_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(291): missing/open ports on instance mux1_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(292): missing/open ports on instance mux2_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(293): missing/open ports on instance mux3_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(294): missing/open ports on instance mux4_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(295): missing/open ports on instance mux5_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(296): missing/open ports on instance mux6_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(297): missing/open ports on instance mux7_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(299): missing/open ports on instance mux0_ll of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(300): missing/open ports on instance mux1_ll of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(301): missing/open ports on instance mux2_ll of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(302): missing/open ports on instance mux3_ll of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(303): missing/open ports on instance mux4_ll of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(304): missing/open ports on instance mux5_ll of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(305): missing/open ports on instance mux6_ll of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(306): missing/open ports on instance mux7_ll of module mux4_8$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(894): compiling module reg32e$
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(940): Using only the typical value of the mintypmax expression
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(942): Using only the typical value of the mintypmax expression
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(943): Using only the typical value of the mintypmax expression
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(904): Unintentional Sequential element inferred for D_temp read before write using blocking assignment
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(901): Unintentional Sequential element inferred for Q read before write using blocking assignment
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(949): specify block ignored for synthesis
[WARN (VDB-1000)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(932): net Q[31] is constantly driven from multiple places
[WARN (VDB-1001)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(935): another driver from here
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(151): compiling module mux2_8$
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(171): expression size 32 truncated to fit in target size 8
[WARN (VERI-1330)] ./common/cache_and_registers/registers.v(414): actual bit length 9 differs from formal bit length 8 for port Y
[WARN (VERI-1330)] ./common/cache_and_registers/registers.v(424): actual bit length 9 differs from formal bit length 8 for port Y
[WARN (VERI-1330)] ./common/cache_and_registers/registers.v(434): actual bit length 9 differs from formal bit length 8 for port Y
[WARN (VERI-1330)] ./common/cache_and_registers/registers.v(444): actual bit length 9 differs from formal bit length 8 for port Y
[INFO (VERI-1018)] registers_test.sv(1): compiling module regfile_gpr_props
[WARN (VERI-1796)] registers_test.sv(23): system function call isunknown with non-constant argument is not synthesizable
[WARN (VERI-1796)] registers_test.sv(24): system function call isunknown with non-constant argument is not synthesizable
[WARN (VERI-1796)] registers_test.sv(25): system function call isunknown with non-constant argument is not synthesizable
[INFO (VERI-8000)] registers_test.sv(158): Creating net CLK
[INFO (VERI-8000)] registers_test.sv(159): Creating net GPR_DIN0
[INFO (VERI-8000)] registers_test.sv(160): Creating net GPR_DIN1
[INFO (VERI-8000)] registers_test.sv(161): Creating net GPR_DIN2
[INFO (VERI-8000)] registers_test.sv(162): Creating net GPRID0
[INFO (VERI-8000)] registers_test.sv(163): Creating net GPRID1
[INFO (VERI-8000)] registers_test.sv(164): Creating net GPRID2
[INFO (VERI-8000)] registers_test.sv(165): Creating net GPRID3
[INFO (VERI-8000)] registers_test.sv(166): Creating net GPR_RE0
[INFO (VERI-8000)] registers_test.sv(167): Creating net GPR_RE1
[INFO (VERI-8000)] registers_test.sv(168): Creating net GPR_RE2
[INFO (VERI-8000)] registers_test.sv(169): Creating net GPR_RE3
[INFO (VERI-8000)] registers_test.sv(170): Creating net WRGPR0
[INFO (VERI-8000)] registers_test.sv(171): Creating net WRGPR1
[INFO (VERI-8000)] registers_test.sv(172): Creating net WRGPR2
[INFO (VERI-8000)] registers_test.sv(173): Creating net WE0
[WARN (VERI-1330)] registers_test.sv(174): actual bit length 2 differs from formal bit length 1 for port write_DR2
[WARN (VERI-1330)] registers_test.sv(175): actual bit length 2 differs from formal bit length 1 for port write_DR3
[INFO (VERI-8000)] registers_test.sv(176): Creating net GPR_WE0
[INFO (VERI-8000)] registers_test.sv(177): Creating net GPR_WE1
[INFO (VERI-8000)] registers_test.sv(178): Creating net GPR_WE2
[INFO (VERI-8001)] registers_test.sv(179): Creating netbus GPRDOUT0 [31:0]
[INFO (VERI-8001)] registers_test.sv(180): Creating netbus GPRDOUT1 [31:0]
[INFO (VERI-8001)] registers_test.sv(181): Creating netbus GPRDOUT2 [31:0]
[INFO (VERI-8001)] registers_test.sv(182): Creating netbus GPRDOUT3 [31:0]
[WARN (VDB-1000)] ./common/cache_and_registers/registers.v(413): net regA[23] is constantly driven from multiple places
[WARN (VDB-1001)] ./common/cache_and_registers/registers.v(414): another driver from here
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(272): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(273): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(274): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(275): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(276): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(277): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(278): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(279): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(281): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(282): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(283): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(284): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(285): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(286): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(287): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(288): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(290): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(291): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(292): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(293): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(294): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(295): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(296): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(297): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(299): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(300): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(301): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(302): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(303): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(304): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(305): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(306): input port IN3[7] is not connected on this instance
[WARN (VERI-1330)] ./common/cache_and_registers/registers.v(56): actual bit length 33 differs from formal bit length 32 for port Din
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name std
[INFO] Module Name register_file
WARNING (WNL021): registers_test.sv(176): external reference "GPR_WE0" remains unresolved and will be treated as a free net.
WARNING (WNL021): registers_test.sv(177): external reference "GPR_WE1" remains unresolved and will be treated as a free net.
WARNING (WNL021): registers_test.sv(178): external reference "GPR_WE2" remains unresolved and will be treated as a free net.
ERROR (ENL058): Unable to elaborate module/entity "regfile8x32$" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m regfile8x32$" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
WARNING (WNL009): Module "regfile8x32$" is not defined and is not black boxed.
    Use "-bboxm regfile8x32$" if you want to black box this module/entity.
Summary of errors detected:
	[ERROR (VERI-1128)] registers_test.sv(158): CLK is not declared
	[ERROR (VERI-1128)] registers_test.sv(159): GPR_DIN0 is not declared
	[ERROR (VERI-1128)] registers_test.sv(160): GPR_DIN1 is not declared
	[ERROR (VERI-1128)] registers_test.sv(161): GPR_DIN2 is not declared
	[ERROR (VERI-1128)] registers_test.sv(162): GPRID0 is not declared
	[ERROR (VERI-1128)] registers_test.sv(163): GPRID1 is not declared
	[ERROR (VERI-1128)] registers_test.sv(164): GPRID2 is not declared
	[ERROR (VERI-1128)] registers_test.sv(165): GPRID3 is not declared
	[ERROR (VERI-1128)] registers_test.sv(166): GPR_RE0 is not declared
	[ERROR (VERI-1128)] registers_test.sv(167): GPR_RE1 is not declared
	[ERROR (VERI-1128)] registers_test.sv(168): GPR_RE2 is not declared
	[ERROR (VERI-1128)] registers_test.sv(169): GPR_RE3 is not declared
	[ERROR (VERI-1128)] registers_test.sv(170): WRGPR0 is not declared
	[ERROR (VERI-1128)] registers_test.sv(171): WRGPR1 is not declared
	[ERROR (VERI-1128)] registers_test.sv(172): WRGPR2 is not declared
	[ERROR (VERI-1128)] registers_test.sv(173): WE0 is not declared
	[ERROR (VERI-1128)] registers_test.sv(176): GPR_WE0 is not declared
	[ERROR (VERI-1128)] registers_test.sv(177): GPR_WE1 is not declared
	[ERROR (VERI-1128)] registers_test.sv(178): GPR_WE2 is not declared
	ERROR (ENL058): Unable to elaborate module/entity "regfile8x32$" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m regfile8x32$" if you want to black box this module/entity.
ERROR (ENL034): 20 errors detected in the design file(s).

% source ./registers.tcl
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/time
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/time(5): overwriting previous definition of module timeunit
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/time(5): previous definition of module timeunit is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ./common/cache_and_registers/register_file_decoder.v
[WARN (VERI-1206)] ./common/cache_and_registers/register_file_decoder.v(224): overwriting previous definition of module register_file_decoder
[INFO (VERI-2142)] ./common/cache_and_registers/register_file_decoder.v(224): previous definition of module register_file_decoder is here
[-- (VERI-1482)] Analyzing Verilog file ./common/cache_and_registers/registers.v
[WARN (VERI-1206)] ./common/cache_and_registers/registers.v(60): overwriting previous definition of module register_file
[INFO (VERI-2142)] ./common/cache_and_registers/registers.v(60): previous definition of module register_file is here
[WARN (VERI-1206)] ./common/cache_and_registers/registers.v(82): overwriting previous definition of module regfile8x16
[INFO (VERI-2142)] ./common/cache_and_registers/registers.v(82): previous definition of module regfile8x16 is here
[WARN (VERI-1206)] ./common/cache_and_registers/registers.v(102): overwriting previous definition of module regfile8x32
[INFO (VERI-2142)] ./common/cache_and_registers/registers.v(102): previous definition of module regfile8x32 is here
[WARN (VERI-1206)] ./common/cache_and_registers/registers.v(122): overwriting previous definition of module regfile8x64
[INFO (VERI-2142)] ./common/cache_and_registers/registers.v(122): previous definition of module regfile8x64 is here
[WARN (VERI-1206)] ./common/cache_and_registers/registers.v(446): overwriting previous definition of module regfile8x32e
[INFO (VERI-2142)] ./common/cache_and_registers/registers.v(446): previous definition of module regfile8x32e is here
[-- (VERI-1482)] Analyzing Verilog file registers_test.sv
[WARN (VERI-1206)] registers_test.sv(47): overwriting previous definition of module regfile_gpr_props
[INFO (VERI-2142)] registers_test.sv(47): previous definition of module regfile_gpr_props is here
[WARN (VERI-1320)] registers_test.sv(96): concatenation with unsized literal; will interpret as 32 bits
[WARN (VERI-1320)] registers_test.sv(98): concatenation with unsized literal; will interpret as 32 bits
[WARN (VERI-1206)] registers_test.sv(154): overwriting previous definition of module alu32_props
[INFO (VERI-2142)] registers_test.sv(154): previous definition of module alu32_props is here
INFO (ISW003): Top module name is "register_file".
[WARN (VERI-1320)] registers_test.sv(96): concatenation with unsized literal; will interpret as 32 bits
[WARN (VERI-1320)] registers_test.sv(98): concatenation with unsized literal; will interpret as 32 bits
[ERROR (VERI-1128)] registers_test.sv(158): CLK is not declared
[ERROR (VERI-1128)] registers_test.sv(159): GPR_DIN0 is not declared
[ERROR (VERI-1128)] registers_test.sv(160): GPR_DIN1 is not declared
[ERROR (VERI-1128)] registers_test.sv(161): GPR_DIN2 is not declared
[ERROR (VERI-1128)] registers_test.sv(162): GPRID0 is not declared
[ERROR (VERI-1128)] registers_test.sv(163): GPRID1 is not declared
[ERROR (VERI-1128)] registers_test.sv(164): GPRID2 is not declared
[ERROR (VERI-1128)] registers_test.sv(165): GPRID3 is not declared
[ERROR (VERI-1128)] registers_test.sv(166): GPR_RE0 is not declared
[ERROR (VERI-1128)] registers_test.sv(167): GPR_RE1 is not declared
[ERROR (VERI-1128)] registers_test.sv(168): GPR_RE2 is not declared
[ERROR (VERI-1128)] registers_test.sv(169): GPR_RE3 is not declared
[ERROR (VERI-1128)] registers_test.sv(170): WRGPR0 is not declared
[ERROR (VERI-1128)] registers_test.sv(171): WRGPR1 is not declared
[ERROR (VERI-1128)] registers_test.sv(172): WRGPR2 is not declared
[ERROR (VERI-1128)] registers_test.sv(173): WE0 is not declared
[ERROR (VERI-1128)] registers_test.sv(176): GPRWE0 is not declared
[ERROR (VERI-1128)] registers_test.sv(177): GPRWE1 is not declared
[ERROR (VERI-1128)] registers_test.sv(178): GPRWE2 is not declared
[INFO] Too many errors. Further error messages will be suppressed.
[INFO (VERI-1018)] ./common/cache_and_registers/registers.v(1): compiling module register_file
[INFO (VERI-1018)] ./common/cache_and_registers/registers.v(63): compiling module regfile8x16
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(121): compiling module regfile8x8$
[WARN (VERI-1060)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(180): 'initial' construct ignored
[WARN (VERI-1142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(197): system task display ignored for synthesis
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(147): Unintentional Sequential element inferred for mem_array read before write using blocking assignment
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(145): Unintentional Sequential element inferred for flag1 read before write using blocking assignment
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(146): Unintentional Sequential element inferred for flag2 read before write using blocking assignment
[WARN (VERI-1221)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(206): mem_array should be on the sensitivity list
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(208): expression size 32 truncated to fit in target size 8
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(210): expression size 32 truncated to fit in target size 8
[WARN (VERI-1221)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(217): mem_array should be on the sensitivity list
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(219): expression size 32 truncated to fit in target size 8
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(221): expression size 32 truncated to fit in target size 8
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(229): specify block ignored for synthesis
[INFO (VERI-1018)] ./common/cache_and_registers/registers.v(104): compiling module regfile8x64
[WARN (VERI-1063)] ./common/cache_and_registers/registers.v(121): instantiating unknown module regfile8x32$
[INFO (VERI-1018)] ./common/cache_and_registers/registers.v(146): compiling module regfile8x32e
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(339): compiling module bufferH16$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(345): specify block ignored for synthesis
[INFO (VERI-1018)] ./common/cache_and_registers/register_file_decoder.v(1): compiling module register_file_decoder
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(254): compiling module inv1$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(262): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(91): compiling module and3$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(101): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(77): compiling module and2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(86): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(171): compiling module or2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(180): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(187): compiling module or3$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(197): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(266): compiling module mux4_8$
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(299): expression size 32 truncated to fit in target size 8
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(272): missing/open ports on instance mux0_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(273): missing/open ports on instance mux1_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(274): missing/open ports on instance mux2_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(275): missing/open ports on instance mux3_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(276): missing/open ports on instance mux4_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(277): missing/open ports on instance mux5_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(278): missing/open ports on instance mux6_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(279): missing/open ports on instance mux7_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(281): missing/open ports on instance mux0_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(282): missing/open ports on instance mux1_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(283): missing/open ports on instance mux2_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(284): missing/open ports on instance mux3_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(285): missing/open ports on instance mux4_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(286): missing/open ports on instance mux5_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(287): missing/open ports on instance mux6_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(288): missing/open ports on instance mux7_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(290): missing/open ports on instance mux0_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(291): missing/open ports on instance mux1_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(292): missing/open ports on instance mux2_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(293): missing/open ports on instance mux3_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(294): missing/open ports on instance mux4_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(295): missing/open ports on instance mux5_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(296): missing/open ports on instance mux6_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(297): missing/open ports on instance mux7_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(299): missing/open ports on instance mux0_ll of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(300): missing/open ports on instance mux1_ll of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(301): missing/open ports on instance mux2_ll of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(302): missing/open ports on instance mux3_ll of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(303): missing/open ports on instance mux4_ll of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(304): missing/open ports on instance mux5_ll of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(305): missing/open ports on instance mux6_ll of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(306): missing/open ports on instance mux7_ll of module mux4_8$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(894): compiling module reg32e$
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(940): Using only the typical value of the mintypmax expression
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(942): Using only the typical value of the mintypmax expression
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(943): Using only the typical value of the mintypmax expression
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(904): Unintentional Sequential element inferred for D_temp read before write using blocking assignment
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(901): Unintentional Sequential element inferred for Q read before write using blocking assignment
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(949): specify block ignored for synthesis
[WARN (VDB-1000)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(932): net Q[31] is constantly driven from multiple places
[WARN (VDB-1001)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(935): another driver from here
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(151): compiling module mux2_8$
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(171): expression size 32 truncated to fit in target size 8
[WARN (VERI-1330)] ./common/cache_and_registers/registers.v(414): actual bit length 9 differs from formal bit length 8 for port Y
[WARN (VERI-1330)] ./common/cache_and_registers/registers.v(424): actual bit length 9 differs from formal bit length 8 for port Y
[WARN (VERI-1330)] ./common/cache_and_registers/registers.v(434): actual bit length 9 differs from formal bit length 8 for port Y
[WARN (VERI-1330)] ./common/cache_and_registers/registers.v(444): actual bit length 9 differs from formal bit length 8 for port Y
[INFO (VERI-1018)] registers_test.sv(1): compiling module regfile_gpr_props
[WARN (VERI-1796)] registers_test.sv(23): system function call isunknown with non-constant argument is not synthesizable
[WARN (VERI-1796)] registers_test.sv(24): system function call isunknown with non-constant argument is not synthesizable
[WARN (VERI-1796)] registers_test.sv(25): system function call isunknown with non-constant argument is not synthesizable
[INFO (VERI-8000)] registers_test.sv(158): Creating net CLK
[INFO (VERI-8000)] registers_test.sv(159): Creating net GPR_DIN0
[INFO (VERI-8000)] registers_test.sv(160): Creating net GPR_DIN1
[INFO (VERI-8000)] registers_test.sv(161): Creating net GPR_DIN2
[INFO (VERI-8000)] registers_test.sv(162): Creating net GPRID0
[INFO (VERI-8000)] registers_test.sv(163): Creating net GPRID1
[INFO (VERI-8000)] registers_test.sv(164): Creating net GPRID2
[INFO (VERI-8000)] registers_test.sv(165): Creating net GPRID3
[INFO (VERI-8000)] registers_test.sv(166): Creating net GPR_RE0
[INFO (VERI-8000)] registers_test.sv(167): Creating net GPR_RE1
[INFO (VERI-8000)] registers_test.sv(168): Creating net GPR_RE2
[INFO (VERI-8000)] registers_test.sv(169): Creating net GPR_RE3
[INFO (VERI-8000)] registers_test.sv(170): Creating net WRGPR0
[INFO (VERI-8000)] registers_test.sv(171): Creating net WRGPR1
[INFO (VERI-8000)] registers_test.sv(172): Creating net WRGPR2
[INFO (VERI-8000)] registers_test.sv(173): Creating net WE0
[WARN (VERI-1330)] registers_test.sv(174): actual bit length 2 differs from formal bit length 1 for port write_DR2
[WARN (VERI-1330)] registers_test.sv(175): actual bit length 2 differs from formal bit length 1 for port write_DR3
[INFO (VERI-8000)] registers_test.sv(176): Creating net GPRWE0
[INFO (VERI-8000)] registers_test.sv(177): Creating net GPRWE1
[INFO (VERI-8000)] registers_test.sv(178): Creating net GPRWE2
[INFO (VERI-8001)] registers_test.sv(179): Creating netbus GPRDOUT0 [31:0]
[INFO (VERI-8001)] registers_test.sv(180): Creating netbus GPRDOUT1 [31:0]
[INFO (VERI-8001)] registers_test.sv(181): Creating netbus GPRDOUT2 [31:0]
[INFO (VERI-8001)] registers_test.sv(182): Creating netbus GPRDOUT3 [31:0]
[WARN (VDB-1000)] ./common/cache_and_registers/registers.v(413): net regA[23] is constantly driven from multiple places
[WARN (VDB-1001)] ./common/cache_and_registers/registers.v(414): another driver from here
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(272): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(273): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(274): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(275): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(276): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(277): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(278): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(279): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(281): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(282): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(283): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(284): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(285): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(286): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(287): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(288): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(290): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(291): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(292): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(293): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(294): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(295): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(296): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(297): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(299): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(300): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(301): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(302): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(303): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(304): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(305): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(306): input port IN3[7] is not connected on this instance
[WARN (VERI-1330)] ./common/cache_and_registers/registers.v(56): actual bit length 33 differs from formal bit length 32 for port Din
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name register_file
ERROR (ENL058): Unable to elaborate module/entity "regfile8x32$" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m regfile8x32$" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
WARNING (WNL009): Module "regfile8x32$" is not defined and is not black boxed.
    Use "-bboxm regfile8x32$" if you want to black box this module/entity.
Summary of errors detected:
	[ERROR (VERI-1128)] registers_test.sv(158): CLK is not declared
	[ERROR (VERI-1128)] registers_test.sv(159): GPR_DIN0 is not declared
	[ERROR (VERI-1128)] registers_test.sv(160): GPR_DIN1 is not declared
	[ERROR (VERI-1128)] registers_test.sv(161): GPR_DIN2 is not declared
	[ERROR (VERI-1128)] registers_test.sv(162): GPRID0 is not declared
	[ERROR (VERI-1128)] registers_test.sv(163): GPRID1 is not declared
	[ERROR (VERI-1128)] registers_test.sv(164): GPRID2 is not declared
	[ERROR (VERI-1128)] registers_test.sv(165): GPRID3 is not declared
	[ERROR (VERI-1128)] registers_test.sv(166): GPR_RE0 is not declared
	[ERROR (VERI-1128)] registers_test.sv(167): GPR_RE1 is not declared
	[ERROR (VERI-1128)] registers_test.sv(168): GPR_RE2 is not declared
	[ERROR (VERI-1128)] registers_test.sv(169): GPR_RE3 is not declared
	[ERROR (VERI-1128)] registers_test.sv(170): WRGPR0 is not declared
	[ERROR (VERI-1128)] registers_test.sv(171): WRGPR1 is not declared
	[ERROR (VERI-1128)] registers_test.sv(172): WRGPR2 is not declared
	[ERROR (VERI-1128)] registers_test.sv(173): WE0 is not declared
	[ERROR (VERI-1128)] registers_test.sv(176): GPRWE0 is not declared
	[ERROR (VERI-1128)] registers_test.sv(177): GPRWE1 is not declared
	[ERROR (VERI-1128)] registers_test.sv(178): GPRWE2 is not declared
	ERROR (ENL058): Unable to elaborate module/entity "regfile8x32$" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m regfile8x32$" if you want to black box this module/entity.
ERROR (ENL034): 20 errors detected in the design file(s).

% source ./registers.tcl
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/time
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/time(5): overwriting previous definition of module timeunit
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/time(5): previous definition of module timeunit is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ./common/cache_and_registers/register_file_decoder.v
[WARN (VERI-1206)] ./common/cache_and_registers/register_file_decoder.v(224): overwriting previous definition of module register_file_decoder
[INFO (VERI-2142)] ./common/cache_and_registers/register_file_decoder.v(224): previous definition of module register_file_decoder is here
[-- (VERI-1482)] Analyzing Verilog file ./common/cache_and_registers/registers.v
[WARN (VERI-1206)] ./common/cache_and_registers/registers.v(60): overwriting previous definition of module register_file
[INFO (VERI-2142)] ./common/cache_and_registers/registers.v(60): previous definition of module register_file is here
[WARN (VERI-1206)] ./common/cache_and_registers/registers.v(82): overwriting previous definition of module regfile8x16
[INFO (VERI-2142)] ./common/cache_and_registers/registers.v(82): previous definition of module regfile8x16 is here
[WARN (VERI-1206)] ./common/cache_and_registers/registers.v(102): overwriting previous definition of module regfile8x32
[INFO (VERI-2142)] ./common/cache_and_registers/registers.v(102): previous definition of module regfile8x32 is here
[WARN (VERI-1206)] ./common/cache_and_registers/registers.v(122): overwriting previous definition of module regfile8x64
[INFO (VERI-2142)] ./common/cache_and_registers/registers.v(122): previous definition of module regfile8x64 is here
[WARN (VERI-1206)] ./common/cache_and_registers/registers.v(446): overwriting previous definition of module regfile8x32e
[INFO (VERI-2142)] ./common/cache_and_registers/registers.v(446): previous definition of module regfile8x32e is here
[-- (VERI-1482)] Analyzing Verilog file registers_test.sv
[WARN (VERI-1206)] registers_test.sv(47): overwriting previous definition of module regfile_gpr_props
[INFO (VERI-2142)] registers_test.sv(47): previous definition of module regfile_gpr_props is here
[WARN (VERI-1320)] registers_test.sv(96): concatenation with unsized literal; will interpret as 32 bits
[WARN (VERI-1320)] registers_test.sv(98): concatenation with unsized literal; will interpret as 32 bits
[WARN (VERI-1206)] registers_test.sv(154): overwriting previous definition of module alu32_props
[INFO (VERI-2142)] registers_test.sv(154): previous definition of module alu32_props is here
INFO (ISW003): Top module name is "register_file".
[WARN (VERI-1320)] registers_test.sv(96): concatenation with unsized literal; will interpret as 32 bits
[WARN (VERI-1320)] registers_test.sv(98): concatenation with unsized literal; will interpret as 32 bits
WARNING (WNL044): Performing forced "elaborate -clear" due to conflicts related to external reference handling.
[INFO (VERI-1018)] ./common/cache_and_registers/registers.v(1): compiling module register_file
[INFO (VERI-1018)] ./common/cache_and_registers/registers.v(63): compiling module regfile8x16
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(121): compiling module regfile8x8$
[WARN (VERI-1060)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(180): 'initial' construct ignored
[WARN (VERI-1142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(197): system task display ignored for synthesis
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(147): Unintentional Sequential element inferred for mem_array read before write using blocking assignment
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(145): Unintentional Sequential element inferred for flag1 read before write using blocking assignment
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(146): Unintentional Sequential element inferred for flag2 read before write using blocking assignment
[WARN (VERI-1221)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(206): mem_array should be on the sensitivity list
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(208): expression size 32 truncated to fit in target size 8
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(210): expression size 32 truncated to fit in target size 8
[WARN (VERI-1221)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(217): mem_array should be on the sensitivity list
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(219): expression size 32 truncated to fit in target size 8
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(221): expression size 32 truncated to fit in target size 8
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(229): specify block ignored for synthesis
[INFO (VERI-1018)] ./common/cache_and_registers/registers.v(104): compiling module regfile8x64
[WARN (VERI-1063)] ./common/cache_and_registers/registers.v(121): instantiating unknown module regfile8x32$
[INFO (VERI-1018)] ./common/cache_and_registers/registers.v(146): compiling module regfile8x32e
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(339): compiling module bufferH16$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(345): specify block ignored for synthesis
[INFO (VERI-1018)] ./common/cache_and_registers/register_file_decoder.v(1): compiling module register_file_decoder
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(254): compiling module inv1$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(262): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(91): compiling module and3$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(101): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(77): compiling module and2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(86): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(171): compiling module or2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(180): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(187): compiling module or3$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(197): specify block ignored for synthesis
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(266): compiling module mux4_8$
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(299): expression size 32 truncated to fit in target size 8
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(272): missing/open ports on instance mux0_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(273): missing/open ports on instance mux1_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(274): missing/open ports on instance mux2_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(275): missing/open ports on instance mux3_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(276): missing/open ports on instance mux4_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(277): missing/open ports on instance mux5_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(278): missing/open ports on instance mux6_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(279): missing/open ports on instance mux7_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(281): missing/open ports on instance mux0_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(282): missing/open ports on instance mux1_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(283): missing/open ports on instance mux2_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(284): missing/open ports on instance mux3_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(285): missing/open ports on instance mux4_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(286): missing/open ports on instance mux5_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(287): missing/open ports on instance mux6_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(288): missing/open ports on instance mux7_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(290): missing/open ports on instance mux0_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(291): missing/open ports on instance mux1_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(292): missing/open ports on instance mux2_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(293): missing/open ports on instance mux3_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(294): missing/open ports on instance mux4_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(295): missing/open ports on instance mux5_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(296): missing/open ports on instance mux6_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(297): missing/open ports on instance mux7_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(299): missing/open ports on instance mux0_ll of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(300): missing/open ports on instance mux1_ll of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(301): missing/open ports on instance mux2_ll of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(302): missing/open ports on instance mux3_ll of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(303): missing/open ports on instance mux4_ll of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(304): missing/open ports on instance mux5_ll of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(305): missing/open ports on instance mux6_ll of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(306): missing/open ports on instance mux7_ll of module mux4_8$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(894): compiling module reg32e$
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(940): Using only the typical value of the mintypmax expression
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(942): Using only the typical value of the mintypmax expression
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(943): Using only the typical value of the mintypmax expression
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(904): Unintentional Sequential element inferred for D_temp read before write using blocking assignment
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(901): Unintentional Sequential element inferred for Q read before write using blocking assignment
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(949): specify block ignored for synthesis
[WARN (VDB-1000)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(932): net Q[31] is constantly driven from multiple places
[WARN (VDB-1001)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(935): another driver from here
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(151): compiling module mux2_8$
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(171): expression size 32 truncated to fit in target size 8
[WARN (VERI-1330)] ./common/cache_and_registers/registers.v(414): actual bit length 9 differs from formal bit length 8 for port Y
[WARN (VERI-1330)] ./common/cache_and_registers/registers.v(424): actual bit length 9 differs from formal bit length 8 for port Y
[WARN (VERI-1330)] ./common/cache_and_registers/registers.v(434): actual bit length 9 differs from formal bit length 8 for port Y
[WARN (VERI-1330)] ./common/cache_and_registers/registers.v(444): actual bit length 9 differs from formal bit length 8 for port Y
[WARN (VDB-1000)] ./common/cache_and_registers/registers.v(413): net regA[23] is constantly driven from multiple places
[WARN (VDB-1001)] ./common/cache_and_registers/registers.v(414): another driver from here
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(272): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(273): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(274): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(275): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(276): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(277): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(278): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(279): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(281): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(282): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(283): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(284): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(285): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(286): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(287): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(288): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(290): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(291): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(292): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(293): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(294): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(295): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(296): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(297): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(299): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(300): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(301): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(302): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(303): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(304): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(305): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(306): input port IN3[7] is not connected on this instance
[WARN (VERI-1330)] ./common/cache_and_registers/registers.v(56): actual bit length 33 differs from formal bit length 32 for port Din
[INFO (VERI-1018)] registers_test.sv(1): compiling module regfile_gpr_props
[WARN (VERI-1796)] registers_test.sv(23): system function call isunknown with non-constant argument is not synthesizable
[WARN (VERI-1796)] registers_test.sv(24): system function call isunknown with non-constant argument is not synthesizable
[WARN (VERI-1796)] registers_test.sv(25): system function call isunknown with non-constant argument is not synthesizable
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name register_file
ERROR (ENL058): Unable to elaborate module/entity "regfile8x32$" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m regfile8x32$" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
WARNING (WNL009): Module "regfile8x32$" is not defined and is not black boxed.
    Use "-bboxm regfile8x32$" if you want to black box this module/entity.
Summary of errors detected:
	ERROR (ENL058): Unable to elaborate module/entity "regfile8x32$" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m regfile8x32$" if you want to black box this module/entity.
ERROR (ENL034): 1 errors detected in the design file(s).

% source ./registers.tcl
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/time
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/time(5): overwriting previous definition of module timeunit
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/time(5): previous definition of module timeunit is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ./common/cache_and_registers/register_file_decoder.v
[WARN (VERI-1206)] ./common/cache_and_registers/register_file_decoder.v(224): overwriting previous definition of module register_file_decoder
[INFO (VERI-2142)] ./common/cache_and_registers/register_file_decoder.v(224): previous definition of module register_file_decoder is here
[-- (VERI-1482)] Analyzing Verilog file ./common/cache_and_registers/registers.v
[WARN (VERI-1206)] ./common/cache_and_registers/registers.v(60): overwriting previous definition of module register_file
[INFO (VERI-2142)] ./common/cache_and_registers/registers.v(60): previous definition of module register_file is here
[WARN (VERI-1206)] ./common/cache_and_registers/registers.v(82): overwriting previous definition of module regfile8x16
[INFO (VERI-2142)] ./common/cache_and_registers/registers.v(82): previous definition of module regfile8x16 is here
[WARN (VERI-1206)] ./common/cache_and_registers/registers.v(102): overwriting previous definition of module regfile8x32
[INFO (VERI-2142)] ./common/cache_and_registers/registers.v(102): previous definition of module regfile8x32 is here
[WARN (VERI-1206)] ./common/cache_and_registers/registers.v(122): overwriting previous definition of module regfile8x64
[INFO (VERI-2142)] ./common/cache_and_registers/registers.v(122): previous definition of module regfile8x64 is here
[WARN (VERI-1206)] ./common/cache_and_registers/registers.v(446): overwriting previous definition of module regfile8x32e
[INFO (VERI-2142)] ./common/cache_and_registers/registers.v(446): previous definition of module regfile8x32e is here
[-- (VERI-1482)] Analyzing Verilog file registers_test.sv
[WARN (VERI-1206)] registers_test.sv(47): overwriting previous definition of module regfile_gpr_props
[INFO (VERI-2142)] registers_test.sv(47): previous definition of module regfile_gpr_props is here
[WARN (VERI-1206)] registers_test.sv(154): overwriting previous definition of module alu32_props
[INFO (VERI-2142)] registers_test.sv(154): previous definition of module alu32_props is here
INFO (ISW003): Top module name is "register_file".
[INFO (VERI-1018)] ./common/cache_and_registers/registers.v(1): compiling module register_file
[INFO (VERI-1018)] ./common/cache_and_registers/registers.v(63): compiling module regfile8x16
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(121): compiling module regfile8x8$
[WARN (VERI-1060)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(180): 'initial' construct ignored
[WARN (VERI-1142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(197): system task display ignored for synthesis
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(147): Unintentional Sequential element inferred for mem_array read before write using blocking assignment
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(145): Unintentional Sequential element inferred for flag1 read before write using blocking assignment
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(146): Unintentional Sequential element inferred for flag2 read before write using blocking assignment
[WARN (VERI-1221)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(206): mem_array should be on the sensitivity list
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(208): expression size 32 truncated to fit in target size 8
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(210): expression size 32 truncated to fit in target size 8
[WARN (VERI-1221)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(217): mem_array should be on the sensitivity list
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(219): expression size 32 truncated to fit in target size 8
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(221): expression size 32 truncated to fit in target size 8
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(229): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(121): replacing existing cell regfile8x8$
[INFO (VERI-1108)] ./common/cache_and_registers/registers.v(63): replacing existing cell regfile8x16
[INFO (VERI-1018)] ./common/cache_and_registers/registers.v(104): compiling module regfile8x64
[INFO (VERI-1108)] ./common/cache_and_registers/registers.v(104): replacing existing cell regfile8x64
[INFO (VERI-1018)] ./common/cache_and_registers/registers.v(146): compiling module regfile8x32e
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(339): compiling module bufferH16$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(345): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(339): replacing existing cell bufferH16$
[INFO (VERI-1018)] ./common/cache_and_registers/register_file_decoder.v(1): compiling module register_file_decoder
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(254): compiling module inv1$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(262): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(254): replacing existing cell inv1$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(91): compiling module and3$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(101): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(91): replacing existing cell and3$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(77): compiling module and2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(86): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(77): replacing existing cell and2$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(171): compiling module or2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(180): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(171): replacing existing cell or2$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(187): compiling module or3$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(197): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(187): replacing existing cell or3$
[INFO (VERI-1108)] ./common/cache_and_registers/register_file_decoder.v(1): replacing existing cell register_file_decoder
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(266): compiling module mux4_8$
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(299): expression size 32 truncated to fit in target size 8
[INFO (VERI-1108)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(266): replacing existing cell mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(272): missing/open ports on instance mux0_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(273): missing/open ports on instance mux1_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(274): missing/open ports on instance mux2_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(275): missing/open ports on instance mux3_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(276): missing/open ports on instance mux4_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(277): missing/open ports on instance mux5_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(278): missing/open ports on instance mux6_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(279): missing/open ports on instance mux7_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(281): missing/open ports on instance mux0_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(282): missing/open ports on instance mux1_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(283): missing/open ports on instance mux2_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(284): missing/open ports on instance mux3_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(285): missing/open ports on instance mux4_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(286): missing/open ports on instance mux5_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(287): missing/open ports on instance mux6_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(288): missing/open ports on instance mux7_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(290): missing/open ports on instance mux0_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(291): missing/open ports on instance mux1_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(292): missing/open ports on instance mux2_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(293): missing/open ports on instance mux3_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(294): missing/open ports on instance mux4_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(295): missing/open ports on instance mux5_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(296): missing/open ports on instance mux6_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(297): missing/open ports on instance mux7_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(299): missing/open ports on instance mux0_ll of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(300): missing/open ports on instance mux1_ll of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(301): missing/open ports on instance mux2_ll of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(302): missing/open ports on instance mux3_ll of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(303): missing/open ports on instance mux4_ll of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(304): missing/open ports on instance mux5_ll of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(305): missing/open ports on instance mux6_ll of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(306): missing/open ports on instance mux7_ll of module mux4_8$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(894): compiling module reg32e$
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(940): Using only the typical value of the mintypmax expression
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(942): Using only the typical value of the mintypmax expression
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(943): Using only the typical value of the mintypmax expression
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(904): Unintentional Sequential element inferred for D_temp read before write using blocking assignment
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(901): Unintentional Sequential element inferred for Q read before write using blocking assignment
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(949): specify block ignored for synthesis
[WARN (VDB-1000)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(932): net Q[31] is constantly driven from multiple places
[WARN (VDB-1001)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(935): another driver from here
[INFO (VERI-1108)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(894): replacing existing cell reg32e$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(151): compiling module mux2_8$
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(171): expression size 32 truncated to fit in target size 8
[INFO (VERI-1108)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(151): replacing existing cell mux2_8$
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(272): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(273): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(274): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(275): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(276): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(277): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(278): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(279): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(281): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(282): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(283): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(284): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(285): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(286): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(287): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(288): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(290): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(291): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(292): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(293): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(294): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(295): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(296): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(297): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(299): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(300): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(301): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(302): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(303): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(304): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(305): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(306): input port IN3[7] is not connected on this instance
[INFO (VERI-1108)] ./common/cache_and_registers/registers.v(146): replacing existing cell regfile8x32e
[WARN (VERI-1330)] ./common/cache_and_registers/registers.v(56): actual bit length 33 differs from formal bit length 32 for port Din
[INFO (VERI-1018)] registers_test.sv(1): compiling module regfile_gpr_props
[WARN (VERI-1796)] registers_test.sv(23): system function call isunknown with non-constant argument is not synthesizable
[WARN (VERI-1796)] registers_test.sv(24): system function call isunknown with non-constant argument is not synthesizable
[WARN (VERI-1796)] registers_test.sv(25): system function call isunknown with non-constant argument is not synthesizable
[INFO (VERI-1108)] registers_test.sv(1): replacing existing cell regfile_gpr_props
[INFO (VERI-1108)] ./common/cache_and_registers/registers.v(1): replacing existing cell register_file
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name register_file
ERROR (ENL058): Unable to elaborate module/entity "regfile8x32$" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m regfile8x32$" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
Summary of errors detected:
	ERROR (ENL058): Unable to elaborate module/entity "regfile8x32$" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m regfile8x32$" if you want to black box this module/entity.
ERROR (ENL034): 1 errors detected in the design file(s).

% source ./registers.tcl
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/time
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/time(5): overwriting previous definition of module timeunit
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/time(5): previous definition of module timeunit is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ./common/cache_and_registers/register_file_decoder.v
[WARN (VERI-1206)] ./common/cache_and_registers/register_file_decoder.v(224): overwriting previous definition of module register_file_decoder
[INFO (VERI-2142)] ./common/cache_and_registers/register_file_decoder.v(224): previous definition of module register_file_decoder is here
[-- (VERI-1482)] Analyzing Verilog file ./common/cache_and_registers/registers.v
[WARN (VERI-1206)] ./common/cache_and_registers/registers.v(22): overwriting previous definition of module regfile8x16
[INFO (VERI-2142)] ./common/cache_and_registers/registers.v(82): previous definition of module regfile8x16 is here
[WARN (VERI-1206)] ./common/cache_and_registers/registers.v(42): overwriting previous definition of module regfile8x32
[INFO (VERI-2142)] ./common/cache_and_registers/registers.v(102): previous definition of module regfile8x32 is here
[WARN (VERI-1206)] ./common/cache_and_registers/registers.v(62): overwriting previous definition of module regfile8x64
[INFO (VERI-2142)] ./common/cache_and_registers/registers.v(122): previous definition of module regfile8x64 is here
[WARN (VERI-1206)] ./common/cache_and_registers/registers.v(386): overwriting previous definition of module regfile8x32e
[INFO (VERI-2142)] ./common/cache_and_registers/registers.v(446): previous definition of module regfile8x32e is here
[WARN (VERI-1206)] ./common/cache_and_registers/registers.v(447): overwriting previous definition of module register_file
[INFO (VERI-2142)] ./common/cache_and_registers/registers.v(60): previous definition of module register_file is here
[-- (VERI-1482)] Analyzing Verilog file registers_test.sv
[WARN (VERI-1206)] registers_test.sv(47): overwriting previous definition of module regfile_gpr_props
[INFO (VERI-2142)] registers_test.sv(47): previous definition of module regfile_gpr_props is here
[WARN (VERI-1206)] registers_test.sv(154): overwriting previous definition of module alu32_props
[INFO (VERI-2142)] registers_test.sv(154): previous definition of module alu32_props is here
INFO (ISW003): Top module name is "register_file".
[INFO (VERI-1018)] ./common/cache_and_registers/registers.v(388): compiling module register_file
[INFO (VERI-1018)] ./common/cache_and_registers/registers.v(3): compiling module regfile8x16
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(121): compiling module regfile8x8$
[WARN (VERI-1060)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(180): 'initial' construct ignored
[WARN (VERI-1142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(197): system task display ignored for synthesis
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(147): Unintentional Sequential element inferred for mem_array read before write using blocking assignment
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(145): Unintentional Sequential element inferred for flag1 read before write using blocking assignment
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(146): Unintentional Sequential element inferred for flag2 read before write using blocking assignment
[WARN (VERI-1221)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(206): mem_array should be on the sensitivity list
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(208): expression size 32 truncated to fit in target size 8
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(210): expression size 32 truncated to fit in target size 8
[WARN (VERI-1221)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(217): mem_array should be on the sensitivity list
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(219): expression size 32 truncated to fit in target size 8
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(221): expression size 32 truncated to fit in target size 8
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(229): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(121): replacing existing cell regfile8x8$
[INFO (VERI-1108)] ./common/cache_and_registers/registers.v(3): replacing existing cell regfile8x16
[INFO (VERI-1018)] ./common/cache_and_registers/registers.v(44): compiling module regfile8x64
[INFO (VERI-1108)] ./common/cache_and_registers/registers.v(44): replacing existing cell regfile8x64
[INFO (VERI-1018)] ./common/cache_and_registers/registers.v(86): compiling module regfile8x32e
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(339): compiling module bufferH16$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(345): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(339): replacing existing cell bufferH16$
[INFO (VERI-1018)] ./common/cache_and_registers/register_file_decoder.v(1): compiling module register_file_decoder
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(254): compiling module inv1$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(262): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(254): replacing existing cell inv1$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(91): compiling module and3$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(101): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(91): replacing existing cell and3$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(77): compiling module and2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(86): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(77): replacing existing cell and2$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(171): compiling module or2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(180): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(171): replacing existing cell or2$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(187): compiling module or3$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(197): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(187): replacing existing cell or3$
[INFO (VERI-1108)] ./common/cache_and_registers/register_file_decoder.v(1): replacing existing cell register_file_decoder
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(266): compiling module mux4_8$
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(299): expression size 32 truncated to fit in target size 8
[INFO (VERI-1108)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(266): replacing existing cell mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(212): missing/open ports on instance mux0_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(213): missing/open ports on instance mux1_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(214): missing/open ports on instance mux2_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(215): missing/open ports on instance mux3_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(216): missing/open ports on instance mux4_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(217): missing/open ports on instance mux5_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(218): missing/open ports on instance mux6_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(219): missing/open ports on instance mux7_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(221): missing/open ports on instance mux0_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(222): missing/open ports on instance mux1_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(223): missing/open ports on instance mux2_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(224): missing/open ports on instance mux3_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(225): missing/open ports on instance mux4_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(226): missing/open ports on instance mux5_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(227): missing/open ports on instance mux6_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(228): missing/open ports on instance mux7_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(230): missing/open ports on instance mux0_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(231): missing/open ports on instance mux1_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(232): missing/open ports on instance mux2_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(233): missing/open ports on instance mux3_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(234): missing/open ports on instance mux4_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(235): missing/open ports on instance mux5_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(236): missing/open ports on instance mux6_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(237): missing/open ports on instance mux7_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(239): missing/open ports on instance mux0_ll of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(240): missing/open ports on instance mux1_ll of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(241): missing/open ports on instance mux2_ll of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(242): missing/open ports on instance mux3_ll of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(243): missing/open ports on instance mux4_ll of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(244): missing/open ports on instance mux5_ll of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(245): missing/open ports on instance mux6_ll of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(246): missing/open ports on instance mux7_ll of module mux4_8$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(894): compiling module reg32e$
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(940): Using only the typical value of the mintypmax expression
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(942): Using only the typical value of the mintypmax expression
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(943): Using only the typical value of the mintypmax expression
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(904): Unintentional Sequential element inferred for D_temp read before write using blocking assignment
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(901): Unintentional Sequential element inferred for Q read before write using blocking assignment
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(949): specify block ignored for synthesis
[WARN (VDB-1000)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(932): net Q[31] is constantly driven from multiple places
[WARN (VDB-1001)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(935): another driver from here
[INFO (VERI-1108)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(894): replacing existing cell reg32e$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(151): compiling module mux2_8$
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(171): expression size 32 truncated to fit in target size 8
[INFO (VERI-1108)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(151): replacing existing cell mux2_8$
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(212): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(213): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(214): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(215): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(216): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(217): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(218): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(219): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(221): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(222): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(223): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(224): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(225): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(226): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(227): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(228): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(230): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(231): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(232): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(233): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(234): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(235): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(236): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(237): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(239): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(240): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(241): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(242): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(243): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(244): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(245): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(246): input port IN3[7] is not connected on this instance
[INFO (VERI-1108)] ./common/cache_and_registers/registers.v(86): replacing existing cell regfile8x32e
[WARN (VERI-1330)] ./common/cache_and_registers/registers.v(443): actual bit length 33 differs from formal bit length 32 for port Din
[INFO (VERI-1018)] registers_test.sv(1): compiling module regfile_gpr_props
[WARN (VERI-1796)] registers_test.sv(23): system function call isunknown with non-constant argument is not synthesizable
[WARN (VERI-1796)] registers_test.sv(24): system function call isunknown with non-constant argument is not synthesizable
[WARN (VERI-1796)] registers_test.sv(25): system function call isunknown with non-constant argument is not synthesizable
[INFO (VERI-1108)] registers_test.sv(1): replacing existing cell regfile_gpr_props
[INFO (VERI-1108)] ./common/cache_and_registers/registers.v(388): replacing existing cell register_file
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name register_file
ERROR (ENL058): Unable to elaborate module/entity "regfile8x32$" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m regfile8x32$" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
Summary of errors detected:
	ERROR (ENL058): Unable to elaborate module/entity "regfile8x32$" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m regfile8x32$" if you want to black box this module/entity.
ERROR (ENL034): 1 errors detected in the design file(s).

% source ./registers.tcl
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/time
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/time(5): overwriting previous definition of module timeunit
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/time(5): previous definition of module timeunit is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ./common/cache_and_registers/register_file_decoder.v
[WARN (VERI-1206)] ./common/cache_and_registers/register_file_decoder.v(224): overwriting previous definition of module register_file_decoder
[INFO (VERI-2142)] ./common/cache_and_registers/register_file_decoder.v(224): previous definition of module register_file_decoder is here
[-- (VERI-1482)] Analyzing Verilog file ./common/cache_and_registers/registers.v
[WARN (VERI-1206)] ./common/cache_and_registers/registers.v(60): overwriting previous definition of module register_file
[INFO (VERI-2142)] ./common/cache_and_registers/registers.v(447): previous definition of module register_file is here
[WARN (VERI-1206)] ./common/cache_and_registers/registers.v(82): overwriting previous definition of module regfile8x16
[INFO (VERI-2142)] ./common/cache_and_registers/registers.v(22): previous definition of module regfile8x16 is here
[WARN (VERI-1206)] ./common/cache_and_registers/registers.v(102): overwriting previous definition of module regfile8x32
[INFO (VERI-2142)] ./common/cache_and_registers/registers.v(42): previous definition of module regfile8x32 is here
[WARN (VERI-1206)] ./common/cache_and_registers/registers.v(122): overwriting previous definition of module regfile8x64
[INFO (VERI-2142)] ./common/cache_and_registers/registers.v(62): previous definition of module regfile8x64 is here
[WARN (VERI-1206)] ./common/cache_and_registers/registers.v(446): overwriting previous definition of module regfile8x32e
[INFO (VERI-2142)] ./common/cache_and_registers/registers.v(386): previous definition of module regfile8x32e is here
[-- (VERI-1482)] Analyzing Verilog file registers_test.sv
[WARN (VERI-1206)] registers_test.sv(47): overwriting previous definition of module regfile_gpr_props
[INFO (VERI-2142)] registers_test.sv(47): previous definition of module regfile_gpr_props is here
[WARN (VERI-1206)] registers_test.sv(154): overwriting previous definition of module alu32_props
[INFO (VERI-2142)] registers_test.sv(154): previous definition of module alu32_props is here
INFO (ISW003): Top module name is "register_file".
[INFO (VERI-1018)] ./common/cache_and_registers/registers.v(1): compiling module register_file
[INFO (VERI-1018)] ./common/cache_and_registers/registers.v(63): compiling module regfile8x16
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(121): compiling module regfile8x8$
[WARN (VERI-1060)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(180): 'initial' construct ignored
[WARN (VERI-1142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(197): system task display ignored for synthesis
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(147): Unintentional Sequential element inferred for mem_array read before write using blocking assignment
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(145): Unintentional Sequential element inferred for flag1 read before write using blocking assignment
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(146): Unintentional Sequential element inferred for flag2 read before write using blocking assignment
[WARN (VERI-1221)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(206): mem_array should be on the sensitivity list
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(208): expression size 32 truncated to fit in target size 8
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(210): expression size 32 truncated to fit in target size 8
[WARN (VERI-1221)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(217): mem_array should be on the sensitivity list
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(219): expression size 32 truncated to fit in target size 8
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(221): expression size 32 truncated to fit in target size 8
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(229): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(121): replacing existing cell regfile8x8$
[INFO (VERI-1108)] ./common/cache_and_registers/registers.v(63): replacing existing cell regfile8x16
[INFO (VERI-1018)] ./common/cache_and_registers/registers.v(104): compiling module regfile8x64
[INFO (VERI-1018)] ./common/cache_and_registers/registers.v(84): compiling module regfile8x32
[INFO (VERI-1108)] ./common/cache_and_registers/registers.v(104): replacing existing cell regfile8x64
[INFO (VERI-1018)] ./common/cache_and_registers/registers.v(146): compiling module regfile8x32e
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(339): compiling module bufferH16$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(345): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(339): replacing existing cell bufferH16$
[INFO (VERI-1018)] ./common/cache_and_registers/register_file_decoder.v(1): compiling module register_file_decoder
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(254): compiling module inv1$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(262): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(254): replacing existing cell inv1$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(91): compiling module and3$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(101): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(91): replacing existing cell and3$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(77): compiling module and2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(86): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(77): replacing existing cell and2$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(171): compiling module or2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(180): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(171): replacing existing cell or2$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(187): compiling module or3$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(197): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(187): replacing existing cell or3$
[INFO (VERI-1108)] ./common/cache_and_registers/register_file_decoder.v(1): replacing existing cell register_file_decoder
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(266): compiling module mux4_8$
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(299): expression size 32 truncated to fit in target size 8
[INFO (VERI-1108)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(266): replacing existing cell mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(272): missing/open ports on instance mux0_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(273): missing/open ports on instance mux1_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(274): missing/open ports on instance mux2_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(275): missing/open ports on instance mux3_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(276): missing/open ports on instance mux4_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(277): missing/open ports on instance mux5_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(278): missing/open ports on instance mux6_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(279): missing/open ports on instance mux7_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(281): missing/open ports on instance mux0_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(282): missing/open ports on instance mux1_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(283): missing/open ports on instance mux2_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(284): missing/open ports on instance mux3_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(285): missing/open ports on instance mux4_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(286): missing/open ports on instance mux5_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(287): missing/open ports on instance mux6_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(288): missing/open ports on instance mux7_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(290): missing/open ports on instance mux0_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(291): missing/open ports on instance mux1_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(292): missing/open ports on instance mux2_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(293): missing/open ports on instance mux3_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(294): missing/open ports on instance mux4_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(295): missing/open ports on instance mux5_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(296): missing/open ports on instance mux6_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(297): missing/open ports on instance mux7_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(299): missing/open ports on instance mux0_ll of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(300): missing/open ports on instance mux1_ll of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(301): missing/open ports on instance mux2_ll of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(302): missing/open ports on instance mux3_ll of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(303): missing/open ports on instance mux4_ll of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(304): missing/open ports on instance mux5_ll of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(305): missing/open ports on instance mux6_ll of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(306): missing/open ports on instance mux7_ll of module mux4_8$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(894): compiling module reg32e$
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(940): Using only the typical value of the mintypmax expression
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(942): Using only the typical value of the mintypmax expression
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(943): Using only the typical value of the mintypmax expression
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(904): Unintentional Sequential element inferred for D_temp read before write using blocking assignment
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(901): Unintentional Sequential element inferred for Q read before write using blocking assignment
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(949): specify block ignored for synthesis
[WARN (VDB-1000)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(932): net Q[31] is constantly driven from multiple places
[WARN (VDB-1001)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(935): another driver from here
[INFO (VERI-1108)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(894): replacing existing cell reg32e$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(151): compiling module mux2_8$
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(171): expression size 32 truncated to fit in target size 8
[INFO (VERI-1108)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(151): replacing existing cell mux2_8$
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(272): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(273): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(274): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(275): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(276): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(277): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(278): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(279): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(281): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(282): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(283): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(284): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(285): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(286): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(287): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(288): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(290): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(291): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(292): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(293): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(294): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(295): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(296): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(297): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(299): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(300): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(301): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(302): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(303): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(304): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(305): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(306): input port IN3[7] is not connected on this instance
[INFO (VERI-1108)] ./common/cache_and_registers/registers.v(146): replacing existing cell regfile8x32e
[WARN (VERI-1330)] ./common/cache_and_registers/registers.v(56): actual bit length 33 differs from formal bit length 32 for port Din
[INFO (VERI-1018)] registers_test.sv(1): compiling module regfile_gpr_props
[WARN (VERI-1796)] registers_test.sv(23): system function call isunknown with non-constant argument is not synthesizable
[WARN (VERI-1796)] registers_test.sv(24): system function call isunknown with non-constant argument is not synthesizable
[WARN (VERI-1796)] registers_test.sv(25): system function call isunknown with non-constant argument is not synthesizable
[INFO (VERI-1108)] registers_test.sv(1): replacing existing cell regfile_gpr_props
[INFO (VERI-1108)] ./common/cache_and_registers/registers.v(1): replacing existing cell register_file
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name register_file
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "RST".
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 27 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 0 of 1780 design flops, 0 of 1120 design latches, 51 of 1267 internal elements.
ERROR (ENL024): Combinational loop found within the cone of influence for "gpr.u_register_file_decoder1.out36h".
    Use the "check_loop" command to learn more about the loop, and refer to "help check_loop" for guidance.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 27
	      assertions      : 12
	       - proven       : 0 (0%)
	       - marked_proven: 0 (0%)
	       - cex          : 0 (0%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 12 (100%)
	       - error        : 0 (0%)
	      covers          : 15
	       - unreachable  : 0 (0%)
	       - covered      : 0 (0%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 15 (100%)
	       - error        : 0 (0%)
[<embedded>] % check_loop
ERROR (ESW041): A required argument is missing.

[<embedded>] % help check_loop
----------------------------------------
Syntax: 	check_loop <signal_name>
        	        [-task <task_name>] [-gui] [-latch_data]
        	
        	check_loop <property_name> [-latch_data]
        	
        	check_loop -global [-classify] [-latch_data] [-silent]
Summary:	Checks for signals that cause a combinational loop.
Returns:	For a signal, it is a list of signal names or an empty string.
        	For a property or "-global", it is a list of loops, and each loop is a list of
        	signals.
See also:	stopat

Detailed description:
Use this command to search for a combinational loop starting from the
specified signal or all loops in the cone of influence (COI) of a property. If
the tool does not find a loop, it returns an empty string; otherwise, it
returns a list of signals that contribute to the loop. If you specify a
property, the command returns a list of all loops within the property's COI.

This command is helpful when you see an error message that identifies
the presence or possible presence of a combinational loop in the COI of a
signal. Specify the signal name reported in the error
message as the starting point for a search to identify signals that
contribute to the loop. Remove the loop in the design or add a stopat.

signal_name
    Starting at the specified signal, search for a combinational loop.

-task task_name
    Consider all stopats and abstractions from task "task_name".

    NOTE: If you do not use the "-task" switch, the only stopats this
    command considers are those specified with the "-env" switch.

-gui
    Open the Source Browser in a highlight mode for loop investigation.

    The Source Browser in this special "check_loop" highlight mode includes a
    "Signals List" pane, which lists all the signals in the loop. The tool
    highlights the starting signal in the "Signals List" pane and its driver in
    the source code pane. Click on any listed signal name to move the source
    code highlight to its driver.

-latch_data
    Include the data pin of latches in the search for combinational loops.
    By default, "check_loop" only considers loops coming through the enable pin
    of latches.

property_name [-latch_data]
    Starting at the specified property, search for all combinational loops in
    its COI.

    . Use "-latch_data" to include the data pin of latches in the search for
      combinational loops.

-global [-classify] [-latch_data] [-silent] 
    Search for combinational loops in the full design. This command
    prints out the loops on the console, but it also returns its output
    as a Tcl typed list as a convenience for users.

    Important things to know:
    . If the tool finds loops, it prints them in the console, each one
      preceded by the string "Loop n: ", where n is an integer starting from 1.
    . This command does not require a signal name.
    . Use "-classify" to get more information about loops. Each one of the
      classification categories has its own type in the returned typed list.
    . Use "-latch_data" to include the data pin of latches in the search for
      combinational loops.
    . Use "-silent" to turn off the output to the screen and return information
      with a Tcl return value, which is helpful in Tcl scripts.

      NOTE: "-classify" is an initial release to gather feedback from early
      adopters and finalize implementation for an upcoming release. Contact
      support@cadence.com to provide feedback or comments.

Example:
% check_loop sig_A
% check_loop sig_A -gui
% check_loop -global
% check_loop -global -classify

----------------------------------------

[<embedded>] % check_loop -global
Loop 0:
* Signals:
  gpr.u_register_file_decoder2.out36h
  gpr.u_register_file_decoder2.and36h.out
  gpr.u_register_file_decoder2.and36h.in1
  gpr.u_register_file_decoder2.out36h

Loop 1:
* Signals:
  gpr.u_register_file_decoder1.out36h
  gpr.u_register_file_decoder1.and36h.out
  gpr.u_register_file_decoder1.and36h.in1
  gpr.u_register_file_decoder1.out36h

Loop 2:
* Signals:
  gpr.reg2_lh.D[0]
  gpr.reg2_lh.Din[0]
  gpr.write_data2_lh[0]
  gpr.mux2_lh[0].Y[0]
  gpr.mux2_lh[0].S1_temp
  gpr.mux2_lh[0].S1
  gpr.r_sel1_lh[2]
  gpr.and6[2].out
  gpr.and6[2].in2
  gpr.write_lh_en3[2]
  gpr.u_register_file_decoder3.write_lh[2]
  gpr.u_register_file_decoder3.or6.out
  gpr.u_register_file_decoder3.or6.in2
  gpr.u_register_file_decoder3.out36h
  gpr.u_register_file_decoder3.and36h.out
  gpr.u_register_file_decoder3.and36h.in1
  gpr.u_register_file_decoder3.out36h
  gpr.reg2_lh.D[0]


{signals {gpr.u_register_file_decoder2.out36h gpr.u_register_file_decoder2.and36h.out gpr.u_register_file_decoder2.and36h.in1 gpr.u_register_file_decoder2.out36h}} {signals {gpr.u_register_file_decoder1.out36h gpr.u_register_file_decoder1.and36h.out gpr.u_register_file_decoder1.and36h.in1 gpr.u_register_file_decoder1.out36h}} {signals {{gpr.reg2_lh.D[0]} {gpr.reg2_lh.Din[0]} {gpr.write_data2_lh[0]} {gpr.mux2_lh[0].Y[0]} {gpr.mux2_lh[0].S1_temp} {gpr.mux2_lh[0].S1} {gpr.r_sel1_lh[2]} {gpr.and6[2].out} {gpr.and6[2].in2} {gpr.write_lh_en3[2]} {gpr.u_register_file_decoder3.write_lh[2]} gpr.u_register_file_decoder3.or6.out gpr.u_register_file_decoder3.or6.in2 gpr.u_register_file_decoder3.out36h gpr.u_register_file_decoder3.and36h.out gpr.u_register_file_decoder3.and36h.in1 gpr.u_register_file_decoder3.out36h {gpr.reg2_lh.D[0]}}}
[<embedded>] % source ./registers.tcl
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/time
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/time(5): overwriting previous definition of module timeunit
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/time(5): previous definition of module timeunit is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ./common/cache_and_registers/register_file_decoder.v
[WARN (VERI-1206)] ./common/cache_and_registers/register_file_decoder.v(224): overwriting previous definition of module register_file_decoder
[INFO (VERI-2142)] ./common/cache_and_registers/register_file_decoder.v(224): previous definition of module register_file_decoder is here
[-- (VERI-1482)] Analyzing Verilog file ./common/cache_and_registers/registers.v
[WARN (VERI-1206)] ./common/cache_and_registers/registers.v(60): overwriting previous definition of module register_file
[INFO (VERI-2142)] ./common/cache_and_registers/registers.v(60): previous definition of module register_file is here
[WARN (VERI-1206)] ./common/cache_and_registers/registers.v(82): overwriting previous definition of module regfile8x16
[INFO (VERI-2142)] ./common/cache_and_registers/registers.v(82): previous definition of module regfile8x16 is here
[WARN (VERI-1206)] ./common/cache_and_registers/registers.v(102): overwriting previous definition of module regfile8x32
[INFO (VERI-2142)] ./common/cache_and_registers/registers.v(102): previous definition of module regfile8x32 is here
[WARN (VERI-1206)] ./common/cache_and_registers/registers.v(122): overwriting previous definition of module regfile8x64
[INFO (VERI-2142)] ./common/cache_and_registers/registers.v(122): previous definition of module regfile8x64 is here
[WARN (VERI-1206)] ./common/cache_and_registers/registers.v(446): overwriting previous definition of module regfile8x32e
[INFO (VERI-2142)] ./common/cache_and_registers/registers.v(446): previous definition of module regfile8x32e is here
[-- (VERI-1482)] Analyzing Verilog file registers_test.sv
[WARN (VERI-1206)] registers_test.sv(47): overwriting previous definition of module regfile_gpr_props
[INFO (VERI-2142)] registers_test.sv(47): previous definition of module regfile_gpr_props is here
[WARN (VERI-1206)] registers_test.sv(154): overwriting previous definition of module alu32_props
[INFO (VERI-2142)] registers_test.sv(154): previous definition of module alu32_props is here
INFO (ISW003): Top module name is "register_file".
[INFO (VERI-1018)] ./common/cache_and_registers/registers.v(1): compiling module register_file
[INFO (VERI-1018)] ./common/cache_and_registers/registers.v(63): compiling module regfile8x16
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(121): compiling module regfile8x8$
[WARN (VERI-1060)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(180): 'initial' construct ignored
[WARN (VERI-1142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(197): system task display ignored for synthesis
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(147): Unintentional Sequential element inferred for mem_array read before write using blocking assignment
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(145): Unintentional Sequential element inferred for flag1 read before write using blocking assignment
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(146): Unintentional Sequential element inferred for flag2 read before write using blocking assignment
[WARN (VERI-1221)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(206): mem_array should be on the sensitivity list
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(208): expression size 32 truncated to fit in target size 8
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(210): expression size 32 truncated to fit in target size 8
[WARN (VERI-1221)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(217): mem_array should be on the sensitivity list
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(219): expression size 32 truncated to fit in target size 8
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(221): expression size 32 truncated to fit in target size 8
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(229): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(121): replacing existing cell regfile8x8$
[INFO (VERI-1108)] ./common/cache_and_registers/registers.v(63): replacing existing cell regfile8x16
[INFO (VERI-1018)] ./common/cache_and_registers/registers.v(104): compiling module regfile8x64
[INFO (VERI-1018)] ./common/cache_and_registers/registers.v(84): compiling module regfile8x32
[INFO (VERI-1108)] ./common/cache_and_registers/registers.v(84): replacing existing cell regfile8x32
[INFO (VERI-1108)] ./common/cache_and_registers/registers.v(104): replacing existing cell regfile8x64
[INFO (VERI-1018)] ./common/cache_and_registers/registers.v(146): compiling module regfile8x32e
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(339): compiling module bufferH16$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(345): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(339): replacing existing cell bufferH16$
[INFO (VERI-1018)] ./common/cache_and_registers/register_file_decoder.v(1): compiling module register_file_decoder
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(254): compiling module inv1$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(262): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(254): replacing existing cell inv1$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(91): compiling module and3$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(101): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(91): replacing existing cell and3$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(77): compiling module and2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(86): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(77): replacing existing cell and2$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(171): compiling module or2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(180): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(171): replacing existing cell or2$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(187): compiling module or3$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(197): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(187): replacing existing cell or3$
[INFO (VERI-1108)] ./common/cache_and_registers/register_file_decoder.v(1): replacing existing cell register_file_decoder
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(266): compiling module mux4_8$
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(299): expression size 32 truncated to fit in target size 8
[INFO (VERI-1108)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(266): replacing existing cell mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(272): missing/open ports on instance mux0_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(273): missing/open ports on instance mux1_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(274): missing/open ports on instance mux2_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(275): missing/open ports on instance mux3_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(276): missing/open ports on instance mux4_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(277): missing/open ports on instance mux5_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(278): missing/open ports on instance mux6_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(279): missing/open ports on instance mux7_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(281): missing/open ports on instance mux0_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(282): missing/open ports on instance mux1_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(283): missing/open ports on instance mux2_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(284): missing/open ports on instance mux3_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(285): missing/open ports on instance mux4_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(286): missing/open ports on instance mux5_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(287): missing/open ports on instance mux6_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(288): missing/open ports on instance mux7_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(290): missing/open ports on instance mux0_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(291): missing/open ports on instance mux1_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(292): missing/open ports on instance mux2_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(293): missing/open ports on instance mux3_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(294): missing/open ports on instance mux4_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(295): missing/open ports on instance mux5_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(296): missing/open ports on instance mux6_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(297): missing/open ports on instance mux7_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(299): missing/open ports on instance mux0_ll of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(300): missing/open ports on instance mux1_ll of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(301): missing/open ports on instance mux2_ll of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(302): missing/open ports on instance mux3_ll of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(303): missing/open ports on instance mux4_ll of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(304): missing/open ports on instance mux5_ll of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(305): missing/open ports on instance mux6_ll of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(306): missing/open ports on instance mux7_ll of module mux4_8$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(894): compiling module reg32e$
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(940): Using only the typical value of the mintypmax expression
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(942): Using only the typical value of the mintypmax expression
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(943): Using only the typical value of the mintypmax expression
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(904): Unintentional Sequential element inferred for D_temp read before write using blocking assignment
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(901): Unintentional Sequential element inferred for Q read before write using blocking assignment
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(949): specify block ignored for synthesis
[WARN (VDB-1000)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(932): net Q[31] is constantly driven from multiple places
[WARN (VDB-1001)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(935): another driver from here
[INFO (VERI-1108)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(894): replacing existing cell reg32e$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(151): compiling module mux2_8$
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(171): expression size 32 truncated to fit in target size 8
[INFO (VERI-1108)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(151): replacing existing cell mux2_8$
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(272): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(273): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(274): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(275): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(276): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(277): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(278): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(279): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(281): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(282): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(283): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(284): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(285): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(286): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(287): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(288): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(290): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(291): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(292): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(293): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(294): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(295): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(296): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(297): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(299): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(300): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(301): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(302): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(303): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(304): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(305): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(306): input port IN3[7] is not connected on this instance
[INFO (VERI-1108)] ./common/cache_and_registers/registers.v(146): replacing existing cell regfile8x32e
[WARN (VERI-1330)] ./common/cache_and_registers/registers.v(56): actual bit length 33 differs from formal bit length 32 for port Din
[INFO (VERI-1018)] registers_test.sv(1): compiling module regfile_gpr_props
[WARN (VERI-1796)] registers_test.sv(23): system function call isunknown with non-constant argument is not synthesizable
[WARN (VERI-1796)] registers_test.sv(24): system function call isunknown with non-constant argument is not synthesizable
[WARN (VERI-1796)] registers_test.sv(25): system function call isunknown with non-constant argument is not synthesizable
[INFO (VERI-1108)] registers_test.sv(1): replacing existing cell regfile_gpr_props
[INFO (VERI-1108)] ./common/cache_and_registers/registers.v(1): replacing existing cell register_file
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name register_file
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "RST".
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IPF036): Starting proof on task: "<embedded>", 27 properties to prove with 0 already proven/unreachable
background
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 0 of 1780 design flops, 0 of 1120 design latches, 51 of 1267 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.012s
Performing Proof Simplification...
0.Hp: clocks: 2, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 1, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
Proof Simplification completed in 0.02 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 27
0.Ht: Proofgrid shell started at 28230@wario(local) jg_22535_wario_1
0.N: Proofgrid shell started at 28240@wario(local) jg_22535_wario_1
0.Hp: Proofgrid shell started at 28221@wario(local) jg_22535_wario_1
0.B: Proofgrid shell started at 28249@wario(local) jg_22535_wario_1
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "register_file.wrp_regfile_gpr._assume_10:precondition1"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "register_file.wrp_regfile_gpr._assume_10:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: A trace with 1 cycles was found. [0.00 s]
0.B: A trace with 1 cycles was found. [0.00 s]
0.B: A trace with 1 cycles was found. [0.00 s]
0.B: A trace with 1 cycles was found. [0.00 s]
0.B: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.B: The cover property "register_file.wrp_regfile_gpr._assume_10:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.B: The cover property "register_file.wrp_regfile_gpr._assert_13:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "register_file.wrp_regfile_gpr._assume_10:precondition1".
INFO (IPF047): 0.B: The cover property "register_file.wrp_regfile_gpr._assert_16:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "register_file.wrp_regfile_gpr._assume_10:precondition1".
INFO (IPF047): 0.B: The cover property "register_file.wrp_regfile_gpr._assert_19:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "register_file.wrp_regfile_gpr._assume_10:precondition1".
INFO (IPF047): 0.B: The cover property "register_file.wrp_regfile_gpr._assert_22:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "register_file.wrp_regfile_gpr._assume_10:precondition1".
0.B: Starting proof for property "register_file.wrp_regfile_gpr._assume_11:precondition1"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.B: The cover property "register_file.wrp_regfile_gpr._assume_11:precondition1" was covered in 1 cycles in 0.01 s.
0.B: Starting proof for property "register_file.wrp_regfile_gpr._assume_12:precondition1"	[0.00 s].
0.N: Starting proof for property "register_file.wrp_regfile_gpr._assume_11:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Starting proof for property "register_file.wrp_regfile_gpr._assume_12:precondition1"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.B: The cover property "register_file.wrp_regfile_gpr._assume_12:precondition1" was covered in 1 cycles in 0.01 s.
0.B: Starting proof for property "register_file.wrp_regfile_gpr._assert_13"	[0.00 s].
0.Ht: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Starting proof for property "register_file.wrp_regfile_gpr._assert_13"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  1	[0.01 s]
0.Hp: Trace Attempt  1	[0.02 s]
0.Ht: A trace with 1 cycles was found. [0.02 s]
0.Ht: A trace with 1 cycles was found. [0.02 s]
0.Ht: A trace with 1 cycles was found. [0.02 s]
0.Ht: A trace with 1 cycles was found. [0.02 s]
INFO (IPF047): 0.Ht: The cover property "register_file.wrp_regfile_gpr._assert_15:precondition1" was covered in 1 cycles in 0.03 s.
INFO (IPF047): 0.Ht: The cover property "register_file.wrp_regfile_gpr._assert_18:precondition1" was covered in 1 cycles in 0.03 s by the incidental trace "register_file.wrp_regfile_gpr._assert_15:precondition1".
INFO (IPF047): 0.Ht: The cover property "register_file.wrp_regfile_gpr._assert_21:precondition1" was covered in 1 cycles in 0.03 s by the incidental trace "register_file.wrp_regfile_gpr._assert_15:precondition1".
INFO (IPF047): 0.Ht: The cover property "register_file.wrp_regfile_gpr._assert_24:precondition1" was covered in 1 cycles in 0.03 s by the incidental trace "register_file.wrp_regfile_gpr._assert_15:precondition1".
0.N: Trace Attempt  1	[0.01 s]
0.N: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  2	[0.02 s]
0.Hp: A trace with 1 cycles was found. [0.03 s]
INFO (IPF047): 0.Hp: The cover property "register_file.wrp_regfile_gpr._assert_14:precondition1" was covered in 1 cycles in 0.04 s.
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF047): 0.Ht: The cover property "register_file.wrp_regfile_gpr._assert_17:precondition1" was covered in 1 cycles in 0.05 s.
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF047): 0.Ht: The cover property "register_file.wrp_regfile_gpr._assert_20:precondition1" was covered in 1 cycles in 0.05 s.
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF047): 0.Ht: The cover property "register_file.wrp_regfile_gpr._assert_23:precondition1" was covered in 1 cycles in 0.06 s.
0.Ht: Trace Attempt  2	[0.03 s]
0.N: Trace Attempt  2	[0.01 s]
0.N: A trace with 2 cycles was found. [0.02 s]
INFO (IPF055): 0.N: A counterexample (cex) with 2 cycles was found for the property "register_file.wrp_regfile_gpr._assert_13" in 0.04 s.
0.N: Starting proof for property "register_file.wrp_regfile_gpr._assert_14"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.B: Starting proof for property "register_file.wrp_regfile_gpr._assert_14"	[0.00 s].
0.B: Trace Attempt  1	[0.01 s]
0.Ht: A trace with 2 cycles was found. [0.04 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 2 cycles was found for the property "register_file.wrp_regfile_gpr._assert_18" in 0.08 s.
0.Ht: A trace with 2 cycles was found. [0.04 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 2 cycles was found for the property "register_file.wrp_regfile_gpr._assert_14" in 0.09 s.
0.Ht: A trace with 2 cycles was found. [0.04 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 2 cycles was found for the property "register_file.wrp_regfile_gpr._assert_15" in 0.10 s.
0.Ht: A trace with 2 cycles was found. [0.04 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 2 cycles was found for the property "register_file.wrp_regfile_gpr._assert_16" in 0.10 s.
0.Ht: A trace with 2 cycles was found. [0.05 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 2 cycles was found for the property "register_file.wrp_regfile_gpr._assert_17" in 0.11 s.
0.Ht: A trace with 2 cycles was found. [0.07 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 2 cycles was found for the property "register_file.wrp_regfile_gpr._assert_19" in 0.12 s.
0.N: Trace Attempt  2	[0.01 s]
0.N: Starting proof for property "register_file.wrp_regfile_gpr._assert_15"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.01 s]
0.N: Starting proof for property "register_file.wrp_regfile_gpr._assert_16"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.01 s]
0.N: Starting proof for property "register_file.wrp_regfile_gpr._assert_17"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.01 s]
0.B: Trace Attempt  2	[0.02 s]
0.B: Starting proof for property "register_file.wrp_regfile_gpr._assert_20"	[0.00 s].
0.B: Trace Attempt  1	[0.01 s]
0.B: Trace Attempt  2	[0.02 s]
0.B: A trace with 2 cycles was found. [0.04 s]
INFO (IPF055): 0.B: A counterexample (cex) with 2 cycles was found for the property "register_file.wrp_regfile_gpr._assert_20" in 0.01 s.
0.B: Starting proof for property "register_file.wrp_regfile_gpr._assert_21"	[0.00 s].
0.Hp: Trace Attempt  2	[0.12 s]
0.Hp: A trace with 2 cycles was found. [0.12 s]
INFO (IPF055): 0.Hp: A counterexample (cex) with 2 cycles was found for the property "register_file.wrp_regfile_gpr._assert_21" in 0.15 s.
0.Hp: A trace with 2 cycles was found. [0.12 s]
INFO (IPF055): 0.Hp: A counterexample (cex) with 2 cycles was found for the property "register_file.wrp_regfile_gpr._assert_22" in 0.16 s.
0.Hp: A trace with 2 cycles was found. [0.12 s]
INFO (IPF055): 0.Hp: A counterexample (cex) with 2 cycles was found for the property "register_file.wrp_regfile_gpr._assert_23" in 0.16 s.
0.Ht: A trace with 2 cycles was found. [0.09 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 2 cycles was found for the property "register_file.wrp_regfile_gpr._assert_24" in 0.17 s.
0.Ht: All properties determined. [0.07 s]
Initiating shutdown of proof (@ 0.15 s)
0.N: Cluster is entering permanent allocation mode.
0.N: Starting proof for property "register_file.wrp_regfile_gpr._assert_18"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Starting proof for property "register_file.wrp_regfile_gpr._assert_19"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Starting proof for property "register_file.wrp_regfile_gpr._assert_20"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.01 s]
0.N: Starting proof for property "register_file.wrp_regfile_gpr._assert_21"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.01 s]
0.N: Starting proof for property "register_file.wrp_regfile_gpr._assert_22"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.01 s]
0.N: Starting proof for property "register_file.wrp_regfile_gpr._assert_23"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.N: Trace Attempt  2	[0.01 s]
0.N: Starting proof for property "register_file.wrp_regfile_gpr._assert_24"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  2	[0.01 s]
0.B: Cluster is entering permanent allocation mode.
0.B: Starting proof for property "register_file.wrp_regfile_gpr._assert_22"	[0.00 s].
0.B: Trace Attempt  1	[0.01 s]
0.B: All properties determined. [0.16 s]
0.Hp: All properties determined. [0.13 s]
0.Ht: Exited with Success (@ 0.18 s)
0.N: Trace Attempt  2	[0.01 s]
0.N: All properties determined. [0.14 s]
0.B: Exited with Success (@ 0.18 s)
0.Hp: Exited with Success (@ 0.18 s)
ProofGrid usable level: 0
0.N: Exited with Success (@ 0.18 s)
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 27
	      assertions      : 12
	       - proven       : 0 (0%)
	       - marked_proven: 0 (0%)
	       - cex          : 12 (100%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 15
	       - unreachable  : 0 (0%)
	       - covered      : 15 (100%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::register_file.wrp_regfile_gpr._assert_13 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::register_file.wrp_regfile_gpr._assert_13".
cex
[<embedded>] % source ./registers.tcl
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/time
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/time(5): overwriting previous definition of module timeunit
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/time(5): previous definition of module timeunit is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ./common/cache_and_registers/register_file_decoder.v
[WARN (VERI-1206)] ./common/cache_and_registers/register_file_decoder.v(224): overwriting previous definition of module register_file_decoder
[INFO (VERI-2142)] ./common/cache_and_registers/register_file_decoder.v(224): previous definition of module register_file_decoder is here
[-- (VERI-1482)] Analyzing Verilog file ./common/cache_and_registers/registers.v
[WARN (VERI-1206)] ./common/cache_and_registers/registers.v(60): overwriting previous definition of module register_file
[INFO (VERI-2142)] ./common/cache_and_registers/registers.v(60): previous definition of module register_file is here
[WARN (VERI-1206)] ./common/cache_and_registers/registers.v(82): overwriting previous definition of module regfile8x16
[INFO (VERI-2142)] ./common/cache_and_registers/registers.v(82): previous definition of module regfile8x16 is here
[WARN (VERI-1206)] ./common/cache_and_registers/registers.v(102): overwriting previous definition of module regfile8x32
[INFO (VERI-2142)] ./common/cache_and_registers/registers.v(102): previous definition of module regfile8x32 is here
[WARN (VERI-1206)] ./common/cache_and_registers/registers.v(122): overwriting previous definition of module regfile8x64
[INFO (VERI-2142)] ./common/cache_and_registers/registers.v(122): previous definition of module regfile8x64 is here
[WARN (VERI-1206)] ./common/cache_and_registers/registers.v(446): overwriting previous definition of module regfile8x32e
[INFO (VERI-2142)] ./common/cache_and_registers/registers.v(446): previous definition of module regfile8x32e is here
[-- (VERI-1482)] Analyzing Verilog file registers_test.sv
[WARN (VERI-1206)] registers_test.sv(47): overwriting previous definition of module regfile_gpr_props
[INFO (VERI-2142)] registers_test.sv(47): previous definition of module regfile_gpr_props is here
[WARN (VERI-1206)] registers_test.sv(154): overwriting previous definition of module alu32_props
[INFO (VERI-2142)] registers_test.sv(154): previous definition of module alu32_props is here
INFO (ISW003): Top module name is "register_file".
[INFO (VERI-1018)] ./common/cache_and_registers/registers.v(1): compiling module register_file
[INFO (VERI-1018)] ./common/cache_and_registers/registers.v(63): compiling module regfile8x16
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(121): compiling module regfile8x8$
[WARN (VERI-1060)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(180): 'initial' construct ignored
[WARN (VERI-1142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(197): system task display ignored for synthesis
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(147): Unintentional Sequential element inferred for mem_array read before write using blocking assignment
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(145): Unintentional Sequential element inferred for flag1 read before write using blocking assignment
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(146): Unintentional Sequential element inferred for flag2 read before write using blocking assignment
[WARN (VERI-1221)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(206): mem_array should be on the sensitivity list
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(208): expression size 32 truncated to fit in target size 8
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(210): expression size 32 truncated to fit in target size 8
[WARN (VERI-1221)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(217): mem_array should be on the sensitivity list
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(219): expression size 32 truncated to fit in target size 8
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(221): expression size 32 truncated to fit in target size 8
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(229): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(121): replacing existing cell regfile8x8$
[INFO (VERI-1108)] ./common/cache_and_registers/registers.v(63): replacing existing cell regfile8x16
[INFO (VERI-1018)] ./common/cache_and_registers/registers.v(104): compiling module regfile8x64
[INFO (VERI-1018)] ./common/cache_and_registers/registers.v(84): compiling module regfile8x32
[INFO (VERI-1108)] ./common/cache_and_registers/registers.v(84): replacing existing cell regfile8x32
[INFO (VERI-1108)] ./common/cache_and_registers/registers.v(104): replacing existing cell regfile8x64
[INFO (VERI-1018)] ./common/cache_and_registers/registers.v(146): compiling module regfile8x32e
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(339): compiling module bufferH16$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(345): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(339): replacing existing cell bufferH16$
[INFO (VERI-1018)] ./common/cache_and_registers/register_file_decoder.v(1): compiling module register_file_decoder
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(254): compiling module inv1$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(262): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(254): replacing existing cell inv1$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(91): compiling module and3$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(101): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(91): replacing existing cell and3$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(77): compiling module and2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(86): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(77): replacing existing cell and2$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(171): compiling module or2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(180): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(171): replacing existing cell or2$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(187): compiling module or3$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(197): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(187): replacing existing cell or3$
[INFO (VERI-1108)] ./common/cache_and_registers/register_file_decoder.v(1): replacing existing cell register_file_decoder
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(266): compiling module mux4_8$
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(299): expression size 32 truncated to fit in target size 8
[INFO (VERI-1108)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(266): replacing existing cell mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(272): missing/open ports on instance mux0_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(273): missing/open ports on instance mux1_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(274): missing/open ports on instance mux2_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(275): missing/open ports on instance mux3_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(276): missing/open ports on instance mux4_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(277): missing/open ports on instance mux5_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(278): missing/open ports on instance mux6_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(279): missing/open ports on instance mux7_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(281): missing/open ports on instance mux0_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(282): missing/open ports on instance mux1_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(283): missing/open ports on instance mux2_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(284): missing/open ports on instance mux3_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(285): missing/open ports on instance mux4_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(286): missing/open ports on instance mux5_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(287): missing/open ports on instance mux6_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(288): missing/open ports on instance mux7_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(290): missing/open ports on instance mux0_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(291): missing/open ports on instance mux1_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(292): missing/open ports on instance mux2_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(293): missing/open ports on instance mux3_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(294): missing/open ports on instance mux4_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(295): missing/open ports on instance mux5_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(296): missing/open ports on instance mux6_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(297): missing/open ports on instance mux7_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(299): missing/open ports on instance mux0_ll of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(300): missing/open ports on instance mux1_ll of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(301): missing/open ports on instance mux2_ll of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(302): missing/open ports on instance mux3_ll of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(303): missing/open ports on instance mux4_ll of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(304): missing/open ports on instance mux5_ll of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(305): missing/open ports on instance mux6_ll of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(306): missing/open ports on instance mux7_ll of module mux4_8$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(894): compiling module reg32e$
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(940): Using only the typical value of the mintypmax expression
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(942): Using only the typical value of the mintypmax expression
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(943): Using only the typical value of the mintypmax expression
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(904): Unintentional Sequential element inferred for D_temp read before write using blocking assignment
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(901): Unintentional Sequential element inferred for Q read before write using blocking assignment
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(949): specify block ignored for synthesis
[WARN (VDB-1000)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(932): net Q[31] is constantly driven from multiple places
[WARN (VDB-1001)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(935): another driver from here
[INFO (VERI-1108)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(894): replacing existing cell reg32e$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(151): compiling module mux2_8$
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(171): expression size 32 truncated to fit in target size 8
[INFO (VERI-1108)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(151): replacing existing cell mux2_8$
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(272): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(273): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(274): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(275): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(276): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(277): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(278): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(279): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(281): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(282): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(283): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(284): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(285): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(286): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(287): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(288): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(290): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(291): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(292): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(293): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(294): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(295): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(296): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(297): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(299): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(300): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(301): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(302): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(303): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(304): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(305): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(306): input port IN3[7] is not connected on this instance
[INFO (VERI-1108)] ./common/cache_and_registers/registers.v(146): replacing existing cell regfile8x32e
[WARN (VERI-1330)] ./common/cache_and_registers/registers.v(56): actual bit length 33 differs from formal bit length 32 for port Din
[INFO (VERI-1018)] registers_test.sv(1): compiling module regfile_gpr_props
[WARN (VERI-1796)] registers_test.sv(23): system function call isunknown with non-constant argument is not synthesizable
[WARN (VERI-1796)] registers_test.sv(24): system function call isunknown with non-constant argument is not synthesizable
[WARN (VERI-1796)] registers_test.sv(25): system function call isunknown with non-constant argument is not synthesizable
[INFO (VERI-1108)] registers_test.sv(1): replacing existing cell regfile_gpr_props
[INFO (VERI-1108)] ./common/cache_and_registers/registers.v(1): replacing existing cell register_file
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name register_file
INFO (IVS027): Removed Visualize window "visualize:0".
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "RST".
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 27 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 0 of 1780 design flops, 0 of 1120 design latches, 39 of 1255 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.009s
Performing Proof Simplification...
0.Hp: clocks: 2, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 1, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
Proof Simplification completed in 0.02 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 27
0.Ht: Proofgrid shell started at 30330@wario(local) jg_22535_wario_2
0.N: Proofgrid shell started at 30341@wario(local) jg_22535_wario_2
0.Hp: Proofgrid shell started at 30321@wario(local) jg_22535_wario_2
0.B: Proofgrid shell started at 30355@wario(local) jg_22535_wario_2
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "register_file.wrp_regfile_gpr._assume_10:precondition1"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "register_file.wrp_regfile_gpr._assume_10:precondition1"	[0.00 s].
0.B: A trace with 1 cycles was found. [0.00 s]
0.B: A trace with 1 cycles was found. [0.00 s]
0.B: A trace with 1 cycles was found. [0.00 s]
0.B: A trace with 1 cycles was found. [0.00 s]
0.B: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.B: The cover property "register_file.wrp_regfile_gpr._assume_10:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.B: The cover property "register_file.wrp_regfile_gpr._assert_13:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "register_file.wrp_regfile_gpr._assume_10:precondition1".
INFO (IPF047): 0.B: The cover property "register_file.wrp_regfile_gpr._assert_16:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "register_file.wrp_regfile_gpr._assume_10:precondition1".
INFO (IPF047): 0.B: The cover property "register_file.wrp_regfile_gpr._assert_19:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "register_file.wrp_regfile_gpr._assume_10:precondition1".
INFO (IPF047): 0.B: The cover property "register_file.wrp_regfile_gpr._assert_22:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "register_file.wrp_regfile_gpr._assume_10:precondition1".
0.N: Trace Attempt  1	[0.00 s]
0.B: Starting proof for property "register_file.wrp_regfile_gpr._assume_11:precondition1"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.B: The cover property "register_file.wrp_regfile_gpr._assume_11:precondition1" was covered in 1 cycles in 0.01 s.
0.B: Starting proof for property "register_file.wrp_regfile_gpr._assume_12:precondition1"	[0.00 s].
0.Ht: Trace Attempt  1	[0.01 s]
0.N: Starting proof for property "register_file.wrp_regfile_gpr._assume_12:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.B: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.B: The cover property "register_file.wrp_regfile_gpr._assume_12:precondition1" was covered in 1 cycles in 0.01 s.
0.B: Starting proof for property "register_file.wrp_regfile_gpr._assert_13"	[0.00 s].
0.N: Starting proof for property "register_file.wrp_regfile_gpr._assert_13"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "register_file.wrp_regfile_gpr._assert_13" was proven in 0.00 s.
0.N: Starting proof for property "register_file.wrp_regfile_gpr._assert_14"	[0.00 s].
0.B: Trace Attempt  1	[0.01 s]
0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.Hp: The property "register_file.wrp_regfile_gpr._assert_14" was proven in 0.03 s.
0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.Hp: The property "register_file.wrp_regfile_gpr._assert_15" was proven in 0.03 s.
0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.Hp: The property "register_file.wrp_regfile_gpr._assert_16" was proven in 0.03 s.
0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.Hp: The property "register_file.wrp_regfile_gpr._assert_17" was proven in 0.03 s.
0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.Hp: The property "register_file.wrp_regfile_gpr._assert_18" was proven in 0.03 s.
0.Ht: A trace with 1 cycles was found. [0.02 s]
INFO (IPF047): 0.Ht: The cover property "register_file.wrp_regfile_gpr._assert_14:precondition1" was covered in 1 cycles in 0.03 s.
0.Ht: A trace with 1 cycles was found. [0.02 s]
INFO (IPF047): 0.Ht: The cover property "register_file.wrp_regfile_gpr._assert_15:precondition1" was covered in 1 cycles in 0.04 s.
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Starting proof for property "register_file.wrp_regfile_gpr._assert_14:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Starting proof for property "register_file.wrp_regfile_gpr._assert_15"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Starting proof for property "register_file.wrp_regfile_gpr._assert_14"	[0.00 s].
0.B: Trace Attempt  1	[0.01 s]
0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.Hp: The property "register_file.wrp_regfile_gpr._assert_19" was proven in 0.05 s.
0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.Hp: The property "register_file.wrp_regfile_gpr._assert_20" was proven in 0.05 s.
0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.Hp: The property "register_file.wrp_regfile_gpr._assert_21" was proven in 0.05 s.
0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.Hp: The property "register_file.wrp_regfile_gpr._assert_22" was proven in 0.05 s.
0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.Hp: The property "register_file.wrp_regfile_gpr._assert_23" was proven in 0.05 s.
0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.Hp: The property "register_file.wrp_regfile_gpr._assert_24" was proven in 0.05 s.
0.Hp: Trace Attempt  1	[0.03 s]
0.Hp: A trace with 1 cycles was found. [0.04 s]
INFO (IPF047): 0.Hp: The cover property "register_file.wrp_regfile_gpr._assert_17:precondition1" was covered in 1 cycles in 0.05 s.
0.Hp: A trace with 1 cycles was found. [0.04 s]
INFO (IPF047): 0.Hp: The cover property "register_file.wrp_regfile_gpr._assert_18:precondition1" was covered in 1 cycles in 0.06 s.
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF047): 0.Ht: The cover property "register_file.wrp_regfile_gpr._assert_20:precondition1" was covered in 1 cycles in 0.06 s.
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF047): 0.Ht: The cover property "register_file.wrp_regfile_gpr._assert_21:precondition1" was covered in 1 cycles in 0.07 s.
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF047): 0.Ht: The cover property "register_file.wrp_regfile_gpr._assert_23:precondition1" was covered in 1 cycles in 0.08 s.
0.Ht: A trace with 1 cycles was found. [0.04 s]
INFO (IPF047): 0.Ht: The cover property "register_file.wrp_regfile_gpr._assert_24:precondition1" was covered in 1 cycles in 0.08 s.
0.Ht: Trace Attempt  2	[0.04 s]
0.Ht: Trace Attempt  3	[0.05 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Cluster is entering permanent allocation mode.
0.N: Starting proof for property "register_file.wrp_regfile_gpr._assert_15:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Starting proof for property "register_file.wrp_regfile_gpr._assert_16"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Starting proof for property "register_file.wrp_regfile_gpr._assert_17:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Starting proof for property "register_file.wrp_regfile_gpr._assert_18:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Starting proof for property "register_file.wrp_regfile_gpr._assert_19"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Starting proof for property "register_file.wrp_regfile_gpr._assert_20"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Starting proof for property "register_file.wrp_regfile_gpr._assert_20:precondition1"	[0.00 s].
0.B: Cluster is entering permanent allocation mode.
0.B: Starting proof for property "register_file.wrp_regfile_gpr._assert_17:precondition1"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Starting proof for property "register_file.wrp_regfile_gpr._assert_18:precondition1"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: Starting proof for property "register_file.wrp_regfile_gpr._assert_19"	[0.00 s].
0.B: Trace Attempt  1	[0.01 s]
0.B: All properties determined. [0.07 s]
Initiating shutdown of proof (@ 0.10 s)
0.Hp: All properties determined. [0.05 s]
0.Ht: Trace Attempt  4	[0.05 s]
0.Ht: Interrupted (multi)
0.Ht: All properties determined. [0.05 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Starting proof for property "register_file.wrp_regfile_gpr._assert_21:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Starting proof for property "register_file.wrp_regfile_gpr._assert_23:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: All properties determined. [0.06 s]
0.B: Exited with Success (@ 0.10 s)
0.Hp: Exited with Success (@ 0.10 s)
0.Ht: Exited with Success (@ 0.10 s)
ProofGrid usable level: 0
0.N: Exited with Success (@ 0.10 s)
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 27
	      assertions      : 12
	       - proven       : 12 (100%)
	       - marked_proven: 0 (0%)
	       - cex          : 0 (0%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 15
	       - unreachable  : 0 (0%)
	       - covered      : 15 (100%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
[<embedded>] % source ./registers.tcl
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/time
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/time(5): overwriting previous definition of module timeunit
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/time(5): previous definition of module timeunit is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ./common/cache_and_registers/register_file_decoder.v
[WARN (VERI-1206)] ./common/cache_and_registers/register_file_decoder.v(224): overwriting previous definition of module register_file_decoder
[INFO (VERI-2142)] ./common/cache_and_registers/register_file_decoder.v(224): previous definition of module register_file_decoder is here
[-- (VERI-1482)] Analyzing Verilog file ./common/cache_and_registers/registers.v
[WARN (VERI-1206)] ./common/cache_and_registers/registers.v(60): overwriting previous definition of module register_file
[INFO (VERI-2142)] ./common/cache_and_registers/registers.v(60): previous definition of module register_file is here
[WARN (VERI-1206)] ./common/cache_and_registers/registers.v(82): overwriting previous definition of module regfile8x16
[INFO (VERI-2142)] ./common/cache_and_registers/registers.v(82): previous definition of module regfile8x16 is here
[WARN (VERI-1206)] ./common/cache_and_registers/registers.v(102): overwriting previous definition of module regfile8x32
[INFO (VERI-2142)] ./common/cache_and_registers/registers.v(102): previous definition of module regfile8x32 is here
[WARN (VERI-1206)] ./common/cache_and_registers/registers.v(122): overwriting previous definition of module regfile8x64
[INFO (VERI-2142)] ./common/cache_and_registers/registers.v(122): previous definition of module regfile8x64 is here
[WARN (VERI-1206)] ./common/cache_and_registers/registers.v(446): overwriting previous definition of module regfile8x32e
[INFO (VERI-2142)] ./common/cache_and_registers/registers.v(446): previous definition of module regfile8x32e is here
[-- (VERI-1482)] Analyzing Verilog file registers_test.sv
[WARN (VERI-1206)] registers_test.sv(47): overwriting previous definition of module regfile_gpr_props
[INFO (VERI-2142)] registers_test.sv(47): previous definition of module regfile_gpr_props is here
[WARN (VERI-1206)] registers_test.sv(154): overwriting previous definition of module alu32_props
[INFO (VERI-2142)] registers_test.sv(154): previous definition of module alu32_props is here
INFO (ISW003): Top module name is "register_file".
[INFO (VERI-1018)] ./common/cache_and_registers/registers.v(1): compiling module register_file
[INFO (VERI-1018)] ./common/cache_and_registers/registers.v(63): compiling module regfile8x16
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(121): compiling module regfile8x8$
[WARN (VERI-1060)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(180): 'initial' construct ignored
[WARN (VERI-1142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(197): system task display ignored for synthesis
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(147): Unintentional Sequential element inferred for mem_array read before write using blocking assignment
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(145): Unintentional Sequential element inferred for flag1 read before write using blocking assignment
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(146): Unintentional Sequential element inferred for flag2 read before write using blocking assignment
[WARN (VERI-1221)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(206): mem_array should be on the sensitivity list
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(208): expression size 32 truncated to fit in target size 8
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(210): expression size 32 truncated to fit in target size 8
[WARN (VERI-1221)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(217): mem_array should be on the sensitivity list
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(219): expression size 32 truncated to fit in target size 8
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(221): expression size 32 truncated to fit in target size 8
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(229): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(121): replacing existing cell regfile8x8$
[INFO (VERI-1108)] ./common/cache_and_registers/registers.v(63): replacing existing cell regfile8x16
[INFO (VERI-1018)] ./common/cache_and_registers/registers.v(104): compiling module regfile8x64
[INFO (VERI-1018)] ./common/cache_and_registers/registers.v(84): compiling module regfile8x32
[INFO (VERI-1108)] ./common/cache_and_registers/registers.v(84): replacing existing cell regfile8x32
[INFO (VERI-1108)] ./common/cache_and_registers/registers.v(104): replacing existing cell regfile8x64
[INFO (VERI-1018)] ./common/cache_and_registers/registers.v(146): compiling module regfile8x32e
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(339): compiling module bufferH16$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(345): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(339): replacing existing cell bufferH16$
[INFO (VERI-1018)] ./common/cache_and_registers/register_file_decoder.v(1): compiling module register_file_decoder
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(254): compiling module inv1$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(262): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(254): replacing existing cell inv1$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(91): compiling module and3$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(101): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(91): replacing existing cell and3$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(77): compiling module and2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(86): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(77): replacing existing cell and2$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(171): compiling module or2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(180): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(171): replacing existing cell or2$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(187): compiling module or3$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(197): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(187): replacing existing cell or3$
[INFO (VERI-1108)] ./common/cache_and_registers/register_file_decoder.v(1): replacing existing cell register_file_decoder
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(266): compiling module mux4_8$
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(299): expression size 32 truncated to fit in target size 8
[INFO (VERI-1108)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(266): replacing existing cell mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(272): missing/open ports on instance mux0_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(273): missing/open ports on instance mux1_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(274): missing/open ports on instance mux2_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(275): missing/open ports on instance mux3_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(276): missing/open ports on instance mux4_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(277): missing/open ports on instance mux5_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(278): missing/open ports on instance mux6_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(279): missing/open ports on instance mux7_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(281): missing/open ports on instance mux0_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(282): missing/open ports on instance mux1_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(283): missing/open ports on instance mux2_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(284): missing/open ports on instance mux3_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(285): missing/open ports on instance mux4_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(286): missing/open ports on instance mux5_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(287): missing/open ports on instance mux6_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(288): missing/open ports on instance mux7_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(290): missing/open ports on instance mux0_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(291): missing/open ports on instance mux1_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(292): missing/open ports on instance mux2_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(293): missing/open ports on instance mux3_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(294): missing/open ports on instance mux4_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(295): missing/open ports on instance mux5_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(296): missing/open ports on instance mux6_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(297): missing/open ports on instance mux7_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(299): missing/open ports on instance mux0_ll of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(300): missing/open ports on instance mux1_ll of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(301): missing/open ports on instance mux2_ll of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(302): missing/open ports on instance mux3_ll of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(303): missing/open ports on instance mux4_ll of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(304): missing/open ports on instance mux5_ll of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(305): missing/open ports on instance mux6_ll of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(306): missing/open ports on instance mux7_ll of module mux4_8$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(894): compiling module reg32e$
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(940): Using only the typical value of the mintypmax expression
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(942): Using only the typical value of the mintypmax expression
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(943): Using only the typical value of the mintypmax expression
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(904): Unintentional Sequential element inferred for D_temp read before write using blocking assignment
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(901): Unintentional Sequential element inferred for Q read before write using blocking assignment
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(949): specify block ignored for synthesis
[WARN (VDB-1000)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(932): net Q[31] is constantly driven from multiple places
[WARN (VDB-1001)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(935): another driver from here
[INFO (VERI-1108)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(894): replacing existing cell reg32e$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(151): compiling module mux2_8$
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(171): expression size 32 truncated to fit in target size 8
[INFO (VERI-1108)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(151): replacing existing cell mux2_8$
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(272): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(273): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(274): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(275): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(276): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(277): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(278): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(279): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(281): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(282): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(283): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(284): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(285): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(286): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(287): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(288): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(290): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(291): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(292): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(293): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(294): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(295): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(296): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(297): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(299): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(300): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(301): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(302): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(303): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(304): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(305): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(306): input port IN3[7] is not connected on this instance
[INFO (VERI-1108)] ./common/cache_and_registers/registers.v(146): replacing existing cell regfile8x32e
[WARN (VERI-1330)] ./common/cache_and_registers/registers.v(56): actual bit length 33 differs from formal bit length 32 for port Din
[INFO (VERI-1018)] registers_test.sv(1): compiling module regfile_gpr_props
[WARN (VERI-1796)] registers_test.sv(23): system function call isunknown with non-constant argument is not synthesizable
[WARN (VERI-1796)] registers_test.sv(24): system function call isunknown with non-constant argument is not synthesizable
[WARN (VERI-1796)] registers_test.sv(25): system function call isunknown with non-constant argument is not synthesizable
[INFO (VERI-1108)] registers_test.sv(1): replacing existing cell regfile_gpr_props
[INFO (VERI-1108)] ./common/cache_and_registers/registers.v(1): replacing existing cell register_file
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name register_file
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "RST".
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 27 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 0 of 1780 design flops, 0 of 1120 design latches, 39 of 1255 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.006s
Performing Proof Simplification...
0.Hp: clocks: 3, declared: 2, disabling: 0, posedge: 1, negedge: 1, noedge: 1, bothedge: 0
0.Hp: ERROR (ECK112): Activity on the negedge of the fast clock detected.
     Check "clocks" Proof Message and do one of the following:
     - Avoid odd factor clocks,
     - Check the sign of the fastest clock
     - Check environment constraints
     - Re-declare fastest clock using "-both_edges",
     and then re-run the command.
ERROR (EPF059): Proof engine failed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 27
	      assertions      : 12
	       - proven       : 0 (0%)
	       - marked_proven: 0 (0%)
	       - cex          : 0 (0%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 12 (100%)
	       - error        : 0 (0%)
	      covers          : 15
	       - unreachable  : 0 (0%)
	       - covered      : 0 (0%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 15 (100%)
	       - error        : 0 (0%)
[<embedded>] % prove -bg -property {<embedded>::register_file.wrp_regfile_gpr._assert_13}
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
background
Using multistage preprocessing
Starting reduce
Finished reduce in 0.01s
Performing Proof Simplification...
0.Hp: clocks: 3, declared: 2, disabling: 0, posedge: 1, negedge: 1, noedge: 1, bothedge: 0
0.Hp: ERROR (ECK112): Activity on the negedge of the fast clock detected.
     Check "clocks" Proof Message and do one of the following:
     - Avoid odd factor clocks,
     - Check the sign of the fastest clock
     - Check environment constraints
     - Re-declare fastest clock using "-both_edges",
     and then re-run the command.
ERROR (EPF059): Proof engine failed.
INFO (IPF059): Completed proof on task: <embedded>
[<embedded>] % source ./registers.tcl
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/time
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/time(5): overwriting previous definition of module timeunit
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/time(5): previous definition of module timeunit is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib1
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(39): overwriting previous definition of module nand2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(39): previous definition of module nand2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(54): overwriting previous definition of module nand3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(54): previous definition of module nand3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(70): overwriting previous definition of module nand4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(70): previous definition of module nand4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(87): overwriting previous definition of module and2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(87): previous definition of module and2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(102): overwriting previous definition of module and3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(102): previous definition of module and3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(118): overwriting previous definition of module and4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(118): previous definition of module and4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(135): overwriting previous definition of module nor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(135): previous definition of module nor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(150): overwriting previous definition of module nor3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(150): previous definition of module nor3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(166): overwriting previous definition of module nor4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(166): previous definition of module nor4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(181): overwriting previous definition of module or2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(181): previous definition of module or2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(198): overwriting previous definition of module or3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(198): previous definition of module or3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(214): overwriting previous definition of module or4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(214): previous definition of module or4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(231): overwriting previous definition of module xor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(231): previous definition of module xor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(247): overwriting previous definition of module xnor2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(247): previous definition of module xnor2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(263): overwriting previous definition of module inv1$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(263): previous definition of module inv1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(290): overwriting previous definition of module table_dffq
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(290): previous definition of module table_dffq is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(314): overwriting previous definition of module dff$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(314): previous definition of module dff$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib2
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(115): overwriting previous definition of module dff8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(115): previous definition of module dff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(176): overwriting previous definition of module dff16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(176): previous definition of module dff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(238): overwriting previous definition of module jkff8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(238): previous definition of module jkff8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(301): overwriting previous definition of module jkff16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(301): previous definition of module jkff16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(317): overwriting previous definition of module buffer$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(317): previous definition of module buffer$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(324): overwriting previous definition of module buffer8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(324): previous definition of module buffer8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(330): overwriting previous definition of module buffer16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(330): previous definition of module buffer16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(346): overwriting previous definition of module bufferH16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(346): previous definition of module bufferH16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(357): overwriting previous definition of module bufferH64$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(357): previous definition of module bufferH64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(368): overwriting previous definition of module bufferH256$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(368): previous definition of module bufferH256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(379): overwriting previous definition of module bufferH1024$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(379): previous definition of module bufferH1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(396): overwriting previous definition of module bufferHInv16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(396): previous definition of module bufferHInv16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(407): overwriting previous definition of module bufferHInv64$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(407): previous definition of module bufferHInv64$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(418): overwriting previous definition of module bufferHInv256$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(418): previous definition of module bufferHInv256$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(429): overwriting previous definition of module bufferHInv1024$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(429): previous definition of module bufferHInv1024$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(458): overwriting previous definition of module latch_sr
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(458): previous definition of module latch_sr is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(482): overwriting previous definition of module latch$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(482): previous definition of module latch$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(527): overwriting previous definition of module latch8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(527): previous definition of module latch8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(571): overwriting previous definition of module latch16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(571): previous definition of module latch16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(593): overwriting previous definition of module tristateL$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(593): previous definition of module tristateL$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(606): overwriting previous definition of module tristate8L$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(606): previous definition of module tristate8L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(618): overwriting previous definition of module tristate16L$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(618): previous definition of module tristate16L$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(638): overwriting previous definition of module tristateH$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(638): previous definition of module tristateH$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(651): overwriting previous definition of module tristate8H$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(651): previous definition of module tristate8H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(663): overwriting previous definition of module tristate16H$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(663): previous definition of module tristate16H$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(675): overwriting previous definition of module tristate_bus_driver1$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(675): previous definition of module tristate_bus_driver1$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(687): overwriting previous definition of module tristate_bus_driver8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(687): previous definition of module tristate_bus_driver8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(699): overwriting previous definition of module tristate_bus_driver16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(699): previous definition of module tristate_bus_driver16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(762): overwriting previous definition of module dff16b$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(762): previous definition of module dff16b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(824): overwriting previous definition of module dff32b$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(824): previous definition of module dff32b$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(887): overwriting previous definition of module reg64e$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(887): previous definition of module reg64e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(950): overwriting previous definition of module reg32e$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(950): previous definition of module reg32e$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1008): overwriting previous definition of module ioreg8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1008): previous definition of module ioreg8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1067): overwriting previous definition of module ioreg16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(1067): previous definition of module ioreg16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib3
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(113): overwriting previous definition of module regfile$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(113): previous definition of module regfile$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(230): overwriting previous definition of module regfile8x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(230): previous definition of module regfile8x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(400): overwriting previous definition of module ram8b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(400): previous definition of module ram8b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(419): overwriting previous definition of module ram16b8w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(419): previous definition of module ram16b8w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(590): overwriting previous definition of module ram8b4w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(590): previous definition of module ram8b4w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(643): overwriting previous definition of module rom4b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(643): previous definition of module rom4b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(673): overwriting previous definition of module rom32b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(673): previous definition of module rom32b32w$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(704): overwriting previous definition of module rom64b32w$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(704): previous definition of module rom64b32w$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib4
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(38): overwriting previous definition of module table_imux2
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(38): previous definition of module table_imux2 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(64): overwriting previous definition of module table_imux3
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(64): previous definition of module table_imux3 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(94): overwriting previous definition of module table_imux4
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(94): previous definition of module table_imux4 is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(109): overwriting previous definition of module mux2$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(109): previous definition of module mux2$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(127): overwriting previous definition of module mux3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(127): previous definition of module mux3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(146): overwriting previous definition of module mux4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(146): previous definition of module mux4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(173): overwriting previous definition of module mux2_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(173): previous definition of module mux2_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(197): overwriting previous definition of module mux2_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(197): previous definition of module mux2_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(231): overwriting previous definition of module mux3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(231): previous definition of module mux3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(263): overwriting previous definition of module mux3_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(263): previous definition of module mux3_16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(301): overwriting previous definition of module mux4_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(301): previous definition of module mux4_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(338): overwriting previous definition of module mux4_16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(338): previous definition of module mux4_16$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib5
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(57): overwriting previous definition of module decoder2_4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(57): previous definition of module decoder2_4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(89): overwriting previous definition of module decoder3_8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(89): previous definition of module decoder3_8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(121): overwriting previous definition of module syn_cntr8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(121): previous definition of module syn_cntr8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(241): overwriting previous definition of module syn_cntr
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(241): previous definition of module syn_cntr is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(291): overwriting previous definition of module pencoder8_3v$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(291): previous definition of module pencoder8_3v$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(332): overwriting previous definition of module pencoder8_3$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(332): previous definition of module pencoder8_3$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(354): overwriting previous definition of module mag_comp8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(354): previous definition of module mag_comp8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(375): overwriting previous definition of module mag_comp4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(375): previous definition of module mag_comp4$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(521): overwriting previous definition of module alu4$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib5(521): previous definition of module alu4$ is here
[-- (VERI-1482)] Analyzing Verilog file /home/projects/courses/spring_16/ee382n-16785/lib/lib6
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(115): overwriting previous definition of module sram128x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(115): previous definition of module sram128x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(220): overwriting previous definition of module sram32x8$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(220): previous definition of module sram32x8$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(231): overwriting previous definition of module sram32x16$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(231): previous definition of module sram32x16$ is here
[WARN (VERI-1206)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(463): overwriting previous definition of module sram32x32$
[INFO (VERI-2142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib6(463): previous definition of module sram32x32$ is here
[-- (VERI-1482)] Analyzing Verilog file ./common/cache_and_registers/register_file_decoder.v
[WARN (VERI-1206)] ./common/cache_and_registers/register_file_decoder.v(224): overwriting previous definition of module register_file_decoder
[INFO (VERI-2142)] ./common/cache_and_registers/register_file_decoder.v(224): previous definition of module register_file_decoder is here
[-- (VERI-1482)] Analyzing Verilog file ./common/cache_and_registers/registers.v
[WARN (VERI-1206)] ./common/cache_and_registers/registers.v(60): overwriting previous definition of module register_file
[INFO (VERI-2142)] ./common/cache_and_registers/registers.v(60): previous definition of module register_file is here
[WARN (VERI-1206)] ./common/cache_and_registers/registers.v(82): overwriting previous definition of module regfile8x16
[INFO (VERI-2142)] ./common/cache_and_registers/registers.v(82): previous definition of module regfile8x16 is here
[WARN (VERI-1206)] ./common/cache_and_registers/registers.v(102): overwriting previous definition of module regfile8x32
[INFO (VERI-2142)] ./common/cache_and_registers/registers.v(102): previous definition of module regfile8x32 is here
[WARN (VERI-1206)] ./common/cache_and_registers/registers.v(122): overwriting previous definition of module regfile8x64
[INFO (VERI-2142)] ./common/cache_and_registers/registers.v(122): previous definition of module regfile8x64 is here
[WARN (VERI-1206)] ./common/cache_and_registers/registers.v(446): overwriting previous definition of module regfile8x32e
[INFO (VERI-2142)] ./common/cache_and_registers/registers.v(446): previous definition of module regfile8x32e is here
[-- (VERI-1482)] Analyzing Verilog file registers_test.sv
[WARN (VERI-1206)] registers_test.sv(47): overwriting previous definition of module regfile_gpr_props
[INFO (VERI-2142)] registers_test.sv(47): previous definition of module regfile_gpr_props is here
[WARN (VERI-1206)] registers_test.sv(154): overwriting previous definition of module alu32_props
[INFO (VERI-2142)] registers_test.sv(154): previous definition of module alu32_props is here
INFO (ISW003): Top module name is "register_file".
[INFO (VERI-1018)] ./common/cache_and_registers/registers.v(1): compiling module register_file
[INFO (VERI-1018)] ./common/cache_and_registers/registers.v(63): compiling module regfile8x16
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(121): compiling module regfile8x8$
[WARN (VERI-1060)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(180): 'initial' construct ignored
[WARN (VERI-1142)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(197): system task display ignored for synthesis
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(147): Unintentional Sequential element inferred for mem_array read before write using blocking assignment
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(145): Unintentional Sequential element inferred for flag1 read before write using blocking assignment
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(146): Unintentional Sequential element inferred for flag2 read before write using blocking assignment
[WARN (VERI-1221)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(206): mem_array should be on the sensitivity list
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(208): expression size 32 truncated to fit in target size 8
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(210): expression size 32 truncated to fit in target size 8
[WARN (VERI-1221)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(217): mem_array should be on the sensitivity list
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(219): expression size 32 truncated to fit in target size 8
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(221): expression size 32 truncated to fit in target size 8
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(229): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_16/ee382n-16785/lib/lib3(121): replacing existing cell regfile8x8$
[INFO (VERI-1108)] ./common/cache_and_registers/registers.v(63): replacing existing cell regfile8x16
[INFO (VERI-1018)] ./common/cache_and_registers/registers.v(104): compiling module regfile8x64
[INFO (VERI-1018)] ./common/cache_and_registers/registers.v(84): compiling module regfile8x32
[INFO (VERI-1108)] ./common/cache_and_registers/registers.v(84): replacing existing cell regfile8x32
[INFO (VERI-1108)] ./common/cache_and_registers/registers.v(104): replacing existing cell regfile8x64
[INFO (VERI-1018)] ./common/cache_and_registers/registers.v(146): compiling module regfile8x32e
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(339): compiling module bufferH16$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(345): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(339): replacing existing cell bufferH16$
[INFO (VERI-1018)] ./common/cache_and_registers/register_file_decoder.v(1): compiling module register_file_decoder
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(254): compiling module inv1$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(262): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(254): replacing existing cell inv1$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(91): compiling module and3$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(101): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(91): replacing existing cell and3$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(77): compiling module and2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(86): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(77): replacing existing cell and2$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(171): compiling module or2$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(180): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(171): replacing existing cell or2$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(187): compiling module or3$
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(197): specify block ignored for synthesis
[INFO (VERI-1108)] /home/projects/courses/spring_16/ee382n-16785/lib/lib1(187): replacing existing cell or3$
[INFO (VERI-1108)] ./common/cache_and_registers/register_file_decoder.v(1): replacing existing cell register_file_decoder
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(266): compiling module mux4_8$
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(299): expression size 32 truncated to fit in target size 8
[INFO (VERI-1108)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(266): replacing existing cell mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(272): missing/open ports on instance mux0_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(273): missing/open ports on instance mux1_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(274): missing/open ports on instance mux2_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(275): missing/open ports on instance mux3_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(276): missing/open ports on instance mux4_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(277): missing/open ports on instance mux5_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(278): missing/open ports on instance mux6_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(279): missing/open ports on instance mux7_hh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(281): missing/open ports on instance mux0_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(282): missing/open ports on instance mux1_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(283): missing/open ports on instance mux2_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(284): missing/open ports on instance mux3_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(285): missing/open ports on instance mux4_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(286): missing/open ports on instance mux5_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(287): missing/open ports on instance mux6_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(288): missing/open ports on instance mux7_hl of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(290): missing/open ports on instance mux0_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(291): missing/open ports on instance mux1_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(292): missing/open ports on instance mux2_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(293): missing/open ports on instance mux3_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(294): missing/open ports on instance mux4_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(295): missing/open ports on instance mux5_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(296): missing/open ports on instance mux6_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(297): missing/open ports on instance mux7_lh of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(299): missing/open ports on instance mux0_ll of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(300): missing/open ports on instance mux1_ll of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(301): missing/open ports on instance mux2_ll of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(302): missing/open ports on instance mux3_ll of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(303): missing/open ports on instance mux4_ll of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(304): missing/open ports on instance mux5_ll of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(305): missing/open ports on instance mux6_ll of module mux4_8$
[WARN (VERI-9028)] ./common/cache_and_registers/registers.v(306): missing/open ports on instance mux7_ll of module mux4_8$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(894): compiling module reg32e$
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(940): Using only the typical value of the mintypmax expression
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(942): Using only the typical value of the mintypmax expression
[WARN (VERI-9010)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(943): Using only the typical value of the mintypmax expression
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(904): Unintentional Sequential element inferred for D_temp read before write using blocking assignment
[INFO (VERI-9012)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(901): Unintentional Sequential element inferred for Q read before write using blocking assignment
[WARN (VERI-2199)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(949): specify block ignored for synthesis
[WARN (VDB-1000)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(932): net Q[31] is constantly driven from multiple places
[WARN (VDB-1001)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(935): another driver from here
[INFO (VERI-1108)] /home/projects/courses/spring_16/ee382n-16785/lib/lib2(894): replacing existing cell reg32e$
[INFO (VERI-1018)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(151): compiling module mux2_8$
[WARN (VERI-1209)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(171): expression size 32 truncated to fit in target size 8
[INFO (VERI-1108)] /home/projects/courses/spring_16/ee382n-16785/lib/lib4(151): replacing existing cell mux2_8$
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(272): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(273): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(274): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(275): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(276): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(277): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(278): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(279): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(281): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(282): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(283): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(284): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(285): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(286): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(287): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(288): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(290): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(291): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(292): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(293): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(294): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(295): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(296): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(297): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(299): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(300): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(301): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(302): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(303): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(304): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(305): input port IN3[7] is not connected on this instance
[WARN (VDB-1013)] ./common/cache_and_registers/registers.v(306): input port IN3[7] is not connected on this instance
[INFO (VERI-1108)] ./common/cache_and_registers/registers.v(146): replacing existing cell regfile8x32e
[WARN (VERI-1330)] ./common/cache_and_registers/registers.v(56): actual bit length 33 differs from formal bit length 32 for port Din
[INFO (VERI-1018)] registers_test.sv(1): compiling module regfile_gpr_props
[WARN (VERI-1796)] registers_test.sv(23): system function call isunknown with non-constant argument is not synthesizable
[WARN (VERI-1796)] registers_test.sv(24): system function call isunknown with non-constant argument is not synthesizable
[WARN (VERI-1796)] registers_test.sv(25): system function call isunknown with non-constant argument is not synthesizable
[INFO (VERI-1108)] registers_test.sv(1): replacing existing cell regfile_gpr_props
[INFO (VERI-1108)] ./common/cache_and_registers/registers.v(1): replacing existing cell register_file
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name register_file
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "RST".
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IPF036): Starting proof on task: "<embedded>", 27 properties to prove with 0 already proven/unreachable
background
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 0 of 1780 design flops, 0 of 1120 design latches, 39 of 1255 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.01s
Performing Proof Simplification...
0.Hp: clocks: 2, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 1, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.01 s]
Proof Simplification completed in 0.02 s
About to start distributed ProofGrid in its own thread with a limit of 20 pending notifications.
ProofGrid usable level: 27
0.Ht: Proofgrid shell started at 5856@wario(local) jg_22535_wario_5
0.N: Proofgrid shell started at 5865@wario(local) jg_22535_wario_5
0.Hp: Proofgrid shell started at 5847@wario(local) jg_22535_wario_5
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Proofgrid shell started at 5874@wario(local) jg_22535_wario_5
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "register_file.wrp_regfile_gpr._assume_10:precondition1"	[0.00 s].
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "register_file.wrp_regfile_gpr._assume_10:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.N: The cover property "register_file.wrp_regfile_gpr._assume_10:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.N: The cover property "register_file.wrp_regfile_gpr._assert_13:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "register_file.wrp_regfile_gpr._assume_10:precondition1".
INFO (IPF047): 0.N: The cover property "register_file.wrp_regfile_gpr._assert_16:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "register_file.wrp_regfile_gpr._assume_10:precondition1".
INFO (IPF047): 0.N: The cover property "register_file.wrp_regfile_gpr._assert_19:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "register_file.wrp_regfile_gpr._assume_10:precondition1".
INFO (IPF047): 0.N: The cover property "register_file.wrp_regfile_gpr._assert_22:precondition1" was covered in 1 cycles in 0.01 s by the incidental trace "register_file.wrp_regfile_gpr._assume_10:precondition1".
0.B: Starting proof for property "register_file.wrp_regfile_gpr._assume_11:precondition1"	[0.00 s].
0.N: Starting proof for property "register_file.wrp_regfile_gpr._assume_11:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.N: The cover property "register_file.wrp_regfile_gpr._assume_11:precondition1" was covered in 1 cycles in 0.01 s.
0.B: Trace Attempt  1	[0.00 s]
0.B: Starting proof for property "register_file.wrp_regfile_gpr._assume_12:precondition1"	[0.00 s].
0.N: Starting proof for property "register_file.wrp_regfile_gpr._assume_12:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.N: The cover property "register_file.wrp_regfile_gpr._assume_12:precondition1" was covered in 1 cycles in 0.01 s.
0.B: Trace Attempt  1	[0.00 s]
0.B: Starting proof for property "register_file.wrp_regfile_gpr._assert_13"	[0.00 s].
0.Ht: Trace Attempt  1	[0.01 s]
0.N: Starting proof for property "register_file.wrp_regfile_gpr._assert_13"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.N: The property "register_file.wrp_regfile_gpr._assert_13" was proven in 0.00 s.
0.N: Starting proof for property "register_file.wrp_regfile_gpr._assert_14"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  1	[0.01 s]
0.B: Starting proof for property "register_file.wrp_regfile_gpr._assert_14"	[0.00 s].
0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.Hp: The property "register_file.wrp_regfile_gpr._assert_14" was proven in 0.03 s.
0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.Hp: The property "register_file.wrp_regfile_gpr._assert_15" was proven in 0.03 s.
0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.Hp: The property "register_file.wrp_regfile_gpr._assert_16" was proven in 0.03 s.
0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.Hp: The property "register_file.wrp_regfile_gpr._assert_17" was proven in 0.03 s.
0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.Hp: The property "register_file.wrp_regfile_gpr._assert_18" was proven in 0.03 s.
0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.Hp: The property "register_file.wrp_regfile_gpr._assert_19" was proven in 0.03 s.
0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.Hp: The property "register_file.wrp_regfile_gpr._assert_20" was proven in 0.03 s.
0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.Hp: The property "register_file.wrp_regfile_gpr._assert_21" was proven in 0.03 s.
0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.Hp: The property "register_file.wrp_regfile_gpr._assert_22" was proven in 0.03 s.
0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.Hp: The property "register_file.wrp_regfile_gpr._assert_23" was proven in 0.03 s.
0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.Hp: The property "register_file.wrp_regfile_gpr._assert_24" was proven in 0.03 s.
0.Hp: Trace Attempt  1	[0.03 s]
0.Ht: A trace with 1 cycles was found. [0.02 s]
INFO (IPF047): 0.Ht: The cover property "register_file.wrp_regfile_gpr._assert_14:precondition1" was covered in 1 cycles in 0.04 s.
0.Ht: A trace with 1 cycles was found. [0.02 s]
INFO (IPF047): 0.Ht: The cover property "register_file.wrp_regfile_gpr._assert_15:precondition1" was covered in 1 cycles in 0.05 s.
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF047): 0.Ht: The cover property "register_file.wrp_regfile_gpr._assert_17:precondition1" was covered in 1 cycles in 0.06 s.
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF047): 0.Ht: The cover property "register_file.wrp_regfile_gpr._assert_18:precondition1" was covered in 1 cycles in 0.06 s.
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF047): 0.Ht: The cover property "register_file.wrp_regfile_gpr._assert_20:precondition1" was covered in 1 cycles in 0.07 s.
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF047): 0.Ht: The cover property "register_file.wrp_regfile_gpr._assert_21:precondition1" was covered in 1 cycles in 0.07 s.
0.Ht: A trace with 1 cycles was found. [0.03 s]
INFO (IPF047): 0.Ht: The cover property "register_file.wrp_regfile_gpr._assert_23:precondition1" was covered in 1 cycles in 0.08 s.
0.Ht: A trace with 1 cycles was found. [0.04 s]
INFO (IPF047): 0.Ht: The cover property "register_file.wrp_regfile_gpr._assert_24:precondition1" was covered in 1 cycles in 0.08 s.
0.N: Trace Attempt  1	[0.00 s]
0.N: Cluster is entering permanent allocation mode.
0.N: Starting proof for property "register_file.wrp_regfile_gpr._assert_14:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Starting proof for property "register_file.wrp_regfile_gpr._assert_15"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Starting proof for property "register_file.wrp_regfile_gpr._assert_15:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Starting proof for property "register_file.wrp_regfile_gpr._assert_16"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Starting proof for property "register_file.wrp_regfile_gpr._assert_17"	[0.00 s].
0.B: Trace Attempt  1	[0.01 s]
0.B: Cluster is entering permanent allocation mode.
0.B: Starting proof for property "register_file.wrp_regfile_gpr._assert_21:precondition1"	[0.00 s].
0.B: Trace Attempt  1	[0.00 s]
0.B: All properties determined. [0.05 s]
Initiating shutdown of proof (@ 0.10 s)
0.Hp: Interrupted (multi)
0.Hp: All properties determined. [0.05 s]
0.Ht: Trace Attempt  2	[0.04 s]
0.Ht: Interrupted (multi)
0.Ht: All properties determined. [0.04 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Starting proof for property "register_file.wrp_regfile_gpr._assert_17:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Starting proof for property "register_file.wrp_regfile_gpr._assert_21:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: Starting proof for property "register_file.wrp_regfile_gpr._assert_23:precondition1"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: All properties determined. [0.05 s]
0.B: Exited with Success (@ 0.10 s)
0.Hp: Exited with Success (@ 0.10 s)
0.Ht: Exited with Success (@ 0.10 s)
ProofGrid usable level: 0
0.N: Exited with Success (@ 0.10 s)
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 27
	      assertions      : 12
	       - proven       : 12 (100%)
	       - marked_proven: 0 (0%)
	       - cex          : 0 (0%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 15
	       - unreachable  : 0 (0%)
	       - covered      : 15 (100%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
[<embedded>] % exit
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
