Project Information                   e:\vhdl designs\231designs\10up1\up1.rpt

MAX+plus II Compiler Report File
Version 10.1 06/12/2001
Compiled: 01/19/2002 12:43:12

Copyright (C) 1988-2001 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful


UP1


** DEVICE SUMMARY **

Chip/                     Input Output Bidir  Memory  Memory  			 LCs
POF       Device          Pins  Pins   Pins   Bits % Utilized  LCs  % Utilized

up1       EPF10K70RC240-4  18     25     0    0         0  %    288      7  %

User Pins:                 18     25     0  



Project Information                   e:\vhdl designs\231designs\10up1\up1.rpt

** STATE MACHINE ASSIGNMENTS **


state: MACHINE
        OF BITS (
           state~9,
           state~8,
           state~7,
           state~6,
           state~5,
           state~4,
           state~3,
           state~2,
           state~1
        )
        WITH STATES (
                          resetA = B"000000000", 
                           fetch = B"110000000", 
                          decode = B"101000000", 
                        exec_add = B"100100000", 
                       exec_load = B"100010000", 
                      exec_store = B"100001000", 
                     exec_store2 = B"100000100", 
                     exec_store3 = B"100000010", 
                       exec_jump = B"100000001"
);



Project Information                   e:\vhdl designs\231designs\10up1\up1.rpt

** FILE HIERARCHY **



|lpm_add_sub:394|
|lpm_add_sub:394|addcore:adder|
|lpm_add_sub:394|altshift:result_ext_latency_ffs|
|lpm_add_sub:394|altshift:carry_ext_latency_ffs|
|lpm_add_sub:394|altshift:oflow_ext_latency_ffs|
|lpm_compare:609|
|lpm_compare:609|comptree:comparator|
|lpm_compare:609|comptree:comparator|cmpchain:cmp_end|
|lpm_compare:609|comptree:comparator|cmpchain:cmp_end|comptree:comp|
|lpm_compare:609|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp3|
|lpm_compare:609|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp2|
|lpm_compare:609|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp1|
|lpm_compare:609|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp0|
|lpm_compare:609|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|
|lpm_compare:609|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp1|
|lpm_compare:609|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp0|
|lpm_compare:609|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|
|lpm_compare:609|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:gt_cmp_end|
|lpm_compare:609|altshift:aeb_ext_lat_ffs|
|lpm_compare:609|altshift:agb_ext_lat_ffs|
|lpm_compare:610|
|lpm_compare:610|comptree:comparator|
|lpm_compare:610|comptree:comparator|cmpchain:cmp_end|
|lpm_compare:610|comptree:comparator|cmpchain:cmp_end|comptree:comp|
|lpm_compare:610|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp3|
|lpm_compare:610|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp2|
|lpm_compare:610|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp1|
|lpm_compare:610|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp0|
|lpm_compare:610|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|
|lpm_compare:610|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp1|
|lpm_compare:610|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp0|
|lpm_compare:610|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|
|lpm_compare:610|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:gt_cmp_end|
|lpm_compare:610|altshift:aeb_ext_lat_ffs|
|lpm_compare:610|altshift:agb_ext_lat_ffs|
|lpm_add_sub:709|
|lpm_add_sub:709|addcore:adder|
|lpm_add_sub:709|altshift:result_ext_latency_ffs|
|lpm_add_sub:709|altshift:carry_ext_latency_ffs|
|lpm_add_sub:709|altshift:oflow_ext_latency_ffs|


Device-Specific Information:          e:\vhdl designs\231designs\10up1\up1.rpt
up1

***** Logic for device 'up1' compiled without errors.




Device: EPF10K70RC240-4

FLEX 10K Configuration Scheme: Passive Serial

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable Chip_Wide Reset                     = OFF
    Enable Chip-Wide Output Enable             = OFF
    Enable INIT_DONE Output                    = OFF
    JTAG User Code                             = 7f

                                                                                                                                         
                                                                            d           d                                                
                R R R R R R R R   R R R R R R R   R R R R R R R   R R R d d a R R d R   a R R R R R d   R R R d R R R   d R R R R R R R  
                E E E E E E E E   E E E E E E E   E E E E E E E   E E E a a t E E a E   t E E E E E a   E E E a E E E   a E E E E E E E  
                S S S S S S S S G S S S S S S S V S S S S S S S G S S S t t a S S t S V a S S S S S t G S S S t S S S V t S S S S S S S  
                E E E E E E E E N E E E E E E E C E E E E E E E N E E E a a _ E E a E C _ E E E E E a N E E E a E E E C a E E E E E E E  
                R R R R R R R R D R R R R R R R C R R R R R R R D R R R _ _ i R R _ R C i R R R R R _ D R R R _ R R R C _ R R R R R R R  
                V V V V V V V V I V V V V V V V I V V V V V V V I V V V i i n V V i V I n V V V V V i I V V V i V V V I i V V V V V V V  
                E E E E E E E E N E E E E E E E N E E E E E E E N E E E n n 1 E E n E N 1 E E E E E n N E E E n E E E N n E E E E E E E  
                D D D D D D D D T D D D D D D D T D D D D D D D T D D D 3 5 1 D D 8 D T 5 D D D D D 6 T D D D 0 D D D T 7 D D D D D D D  
              --------------------------------------------------------------------------------------------------------------------------_ 
             / 240 238 236 234 232 230 228 226 224 222 220 218 216 214 212 210 208 206 204 202 200 198 196 194 192 190 188 186 184 182   |_ 
            /    239 237 235 233 231 229 227 225 223 221 219 217 215 213 211 209 207 205 203 201 199 197 195 193 191 189 187 185 183 181    | 
      #TCK |  1                                                                                                                         180 | ^DATA0 
^CONF_DONE |  2                                                                                                                         179 | ^DCLK 
     ^nCEO |  3                                                                                                                         178 | ^nCE 
      #TDO |  4                                                                                                                         177 | #TDI 
    VCCINT |  5                                                                                                                         176 | GNDINT 
  RESERVED |  6                                                                                                                         175 | RESERVED 
  RESERVED |  7                                                                                                                         174 | RESERVED 
  RESERVED |  8                                                                                                                         173 | RESERVED 
  RESERVED |  9                                                                                                                         172 | RESERVED 
    GNDINT | 10                                                                                                                         171 | RESERVED 
  RESERVED | 11                                                                                                                         170 | VCCINT 
  RESERVED | 12                                                                                                                         169 | RESERVED 
  RESERVED | 13                                                                                                                         168 | RESERVED 
  RESERVED | 14                                                                                                                         167 | RESERVED 
  RESERVED | 15                                                                                                                         166 | RESERVED 
    VCCINT | 16                                                                                                                         165 | GNDINT 
  RESERVED | 17                                                                                                                         164 | addr1 
  RESERVED | 18                                                                                                                         163 | RESERVED 
  RESERVED | 19                                                                                                                         162 | RESERVED 
  RESERVED | 20                                                                                                                         161 | RESERVED 
  RESERVED | 21                                                                                                                         160 | VCCINT 
    GNDINT | 22                                                                                                                         159 | data_in12 
  RESERVED | 23                                                                                                                         158 | data_out12 
  RESERVED | 24                                                                                                                         157 | data_out14 
  RESERVED | 25                                                                                                                         156 | data_out11 
 data_out9 | 26                                                                                                                         155 | GNDINT 
    VCCINT | 27                                                                                                                         154 | data_out5 
 data_in10 | 28                                                                                                                         153 | data_out4 
  RESERVED | 29                                                                                                                         152 | data_out6 
 data_out7 | 30                                                                                                                         151 | data_out0 
 data_out3 | 31                                                     EPF10K70RC240-4                                                     150 | VCCINT 
    GNDINT | 32                                                                                                                         149 | data_out8 
data_out10 | 33                                                                                                                         148 | data_out1 
 data_out2 | 34                                                                                                                         147 | addr4 
  RESERVED | 35                                                                                                                         146 | addr3 
  RESERVED | 36                                                                                                                         145 | GNDINT 
    VCCINT | 37                                                                                                                         144 | RESERVED 
  RESERVED | 38                                                                                                                         143 | addr7 
  RESERVED | 39                                                                                                                         142 | addr6 
  RESERVED | 40                                                                                                                         141 | RESERVED 
        wr | 41                                                                                                                         140 | VCCINT 
    GNDINT | 42                                                                                                                         139 | addr0 
     addr5 | 43                                                                                                                         138 | addr2 
  RESERVED | 44                                                                                                                         137 | data_out13 
  RESERVED | 45                                                                                                                         136 | RESERVED 
  RESERVED | 46                                                                                                                         135 | GNDINT 
    VCCINT | 47                                                                                                                         134 | RESERVED 
  RESERVED | 48                                                                                                                         133 | RESERVED 
  RESERVED | 49                                                                                                                         132 | data_out15 
  RESERVED | 50                                                                                                                         131 | RESERVED 
  RESERVED | 51                                                                                                                         130 | VCCINT 
    GNDINT | 52                                                                                                                         129 | RESERVED 
  RESERVED | 53                                                                                                                         128 | RESERVED 
  RESERVED | 54                                                                                                                         127 | RESERVED 
  RESERVED | 55                                                                                                                         126 | RESERVED 
  RESERVED | 56                                                                                                                         125 | GNDINT 
    VCCINT | 57                                                                                                                         124 | ^MSEL0 
      #TMS | 58                                                                                                                         123 | ^MSEL1 
     #TRST | 59                                                                                                                         122 | VCCINT 
  ^nSTATUS | 60                                                                                                                         121 | ^nCONFIG 
           |      62  64  66  68  70  72  74  76  78  80  82  84  86  88  90  92  94  96  98 100 102 104 106 108 110 112 114 116 118 120  _| 
            \   61  63  65  67  69  71  73  75  77  79  81  83  85  87  89  91  93  95  97  99 101 103 105 107 109 111 113 115 117 119   | 
             \--------------------------------------------------------------------------------------------------------------------------- 
                R R R R R R R R G R R R R R R R V R R R R R R R G R R R V d c r G R R V R d R R R d R G R R R d R d R V R R R R R R d R  
                E E E E E E E E N E E E E E E E C E E E E E E E N E E E C a l e N E E C E a E E E a E N E E E a E a E C E E E E E E a E  
                S S S S S S S S D S S S S S S S C S S S S S S S D S S S C t o s D S S C S t S S S t S D S S S t S t S C S S S S S S t S  
                E E E E E E E E I E E E E E E E I E E E E E E E I E E E I a c e I E E I E a E E E a E I E E E a E a E I E E E E E E a E  
                R R R R R R R R N R R R R R R R N R R R R R R R N R R R N _ k t N R R N R _ R R R _ R N R R R _ R _ R N R R R R R R _ R  
                V V V V V V V V T V V V V V V V T V V V V V V V T V V V T i     T V V T V i V V V i V T V V V i V i V T V V V V V V i V  
                E E E E E E E E   E E E E E E E   E E E E E E E   E E E   n       E E   E n E E E n E   E E E n E n E   E E E E E E n E  
                D D D D D D D D   D D D D D D D   D D D D D D D   D D D   1       D D   D 2 D D D 1 D   D D D 1 D 9 D   D D D D D D 4 D  
                                                                          3                       4                                      
                                                                                                                                         


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GNDINT = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
GNDIO = Dedicated ground pin, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:          e:\vhdl designs\231designs\10up1\up1.rpt
up1

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External  
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect
C1       8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    1/2    0/2      17/26( 65%)   
C20      8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      13/26( 50%)   
D1       4/ 8( 50%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2       5/26( 19%)   
D2       8/ 8(100%)   2/ 8( 25%)   1/ 8( 12%)    1/2    0/2      13/26( 50%)   
D7       8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      13/26( 50%)   
D9       8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      13/26( 50%)   
D12      8/ 8(100%)   1/ 8( 12%)   3/ 8( 37%)    1/2    0/2       9/26( 34%)   
D17      4/ 8( 50%)   2/ 8( 25%)   1/ 8( 12%)    1/2    0/2       6/26( 23%)   
D22      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      13/26( 50%)   
E2       8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      14/26( 53%)   
E3       8/ 8(100%)   4/ 8( 50%)   6/ 8( 75%)    1/2    1/2       5/26( 19%)   
E6       8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      13/26( 50%)   
E9       8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      13/26( 50%)   
E11      8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    1/2    0/2      11/26( 42%)   
E15      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      13/26( 50%)   
E17      8/ 8(100%)   0/ 8(  0%)   4/ 8( 50%)    1/2    0/2       7/26( 26%)   
E22      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    1/2    0/2       9/26( 34%)   
E23      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      14/26( 53%)   
E25      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      14/26( 53%)   
F7       8/ 8(100%)   1/ 8( 12%)   3/ 8( 37%)    1/2    0/2      10/26( 38%)   
F10      8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      15/26( 57%)   
F21      8/ 8(100%)   0/ 8(  0%)   4/ 8( 50%)    1/2    0/2      11/26( 42%)   
F22      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    1/2    0/2      14/26( 53%)   
F25      1/ 8( 12%)   1/ 8( 12%)   0/ 8(  0%)    1/2    1/2       1/26(  3%)   
G2       8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      12/26( 46%)   
G8       8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    1/2    0/2      14/26( 53%)   
G9       8/ 8(100%)   2/ 8( 25%)   5/ 8( 62%)    1/2    1/2       7/26( 26%)   
G10      8/ 8(100%)   0/ 8(  0%)   4/ 8( 50%)    1/2    0/2      10/26( 38%)   
G12      8/ 8(100%)   5/ 8( 62%)   5/ 8( 62%)    1/2    1/2       6/26( 23%)   
G13      8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    1/2    0/2      12/26( 46%)   
G16      8/ 8(100%)   4/ 8( 50%)   4/ 8( 50%)    1/2    1/2       9/26( 34%)   
G19      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      15/26( 57%)   
G21      8/ 8(100%)   1/ 8( 12%)   4/ 8( 50%)    1/2    0/2      14/26( 53%)   
G25      7/ 8( 87%)   1/ 8( 12%)   4/ 8( 50%)    1/2    0/2      10/26( 38%)   
G26      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      15/26( 57%)   
H2       8/ 8(100%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2      12/26( 46%)   
H10      8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      13/26( 50%)   
H13      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      13/26( 50%)   


Embedded             Column       Row                                   
Array     Embedded   Interconnect Interconnect         Read/      External  
Block     Cells      Driven       Driven       Clocks  Write    Interconnect


Total dedicated input pins used:                 6/6      (100%)
Total I/O pins used:                            37/183    ( 20%)
Total logic cells used:                        288/3744   (  7%)
Total embedded cells used:                       0/72     (  0%)
Total EABs used:                                 0/9      (  0%)
Average fan-in:                                 3.32/4    ( 83%)
Total fan-in:                                 958/14976   (  6%)

Total input pins required:                      18
Total input I/O cell registers required:         0
Total output pins required:                     25
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:               0
Total reserved pins required                     0
Total logic cells required:                    288
Total flipflops required:                       74
Total packed registers required:                 0
Total logic cells in carry chains:               0
Total number of carry chains:                    0
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0
Total single-pin Clock Enables required:         0
Total single-pin Output Enables required:        0
Logic cells inserted for fitting:                9

Synthesized logic cells:                       155/3744   (  4%)

Logic Cell and Embedded Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  EA  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  Total(LC/EC)
 A:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 B:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 C:      8   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   8   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0     16/0  
 D:      4   8   0   0   0   0   8   0   8   0   0   8   0   0   0   0   4   0   0   0   0   8   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0     48/0  
 E:      0   8   8   0   0   8   0   0   8   0   8   0   0   0   8   0   8   0   0   0   0   8   8   0   8   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0     80/0  
 F:      0   0   0   0   0   0   8   0   0   8   0   0   0   0   0   0   0   0   0   0   8   8   0   0   1   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0     33/0  
 G:      0   8   0   0   0   0   0   8   8   8   0   8   8   0   0   8   0   0   8   0   8   0   0   0   7   8   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0     87/0  
 H:      0   8   0   0   0   0   0   0   0   8   0   0   8   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0     24/0  
 I:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  

Total:  12  32   8   0   0   8  16   8  24  24   8  16  16   0   8   8  12   0   8   8  16  24   8   0  16   8   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0    288/0  



Device-Specific Information:          e:\vhdl designs\231designs\10up1\up1.rpt
up1

** INPUTS **

                                                    Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  91      -     -    -    --      INPUT  G             0    0    0    0  clock
 193      -     -    -    14      INPUT                0    0    0    5  data_in0
 108      -     -    -    12      INPUT                0    0    0    4  data_in1
  98      -     -    -    21      INPUT                0    0    0    4  data_in2
 212      -     -    -    --      INPUT                0    0    0    4  data_in3
 119      -     -    -    02      INPUT                0    0    0    4  data_in4
 211      -     -    -    --      INPUT                0    0    0    4  data_in5
 198      -     -    -    18      INPUT                0    0    0    4  data_in6
 188      -     -    -    10      INPUT                0    0    0    4  data_in7
 207      -     -    -    25      INPUT                0    0    0    4  data_in8
 110      -     -    -    10      INPUT                0    0    0    4  data_in9
  28      -     -    D    --      INPUT                0    0    0    4  data_in10
 210      -     -    -    --      INPUT                0    0    0    4  data_in11
 159      -     -    D    --      INPUT                0    0    0    4  data_in12
  90      -     -    -    --      INPUT                0    0    0    4  data_in13
 102      -     -    -    17      INPUT                0    0    0    4  data_in14
 204      -     -    -    24      INPUT                0    0    0    3  data_in15
  92      -     -    -    --      INPUT  G             0    0    0    2  reset


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:          e:\vhdl designs\231designs\10up1\up1.rpt
up1

** OUTPUTS **

       Fed By Fed By                                Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
 139      -     -    G    --     OUTPUT                0    1    0    0  addr0
 164      -     -    C    --     OUTPUT                0    1    0    0  addr1
 138      -     -    G    --     OUTPUT                0    1    0    0  addr2
 146      -     -    F    --     OUTPUT                0    1    0    0  addr3
 147      -     -    F    --     OUTPUT                0    1    0    0  addr4
  43      -     -    G    --     OUTPUT                0    1    0    0  addr5
 142      -     -    G    --     OUTPUT                0    1    0    0  addr6
 143      -     -    G    --     OUTPUT                0    1    0    0  addr7
 151      -     -    E    --     OUTPUT                0    1    0    0  data_out0
 148      -     -    F    --     OUTPUT                0    1    0    0  data_out1
  34      -     -    E    --     OUTPUT                0    1    0    0  data_out2
  31      -     -    E    --     OUTPUT                0    1    0    0  data_out3
 153      -     -    E    --     OUTPUT                0    1    0    0  data_out4
 154      -     -    E    --     OUTPUT                0    1    0    0  data_out5
 152      -     -    E    --     OUTPUT                0    1    0    0  data_out6
  30      -     -    E    --     OUTPUT                0    1    0    0  data_out7
 149      -     -    E    --     OUTPUT                0    1    0    0  data_out8
  26      -     -    D    --     OUTPUT                0    1    0    0  data_out9
  33      -     -    E    --     OUTPUT                0    1    0    0  data_out10
 156      -     -    D    --     OUTPUT                0    1    0    0  data_out11
 158      -     -    D    --     OUTPUT                0    1    0    0  data_out12
 137      -     -    H    --     OUTPUT                0    1    0    0  data_out13
 157      -     -    D    --     OUTPUT                0    1    0    0  data_out14
 132      -     -    H    --     OUTPUT                0    1    0    0  data_out15
  41      -     -    F    --     OUTPUT                0    1    0    0  wr


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable


Device-Specific Information:          e:\vhdl designs\231designs\10up1\up1.rpt
up1

** BURIED LOGIC **

                                                    Fan-In    Fan-Out
 IOC     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   -      1     -    C    20       AND2                0    2    0    4  |LPM_ADD_SUB:394|addcore:adder|:121
   -      6     -    F    22       AND2                0    2    0    1  |LPM_ADD_SUB:394|addcore:adder|:125
   -      6     -    F    10       AND2                0    3    0    1  |LPM_ADD_SUB:394|addcore:adder|:129
   -      2     -    G    21       AND2                0    4    0    3  |LPM_ADD_SUB:394|addcore:adder|:133
   -      1     -    G    08       AND2                0    2    0    1  |LPM_ADD_SUB:394|addcore:adder|:137
   -      1     -    G    21        OR2                0    4    0    1  |LPM_ADD_SUB:394|addcore:adder|:155
   -      2     -    E    22        OR2                2    2    0    2  |LPM_ADD_SUB:709|addcore:adder|pcarry1
   -      1     -    E    11        OR2                1    2    0    2  |LPM_ADD_SUB:709|addcore:adder|pcarry2
   -      1     -    E    09        OR2                1    2    0    2  |LPM_ADD_SUB:709|addcore:adder|pcarry3
   -      2     -    E    09        OR2                1    2    0    2  |LPM_ADD_SUB:709|addcore:adder|pcarry4
   -      1     -    E    15        OR2                1    2    0    2  |LPM_ADD_SUB:709|addcore:adder|pcarry5
   -      8     -    E    15        OR2                1    2    0    2  |LPM_ADD_SUB:709|addcore:adder|pcarry6
   -      3     -    E    06        OR2                1    2    0    2  |LPM_ADD_SUB:709|addcore:adder|pcarry7
   -      1     -    E    06        OR2                1    2    0    2  |LPM_ADD_SUB:709|addcore:adder|pcarry8
   -      1     -    D    09        OR2                1    2    0    2  |LPM_ADD_SUB:709|addcore:adder|pcarry9
   -      2     -    D    09        OR2                1    2    0    2  |LPM_ADD_SUB:709|addcore:adder|pcarry10
   -      2     -    D    02        OR2                1    2    0    2  |LPM_ADD_SUB:709|addcore:adder|pcarry11
   -      4     -    D    02        OR2                1    2    0    2  |LPM_ADD_SUB:709|addcore:adder|pcarry12
   -      3     -    H    10        OR2                1    2    0    2  |LPM_ADD_SUB:709|addcore:adder|pcarry13
   -      2     -    H    10        OR2                1    2    0    1  |LPM_ADD_SUB:709|addcore:adder|pcarry14
   -      4     -    E    22        OR2    s           2    1    0    1  |LPM_ADD_SUB:709|addcore:adder|~178~1
   -      3     -    E    11        OR2                1    2    0    1  |LPM_ADD_SUB:709|addcore:adder|:179
   -      1     -    E    25        OR2                1    2    0    1  |LPM_ADD_SUB:709|addcore:adder|:180
   -      3     -    E    09        OR2                1    2    0    1  |LPM_ADD_SUB:709|addcore:adder|:181
   -      3     -    E    02        OR2                1    2    0    1  |LPM_ADD_SUB:709|addcore:adder|:182
   -      2     -    E    15        OR2                1    2    0    1  |LPM_ADD_SUB:709|addcore:adder|:183
   -      2     -    E    23        OR2                1    2    0    1  |LPM_ADD_SUB:709|addcore:adder|:184
   -      4     -    E    06        OR2                1    2    0    1  |LPM_ADD_SUB:709|addcore:adder|:185
   -      2     -    D    07        OR2                1    2    0    1  |LPM_ADD_SUB:709|addcore:adder|:186
   -      3     -    D    09        OR2                1    2    0    1  |LPM_ADD_SUB:709|addcore:adder|:187
   -      2     -    D    22        OR2                1    2    0    1  |LPM_ADD_SUB:709|addcore:adder|:188
   -      3     -    D    02        OR2                1    2    0    1  |LPM_ADD_SUB:709|addcore:adder|:189
   -      3     -    H    13        OR2                1    2    0    1  |LPM_ADD_SUB:709|addcore:adder|:190
   -      4     -    H    10        OR2                1    2    0    1  |LPM_ADD_SUB:709|addcore:adder|:191
   -      1     -    H    02        OR2                1    2    0    1  |LPM_ADD_SUB:709|addcore:adder|:192
   -      2     -    D    12       AND2    s           0    3    0    1  |LPM_COMPARE:609|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:gt_cmp_end|~39~1
   -      1     -    D    17       AND2                0    4    0    5  |LPM_COMPARE:609|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:gt_cmp_end|:39
   -      8     -    E    03       SOFT    s   !r      1    0    0   33  reset~1~fit~out1
   -      4     -    D    17       SOFT    s   !       1    0    0   32  reset~1
   -      6     -    G    16       DFFE   +            0    4    0    1  state~1
   -      1     -    F    25       DFFE   +            0    1    0   17  state~2
   -      6     -    E    03       DFFE   +            0    1    0   39  state~3
   -      2     -    E    03       SOFT    s    r      0    1    0   27  state~4~fit~out1
   -      1     -    E    03       SOFT    s    r      0    1    0   26  state~4~fit~out2
   -      4     -    G    16       DFFE   +            0    4    0    2  state~4
   -      3     -    G    16       DFFE   +            0    4    0   17  state~5
   -      8     -    G    16       DFFE   +            0    4    0   39  state~6
   -      4     -    G    12       SOFT    s    r      0    1    0   26  state~7~fit~out1
   -      3     -    G    12       SOFT    s    r      0    1    0   25  state~7~fit~out2
   -      6     -    G    12       DFFE   +            0    1    0    2  state~7
   -      1     -    G    12       SOFT    s    r      0    1    0   24  state~8~fit~out1
   -      2     -    G    12       SOFT    s    r      0    1    0   23  state~8~fit~out2
   -      5     -    G    16       DFFE   +            0    4    0    2  state~8
   -      1     -    G    09       SOFT    s    r      0    1    0   24  state~9~fit~out1
   -      3     -    G    09       SOFT    s    r      0    1    0   23  state~9~fit~out2
   -      6     -    F    07       AND2    s           0    4    0   16  state~9~2
   -      8     -    G    09       DFFE   +            0    0    0    2  state~9
   -      5     -    H    02       DFFE   +            0    2    1    1  :3
   -      6     -    D    01       DFFE   +            0    2    1    1  :5
   -      1     -    H    13       DFFE   +            0    2    1    1  :7
   -      4     -    D    01       DFFE   +            0    2    1    1  :9
   -      8     -    D    22       DFFE   +            0    2    1    1  :11
   -      3     -    E    03       DFFE   +            0    2    1    1  :13
   -      3     -    D    07       DFFE   +            0    2    1    1  :15
   -      8     -    E    17       DFFE   +            0    2    1    1  :17
   -      1     -    E    23       DFFE   +            0    2    1    1  :19
   -      4     -    E    03       DFFE   +            0    2    1    1  :21
   -      1     -    E    02       DFFE   +            0    2    1    1  :23
   -      3     -    E    17       DFFE   +            0    2    1    1  :25
   -      2     -    E    25       DFFE   +            0    2    1    1  :27
   -      5     -    E    17       DFFE   +            0    2    1    1  :29
   -      2     -    F    07       DFFE   +            0    2    1    1  :31
   -      6     -    E    17       DFFE   +            0    2    1    1  :33
   -      8     -    F    07       DFFE   +            0    4    1    1  :59
   -      8     -    G    25       DFFE   +            0    3    0    5  PC7 (:61)
   -      2     -    G    19       DFFE   +            0    3    0    6  PC6 (:62)
   -      3     -    G    21       DFFE   +            0    3    0    7  PC5 (:63)
   -      4     -    F    10       DFFE   +            0    3    0    6  PC4 (:64)
   -      2     -    F    22       DFFE   +            0    3    0    7  PC3 (:65)
   -      4     -    G    21       DFFE   +            0    3    0    8  PC2 (:66)
   -      7     -    C    20       DFFE   +            0    3    0    6  PC1 (:67)
   -      1     -    G    02       DFFE   +            0    3    0    7  PC0 (:68)
   -      1     -    G    13       DFFE   +            0    3    1    2  MAR7 (:69)
   -      2     -    G    16       DFFE   +            0    3    1    2  MAR6 (:70)
   -      2     -    G    08       DFFE   +            0    3    1    2  MAR5 (:71)
   -      3     -    F    07       DFFE   +            0    3    1    2  MAR4 (:72)
   -      5     -    F    21       DFFE   +            0    3    1    2  MAR3 (:73)
   -      8     -    G    26       DFFE   +            0    3    1    2  MAR2 (:74)
   -      1     -    C    01       DFFE   +            0    3    1    2  MAR1 (:75)
   -      6     -    G    25       DFFE   +            0    3    1    2  MAR0 (:76)
   -      7     -    H    02       DFFE   +            0    3    0    5  AC15 (:77)
   -      1     -    H    10       DFFE   +            0    3    0    6  AC14 (:78)
   -      2     -    H    13       DFFE   +            0    3    0    6  AC13 (:79)
   -      1     -    D    02       DFFE   +            0    3    0    6  AC12 (:80)
   -      1     -    D    22       DFFE   +            0    3    0    6  AC11 (:81)
   -      4     -    D    09       DFFE   +            0    3    0    6  AC10 (:82)
   -      1     -    D    07       DFFE   +            0    3    0    6  AC9 (:83)
   -      2     -    E    06       DFFE   +            0    3    0    6  AC8 (:84)
   -      5     -    E    23       DFFE   +            0    3    0    6  AC7 (:85)
   -      4     -    E    15       DFFE   +            0    3    0    6  AC6 (:86)
   -      2     -    E    02       DFFE   +            0    3    0    6  AC5 (:87)
   -      8     -    E    09       DFFE   +            0    3    0    6  AC4 (:88)
   -      8     -    E    25       DFFE   +            0    3    0    6  AC3 (:89)
   -      5     -    E    11       DFFE   +            0    3    0    6  AC2 (:90)
   -      1     -    D    12       DFFE   +            0    3    0    6  AC1 (:91)
   -      1     -    E    22       DFFE   +            0    3    0    6  AC0 (:92)
   -      3     -    D    12       DFFE   +            1    2    0    1  IR15 (:93)
   -      4     -    D    12       DFFE   +            1    2    0    1  IR14 (:94)
   -      5     -    D    12       DFFE   +            1    2    0    1  IR13 (:95)
   -      3     -    D    17       DFFE   +            1    2    0    1  IR12 (:96)
   -      2     -    D    17       DFFE   +            1    2    0    1  IR11 (:97)
   -      6     -    D    12       DFFE   +            1    2    0    1  IR10 (:98)
   -      5     -    G    10       DFFE   +            0    3    0    5  IR9 (:99)
   -      8     -    G    10       DFFE   +            0    3    0    5  IR8 (:100)
   -      4     -    G    09       DFFE   +            0    3    0    2  IR7 (:101)
   -      5     -    G    09       DFFE   +            0    3    0    2  IR6 (:102)
   -      8     -    G    12       DFFE   +            0    3    0    2  IR5 (:103)
   -      4     -    F    21       DFFE   +            0    3    0    2  IR4 (:104)
   -      6     -    F    21       DFFE   +            0    3    0    2  IR3 (:105)
   -      4     -    G    26       DFFE   +            0    3    0    2  IR2 (:106)
   -      2     -    C    01       DFFE   +            0    3    0    2  IR1 (:107)
   -      7     -    G    12       AND2    s           0    2    0    1  IR0~1 (~108~1)
   -      5     -    G    25       DFFE   +            0    3    0    2  IR0 (:108)
   -      8     -    H    02        OR2    s           0    4    0    1  ~1122~1
   -      2     -    D    01        OR2    s           0    4    0    1  ~1149~1
   -      8     -    H    13        OR2    s           0    4    0    1  ~1176~1
   -      1     -    D    01        OR2    s           0    4    0    1  ~1203~1
   -      7     -    D    22        OR2    s           0    4    0    1  ~1230~1
   -      7     -    E    03        OR2    s           0    4    0    1  ~1257~1
   -      8     -    D    07        OR2    s           0    4    0    1  ~1284~1
   -      7     -    E    17        OR2    s           0    4    0    1  ~1311~1
   -      8     -    E    23        OR2    s           0    4    0    1  ~1338~1
   -      5     -    E    03        OR2    s           0    4    0    1  ~1365~1
   -      8     -    E    02        OR2    s           0    4    0    1  ~1392~1
   -      4     -    E    17        OR2    s           0    4    0    1  ~1419~1
   -      7     -    E    25        OR2    s           0    4    0    1  ~1446~1
   -      2     -    E    17        OR2    s           0    4    0    1  ~1473~1
   -      7     -    F    07        OR2    s           0    4    0    1  ~1500~1
   -      1     -    E    17        OR2    s           0    4    0    1  ~1527~1
   -      8     -    D    12       AND2    s   !       0    2    0    6  ~1662~1
   -      6     -    G    10       AND2                0    2    0    1  :1711
   -      7     -    G    10        OR2    s           1    3    0    1  ~1716~1
   -      2     -    G    10       AND2                0    2    0    1  :1738
   -      3     -    G    10        OR2    s           1    3    0    1  ~1743~1
   -      3     -    G    13       AND2                0    2    0    2  :1765
   -      7     -    G    09        OR2    s           1    3    0    1  ~1770~1
   -      2     -    G    09       AND2                0    2    0    2  :1792
   -      6     -    G    09        OR2    s           1    3    0    1  ~1797~1
   -      4     -    G    10       AND2                0    2    0    2  :1819
   -      5     -    G    12        OR2    s           1    3    0    1  ~1824~1
   -      1     -    F    21       AND2                0    2    0    2  :1846
   -      7     -    F    21        OR2    s           1    3    0    1  ~1851~1
   -      2     -    F    21       AND2                0    2    0    2  :1873
   -      3     -    F    21        OR2    s           1    3    0    1  ~1878~1
   -      2     -    G    26       AND2                0    2    0    2  :1900
   -      3     -    G    26        OR2    s           1    3    0    1  ~1905~1
   -      3     -    C    01       AND2                0    2    0    2  :1927
   -      5     -    C    01        OR2    s           1    3    0    1  ~1932~1
   -      1     -    G    25       AND2                0    2    0    2  :1954
   -      2     -    G    25        OR2    s           0    3    0   10  ~1959~1
   -      3     -    G    25        OR2    s           1    3    0    1  ~1959~2
   -      4     -    G    13        OR2    s           0    3    0    2  ~1973~1
   -      5     -    G    13        OR2    s           0    4    0    1  ~1974~1
   -      2     -    G    13        OR2    s           0    4    0    1  ~1980~1
   -      1     -    G    10        OR2    s           0    3    0    1  ~1983~1
   -      3     -    G    19        OR2    s           0    3    0    2  ~2000~1
   -      4     -    G    19        OR2    s           0    4    0    1  ~2001~1
   -      5     -    G    19        OR2    s           0    4    0    1  ~2007~1
   -      6     -    G    19        OR2    s           0    4    0    1  ~2010~1
   -      4     -    G    08        OR2    s           0    3    0    2  ~2027~1
   -      5     -    G    08        OR2    s           0    4    0    1  ~2028~1
   -      3     -    G    08        OR2    s           0    4    0    1  ~2034~1
   -      8     -    G    21        OR2    s           0    4    0    1  ~2037~1
   -      2     -    F    10        OR2                0    4    0    2  :2054
   -      3     -    F    10        OR2    s           0    4    0    1  ~2055~1
   -      5     -    F    10        OR2    s           0    4    0    1  ~2061~1
   -      7     -    F    10        OR2    s           0    4    0    1  ~2064~1
   -      3     -    F    22        OR2                0    4    0    2  :2081
   -      4     -    F    22        OR2    s           0    4    0    1  ~2082~1
   -      5     -    F    22        OR2    s           0    4    0    1  ~2088~1
   -      7     -    F    22        OR2    s           0    4    0    1  ~2091~1
   -      1     -    G    26        OR2                0    4    0    2  :2108
   -      5     -    G    21        OR2    s           0    4    0    1  ~2109~1
   -      6     -    G    21        OR2    s           0    4    0    1  ~2115~1
   -      7     -    G    21        OR2    s           0    4    0    1  ~2118~1
   -      3     -    C    20        OR2                0    4    0    2  :2135
   -      4     -    C    20        OR2    s           0    4    0    1  ~2136~1
   -      5     -    C    20        OR2    s           0    4    0    1  ~2142~1
   -      6     -    C    20        OR2    s           0    4    0    1  ~2145~1
   -      1     -    G    16       AND2    s   !       0    2    0    9  ~2162~1
   -      3     -    G    02        OR2                0    4    0    2  :2162
   -      4     -    G    02        OR2    s           0    4    0    1  ~2177~1
   -      5     -    G    02        OR2    s           0    3    0    1  ~2177~2
   -      6     -    G    02        OR2    s           0    4    0    1  ~2177~3
   -      7     -    G    02        OR2    s           0    3    0    1  ~2177~4
   -      6     -    G    13        OR2    s           0    4    0    1  ~2190~1
   -      7     -    G    13        OR2                0    4    0    1  :2198
   -      8     -    G    13        OR2    s           0    4    0    1  ~2199~1
   -      7     -    G    19        OR2    s           0    4    0    1  ~2217~1
   -      8     -    G    19        OR2                0    4    0    1  :2225
   -      1     -    G    19        OR2    s           0    4    0    1  ~2226~1
   -      6     -    G    08        OR2    s           0    4    0    1  ~2244~1
   -      7     -    G    08        OR2                0    4    0    1  :2252
   -      8     -    G    08        OR2    s           0    4    0    1  ~2253~1
   -      8     -    F    10        OR2    s           0    4    0    1  ~2271~1
   -      1     -    F    10        OR2                0    4    0    1  :2279
   -      5     -    F    07        OR2    s           0    4    0    1  ~2280~1
   -      8     -    F    22        OR2    s           0    4    0    1  ~2298~1
   -      1     -    F    22        OR2                0    4    0    1  :2306
   -      8     -    F    21        OR2    s           0    4    0    1  ~2307~1
   -      5     -    G    26        OR2    s           0    4    0    1  ~2325~1
   -      6     -    G    26        OR2                0    4    0    1  :2333
   -      7     -    G    26        OR2    s           0    4    0    1  ~2334~1
   -      8     -    C    20        OR2    s           0    4    0    1  ~2352~1
   -      2     -    C    20        OR2                0    4    0    1  :2360
   -      8     -    C    01        OR2    s           0    4    0    1  ~2361~1
   -      8     -    G    02        OR2    s           0    4    0    1  ~2379~1
   -      2     -    G    02        OR2                0    4    0    1  :2387
   -      4     -    G    25        OR2    s           0    4    0    1  ~2388~1
   -      2     -    H    02        OR2    s           1    3    0    1  ~2400~1
   -      3     -    H    02        OR2    s           0    4    0    1  ~2406~1
   -      4     -    H    02        OR2    s           0    3    0    1  ~2409~1
   -      6     -    H    02        OR2    s           0    4    0    1  ~2415~1
   -      5     -    H    10        OR2    s           1    3    0    1  ~2427~1
   -      6     -    H    10        OR2    s           0    4    0    1  ~2433~1
   -      7     -    H    10        OR2    s           0    3    0    1  ~2436~1
   -      8     -    H    10        OR2    s           0    4    0    1  ~2442~1
   -      4     -    H    13        OR2    s           1    3    0    1  ~2454~1
   -      5     -    H    13        OR2    s           0    4    0    1  ~2460~1
   -      6     -    H    13        OR2    s           0    3    0    1  ~2463~1
   -      7     -    H    13        OR2    s           0    4    0    1  ~2469~1
   -      5     -    D    02        OR2    s           1    3    0    1  ~2481~1
   -      6     -    D    02        OR2    s           0    4    0    1  ~2487~1
   -      7     -    D    02        OR2    s           0    3    0    1  ~2490~1
   -      8     -    D    02        OR2    s           0    4    0    1  ~2496~1
   -      3     -    D    22        OR2    s           1    3    0    1  ~2508~1
   -      4     -    D    22        OR2    s           0    4    0    1  ~2514~1
   -      5     -    D    22        OR2    s           0    3    0    1  ~2517~1
   -      6     -    D    22        OR2    s           0    4    0    1  ~2523~1
   -      5     -    D    09        OR2    s           1    3    0    1  ~2535~1
   -      6     -    D    09        OR2    s           0    4    0    1  ~2541~1
   -      7     -    D    09        OR2    s           0    3    0    1  ~2544~1
   -      8     -    D    09        OR2    s           0    4    0    1  ~2550~1
   -      4     -    D    07        OR2    s           1    3    0    1  ~2562~1
   -      5     -    D    07        OR2    s           0    4    0    1  ~2568~1
   -      6     -    D    07        OR2    s           0    3    0    1  ~2571~1
   -      7     -    D    07        OR2    s           0    4    0    1  ~2577~1
   -      5     -    E    06        OR2    s           1    3    0    1  ~2589~1
   -      6     -    E    06        OR2    s           0    4    0    1  ~2595~1
   -      7     -    E    06        OR2    s           0    3    0    1  ~2598~1
   -      8     -    E    06        OR2    s           0    4    0    1  ~2604~1
   -      3     -    E    23        OR2    s           1    3    0    1  ~2616~1
   -      4     -    E    23        OR2    s           0    4    0    1  ~2622~1
   -      6     -    E    23        OR2    s           0    3    0    1  ~2625~1
   -      7     -    E    23        OR2    s           0    4    0    1  ~2631~1
   -      3     -    E    15        OR2    s           1    3    0    1  ~2643~1
   -      5     -    E    15        OR2    s           0    4    0    1  ~2649~1
   -      6     -    E    15        OR2    s           0    3    0    1  ~2652~1
   -      7     -    E    15        OR2    s           0    4    0    1  ~2658~1
   -      4     -    E    02        OR2    s           1    3    0    1  ~2670~1
   -      5     -    E    02        OR2    s           0    4    0    1  ~2676~1
   -      6     -    E    02        OR2    s           0    3    0    1  ~2679~1
   -      7     -    E    02        OR2    s           0    4    0    1  ~2685~1
   -      4     -    E    09        OR2    s           1    3    0    1  ~2697~1
   -      5     -    E    09        OR2    s           0    4    0    1  ~2703~1
   -      6     -    E    09        OR2    s           0    3    0    1  ~2706~1
   -      7     -    E    09        OR2    s           0    4    0    1  ~2712~1
   -      3     -    E    25        OR2    s           1    3    0    1  ~2724~1
   -      4     -    E    25        OR2    s           0    4    0    1  ~2730~1
   -      5     -    E    25        OR2    s           0    3    0    1  ~2733~1
   -      6     -    E    25        OR2    s           0    4    0    1  ~2739~1
   -      4     -    E    11        OR2    s           1    3    0    1  ~2751~1
   -      6     -    E    11        OR2    s           0    4    0    1  ~2757~1
   -      7     -    E    11        OR2    s           0    3    0    1  ~2760~1
   -      8     -    E    11        OR2    s           0    4    0    1  ~2766~1
   -      6     -    C    01        OR2    s           1    3    0    1  ~2778~1
   -      7     -    C    01        OR2    s           0    4    0    1  ~2784~1
   -      4     -    C    01        OR2    s           0    4    0    1  ~2787~1
   -      7     -    D    12        OR2    s           0    4    0    1  ~2793~1
   -      6     -    E    22       AND2                0    2    0    1  :2812
   -      2     -    E    11       AND2    s   !       0    3    0    2  ~2825~1
   -      3     -    E    22        OR2    s           1    3    0    1  ~2825~2
   -      5     -    E    22        OR2    s           0    4    0    1  ~2825~3
   -      7     -    E    22        OR2    s           1    3    0    1  ~2825~4
   -      8     -    E    22        OR2    s           0    4    0    1  ~2825~5
   -      1     -    F    07        OR2    s           0    4    0    1  ~2852~1
   -      4     -    F    07        OR2    s           0    4    0    1  ~2852~2
   -      7     -    G    16        OR2    s           0    3    0    1  ~2870~1


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
p = Packed register


Device-Specific Information:          e:\vhdl designs\231designs\10up1\up1.rpt
up1

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

          Global         Left Half-      Right Half-
         FastTrack       FastTrack       FastTrack 
Row     Interconnect    Interconnect    Interconnect    Input Pins     Output Pins     Bidir Pins
A:       0/208(  0%)     0/104(  0%)     0/104(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
B:       0/208(  0%)     0/104(  0%)     0/104(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
C:       4/208(  1%)    19/104( 18%)     0/104(  0%)    0/16(  0%)      1/16(  6%)     0/16(  0%)
D:       6/208(  2%)    29/104( 27%)     0/104(  0%)    2/16( 12%)      4/16( 25%)     0/16(  0%)
E:      13/208(  6%)    36/104( 34%)     0/104(  0%)    0/16(  0%)      9/16( 56%)     0/16(  0%)
F:       4/208(  1%)    24/104( 23%)     0/104(  0%)    0/16(  0%)      4/16( 25%)     0/16(  0%)
G:       7/208(  3%)    46/104( 44%)     0/104(  0%)    0/16(  0%)      5/16( 31%)     0/16(  0%)
H:       0/208(  0%)    19/104( 18%)     0/104(  0%)    0/16(  0%)      2/16( 12%)     0/16(  0%)
I:       0/208(  0%)     0/104(  0%)     0/104(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
02:      3/24( 12%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
03:      4/24( 16%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
04:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
05:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
06:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
07:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
08:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
09:      3/24( 12%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
10:      4/24( 16%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
11:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
12:      6/24( 25%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
13:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
14:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
15:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
16:      4/24( 16%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
17:      3/24( 12%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
18:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
19:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
20:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
21:      2/24(  8%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
22:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
23:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
24:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
25:      3/24( 12%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
26:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
27:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
28:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
29:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
30:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
31:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
32:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
33:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
34:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
35:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
36:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
37:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
38:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
39:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
40:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
41:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
42:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
43:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
44:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
45:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
46:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
47:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
48:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
49:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
50:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
51:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
52:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
EA:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)


Device-Specific Information:          e:\vhdl designs\231designs\10up1\up1.rpt
up1

** CLOCK SIGNALS **

Type     Fan-out       Name
INPUT       74         clock


Device-Specific Information:          e:\vhdl designs\231designs\10up1\up1.rpt
up1

** CLEAR SIGNALS **

Type     Fan-out       Name
INPUT       11         reset


Device-Specific Information:          e:\vhdl designs\231designs\10up1\up1.rpt
up1

** EQUATIONS **

clock    : INPUT;
data_in0 : INPUT;
data_in1 : INPUT;
data_in2 : INPUT;
data_in3 : INPUT;
data_in4 : INPUT;
data_in5 : INPUT;
data_in6 : INPUT;
data_in7 : INPUT;
data_in8 : INPUT;
data_in9 : INPUT;
data_in10 : INPUT;
data_in11 : INPUT;
data_in12 : INPUT;
data_in13 : INPUT;
data_in14 : INPUT;
data_in15 : INPUT;
reset    : INPUT;

-- Node name is ':92' = 'AC0' 
-- Equation name is 'AC0', location is LC1_E22, type is buried.
AC0      = DFFE( _EQ001, GLOBAL( clock),  VCC,  VCC, !_LC4_D17);
  _EQ001 =  _LC3_G9 &  _LC8_E22;

-- Node name is ':91' = 'AC1' 
-- Equation name is 'AC1', location is LC1_D12, type is buried.
AC1      = DFFE( _EQ002, GLOBAL( clock),  VCC,  VCC, !_LC4_D17);
  _EQ002 =  _LC3_G9 &  _LC7_D12;

-- Node name is ':90' = 'AC2' 
-- Equation name is 'AC2', location is LC5_E11, type is buried.
AC2      = DFFE( _EQ003, GLOBAL( clock),  VCC,  VCC, !_LC4_D17);
  _EQ003 =  _LC3_G9 &  _LC8_E11;

-- Node name is ':89' = 'AC3' 
-- Equation name is 'AC3', location is LC8_E25, type is buried.
AC3      = DFFE( _EQ004, GLOBAL( clock),  VCC,  VCC, !_LC4_D17);
  _EQ004 =  _LC1_G9 &  _LC6_E25;

-- Node name is ':88' = 'AC4' 
-- Equation name is 'AC4', location is LC8_E9, type is buried.
AC4      = DFFE( _EQ005, GLOBAL( clock),  VCC,  VCC, !_LC4_D17);
  _EQ005 =  _LC1_G9 &  _LC7_E9;

-- Node name is ':87' = 'AC5' 
-- Equation name is 'AC5', location is LC2_E2, type is buried.
AC5      = DFFE( _EQ006, GLOBAL( clock),  VCC,  VCC, !_LC4_D17);
  _EQ006 =  _LC1_G9 &  _LC7_E2;

-- Node name is ':86' = 'AC6' 
-- Equation name is 'AC6', location is LC4_E15, type is buried.
AC6      = DFFE( _EQ007, GLOBAL( clock),  VCC,  VCC, !_LC4_D17);
  _EQ007 =  _LC1_G9 &  _LC7_E15;

-- Node name is ':85' = 'AC7' 
-- Equation name is 'AC7', location is LC5_E23, type is buried.
AC7      = DFFE( _EQ008, GLOBAL( clock),  VCC,  VCC, !_LC4_D17);
  _EQ008 =  _LC1_G9 &  _LC7_E23;

-- Node name is ':84' = 'AC8' 
-- Equation name is 'AC8', location is LC2_E6, type is buried.
AC8      = DFFE( _EQ009, GLOBAL( clock),  VCC,  VCC, !_LC8_E3);
  _EQ009 =  _LC1_G9 &  _LC8_E6;

-- Node name is ':83' = 'AC9' 
-- Equation name is 'AC9', location is LC1_D7, type is buried.
AC9      = DFFE( _EQ010, GLOBAL( clock),  VCC,  VCC, !_LC8_E3);
  _EQ010 =  _LC1_G9 &  _LC7_D7;

-- Node name is ':82' = 'AC10' 
-- Equation name is 'AC10', location is LC4_D9, type is buried.
AC10     = DFFE( _EQ011, GLOBAL( clock),  VCC,  VCC, !_LC8_E3);
  _EQ011 =  _LC1_G9 &  _LC8_D9;

-- Node name is ':81' = 'AC11' 
-- Equation name is 'AC11', location is LC1_D22, type is buried.
AC11     = DFFE( _EQ012, GLOBAL( clock),  VCC,  VCC, !_LC8_E3);
  _EQ012 =  _LC1_G9 &  _LC6_D22;

-- Node name is ':80' = 'AC12' 
-- Equation name is 'AC12', location is LC1_D2, type is buried.
AC12     = DFFE( _EQ013, GLOBAL( clock),  VCC,  VCC, !_LC8_E3);
  _EQ013 =  _LC1_G9 &  _LC8_D2;

-- Node name is ':79' = 'AC13' 
-- Equation name is 'AC13', location is LC2_H13, type is buried.
AC13     = DFFE( _EQ014, GLOBAL( clock),  VCC,  VCC, !_LC8_E3);
  _EQ014 =  _LC1_G9 &  _LC7_H13;

-- Node name is ':78' = 'AC14' 
-- Equation name is 'AC14', location is LC1_H10, type is buried.
AC14     = DFFE( _EQ015, GLOBAL( clock),  VCC,  VCC, !_LC8_E3);
  _EQ015 =  _LC1_G9 &  _LC8_H10;

-- Node name is ':77' = 'AC15' 
-- Equation name is 'AC15', location is LC7_H2, type is buried.
AC15     = DFFE( _EQ016, GLOBAL( clock),  VCC,  VCC, !_LC8_E3);
  _EQ016 =  _LC1_G9 &  _LC6_H2;

-- Node name is 'addr0' 
-- Equation name is 'addr0', type is output 
addr0    =  MAR0;

-- Node name is 'addr1' 
-- Equation name is 'addr1', type is output 
addr1    =  MAR1;

-- Node name is 'addr2' 
-- Equation name is 'addr2', type is output 
addr2    =  MAR2;

-- Node name is 'addr3' 
-- Equation name is 'addr3', type is output 
addr3    =  MAR3;

-- Node name is 'addr4' 
-- Equation name is 'addr4', type is output 
addr4    =  MAR4;

-- Node name is 'addr5' 
-- Equation name is 'addr5', type is output 
addr5    =  MAR5;

-- Node name is 'addr6' 
-- Equation name is 'addr6', type is output 
addr6    =  MAR6;

-- Node name is 'addr7' 
-- Equation name is 'addr7', type is output 
addr7    =  MAR7;

-- Node name is 'data_out0' 
-- Equation name is 'data_out0', type is output 
data_out0 =  _LC6_E17;

-- Node name is 'data_out1' 
-- Equation name is 'data_out1', type is output 
data_out1 =  _LC2_F7;

-- Node name is 'data_out2' 
-- Equation name is 'data_out2', type is output 
data_out2 =  _LC5_E17;

-- Node name is 'data_out3' 
-- Equation name is 'data_out3', type is output 
data_out3 =  _LC2_E25;

-- Node name is 'data_out4' 
-- Equation name is 'data_out4', type is output 
data_out4 =  _LC3_E17;

-- Node name is 'data_out5' 
-- Equation name is 'data_out5', type is output 
data_out5 =  _LC1_E2;

-- Node name is 'data_out6' 
-- Equation name is 'data_out6', type is output 
data_out6 =  _LC4_E3;

-- Node name is 'data_out7' 
-- Equation name is 'data_out7', type is output 
data_out7 =  _LC1_E23;

-- Node name is 'data_out8' 
-- Equation name is 'data_out8', type is output 
data_out8 =  _LC8_E17;

-- Node name is 'data_out9' 
-- Equation name is 'data_out9', type is output 
data_out9 =  _LC3_D7;

-- Node name is 'data_out10' 
-- Equation name is 'data_out10', type is output 
data_out10 =  _LC3_E3;

-- Node name is 'data_out11' 
-- Equation name is 'data_out11', type is output 
data_out11 =  _LC8_D22;

-- Node name is 'data_out12' 
-- Equation name is 'data_out12', type is output 
data_out12 =  _LC4_D1;

-- Node name is 'data_out13' 
-- Equation name is 'data_out13', type is output 
data_out13 =  _LC1_H13;

-- Node name is 'data_out14' 
-- Equation name is 'data_out14', type is output 
data_out14 =  _LC6_D1;

-- Node name is 'data_out15' 
-- Equation name is 'data_out15', type is output 
data_out15 =  _LC5_H2;

-- Node name is '~108~1' = 'IR0~1' 
-- Equation name is '~108~1', location is LC7_G12, type is buried.
-- synthesized logic cell 
_LC7_G12 = LCELL( _EQ017);
  _EQ017 = !_LC2_G12 & !_LC3_G12;

-- Node name is ':108' = 'IR0' 
-- Equation name is 'IR0', location is LC5_G25, type is buried.
IR0      = DFFE( _EQ018, GLOBAL( clock),  VCC,  VCC, !_LC4_D17);
  _EQ018 =  IR0 &  _LC2_G25
         #  _LC3_G25;

-- Node name is ':107' = 'IR1' 
-- Equation name is 'IR1', location is LC2_C1, type is buried.
IR1      = DFFE( _EQ019, GLOBAL( clock),  VCC,  VCC, !_LC4_D17);
  _EQ019 =  IR1 &  _LC2_G25
         #  _LC5_C1;

-- Node name is ':106' = 'IR2' 
-- Equation name is 'IR2', location is LC4_G26, type is buried.
IR2      = DFFE( _EQ020, GLOBAL( clock),  VCC,  VCC, !_LC4_D17);
  _EQ020 =  IR2 &  _LC2_G25
         #  _LC3_G26;

-- Node name is ':105' = 'IR3' 
-- Equation name is 'IR3', location is LC6_F21, type is buried.
IR3      = DFFE( _EQ021, GLOBAL( clock),  VCC,  VCC, !_LC4_D17);
  _EQ021 =  IR3 &  _LC2_G25
         #  _LC3_F21;

-- Node name is ':104' = 'IR4' 
-- Equation name is 'IR4', location is LC4_F21, type is buried.
IR4      = DFFE( _EQ022, GLOBAL( clock),  VCC,  VCC, !_LC4_D17);
  _EQ022 =  IR4 &  _LC2_G25
         #  _LC7_F21;

-- Node name is ':103' = 'IR5' 
-- Equation name is 'IR5', location is LC8_G12, type is buried.
IR5      = DFFE( _EQ023, GLOBAL( clock),  VCC,  VCC, !_LC4_D17);
  _EQ023 =  IR5 &  _LC2_G25
         #  _LC5_G12;

-- Node name is ':102' = 'IR6' 
-- Equation name is 'IR6', location is LC5_G9, type is buried.
IR6      = DFFE( _EQ024, GLOBAL( clock),  VCC,  VCC, !_LC4_D17);
  _EQ024 =  IR6 &  _LC2_G25
         #  _LC6_G9;

-- Node name is ':101' = 'IR7' 
-- Equation name is 'IR7', location is LC4_G9, type is buried.
IR7      = DFFE( _EQ025, GLOBAL( clock),  VCC,  VCC, !_LC4_D17);
  _EQ025 =  IR7 &  _LC2_G25
         #  _LC7_G9;

-- Node name is ':100' = 'IR8' 
-- Equation name is 'IR8', location is LC8_G10, type is buried.
IR8      = DFFE( _EQ026, GLOBAL( clock),  VCC,  VCC, !_LC4_D17);
  _EQ026 =  IR8 &  _LC2_G25
         #  _LC3_G10;

-- Node name is ':99' = 'IR9' 
-- Equation name is 'IR9', location is LC5_G10, type is buried.
IR9      = DFFE( _EQ027, GLOBAL( clock),  VCC,  VCC, !_LC4_D17);
  _EQ027 =  IR9 &  _LC2_G25
         #  _LC7_G10;

-- Node name is ':98' = 'IR10' 
-- Equation name is 'IR10', location is LC6_D12, type is buried.
IR10     = DFFE( _EQ028, GLOBAL( clock),  VCC,  VCC, !_LC4_D17);
  _EQ028 =  IR10 &  _LC8_D12
         #  data_in10 & !_LC8_D12;

-- Node name is ':97' = 'IR11' 
-- Equation name is 'IR11', location is LC2_D17, type is buried.
IR11     = DFFE( _EQ029, GLOBAL( clock),  VCC,  VCC, !_LC4_D17);
  _EQ029 =  IR11 &  _LC8_D12
         #  data_in11 & !_LC8_D12;

-- Node name is ':96' = 'IR12' 
-- Equation name is 'IR12', location is LC3_D17, type is buried.
IR12     = DFFE( _EQ030, GLOBAL( clock),  VCC,  VCC, !_LC4_D17);
  _EQ030 =  IR12 &  _LC8_D12
         #  data_in12 & !_LC8_D12;

-- Node name is ':95' = 'IR13' 
-- Equation name is 'IR13', location is LC5_D12, type is buried.
IR13     = DFFE( _EQ031, GLOBAL( clock),  VCC,  VCC, !_LC4_D17);
  _EQ031 =  IR13 &  _LC8_D12
         #  data_in13 & !_LC8_D12;

-- Node name is ':94' = 'IR14' 
-- Equation name is 'IR14', location is LC4_D12, type is buried.
IR14     = DFFE( _EQ032, GLOBAL( clock),  VCC,  VCC, !_LC4_D17);
  _EQ032 =  IR14 &  _LC8_D12
         #  data_in14 & !_LC8_D12;

-- Node name is ':93' = 'IR15' 
-- Equation name is 'IR15', location is LC3_D12, type is buried.
IR15     = DFFE( _EQ033, GLOBAL( clock),  VCC,  VCC, !_LC4_D17);
  _EQ033 =  IR15 &  _LC8_D12
         #  data_in15 & !_LC8_D12;

-- Node name is ':76' = 'MAR0' 
-- Equation name is 'MAR0', location is LC6_G25, type is buried.
MAR0     = DFFE( _EQ034, GLOBAL( clock),  VCC,  VCC, !_LC8_E3);
  _EQ034 =  _LC1_G9 &  _LC4_G25;

-- Node name is ':75' = 'MAR1' 
-- Equation name is 'MAR1', location is LC1_C1, type is buried.
MAR1     = DFFE( _EQ035, GLOBAL( clock),  VCC,  VCC, !_LC8_E3);
  _EQ035 =  _LC1_G9 &  _LC8_C1;

-- Node name is ':74' = 'MAR2' 
-- Equation name is 'MAR2', location is LC8_G26, type is buried.
MAR2     = DFFE( _EQ036, GLOBAL( clock),  VCC,  VCC, !_LC8_E3);
  _EQ036 =  _LC1_G9 &  _LC7_G26;

-- Node name is ':73' = 'MAR3' 
-- Equation name is 'MAR3', location is LC5_F21, type is buried.
MAR3     = DFFE( _EQ037, GLOBAL( clock),  VCC,  VCC, !_LC8_E3);
  _EQ037 =  _LC1_G9 &  _LC8_F21;

-- Node name is ':72' = 'MAR4' 
-- Equation name is 'MAR4', location is LC3_F7, type is buried.
MAR4     = DFFE( _EQ038, GLOBAL( clock),  VCC,  VCC, !_LC8_E3);
  _EQ038 =  _LC1_G9 &  _LC5_F7;

-- Node name is ':71' = 'MAR5' 
-- Equation name is 'MAR5', location is LC2_G8, type is buried.
MAR5     = DFFE( _EQ039, GLOBAL( clock),  VCC,  VCC, !_LC8_E3);
  _EQ039 =  _LC1_G9 &  _LC8_G8;

-- Node name is ':70' = 'MAR6' 
-- Equation name is 'MAR6', location is LC2_G16, type is buried.
MAR6     = DFFE( _EQ040, GLOBAL( clock),  VCC,  VCC, !_LC8_E3);
  _EQ040 =  _LC1_G9 &  _LC1_G19;

-- Node name is ':69' = 'MAR7' 
-- Equation name is 'MAR7', location is LC1_G13, type is buried.
MAR7     = DFFE( _EQ041, GLOBAL( clock),  VCC,  VCC, !_LC8_E3);
  _EQ041 =  _LC1_G9 &  _LC8_G13;

-- Node name is ':68' = 'PC0' 
-- Equation name is 'PC0', location is LC1_G2, type is buried.
PC0      = DFFE( _EQ042, GLOBAL( clock),  VCC,  VCC, !_LC4_D17);
  _EQ042 =  _LC3_G9 &  _LC7_G2;

-- Node name is ':67' = 'PC1' 
-- Equation name is 'PC1', location is LC7_C20, type is buried.
PC1      = DFFE( _EQ043, GLOBAL( clock),  VCC,  VCC, !_LC4_D17);
  _EQ043 =  _LC3_G9 &  _LC6_C20;

-- Node name is ':66' = 'PC2' 
-- Equation name is 'PC2', location is LC4_G21, type is buried.
PC2      = DFFE( _EQ044, GLOBAL( clock),  VCC,  VCC, !_LC4_D17);
  _EQ044 =  _LC3_G9 &  _LC7_G21;

-- Node name is ':65' = 'PC3' 
-- Equation name is 'PC3', location is LC2_F22, type is buried.
PC3      = DFFE( _EQ045, GLOBAL( clock),  VCC,  VCC, !_LC4_D17);
  _EQ045 =  _LC3_G9 &  _LC7_F22;

-- Node name is ':64' = 'PC4' 
-- Equation name is 'PC4', location is LC4_F10, type is buried.
PC4      = DFFE( _EQ046, GLOBAL( clock),  VCC,  VCC, !_LC4_D17);
  _EQ046 =  _LC3_G9 &  _LC7_F10;

-- Node name is ':63' = 'PC5' 
-- Equation name is 'PC5', location is LC3_G21, type is buried.
PC5      = DFFE( _EQ047, GLOBAL( clock),  VCC,  VCC, !_LC4_D17);
  _EQ047 =  _LC3_G9 &  _LC8_G21;

-- Node name is ':62' = 'PC6' 
-- Equation name is 'PC6', location is LC2_G19, type is buried.
PC6      = DFFE( _EQ048, GLOBAL( clock),  VCC,  VCC, !_LC4_D17);
  _EQ048 =  _LC3_G9 &  _LC6_G19;

-- Node name is ':61' = 'PC7' 
-- Equation name is 'PC7', location is LC8_G25, type is buried.
PC7      = DFFE( _EQ049, GLOBAL( clock),  VCC,  VCC, !_LC4_D17);
  _EQ049 =  _LC1_G10 &  _LC3_G9;

-- Node name is 'reset~1~fit~out1' 
-- Equation name is 'reset~1~fit~out1', location is LC8_E3, type is buried.
-- synthesized logic cell 
!_LC8_E3 = _LC8_E3~NOT;
_LC8_E3~NOT = LCELL(!reset);

-- Node name is 'reset~1' 
-- Equation name is 'reset~1', location is LC4_D17, type is buried.
-- synthesized logic cell 
!_LC4_D17 = _LC4_D17~NOT;
_LC4_D17~NOT = LCELL(!reset);

-- Node name is 'state~1' 
-- Equation name is 'state~1', location is LC6_G16, type is buried.
state~1  = DFFE( _EQ050, GLOBAL( clock), GLOBAL(!reset),  VCC,  VCC);
  _EQ050 =  IR8 &  IR9 &  _LC1_D17 &  _LC4_G12;

-- Node name is 'state~2' 
-- Equation name is 'state~2', location is LC1_F25, type is buried.
state~2  = DFFE( state~3, GLOBAL( clock), GLOBAL(!reset),  VCC,  VCC);

-- Node name is 'state~3' 
-- Equation name is 'state~3', location is LC6_E3, type is buried.
state~3  = DFFE( _LC1_E3, GLOBAL( clock), GLOBAL(!reset),  VCC,  VCC);

-- Node name is 'state~4~fit~out1' 
-- Equation name is 'state~4~fit~out1', location is LC2_E3, type is buried.
-- synthesized logic cell 
_LC2_E3  = LCELL( state~4);

-- Node name is 'state~4~fit~out2' 
-- Equation name is 'state~4~fit~out2', location is LC1_E3, type is buried.
-- synthesized logic cell 
_LC1_E3  = LCELL( state~4);

-- Node name is 'state~4' 
-- Equation name is 'state~4', location is LC4_G16, type is buried.
state~4  = DFFE( _EQ051, GLOBAL( clock), GLOBAL(!reset),  VCC,  VCC);
  _EQ051 =  IR8 & !IR9 &  _LC1_D17 &  _LC4_G12;

-- Node name is 'state~5' 
-- Equation name is 'state~5', location is LC3_G16, type is buried.
state~5  = DFFE( _EQ052, GLOBAL( clock), GLOBAL(!reset),  VCC,  VCC);
  _EQ052 = !IR8 &  IR9 &  _LC1_D17 &  _LC3_G12;

-- Node name is 'state~6' 
-- Equation name is 'state~6', location is LC8_G16, type is buried.
state~6  = DFFE( _EQ053, GLOBAL( clock), GLOBAL(!reset),  VCC,  VCC);
  _EQ053 = !IR8 & !IR9 &  _LC1_D17 &  _LC3_G12;

-- Node name is 'state~7~fit~out1' 
-- Equation name is 'state~7~fit~out1', location is LC4_G12, type is buried.
-- synthesized logic cell 
_LC4_G12 = LCELL( state~7);

-- Node name is 'state~7~fit~out2' 
-- Equation name is 'state~7~fit~out2', location is LC3_G12, type is buried.
-- synthesized logic cell 
_LC3_G12 = LCELL( state~7);

-- Node name is 'state~7' 
-- Equation name is 'state~7', location is LC6_G12, type is buried.
state~7  = DFFE( _LC2_G12, GLOBAL( clock), GLOBAL(!reset),  VCC,  VCC);

-- Node name is 'state~8~fit~out1' 
-- Equation name is 'state~8~fit~out1', location is LC1_G12, type is buried.
-- synthesized logic cell 
_LC1_G12 = LCELL( state~8);

-- Node name is 'state~8~fit~out2' 
-- Equation name is 'state~8~fit~out2', location is LC2_G12, type is buried.
-- synthesized logic cell 
_LC2_G12 = LCELL( state~8);

-- Node name is 'state~8' 
-- Equation name is 'state~8', location is LC5_G16, type is buried.
state~8  = DFFE( _EQ054, GLOBAL( clock), GLOBAL(!reset),  VCC,  VCC);
  _EQ054 = !_LC1_D17 &  _LC4_G12
         #  _LC1_G16
         #  _LC7_G16;

-- Node name is 'state~9~fit~out1' 
-- Equation name is 'state~9~fit~out1', location is LC1_G9, type is buried.
-- synthesized logic cell 
_LC1_G9  = LCELL( state~9);

-- Node name is 'state~9~fit~out2' 
-- Equation name is 'state~9~fit~out2', location is LC3_G9, type is buried.
-- synthesized logic cell 
_LC3_G9  = LCELL( state~9);

-- Node name is 'state~9~2' 
-- Equation name is 'state~9~2', location is LC6_F7, type is buried.
-- synthesized logic cell 
_LC6_F7  = LCELL( _EQ055);
  _EQ055 =  _LC1_G9 & !_LC1_G12 & !_LC4_G12 & !state~6;

-- Node name is 'state~9' 
-- Equation name is 'state~9', location is LC8_G9, type is buried.
state~9  = DFFE( VCC, GLOBAL( clock), GLOBAL(!reset),  VCC,  VCC);

-- Node name is 'wr' 
-- Equation name is 'wr', type is output 
wr       =  _LC8_F7;

-- Node name is '|LPM_ADD_SUB:394|addcore:adder|:121' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC1_C20', type is buried 
_LC1_C20 = LCELL( _EQ056);
  _EQ056 =  PC0 &  PC1;

-- Node name is '|LPM_ADD_SUB:394|addcore:adder|:125' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC6_F22', type is buried 
_LC6_F22 = LCELL( _EQ057);
  _EQ057 =  _LC1_C20 &  PC2;

-- Node name is '|LPM_ADD_SUB:394|addcore:adder|:129' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC6_F10', type is buried 
_LC6_F10 = LCELL( _EQ058);
  _EQ058 =  _LC1_C20 &  PC2 &  PC3;

-- Node name is '|LPM_ADD_SUB:394|addcore:adder|:133' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC2_G21', type is buried 
_LC2_G21 = LCELL( _EQ059);
  _EQ059 =  _LC1_C20 &  PC2 &  PC3 &  PC4;

-- Node name is '|LPM_ADD_SUB:394|addcore:adder|:137' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC1_G8', type is buried 
_LC1_G8  = LCELL( _EQ060);
  _EQ060 =  _LC2_G21 &  PC5;

-- Node name is '|LPM_ADD_SUB:394|addcore:adder|:155' from file "addcore.tdf" line 316, column 45
-- Equation name is '_LC1_G21', type is buried 
_LC1_G21 = LCELL( _EQ061);
  _EQ061 = !PC5 &  PC7
         # !_LC2_G21 &  PC7
         # !PC6 &  PC7
         #  _LC2_G21 &  PC5 &  PC6 & !PC7;

-- Node name is '|LPM_ADD_SUB:709|addcore:adder|pcarry1' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC2_E22', type is buried 
_LC2_E22 = LCELL( _EQ062);
  _EQ062 =  AC1 &  data_in1
         #  AC0 &  AC1 &  data_in0
         #  AC0 &  data_in0 &  data_in1;

-- Node name is '|LPM_ADD_SUB:709|addcore:adder|pcarry2' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_E11', type is buried 
_LC1_E11 = LCELL( _EQ063);
  _EQ063 =  AC2 &  _LC2_E22
         #  data_in2 &  _LC2_E22
         #  AC2 &  data_in2;

-- Node name is '|LPM_ADD_SUB:709|addcore:adder|pcarry3' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_E9', type is buried 
_LC1_E9  = LCELL( _EQ064);
  _EQ064 =  AC3 &  _LC1_E11
         #  data_in3 &  _LC1_E11
         #  AC3 &  data_in3;

-- Node name is '|LPM_ADD_SUB:709|addcore:adder|pcarry4' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC2_E9', type is buried 
_LC2_E9  = LCELL( _EQ065);
  _EQ065 =  AC4 &  _LC1_E9
         #  data_in4 &  _LC1_E9
         #  AC4 &  data_in4;

-- Node name is '|LPM_ADD_SUB:709|addcore:adder|pcarry5' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_E15', type is buried 
_LC1_E15 = LCELL( _EQ066);
  _EQ066 =  AC5 &  _LC2_E9
         #  data_in5 &  _LC2_E9
         #  AC5 &  data_in5;

-- Node name is '|LPM_ADD_SUB:709|addcore:adder|pcarry6' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC8_E15', type is buried 
_LC8_E15 = LCELL( _EQ067);
  _EQ067 =  AC6 &  _LC1_E15
         #  data_in6 &  _LC1_E15
         #  AC6 &  data_in6;

-- Node name is '|LPM_ADD_SUB:709|addcore:adder|pcarry7' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC3_E6', type is buried 
_LC3_E6  = LCELL( _EQ068);
  _EQ068 =  AC7 &  _LC8_E15
         #  data_in7 &  _LC8_E15
         #  AC7 &  data_in7;

-- Node name is '|LPM_ADD_SUB:709|addcore:adder|pcarry8' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_E6', type is buried 
_LC1_E6  = LCELL( _EQ069);
  _EQ069 =  AC8 &  _LC3_E6
         #  data_in8 &  _LC3_E6
         #  AC8 &  data_in8;

-- Node name is '|LPM_ADD_SUB:709|addcore:adder|pcarry9' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_D9', type is buried 
_LC1_D9  = LCELL( _EQ070);
  _EQ070 =  AC9 &  _LC1_E6
         #  data_in9 &  _LC1_E6
         #  AC9 &  data_in9;

-- Node name is '|LPM_ADD_SUB:709|addcore:adder|pcarry10' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC2_D9', type is buried 
_LC2_D9  = LCELL( _EQ071);
  _EQ071 =  AC10 &  _LC1_D9
         #  data_in10 &  _LC1_D9
         #  AC10 &  data_in10;

-- Node name is '|LPM_ADD_SUB:709|addcore:adder|pcarry11' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC2_D2', type is buried 
_LC2_D2  = LCELL( _EQ072);
  _EQ072 =  AC11 &  _LC2_D9
         #  data_in11 &  _LC2_D9
         #  AC11 &  data_in11;

-- Node name is '|LPM_ADD_SUB:709|addcore:adder|pcarry12' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC4_D2', type is buried 
_LC4_D2  = LCELL( _EQ073);
  _EQ073 =  AC12 &  _LC2_D2
         #  data_in12 &  _LC2_D2
         #  AC12 &  data_in12;

-- Node name is '|LPM_ADD_SUB:709|addcore:adder|pcarry13' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC3_H10', type is buried 
_LC3_H10 = LCELL( _EQ074);
  _EQ074 =  AC13 &  _LC4_D2
         #  data_in13 &  _LC4_D2
         #  AC13 &  data_in13;

-- Node name is '|LPM_ADD_SUB:709|addcore:adder|pcarry14' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC2_H10', type is buried 
_LC2_H10 = LCELL( _EQ075);
  _EQ075 =  AC14 &  _LC3_H10
         #  data_in14 &  _LC3_H10
         #  AC14 &  data_in14;

-- Node name is '|LPM_ADD_SUB:709|addcore:adder|~178~1' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC4_E22', type is buried 
-- synthesized logic cell 
_LC4_E22 = LCELL( _EQ076);
  _EQ076 =  AC0 &  data_in0 & !data_in1
         # !AC0 &  data_in1
         # !data_in0 &  data_in1;

-- Node name is '|LPM_ADD_SUB:709|addcore:adder|:179' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC3_E11', type is buried 
_LC3_E11 = LCELL( _EQ077);
  _EQ077 =  AC2 &  data_in2 &  _LC2_E22
         # !AC2 & !data_in2 &  _LC2_E22
         #  AC2 & !data_in2 & !_LC2_E22
         # !AC2 &  data_in2 & !_LC2_E22;

-- Node name is '|LPM_ADD_SUB:709|addcore:adder|:180' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC1_E25', type is buried 
_LC1_E25 = LCELL( _EQ078);
  _EQ078 =  AC3 &  data_in3 &  _LC1_E11
         # !AC3 & !data_in3 &  _LC1_E11
         #  AC3 & !data_in3 & !_LC1_E11
         # !AC3 &  data_in3 & !_LC1_E11;

-- Node name is '|LPM_ADD_SUB:709|addcore:adder|:181' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC3_E9', type is buried 
_LC3_E9  = LCELL( _EQ079);
  _EQ079 =  AC4 &  data_in4 &  _LC1_E9
         # !AC4 & !data_in4 &  _LC1_E9
         #  AC4 & !data_in4 & !_LC1_E9
         # !AC4 &  data_in4 & !_LC1_E9;

-- Node name is '|LPM_ADD_SUB:709|addcore:adder|:182' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC3_E2', type is buried 
_LC3_E2  = LCELL( _EQ080);
  _EQ080 =  AC5 &  data_in5 &  _LC2_E9
         # !AC5 & !data_in5 &  _LC2_E9
         #  AC5 & !data_in5 & !_LC2_E9
         # !AC5 &  data_in5 & !_LC2_E9;

-- Node name is '|LPM_ADD_SUB:709|addcore:adder|:183' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC2_E15', type is buried 
_LC2_E15 = LCELL( _EQ081);
  _EQ081 =  AC6 &  data_in6 &  _LC1_E15
         # !AC6 & !data_in6 &  _LC1_E15
         #  AC6 & !data_in6 & !_LC1_E15
         # !AC6 &  data_in6 & !_LC1_E15;

-- Node name is '|LPM_ADD_SUB:709|addcore:adder|:184' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC2_E23', type is buried 
_LC2_E23 = LCELL( _EQ082);
  _EQ082 =  AC7 &  data_in7 &  _LC8_E15
         # !AC7 & !data_in7 &  _LC8_E15
         #  AC7 & !data_in7 & !_LC8_E15
         # !AC7 &  data_in7 & !_LC8_E15;

-- Node name is '|LPM_ADD_SUB:709|addcore:adder|:185' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC4_E6', type is buried 
_LC4_E6  = LCELL( _EQ083);
  _EQ083 =  AC8 &  data_in8 &  _LC3_E6
         # !AC8 & !data_in8 &  _LC3_E6
         #  AC8 & !data_in8 & !_LC3_E6
         # !AC8 &  data_in8 & !_LC3_E6;

-- Node name is '|LPM_ADD_SUB:709|addcore:adder|:186' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC2_D7', type is buried 
_LC2_D7  = LCELL( _EQ084);
  _EQ084 =  AC9 &  data_in9 &  _LC1_E6
         # !AC9 & !data_in9 &  _LC1_E6
         #  AC9 & !data_in9 & !_LC1_E6
         # !AC9 &  data_in9 & !_LC1_E6;

-- Node name is '|LPM_ADD_SUB:709|addcore:adder|:187' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC3_D9', type is buried 
_LC3_D9  = LCELL( _EQ085);
  _EQ085 =  AC10 &  data_in10 &  _LC1_D9
         # !AC10 & !data_in10 &  _LC1_D9
         #  AC10 & !data_in10 & !_LC1_D9
         # !AC10 &  data_in10 & !_LC1_D9;

-- Node name is '|LPM_ADD_SUB:709|addcore:adder|:188' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC2_D22', type is buried 
_LC2_D22 = LCELL( _EQ086);
  _EQ086 =  AC11 &  data_in11 &  _LC2_D9
         # !AC11 & !data_in11 &  _LC2_D9
         #  AC11 & !data_in11 & !_LC2_D9
         # !AC11 &  data_in11 & !_LC2_D9;

-- Node name is '|LPM_ADD_SUB:709|addcore:adder|:189' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC3_D2', type is buried 
_LC3_D2  = LCELL( _EQ087);
  _EQ087 =  AC12 &  data_in12 &  _LC2_D2
         # !AC12 & !data_in12 &  _LC2_D2
         #  AC12 & !data_in12 & !_LC2_D2
         # !AC12 &  data_in12 & !_LC2_D2;

-- Node name is '|LPM_ADD_SUB:709|addcore:adder|:190' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC3_H13', type is buried 
_LC3_H13 = LCELL( _EQ088);
  _EQ088 =  AC13 &  data_in13 &  _LC4_D2
         # !AC13 & !data_in13 &  _LC4_D2
         #  AC13 & !data_in13 & !_LC4_D2
         # !AC13 &  data_in13 & !_LC4_D2;

-- Node name is '|LPM_ADD_SUB:709|addcore:adder|:191' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC4_H10', type is buried 
_LC4_H10 = LCELL( _EQ089);
  _EQ089 =  AC14 &  data_in14 &  _LC3_H10
         # !AC14 & !data_in14 &  _LC3_H10
         #  AC14 & !data_in14 & !_LC3_H10
         # !AC14 &  data_in14 & !_LC3_H10;

-- Node name is '|LPM_ADD_SUB:709|addcore:adder|:192' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC1_H2', type is buried 
_LC1_H2  = LCELL( _EQ090);
  _EQ090 =  AC15 &  data_in15 &  _LC2_H10
         # !AC15 & !data_in15 &  _LC2_H10
         #  AC15 & !data_in15 & !_LC2_H10
         # !AC15 &  data_in15 & !_LC2_H10;

-- Node name is '|LPM_COMPARE:609|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:gt_cmp_end|~39~1' from file "cmpchain.tdf" line 868, column 31
-- Equation name is '_LC2_D12', type is buried 
-- synthesized logic cell 
_LC2_D12 = LCELL( _EQ091);
  _EQ091 = !IR13 & !IR14 & !IR15;

-- Node name is '|LPM_COMPARE:609|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:gt_cmp_end|:39' from file "cmpchain.tdf" line 868, column 31
-- Equation name is '_LC1_D17', type is buried 
_LC1_D17 = LCELL( _EQ092);
  _EQ092 = !IR10 & !IR11 & !IR12 &  _LC2_D12;

-- Node name is ':3' 
-- Equation name is '_LC5_H2', type is buried 
_LC5_H2  = DFFE( _LC8_H2, GLOBAL( clock),  VCC,  VCC, !_LC8_E3);

-- Node name is ':5' 
-- Equation name is '_LC6_D1', type is buried 
_LC6_D1  = DFFE( _LC2_D1, GLOBAL( clock),  VCC,  VCC, !_LC8_E3);

-- Node name is ':7' 
-- Equation name is '_LC1_H13', type is buried 
_LC1_H13 = DFFE( _LC8_H13, GLOBAL( clock),  VCC,  VCC, !_LC8_E3);

-- Node name is ':9' 
-- Equation name is '_LC4_D1', type is buried 
_LC4_D1  = DFFE( _LC1_D1, GLOBAL( clock),  VCC,  VCC, !_LC8_E3);

-- Node name is ':11' 
-- Equation name is '_LC8_D22', type is buried 
_LC8_D22 = DFFE( _LC7_D22, GLOBAL( clock),  VCC,  VCC, !_LC8_E3);

-- Node name is ':13' 
-- Equation name is '_LC3_E3', type is buried 
_LC3_E3  = DFFE( _LC7_E3, GLOBAL( clock),  VCC,  VCC, !_LC8_E3);

-- Node name is ':15' 
-- Equation name is '_LC3_D7', type is buried 
_LC3_D7  = DFFE( _LC8_D7, GLOBAL( clock),  VCC,  VCC, !_LC8_E3);

-- Node name is ':17' 
-- Equation name is '_LC8_E17', type is buried 
_LC8_E17 = DFFE( _LC7_E17, GLOBAL( clock),  VCC,  VCC, !_LC8_E3);

-- Node name is ':19' 
-- Equation name is '_LC1_E23', type is buried 
_LC1_E23 = DFFE( _LC8_E23, GLOBAL( clock),  VCC,  VCC, !_LC8_E3);

-- Node name is ':21' 
-- Equation name is '_LC4_E3', type is buried 
_LC4_E3  = DFFE( _LC5_E3, GLOBAL( clock),  VCC,  VCC, !_LC8_E3);

-- Node name is ':23' 
-- Equation name is '_LC1_E2', type is buried 
_LC1_E2  = DFFE( _LC8_E2, GLOBAL( clock),  VCC,  VCC, !_LC8_E3);

-- Node name is ':25' 
-- Equation name is '_LC3_E17', type is buried 
_LC3_E17 = DFFE( _LC4_E17, GLOBAL( clock),  VCC,  VCC, !_LC8_E3);

-- Node name is ':27' 
-- Equation name is '_LC2_E25', type is buried 
_LC2_E25 = DFFE( _LC7_E25, GLOBAL( clock),  VCC,  VCC, !_LC8_E3);

-- Node name is ':29' 
-- Equation name is '_LC5_E17', type is buried 
_LC5_E17 = DFFE( _LC2_E17, GLOBAL( clock),  VCC,  VCC, !_LC8_E3);

-- Node name is ':31' 
-- Equation name is '_LC2_F7', type is buried 
_LC2_F7  = DFFE( _LC7_F7, GLOBAL( clock),  VCC,  VCC, !_LC8_E3);

-- Node name is ':33' 
-- Equation name is '_LC6_E17', type is buried 
_LC6_E17 = DFFE( _LC1_E17, GLOBAL( clock),  VCC,  VCC, !_LC8_E3);

-- Node name is ':59' 
-- Equation name is '_LC8_F7', type is buried 
_LC8_F7  = DFFE( _EQ093, GLOBAL( clock),  VCC,  VCC, !_LC8_E3);
  _EQ093 =  _LC1_G9 & !_LC1_G12 &  _LC4_F7;

-- Node name is '~1122~1' 
-- Equation name is '~1122~1', location is LC8_H2, type is buried.
-- synthesized logic cell 
_LC8_H2  = LCELL( _EQ094);
  _EQ094 =  _LC5_H2 & !_LC6_F7
         # !_LC2_E3 &  _LC5_H2
         #  AC15 &  _LC2_E3 &  _LC6_F7;

-- Node name is '~1149~1' 
-- Equation name is '~1149~1', location is LC2_D1, type is buried.
-- synthesized logic cell 
_LC2_D1  = LCELL( _EQ095);
  _EQ095 =  _LC6_D1 & !_LC6_F7
         # !_LC2_E3 &  _LC6_D1
         #  AC14 &  _LC2_E3 &  _LC6_F7;

-- Node name is '~1176~1' 
-- Equation name is '~1176~1', location is LC8_H13, type is buried.
-- synthesized logic cell 
_LC8_H13 = LCELL( _EQ096);
  _EQ096 =  _LC1_H13 & !_LC6_F7
         #  _LC1_H13 & !_LC2_E3
         #  AC13 &  _LC2_E3 &  _LC6_F7;

-- Node name is '~1203~1' 
-- Equation name is '~1203~1', location is LC1_D1, type is buried.
-- synthesized logic cell 
_LC1_D1  = LCELL( _EQ097);
  _EQ097 =  _LC4_D1 & !_LC6_F7
         # !_LC2_E3 &  _LC4_D1
         #  AC12 &  _LC2_E3 &  _LC6_F7;

-- Node name is '~1230~1' 
-- Equation name is '~1230~1', location is LC7_D22, type is buried.
-- synthesized logic cell 
_LC7_D22 = LCELL( _EQ098);
  _EQ098 = !_LC6_F7 &  _LC8_D22
         # !_LC2_E3 &  _LC8_D22
         #  AC11 &  _LC2_E3 &  _LC6_F7;

-- Node name is '~1257~1' 
-- Equation name is '~1257~1', location is LC7_E3, type is buried.
-- synthesized logic cell 
_LC7_E3  = LCELL( _EQ099);
  _EQ099 =  _LC3_E3 & !_LC6_F7
         # !_LC2_E3 &  _LC3_E3
         #  AC10 &  _LC2_E3 &  _LC6_F7;

-- Node name is '~1284~1' 
-- Equation name is '~1284~1', location is LC8_D7, type is buried.
-- synthesized logic cell 
_LC8_D7  = LCELL( _EQ100);
  _EQ100 =  _LC3_D7 & !_LC6_F7
         # !_LC2_E3 &  _LC3_D7
         #  AC9 &  _LC2_E3 &  _LC6_F7;

-- Node name is '~1311~1' 
-- Equation name is '~1311~1', location is LC7_E17, type is buried.
-- synthesized logic cell 
_LC7_E17 = LCELL( _EQ101);
  _EQ101 = !_LC6_F7 &  _LC8_E17
         # !_LC2_E3 &  _LC8_E17
         #  AC8 &  _LC2_E3 &  _LC6_F7;

-- Node name is '~1338~1' 
-- Equation name is '~1338~1', location is LC8_E23, type is buried.
-- synthesized logic cell 
_LC8_E23 = LCELL( _EQ102);
  _EQ102 =  _LC1_E23 & !_LC6_F7
         #  _LC1_E23 & !_LC2_E3
         #  AC7 &  _LC2_E3 &  _LC6_F7;

-- Node name is '~1365~1' 
-- Equation name is '~1365~1', location is LC5_E3, type is buried.
-- synthesized logic cell 
_LC5_E3  = LCELL( _EQ103);
  _EQ103 =  _LC4_E3 & !_LC6_F7
         # !_LC2_E3 &  _LC4_E3
         #  AC6 &  _LC2_E3 &  _LC6_F7;

-- Node name is '~1392~1' 
-- Equation name is '~1392~1', location is LC8_E2, type is buried.
-- synthesized logic cell 
_LC8_E2  = LCELL( _EQ104);
  _EQ104 =  _LC1_E2 & !_LC6_F7
         #  _LC1_E2 & !_LC2_E3
         #  AC5 &  _LC2_E3 &  _LC6_F7;

-- Node name is '~1419~1' 
-- Equation name is '~1419~1', location is LC4_E17, type is buried.
-- synthesized logic cell 
_LC4_E17 = LCELL( _EQ105);
  _EQ105 =  _LC3_E17 & !_LC6_F7
         # !_LC2_E3 &  _LC3_E17
         #  AC4 &  _LC2_E3 &  _LC6_F7;

-- Node name is '~1446~1' 
-- Equation name is '~1446~1', location is LC7_E25, type is buried.
-- synthesized logic cell 
_LC7_E25 = LCELL( _EQ106);
  _EQ106 =  _LC2_E25 & !_LC6_F7
         # !_LC2_E3 &  _LC2_E25
         #  AC3 &  _LC2_E3 &  _LC6_F7;

-- Node name is '~1473~1' 
-- Equation name is '~1473~1', location is LC2_E17, type is buried.
-- synthesized logic cell 
_LC2_E17 = LCELL( _EQ107);
  _EQ107 =  _LC5_E17 & !_LC6_F7
         # !_LC2_E3 &  _LC5_E17
         #  AC2 &  _LC2_E3 &  _LC6_F7;

-- Node name is '~1500~1' 
-- Equation name is '~1500~1', location is LC7_F7, type is buried.
-- synthesized logic cell 
_LC7_F7  = LCELL( _EQ108);
  _EQ108 =  _LC2_F7 & !_LC6_F7
         # !_LC2_E3 &  _LC2_F7
         #  AC1 &  _LC2_E3 &  _LC6_F7;

-- Node name is '~1527~1' 
-- Equation name is '~1527~1', location is LC1_E17, type is buried.
-- synthesized logic cell 
_LC1_E17 = LCELL( _EQ109);
  _EQ109 =  _LC6_E17 & !_LC6_F7
         # !_LC2_E3 &  _LC6_E17
         #  AC0 &  _LC2_E3 &  _LC6_F7;

-- Node name is '~1662~1' 
-- Equation name is '~1662~1', location is LC8_D12, type is buried.
-- synthesized logic cell 
!_LC8_D12 = _LC8_D12~NOT;
_LC8_D12~NOT = LCELL( _EQ110);
  _EQ110 =  _LC2_G12 &  _LC3_G9;

-- Node name is ':1711' 
-- Equation name is '_LC6_G10', type is buried 
_LC6_G10 = LCELL( _EQ111);
  _EQ111 =  IR9 &  _LC3_G12;

-- Node name is '~1716~1' 
-- Equation name is '~1716~1', location is LC7_G10, type is buried.
-- synthesized logic cell 
_LC7_G10 = LCELL( _EQ112);
  _EQ112 = !_LC2_G12 &  _LC3_G9 &  _LC6_G10
         #  data_in9 &  _LC2_G12 &  _LC3_G9;

-- Node name is ':1738' 
-- Equation name is '_LC2_G10', type is buried 
_LC2_G10 = LCELL( _EQ113);
  _EQ113 =  IR8 &  _LC3_G12;

-- Node name is '~1743~1' 
-- Equation name is '~1743~1', location is LC3_G10, type is buried.
-- synthesized logic cell 
_LC3_G10 = LCELL( _EQ114);
  _EQ114 =  _LC2_G10 & !_LC2_G12 &  _LC3_G9
         #  data_in8 &  _LC2_G12 &  _LC3_G9;

-- Node name is ':1765' 
-- Equation name is '_LC3_G13', type is buried 
_LC3_G13 = LCELL( _EQ115);
  _EQ115 =  IR7 &  _LC3_G12;

-- Node name is '~1770~1' 
-- Equation name is '~1770~1', location is LC7_G9, type is buried.
-- synthesized logic cell 
_LC7_G9  = LCELL( _EQ116);
  _EQ116 = !_LC2_G12 &  _LC3_G9 &  _LC3_G13
         #  data_in7 &  _LC2_G12 &  _LC3_G9;

-- Node name is ':1792' 
-- Equation name is '_LC2_G9', type is buried 
_LC2_G9  = LCELL( _EQ117);
  _EQ117 =  IR6 &  _LC3_G12;

-- Node name is '~1797~1' 
-- Equation name is '~1797~1', location is LC6_G9, type is buried.
-- synthesized logic cell 
_LC6_G9  = LCELL( _EQ118);
  _EQ118 =  _LC2_G9 & !_LC2_G12 &  _LC3_G9
         #  data_in6 &  _LC2_G12 &  _LC3_G9;

-- Node name is ':1819' 
-- Equation name is '_LC4_G10', type is buried 
_LC4_G10 = LCELL( _EQ119);
  _EQ119 =  IR5 &  _LC3_G12;

-- Node name is '~1824~1' 
-- Equation name is '~1824~1', location is LC5_G12, type is buried.
-- synthesized logic cell 
_LC5_G12 = LCELL( _EQ120);
  _EQ120 = !_LC2_G12 &  _LC3_G9 &  _LC4_G10
         #  data_in5 &  _LC2_G12 &  _LC3_G9;

-- Node name is ':1846' 
-- Equation name is '_LC1_F21', type is buried 
_LC1_F21 = LCELL( _EQ121);
  _EQ121 =  IR4 &  _LC3_G12;

-- Node name is '~1851~1' 
-- Equation name is '~1851~1', location is LC7_F21, type is buried.
-- synthesized logic cell 
_LC7_F21 = LCELL( _EQ122);
  _EQ122 =  _LC1_F21 & !_LC2_G12 &  _LC3_G9
         #  data_in4 &  _LC2_G12 &  _LC3_G9;

-- Node name is ':1873' 
-- Equation name is '_LC2_F21', type is buried 
_LC2_F21 = LCELL( _EQ123);
  _EQ123 =  IR3 &  _LC3_G12;

-- Node name is '~1878~1' 
-- Equation name is '~1878~1', location is LC3_F21, type is buried.
-- synthesized logic cell 
_LC3_F21 = LCELL( _EQ124);
  _EQ124 =  _LC2_F21 & !_LC2_G12 &  _LC3_G9
         #  data_in3 &  _LC2_G12 &  _LC3_G9;

-- Node name is ':1900' 
-- Equation name is '_LC2_G26', type is buried 
_LC2_G26 = LCELL( _EQ125);
  _EQ125 =  IR2 &  _LC3_G12;

-- Node name is '~1905~1' 
-- Equation name is '~1905~1', location is LC3_G26, type is buried.
-- synthesized logic cell 
_LC3_G26 = LCELL( _EQ126);
  _EQ126 = !_LC2_G12 &  _LC2_G26 &  _LC3_G9
         #  data_in2 &  _LC2_G12 &  _LC3_G9;

-- Node name is ':1927' 
-- Equation name is '_LC3_C1', type is buried 
_LC3_C1  = LCELL( _EQ127);
  _EQ127 =  IR1 &  _LC3_G12;

-- Node name is '~1932~1' 
-- Equation name is '~1932~1', location is LC5_C1, type is buried.
-- synthesized logic cell 
_LC5_C1  = LCELL( _EQ128);
  _EQ128 = !_LC2_G12 &  _LC3_C1 &  _LC3_G9
         #  data_in1 &  _LC2_G12 &  _LC3_G9;

-- Node name is ':1954' 
-- Equation name is '_LC1_G25', type is buried 
_LC1_G25 = LCELL( _EQ129);
  _EQ129 =  IR0 &  _LC3_G12;

-- Node name is '~1959~1' 
-- Equation name is '~1959~1', location is LC2_G25, type is buried.
-- synthesized logic cell 
_LC2_G25 = LCELL( _EQ130);
  _EQ130 = !_LC3_G9
         # !_LC2_G12 & !_LC3_G12;

-- Node name is '~1959~2' 
-- Equation name is '~1959~2', location is LC3_G25, type is buried.
-- synthesized logic cell 
_LC3_G25 = LCELL( _EQ131);
  _EQ131 =  _LC1_G25 & !_LC2_G12 &  _LC3_G9
         #  data_in0 &  _LC2_G12 &  _LC3_G9;

-- Node name is '~1973~1' 
-- Equation name is '~1973~1', location is LC4_G13, type is buried.
-- synthesized logic cell 
_LC4_G13 = LCELL( _EQ132);
  _EQ132 =  _LC1_G16 &  PC7
         #  IR7 & !_LC1_G16;

-- Node name is '~1974~1' 
-- Equation name is '~1974~1', location is LC5_G13, type is buried.
-- synthesized logic cell 
_LC5_G13 = LCELL( _EQ133);
  _EQ133 =  _LC1_E3 &  PC7
         # !_LC1_E3 &  _LC4_G13 & !state~3
         #  PC7 &  state~3;

-- Node name is '~1980~1' 
-- Equation name is '~1980~1', location is LC2_G13, type is buried.
-- synthesized logic cell 
_LC2_G13 = LCELL( _EQ134);
  _EQ134 = !_LC3_G12 &  _LC5_G13 & !state~6
         #  PC7 &  state~6
         #  _LC3_G12 &  PC7;

-- Node name is '~1983~1' 
-- Equation name is '~1983~1', location is LC1_G10, type is buried.
-- synthesized logic cell 
_LC1_G10 = LCELL( _EQ135);
  _EQ135 = !_LC2_G12 &  _LC2_G13
         #  _LC1_G21 &  _LC2_G12;

-- Node name is '~2000~1' 
-- Equation name is '~2000~1', location is LC3_G19, type is buried.
-- synthesized logic cell 
_LC3_G19 = LCELL( _EQ136);
  _EQ136 =  _LC1_G16 &  PC6
         #  IR6 & !_LC1_G16;

-- Node name is '~2001~1' 
-- Equation name is '~2001~1', location is LC4_G19, type is buried.
-- synthesized logic cell 
_LC4_G19 = LCELL( _EQ137);
  _EQ137 =  _LC1_E3 &  PC6
         # !_LC1_E3 &  _LC3_G19 & !state~3
         #  PC6 &  state~3;

-- Node name is '~2007~1' 
-- Equation name is '~2007~1', location is LC5_G19, type is buried.
-- synthesized logic cell 
_LC5_G19 = LCELL( _EQ138);
  _EQ138 = !_LC3_G12 &  _LC4_G19 & !state~6
         #  PC6 &  state~6
         #  _LC3_G12 &  PC6;

-- Node name is '~2010~1' 
-- Equation name is '~2010~1', location is LC6_G19, type is buried.
-- synthesized logic cell 
_LC6_G19 = LCELL( _EQ139);
  _EQ139 = !_LC2_G12 &  _LC5_G19
         # !_LC1_G8 &  _LC2_G12 &  PC6
         #  _LC1_G8 &  _LC2_G12 & !PC6;

-- Node name is '~2027~1' 
-- Equation name is '~2027~1', location is LC4_G8, type is buried.
-- synthesized logic cell 
_LC4_G8  = LCELL( _EQ140);
  _EQ140 =  _LC1_G16 &  PC5
         #  IR5 & !_LC1_G16;

-- Node name is '~2028~1' 
-- Equation name is '~2028~1', location is LC5_G8, type is buried.
-- synthesized logic cell 
_LC5_G8  = LCELL( _EQ141);
  _EQ141 =  _LC1_E3 &  PC5
         # !_LC1_E3 &  _LC4_G8 & !state~3
         #  PC5 &  state~3;

-- Node name is '~2034~1' 
-- Equation name is '~2034~1', location is LC3_G8, type is buried.
-- synthesized logic cell 
_LC3_G8  = LCELL( _EQ142);
  _EQ142 = !_LC3_G12 &  _LC5_G8 & !state~6
         #  PC5 &  state~6
         #  _LC3_G12 &  PC5;

-- Node name is '~2037~1' 
-- Equation name is '~2037~1', location is LC8_G21, type is buried.
-- synthesized logic cell 
_LC8_G21 = LCELL( _EQ143);
  _EQ143 = !_LC2_G12 &  _LC3_G8
         #  _LC2_G12 & !_LC2_G21 &  PC5
         #  _LC2_G12 &  _LC2_G21 & !PC5;

-- Node name is ':2054' 
-- Equation name is '_LC2_F10', type is buried 
_LC2_F10 = LCELL( _EQ144);
  _EQ144 =  _LC1_G16 &  PC4 & !state~3
         #  IR4 & !_LC1_G16 & !state~3;

-- Node name is '~2055~1' 
-- Equation name is '~2055~1', location is LC3_F10, type is buried.
-- synthesized logic cell 
_LC3_F10 = LCELL( _EQ145);
  _EQ145 =  _LC1_E3 &  PC4
         # !_LC1_E3 &  _LC2_F10
         #  PC4 &  state~3;

-- Node name is '~2061~1' 
-- Equation name is '~2061~1', location is LC5_F10, type is buried.
-- synthesized logic cell 
_LC5_F10 = LCELL( _EQ146);
  _EQ146 =  _LC3_F10 & !_LC3_G12 & !state~6
         #  PC4 &  state~6
         #  _LC3_G12 &  PC4;

-- Node name is '~2064~1' 
-- Equation name is '~2064~1', location is LC7_F10, type is buried.
-- synthesized logic cell 
_LC7_F10 = LCELL( _EQ147);
  _EQ147 = !_LC2_G12 &  _LC5_F10
         #  _LC2_G12 & !_LC6_F10 &  PC4
         #  _LC2_G12 &  _LC6_F10 & !PC4;

-- Node name is ':2081' 
-- Equation name is '_LC3_F22', type is buried 
_LC3_F22 = LCELL( _EQ148);
  _EQ148 =  _LC1_G16 &  PC3 & !state~3
         #  IR3 & !_LC1_G16 & !state~3;

-- Node name is '~2082~1' 
-- Equation name is '~2082~1', location is LC4_F22, type is buried.
-- synthesized logic cell 
_LC4_F22 = LCELL( _EQ149);
  _EQ149 =  _LC1_E3 &  PC3
         # !_LC1_E3 &  _LC3_F22
         #  PC3 &  state~3;

-- Node name is '~2088~1' 
-- Equation name is '~2088~1', location is LC5_F22, type is buried.
-- synthesized logic cell 
_LC5_F22 = LCELL( _EQ150);
  _EQ150 = !_LC3_G12 &  _LC4_F22 & !state~6
         #  PC3 &  state~6
         #  _LC3_G12 &  PC3;

-- Node name is '~2091~1' 
-- Equation name is '~2091~1', location is LC7_F22, type is buried.
-- synthesized logic cell 
_LC7_F22 = LCELL( _EQ151);
  _EQ151 = !_LC2_G12 &  _LC5_F22
         #  _LC2_G12 & !_LC6_F22 &  PC3
         #  _LC2_G12 &  _LC6_F22 & !PC3;

-- Node name is ':2108' 
-- Equation name is '_LC1_G26', type is buried 
_LC1_G26 = LCELL( _EQ152);
  _EQ152 =  _LC1_G16 &  PC2 & !state~3
         #  IR2 & !_LC1_G16 & !state~3;

-- Node name is '~2109~1' 
-- Equation name is '~2109~1', location is LC5_G21, type is buried.
-- synthesized logic cell 
_LC5_G21 = LCELL( _EQ153);
  _EQ153 =  _LC1_E3 &  PC2
         # !_LC1_E3 &  _LC1_G26
         #  PC2 &  state~3;

-- Node name is '~2115~1' 
-- Equation name is '~2115~1', location is LC6_G21, type is buried.
-- synthesized logic cell 
_LC6_G21 = LCELL( _EQ154);
  _EQ154 = !_LC3_G12 &  _LC5_G21 & !state~6
         #  PC2 &  state~6
         #  _LC3_G12 &  PC2;

-- Node name is '~2118~1' 
-- Equation name is '~2118~1', location is LC7_G21, type is buried.
-- synthesized logic cell 
_LC7_G21 = LCELL( _EQ155);
  _EQ155 = !_LC2_G12 &  _LC6_G21
         # !_LC1_C20 &  _LC2_G12 &  PC2
         #  _LC1_C20 &  _LC2_G12 & !PC2;

-- Node name is ':2135' 
-- Equation name is '_LC3_C20', type is buried 
_LC3_C20 = LCELL( _EQ156);
  _EQ156 =  _LC1_G16 &  PC1 & !state~3
         #  IR1 & !_LC1_G16 & !state~3;

-- Node name is '~2136~1' 
-- Equation name is '~2136~1', location is LC4_C20, type is buried.
-- synthesized logic cell 
_LC4_C20 = LCELL( _EQ157);
  _EQ157 =  _LC1_E3 &  PC1
         # !_LC1_E3 &  _LC3_C20
         #  PC1 &  state~3;

-- Node name is '~2142~1' 
-- Equation name is '~2142~1', location is LC5_C20, type is buried.
-- synthesized logic cell 
_LC5_C20 = LCELL( _EQ158);
  _EQ158 = !_LC3_G12 &  _LC4_C20 & !state~6
         #  PC1 &  state~6
         #  _LC3_G12 &  PC1;

-- Node name is '~2145~1' 
-- Equation name is '~2145~1', location is LC6_C20, type is buried.
-- synthesized logic cell 
_LC6_C20 = LCELL( _EQ159);
  _EQ159 = !_LC2_G12 &  _LC5_C20
         #  _LC2_G12 & !PC0 &  PC1
         #  _LC2_G12 &  PC0 & !PC1;

-- Node name is '~2162~1' 
-- Equation name is '~2162~1', location is LC1_G16, type is buried.
-- synthesized logic cell 
!_LC1_G16 = _LC1_G16~NOT;
_LC1_G16~NOT = LCELL( _EQ160);
  _EQ160 = !state~2 & !state~5;

-- Node name is ':2162' 
-- Equation name is '_LC3_G2', type is buried 
_LC3_G2  = LCELL( _EQ161);
  _EQ161 =  _LC1_G16 &  PC0 & !state~3
         #  IR0 & !_LC1_G16 & !state~3;

-- Node name is '~2177~1' 
-- Equation name is '~2177~1', location is LC4_G2, type is buried.
-- synthesized logic cell 
_LC4_G2  = LCELL( _EQ162);
  _EQ162 = !_LC1_E3 &  _LC3_G2 & !state~6
         #  PC0 &  state~6;

-- Node name is '~2177~2' 
-- Equation name is '~2177~2', location is LC5_G2, type is buried.
-- synthesized logic cell 
_LC5_G2  = LCELL( _EQ163);
  _EQ163 =  _LC1_E3 & !state~6
         #  state~3 & !state~6;

-- Node name is '~2177~3' 
-- Equation name is '~2177~3', location is LC6_G2, type is buried.
-- synthesized logic cell 
_LC6_G2  = LCELL( _EQ164);
  _EQ164 = !_LC3_G12 &  _LC4_G2
         #  _LC3_G12 &  PC0
         #  _LC5_G2 &  PC0;

-- Node name is '~2177~4' 
-- Equation name is '~2177~4', location is LC7_G2, type is buried.
-- synthesized logic cell 
_LC7_G2  = LCELL( _EQ165);
  _EQ165 = !_LC2_G12 &  _LC6_G2
         #  _LC2_G12 & !PC0;

-- Node name is '~2190~1' 
-- Equation name is '~2190~1', location is LC6_G13, type is buried.
-- synthesized logic cell 
_LC6_G13 = LCELL( _EQ166);
  _EQ166 =  _LC2_E3 &  MAR7
         # !_LC2_E3 &  _LC4_G13 & !state~3
         #  MAR7 &  state~3;

-- Node name is ':2198' 
-- Equation name is '_LC7_G13', type is buried 
_LC7_G13 = LCELL( _EQ167);
  _EQ167 = !_LC4_G12 &  PC7 &  state~6
         # !_LC4_G12 &  _LC6_G13 & !state~6;

-- Node name is '~2199~1' 
-- Equation name is '~2199~1', location is LC8_G13, type is buried.
-- synthesized logic cell 
_LC8_G13 = LCELL( _EQ168);
  _EQ168 = !_LC1_G12 &  _LC7_G13
         # !_LC1_G12 &  _LC3_G13
         #  _LC1_G12 &  MAR7;

-- Node name is '~2217~1' 
-- Equation name is '~2217~1', location is LC7_G19, type is buried.
-- synthesized logic cell 
_LC7_G19 = LCELL( _EQ169);
  _EQ169 =  _LC2_E3 &  MAR6
         # !_LC2_E3 &  _LC3_G19 & !state~3
         #  MAR6 &  state~3;

-- Node name is ':2225' 
-- Equation name is '_LC8_G19', type is buried 
_LC8_G19 = LCELL( _EQ170);
  _EQ170 = !_LC4_G12 &  PC6 &  state~6
         # !_LC4_G12 &  _LC7_G19 & !state~6;

-- Node name is '~2226~1' 
-- Equation name is '~2226~1', location is LC1_G19, type is buried.
-- synthesized logic cell 
_LC1_G19 = LCELL( _EQ171);
  _EQ171 = !_LC1_G12 &  _LC8_G19
         # !_LC1_G12 &  _LC2_G9
         #  _LC1_G12 &  MAR6;

-- Node name is '~2244~1' 
-- Equation name is '~2244~1', location is LC6_G8, type is buried.
-- synthesized logic cell 
_LC6_G8  = LCELL( _EQ172);
  _EQ172 =  _LC2_E3 &  MAR5
         # !_LC2_E3 &  _LC4_G8 & !state~3
         #  MAR5 &  state~3;

-- Node name is ':2252' 
-- Equation name is '_LC7_G8', type is buried 
_LC7_G8  = LCELL( _EQ173);
  _EQ173 = !_LC4_G12 &  PC5 &  state~6
         # !_LC4_G12 &  _LC6_G8 & !state~6;

-- Node name is '~2253~1' 
-- Equation name is '~2253~1', location is LC8_G8, type is buried.
-- synthesized logic cell 
_LC8_G8  = LCELL( _EQ174);
  _EQ174 = !_LC1_G12 &  _LC7_G8
         # !_LC1_G12 &  _LC4_G10
         #  _LC1_G12 &  MAR5;

-- Node name is '~2271~1' 
-- Equation name is '~2271~1', location is LC8_F10, type is buried.
-- synthesized logic cell 
_LC8_F10 = LCELL( _EQ175);
  _EQ175 =  _LC2_E3 &  MAR4
         #  MAR4 &  state~3
         # !_LC2_E3 &  _LC2_F10;

-- Node name is ':2279' 
-- Equation name is '_LC1_F10', type is buried 
_LC1_F10 = LCELL( _EQ176);
  _EQ176 = !_LC4_G12 &  PC4 &  state~6
         # !_LC4_G12 &  _LC8_F10 & !state~6;

-- Node name is '~2280~1' 
-- Equation name is '~2280~1', location is LC5_F7, type is buried.
-- synthesized logic cell 
_LC5_F7  = LCELL( _EQ177);
  _EQ177 =  _LC1_F10 & !_LC1_G12
         #  _LC1_F21 & !_LC1_G12
         #  _LC1_G12 &  MAR4;

-- Node name is '~2298~1' 
-- Equation name is '~2298~1', location is LC8_F22, type is buried.
-- synthesized logic cell 
_LC8_F22 = LCELL( _EQ178);
  _EQ178 =  _LC2_E3 &  MAR3
         #  MAR3 &  state~3
         # !_LC2_E3 &  _LC3_F22;

-- Node name is ':2306' 
-- Equation name is '_LC1_F22', type is buried 
_LC1_F22 = LCELL( _EQ179);
  _EQ179 = !_LC4_G12 &  PC3 &  state~6
         # !_LC4_G12 &  _LC8_F22 & !state~6;

-- Node name is '~2307~1' 
-- Equation name is '~2307~1', location is LC8_F21, type is buried.
-- synthesized logic cell 
_LC8_F21 = LCELL( _EQ180);
  _EQ180 =  _LC1_F22 & !_LC1_G12
         # !_LC1_G12 &  _LC2_F21
         #  _LC1_G12 &  MAR3;

-- Node name is '~2325~1' 
-- Equation name is '~2325~1', location is LC5_G26, type is buried.
-- synthesized logic cell 
_LC5_G26 = LCELL( _EQ181);
  _EQ181 =  _LC2_E3 &  MAR2
         #  MAR2 &  state~3
         #  _LC1_G26 & !_LC2_E3;

-- Node name is ':2333' 
-- Equation name is '_LC6_G26', type is buried 
_LC6_G26 = LCELL( _EQ182);
  _EQ182 = !_LC4_G12 &  PC2 &  state~6
         # !_LC4_G12 &  _LC5_G26 & !state~6;

-- Node name is '~2334~1' 
-- Equation name is '~2334~1', location is LC7_G26, type is buried.
-- synthesized logic cell 
_LC7_G26 = LCELL( _EQ183);
  _EQ183 = !_LC1_G12 &  _LC6_G26
         # !_LC1_G12 &  _LC2_G26
         #  _LC1_G12 &  MAR2;

-- Node name is '~2352~1' 
-- Equation name is '~2352~1', location is LC8_C20, type is buried.
-- synthesized logic cell 
_LC8_C20 = LCELL( _EQ184);
  _EQ184 =  _LC2_E3 &  MAR1
         #  MAR1 &  state~3
         # !_LC2_E3 &  _LC3_C20;

-- Node name is ':2360' 
-- Equation name is '_LC2_C20', type is buried 
_LC2_C20 = LCELL( _EQ185);
  _EQ185 = !_LC4_G12 &  PC1 &  state~6
         # !_LC4_G12 &  _LC8_C20 & !state~6;

-- Node name is '~2361~1' 
-- Equation name is '~2361~1', location is LC8_C1, type is buried.
-- synthesized logic cell 
_LC8_C1  = LCELL( _EQ186);
  _EQ186 = !_LC1_G12 &  _LC2_C20
         # !_LC1_G12 &  _LC3_C1
         #  _LC1_G12 &  MAR1;

-- Node name is '~2379~1' 
-- Equation name is '~2379~1', location is LC8_G2, type is buried.
-- synthesized logic cell 
_LC8_G2  = LCELL( _EQ187);
  _EQ187 =  _LC2_E3 &  MAR0
         #  MAR0 &  state~3
         # !_LC2_E3 &  _LC3_G2;

-- Node name is ':2387' 
-- Equation name is '_LC2_G2', type is buried 
_LC2_G2  = LCELL( _EQ188);
  _EQ188 = !_LC4_G12 &  PC0 &  state~6
         # !_LC4_G12 &  _LC8_G2 & !state~6;

-- Node name is '~2388~1' 
-- Equation name is '~2388~1', location is LC4_G25, type is buried.
-- synthesized logic cell 
_LC4_G25 = LCELL( _EQ189);
  _EQ189 = !_LC1_G12 &  _LC2_G2
         # !_LC1_G12 &  _LC1_G25
         #  _LC1_G12 &  MAR0;

-- Node name is '~2400~1' 
-- Equation name is '~2400~1', location is LC2_H2, type is buried.
-- synthesized logic cell 
_LC2_H2  = LCELL( _EQ190);
  _EQ190 =  AC15 &  state~2
         #  AC15 & !state~5
         #  data_in15 & !state~2 &  state~5;

-- Node name is '~2406~1' 
-- Equation name is '~2406~1', location is LC3_H2, type is buried.
-- synthesized logic cell 
_LC3_H2  = LCELL( _EQ191);
  _EQ191 =  AC15 &  _LC2_E3
         #  AC15 &  state~3
         # !_LC2_E3 &  _LC2_H2 & !state~3;

-- Node name is '~2409~1' 
-- Equation name is '~2409~1', location is LC4_H2, type is buried.
-- synthesized logic cell 
_LC4_H2  = LCELL( _EQ192);
  _EQ192 =  _LC1_H2 &  state~6
         #  _LC3_H2 & !state~6;

-- Node name is '~2415~1' 
-- Equation name is '~2415~1', location is LC6_H2, type is buried.
-- synthesized logic cell 
_LC6_H2  = LCELL( _EQ193);
  _EQ193 = !_LC1_G12 & !_LC4_G12 &  _LC4_H2
         #  AC15 &  _LC4_G12
         #  AC15 &  _LC1_G12;

-- Node name is '~2427~1' 
-- Equation name is '~2427~1', location is LC5_H10, type is buried.
-- synthesized logic cell 
_LC5_H10 = LCELL( _EQ194);
  _EQ194 =  AC14 &  state~2
         #  AC14 & !state~5
         #  data_in14 & !state~2 &  state~5;

-- Node name is '~2433~1' 
-- Equation name is '~2433~1', location is LC6_H10, type is buried.
-- synthesized logic cell 
_LC6_H10 = LCELL( _EQ195);
  _EQ195 =  AC14 &  _LC2_E3
         #  AC14 &  state~3
         # !_LC2_E3 &  _LC5_H10 & !state~3;

-- Node name is '~2436~1' 
-- Equation name is '~2436~1', location is LC7_H10, type is buried.
-- synthesized logic cell 
_LC7_H10 = LCELL( _EQ196);
  _EQ196 =  _LC4_H10 &  state~6
         #  _LC6_H10 & !state~6;

-- Node name is '~2442~1' 
-- Equation name is '~2442~1', location is LC8_H10, type is buried.
-- synthesized logic cell 
_LC8_H10 = LCELL( _EQ197);
  _EQ197 = !_LC1_G12 & !_LC4_G12 &  _LC7_H10
         #  AC14 &  _LC4_G12
         #  AC14 &  _LC1_G12;

-- Node name is '~2454~1' 
-- Equation name is '~2454~1', location is LC4_H13, type is buried.
-- synthesized logic cell 
_LC4_H13 = LCELL( _EQ198);
  _EQ198 =  AC13 &  state~2
         #  AC13 & !state~5
         #  data_in13 & !state~2 &  state~5;

-- Node name is '~2460~1' 
-- Equation name is '~2460~1', location is LC5_H13, type is buried.
-- synthesized logic cell 
_LC5_H13 = LCELL( _EQ199);
  _EQ199 =  AC13 &  _LC1_E3
         #  AC13 &  state~3
         # !_LC1_E3 &  _LC4_H13 & !state~3;

-- Node name is '~2463~1' 
-- Equation name is '~2463~1', location is LC6_H13, type is buried.
-- synthesized logic cell 
_LC6_H13 = LCELL( _EQ200);
  _EQ200 =  _LC3_H13 &  state~6
         #  _LC5_H13 & !state~6;

-- Node name is '~2469~1' 
-- Equation name is '~2469~1', location is LC7_H13, type is buried.
-- synthesized logic cell 
_LC7_H13 = LCELL( _EQ201);
  _EQ201 = !_LC1_G12 & !_LC4_G12 &  _LC6_H13
         #  AC13 &  _LC4_G12
         #  AC13 &  _LC1_G12;

-- Node name is '~2481~1' 
-- Equation name is '~2481~1', location is LC5_D2, type is buried.
-- synthesized logic cell 
_LC5_D2  = LCELL( _EQ202);
  _EQ202 =  AC12 &  state~2
         #  AC12 & !state~5
         #  data_in12 & !state~2 &  state~5;

-- Node name is '~2487~1' 
-- Equation name is '~2487~1', location is LC6_D2, type is buried.
-- synthesized logic cell 
_LC6_D2  = LCELL( _EQ203);
  _EQ203 =  AC12 &  _LC1_E3
         #  AC12 &  state~3
         # !_LC1_E3 &  _LC5_D2 & !state~3;

-- Node name is '~2490~1' 
-- Equation name is '~2490~1', location is LC7_D2, type is buried.
-- synthesized logic cell 
_LC7_D2  = LCELL( _EQ204);
  _EQ204 =  _LC3_D2 &  state~6
         #  _LC6_D2 & !state~6;

-- Node name is '~2496~1' 
-- Equation name is '~2496~1', location is LC8_D2, type is buried.
-- synthesized logic cell 
_LC8_D2  = LCELL( _EQ205);
  _EQ205 = !_LC1_G12 & !_LC4_G12 &  _LC7_D2
         #  AC12 &  _LC4_G12
         #  AC12 &  _LC1_G12;

-- Node name is '~2508~1' 
-- Equation name is '~2508~1', location is LC3_D22, type is buried.
-- synthesized logic cell 
_LC3_D22 = LCELL( _EQ206);
  _EQ206 =  AC11 &  state~2
         #  AC11 & !state~5
         #  data_in11 & !state~2 &  state~5;

-- Node name is '~2514~1' 
-- Equation name is '~2514~1', location is LC4_D22, type is buried.
-- synthesized logic cell 
_LC4_D22 = LCELL( _EQ207);
  _EQ207 =  AC11 &  _LC1_E3
         #  AC11 &  state~3
         # !_LC1_E3 &  _LC3_D22 & !state~3;

-- Node name is '~2517~1' 
-- Equation name is '~2517~1', location is LC5_D22, type is buried.
-- synthesized logic cell 
_LC5_D22 = LCELL( _EQ208);
  _EQ208 =  _LC2_D22 &  state~6
         #  _LC4_D22 & !state~6;

-- Node name is '~2523~1' 
-- Equation name is '~2523~1', location is LC6_D22, type is buried.
-- synthesized logic cell 
_LC6_D22 = LCELL( _EQ209);
  _EQ209 = !_LC1_G12 & !_LC4_G12 &  _LC5_D22
         #  AC11 &  _LC4_G12
         #  AC11 &  _LC1_G12;

-- Node name is '~2535~1' 
-- Equation name is '~2535~1', location is LC5_D9, type is buried.
-- synthesized logic cell 
_LC5_D9  = LCELL( _EQ210);
  _EQ210 =  AC10 &  state~2
         #  AC10 & !state~5
         #  data_in10 & !state~2 &  state~5;

-- Node name is '~2541~1' 
-- Equation name is '~2541~1', location is LC6_D9, type is buried.
-- synthesized logic cell 
_LC6_D9  = LCELL( _EQ211);
  _EQ211 =  AC10 &  _LC1_E3
         #  AC10 &  state~3
         # !_LC1_E3 &  _LC5_D9 & !state~3;

-- Node name is '~2544~1' 
-- Equation name is '~2544~1', location is LC7_D9, type is buried.
-- synthesized logic cell 
_LC7_D9  = LCELL( _EQ212);
  _EQ212 =  _LC3_D9 &  state~6
         #  _LC6_D9 & !state~6;

-- Node name is '~2550~1' 
-- Equation name is '~2550~1', location is LC8_D9, type is buried.
-- synthesized logic cell 
_LC8_D9  = LCELL( _EQ213);
  _EQ213 = !_LC1_G12 & !_LC4_G12 &  _LC7_D9
         #  AC10 &  _LC4_G12
         #  AC10 &  _LC1_G12;

-- Node name is '~2562~1' 
-- Equation name is '~2562~1', location is LC4_D7, type is buried.
-- synthesized logic cell 
_LC4_D7  = LCELL( _EQ214);
  _EQ214 =  AC9 &  state~2
         #  AC9 & !state~5
         #  data_in9 & !state~2 &  state~5;

-- Node name is '~2568~1' 
-- Equation name is '~2568~1', location is LC5_D7, type is buried.
-- synthesized logic cell 
_LC5_D7  = LCELL( _EQ215);
  _EQ215 =  AC9 &  _LC1_E3
         #  AC9 &  state~3
         # !_LC1_E3 &  _LC4_D7 & !state~3;

-- Node name is '~2571~1' 
-- Equation name is '~2571~1', location is LC6_D7, type is buried.
-- synthesized logic cell 
_LC6_D7  = LCELL( _EQ216);
  _EQ216 =  _LC2_D7 &  state~6
         #  _LC5_D7 & !state~6;

-- Node name is '~2577~1' 
-- Equation name is '~2577~1', location is LC7_D7, type is buried.
-- synthesized logic cell 
_LC7_D7  = LCELL( _EQ217);
  _EQ217 = !_LC1_G12 & !_LC4_G12 &  _LC6_D7
         #  AC9 &  _LC4_G12
         #  AC9 &  _LC1_G12;

-- Node name is '~2589~1' 
-- Equation name is '~2589~1', location is LC5_E6, type is buried.
-- synthesized logic cell 
_LC5_E6  = LCELL( _EQ218);
  _EQ218 =  AC8 &  state~2
         #  AC8 & !state~5
         #  data_in8 & !state~2 &  state~5;

-- Node name is '~2595~1' 
-- Equation name is '~2595~1', location is LC6_E6, type is buried.
-- synthesized logic cell 
_LC6_E6  = LCELL( _EQ219);
  _EQ219 =  AC8 &  _LC1_E3
         #  AC8 &  state~3
         # !_LC1_E3 &  _LC5_E6 & !state~3;

-- Node name is '~2598~1' 
-- Equation name is '~2598~1', location is LC7_E6, type is buried.
-- synthesized logic cell 
_LC7_E6  = LCELL( _EQ220);
  _EQ220 =  _LC4_E6 &  state~6
         #  _LC6_E6 & !state~6;

-- Node name is '~2604~1' 
-- Equation name is '~2604~1', location is LC8_E6, type is buried.
-- synthesized logic cell 
_LC8_E6  = LCELL( _EQ221);
  _EQ221 = !_LC1_G12 & !_LC4_G12 &  _LC7_E6
         #  AC8 &  _LC4_G12
         #  AC8 &  _LC1_G12;

-- Node name is '~2616~1' 
-- Equation name is '~2616~1', location is LC3_E23, type is buried.
-- synthesized logic cell 
_LC3_E23 = LCELL( _EQ222);
  _EQ222 =  AC7 &  state~2
         #  AC7 & !state~5
         #  data_in7 & !state~2 &  state~5;

-- Node name is '~2622~1' 
-- Equation name is '~2622~1', location is LC4_E23, type is buried.
-- synthesized logic cell 
_LC4_E23 = LCELL( _EQ223);
  _EQ223 =  AC7 &  _LC1_E3
         #  AC7 &  state~3
         # !_LC1_E3 &  _LC3_E23 & !state~3;

-- Node name is '~2625~1' 
-- Equation name is '~2625~1', location is LC6_E23, type is buried.
-- synthesized logic cell 
_LC6_E23 = LCELL( _EQ224);
  _EQ224 =  _LC2_E23 &  state~6
         #  _LC4_E23 & !state~6;

-- Node name is '~2631~1' 
-- Equation name is '~2631~1', location is LC7_E23, type is buried.
-- synthesized logic cell 
_LC7_E23 = LCELL( _EQ225);
  _EQ225 = !_LC1_G12 & !_LC4_G12 &  _LC6_E23
         #  AC7 &  _LC4_G12
         #  AC7 &  _LC1_G12;

-- Node name is '~2643~1' 
-- Equation name is '~2643~1', location is LC3_E15, type is buried.
-- synthesized logic cell 
_LC3_E15 = LCELL( _EQ226);
  _EQ226 =  AC6 &  state~2
         #  AC6 & !state~5
         #  data_in6 & !state~2 &  state~5;

-- Node name is '~2649~1' 
-- Equation name is '~2649~1', location is LC5_E15, type is buried.
-- synthesized logic cell 
_LC5_E15 = LCELL( _EQ227);
  _EQ227 =  AC6 &  _LC1_E3
         #  AC6 &  state~3
         # !_LC1_E3 &  _LC3_E15 & !state~3;

-- Node name is '~2652~1' 
-- Equation name is '~2652~1', location is LC6_E15, type is buried.
-- synthesized logic cell 
_LC6_E15 = LCELL( _EQ228);
  _EQ228 =  _LC2_E15 &  state~6
         #  _LC5_E15 & !state~6;

-- Node name is '~2658~1' 
-- Equation name is '~2658~1', location is LC7_E15, type is buried.
-- synthesized logic cell 
_LC7_E15 = LCELL( _EQ229);
  _EQ229 = !_LC1_G12 & !_LC4_G12 &  _LC6_E15
         #  AC6 &  _LC4_G12
         #  AC6 &  _LC1_G12;

-- Node name is '~2670~1' 
-- Equation name is '~2670~1', location is LC4_E2, type is buried.
-- synthesized logic cell 
_LC4_E2  = LCELL( _EQ230);
  _EQ230 =  AC5 &  state~2
         #  AC5 & !state~5
         #  data_in5 & !state~2 &  state~5;

-- Node name is '~2676~1' 
-- Equation name is '~2676~1', location is LC5_E2, type is buried.
-- synthesized logic cell 
_LC5_E2  = LCELL( _EQ231);
  _EQ231 =  AC5 &  _LC1_E3
         #  AC5 &  state~3
         # !_LC1_E3 &  _LC4_E2 & !state~3;

-- Node name is '~2679~1' 
-- Equation name is '~2679~1', location is LC6_E2, type is buried.
-- synthesized logic cell 
_LC6_E2  = LCELL( _EQ232);
  _EQ232 =  _LC3_E2 &  state~6
         #  _LC5_E2 & !state~6;

-- Node name is '~2685~1' 
-- Equation name is '~2685~1', location is LC7_E2, type is buried.
-- synthesized logic cell 
_LC7_E2  = LCELL( _EQ233);
  _EQ233 = !_LC1_G12 & !_LC4_G12 &  _LC6_E2
         #  AC5 &  _LC4_G12
         #  AC5 &  _LC1_G12;

-- Node name is '~2697~1' 
-- Equation name is '~2697~1', location is LC4_E9, type is buried.
-- synthesized logic cell 
_LC4_E9  = LCELL( _EQ234);
  _EQ234 =  AC4 &  state~2
         #  AC4 & !state~5
         #  data_in4 & !state~2 &  state~5;

-- Node name is '~2703~1' 
-- Equation name is '~2703~1', location is LC5_E9, type is buried.
-- synthesized logic cell 
_LC5_E9  = LCELL( _EQ235);
  _EQ235 =  AC4 &  _LC1_E3
         #  AC4 &  state~3
         # !_LC1_E3 &  _LC4_E9 & !state~3;

-- Node name is '~2706~1' 
-- Equation name is '~2706~1', location is LC6_E9, type is buried.
-- synthesized logic cell 
_LC6_E9  = LCELL( _EQ236);
  _EQ236 =  _LC3_E9 &  state~6
         #  _LC5_E9 & !state~6;

-- Node name is '~2712~1' 
-- Equation name is '~2712~1', location is LC7_E9, type is buried.
-- synthesized logic cell 
_LC7_E9  = LCELL( _EQ237);
  _EQ237 = !_LC1_G12 & !_LC4_G12 &  _LC6_E9
         #  AC4 &  _LC4_G12
         #  AC4 &  _LC1_G12;

-- Node name is '~2724~1' 
-- Equation name is '~2724~1', location is LC3_E25, type is buried.
-- synthesized logic cell 
_LC3_E25 = LCELL( _EQ238);
  _EQ238 =  AC3 &  state~2
         #  AC3 & !state~5
         #  data_in3 & !state~2 &  state~5;

-- Node name is '~2730~1' 
-- Equation name is '~2730~1', location is LC4_E25, type is buried.
-- synthesized logic cell 
_LC4_E25 = LCELL( _EQ239);
  _EQ239 =  AC3 &  _LC1_E3
         #  AC3 &  state~3
         # !_LC1_E3 &  _LC3_E25 & !state~3;

-- Node name is '~2733~1' 
-- Equation name is '~2733~1', location is LC5_E25, type is buried.
-- synthesized logic cell 
_LC5_E25 = LCELL( _EQ240);
  _EQ240 =  _LC1_E25 &  state~6
         #  _LC4_E25 & !state~6;

-- Node name is '~2739~1' 
-- Equation name is '~2739~1', location is LC6_E25, type is buried.
-- synthesized logic cell 
_LC6_E25 = LCELL( _EQ241);
  _EQ241 = !_LC1_G12 & !_LC3_G12 &  _LC5_E25
         #  AC3 &  _LC3_G12
         #  AC3 &  _LC1_G12;

-- Node name is '~2751~1' 
-- Equation name is '~2751~1', location is LC4_E11, type is buried.
-- synthesized logic cell 
_LC4_E11 = LCELL( _EQ242);
  _EQ242 =  AC2 &  state~2
         #  AC2 & !state~5
         #  data_in2 & !state~2 &  state~5;

-- Node name is '~2757~1' 
-- Equation name is '~2757~1', location is LC6_E11, type is buried.
-- synthesized logic cell 
_LC6_E11 = LCELL( _EQ243);
  _EQ243 =  AC2 &  _LC1_E3
         #  AC2 &  state~3
         # !_LC1_E3 &  _LC4_E11 & !state~3;

-- Node name is '~2760~1' 
-- Equation name is '~2760~1', location is LC7_E11, type is buried.
-- synthesized logic cell 
_LC7_E11 = LCELL( _EQ244);
  _EQ244 =  _LC3_E11 &  state~6
         #  _LC6_E11 & !state~6;

-- Node name is '~2766~1' 
-- Equation name is '~2766~1', location is LC8_E11, type is buried.
-- synthesized logic cell 
_LC8_E11 = LCELL( _EQ245);
  _EQ245 = !_LC1_G12 & !_LC3_G12 &  _LC7_E11
         #  AC2 &  _LC3_G12
         #  AC2 &  _LC1_G12;

-- Node name is '~2778~1' 
-- Equation name is '~2778~1', location is LC6_C1, type is buried.
-- synthesized logic cell 
_LC6_C1  = LCELL( _EQ246);
  _EQ246 =  AC1 &  state~2
         #  AC1 & !state~5
         #  data_in1 & !state~2 &  state~5;

-- Node name is '~2784~1' 
-- Equation name is '~2784~1', location is LC7_C1, type is buried.
-- synthesized logic cell 
_LC7_C1  = LCELL( _EQ247);
  _EQ247 =  AC1 &  _LC1_E3
         #  AC1 &  state~3
         # !_LC1_E3 &  _LC6_C1 & !state~3;

-- Node name is '~2787~1' 
-- Equation name is '~2787~1', location is LC4_C1, type is buried.
-- synthesized logic cell 
_LC4_C1  = LCELL( _EQ248);
  _EQ248 =  _LC7_C1 & !state~6
         #  AC1 & !_LC4_E22 &  state~6
         # !AC1 &  _LC4_E22 &  state~6;

-- Node name is '~2793~1' 
-- Equation name is '~2793~1', location is LC7_D12, type is buried.
-- synthesized logic cell 
_LC7_D12 = LCELL( _EQ249);
  _EQ249 = !_LC2_G12 & !_LC3_G12 &  _LC4_C1
         #  AC1 &  _LC3_G12
         #  AC1 &  _LC2_G12;

-- Node name is ':2812' 
-- Equation name is '_LC6_E22', type is buried 
_LC6_E22 = LCELL( _EQ250);
  _EQ250 =  AC0 &  _LC1_E3;

-- Node name is '~2825~1' 
-- Equation name is '~2825~1', location is LC2_E11, type is buried.
-- synthesized logic cell 
!_LC2_E11 = _LC2_E11~NOT;
_LC2_E11~NOT = LCELL( _EQ251);
  _EQ251 = !state~2 & !state~3 &  state~5;

-- Node name is '~2825~2' 
-- Equation name is '~2825~2', location is LC3_E22, type is buried.
-- synthesized logic cell 
_LC3_E22 = LCELL( _EQ252);
  _EQ252 = !_LC1_E3 &  _LC2_E11 & !state~6
         # !data_in0 &  state~6;

-- Node name is '~2825~3' 
-- Equation name is '~2825~3', location is LC5_E22, type is buried.
-- synthesized logic cell 
_LC5_E22 = LCELL( _EQ253);
  _EQ253 = !_LC1_E3 & !_LC2_E11 & !state~6
         # !AC0 &  state~6;

-- Node name is '~2825~4' 
-- Equation name is '~2825~4', location is LC7_E22, type is buried.
-- synthesized logic cell 
_LC7_E22 = LCELL( _EQ254);
  _EQ254 =  data_in0 &  _LC5_E22
         #  _LC6_E22 & !state~6;

-- Node name is '~2825~5' 
-- Equation name is '~2825~5', location is LC8_E22, type is buried.
-- synthesized logic cell 
_LC8_E22 = LCELL( _EQ255);
  _EQ255 =  AC0 &  _LC3_E22
         #  AC0 & !_LC7_G12
         #  _LC7_E22 &  _LC7_G12;

-- Node name is '~2852~1' 
-- Equation name is '~2852~1', location is LC1_F7, type is buried.
-- synthesized logic cell 
_LC1_F7  = LCELL( _EQ256);
  _EQ256 =  _LC4_G12 &  _LC8_F7
         #  _LC8_F7 &  state~6
         #  _LC8_F7 & !state~3;

-- Node name is '~2852~2' 
-- Equation name is '~2852~2', location is LC4_F7, type is buried.
-- synthesized logic cell 
_LC4_F7  = LCELL( _EQ257);
  _EQ257 =  _LC1_F7
         #  _LC2_E3 & !_LC4_G12 & !state~6;

-- Node name is '~2870~1' 
-- Equation name is '~2870~1', location is LC7_G16, type is buried.
-- synthesized logic cell 
_LC7_G16 = LCELL( _EQ258);
  _EQ258 = !_LC1_G9
         #  state~6
         #  state~1;



Project Information                   e:\vhdl designs\231designs\10up1\up1.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'FLEX10K' family

      CARRY_CHAIN                         = ignore
      CARRY_CHAIN_LENGTH                  = 32
      CASCADE_CHAIN                       = ignore
      CASCADE_CHAIN_LENGTH                = 2
      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SUBFACTOR_EXTRACTION                = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = on

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Use Quartus Fitter                        = on
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:01
   Database Builder                       00:00:01
   Logic Synthesizer                      00:00:02
   Partitioner                            00:00:01
   Fitter                                 00:00:15
   Timing SNF Extractor                   00:00:01
   Assembler                              00:00:02
   --------------------------             --------
   Total Time                             00:00:23


Memory Allocated
-----------------

Peak memory allocated during compilation  = 36,582K
