$date
	Sat Feb 25 11:30:39 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module five_b_tb $end
$var wire 1 ! q $end
$var reg 1 " clock $end
$var reg 1 # d $end
$scope module uut $end
$var wire 1 " clock $end
$var wire 1 # d $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x#
0"
x!
$end
#5
1"
0#
#10
1!
0"
1#
#15
1"
#20
0"
#25
1"
#30
0"
#35
1"
#40
0"
#45
1"
#50
0"
#55
1"
#60
0"
#65
1"
#70
0"
#75
1"
#80
0"
#85
1"
#90
0"
#95
1"
#100
0"
#105
1"
#110
0"
#115
1"
