
/*******************************************************************
*
* CAUTION: This file is automatically generated by libgen.
* Version: Xilinx EDK 14.5 EDK_P.58f
* DO NOT EDIT.
*
* Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

* 
* Description: Driver parameters
*
*******************************************************************/

#define STDIN_BASEADDRESS 0x80000000
#define STDOUT_BASEADDRESS 0x80000000

/******************************************************************/

/* Definitions for driver UARTLITE */
#define XPAR_XUARTLITE_NUM_INSTANCES 1

/* Definitions for peripheral DEBUG_MODULE */
#define XPAR_DEBUG_MODULE_BASEADDR 0x41400000
#define XPAR_DEBUG_MODULE_HIGHADDR 0x4140FFFF
#define XPAR_DEBUG_MODULE_DEVICE_ID 0
#define XPAR_DEBUG_MODULE_BAUDRATE 0
#define XPAR_DEBUG_MODULE_USE_PARITY 0
#define XPAR_DEBUG_MODULE_ODD_PARITY 0
#define XPAR_DEBUG_MODULE_DATA_BITS 0


/******************************************************************/

/* Canonical definitions for peripheral DEBUG_MODULE */
#define XPAR_UARTLITE_0_DEVICE_ID XPAR_DEBUG_MODULE_DEVICE_ID
#define XPAR_UARTLITE_0_BASEADDR 0x41400000
#define XPAR_UARTLITE_0_HIGHADDR 0x4140FFFF
#define XPAR_UARTLITE_0_BAUDRATE 0
#define XPAR_UARTLITE_0_USE_PARITY 0
#define XPAR_UARTLITE_0_ODD_PARITY 0
#define XPAR_UARTLITE_0_DATA_BITS 0
#define XPAR_UARTLITE_0_SIO_CHAN -1


/******************************************************************/

/* Definitions for driver GPIO */
#define XPAR_XGPIO_NUM_INSTANCES 27

/* Definitions for peripheral ERROR_I_BASE */
#define XPAR_ERROR_I_BASE_BASEADDR 0x90000000
#define XPAR_ERROR_I_BASE_HIGHADDR 0x90000FFF
#define XPAR_ERROR_I_BASE_DEVICE_ID 0
#define XPAR_ERROR_I_BASE_INTERRUPT_PRESENT 0
#define XPAR_ERROR_I_BASE_IS_DUAL 0


/* Definitions for peripheral ERROR_U00_U01 */
#define XPAR_ERROR_U00_U01_BASEADDR 0x90001000
#define XPAR_ERROR_U00_U01_HIGHADDR 0x90001FFF
#define XPAR_ERROR_U00_U01_DEVICE_ID 1
#define XPAR_ERROR_U00_U01_INTERRUPT_PRESENT 0
#define XPAR_ERROR_U00_U01_IS_DUAL 1


/* Definitions for peripheral ERROR_U02_U10 */
#define XPAR_ERROR_U02_U10_BASEADDR 0x90002000
#define XPAR_ERROR_U02_U10_HIGHADDR 0x90002FFF
#define XPAR_ERROR_U02_U10_DEVICE_ID 2
#define XPAR_ERROR_U02_U10_INTERRUPT_PRESENT 0
#define XPAR_ERROR_U02_U10_IS_DUAL 1


/* Definitions for peripheral ERROR_U11_U12 */
#define XPAR_ERROR_U11_U12_BASEADDR 0x90003000
#define XPAR_ERROR_U11_U12_HIGHADDR 0x90003FFF
#define XPAR_ERROR_U11_U12_DEVICE_ID 3
#define XPAR_ERROR_U11_U12_INTERRUPT_PRESENT 0
#define XPAR_ERROR_U11_U12_IS_DUAL 1


/* Definitions for peripheral ERROR_U20_U21 */
#define XPAR_ERROR_U20_U21_BASEADDR 0x90004000
#define XPAR_ERROR_U20_U21_HIGHADDR 0x90004FFF
#define XPAR_ERROR_U20_U21_DEVICE_ID 4
#define XPAR_ERROR_U20_U21_INTERRUPT_PRESENT 0
#define XPAR_ERROR_U20_U21_IS_DUAL 1


/* Definitions for peripheral ERROR_U22_X00 */
#define XPAR_ERROR_U22_X00_BASEADDR 0x90005000
#define XPAR_ERROR_U22_X00_HIGHADDR 0x90005FFF
#define XPAR_ERROR_U22_X00_DEVICE_ID 5
#define XPAR_ERROR_U22_X00_INTERRUPT_PRESENT 0
#define XPAR_ERROR_U22_X00_IS_DUAL 1


/* Definitions for peripheral ERROR_X01_X02 */
#define XPAR_ERROR_X01_X02_BASEADDR 0x90006000
#define XPAR_ERROR_X01_X02_HIGHADDR 0x90006FFF
#define XPAR_ERROR_X01_X02_DEVICE_ID 6
#define XPAR_ERROR_X01_X02_INTERRUPT_PRESENT 0
#define XPAR_ERROR_X01_X02_IS_DUAL 1


/* Definitions for peripheral ERROR_X10_X11 */
#define XPAR_ERROR_X10_X11_BASEADDR 0x90007000
#define XPAR_ERROR_X10_X11_HIGHADDR 0x90007FFF
#define XPAR_ERROR_X10_X11_DEVICE_ID 7
#define XPAR_ERROR_X10_X11_INTERRUPT_PRESENT 0
#define XPAR_ERROR_X10_X11_IS_DUAL 1


/* Definitions for peripheral ERROR_X12_X20 */
#define XPAR_ERROR_X12_X20_BASEADDR 0x90008000
#define XPAR_ERROR_X12_X20_HIGHADDR 0x90008FFF
#define XPAR_ERROR_X12_X20_DEVICE_ID 8
#define XPAR_ERROR_X12_X20_INTERRUPT_PRESENT 0
#define XPAR_ERROR_X12_X20_IS_DUAL 1


/* Definitions for peripheral ERROR_X21_X22 */
#define XPAR_ERROR_X21_X22_BASEADDR 0x90009000
#define XPAR_ERROR_X21_X22_HIGHADDR 0x90009FFF
#define XPAR_ERROR_X21_X22_DEVICE_ID 9
#define XPAR_ERROR_X21_X22_INTERRUPT_PRESENT 0
#define XPAR_ERROR_X21_X22_IS_DUAL 1


/* Definitions for peripheral IDEAL_ADDRESS_WE */
#define XPAR_IDEAL_ADDRESS_WE_BASEADDR 0xA0005000
#define XPAR_IDEAL_ADDRESS_WE_HIGHADDR 0xA0005FFF
#define XPAR_IDEAL_ADDRESS_WE_DEVICE_ID 10
#define XPAR_IDEAL_ADDRESS_WE_INTERRUPT_PRESENT 0
#define XPAR_IDEAL_ADDRESS_WE_IS_DUAL 1


/* Definitions for peripheral IDEAL_DATA_IN_OUT */
#define XPAR_IDEAL_DATA_IN_OUT_BASEADDR 0xA0004000
#define XPAR_IDEAL_DATA_IN_OUT_HIGHADDR 0xA0004FFF
#define XPAR_IDEAL_DATA_IN_OUT_DEVICE_ID 11
#define XPAR_IDEAL_DATA_IN_OUT_INTERRUPT_PRESENT 0
#define XPAR_IDEAL_DATA_IN_OUT_IS_DUAL 1


/* Definitions for peripheral TEMPLATE_A00_A01 */
#define XPAR_TEMPLATE_A00_A01_BASEADDR 0xB0000000
#define XPAR_TEMPLATE_A00_A01_HIGHADDR 0xB0000FFF
#define XPAR_TEMPLATE_A00_A01_DEVICE_ID 12
#define XPAR_TEMPLATE_A00_A01_INTERRUPT_PRESENT 0
#define XPAR_TEMPLATE_A00_A01_IS_DUAL 1


/* Definitions for peripheral TEMPLATE_A02_A10 */
#define XPAR_TEMPLATE_A02_A10_BASEADDR 0xB0001000
#define XPAR_TEMPLATE_A02_A10_HIGHADDR 0xB0001FFF
#define XPAR_TEMPLATE_A02_A10_DEVICE_ID 13
#define XPAR_TEMPLATE_A02_A10_INTERRUPT_PRESENT 0
#define XPAR_TEMPLATE_A02_A10_IS_DUAL 1


/* Definitions for peripheral TEMPLATE_A11_A12 */
#define XPAR_TEMPLATE_A11_A12_BASEADDR 0xB0002000
#define XPAR_TEMPLATE_A11_A12_HIGHADDR 0xB0002FFF
#define XPAR_TEMPLATE_A11_A12_DEVICE_ID 14
#define XPAR_TEMPLATE_A11_A12_INTERRUPT_PRESENT 0
#define XPAR_TEMPLATE_A11_A12_IS_DUAL 1


/* Definitions for peripheral TEMPLATE_A20_A21 */
#define XPAR_TEMPLATE_A20_A21_BASEADDR 0xB0003000
#define XPAR_TEMPLATE_A20_A21_HIGHADDR 0xB0003FFF
#define XPAR_TEMPLATE_A20_A21_DEVICE_ID 15
#define XPAR_TEMPLATE_A20_A21_INTERRUPT_PRESENT 0
#define XPAR_TEMPLATE_A20_A21_IS_DUAL 1


/* Definitions for peripheral TEMPLATE_A22_B00 */
#define XPAR_TEMPLATE_A22_B00_BASEADDR 0xB0004000
#define XPAR_TEMPLATE_A22_B00_HIGHADDR 0xB0004FFF
#define XPAR_TEMPLATE_A22_B00_DEVICE_ID 16
#define XPAR_TEMPLATE_A22_B00_INTERRUPT_PRESENT 0
#define XPAR_TEMPLATE_A22_B00_IS_DUAL 1


/* Definitions for peripheral TEMPLATE_B01_B02 */
#define XPAR_TEMPLATE_B01_B02_BASEADDR 0xB0005000
#define XPAR_TEMPLATE_B01_B02_HIGHADDR 0xB0005FFF
#define XPAR_TEMPLATE_B01_B02_DEVICE_ID 17
#define XPAR_TEMPLATE_B01_B02_INTERRUPT_PRESENT 0
#define XPAR_TEMPLATE_B01_B02_IS_DUAL 1


/* Definitions for peripheral TEMPLATE_B10_B11 */
#define XPAR_TEMPLATE_B10_B11_BASEADDR 0xB0006000
#define XPAR_TEMPLATE_B10_B11_HIGHADDR 0xB0006FFF
#define XPAR_TEMPLATE_B10_B11_DEVICE_ID 18
#define XPAR_TEMPLATE_B10_B11_INTERRUPT_PRESENT 0
#define XPAR_TEMPLATE_B10_B11_IS_DUAL 1


/* Definitions for peripheral TEMPLATE_B12_B20 */
#define XPAR_TEMPLATE_B12_B20_BASEADDR 0xB0007000
#define XPAR_TEMPLATE_B12_B20_HIGHADDR 0xB0007FFF
#define XPAR_TEMPLATE_B12_B20_DEVICE_ID 19
#define XPAR_TEMPLATE_B12_B20_INTERRUPT_PRESENT 0
#define XPAR_TEMPLATE_B12_B20_IS_DUAL 1


/* Definitions for peripheral TEMPLATE_B21_B22 */
#define XPAR_TEMPLATE_B21_B22_BASEADDR 0xB0008000
#define XPAR_TEMPLATE_B21_B22_HIGHADDR 0xB0008FFF
#define XPAR_TEMPLATE_B21_B22_DEVICE_ID 20
#define XPAR_TEMPLATE_B21_B22_INTERRUPT_PRESENT 0
#define XPAR_TEMPLATE_B21_B22_IS_DUAL 1


/* Definitions for peripheral TEMPLATE_I_BASE */
#define XPAR_TEMPLATE_I_BASE_BASEADDR 0xB0009000
#define XPAR_TEMPLATE_I_BASE_HIGHADDR 0xB0009FFF
#define XPAR_TEMPLATE_I_BASE_DEVICE_ID 21
#define XPAR_TEMPLATE_I_BASE_INTERRUPT_PRESENT 0
#define XPAR_TEMPLATE_I_BASE_IS_DUAL 0


/* Definitions for peripheral TEMPLATE_XBND_UBND */
#define XPAR_TEMPLATE_XBND_UBND_BASEADDR 0xB000A000
#define XPAR_TEMPLATE_XBND_UBND_HIGHADDR 0xB000AFFF
#define XPAR_TEMPLATE_XBND_UBND_DEVICE_ID 22
#define XPAR_TEMPLATE_XBND_UBND_INTERRUPT_PRESENT 0
#define XPAR_TEMPLATE_XBND_UBND_IS_DUAL 1


/* Definitions for peripheral U_ADDRESS_WE */
#define XPAR_U_ADDRESS_WE_BASEADDR 0xA0001000
#define XPAR_U_ADDRESS_WE_HIGHADDR 0xA0001FFF
#define XPAR_U_ADDRESS_WE_DEVICE_ID 23
#define XPAR_U_ADDRESS_WE_INTERRUPT_PRESENT 0
#define XPAR_U_ADDRESS_WE_IS_DUAL 1


/* Definitions for peripheral U_DATA_IN_OUT */
#define XPAR_U_DATA_IN_OUT_BASEADDR 0xA0000000
#define XPAR_U_DATA_IN_OUT_HIGHADDR 0xA0000FFF
#define XPAR_U_DATA_IN_OUT_DEVICE_ID 24
#define XPAR_U_DATA_IN_OUT_INTERRUPT_PRESENT 0
#define XPAR_U_DATA_IN_OUT_IS_DUAL 1


/* Definitions for peripheral X_ADDRESS_WE */
#define XPAR_X_ADDRESS_WE_BASEADDR 0xA0003000
#define XPAR_X_ADDRESS_WE_HIGHADDR 0xA0003FFF
#define XPAR_X_ADDRESS_WE_DEVICE_ID 25
#define XPAR_X_ADDRESS_WE_INTERRUPT_PRESENT 0
#define XPAR_X_ADDRESS_WE_IS_DUAL 1


/* Definitions for peripheral X_DATA_IN_OUT */
#define XPAR_X_DATA_IN_OUT_BASEADDR 0xA0002000
#define XPAR_X_DATA_IN_OUT_HIGHADDR 0xA0002FFF
#define XPAR_X_DATA_IN_OUT_DEVICE_ID 26
#define XPAR_X_DATA_IN_OUT_INTERRUPT_PRESENT 0
#define XPAR_X_DATA_IN_OUT_IS_DUAL 1


/******************************************************************/

/* Definitions for driver EMACLITE */
#define XPAR_XEMACLITE_NUM_INSTANCES 1

/* Definitions for peripheral ETHERNET_LITE */
#define XPAR_ETHERNET_LITE_DEVICE_ID 0
#define XPAR_ETHERNET_LITE_BASEADDR 0x40E00000
#define XPAR_ETHERNET_LITE_HIGHADDR 0x40E0FFFF
#define XPAR_ETHERNET_LITE_TX_PING_PONG 0
#define XPAR_ETHERNET_LITE_RX_PING_PONG 0
#define XPAR_ETHERNET_LITE_INCLUDE_MDIO 1
#define XPAR_ETHERNET_LITE_INCLUDE_INTERNAL_LOOPBACK 0


/******************************************************************/

/* Canonical definitions for peripheral ETHERNET_LITE */
#define XPAR_EMACLITE_0_DEVICE_ID XPAR_ETHERNET_LITE_DEVICE_ID
#define XPAR_EMACLITE_0_BASEADDR 0x40E00000
#define XPAR_EMACLITE_0_HIGHADDR 0x40E0FFFF
#define XPAR_EMACLITE_0_TX_PING_PONG 0
#define XPAR_EMACLITE_0_RX_PING_PONG 0
#define XPAR_EMACLITE_0_INCLUDE_MDIO 1
#define XPAR_EMACLITE_0_INCLUDE_INTERNAL_LOOPBACK 0


/******************************************************************/

/* Definitions for driver IOMODULE */
#define XPAR_XIOMODULE_NUM_INSTANCES 1

/* Definitions for peripheral IOMODULE_0 */
#define XPAR_IOMODULE_0_DEVICE_ID 0
#define XPAR_IOMODULE_0_BASEADDR 0x80000000
#define XPAR_IOMODULE_0_HIGHADDR 0x8000007F
#define XPAR_IOMODULE_0_MASK 0xf0000000
#define XPAR_IOMODULE_0_FREQ 100000000
#define XPAR_IOMODULE_0_USE_UART_RX 1
#define XPAR_IOMODULE_0_USE_UART_TX 1
#define XPAR_IOMODULE_0_UART_BAUDRATE 921600
#define XPAR_IOMODULE_0_UART_PROG_BAUDRATE 1
#define XPAR_IOMODULE_0_UART_DATA_BITS 8
#define XPAR_IOMODULE_0_UART_USE_PARITY 0
#define XPAR_IOMODULE_0_UART_ODD_PARITY 0
#define XPAR_IOMODULE_0_UART_RX_INTERRUPT 0
#define XPAR_IOMODULE_0_UART_TX_INTERRUPT 0
#define XPAR_IOMODULE_0_UART_ERROR_INTERRUPT 0
#define XPAR_IOMODULE_0_USE_FIT1 0
#define XPAR_IOMODULE_0_FIT1_NO_CLOCKS 6216
#define XPAR_IOMODULE_0_FIT1_INTERRUPT 0
#define XPAR_IOMODULE_0_USE_FIT2 0
#define XPAR_IOMODULE_0_FIT2_NO_CLOCKS 6216
#define XPAR_IOMODULE_0_FIT2_INTERRUPT 0
#define XPAR_IOMODULE_0_USE_FIT3 0
#define XPAR_IOMODULE_0_FIT3_NO_CLOCKS 6216
#define XPAR_IOMODULE_0_FIT3_INTERRUPT 0
#define XPAR_IOMODULE_0_USE_FIT4 0
#define XPAR_IOMODULE_0_FIT4_NO_CLOCKS 6216
#define XPAR_IOMODULE_0_FIT4_INTERRUPT 0
#define XPAR_IOMODULE_0_USE_PIT1 0
#define XPAR_IOMODULE_0_PIT1_SIZE 32
#define XPAR_IOMODULE_0_PIT1_READABLE 1
#define XPAR_IOMODULE_0_PIT1_PRESCALER 0
#define XPAR_IOMODULE_0_PIT1_INTERRUPT 0
#define XPAR_IOMODULE_0_USE_PIT2 0
#define XPAR_IOMODULE_0_PIT2_SIZE 32
#define XPAR_IOMODULE_0_PIT2_READABLE 1
#define XPAR_IOMODULE_0_PIT2_PRESCALER 0
#define XPAR_IOMODULE_0_PIT2_INTERRUPT 0
#define XPAR_IOMODULE_0_USE_PIT3 0
#define XPAR_IOMODULE_0_PIT3_SIZE 32
#define XPAR_IOMODULE_0_PIT3_READABLE 1
#define XPAR_IOMODULE_0_PIT3_PRESCALER 0
#define XPAR_IOMODULE_0_PIT3_INTERRUPT 0
#define XPAR_IOMODULE_0_USE_PIT4 0
#define XPAR_IOMODULE_0_PIT4_SIZE 32
#define XPAR_IOMODULE_0_PIT4_READABLE 1
#define XPAR_IOMODULE_0_PIT4_PRESCALER 0
#define XPAR_IOMODULE_0_PIT4_INTERRUPT 0
#define XPAR_IOMODULE_0_USE_GPO1 1
#define XPAR_IOMODULE_0_GPO1_SIZE 32
#define XPAR_IOMODULE_0_USE_GPO2 0
#define XPAR_IOMODULE_0_GPO2_SIZE 32
#define XPAR_IOMODULE_0_USE_GPO3 0
#define XPAR_IOMODULE_0_GPO3_SIZE 32
#define XPAR_IOMODULE_0_USE_GPO4 0
#define XPAR_IOMODULE_0_GPO4_SIZE 32
#define XPAR_IOMODULE_0_USE_GPI1 1
#define XPAR_IOMODULE_0_GPI1_SIZE 32
#define XPAR_IOMODULE_0_GPI1_INTERRUPT 0
#define XPAR_IOMODULE_0_USE_GPI2 0
#define XPAR_IOMODULE_0_GPI2_SIZE 32
#define XPAR_IOMODULE_0_GPI2_INTERRUPT 0
#define XPAR_IOMODULE_0_USE_GPI3 0
#define XPAR_IOMODULE_0_GPI3_SIZE 32
#define XPAR_IOMODULE_0_GPI3_INTERRUPT 0
#define XPAR_IOMODULE_0_USE_GPI4 0
#define XPAR_IOMODULE_0_GPI4_SIZE 32
#define XPAR_IOMODULE_0_GPI4_INTERRUPT 0
#define XPAR_IOMODULE_0_INTC_USE_EXT_INTR 0
#define XPAR_IOMODULE_0_INTC_INTR_SIZE 1
#define XPAR_IOMODULE_0_INTC_HAS_FAST 0
#define XPAR_IOMODULE_0_INTC_BASE_VECTORS 0x00000000
#define XPAR_IOMODULE_0_USE_IO_BUS 0
#define XPAR_IOMODULE_0_IO_BASEADDR 0xFFFFFFFF
#define XPAR_IOMODULE_0_IO_HIGHADDR 0x00000000
#define XPAR_IOMODULE_0_IO_MASK 0xf0000000


/******************************************************************/


/* Additional definitions for peripheral IOMODULE_0 */
#define XPAR_IOMODULE_0_GPO1_INIT 0x00000000
#define XPAR_IOMODULE_0_GPO2_INIT 0x00000000
#define XPAR_IOMODULE_0_GPO3_INIT 0x00000000
#define XPAR_IOMODULE_0_GPO4_INIT 0x00000000
#define XPAR_IOMODULE_0_INTC_LEVEL_EDGE 0x00000000
#define XPAR_IOMODULE_0_INTC_POSITIVE 0x00000001


/******************************************************************/

#define XPAR_IOMODULE_INTC_MAX_INTR_SIZE 0 
#define XPAR_IOMODULE_SINGLE_BASEADDR 0x80000000
#define XPAR_IOMODULE_SINGLE_HIGHADDR 0x8000007F
#define XPAR_IOMODULE_INTC_SINGLE_DEVICE_ID XPAR_IOMODULE_0_DEVICE_ID

/******************************************************************/



/******************************************************************/

/* Definitions for driver S6_DDRX */
#define XPAR_XS6DDR_NUM_INSTANCES 1

/* Definitions for peripheral MCB_DDR2 */
#define XPAR_MCB_DDR2_DEVICE_ID 0
#define XPAR_MCB_DDR2_S0_AXI_ENABLE 1
#define XPAR_MCB_DDR2_S1_AXI_ENABLE 0
#define XPAR_MCB_DDR2_S2_AXI_ENABLE 0
#define XPAR_MCB_DDR2_S3_AXI_ENABLE 0
#define XPAR_MCB_DDR2_S4_AXI_ENABLE 0
#define XPAR_MCB_DDR2_S5_AXI_ENABLE 0
#define XPAR_MCB_DDR2_MEM_BANKADDR_WIDTH 3
#define XPAR_MCB_DDR2_MEM_ADDR_WIDTH 13
#define XPAR_MCB_DDR2_MEM_NUM_COL_BITS 10
#define XPAR_MCB_DDR2_NUM_DQ_PINS 16


/******************************************************************/


/* Definitions for peripheral MCB_DDR2 */
#define XPAR_MCB_DDR2_S0_AXI_BASEADDR 0xC0000000
#define XPAR_MCB_DDR2_S0_AXI_HIGHADDR 0xC7FFFFFF


/******************************************************************/

/* Canonical definitions for peripheral MCB_DDR2 */
#define XPAR_S6DDR_0_DEVICE_ID XPAR_MCB_DDR2_DEVICE_ID
#define XPAR_S6DDR_0_S0_AXI_ENABLE 1
#define XPAR_S6DDR_0_S1_AXI_ENABLE 0
#define XPAR_S6DDR_0_S2_AXI_ENABLE 0
#define XPAR_S6DDR_0_S3_AXI_ENABLE 0
#define XPAR_S6DDR_0_S4_AXI_ENABLE 0
#define XPAR_S6DDR_0_S5_AXI_ENABLE 0
#define XPAR_S6DDR_0_MEM_BANKADDR_WIDTH 3
#define XPAR_S6DDR_0_MEM_ADDR_WIDTH 13
#define XPAR_S6DDR_0_MEM_NUM_COL_BITS 10
#define XPAR_S6DDR_0_NUM_DQ_PINS 16
#define XPAR_S6DDR_0_S0_AXI_BASEADDR 0xC0000000
#define XPAR_S6DDR_0_S0_AXI_HIGHADDR 0xC7FFFFFF


/******************************************************************/

/* Definitions for driver BRAM */
#define XPAR_XBRAM_NUM_INSTANCES 2

/* Definitions for peripheral MICROBLAZE_0_D_BRAM_CTRL */
#define XPAR_MICROBLAZE_0_D_BRAM_CTRL_DEVICE_ID 0
#define XPAR_MICROBLAZE_0_D_BRAM_CTRL_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_D_BRAM_CTRL_ECC 0
#define XPAR_MICROBLAZE_0_D_BRAM_CTRL_FAULT_INJECT 0
#define XPAR_MICROBLAZE_0_D_BRAM_CTRL_CE_FAILING_REGISTERS 0
#define XPAR_MICROBLAZE_0_D_BRAM_CTRL_UE_FAILING_REGISTERS 0
#define XPAR_MICROBLAZE_0_D_BRAM_CTRL_ECC_STATUS_REGISTERS 0
#define XPAR_MICROBLAZE_0_D_BRAM_CTRL_CE_COUNTER_WIDTH 0
#define XPAR_MICROBLAZE_0_D_BRAM_CTRL_ECC_ONOFF_REGISTER 0
#define XPAR_MICROBLAZE_0_D_BRAM_CTRL_ECC_ONOFF_RESET_VALUE 1
#define XPAR_MICROBLAZE_0_D_BRAM_CTRL_WRITE_ACCESS 2
#define XPAR_MICROBLAZE_0_D_BRAM_CTRL_BASEADDR 0x00000000
#define XPAR_MICROBLAZE_0_D_BRAM_CTRL_HIGHADDR 0x0000FFFF


/* Definitions for peripheral MICROBLAZE_0_I_BRAM_CTRL */
#define XPAR_MICROBLAZE_0_I_BRAM_CTRL_DEVICE_ID 1
#define XPAR_MICROBLAZE_0_I_BRAM_CTRL_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_I_BRAM_CTRL_ECC 0
#define XPAR_MICROBLAZE_0_I_BRAM_CTRL_FAULT_INJECT 0
#define XPAR_MICROBLAZE_0_I_BRAM_CTRL_CE_FAILING_REGISTERS 0
#define XPAR_MICROBLAZE_0_I_BRAM_CTRL_UE_FAILING_REGISTERS 0
#define XPAR_MICROBLAZE_0_I_BRAM_CTRL_ECC_STATUS_REGISTERS 0
#define XPAR_MICROBLAZE_0_I_BRAM_CTRL_CE_COUNTER_WIDTH 0
#define XPAR_MICROBLAZE_0_I_BRAM_CTRL_ECC_ONOFF_REGISTER 0
#define XPAR_MICROBLAZE_0_I_BRAM_CTRL_ECC_ONOFF_RESET_VALUE 1
#define XPAR_MICROBLAZE_0_I_BRAM_CTRL_WRITE_ACCESS 2
#define XPAR_MICROBLAZE_0_I_BRAM_CTRL_BASEADDR 0x00000000
#define XPAR_MICROBLAZE_0_I_BRAM_CTRL_HIGHADDR 0x0000FFFF


/******************************************************************/

/* Canonical definitions for peripheral MICROBLAZE_0_D_BRAM_CTRL */
#define XPAR_BRAM_0_DEVICE_ID XPAR_MICROBLAZE_0_D_BRAM_CTRL_DEVICE_ID
#define XPAR_BRAM_0_DATA_WIDTH 32
#define XPAR_BRAM_0_ECC 0
#define XPAR_BRAM_0_FAULT_INJECT 0
#define XPAR_BRAM_0_CE_FAILING_REGISTERS 0
#define XPAR_BRAM_0_UE_FAILING_REGISTERS 0
#define XPAR_BRAM_0_ECC_STATUS_REGISTERS 0
#define XPAR_BRAM_0_CE_COUNTER_WIDTH 0
#define XPAR_BRAM_0_ECC_ONOFF_REGISTER 0
#define XPAR_BRAM_0_ECC_ONOFF_RESET_VALUE 1
#define XPAR_BRAM_0_WRITE_ACCESS 2
#define XPAR_BRAM_0_BASEADDR 0x00000000
#define XPAR_BRAM_0_HIGHADDR 0x0000FFFF

/* Canonical definitions for peripheral MICROBLAZE_0_I_BRAM_CTRL */
#define XPAR_BRAM_1_DEVICE_ID XPAR_MICROBLAZE_0_I_BRAM_CTRL_DEVICE_ID
#define XPAR_BRAM_1_DATA_WIDTH 32
#define XPAR_BRAM_1_ECC 0
#define XPAR_BRAM_1_FAULT_INJECT 0
#define XPAR_BRAM_1_CE_FAILING_REGISTERS 0
#define XPAR_BRAM_1_UE_FAILING_REGISTERS 0
#define XPAR_BRAM_1_ECC_STATUS_REGISTERS 0
#define XPAR_BRAM_1_CE_COUNTER_WIDTH 0
#define XPAR_BRAM_1_ECC_ONOFF_REGISTER 0
#define XPAR_BRAM_1_ECC_ONOFF_RESET_VALUE 1
#define XPAR_BRAM_1_WRITE_ACCESS 2
#define XPAR_BRAM_1_BASEADDR 0x00000000
#define XPAR_BRAM_1_HIGHADDR 0x0000FFFF


/******************************************************************/

#define XPAR_INTC_MAX_NUM_INTR_INPUTS 1
#define XPAR_XINTC_HAS_IPR 1
#define XPAR_XINTC_HAS_SIE 1
#define XPAR_XINTC_HAS_CIE 1
#define XPAR_XINTC_HAS_IVR 1
#define XPAR_XINTC_USE_DCR 0
/* Definitions for driver INTC */
#define XPAR_XINTC_NUM_INSTANCES 1

/* Definitions for peripheral MICROBLAZE_0_INTC */
#define XPAR_MICROBLAZE_0_INTC_DEVICE_ID 0
#define XPAR_MICROBLAZE_0_INTC_BASEADDR 0x41200000
#define XPAR_MICROBLAZE_0_INTC_HIGHADDR 0x4120FFFF
#define XPAR_MICROBLAZE_0_INTC_KIND_OF_INTR 0xFFFFFFFF
#define XPAR_MICROBLAZE_0_INTC_HAS_FAST 0
#define XPAR_MICROBLAZE_0_INTC_IVAR_RESET_VALUE 0x00000010
#define XPAR_MICROBLAZE_0_INTC_NUM_INTR_INPUTS 1


/******************************************************************/

#define XPAR_INTC_SINGLE_BASEADDR 0x41200000
#define XPAR_INTC_SINGLE_HIGHADDR 0x4120FFFF
#define XPAR_INTC_SINGLE_DEVICE_ID XPAR_MICROBLAZE_0_INTC_DEVICE_ID
#define XPAR_MICROBLAZE_0_INTC_TYPE 0
#define XPAR_ETHERNET_LITE_IP2INTC_IRPT_MASK 0X000001
#define XPAR_MICROBLAZE_0_INTC_ETHERNET_LITE_IP2INTC_IRPT_INTR 0

/******************************************************************/

/* Canonical definitions for peripheral MICROBLAZE_0_INTC */
#define XPAR_INTC_0_DEVICE_ID XPAR_MICROBLAZE_0_INTC_DEVICE_ID
#define XPAR_INTC_0_BASEADDR 0x41200000
#define XPAR_INTC_0_HIGHADDR 0x4120FFFF
#define XPAR_INTC_0_KIND_OF_INTR 0xFFFFFFFF
#define XPAR_INTC_0_HAS_FAST 0
#define XPAR_INTC_0_IVAR_RESET_VALUE 0x00000010
#define XPAR_INTC_0_NUM_INTR_INPUTS 1
#define XPAR_INTC_0_INTC_TYPE 0

#define XPAR_INTC_0_EMACLITE_0_VEC_ID XPAR_MICROBLAZE_0_INTC_ETHERNET_LITE_IP2INTC_IRPT_INTR

/******************************************************************/

/* Definitions for driver SPI */
#define XPAR_XSPI_NUM_INSTANCES 1

/* Definitions for peripheral QSPI_FLASH */
#define XPAR_QSPI_FLASH_DEVICE_ID 0
#define XPAR_QSPI_FLASH_BASEADDR 0x75600000
#define XPAR_QSPI_FLASH_HIGHADDR 0x7560ffff
#define XPAR_QSPI_FLASH_FIFO_DEPTH 16
#define XPAR_QSPI_FLASH_FIFO_EXIST 1
#define XPAR_QSPI_FLASH_SPI_SLAVE_ONLY 0
#define XPAR_QSPI_FLASH_NUM_SS_BITS 1
#define XPAR_QSPI_FLASH_NUM_TRANSFER_BITS 8
#define XPAR_QSPI_FLASH_SPI_MODE 0
#define XPAR_QSPI_FLASH_TYPE_OF_AXI4_INTERFACE 0
#define XPAR_QSPI_FLASH_AXI4_BASEADDR 0xffffffff
#define XPAR_QSPI_FLASH_AXI4_HIGHADDR 0x00000000
#define XPAR_QSPI_FLASH_XIP_MODE 0

/* Canonical definitions for peripheral QSPI_FLASH */
#define XPAR_SPI_0_DEVICE_ID 0
#define XPAR_SPI_0_BASEADDR 0x75600000
#define XPAR_SPI_0_HIGHADDR 0x7560ffff
#define XPAR_SPI_0_FIFO_DEPTH 16
#define XPAR_SPI_0_FIFO_EXIST 1
#define XPAR_SPI_0_SPI_SLAVE_ONLY 0
#define XPAR_SPI_0_NUM_SS_BITS 1
#define XPAR_SPI_0_NUM_TRANSFER_BITS 8
#define XPAR_SPI_0_SPI_MODE 0
#define XPAR_SPI_0_TYPE_OF_AXI4_INTERFACE 0
#define XPAR_SPI_0_AXI4_BASEADDR 0xffffffff
#define XPAR_SPI_0_AXI4_HIGHADDR 0x00000000
#define XPAR_SPI_0_XIP_MODE 0



/******************************************************************/

/* Definitions for bus frequencies */
#define XPAR_CPU_M_AXI_DP_FREQ_HZ 100000000
/******************************************************************/

/* Canonical definitions for bus frequencies */
#define XPAR_PROC_BUS_0_FREQ_HZ 100000000
/******************************************************************/

#define XPAR_CPU_CORE_CLOCK_FREQ_HZ 100000000
#define XPAR_MICROBLAZE_CORE_CLOCK_FREQ_HZ 100000000

/******************************************************************/


/* Definitions for peripheral MICROBLAZE_0 */
#define XPAR_MICROBLAZE_0_SCO 0
#define XPAR_MICROBLAZE_0_FREQ 100000000
#define XPAR_MICROBLAZE_0_DATA_SIZE 32
#define XPAR_MICROBLAZE_0_DYNAMIC_BUS_SIZING 1
#define XPAR_MICROBLAZE_0_AVOID_PRIMITIVES 0
#define XPAR_MICROBLAZE_0_FAULT_TOLERANT 0
#define XPAR_MICROBLAZE_0_ECC_USE_CE_EXCEPTION 0
#define XPAR_MICROBLAZE_0_LOCKSTEP_SLAVE 0
#define XPAR_MICROBLAZE_0_ENDIANNESS 1
#define XPAR_MICROBLAZE_0_AREA_OPTIMIZED 0
#define XPAR_MICROBLAZE_0_OPTIMIZATION 0
#define XPAR_MICROBLAZE_0_INTERCONNECT 2
#define XPAR_MICROBLAZE_0_STREAM_INTERCONNECT 0
#define XPAR_MICROBLAZE_0_BASE_VECTORS 0x00000000
#define XPAR_MICROBLAZE_0_DPLB_DWIDTH 32
#define XPAR_MICROBLAZE_0_DPLB_NATIVE_DWIDTH 32
#define XPAR_MICROBLAZE_0_DPLB_BURST_EN 0
#define XPAR_MICROBLAZE_0_DPLB_P2P 0
#define XPAR_MICROBLAZE_0_IPLB_DWIDTH 32
#define XPAR_MICROBLAZE_0_IPLB_NATIVE_DWIDTH 32
#define XPAR_MICROBLAZE_0_IPLB_BURST_EN 0
#define XPAR_MICROBLAZE_0_IPLB_P2P 0
#define XPAR_MICROBLAZE_0_M_AXI_DP_SUPPORTS_THREADS 0
#define XPAR_MICROBLAZE_0_M_AXI_DP_THREAD_ID_WIDTH 1
#define XPAR_MICROBLAZE_0_M_AXI_DP_SUPPORTS_READ 1
#define XPAR_MICROBLAZE_0_M_AXI_DP_SUPPORTS_WRITE 1
#define XPAR_MICROBLAZE_0_M_AXI_DP_SUPPORTS_NARROW_BURST 0
#define XPAR_MICROBLAZE_0_M_AXI_DP_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M_AXI_DP_ADDR_WIDTH 32
#define XPAR_MICROBLAZE_0_M_AXI_DP_PROTOCOL AXI4LITE
#define XPAR_MICROBLAZE_0_M_AXI_DP_EXCLUSIVE_ACCESS 0
#define XPAR_MICROBLAZE_0_INTERCONNECT_M_AXI_DP_READ_ISSUING 1
#define XPAR_MICROBLAZE_0_INTERCONNECT_M_AXI_DP_WRITE_ISSUING 1
#define XPAR_MICROBLAZE_0_M_AXI_IP_SUPPORTS_THREADS 0
#define XPAR_MICROBLAZE_0_M_AXI_IP_THREAD_ID_WIDTH 1
#define XPAR_MICROBLAZE_0_M_AXI_IP_SUPPORTS_READ 1
#define XPAR_MICROBLAZE_0_M_AXI_IP_SUPPORTS_WRITE 0
#define XPAR_MICROBLAZE_0_M_AXI_IP_SUPPORTS_NARROW_BURST 0
#define XPAR_MICROBLAZE_0_M_AXI_IP_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M_AXI_IP_ADDR_WIDTH 32
#define XPAR_MICROBLAZE_0_M_AXI_IP_PROTOCOL AXI4LITE
#define XPAR_MICROBLAZE_0_INTERCONNECT_M_AXI_IP_READ_ISSUING 1
#define XPAR_MICROBLAZE_0_D_AXI 1
#define XPAR_MICROBLAZE_0_D_PLB 0
#define XPAR_MICROBLAZE_0_D_LMB 1
#define XPAR_MICROBLAZE_0_I_AXI 0
#define XPAR_MICROBLAZE_0_I_PLB 0
#define XPAR_MICROBLAZE_0_I_LMB 1
#define XPAR_MICROBLAZE_0_USE_MSR_INSTR 1
#define XPAR_MICROBLAZE_0_USE_PCMP_INSTR 1
#define XPAR_MICROBLAZE_0_USE_BARREL 1
#define XPAR_MICROBLAZE_0_USE_DIV 1
#define XPAR_MICROBLAZE_0_USE_HW_MUL 2
#define XPAR_MICROBLAZE_0_USE_FPU 2
#define XPAR_MICROBLAZE_0_USE_REORDER_INSTR 1
#define XPAR_MICROBLAZE_0_UNALIGNED_EXCEPTIONS 0
#define XPAR_MICROBLAZE_0_ILL_OPCODE_EXCEPTION 0
#define XPAR_MICROBLAZE_0_M_AXI_I_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_0_M_AXI_D_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_0_IPLB_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_0_DPLB_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_0_DIV_ZERO_EXCEPTION 0
#define XPAR_MICROBLAZE_0_FPU_EXCEPTION 0
#define XPAR_MICROBLAZE_0_FSL_EXCEPTION 0
#define XPAR_MICROBLAZE_0_USE_STACK_PROTECTION 0
#define XPAR_MICROBLAZE_0_PVR 0
#define XPAR_MICROBLAZE_0_PVR_USER1 0x00
#define XPAR_MICROBLAZE_0_PVR_USER2 0x00000000
#define XPAR_MICROBLAZE_0_DEBUG_ENABLED 1
#define XPAR_MICROBLAZE_0_NUMBER_OF_PC_BRK 1
#define XPAR_MICROBLAZE_0_NUMBER_OF_RD_ADDR_BRK 1
#define XPAR_MICROBLAZE_0_NUMBER_OF_WR_ADDR_BRK 1
#define XPAR_MICROBLAZE_0_INTERRUPT_IS_EDGE 0
#define XPAR_MICROBLAZE_0_EDGE_IS_POSITIVE 1
#define XPAR_MICROBLAZE_0_RESET_MSR 0x00000000
#define XPAR_MICROBLAZE_0_OPCODE_0X0_ILLEGAL 0
#define XPAR_MICROBLAZE_0_FSL_LINKS 0
#define XPAR_MICROBLAZE_0_FSL_DATA_SIZE 32
#define XPAR_MICROBLAZE_0_USE_EXTENDED_FSL_INSTR 0
#define XPAR_MICROBLAZE_0_M0_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_S0_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_M1_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_S1_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_M2_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_S2_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_M3_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_S3_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_M4_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_S4_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_M5_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_S5_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_M6_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_S6_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_M7_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_S7_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_M8_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_S8_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_M9_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_S9_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_M10_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_S10_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_M11_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_S11_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_M12_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_S12_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_M13_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_S13_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_M14_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_S14_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_M15_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_S15_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_M0_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_S0_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M1_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_S1_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M2_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_S2_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M3_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_S3_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M4_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_S4_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M5_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_S5_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M6_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_S6_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M7_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_S7_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M8_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_S8_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M9_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_S9_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M10_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_S10_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M11_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_S11_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M12_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_S12_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M13_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_S13_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M14_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_S14_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M15_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_S15_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_ICACHE_BASEADDR 0xC0000000
#define XPAR_MICROBLAZE_0_ICACHE_HIGHADDR 0xC7FFFFFF
#define XPAR_MICROBLAZE_0_USE_ICACHE 1
#define XPAR_MICROBLAZE_0_ALLOW_ICACHE_WR 1
#define XPAR_MICROBLAZE_0_ADDR_TAG_BITS 13
#define XPAR_MICROBLAZE_0_CACHE_BYTE_SIZE 16384
#define XPAR_MICROBLAZE_0_ICACHE_USE_FSL 0
#define XPAR_MICROBLAZE_0_ICACHE_LINE_LEN 8
#define XPAR_MICROBLAZE_0_ICACHE_ALWAYS_USED 1
#define XPAR_MICROBLAZE_0_ICACHE_INTERFACE 0
#define XPAR_MICROBLAZE_0_ICACHE_VICTIMS 8
#define XPAR_MICROBLAZE_0_ICACHE_STREAMS 1
#define XPAR_MICROBLAZE_0_ICACHE_FORCE_TAG_LUTRAM 0
#define XPAR_MICROBLAZE_0_ICACHE_DATA_WIDTH 0
#define XPAR_MICROBLAZE_0_M_AXI_IC_SUPPORTS_THREADS 0
#define XPAR_MICROBLAZE_0_M_AXI_IC_THREAD_ID_WIDTH 1
#define XPAR_MICROBLAZE_0_M_AXI_IC_SUPPORTS_READ 1
#define XPAR_MICROBLAZE_0_M_AXI_IC_SUPPORTS_WRITE 0
#define XPAR_MICROBLAZE_0_M_AXI_IC_SUPPORTS_NARROW_BURST 0
#define XPAR_MICROBLAZE_0_M_AXI_IC_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M_AXI_IC_ADDR_WIDTH 32
#define XPAR_MICROBLAZE_0_M_AXI_IC_PROTOCOL AXI4
#define XPAR_MICROBLAZE_0_M_AXI_IC_USER_VALUE 0b11111
#define XPAR_MICROBLAZE_0_M_AXI_IC_SUPPORTS_USER_SIGNALS 1
#define XPAR_MICROBLAZE_0_M_AXI_IC_AWUSER_WIDTH 5
#define XPAR_MICROBLAZE_0_M_AXI_IC_ARUSER_WIDTH 5
#define XPAR_MICROBLAZE_0_M_AXI_IC_WUSER_WIDTH 1
#define XPAR_MICROBLAZE_0_M_AXI_IC_RUSER_WIDTH 1
#define XPAR_MICROBLAZE_0_M_AXI_IC_BUSER_WIDTH 1
#define XPAR_MICROBLAZE_0_INTERCONNECT_M_AXI_IC_READ_ISSUING 8
#define XPAR_MICROBLAZE_0_DCACHE_BASEADDR 0xC0000000
#define XPAR_MICROBLAZE_0_DCACHE_HIGHADDR 0xC7FFFFFF
#define XPAR_MICROBLAZE_0_USE_DCACHE 1
#define XPAR_MICROBLAZE_0_ALLOW_DCACHE_WR 1
#define XPAR_MICROBLAZE_0_DCACHE_ADDR_TAG 13
#define XPAR_MICROBLAZE_0_DCACHE_BYTE_SIZE 16384
#define XPAR_MICROBLAZE_0_DCACHE_USE_FSL 0
#define XPAR_MICROBLAZE_0_DCACHE_LINE_LEN 8
#define XPAR_MICROBLAZE_0_DCACHE_ALWAYS_USED 1
#define XPAR_MICROBLAZE_0_DCACHE_INTERFACE 1
#define XPAR_MICROBLAZE_0_DCACHE_USE_WRITEBACK 1
#define XPAR_MICROBLAZE_0_DCACHE_VICTIMS 8
#define XPAR_MICROBLAZE_0_DCACHE_FORCE_TAG_LUTRAM 0
#define XPAR_MICROBLAZE_0_DCACHE_DATA_WIDTH 0
#define XPAR_MICROBLAZE_0_M_AXI_DC_SUPPORTS_THREADS 0
#define XPAR_MICROBLAZE_0_M_AXI_DC_THREAD_ID_WIDTH 1
#define XPAR_MICROBLAZE_0_M_AXI_DC_SUPPORTS_READ 1
#define XPAR_MICROBLAZE_0_M_AXI_DC_SUPPORTS_WRITE 1
#define XPAR_MICROBLAZE_0_M_AXI_DC_SUPPORTS_NARROW_BURST 0
#define XPAR_MICROBLAZE_0_M_AXI_DC_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M_AXI_DC_ADDR_WIDTH 32
#define XPAR_MICROBLAZE_0_M_AXI_DC_PROTOCOL AXI4
#define XPAR_MICROBLAZE_0_M_AXI_DC_EXCLUSIVE_ACCESS 0
#define XPAR_MICROBLAZE_0_M_AXI_DC_USER_VALUE 0b11111
#define XPAR_MICROBLAZE_0_M_AXI_DC_SUPPORTS_USER_SIGNALS 1
#define XPAR_MICROBLAZE_0_M_AXI_DC_AWUSER_WIDTH 5
#define XPAR_MICROBLAZE_0_M_AXI_DC_ARUSER_WIDTH 5
#define XPAR_MICROBLAZE_0_M_AXI_DC_WUSER_WIDTH 1
#define XPAR_MICROBLAZE_0_M_AXI_DC_RUSER_WIDTH 1
#define XPAR_MICROBLAZE_0_M_AXI_DC_BUSER_WIDTH 1
#define XPAR_MICROBLAZE_0_INTERCONNECT_M_AXI_DC_READ_ISSUING 2
#define XPAR_MICROBLAZE_0_INTERCONNECT_M_AXI_DC_WRITE_ISSUING 32
#define XPAR_MICROBLAZE_0_USE_MMU 0
#define XPAR_MICROBLAZE_0_MMU_DTLB_SIZE 4
#define XPAR_MICROBLAZE_0_MMU_ITLB_SIZE 2
#define XPAR_MICROBLAZE_0_MMU_TLB_ACCESS 3
#define XPAR_MICROBLAZE_0_MMU_ZONES 16
#define XPAR_MICROBLAZE_0_MMU_PRIVILEGED_INSTR 0
#define XPAR_MICROBLAZE_0_USE_INTERRUPT 1
#define XPAR_MICROBLAZE_0_USE_EXT_BRK 1
#define XPAR_MICROBLAZE_0_USE_EXT_NM_BRK 1
#define XPAR_MICROBLAZE_0_USE_BRANCH_TARGET_CACHE 1
#define XPAR_MICROBLAZE_0_BRANCH_TARGET_CACHE_SIZE 0
#define XPAR_MICROBLAZE_0_PC_WIDTH 32

/******************************************************************/

#define XPAR_CPU_ID 0
#define XPAR_MICROBLAZE_ID 0
#define XPAR_MICROBLAZE_SCO 0
#define XPAR_MICROBLAZE_FREQ 100000000
#define XPAR_MICROBLAZE_DATA_SIZE 32
#define XPAR_MICROBLAZE_DYNAMIC_BUS_SIZING 1
#define XPAR_MICROBLAZE_AVOID_PRIMITIVES 0
#define XPAR_MICROBLAZE_FAULT_TOLERANT 0
#define XPAR_MICROBLAZE_ECC_USE_CE_EXCEPTION 0
#define XPAR_MICROBLAZE_LOCKSTEP_SLAVE 0
#define XPAR_MICROBLAZE_ENDIANNESS 1
#define XPAR_MICROBLAZE_AREA_OPTIMIZED 0
#define XPAR_MICROBLAZE_OPTIMIZATION 0
#define XPAR_MICROBLAZE_INTERCONNECT 2
#define XPAR_MICROBLAZE_STREAM_INTERCONNECT 0
#define XPAR_MICROBLAZE_BASE_VECTORS 0x00000000
#define XPAR_MICROBLAZE_DPLB_DWIDTH 32
#define XPAR_MICROBLAZE_DPLB_NATIVE_DWIDTH 32
#define XPAR_MICROBLAZE_DPLB_BURST_EN 0
#define XPAR_MICROBLAZE_DPLB_P2P 0
#define XPAR_MICROBLAZE_IPLB_DWIDTH 32
#define XPAR_MICROBLAZE_IPLB_NATIVE_DWIDTH 32
#define XPAR_MICROBLAZE_IPLB_BURST_EN 0
#define XPAR_MICROBLAZE_IPLB_P2P 0
#define XPAR_MICROBLAZE_M_AXI_DP_SUPPORTS_THREADS 0
#define XPAR_MICROBLAZE_M_AXI_DP_THREAD_ID_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_DP_SUPPORTS_READ 1
#define XPAR_MICROBLAZE_M_AXI_DP_SUPPORTS_WRITE 1
#define XPAR_MICROBLAZE_M_AXI_DP_SUPPORTS_NARROW_BURST 0
#define XPAR_MICROBLAZE_M_AXI_DP_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_DP_ADDR_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_DP_PROTOCOL AXI4LITE
#define XPAR_MICROBLAZE_M_AXI_DP_EXCLUSIVE_ACCESS 0
#define XPAR_MICROBLAZE_INTERCONNECT_M_AXI_DP_READ_ISSUING 1
#define XPAR_MICROBLAZE_INTERCONNECT_M_AXI_DP_WRITE_ISSUING 1
#define XPAR_MICROBLAZE_M_AXI_IP_SUPPORTS_THREADS 0
#define XPAR_MICROBLAZE_M_AXI_IP_THREAD_ID_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_IP_SUPPORTS_READ 1
#define XPAR_MICROBLAZE_M_AXI_IP_SUPPORTS_WRITE 0
#define XPAR_MICROBLAZE_M_AXI_IP_SUPPORTS_NARROW_BURST 0
#define XPAR_MICROBLAZE_M_AXI_IP_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_IP_ADDR_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_IP_PROTOCOL AXI4LITE
#define XPAR_MICROBLAZE_INTERCONNECT_M_AXI_IP_READ_ISSUING 1
#define XPAR_MICROBLAZE_D_AXI 1
#define XPAR_MICROBLAZE_D_PLB 0
#define XPAR_MICROBLAZE_D_LMB 1
#define XPAR_MICROBLAZE_I_AXI 0
#define XPAR_MICROBLAZE_I_PLB 0
#define XPAR_MICROBLAZE_I_LMB 1
#define XPAR_MICROBLAZE_USE_MSR_INSTR 1
#define XPAR_MICROBLAZE_USE_PCMP_INSTR 1
#define XPAR_MICROBLAZE_USE_BARREL 1
#define XPAR_MICROBLAZE_USE_DIV 1
#define XPAR_MICROBLAZE_USE_HW_MUL 2
#define XPAR_MICROBLAZE_USE_FPU 2
#define XPAR_MICROBLAZE_USE_REORDER_INSTR 1
#define XPAR_MICROBLAZE_UNALIGNED_EXCEPTIONS 0
#define XPAR_MICROBLAZE_ILL_OPCODE_EXCEPTION 0
#define XPAR_MICROBLAZE_M_AXI_I_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_M_AXI_D_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_IPLB_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_DPLB_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_DIV_ZERO_EXCEPTION 0
#define XPAR_MICROBLAZE_FPU_EXCEPTION 0
#define XPAR_MICROBLAZE_FSL_EXCEPTION 0
#define XPAR_MICROBLAZE_USE_STACK_PROTECTION 0
#define XPAR_MICROBLAZE_PVR 0
#define XPAR_MICROBLAZE_PVR_USER1 0x00
#define XPAR_MICROBLAZE_PVR_USER2 0x00000000
#define XPAR_MICROBLAZE_DEBUG_ENABLED 1
#define XPAR_MICROBLAZE_NUMBER_OF_PC_BRK 1
#define XPAR_MICROBLAZE_NUMBER_OF_RD_ADDR_BRK 1
#define XPAR_MICROBLAZE_NUMBER_OF_WR_ADDR_BRK 1
#define XPAR_MICROBLAZE_INTERRUPT_IS_EDGE 0
#define XPAR_MICROBLAZE_EDGE_IS_POSITIVE 1
#define XPAR_MICROBLAZE_RESET_MSR 0x00000000
#define XPAR_MICROBLAZE_OPCODE_0X0_ILLEGAL 0
#define XPAR_MICROBLAZE_FSL_LINKS 0
#define XPAR_MICROBLAZE_FSL_DATA_SIZE 32
#define XPAR_MICROBLAZE_USE_EXTENDED_FSL_INSTR 0
#define XPAR_MICROBLAZE_M0_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S0_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M1_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S1_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M2_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S2_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M3_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S3_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M4_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S4_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M5_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S5_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M6_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S6_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M7_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S7_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M8_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S8_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M9_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S9_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M10_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S10_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M11_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S11_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M12_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S12_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M13_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S13_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M14_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S14_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M15_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S15_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M0_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S0_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M1_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S1_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M2_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S2_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M3_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S3_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M4_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S4_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M5_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S5_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M6_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S6_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M7_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S7_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M8_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S8_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M9_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S9_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M10_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S10_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M11_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S11_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M12_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S12_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M13_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S13_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M14_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S14_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M15_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S15_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_ICACHE_BASEADDR 0xC0000000
#define XPAR_MICROBLAZE_ICACHE_HIGHADDR 0xC7FFFFFF
#define XPAR_MICROBLAZE_USE_ICACHE 1
#define XPAR_MICROBLAZE_ALLOW_ICACHE_WR 1
#define XPAR_MICROBLAZE_ADDR_TAG_BITS 13
#define XPAR_MICROBLAZE_CACHE_BYTE_SIZE 16384
#define XPAR_MICROBLAZE_ICACHE_USE_FSL 0
#define XPAR_MICROBLAZE_ICACHE_LINE_LEN 8
#define XPAR_MICROBLAZE_ICACHE_ALWAYS_USED 1
#define XPAR_MICROBLAZE_ICACHE_INTERFACE 0
#define XPAR_MICROBLAZE_ICACHE_VICTIMS 8
#define XPAR_MICROBLAZE_ICACHE_STREAMS 1
#define XPAR_MICROBLAZE_ICACHE_FORCE_TAG_LUTRAM 0
#define XPAR_MICROBLAZE_ICACHE_DATA_WIDTH 0
#define XPAR_MICROBLAZE_M_AXI_IC_SUPPORTS_THREADS 0
#define XPAR_MICROBLAZE_M_AXI_IC_THREAD_ID_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_IC_SUPPORTS_READ 1
#define XPAR_MICROBLAZE_M_AXI_IC_SUPPORTS_WRITE 0
#define XPAR_MICROBLAZE_M_AXI_IC_SUPPORTS_NARROW_BURST 0
#define XPAR_MICROBLAZE_M_AXI_IC_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_IC_ADDR_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_IC_PROTOCOL AXI4
#define XPAR_MICROBLAZE_M_AXI_IC_USER_VALUE 0b11111
#define XPAR_MICROBLAZE_M_AXI_IC_SUPPORTS_USER_SIGNALS 1
#define XPAR_MICROBLAZE_M_AXI_IC_AWUSER_WIDTH 5
#define XPAR_MICROBLAZE_M_AXI_IC_ARUSER_WIDTH 5
#define XPAR_MICROBLAZE_M_AXI_IC_WUSER_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_IC_RUSER_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_IC_BUSER_WIDTH 1
#define XPAR_MICROBLAZE_INTERCONNECT_M_AXI_IC_READ_ISSUING 8
#define XPAR_MICROBLAZE_DCACHE_BASEADDR 0xC0000000
#define XPAR_MICROBLAZE_DCACHE_HIGHADDR 0xC7FFFFFF
#define XPAR_MICROBLAZE_USE_DCACHE 1
#define XPAR_MICROBLAZE_ALLOW_DCACHE_WR 1
#define XPAR_MICROBLAZE_DCACHE_ADDR_TAG 13
#define XPAR_MICROBLAZE_DCACHE_BYTE_SIZE 16384
#define XPAR_MICROBLAZE_DCACHE_USE_FSL 0
#define XPAR_MICROBLAZE_DCACHE_LINE_LEN 8
#define XPAR_MICROBLAZE_DCACHE_ALWAYS_USED 1
#define XPAR_MICROBLAZE_DCACHE_INTERFACE 1
#define XPAR_MICROBLAZE_DCACHE_USE_WRITEBACK 1
#define XPAR_MICROBLAZE_DCACHE_VICTIMS 8
#define XPAR_MICROBLAZE_DCACHE_FORCE_TAG_LUTRAM 0
#define XPAR_MICROBLAZE_DCACHE_DATA_WIDTH 0
#define XPAR_MICROBLAZE_M_AXI_DC_SUPPORTS_THREADS 0
#define XPAR_MICROBLAZE_M_AXI_DC_THREAD_ID_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_DC_SUPPORTS_READ 1
#define XPAR_MICROBLAZE_M_AXI_DC_SUPPORTS_WRITE 1
#define XPAR_MICROBLAZE_M_AXI_DC_SUPPORTS_NARROW_BURST 0
#define XPAR_MICROBLAZE_M_AXI_DC_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_DC_ADDR_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_DC_PROTOCOL AXI4
#define XPAR_MICROBLAZE_M_AXI_DC_EXCLUSIVE_ACCESS 0
#define XPAR_MICROBLAZE_M_AXI_DC_USER_VALUE 0b11111
#define XPAR_MICROBLAZE_M_AXI_DC_SUPPORTS_USER_SIGNALS 1
#define XPAR_MICROBLAZE_M_AXI_DC_AWUSER_WIDTH 5
#define XPAR_MICROBLAZE_M_AXI_DC_ARUSER_WIDTH 5
#define XPAR_MICROBLAZE_M_AXI_DC_WUSER_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_DC_RUSER_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_DC_BUSER_WIDTH 1
#define XPAR_MICROBLAZE_INTERCONNECT_M_AXI_DC_READ_ISSUING 2
#define XPAR_MICROBLAZE_INTERCONNECT_M_AXI_DC_WRITE_ISSUING 32
#define XPAR_MICROBLAZE_USE_MMU 0
#define XPAR_MICROBLAZE_MMU_DTLB_SIZE 4
#define XPAR_MICROBLAZE_MMU_ITLB_SIZE 2
#define XPAR_MICROBLAZE_MMU_TLB_ACCESS 3
#define XPAR_MICROBLAZE_MMU_ZONES 16
#define XPAR_MICROBLAZE_MMU_PRIVILEGED_INSTR 0
#define XPAR_MICROBLAZE_USE_INTERRUPT 1
#define XPAR_MICROBLAZE_USE_EXT_BRK 1
#define XPAR_MICROBLAZE_USE_EXT_NM_BRK 1
#define XPAR_MICROBLAZE_USE_BRANCH_TARGET_CACHE 1
#define XPAR_MICROBLAZE_BRANCH_TARGET_CACHE_SIZE 0
#define XPAR_MICROBLAZE_PC_WIDTH 32
#define XPAR_MICROBLAZE_HW_VER "8.50.a"

/******************************************************************/

/* Xilinx EDK In-system and Serial Flash Library (XilIsf) User Settings */
#define XPAR_XISF_FLASH_FAMILY	2
#define XPAR_XISF_INTERFACE_AXISPI	1

