Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Thu Mar 30 18:36:14 2023
| Host             : DESKTOP-NI32BUM running 64-bit major release  (build 9200)
| Command          : report_power -file Top_Student_power_routed.rpt -pb Top_Student_power_summary_routed.pb -rpx Top_Student_power_routed.rpx
| Design           : Top_Student
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.133        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.061        |
| Device Static (W)        | 0.072        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 84.3         |
| Junction Temperature (C) | 25.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.016 |        3 |       --- |             --- |
| Slice Logic             |     0.017 |    13962 |       --- |             --- |
|   LUT as Logic          |     0.014 |     8497 |     20800 |           40.85 |
|   CARRY4                |     0.002 |     1250 |      8150 |           15.34 |
|   Register              |    <0.001 |     3133 |     41600 |            7.53 |
|   LUT as Shift Register |    <0.001 |        2 |      9600 |            0.02 |
|   Others                |     0.000 |      125 |       --- |             --- |
|   F7/F8 Muxes           |     0.000 |      268 |     32600 |            0.82 |
|   BUFG                  |     0.000 |        3 |        32 |            9.38 |
| Signals                 |     0.016 |    10991 |       --- |             --- |
| DSPs                    |    <0.001 |        2 |        90 |            2.22 |
| I/O                     |     0.011 |       65 |       106 |           61.32 |
| Static Power            |     0.072 |          |           |                 |
| Total                   |     0.133 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.060 |       0.050 |      0.010 |
| Vccaux    |       1.800 |     0.013 |       0.000 |      0.013 |
| Vcco33    |       3.300 |     0.004 |       0.003 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clock  |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------+-----------+
| Name                  | Power (W) |
+-----------------------+-----------+
| Top_Student           |     0.061 |
|   PS2Clk_IOBUF_inst   |     0.000 |
|   PS2Data_IOBUF_inst  |     0.000 |
|   arty                |     0.011 |
|     nolabel_line259   |    <0.001 |
|     nolabel_line260   |     0.002 |
|     nolabel_line262   |     0.000 |
|   gesound             |     0.002 |
|     clock_20kHz       |    <0.001 |
|     clock_440Hz       |    <0.001 |
|     clock_50mHz       |    <0.001 |
|     clock_698Hz       |    <0.001 |
|     test_out          |    <0.001 |
|   menuImage           |    <0.001 |
|   my_20KHz_clk        |    <0.001 |
|   my_audio_input      |    <0.001 |
|   naz                 |     0.002 |
|     my_20KHz_clk      |    <0.001 |
|     naz_ld_display    |    <0.001 |
|       my_20KHz_clk    |    <0.001 |
|     naz_seg_display   |     0.001 |
|       my_1KHz_clk     |    <0.001 |
|       my_20KHz_clk    |    <0.001 |
|   nolabel_line402     |    <0.001 |
|   nolabel_line433     |     0.003 |
|     Inst_Ps2Interface |    <0.001 |
|   oled                |    <0.001 |
|   pts                 |     0.002 |
|     clock_20kHz       |    <0.001 |
|     clock_250Hz       |    <0.001 |
|     clock_50mHz       |    <0.001 |
|     test_out          |    <0.001 |
|   szj                 |     0.010 |
|     clock_20kHz       |    <0.001 |
|     clock_50mHz       |    <0.001 |
|     mscb              |     0.004 |
|       clock_n0        |    <0.001 |
|       clock_n1        |    <0.001 |
|       clock_n2        |    <0.001 |
|       clock_n3        |    <0.001 |
|       clock_n4        |    <0.001 |
|       clock_n5        |    <0.001 |
|       clock_n6        |    <0.001 |
|       clock_n7        |    <0.001 |
|     my_1KHz_clk       |    <0.001 |
|     pbo               |     0.001 |
|       clock_125Hz     |    <0.001 |
|       clock_250Hz     |    <0.001 |
|     pn                |     0.003 |
|       clock_n0        |    <0.001 |
|       clock_n1        |    <0.001 |
|       clock_n2        |    <0.001 |
|       clock_n3        |    <0.001 |
|       clock_n4        |    <0.001 |
|       clock_n5        |    <0.001 |
|       clock_n6        |    <0.001 |
|       clock_n7        |    <0.001 |
|     sn                |    <0.001 |
|     test_out          |    <0.001 |
|   team                |     0.002 |
|     my_20KHz_clk      |    <0.001 |
|     team_ld_display   |    <0.001 |
|       my_20KHz_clk    |    <0.001 |
|     team_seg_display  |     0.001 |
|       my_1KHz_clk     |    <0.001 |
|       my_20KHz_clk    |    <0.001 |
|   winImage            |    <0.001 |
+-----------------------+-----------+


