Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx2/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 7db291a3d6d8491190d84507708be097 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Tb_behav xil_defaultlib.Tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Nin [C:/Users/konto/Documents/embeded/lab4a/lab4a.srcs/sim_1/new/Tb.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.accelero
Compiling module xil_defaultlib.Tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Tb_behav
