# VLSI Design
Containing works that in the course of VLSI containing *Verilog* and *SystemVerilog* implementation by using *VCS* for simulation in Linux and checking the waveform in *Verdi*.
Also using *Genus* to check the timing violation by report and synthesis.
