$date
	Mon Jan 23 15:46:41 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module RESDMAC_tb $end
$var wire 1 ! BGACK_IO_ $end
$var wire 32 " DATA_IO [31:0] $end
$var wire 32 # DATA_o [31:0] $end
$var wire 8 $ PD_PORT [7:0] $end
$var wire 1 % R_W_IO $end
$var wire 1 & R_W_o $end
$var wire 1 ' SIZ1 $end
$var wire 1 ( _AS_IO $end
$var wire 1 ) _AS_o $end
$var wire 1 * _BR $end
$var wire 2 + _DSACK_IO [1:0] $end
$var wire 1 , _DS_IO $end
$var wire 1 - _DS_o $end
$var wire 1 . _INT $end
$var wire 1 / _LED_WR $end
$var wire 1 0 _LED_RD $end
$var wire 1 1 _LED_DMA $end
$var wire 1 2 _IOW $end
$var wire 1 3 _IOR $end
$var wire 1 4 _DMAEN $end
$var wire 1 5 _DACK $end
$var wire 1 6 _CSS $end
$var wire 1 7 PDATA_OE_ $end
$var wire 1 8 OWN_ $end
$var wire 1 9 DATA_OE_ $end
$var parameter 32 : CLK_FREQ $end
$var real 1 ; PERIOD $end
$var reg 32 < ADDR [31:0] $end
$var reg 32 = DATA_i [31:0] $end
$var reg 1 > INTA $end
$var reg 1 ? R_W_i $end
$var reg 1 @ SCLK $end
$var reg 1 A _AS_i $end
$var reg 1 B _BERR $end
$var reg 1 C _BG $end
$var reg 1 D _CS $end
$var reg 1 E _DREQ $end
$var reg 1 F _DS_i $end
$var reg 1 G _RST $end
$var reg 1 H _STERM $end
$scope module uut $end
$var wire 5 I ADDR [6:2] $end
$var wire 1 ! BGACK_IO_ $end
$var wire 32 J DATA [31:0] $end
$var wire 32 K DATA_IO [31:0] $end
$var wire 1 9 DATA_OE_ $end
$var wire 1 L DREQ_ $end
$var wire 1 M DSK0_IN_ $end
$var wire 1 N DSK1_IN_ $end
$var wire 32 O ID [31:0] $end
$var wire 1 P INCNI $end
$var wire 1 Q INCNO $end
$var wire 1 > INTA $end
$var wire 1 8 OWN_ $end
$var wire 1 7 PDATA_OE_ $end
$var wire 8 R PD_PORT [7:0] $end
$var wire 1 S R_W $end
$var wire 1 % R_W_IO $end
$var wire 1 @ SCLK $end
$var wire 1 ' SIZ1 $end
$var wire 1 T _AS $end
$var wire 1 ( _AS_IO $end
$var wire 1 U _BERR $end
$var wire 1 C _BG $end
$var wire 1 V _BGACK_I $end
$var wire 1 * _BR $end
$var wire 1 D _CS $end
$var wire 1 6 _CSS $end
$var wire 1 5 _DACK $end
$var wire 1 4 _DMAEN $end
$var wire 1 W _DREQ $end
$var wire 1 X _DS $end
$var wire 2 Y _DSACK_IO [1:0] $end
$var wire 1 , _DS_IO $end
$var wire 1 . _INT $end
$var wire 1 3 _IOR $end
$var wire 1 2 _IOW $end
$var wire 1 1 _LED_DMA $end
$var wire 1 G _RST $end
$var wire 1 Z _STERM $end
$var wire 1 [ nAS_ $end
$var wire 1 \ nSCLK $end
$var wire 1 / _LED_WR $end
$var wire 1 0 _LED_RD $end
$var wire 1 ] _BGACK_IO $end
$var wire 1 ^ WE $end
$var wire 1 _ WDREGREQ $end
$var wire 1 ` STOPFLUSH $end
$var wire 1 a SIZE1_CPUSM $end
$var wire 1 b SCSI_CS $end
$var wire 1 c S2F $end
$var wire 1 d S2CPU $end
$var wire 1 e RIFIFO_o $end
$var wire 1 f REG_DSK_ $end
$var wire 1 g RE $end
$var wire 1 h RDFIFO_o $end
$var wire 1 i PRESET $end
$var wire 1 j PLLW $end
$var wire 1 k PLHW $end
$var wire 1 l PDS $end
$var wire 1 m PAS $end
$var wire 32 n OD [31:0] $end
$var wire 32 o MOD [31:0] $end
$var wire 32 p MID [31:0] $end
$var wire 1 q LS2CPU $end
$var wire 1 r LBYTE_ $end
$var wire 1 s INCNO_SCSI $end
$var wire 1 t INCNO_CPU $end
$var wire 1 u INCNI_SCSI $end
$var wire 1 v INCNI_CPU $end
$var wire 1 w INCFIFO $end
$var wire 1 x INCBO $end
$var wire 1 y H_0C $end
$var wire 1 z FLUSHFIFO $end
$var wire 1 { FIFOFULL $end
$var wire 1 | FIFOEMPTY $end
$var wire 1 } F2S $end
$var wire 1 ~ F2CPUL $end
$var wire 1 !" F2CPUH $end
$var wire 1 "" DMAENA $end
$var wire 1 #" DMADIR $end
$var wire 1 $" DIEL $end
$var wire 1 %" DIEH $end
$var wire 1 &" DECFIFO $end
$var wire 1 '" DACK_o $end
$var wire 1 (" CPUSM_BGACK $end
$var wire 1 )" CPU2S $end
$var wire 1 *" BRIDGEOUT $end
$var wire 1 +" BRIDGEIN $end
$var wire 1 ," BREQ $end
$var wire 1 -" BOEQ3 $end
$var wire 1 ." BOEQ0 $end
$var wire 1 /" BO1 $end
$var wire 1 0" BO0 $end
$var wire 1 1" ACR_WR $end
$var wire 1 2" A3 $end
$var wire 1 3" A1 $end
$var reg 1 4" AS_O_ $end
$var reg 32 5" DATA_O [31:0] $end
$var reg 2 6" DSACK_LATCHED_ [1:0] $end
$var reg 1 7" DS_O_ $end
$var reg 1 8" LHW $end
$var reg 1 9" LLW $end
$scope module int_fifo $end
$var wire 32 :" ID [31:0] $end
$var wire 1 P INCNI $end
$var wire 1 Q INCNO $end
$var wire 1 8" LHWORD $end
$var wire 1 9" LLWORD $end
$var wire 1 ;" MID25 $end
$var wire 1 G RST_FIFO_ $end
$var wire 3 <" WRITE_PTR [2:0] $end
$var wire 1 =" UUWS $end
$var wire 1 >" UMWS $end
$var wire 3 ?" READ_PTR [2:0] $end
$var wire 1 @" LMWS $end
$var wire 1 A" LLWS $end
$var wire 1 r LBYTE_ $end
$var wire 1 w INCFIFO $end
$var wire 1 x INCBO $end
$var wire 1 y H_0C $end
$var wire 1 { FIFOFULL $end
$var wire 1 | FIFOEMPTY $end
$var wire 1 &" DECFIFO $end
$var wire 2 B" BYTE_PTR [1:0] $end
$var wire 1 -" BOEQ3 $end
$var wire 1 ." BOEQ0 $end
$var wire 1 /" BO1 $end
$var wire 1 0" BO0 $end
$var wire 1 1" ACR_WR $end
$var reg 32 C" OD [31:0] $end
$scope module u_byte_ptr $end
$var wire 1 D" BO1_CLK $end
$var wire 1 ;" MID25 $end
$var wire 1 G RST_FIFO_ $end
$var wire 2 E" PTR [1:0] $end
$var wire 1 F" MUXZ $end
$var wire 1 x INCBO $end
$var wire 1 y H_0C $end
$var wire 1 1" ACR_WR $end
$var reg 1 G" BO0 $end
$var reg 1 H" BO1 $end
$upscope $end
$scope module u_full_empty_ctr $end
$var wire 1 G RST_FIFO_ $end
$var wire 1 I" clk $end
$var wire 1 w INCFIFO $end
$var wire 1 &" DECFIFO $end
$var reg 3 J" COUNT [2:0] $end
$var reg 1 | FIFOEMPTY $end
$var reg 1 { FIFOFULL $end
$upscope $end
$scope module u_next_in_cntr $end
$var wire 1 P CLK $end
$var wire 1 G RST_FIFO_ $end
$var reg 3 K" COUNT [2:0] $end
$upscope $end
$scope module u_next_out_cntr $end
$var wire 1 Q CLK $end
$var wire 1 G RST_FIFO_ $end
$var reg 3 L" COUNT [2:0] $end
$upscope $end
$scope module u_write_strobes $end
$var wire 1 8" LHWORD $end
$var wire 1 9" LLWORD $end
$var wire 1 A" LLWS $end
$var wire 1 @" LMWS $end
$var wire 2 M" PTR [1:0] $end
$var wire 1 >" UMWS $end
$var wire 1 =" UUWS $end
$var wire 1 r LBYTE_ $end
$var wire 1 N" BO1 $end
$var wire 1 O" BO0 $end
$upscope $end
$upscope $end
$scope module u_CPU_SM $end
$var wire 1 T AS_ $end
$var wire 1 P" BBCLK $end
$var wire 1 Q" BCLK $end
$var wire 1 V BGACK_I_ $end
$var wire 1 ." BOEQ0 $end
$var wire 1 -" BOEQ3 $end
$var wire 1 @ CLK $end
$var wire 1 R" CYCLEDONE $end
$var wire 1 S" DSACK $end
$var wire 1 M DSACK0_ $end
$var wire 1 N DSACK1_ $end
$var wire 1 T" E37_s $end
$var wire 1 U" E44_s $end
$var wire 1 | FIFOEMPTY $end
$var wire 1 { FIFOFULL $end
$var wire 1 V" LASTWORD $end
$var wire 1 Z STERM_ $end
$var wire 1 C aBGRANT_ $end
$var wire 1 W" aCYCLEDONE_ $end
$var wire 1 L aDREQ_ $end
$var wire 1 G aRESET_ $end
$var wire 1 X" nAS_ $end
$var wire 1 Y" nCLK $end
$var wire 1 Z" nSTOPFLUSH_d $end
$var wire 1 [" nINCNI_d $end
$var wire 1 \" nBRIDGEIN_d $end
$var wire 1 ]" nBREQ_d $end
$var wire 1 ^" cpudff5_q $end
$var wire 1 _" cpudff5_d $end
$var wire 1 `" cpudff4_q $end
$var wire 1 a" cpudff4_d $end
$var wire 1 b" cpudff3_q $end
$var wire 1 c" cpudff3_d $end
$var wire 1 d" cpudff2_q $end
$var wire 1 e" cpudff2_d $end
$var wire 1 f" cpudff1_q $end
$var wire 1 g" cpudff1_d $end
$var wire 1 z aFLUSHFIFO $end
$var wire 1 "" aDMAENA $end
$var wire 1 h" SIZE1_d $end
$var wire 1 e RIFIFO_ $end
$var wire 1 h RDFIFO_ $end
$var wire 1 i" PLLW_d $end
$var wire 1 j" PLHW_d $end
$var wire 1 k" PDS_d $end
$var wire 1 l" PAS_d $end
$var wire 5 m" NEXT_STATE [4:0] $end
$var wire 1 n" INCNO_d $end
$var wire 1 o" INCFIFO_d $end
$var wire 1 p" F2CPUL_d $end
$var wire 1 q" F2CPUH_d $end
$var wire 1 r" E9_d $end
$var wire 1 s" E8 $end
$var wire 1 t" E7 $end
$var wire 1 u" E6_d $end
$var wire 1 v" E62 $end
$var wire 1 w" E61 $end
$var wire 1 x" E60 $end
$var wire 1 y" E58 $end
$var wire 1 z" E57_s $end
$var wire 1 {" E56 $end
$var wire 1 |" E55 $end
$var wire 1 }" E53 $end
$var wire 1 ~" E51_s_E54_sd $end
$var wire 1 !# E50_d_E52_d $end
$var wire 1 "# E5 $end
$var wire 1 ## E48 $end
$var wire 1 $# E46_s_E59_s $end
$var wire 1 %# E45 $end
$var wire 1 &# E43_s_E49_sd $end
$var wire 1 '# E42_s $end
$var wire 1 (# E40_s_E41_s $end
$var wire 1 )# E4 $end
$var wire 1 *# E39_s $end
$var wire 1 +# E37_s_E44_s $end
$var wire 1 ,# E36_s_E47_s $end
$var wire 1 -# E35 $end
$var wire 1 .# E34 $end
$var wire 1 /# E33_sd_E38_s $end
$var wire 1 0# E32 $end
$var wire 1 1# E31 $end
$var wire 1 2# E30_d $end
$var wire 1 3# E3 $end
$var wire 1 4# E29_sd $end
$var wire 1 5# E28_d $end
$var wire 1 6# E27 $end
$var wire 1 7# E26 $end
$var wire 1 8# E25_d $end
$var wire 1 9# E24_sd $end
$var wire 1 :# E23_sd $end
$var wire 1 ;# E22 $end
$var wire 1 <# E21 $end
$var wire 1 =# E20_d $end
$var wire 1 ># E2 $end
$var wire 1 ?# E19 $end
$var wire 1 @# E18 $end
$var wire 1 A# E17 $end
$var wire 1 B# E16 $end
$var wire 1 C# E15 $end
$var wire 1 D# E14 $end
$var wire 1 E# E13 $end
$var wire 1 F# E12 $end
$var wire 1 G# E11 $end
$var wire 1 H# E10 $end
$var wire 1 I# E1 $end
$var wire 1 J# E0 $end
$var wire 1 #" DMADIR $end
$var wire 1 K# DIEL_d $end
$var wire 1 L# DIEH_d $end
$var wire 1 M# DECFIFO_d $end
$var wire 1 N# BRIDGEOUT_d $end
$var wire 1 O# BGACK_d $end
$var wire 1 3" A1 $end
$var reg 1 (" BGACK $end
$var reg 1 P# BGRANT_ $end
$var reg 1 ," BREQ $end
$var reg 1 +" BRIDGEIN $end
$var reg 1 *" BRIDGEOUT $end
$var reg 1 Q# CCRESET_ $end
$var reg 1 &" DECFIFO $end
$var reg 1 %" DIEH $end
$var reg 1 $" DIEL $end
$var reg 1 R# DMAENA $end
$var reg 1 S# DREQ_ $end
$var reg 2 T# DSACK_LATCHED_ [1:0] $end
$var reg 1 !" F2CPUH $end
$var reg 1 ~ F2CPUL $end
$var reg 1 U# FLUSHFIFO $end
$var reg 1 w INCFIFO $end
$var reg 1 v INCNI $end
$var reg 1 t INCNO $end
$var reg 1 m PAS $end
$var reg 1 l PDS $end
$var reg 1 k PLHW $end
$var reg 1 j PLLW $end
$var reg 1 a SIZE1 $end
$var reg 5 V# STATE [4:0] $end
$var reg 1 ` STOPFLUSH $end
$var reg 1 W# nCYCLEDONE $end
$scope module u_CPU_SM_inputs $end
$var wire 1 P# BGRANT_ $end
$var wire 1 -" BOEQ3 $end
$var wire 1 R" CYCLEDONE $end
$var wire 1 R# DMAENA $end
$var wire 1 S# DREQ_ $end
$var wire 1 M DSACK0_ $end
$var wire 1 N DSACK1_ $end
$var wire 1 J# E0 $end
$var wire 1 I# E1 $end
$var wire 1 H# E10 $end
$var wire 1 G# E11 $end
$var wire 1 F# E12 $end
$var wire 1 E# E13 $end
$var wire 1 D# E14 $end
$var wire 1 C# E15 $end
$var wire 1 B# E16 $end
$var wire 1 A# E17 $end
$var wire 1 @# E18 $end
$var wire 1 ?# E19 $end
$var wire 1 ># E2 $end
$var wire 1 =# E20_d $end
$var wire 1 <# E21 $end
$var wire 1 ;# E22 $end
$var wire 1 :# E23_sd $end
$var wire 1 9# E24_sd $end
$var wire 1 8# E25_d $end
$var wire 1 7# E26 $end
$var wire 1 6# E27 $end
$var wire 1 5# E28_d $end
$var wire 1 4# E29_sd $end
$var wire 1 3# E3 $end
$var wire 1 2# E30_d $end
$var wire 1 1# E31 $end
$var wire 1 0# E32 $end
$var wire 1 /# E33_sd_E38_s $end
$var wire 1 .# E34 $end
$var wire 1 -# E35 $end
$var wire 1 ,# E36_s_E47_s $end
$var wire 1 +# E37_s_E44_s $end
$var wire 1 *# E39_s $end
$var wire 1 )# E4 $end
$var wire 1 (# E40_s_E41_s $end
$var wire 1 '# E42_s $end
$var wire 1 &# E43_s_E49_sd $end
$var wire 1 %# E45 $end
$var wire 1 $# E46_s_E59_s $end
$var wire 1 ## E48 $end
$var wire 1 "# E5 $end
$var wire 1 !# E50_d_E52_d $end
$var wire 1 ~" E51_s_E54_sd $end
$var wire 1 }" E53 $end
$var wire 1 |" E55 $end
$var wire 1 {" E56 $end
$var wire 1 z" E57_s $end
$var wire 1 y" E58 $end
$var wire 1 x" E60 $end
$var wire 1 w" E61 $end
$var wire 1 v" E62 $end
$var wire 1 u" E6_d $end
$var wire 1 t" E7 $end
$var wire 1 s" E8 $end
$var wire 1 r" E9_d $end
$var wire 1 | FIFOEMPTY $end
$var wire 1 { FIFOFULL $end
$var wire 1 U# FLUSHFIFO $end
$var wire 1 V" LASTWORD $end
$var wire 1 f" cpudff1_q $end
$var wire 1 d" cpudff2_q $end
$var wire 1 b" cpudff3_q $end
$var wire 1 `" cpudff4_q $end
$var wire 1 ^" cpudff5_q $end
$var wire 1 X# nA1 $end
$var wire 1 Y# nBGRANT_ $end
$var wire 1 Z# nCYCLEDONE $end
$var wire 1 [# nDMADIR $end
$var wire 1 \# nDSACK0_ $end
$var wire 1 ]# nDSACK1_ $end
$var wire 1 ^# nFIFOEMPTY $end
$var wire 1 _# nFIFOFULL $end
$var wire 1 `# nLASTWORD $end
$var wire 1 a# ncpudff1_q $end
$var wire 1 b# ncpudff2_q $end
$var wire 1 c# ncpudff3_q $end
$var wire 1 d# ncpudff4_q $end
$var wire 1 e# ncpudff5_q $end
$var wire 1 #" DMADIR $end
$var wire 1 3" A1 $end
$upscope $end
$scope module u_CPU_SM_outputs $end
$var wire 1 f# A $end
$var wire 1 g# B $end
$var wire 1 h# BGACK_V $end
$var wire 1 i# BGACK_W $end
$var wire 1 j# BGACK_X $end
$var wire 1 k# BGACK_Y $end
$var wire 1 l# BGACK_Z $end
$var wire 1 O# BGACK_d $end
$var wire 1 P# BGRANT_ $end
$var wire 1 m# BRIDGEOUT_X $end
$var wire 1 n# BRIDGEOUT_Y $end
$var wire 1 o# BRIDGEOUT_Z $end
$var wire 1 N# BRIDGEOUT_d $end
$var wire 1 p# C $end
$var wire 1 R" CYCLEDONE $end
$var wire 1 q# D $end
$var wire 1 M# DECFIFO_d $end
$var wire 1 r# DIEH_X $end
$var wire 1 s# DIEH_Y $end
$var wire 1 t# DIEH_Z $end
$var wire 1 L# DIEH_d $end
$var wire 1 u# DIEL_X $end
$var wire 1 v# DIEL_Y $end
$var wire 1 w# DIEL_Z $end
$var wire 1 K# DIEL_d $end
$var wire 1 S" DSACK $end
$var wire 1 x# E $end
$var wire 1 J# E0 $end
$var wire 1 H# E10 $end
$var wire 1 G# E11 $end
$var wire 1 F# E12 $end
$var wire 1 B# E16 $end
$var wire 1 A# E17 $end
$var wire 1 @# E18 $end
$var wire 1 ?# E19 $end
$var wire 1 ># E2 $end
$var wire 1 =# E20_d $end
$var wire 1 <# E21 $end
$var wire 1 :# E23_sd $end
$var wire 1 9# E24_sd $end
$var wire 1 8# E25_d $end
$var wire 1 7# E26 $end
$var wire 1 6# E27 $end
$var wire 1 5# E28_d $end
$var wire 1 4# E29_sd $end
$var wire 1 3# E3 $end
$var wire 1 2# E30_d $end
$var wire 1 1# E31 $end
$var wire 1 0# E32 $end
$var wire 1 /# E33_sd_E38_s $end
$var wire 1 .# E34 $end
$var wire 1 -# E35 $end
$var wire 1 ,# E36_s_E47_s $end
$var wire 1 T" E37_s $end
$var wire 1 +# E37_s_E44_s $end
$var wire 1 *# E39_s $end
$var wire 1 )# E4 $end
$var wire 1 (# E40_s_E41_s $end
$var wire 1 '# E42_s $end
$var wire 1 &# E43_s_E49_sd $end
$var wire 1 U" E44_s $end
$var wire 1 %# E45 $end
$var wire 1 $# E46_s_E59_s $end
$var wire 1 ## E48 $end
$var wire 1 "# E5 $end
$var wire 1 !# E50_d_E52_d $end
$var wire 1 ~" E51_s_E54_sd $end
$var wire 1 }" E53 $end
$var wire 1 |" E55 $end
$var wire 1 {" E56 $end
$var wire 1 z" E57_s $end
$var wire 1 y" E58 $end
$var wire 1 x" E60 $end
$var wire 1 w" E61 $end
$var wire 1 v" E62 $end
$var wire 1 u" E6_d $end
$var wire 1 t" E7 $end
$var wire 1 s" E8 $end
$var wire 1 r" E9_d $end
$var wire 1 y# F $end
$var wire 1 z# F2CPUH_X $end
$var wire 1 {# F2CPUH_Y $end
$var wire 1 |# F2CPUH_Z $end
$var wire 1 q" F2CPUH_d $end
$var wire 1 }# F2CPUL_X $end
$var wire 1 ~# F2CPUL_Y $end
$var wire 1 !$ F2CPUL_Z $end
$var wire 1 p" F2CPUL_d $end
$var wire 1 o" INCFIFO_d $end
$var wire 1 n" INCNO_d $end
$var wire 1 "$ PAS_X $end
$var wire 1 #$ PAS_Y $end
$var wire 1 l" PAS_d $end
$var wire 1 $$ PDS_X $end
$var wire 1 %$ PDS_Y $end
$var wire 1 k" PDS_d $end
$var wire 1 j" PLHW_d $end
$var wire 1 &$ PLLW_X $end
$var wire 1 '$ PLLW_Y $end
$var wire 1 i" PLLW_d $end
$var wire 1 ($ SIZE1_X $end
$var wire 1 )$ SIZE1_Y $end
$var wire 1 *$ SIZE1_Z $end
$var wire 1 h" SIZE1_d $end
$var wire 1 Z STERM_ $end
$var wire 1 ]" nBREQ_d $end
$var wire 1 \" nBRIDGEIN_d $end
$var wire 1 [" nINCNI_d $end
$var wire 1 Z" nSTOPFLUSH_d $end
$var wire 1 _" cpudff5 $end
$var wire 1 a" cpudff4 $end
$var wire 1 c" cpudff3 $end
$var wire 1 e" cpudff2 $end
$var wire 1 g" cpudff1 $end
$var wire 1 e RIFIFO_ $end
$var wire 1 h RDFIFO_ $end
$upscope $end
$scope module u_cpudff1 $end
$var wire 1 S" DSACK $end
$var wire 1 F# E12 $end
$var wire 1 :# E23_sd $end
$var wire 1 9# E24_sd $end
$var wire 1 8# E25_d $end
$var wire 1 7# E26 $end
$var wire 1 6# E27 $end
$var wire 1 4# E29_sd $end
$var wire 1 0# E32 $end
$var wire 1 /# E33_sd_E38_s $end
$var wire 1 ,# E36_s_E47_s $end
$var wire 1 +# E37_s_E44_s $end
$var wire 1 (# E40_s_E41_s $end
$var wire 1 &# E43_s_E49_sd $end
$var wire 1 $# E46_s_E59_s $end
$var wire 1 ## E48 $end
$var wire 1 !# E50_d_E52_d $end
$var wire 1 ~" E51_s_E54_sd $end
$var wire 1 }" E53 $end
$var wire 1 |" E55 $end
$var wire 1 {" E56 $end
$var wire 1 z" E57_s $end
$var wire 1 y" E58 $end
$var wire 1 x" E60 $end
$var wire 1 v" E62 $end
$var wire 1 u" E6_d $end
$var wire 1 Z STERM_ $end
$var wire 1 g" cpudff1_d $end
$var wire 1 +$ p1a $end
$var wire 1 ,$ p1b $end
$var wire 1 -$ p1c $end
$upscope $end
$scope module u_cpudff2 $end
$var wire 1 S" DSACK $end
$var wire 1 I# E1 $end
$var wire 1 G# E11 $end
$var wire 1 B# E16 $end
$var wire 1 A# E17 $end
$var wire 1 :# E23_sd $end
$var wire 1 8# E25_d $end
$var wire 1 7# E26 $end
$var wire 1 6# E27 $end
$var wire 1 4# E29_sd $end
$var wire 1 1# E31 $end
$var wire 1 0# E32 $end
$var wire 1 /# E33_sd_E38_s $end
$var wire 1 -# E35 $end
$var wire 1 ,# E36_s_E47_s $end
$var wire 1 (# E40_s_E41_s $end
$var wire 1 &# E43_s_E49_sd $end
$var wire 1 $# E46_s_E59_s $end
$var wire 1 !# E50_d_E52_d $end
$var wire 1 ~" E51_s_E54_sd $end
$var wire 1 |" E55 $end
$var wire 1 z" E57_s $end
$var wire 1 y" E58 $end
$var wire 1 w" E61 $end
$var wire 1 Z STERM_ $end
$var wire 1 e" cpudff2_d $end
$var wire 1 .$ p2a $end
$var wire 1 /$ p2b $end
$var wire 1 0$ p2c $end
$upscope $end
$scope module u_cpudff3 $end
$var wire 1 S" DSACK $end
$var wire 1 H# E10 $end
$var wire 1 =# E20_d $end
$var wire 1 <# E21 $end
$var wire 1 :# E23_sd $end
$var wire 1 6# E27 $end
$var wire 1 5# E28_d $end
$var wire 1 2# E30_d $end
$var wire 1 0# E32 $end
$var wire 1 /# E33_sd_E38_s $end
$var wire 1 .# E34 $end
$var wire 1 -# E35 $end
$var wire 1 ,# E36_s_E47_s $end
$var wire 1 +# E37_s_E44_s $end
$var wire 1 *# E39_s $end
$var wire 1 )# E4 $end
$var wire 1 (# E40_s_E41_s $end
$var wire 1 '# E42_s $end
$var wire 1 %# E45 $end
$var wire 1 $# E46_s_E59_s $end
$var wire 1 !# E50_d_E52_d $end
$var wire 1 ~" E51_s_E54_sd $end
$var wire 1 {" E56 $end
$var wire 1 v" E62 $end
$var wire 1 Z STERM_ $end
$var wire 1 c" cpudff3_d $end
$var wire 1 1$ p3a $end
$var wire 1 2$ p3b $end
$var wire 1 3$ p3c $end
$upscope $end
$scope module u_cpudff4 $end
$var wire 1 S" DSACK $end
$var wire 1 F# E12 $end
$var wire 1 @# E18 $end
$var wire 1 ?# E19 $end
$var wire 1 ># E2 $end
$var wire 1 <# E21 $end
$var wire 1 :# E23_sd $end
$var wire 1 8# E25_d $end
$var wire 1 5# E28_d $end
$var wire 1 3# E3 $end
$var wire 1 2# E30_d $end
$var wire 1 1# E31 $end
$var wire 1 /# E33_sd_E38_s $end
$var wire 1 .# E34 $end
$var wire 1 ,# E36_s_E47_s $end
$var wire 1 +# E37_s_E44_s $end
$var wire 1 *# E39_s $end
$var wire 1 (# E40_s_E41_s $end
$var wire 1 '# E42_s $end
$var wire 1 &# E43_s_E49_sd $end
$var wire 1 %# E45 $end
$var wire 1 $# E46_s_E59_s $end
$var wire 1 ## E48 $end
$var wire 1 "# E5 $end
$var wire 1 !# E50_d_E52_d $end
$var wire 1 ~" E51_s_E54_sd $end
$var wire 1 |" E55 $end
$var wire 1 z" E57_s $end
$var wire 1 x" E60 $end
$var wire 1 w" E61 $end
$var wire 1 t" E7 $end
$var wire 1 s" E8 $end
$var wire 1 r" E9_d $end
$var wire 1 Z STERM_ $end
$var wire 1 a" cpudff4_d $end
$var wire 1 4$ p4a $end
$var wire 1 5$ p4b $end
$var wire 1 6$ p4c $end
$upscope $end
$scope module u_cpudff5 $end
$var wire 1 S" DSACK $end
$var wire 1 G# E11 $end
$var wire 1 E# E13 $end
$var wire 1 D# E14 $end
$var wire 1 C# E15 $end
$var wire 1 ;# E22 $end
$var wire 1 :# E23_sd $end
$var wire 1 7# E26 $end
$var wire 1 6# E27 $end
$var wire 1 5# E28_d $end
$var wire 1 2# E30_d $end
$var wire 1 0# E32 $end
$var wire 1 /# E33_sd_E38_s $end
$var wire 1 ,# E36_s_E47_s $end
$var wire 1 +# E37_s_E44_s $end
$var wire 1 *# E39_s $end
$var wire 1 )# E4 $end
$var wire 1 (# E40_s_E41_s $end
$var wire 1 '# E42_s $end
$var wire 1 &# E43_s_E49_sd $end
$var wire 1 ## E48 $end
$var wire 1 "# E5 $end
$var wire 1 }" E53 $end
$var wire 1 z" E57_s $end
$var wire 1 y" E58 $end
$var wire 1 x" E60 $end
$var wire 1 w" E61 $end
$var wire 1 v" E62 $end
$var wire 1 s" E8 $end
$var wire 1 r" E9_d $end
$var wire 1 Z STERM_ $end
$var wire 1 _" cpudff5_d $end
$var wire 1 7$ p5a $end
$var wire 1 8$ p5b $end
$var wire 1 9$ p5c $end
$upscope $end
$upscope $end
$scope module u_SCSI_SM $end
$var wire 1 :$ BBCLK $end
$var wire 1 ;$ BCLK $end
$var wire 1 -" BOEQ3 $end
$var wire 1 @ CPUCLK $end
$var wire 1 &" DECFIFO $end
$var wire 1 L DREQ_ $end
$var wire 1 <$ DSACK_ $end
$var wire 1 | FIFOEMPTY $end
$var wire 1 { FIFOFULL $end
$var wire 1 w INCFIFO $end
$var wire 1 r LBYTE_ $end
$var wire 1 q LS2CPU $end
$var wire 1 =$ RDRST_ $end
$var wire 1 G RESET_ $end
$var wire 1 >$ RIRST_ $end
$var wire 1 S RW $end
$var wire 1 [ nAS_ $end
$var wire 1 ?$ nCLK $end
$var wire 1 @$ WE $end
$var wire 1 A$ SET_DSACK $end
$var wire 1 B$ SCSI_CS $end
$var wire 1 C$ S2F $end
$var wire 1 D$ S2CPU $end
$var wire 1 E$ RE $end
$var wire 5 F$ NEXT_STATE [4:0] $end
$var wire 1 G$ INCNO $end
$var wire 1 H$ INCNI $end
$var wire 1 I$ INCBO $end
$var wire 1 J$ F2S $end
$var wire 28 K$ E [27:0] $end
$var wire 1 #" DMADIR $end
$var wire 1 L$ DACK $end
$var wire 1 _ CPUREQ $end
$var wire 1 M$ CPU2S $end
$var reg 1 N$ CCPUREQ $end
$var reg 1 O$ CDREQ_ $end
$var reg 1 P$ CDSACK_ $end
$var reg 1 )" CPU2S_o $end
$var reg 1 Q$ CRESET_ $end
$var reg 1 '" DACK_o $end
$var reg 1 } F2S_o $end
$var reg 1 x INCBO_o $end
$var reg 1 u INCNI_o $end
$var reg 1 s INCNO_o $end
$var reg 1 R$ RDFIFO_d $end
$var reg 1 h RDFIFO_o $end
$var reg 1 g RE_o $end
$var reg 1 S$ RIFIFO_d $end
$var reg 1 e RIFIFO_o $end
$var reg 1 d S2CPU_o $end
$var reg 1 c S2F_o $end
$var reg 1 b SCSI_CS_o $end
$var reg 5 T$ STATE [4:0] $end
$var reg 1 ^ WE_o $end
$var reg 1 U$ nLS2CPU $end
$scope module u_scsi_sm_inputs $end
$var wire 1 -" BOEQ3 $end
$var wire 1 N$ CCPUREQ $end
$var wire 1 O$ CDREQ_ $end
$var wire 1 P$ CDSACK_ $end
$var wire 1 V$ E0 $end
$var wire 1 W$ E1 $end
$var wire 1 X$ E10 $end
$var wire 1 Y$ E11 $end
$var wire 1 Z$ E12 $end
$var wire 1 [$ E13 $end
$var wire 1 \$ E14 $end
$var wire 1 ]$ E15 $end
$var wire 1 ^$ E16 $end
$var wire 1 _$ E17 $end
$var wire 1 `$ E18 $end
$var wire 1 a$ E19 $end
$var wire 1 b$ E2 $end
$var wire 1 c$ E20 $end
$var wire 1 d$ E21 $end
$var wire 1 e$ E22 $end
$var wire 1 f$ E23 $end
$var wire 1 g$ E24 $end
$var wire 1 h$ E25 $end
$var wire 1 i$ E26 $end
$var wire 1 j$ E27 $end
$var wire 1 k$ E3 $end
$var wire 1 l$ E4 $end
$var wire 1 m$ E5 $end
$var wire 1 n$ E6 $end
$var wire 1 o$ E7 $end
$var wire 1 p$ E8 $end
$var wire 1 q$ E9 $end
$var wire 1 | FIFOEMPTY $end
$var wire 1 { FIFOFULL $end
$var wire 1 h RDFIFO_o $end
$var wire 1 e RIFIFO_o $end
$var wire 1 S RW $end
$var wire 5 r$ STATE [4:0] $end
$var wire 1 s$ nCDSACK_ $end
$var wire 1 t$ nDMADIR $end
$var wire 1 u$ nscsidff1_q $end
$var wire 1 v$ nscsidff2_q $end
$var wire 1 w$ nscsidff3_q $end
$var wire 1 x$ nscsidff4_q $end
$var wire 1 y$ nscsidff5_q $end
$var wire 1 z$ scsidff5_q $end
$var wire 1 {$ scsidff4_q $end
$var wire 1 |$ scsidff3_q $end
$var wire 1 }$ scsidff2_q $end
$var wire 1 ~$ scsidff1_q $end
$var wire 28 !% E [27:0] $end
$var wire 1 #" DMADIR $end
$upscope $end
$scope module u_scsi_sm_outputs $end
$var wire 1 M$ CPU2S $end
$var wire 1 L$ DACK $end
$var wire 28 "% E [27:0] $end
$var wire 1 J$ F2S $end
$var wire 1 I$ INCBO $end
$var wire 1 H$ INCNI $end
$var wire 1 G$ INCNO $end
$var wire 1 E$ RE $end
$var wire 1 D$ S2CPU $end
$var wire 1 C$ S2F $end
$var wire 1 B$ SCSI_CS $end
$var wire 1 A$ SET_DSACK $end
$var wire 1 @$ WE $end
$var wire 1 #% scsidff1_d $end
$var wire 1 $% scsidff2_d $end
$var wire 1 %% scsidff3_d $end
$var wire 1 &% scsidff4_d $end
$var wire 1 '% scsidff5_d $end
$var wire 5 (% NEXT_STATE [4:0] $end
$var wire 1 )% E9 $end
$var wire 1 *% E8 $end
$var wire 1 +% E7 $end
$var wire 1 ,% E6 $end
$var wire 1 -% E5 $end
$var wire 1 .% E4 $end
$var wire 1 /% E3 $end
$var wire 1 0% E27 $end
$var wire 1 1% E26 $end
$var wire 1 2% E25 $end
$var wire 1 3% E24 $end
$var wire 1 4% E23 $end
$var wire 1 5% E22 $end
$var wire 1 6% E21 $end
$var wire 1 7% E20 $end
$var wire 1 8% E2 $end
$var wire 1 9% E19 $end
$var wire 1 :% E18 $end
$var wire 1 ;% E17 $end
$var wire 1 <% E16 $end
$var wire 1 =% E15 $end
$var wire 1 >% E14 $end
$var wire 1 ?% E13 $end
$var wire 1 @% E12 $end
$var wire 1 A% E11 $end
$var wire 1 B% E10 $end
$var wire 1 C% E1 $end
$var wire 1 D% E0 $end
$upscope $end
$upscope $end
$scope module u_datapath $end
$var wire 1 2" A3 $end
$var wire 1 0" BO0 $end
$var wire 1 /" BO1 $end
$var wire 1 +" BRIDGEIN $end
$var wire 1 *" BRIDGEOUT $end
$var wire 1 E% BnDS_O_ $end
$var wire 1 )" CPU2S $end
$var wire 32 F% DATA_IO [31:0] $end
$var wire 1 %" DIEH $end
$var wire 1 $" DIEL $end
$var wire 1 G% DOEH_ $end
$var wire 1 H% DOEL_ $end
$var wire 1 !" F2CPUH $end
$var wire 1 ~ F2CPUL $end
$var wire 1 } F2S $end
$var wire 32 I% ID [31:0] $end
$var wire 1 q LS2CPU $end
$var wire 32 J% OD [31:0] $end
$var wire 1 m PAS $end
$var wire 8 K% PD [7:0] $end
$var wire 1 S RW $end
$var wire 1 d S2CPU $end
$var wire 1 c S2F $end
$var wire 1 L% bBRIDGEIN $end
$var wire 1 M% bDIEH $end
$var wire 1 N% bDIEL $end
$var wire 1 O% nDMAC_ $end
$var wire 1 P% nDS_ $end
$var wire 1 Q% nOWN_ $end
$var wire 32 R% MOD_TX [31:0] $end
$var wire 32 S% MOD_SCSI [31:0] $end
$var wire 32 T% MOD [31:0] $end
$var wire 32 U% MID [31:0] $end
$var wire 1 #" DMADIR $end
$scope module u_datapath_input $end
$var wire 1 E% BnDS_O_ $end
$var wire 32 V% DATA [31:0] $end
$var wire 32 W% ID [31:0] $end
$var wire 32 X% MID [31:0] $end
$var wire 1 L% bBRIDGEIN $end
$var wire 1 M% bDIEH $end
$var wire 1 N% bDIEL $end
$var wire 16 Y% UPPDER_OUTPUT_DATA [15:0] $end
$var wire 16 Z% UPPDER_INTPUT_DATA [15:0] $end
$var wire 16 [% LOWER_OUTPUT_DATA [15:0] $end
$var wire 16 \% LOWER_INPUT_DATA [15:0] $end
$var reg 16 ]% UD_LATCH [15:0] $end
$upscope $end
$scope module u_datapath_output $end
$var wire 1 *" BRIDGEOUT $end
$var wire 32 ^% DATA [31:0] $end
$var wire 1 G% DOEH_ $end
$var wire 1 H% DOEL_ $end
$var wire 1 !" F2CPUH $end
$var wire 1 ~ F2CPUL $end
$var wire 1 _% LOD1_F2CPU $end
$var wire 1 `% LOD2_F2CPU $end
$var wire 32 a% MOD [31:0] $end
$var wire 32 b% OD [31:0] $end
$var wire 1 m PAS $end
$var wire 1 d S2CPU $end
$var wire 16 c% UPPER_OUTPUT_DATA [15:0] $end
$var wire 16 d% UPPER_INPUT_DATA [15:0] $end
$var wire 16 e% LOWER_OUTPUT_DATA [15:0] $end
$var wire 16 f% LOWER_INPUT_DATA [15:0] $end
$var reg 16 g% LD_LATCH [15:0] $end
$var reg 16 h% UD_LATCH [15:0] $end
$upscope $end
$scope module u_datapath_scsi $end
$var wire 1 2" A3 $end
$var wire 1 0" BO0 $end
$var wire 1 /" BO1 $end
$var wire 1 )" CPU2S $end
$var wire 1 } F2S $end
$var wire 32 i% ID [31:0] $end
$var wire 1 q LS2CPU $end
$var wire 32 j% OD [31:0] $end
$var wire 1 d S2CPU $end
$var wire 1 c S2F $end
$var wire 8 k% SCSI_DATA [7:0] $end
$var wire 1 l% SCSI_IN $end
$var wire 1 m% SCSI_OUT $end
$var wire 8 n% SCSI_DATA_TX [7:0] $end
$var wire 8 o% SCSI_DATA_RX [7:0] $end
$var wire 32 p% MOD [31:0] $end
$var wire 1 q% F2S_UUD $end
$var wire 1 r% F2S_UMD $end
$var wire 1 s% F2S_LMD $end
$var wire 1 t% F2S_LLD $end
$var reg 8 u% SCSI_DATA_LATCHED [7:0] $end
$scope module u_datapath_24dec $end
$var wire 1 0" A $end
$var wire 1 /" B $end
$var wire 1 } G $end
$var wire 1 q% Z0 $end
$var wire 1 r% Z1 $end
$var wire 1 s% Z2 $end
$var wire 1 t% Z3 $end
$upscope $end
$scope module u_datapath_8b_MUX $end
$var wire 8 v% A [7:0] $end
$var wire 8 w% B [7:0] $end
$var wire 8 x% C [7:0] $end
$var wire 8 y% D [7:0] $end
$var wire 8 z% E [7:0] $end
$var wire 8 {% F [7:0] $end
$var wire 6 |% S [5:0] $end
$var reg 8 }% Z [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module u_registers $end
$var wire 8 ~% ADDR [7:0] $end
$var wire 1 T AS_ $end
$var wire 1 !& CLR_FLUSHFIFO $end
$var wire 1 D DMAC_ $end
$var wire 1 | FIFOEMPTY $end
$var wire 1 { FIFOFULL $end
$var wire 1 > INTA_I $end
$var wire 1 . INT_O_ $end
$var wire 32 "& MID [31:0] $end
$var wire 32 #& MOD [31:0] $end
$var wire 1 G RST_ $end
$var wire 1 S RW $end
$var wire 1 ` STOPFLUSH $end
$var wire 1 $& nCPUCLK $end
$var wire 1 y h_0C $end
$var wire 1 %& WTC_RD_ $end
$var wire 32 && WTC [31:0] $end
$var wire 1 _ WDREGREQ $end
$var wire 1 '& ST_DMA $end
$var wire 1 (& SP_DMA $end
$var wire 1 f REG_DSK_ $end
$var wire 1 i PRESET $end
$var wire 1 )& ISTR_RD_ $end
$var wire 9 *& ISTR_O [8:0] $end
$var wire 32 +& ISTR [31:0] $end
$var wire 1 ,& INTENA $end
$var wire 1 -& FLUSH_ $end
$var wire 1 "" DMAENA $end
$var wire 1 #" DMADIR $end
$var wire 1 .& CONTR_WR $end
$var wire 1 /& CONTR_RD_ $end
$var wire 9 0& CNTR_O [8:0] $end
$var wire 32 1& CNTR [31:0] $end
$var wire 1 2& CLR_INT $end
$var wire 1 1" ACR_WR $end
$var reg 1 3" A1 $end
$var reg 1 z FLUSHFIFO $end
$scope module u_addr_decoder $end
$var wire 1 1" ACR_WR $end
$var wire 8 3& ADDR [7:0] $end
$var wire 1 4& ADDR_VALID $end
$var wire 1 T AS_ $end
$var wire 1 2& CLR_INT $end
$var wire 1 /& CONTR_RD_ $end
$var wire 1 .& CONTR_WR $end
$var wire 1 D DMAC_ $end
$var wire 1 -& FLUSH_ $end
$var wire 1 )& ISTR_RD_ $end
$var wire 1 S RW $end
$var wire 1 (& SP_DMA $end
$var wire 1 '& ST_DMA $end
$var wire 1 _ WDREGREQ $end
$var wire 1 %& WTC_RD_ $end
$var wire 1 5& h_04 $end
$var wire 1 6& h_08 $end
$var wire 1 y h_0C $end
$var wire 1 7& h_10 $end
$var wire 1 8& h_14 $end
$var wire 1 9& h_18 $end
$var wire 1 :& h_1C $end
$var wire 1 ;& h_3C $end
$var wire 1 #" DMADIR $end
$upscope $end
$scope module u_registers_cntr $end
$var wire 1 <& CLR_DMAENA $end
$var wire 1 .& CONTR_WR $end
$var wire 9 =& MID [8:0] $end
$var wire 1 G RESET_ $end
$var wire 1 (& SP_DMA $end
$var wire 1 '& ST_DMA $end
$var wire 9 >& CNTR_O [8:0] $end
$var reg 1 #" DMADIR $end
$var reg 1 "" DMAENA $end
$var reg 1 ,& INTENA $end
$var reg 1 i PRESET $end
$upscope $end
$scope module u_registers_istr $end
$var wire 1 2& CLR_INT $end
$var wire 1 ?& CLR_INT_ $end
$var wire 1 | FIFOEMPTY $end
$var wire 1 { FIFOFULL $end
$var wire 1 @& INT $end
$var wire 1 > INTA_I $end
$var wire 1 ,& INTENA $end
$var wire 1 . INT_O_ $end
$var wire 1 )& ISTR_RD_ $end
$var wire 1 G RESET_ $end
$var wire 9 A& ISTR_O [8:0] $end
$var reg 1 B& E_INT $end
$var reg 1 C& FE $end
$var reg 1 D& FF $end
$var reg 1 E& INTS $end
$var reg 1 F& INT_F $end
$var reg 1 G& INT_P $end
$upscope $end
$scope module u_registers_term $end
$var wire 1 T AS_ $end
$var wire 1 H& CYCLE_ACTIVE $end
$var wire 1 I& CYCLE_END $end
$var wire 1 D DMAC_ $end
$var wire 1 _ WDREGREQ $end
$var wire 1 y h_0C $end
$var wire 1 $& nCPUCLK $end
$var wire 1 J& CYCLE_TERM $end
$var reg 1 f REG_DSK_ $end
$var reg 3 K& TERM_COUNTER [2:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope task wait_n_clk $end
$var integer 32 L& i [31:0] $end
$upscope $end
$scope task wait_n_clko $end
$var integer 32 M& i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
r40 ;
b1011111010111100001000000 :
$end
#0
$dumpvars
bx M&
b1 L&
bx K&
xJ&
xI&
0H&
xG&
xF&
xE&
xD&
xC&
xB&
b0xxxx00xx A&
0@&
1?&
bx000x0xx0 >&
bx =&
0<&
0;&
0:&
09&
08&
07&
06&
05&
04&
b1111100 3&
02&
b0 1&
bx000x0xx0 0&
1/&
0.&
1-&
x,&
b0 +&
b0xxxx00xx *&
1)&
0(&
0'&
b0 &&
1%&
1$&
b0 #&
bx "&
x!&
b1111100 ~%
b0 }%
b0xxxxx |%
bx {%
bx z%
bx y%
bx x%
bx w%
bx v%
bx u%
xt%
xs%
xr%
xq%
bx p%
bx o%
b0 n%
xm%
xl%
bx k%
bx j%
bx i%
bx h%
bx g%
bx f%
bx e%
bx d%
bx c%
bx b%
bx a%
x`%
x_%
bx ^%
bx ]%
bx \%
bx [%
bx Z%
bx Y%
bx X%
bx W%
bx V%
bx U%
b0 T%
bx S%
bx R%
xQ%
xP%
0O%
xN%
xM%
xL%
bx K%
bx J%
bx I%
xH%
xG%
bx F%
xE%
xD%
xC%
xB%
xA%
x@%
x?%
x>%
x=%
x<%
x;%
x:%
x9%
x8%
x7%
x6%
x5%
x4%
x3%
x2%
x1%
x0%
x/%
x.%
x-%
x,%
x+%
x*%
x)%
bx (%
x'%
x&%
x%%
x$%
x#%
bx "%
bx !%
x~$
x}$
x|$
x{$
xz$
xy$
xx$
xw$
xv$
xu$
xt$
xs$
bx r$
xq$
xp$
xo$
xn$
xm$
xl$
xk$
xj$
xi$
xh$
xg$
xf$
xe$
xd$
xc$
xb$
xa$
x`$
x_$
x^$
x]$
x\$
x[$
xZ$
xY$
xX$
xW$
xV$
xU$
bx T$
xS$
xR$
1Q$
xP$
xO$
xN$
xM$
xL$
bx K$
xJ$
xI$
xH$
xG$
bx F$
xE$
xD$
xC$
xB$
xA$
x@$
1?$
x>$
x=$
x<$
0;$
0:$
x9$
18$
x7$
x6$
15$
x4$
x3$
12$
11$
x0$
1/$
x.$
x-$
1,$
x+$
x*$
1)$
x($
x'$
x&$
x%$
x$$
x#$
x"$
x!$
1~#
x}#
x|#
1{#
xz#
xy#
xx#
xw#
1v#
xu#
xt#
1s#
xr#
1q#
1p#
xo#
1n#
xm#
xl#
xk#
xj#
xi#
xh#
xg#
1f#
xe#
xd#
xc#
xb#
xa#
x`#
x_#
x^#
x]#
x\#
x[#
xZ#
xY#
xX#
xW#
bx V#
xU#
b11 T#
xS#
xR#
1Q#
xP#
xO#
xN#
xM#
xL#
xK#
xJ#
xI#
xH#
xG#
xF#
xE#
xD#
xC#
xB#
xA#
x@#
x?#
x>#
x=#
x<#
x;#
x:#
x9#
x8#
x7#
x6#
x5#
x4#
x3#
x2#
x1#
x0#
x/#
x.#
x-#
x,#
x+#
x*#
x)#
x(#
x'#
x&#
x%#
x$#
x##
x"#
x!#
x~"
x}"
x|"
x{"
xz"
xy"
xx"
xw"
xv"
xu"
xt"
xs"
xr"
xq"
xp"
xo"
0n"
bx m"
xl"
xk"
xj"
xi"
xh"
xg"
xf"
xe"
xd"
xc"
xb"
xa"
x`"
x_"
x^"
x]"
x\"
x["
xZ"
1Y"
xX"
xW"
xV"
zU"
zT"
0S"
xR"
0Q"
0P"
xO"
xN"
bx M"
bx L"
bx K"
bx J"
xI"
xH"
xG"
xF"
bx E"
xD"
bx C"
bx B"
xA"
x@"
bx ?"
x>"
x="
bx <"
x;"
bx :"
x9"
x8"
x7"
b11 6"
bx 5"
x4"
x3"
12"
01"
x0"
x/"
x."
x-"
x,"
x+"
x*"
x)"
x("
x'"
x&"
x%"
x$"
x#"
x""
x!"
x~
x}
x|
x{
xz
0y
xx
xw
xv
xu
xt
xs
xr
xq
bx p
b0 o
bx n
xm
xl
xk
xj
xi
xh
xg
xf
xe
xd
xc
xb
xa
x`
0_
x^
x]
1\
x[
1Z
bx Y
xX
1W
xV
1U
xT
xS
bx R
xQ
xP
bx O
xN
xM
1L
bx K
bx J
b11111 I
1H
1G
1F
1E
1D
1C
1B
1A
0@
1?
0>
bx =
b11111111111111111111111111111111 <
19
x8
x7
x6
x5
x4
x3
x2
x1
x0
x/
1.
x-
x,
bx +
x*
x)
x(
x'
x&
x%
bx $
bx #
bx "
1!
$end
#200
0C%
0W$
0D%
07#
0V$
0s"
0G#
0F#
0H#
03#
0>#
0J#
0I#
0)#
0"#
0G$
0H$
0t"
08%
0<#
1o"
0/%
0.%
00#
0b$
0.#
0,%
0k$
0l$
bx0x00000 K$
bx0x00000 !%
bx0x00000 "%
0n$
0y#
1`#
0r%
1F"
0s%
b0xx000 |%
0t%
1G%
1H%
0C#
0i#
0V"
10
0N"
0/"
0O"
00"
1_#
0^#
1X#
1t$
1[#
0Y#
0h
0e
0z
0F&
0E&
0B&
0G&
0""
1."
0H"
0-"
b0 B"
b0 E"
b0 M"
0G"
0{
1|
b0 J"
b0 <"
b0 K"
b0 ?"
b0 L"
03"
0i
0,&
b0 0&
b0 >&
0#"
0D&
b1 *&
b1 A&
1C&
0t
1S#
1P#
1O$
0N$
0=$
0>$
0!&
0?&
1<&
0$&
0\
0Y"
0?$
b1 M&
0G
1P"
1Q"
1;$
1:$
1@
#400
0O#
1k#
0c"
0\#
0]#
1M
1N
b11 +
b11 Y
1<$
1q
1f
0U$
0J&
b0 K&
0g"
1-$
0j#
0l#
0h#
0a"
1'%
0p"
bx0000 m"
0e"
1h"
0$%
0q"
1M#
1*$
0($
14$
1}#
1.$
1!$
10$
1"$
0x#
0L#
1B$
0&%
1z#
1|#
13$
0i"
0K#
1]"
0N#
1+$
0%%
1'$
16$
19$
1g#
1r#
0@$
0L$
1o#
1u#
1$$
1&$
0E$
1m#
1t#
1w#
0J$
0D$
09#
0j"
0M$
b10000 F$
b10000 (%
0#%
0=#
0\"
1-%
0?%
0I$
0C$
0A$
0r"
0B#
0A#
04#
02#
0*#
0'#
1["
0I&
1m$
0[$
0A%
06%
05%
05#
0/#
0}"
1Z"
0Y$
0d$
0e$
0*%
0B%
0@%
0>%
04%
01%
00%
0@#
0?#
0:#
08#
0+#
0##
0!#
0~"
0w"
0v"
0[
0X"
0P%
09%
02%
03%
07%
0:%
0;%
0<%
0=%
0)%
0+%
0p$
0X$
0Z$
0\$
0f$
0i$
0j$
1a#
1b#
1c#
0|"
1d#
1e#
0u"
0D#
0;#
06#
01#
0-#
0,#
0(#
0&#
0%#
0$#
0{"
0z"
0y"
0x"
1&
1S
1%
1)
1T
1(
1-
1X
1,
zV
z]
1/
0Q%
1u$
1v$
1w$
0a$
1x$
0h$
0g$
0c$
0`$
0_$
0^$
0]$
0q$
b100000 K$
b100000 !%
b100000 "%
0o$
1y$
0f"
0d"
0b"
0`"
0^"
0'
bz Y%
0I"
1*
14
11
18
0~$
0}$
0|$
0{$
0z$
0s$
b0 V#
0`
0a
0j
0k
0v
0w
0~
0!"
0$"
0M%
0%"
0&"
0*"
0L%
0+"
0,"
0l
0_%
0`%
0m
0("
b0 T$
b0 r$
0O$
1P$
1o"
11$
0y#
0n"
1p#
0S"
b11 6"
b11 T#
0Q#
0Q$
1$&
1\
1Y"
1?$
0P"
0Q"
0;$
0:$
0@
#600
b0 m"
0_"
17$
0E#
b0 c%
0="
b0 e%
bz {%
12
07
bz z%
b0 o%
13
1r
bz [%
b11111111 $
b11111111 R
b11111111 K%
b11111111 k%
16
bz O
bz :"
bz I%
bz W%
bz i%
b0 R%
b0 a%
0l%
bz S%
bz p%
0Q
0P
0D"
0q%
15
0N%
0m%
b0 |%
0>"
0@"
0A"
0E%
0U#
0R#
0^
0b
0c
0d
0S$
0g
0R$
0s
0u
0x
0}
0'"
0)"
08"
09"
17"
14"
0$&
0\
0Y"
0?$
1P"
1Q"
1;$
1:$
1@
#610
1=$
1>$
1!&
1?&
0<&
b11 M&
1G
#800
1Q#
1Q$
1$&
1\
1Y"
1?$
0P"
0Q"
0;$
0:$
0@
#1000
1^#
0|
b1 J"
bx {%
0>$
0=$
bzxxxxxxxxxxxxxxxx O
bzxxxxxxxxxxxxxxxx :"
bzxxxxxxxxxxxxxxxx I%
bzxxxxxxxxxxxxxxxx W%
bzxxxxxxxxxxxxxxxx i%
bx [%
0y$
1I"
1z$
1a
xl
x_%
x`%
xm
1w
1&"
1L%
1+"
b10000 T$
b10000 r$
1O$
0$&
0\
0Y"
0?$
1P"
1Q"
1;$
1:$
1@
#1200
1$&
1\
1Y"
1?$
0P"
0Q"
0;$
0:$
0@
#1400
xE%
x7"
x4"
0$&
0\
0Y"
0?$
1P"
1Q"
1;$
1:$
1@
#1600
1$&
1\
1Y"
1?$
0P"
0Q"
0;$
0:$
0@
#1800
0$&
0\
0Y"
0?$
1P"
1Q"
1;$
1:$
1@
#1810
1O%
0D
02"
b1000000 ~%
b1000000 3&
b10000 I
b110111010000000001000000 <
b1 M&
#2000
1$&
1\
1Y"
1?$
0P"
0Q"
0;$
0:$
0@
#2200
0$&
0\
0Y"
0?$
1P"
1Q"
1;$
1:$
1@
#2210
b11011101 =&
1;"
b1100110011011101 \%
b1010101010111011 Z%
b10101010101110111100110011011101 #
b10101010101110111100110011011101 J
b10101010101110111100110011011101 p
b10101010101110111100110011011101 U%
b10101010101110111100110011011101 X%
b10101010101110111100110011011101 "&
b10101010101110111100110011011101 "
b10101010101110111100110011011101 K
b10101010101110111100110011011101 F%
b10101010101110111100110011011101 V%
b10101010101110111100110011011101 ^%
b10101010101110111100110011011101 =
1W"
0/
10
1_
0I&
09
14&
1H&
1[
1X"
0&
0S
0%
0)
0T
0(
0?
0A
#2400
b1 K&
1$&
1\
1Y"
1?$
0P"
0Q"
0;$
0:$
0@
#2600
0'%
b1000 F$
b1000 (%
1&%
0-%
0m$
1,%
b1000000 K$
b1000000 !%
b1000000 "%
1n$
1Z#
0R"
1W#
1N$
0$&
0\
0Y"
0?$
1P"
1Q"
1;$
1:$
1@
#2610
1P%
0-
0X
0,
b101 M&
0F
#2800
b10 K&
1$&
1\
1Y"
1?$
0P"
0Q"
0;$
0:$
0@
#3000
0&%
1'%
0B$
b10001 F$
b10001 (%
1#%
1@$
1M$
0,%
1*%
0n$
b100000000 K$
b100000000 !%
b100000000 "%
1p$
0x$
1y$
1{$
0z$
b1000 T$
b1000 r$
0$&
0\
0Y"
0?$
1P"
1Q"
1;$
1:$
1@
#3200
b11 K&
1$&
1\
1Y"
1?$
0P"
0Q"
0;$
0:$
0@
#3400
0%%
0E$
0#%
0L$
1&%
b11010 F$
b11010 (%
1$%
0C$
13%
0,%
1g$
0*%
0n$
0+%
0p$
b11011101 {%
0u$
1x$
b1000000000000000000000000 K$
b1000000000000000000000000 !%
b1000000000000000000000000 "%
0o$
0y$
02
bz1100110011011101 O
bz1100110011011101 :"
bz1100110011011101 I%
bz1100110011011101 W%
bz1100110011011101 i%
b1100110011011101 [%
b11011101 $
b11011101 R
b11011101 K%
b11011101 k%
b11011101 n%
b11011101 }%
1~$
0{$
1z$
06
1N%
1m%
b100000 |%
b10001 T$
b10001 r$
1^
1b
1)"
0$&
0\
0Y"
0?$
1P"
1Q"
1;$
1:$
1@
#3600
1J&
b100 K&
1$&
1\
1Y"
1?$
0P"
0Q"
0;$
0:$
0@
#3800
1%%
0B$
0'%
0&%
b110 F$
b110 (%
1$%
1M$
1@$
1:%
03%
1`$
b1000000000000000000 K$
b1000000000000000000 !%
b1000000000000000000 "%
0g$
1u$
0v$
0x$
0~$
1}$
1{$
b11010 T$
b11010 r$
0$&
0\
0Y"
0?$
1P"
1Q"
1;$
1:$
1@
#4000
0J&
b101 K&
1$&
1\
1Y"
1?$
0P"
0Q"
0;$
0:$
0@
#4200
b0 u%
1\#
1]#
0M
0N
b0 +
b0 Y
0<$
0q
1U$
1'%
0B$
0L$
b10110 F$
b10110 (%
1$%
0J$
1A$
1M$
0?%
15%
0@$
0[$
1e$
0:%
0w$
1x$
b10000000000000000000000 K$
b10000000000000000000000 !%
b10000000000000000000000 "%
0`$
1y$
1|$
0{$
0z$
b110 T$
b110 r$
0$&
0\
0Y"
0?$
1P"
1Q"
1;$
1:$
1@
#4400
xW"
0\#
0]#
1M
1N
b11 +
b11 Y
1<$
1q
0U$
0O#
1k#
b0 m"
0c"
11$
1/
0_
0S"
19
04&
0H&
0P%
0[
0X"
1-
1X
1,
1)
1T
1(
b0 K&
b11 6"
b11 T#
1F
1A
1$&
1\
1Y"
1?$
0P"
0Q"
0;$
0:$
0@
#4600
1&%
1B$
0'%
1$%
0M$
b1110 F$
b1110 (%
1%%
0A$
05%
1=%
0e$
xZ#
b1000000000000000 K$
b1000000000000000 !%
b1000000000000000 "%
1]$
0y$
12
xR"
1z$
xW#
b10110 T$
b10110 r$
0^
0N$
0$&
0\
0Y"
0?$
1P"
1Q"
1;$
1:$
1@
#4610
1&
1S
1%
b10 M&
1?
#4800
1$&
1\
1Y"
1?$
0P"
0Q"
0;$
0:$
0@
#5000
0$%
0&%
1B$
0%%
b0 F$
b0 (%
0'%
0M$
0A$
05%
0=%
0e$
bx {%
0x$
b0 K$
b0 !%
b0 "%
0]$
1y$
bzxxxxxxxxxxxxxxxx O
bzxxxxxxxxxxxxxxxx :"
bzxxxxxxxxxxxxxxxx I%
bzxxxxxxxxxxxxxxxx W%
bzxxxxxxxxxxxxxxxx i%
bx [%
b11111111 $
b11111111 R
b11111111 K%
b11111111 k%
b0 n%
b0 }%
1{$
0z$
16
0N%
0m%
b0 |%
b1110 T$
b1110 r$
0b
0)"
0$&
0\
0Y"
0?$
1P"
1Q"
1;$
1:$
1@
#5200
1$&
1\
1Y"
1?$
0P"
0Q"
0;$
0:$
0@
#5400
b10000 F$
b10000 (%
1'%
1-%
b100000 K$
b100000 !%
b100000 "%
1m$
1v$
1w$
1x$
0}$
0|$
0{$
b0 T$
b0 r$
0$&
0\
0Y"
0?$
1P"
1Q"
1;$
1:$
1@
#5410
0O%
1D
b111111111 =&
b1111111111111111 \%
b1111111111111111 Z%
12"
b11111111111111111111111111111111 #
b11111111111111111111111111111111 J
b11111111111111111111111111111111 p
b11111111111111111111111111111111 U%
b11111111111111111111111111111111 X%
b11111111111111111111111111111111 "&
b11111111111111111111111111111111 "
b11111111111111111111111111111111 K
b11111111111111111111111111111111 F%
b11111111111111111111111111111111 V%
b11111111111111111111111111111111 ^%
b1111100 ~%
b1111100 3&
b11111 I
b11111111111111111111111111111111 =
b11111111111111111111111111111111 <
#5600
1$&
1\
1Y"
1?$
0P"
0Q"
0;$
0:$
0@
#5800
0y$
1z$
b10000 T$
b10000 r$
0$&
0\
0Y"
0?$
1P"
1Q"
1;$
1:$
1@
#6000
1$&
1\
1Y"
1?$
0P"
0Q"
0;$
0:$
0@
#6200
0$&
0\
0Y"
0?$
1P"
1Q"
1;$
1:$
1@
#6210
