
---------- Begin Simulation Statistics ----------
simSeconds                                   1.095289                       # Number of seconds simulated (Second)
simTicks                                 1095288799500                       # Number of ticks simulated (Tick)
finalTick                                1095288799500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                  11442.67                       # Real time elapsed on the host (Second)
hostTickRate                                 95719709                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8741748                       # Number of bytes of host memory used (Byte)
simInsts                                   1000000001                       # Number of instructions simulated (Count)
simOps                                     2109669823                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    87392                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     184369                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                       2190577600                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                      2117073272                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      341                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                     2131308364                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   1855                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              7403675                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          13771022                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 221                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples          2190456264                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.972997                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.862243                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                1508510645     68.87%     68.87% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                 186114988      8.50%     77.36% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                 160756833      7.34%     84.70% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  99636544      4.55%     89.25% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                  72411507      3.31%     92.56% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                  48879615      2.23%     94.79% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                  47499831      2.17%     96.96% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                  27443419      1.25%     98.21% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                  39202882      1.79%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total            2190456264                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                11656459     42.02%     42.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     42.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     42.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     42.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     42.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     42.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     42.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     42.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     42.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     42.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     42.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     42.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     42.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     22      0.00%     42.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     42.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      1      0.00%     42.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     42.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     42.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     42.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    1      0.00%     42.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     42.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     42.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     42.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd            909984      3.28%     45.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     45.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     45.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     45.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     45.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     45.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult          6824737     24.60%     69.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     69.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     69.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     69.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     69.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     69.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     69.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     69.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     69.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     69.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     69.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     69.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     69.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     69.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     69.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     69.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     69.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                2419461      8.72%     78.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite               1823222      6.57%     85.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead           3703471     13.35%     98.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite           400132      1.44%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         3708      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu    1252371387     58.76%     58.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult     10423146      0.49%     59.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv     107522517      5.04%     64.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd    112682387      5.29%     69.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     69.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt          286      0.00%     69.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     69.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     69.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     69.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     69.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     69.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd           62      0.00%     69.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     69.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu     12769960      0.60%     70.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     70.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt          585      0.00%     70.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         1071      0.00%     70.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     70.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     70.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift          143      0.00%     70.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     70.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     70.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     70.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd     93758214      4.40%     74.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     74.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     74.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     74.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     74.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     74.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult    110299748      5.18%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead    148930111      6.99%     86.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     72692512      3.41%     90.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead    136537545      6.41%     96.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite     73314982      3.44%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total     2131308364                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.972944                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                            27737490                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.013014                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads               5186938792                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites              1495017178                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses      1490228474                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                1293873537                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                629462655                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses        623525719                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                  1506185640                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                    652856506                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                        2131290665                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                     285463835                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     17691                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                          431469703                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                      119724141                       # Number of branches executed (Count)
system.cpu.numStoreInsts                    146005868                       # Number of stores executed (Count)
system.cpu.numRate                           0.972935                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            1307                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          121336                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                  1000000001                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                    2109669823                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               2.190578                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          2.190578                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.456501                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.456501                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                 2630682578                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                1402167416                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                   914336192                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                  552627969                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                  1139653036                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                  488055647                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                 659867188                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                       90                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads      270421818                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores     146100385                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads     20169904                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      4471995                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups               120063453                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted          83018164                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             25599                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups             47019635                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                47016062                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999924                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                14225873                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 11                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups         7687711                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits            7685525                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             2186                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          577                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts         6781805                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             120                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             25373                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples   2189517578                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.963532                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.201139                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0      1597926778     72.98%     72.98% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1       271662420     12.41%     85.39% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        43907588      2.01%     87.39% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3        45816660      2.09%     89.49% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4        21561635      0.98%     90.47% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5        29715463      1.36%     91.83% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6        22300982      1.02%     92.85% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         8895916      0.41%     93.25% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8       147730136      6.75%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total   2189517578                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted           1000000001                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted             2109669823                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                   413331225                       # Number of memory references committed (Count)
system.cpu.commit.loads                     269972942                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          20                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                  119326780                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                  622570720                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                  1663732766                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls              14208035                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass         1477      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu   1249347526     59.22%     59.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult     10400201      0.49%     59.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv    107521876      5.10%     64.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd    112488242      5.33%     70.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt          160      0.00%     70.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     70.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd           48      0.00%     70.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu     12766032      0.61%     70.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     70.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt          504      0.00%     70.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc         1021      0.00%     70.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     70.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift           37      0.00%     70.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     70.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     70.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     70.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd     93651446      4.44%     75.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     75.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     75.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     75.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     75.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     75.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult    110160028      5.22%     80.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead    148689926      7.05%     87.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     72635536      3.44%     90.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead    121283016      5.75%     96.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite     70722747      3.35%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total   2109669823                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples     147730136                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data      296161023                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         296161023                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     296161023                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        296161023                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data     59794095                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total        59794095                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data     59794095                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total       59794095                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 3404967298990                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 3404967298990                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 3404967298990                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 3404967298990                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    355955118                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     355955118                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    355955118                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    355955118                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.167982                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.167982                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.167982                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.167982                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 56944.875560                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 56944.875560                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 56944.875560                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 56944.875560                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs     76231270                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          635                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs      1293421                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            8                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      58.937709                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    79.375000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      8400945                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           8400945                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data     40835897                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total      40835897                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data     40835897                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total     40835897                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data     18958198                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total     18958198                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data     18958198                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total     18958198                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 1171146202490                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 1171146202490                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 1171146202490                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 1171146202490                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.053260                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.053260                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.053260                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.053260                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 61775.185727                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 61775.185727                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 61775.185727                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 61775.185727                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements               18957686                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data           10                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total           10                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data           10                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total           10                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data        30000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total        30000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data           10                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total           10                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data           10                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total           10                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data    161203476                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total       161203476                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data     51393360                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total      51393360                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 2888542057000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 2888542057000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data    212596836                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    212596836                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.241741                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.241741                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 56204.576953                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 56204.576953                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data     40835886                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total     40835886                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data     10557474                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total     10557474                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 663122116500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 663122116500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.049660                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.049660                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 62810.679572                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 62810.679572                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data    134957547                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total      134957547                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data      8400735                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total      8400735                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 516425241990                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 516425241990                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data    143358282                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total    143358282                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.058600                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.058600                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 61473.816516                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 61473.816516                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           11                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           11                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data      8400724                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total      8400724                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data 508024085990                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total 508024085990                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.058600                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.058600                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 60473.845586                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 60473.845586                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1095288799500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.987437                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            315119241                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs           18958198                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              16.621793                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              148000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   511.987437                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999975                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999975                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          148                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          358                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            6                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses         2866599302                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses        2866599302                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1095288799500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                 83539138                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles            1823597664                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                 157954498                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles             125248132                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 116832                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             46758827                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   976                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts             2118015716                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  4661                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1095288799500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1095288799500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles          114260492                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                     1006718124                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                   120063453                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches           68927460                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                    2076071911                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  235570                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  770                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          5276                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                 114177810                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  7405                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples         2190456264                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.969219                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.459544                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0               1853803486     84.63%     84.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                 21606474      0.99%     85.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                 17344122      0.79%     86.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                 24476929      1.12%     87.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                 20523768      0.94%     88.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                 18420735      0.84%     89.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                 20734314      0.95%     90.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                 13669872      0.62%     90.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                199876564      9.12%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total           2190456264                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.054809                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.459567                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst      114175249                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total         114175249                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst     114175249                       # number of overall hits (Count)
system.cpu.icache.overallHits::total        114175249                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         2561                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            2561                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         2561                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           2561                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    159948000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    159948000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    159948000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    159948000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst    114177810                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total     114177810                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst    114177810                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total    114177810                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000022                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000022                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000022                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000022                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 62455.290902                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 62455.290902                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 62455.290902                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 62455.290902                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          224                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            5                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      44.800000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         1430                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              1430                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          619                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           619                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          619                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          619                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         1942                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1942                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         1942                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1942                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    126774500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    126774500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    126774500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    126774500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000017                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000017                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000017                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000017                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 65280.381050                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 65280.381050                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 65280.381050                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 65280.381050                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1430                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst    114175249                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total       114175249                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         2561                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          2561                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    159948000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    159948000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst    114177810                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total    114177810                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000022                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000022                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 62455.290902                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 62455.290902                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          619                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          619                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1942                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1942                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    126774500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    126774500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000017                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000017                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 65280.381050                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 65280.381050                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1095288799500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.990473                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs            114177191                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1942                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           58793.610196                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               77000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.990473                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999981                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999981                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4          512                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          913424422                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         913424422                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1095288799500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    116832                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                  492283966                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                287384091                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts             2117073613                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 2385                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                270421818                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts               146100385                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   177                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                   6087157                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                275785094                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           2567                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          15933                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        10541                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                26474                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit               2116191856                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount              2113754193                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                1551136557                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                3268042655                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.964930                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.474638                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1095288799500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1095288799500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                    57797838                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  448857                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   85                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                2567                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                2742098                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   72                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                1164706                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples          269972941                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             27.619455                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            58.312277                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9              216424207     80.17%     80.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19              1248631      0.46%     80.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               739148      0.27%     80.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39               340908      0.13%     81.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                99240      0.04%     81.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59               200770      0.07%     81.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69               571038      0.21%     81.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79               614543      0.23%     81.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89              2491908      0.92%     82.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99              2876317      1.07%     83.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109           10776923      3.99%     87.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119           13151053      4.87%     92.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129            2654470      0.98%     93.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139            4351464      1.61%     95.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149            1927037      0.71%     95.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159            1503143      0.56%     96.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169            4348041      1.61%     97.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179            1749948      0.65%     98.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189            1044977      0.39%     98.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199             444224      0.16%     99.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209             460536      0.17%     99.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219             202544      0.08%     99.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229              46003      0.02%     99.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239             159028      0.06%     99.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249              80073      0.03%     99.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259             102457      0.04%     99.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269              98985      0.04%     99.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279              89732      0.03%     99.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289              53262      0.02%     99.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299              50295      0.02%     99.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows          1072036      0.40%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1222                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total            269972941                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses               270395664                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses               146005887                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                   2638836                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                   2693991                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1095288799500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses               114178622                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       976                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1095288799500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 1095288799500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 116832                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                127086264                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles               859051861                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           2540                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                 235432012                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles             968766755                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts             2117357099                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents               1763084                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents              226361915                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents               63270897                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents              658732931                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands          3400754678                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                  7149387036                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups               2617854702                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                 914573917                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps            3390857368                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  9897145                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     111                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  97                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                 641844045                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                       4157081771                       # The number of ROB reads (Count)
system.cpu.rob.writes                      4233842400                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts               1000000001                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                 2109669823                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    91                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.mem_ctrls.avgPriority_writebacks::samples   8402362.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      1880.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples  18958114.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.096536776500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds       525060                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds       525060                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState            45171526                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            7879689                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                    18960140                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                    8402372                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                  18960140                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  8402372                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    146                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                    10                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.29                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.70                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6              18960140                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6              8402372                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                14329415                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                 2642254                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                 1424791                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  563514                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      16                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    368                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    572                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                 516524                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                 523499                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                 525185                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                 525683                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                 525619                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                 525583                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                 525467                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                 526112                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                 526278                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                 527164                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                 526205                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                 526492                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                 525965                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                 525305                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                 525106                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                 525103                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                     83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                     30                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples       525060                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      33.801118                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     20.091453                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev   2724.362723                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-65535       525050    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::131072-196607            8      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1.31072e+06-1.37626e+06            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total        525060                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples       525060                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.002628                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.002492                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.068759                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16           524180     99.83%     99.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              431      0.08%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              400      0.08%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               47      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total        525060                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    9344                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys              1213448960                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys            537751808                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1107880369.59196520                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              490968051.75537634                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  1095288691000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      40028.81                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       120320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data   1213319296                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks    537749760                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 109852.305670363974                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 1107761986.202982187271                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 490966181.928896844387                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         1942                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data     18958198                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      8402372                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     64136000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data 570631011000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 25844991109500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     33025.75                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     30099.43                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   3075916.08                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       124288                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data   1213324672                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total     1213448960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       124288                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       124288                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks    537660480                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total    537660480                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         1942                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data     18958198                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total        18960140                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks      8400945                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        8400945                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst         113475                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     1107766894                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1107880370                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       113475                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        113475                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    490884669                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        490884669                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    490884669                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        113475                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    1107766894                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1598765039                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts             18959994                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             8402340                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0      1184902                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1      1184381                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2      1184418                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3      1184683                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4      1184522                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5      1184700                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6      1185648                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7      1185384                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8      1185526                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9      1185429                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10      1185307                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11      1185078                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12      1185288                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13      1185205                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14      1184590                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15      1184933                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0       524980                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1       524945                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2       524830                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3       524899                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4       524907                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5       524999                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6       525567                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7       525376                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8       525494                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9       525498                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10       525306                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11       525161                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12       525197                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13       525214                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14       524911                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15       525056                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat            215195259500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           94799970000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       570695147000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                11349.96                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           30099.96                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits            16135154                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits            7754805                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            85.10                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           92.29                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples      3472369                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   504.320521                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   363.039950                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   372.957239                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127       246783      7.11%      7.11% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255       576463     16.60%     23.71% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383      1141565     32.88%     56.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511       120066      3.46%     60.04% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639       125864      3.62%     63.67% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767        46536      1.34%     65.01% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895       142384      4.10%     69.11% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023        82201      2.37%     71.47% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151       990507     28.53%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total      3472369                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead            1213439616                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten          537749760                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1107.871839                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              490.966182                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   12.49                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                8.66                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               3.84                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               87.31                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1095288799500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy     12390805980                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy      6585861975                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy    67677475320                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy   21926625660                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 86460794160.000015                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 425342943300                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy  62407368000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  682791874395                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   623.389808                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 156714723000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF  36573940000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 902000136500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy     12401951520                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy      6591778380                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy    67696881840                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy   21933589140                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 86460794160.000015                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 425564832900                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy  62220513600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  682870341540                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   623.461449                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 156265994750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF  36573940000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 902448864750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1095288799500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp            10559415                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       8400945                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean          1430                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict          10556741                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            8400725                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           8400725                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq            1942                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq       10557473                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::system.mem_ctrls.port         5314                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::total         5314                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::system.mem_ctrls.port     56874082                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::total     56874082                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                56879396                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache.mem_side_port::system.mem_ctrls.port       215808                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache.mem_side_port::total       215808                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::system.mem_ctrls.port   1750985152                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::total   1750985152                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total               1751200960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           18960140                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.000000                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.000608                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 18960133    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        7      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::3                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::4                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             18960140                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1095288799500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy         73897580000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           10319500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy        99921733250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       37919256                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests     18959116                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
