Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sat Dec  9 21:08:37 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.052ns  (required time - arrival time)
  Source:                 screen/delay_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            screen/delay_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        5.995ns  (logic 2.702ns (45.071%)  route 3.293ns (54.929%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=387, estimated)      1.622     5.130    screen/clk
    SLICE_X60Y55         FDSE                                         r  screen/delay_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDSE (Prop_fdse_C_Q)         0.518     5.648 r  screen/delay_reg[6]/Q
                         net (fo=2, estimated)        0.840     6.488    screen/delay_reg[6]
    SLICE_X61Y57         LUT4 (Prop_lut4_I0_O)        0.124     6.612 r  screen/FSM_sequential_state[2]_i_13/O
                         net (fo=2, estimated)        0.818     7.430    screen/FSM_sequential_state[2]_i_13_n_0
    SLICE_X61Y56         LUT5 (Prop_lut5_I4_O)        0.152     7.582 r  screen/custom_data_index[5]_i_8/O
                         net (fo=2, estimated)        0.554     8.136    screen/custom_data_index[5]_i_8_n_0
    SLICE_X59Y57         LUT4 (Prop_lut4_I2_O)        0.326     8.462 f  screen/col1[6]_i_2/O
                         net (fo=65, estimated)       0.521     8.983    screen/spi/trigger_in_reg_2
    SLICE_X59Y56         LUT2 (Prop_lut2_I1_O)        0.124     9.107 r  screen/spi/delay[0]_i_5/O
                         net (fo=6, estimated)        0.560     9.667    screen/spi/tft_reset1
    SLICE_X60Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.217 r  screen/spi/delay_reg[4]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    10.217    screen/spi/delay_reg[4]_i_1_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.334 r  screen/spi/delay_reg[8]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    10.334    screen/spi/delay_reg[8]_i_1_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.451 r  screen/spi/delay_reg[12]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    10.451    screen/spi/delay_reg[12]_i_1_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.568 r  screen/spi/delay_reg[16]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    10.568    screen/spi/delay_reg[16]_i_1_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.685 r  screen/spi/delay_reg[20]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    10.685    screen/spi/delay_reg[20]_i_1_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.802 r  screen/spi/delay_reg[24]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    10.802    screen/spi/delay_reg[24]_i_1_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.125 r  screen/spi/delay_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.125    screen/spi_n_33
    SLICE_X60Y61         FDRE                                         r  screen/delay_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.873    13.244    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.335 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=387, estimated)      1.501    14.836    screen/clk
    SLICE_X60Y61         FDRE                                         r  screen/delay_reg[29]/C
                         clock pessimism              0.268    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X60Y61         FDRE (Setup_fdre_C_D)        0.109    15.177    screen/delay_reg[29]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                         -11.125    
  -------------------------------------------------------------------
                         slack                                  4.052    




