# Copyright 2011-2021 IBM Corporation
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
# http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.
- Name: DummyCache
  Description: DummyCache used when the cache hierarchy is not fully defined
- Name: DCM
  Description: Dual-Chip Module
- Name: SCM
  Description: Single-Chip Module
- Name: Processor
  Description: Compute processor
- Name: Core
  Description: Computing core
- Name: MEM
  Description: Main memory
- Name: L3
  Description: L3 Cache
- Name: L2
  Description: L2 Cache
- Name: L1D
  Description: L1 Data Cache
- Name: L1I
  Description: L1 Instruction Cache
- Name: ISU
  Description: Instruction Sequencing Unit
- Name: IFU
  Description: Instruction Fetch & Decoding Unit
- Name: FXU
  Description: Fixed point Unit
- Name: DFU
  Description: Decimal Unit
- Name: VSU
  Description: Vector and Scalar Unit  
- Name: FPU
  Description: Floating Point Unit
- Name: LSU
  Description: Load/Store Unit
- Name: LU
  Description: Load Unit
- Name: BU
  Description: Branch Unit
- Name: CRU
  Description: CR Unit
- Name: CryptoU
  Description: Crypto Unit
- Name: GPR
  Description: General Purpose Register File
- Name: VSR
  Description: Vector Scalar Register File
- Name: UIQ
  Description: Unified Issue Queue
- Name: VSX
  Description: Vector and Scalar Unit
- Name: VMX
  Description: Vector and Scalar Unit
