# FPGADivision
Simple project using the floating point division IP Core's division functionality from Xilinx <br/>
![alt text](https://github.com/SnrNotHere16/FPGADivisionFloatingPoint/blob/main/Images/FloatingPointIP.PNG)
# NEXYS 4 DDR (Artix-7)
