#Build: Synplify Pro (R) P-2019.09G-1, Build 284R, Feb 28 2020
#install: D:\Gowin\Gowin_V1.9.5.02Beta\SynplifyPro
#OS: Windows 8 6.2
#Hostname: DESKTOP-AP2159I

# Thu May 14 09:55:30 2020

#Implementation: rev_1


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.09G-1
Install: D:\Gowin\Gowin_V1.9.5.02Beta\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-AP2159I

Implementation : rev_1
Synopsys HDL Compiler, Version comp2019q3p1, Build 317R, Built Apr  1 2020 10:50:36

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.09G-1
Install: D:\Gowin\Gowin_V1.9.5.02Beta\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-AP2159I

Implementation : rev_1
Synopsys Verilog Compiler, Version comp2019q3p1, Build 317R, Built Apr  1 2020 10:50:36

@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@N: CG1350 :	| Running Verilog Compiler in Multiple File Compilation Unit mode

@I::"D:\Gowin\Gowin_V1.9.5.02Beta\SynplifyPro\lib\generic\gw2a.v" (library work)
@I::"D:\Gowin\Gowin_V1.9.5.02Beta\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Gowin\Gowin_V1.9.5.02Beta\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Gowin\Gowin_V1.9.5.02Beta\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Gowin\Gowin_V1.9.5.02Beta\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\proj\Gowin_DVI_RXTX_RefDesign\project\src\video_top.v" (library work)
@I::"D:\proj\Gowin_DVI_RXTX_RefDesign\project\src\dvi_rx_top\dvi_rx_top.v" (library work)
@I::"D:\proj\Gowin_DVI_RXTX_RefDesign\project\src\dvi_tx_top\dvi_tx_top.v" (library work)
Verilog syntax check successful!
Selecting top level module video_top
@N: CG364 :"D:\Gowin\Gowin_V1.9.5.02Beta\SynplifyPro\lib\generic\gw2a.v":2405:7:2405:9|Synthesizing module GSR in library work.
Running optimization stage 1 on GSR .......
Running optimization stage 1 on INV .......
Running optimization stage 1 on LUT4 .......
Running optimization stage 1 on LUT3 .......
Running optimization stage 1 on LUT2 .......
Running optimization stage 1 on MUX2_LUT5 .......
Running optimization stage 1 on MUX2_LUT6 .......
Running optimization stage 1 on DFFC .......
Running optimization stage 1 on IDES10 .......
Running optimization stage 1 on CLKDIV .......
Running optimization stage 1 on PLL .......
Running optimization stage 1 on IODELAY .......
Running optimization stage 1 on TLVDS_IBUF .......
Running optimization stage 1 on DFFCE .......
Running optimization stage 1 on DFFPE .......
Running optimization stage 1 on GND .......
Running optimization stage 1 on VCC .......
Running optimization stage 1 on \~Data_Aligning.DVI_RX_Top_  .......
Running optimization stage 1 on \~TMDS_Decoder.DVI_RX_Top__2  .......
Running optimization stage 1 on \~TMDS_Decoder.DVI_RX_Top_  .......
Running optimization stage 1 on \~TMDS_Decoder.DVI_RX_Top__1  .......
Running optimization stage 1 on \~dvi2rgb.DVI_RX_Top_  .......
@N: CG364 :"D:\proj\Gowin_DVI_RXTX_RefDesign\project\src\dvi_rx_top\dvi_rx_top.v":7446:7:7446:16|Synthesizing module DVI_RX_Top in library work.
Running optimization stage 1 on DVI_RX_Top .......
@W: CL168 :"D:\proj\Gowin_DVI_RXTX_RefDesign\project\src\dvi_rx_top\dvi_rx_top.v":7500:6:7500:11|Removing instance GND_cZ because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Running optimization stage 1 on TLVDS_OBUF .......
Running optimization stage 1 on OSER10 .......
Running optimization stage 1 on ALU .......
Running optimization stage 1 on \~TMDS8b10b.DVI_TX_Top_  .......
Running optimization stage 1 on DFFP .......
Running optimization stage 1 on \~TMDS8b10b.DVI_TX_Top__2  .......
Running optimization stage 1 on \~TMDS8b10b.DVI_TX_Top__0  .......
Running optimization stage 1 on \~rgb2dvi.DVI_TX_Top_  .......
@N: CG364 :"D:\proj\Gowin_DVI_RXTX_RefDesign\project\src\dvi_tx_top\dvi_tx_top.v":3736:7:3736:16|Synthesizing module DVI_TX_Top in library work.
Running optimization stage 1 on DVI_TX_Top .......
@W: CL168 :"D:\proj\Gowin_DVI_RXTX_RefDesign\project\src\dvi_tx_top\dvi_tx_top.v":3790:6:3790:11|Removing instance GND_cZ because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CG364 :"D:\proj\Gowin_DVI_RXTX_RefDesign\project\src\video_top.v":22:7:22:15|Synthesizing module video_top in library work.
Running optimization stage 1 on video_top .......
Running optimization stage 2 on video_top .......
@W: CL190 :"D:\proj\Gowin_DVI_RXTX_RefDesign\project\src\video_top.v":52:0:52:5|Optimizing register bit run_cnt[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\proj\Gowin_DVI_RXTX_RefDesign\project\src\video_top.v":52:0:52:5|Optimizing register bit run_cnt[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\proj\Gowin_DVI_RXTX_RefDesign\project\src\video_top.v":52:0:52:5|Optimizing register bit run_cnt[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\proj\Gowin_DVI_RXTX_RefDesign\project\src\video_top.v":52:0:52:5|Optimizing register bit run_cnt[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\proj\Gowin_DVI_RXTX_RefDesign\project\src\video_top.v":52:0:52:5|Optimizing register bit run_cnt[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\proj\Gowin_DVI_RXTX_RefDesign\project\src\video_top.v":52:0:52:5|Optimizing register bit run_cnt[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"D:\proj\Gowin_DVI_RXTX_RefDesign\project\src\video_top.v":52:0:52:5|Pruning register bits 31 to 26 of run_cnt[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Running optimization stage 2 on DVI_TX_Top .......
Running optimization stage 2 on \~rgb2dvi.DVI_TX_Top_  .......
Running optimization stage 2 on \~TMDS8b10b.DVI_TX_Top__0  .......
Running optimization stage 2 on \~TMDS8b10b.DVI_TX_Top__2  .......
Running optimization stage 2 on DFFP .......
Running optimization stage 2 on \~TMDS8b10b.DVI_TX_Top_  .......
Running optimization stage 2 on ALU .......
Running optimization stage 2 on OSER10 .......
Running optimization stage 2 on TLVDS_OBUF .......
Running optimization stage 2 on DVI_RX_Top .......
Running optimization stage 2 on \~dvi2rgb.DVI_RX_Top_  .......
Running optimization stage 2 on \~TMDS_Decoder.DVI_RX_Top__1  .......
Running optimization stage 2 on \~TMDS_Decoder.DVI_RX_Top_  .......
Running optimization stage 2 on \~TMDS_Decoder.DVI_RX_Top__2  .......
Running optimization stage 2 on \~Data_Aligning.DVI_RX_Top_  .......
Running optimization stage 2 on VCC .......
Running optimization stage 2 on GND .......
Running optimization stage 2 on DFFPE .......
Running optimization stage 2 on DFFCE .......
Running optimization stage 2 on TLVDS_IBUF .......
Running optimization stage 2 on IODELAY .......
Running optimization stage 2 on PLL .......
Running optimization stage 2 on CLKDIV .......
Running optimization stage 2 on IDES10 .......
Running optimization stage 2 on DFFC .......
Running optimization stage 2 on MUX2_LUT6 .......
Running optimization stage 2 on MUX2_LUT5 .......
Running optimization stage 2 on LUT2 .......
Running optimization stage 2 on LUT3 .......
Running optimization stage 2 on LUT4 .......
Running optimization stage 2 on INV .......
Running optimization stage 2 on GSR .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: D:\proj\Gowin_DVI_RXTX_RefDesign\project\impl\synthesize\rev_1\synwork\layer0.rt.csv


At c_ver Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 96MB peak: 96MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime

Process completed successfully.
# Thu May 14 09:55:41 2020

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.09G-1
Install: D:\Gowin\Gowin_V1.9.5.02Beta\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-AP2159I

Implementation : rev_1
Synopsys Synopsys Netlist Linker, Version comp2019q3p1, Build 286R, Built Feb 28 2020 09:59:15

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 89MB peak: 90MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 14 09:55:45 2020

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: D:\proj\Gowin_DVI_RXTX_RefDesign\project\impl\synthesize\rev_1\synwork\dk_video_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:04s; Memory used current: 18MB peak: 19MB)

Process took 0h:00m:10s realtime, 0h:00m:04s cputime

Process completed successfully.
# Thu May 14 09:55:45 2020

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.09G-1
Install: D:\Gowin\Gowin_V1.9.5.02Beta\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-AP2159I

Implementation : rev_1
Synopsys Synopsys Netlist Linker, Version comp2019q3p1, Build 286R, Built Feb 28 2020 09:59:15

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 89MB peak: 90MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 14 09:55:50 2020

###########################################################]
Premap Report

# Thu May 14 09:55:50 2020


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.09G-1
Install: D:\Gowin\Gowin_V1.9.5.02Beta\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-AP2159I

Implementation : rev_1
Synopsys Generic Technology Pre-mapping, Version mapgw, Build 1564R, Built Mar  4 2020 10:56:38


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@A: MF827 |No constraint file specified.
@L: D:\proj\Gowin_DVI_RXTX_RefDesign\project\impl\synthesize\rev_1\dk_video_scck.rpt 
See clock summary report "D:\proj\Gowin_DVI_RXTX_RefDesign\project\impl\synthesize\rev_1\dk_video_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 128MB peak: 129MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 129MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 129MB)


Finished loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)


Starting clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 222MB peak: 222MB)


Finished clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 222MB peak: 223MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 223MB peak: 223MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 223MB peak: 223MB)


Finished netlist restructuring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 223MB peak: 223MB)



Clock Summary
******************

          Start                                                Requested      Requested     Clock        Clock                     Clock
Level     Clock                                                Frequency      Period        Type         Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                               3655.0 MHz     0.274         system       system_clkgroup           0    
                                                                                                                                        
0 -       _~dvi2rgb_DVI_RX_Top__|O_rgb_clk_inferred_clock      150.0 MHz      6.667         inferred     Autoconstr_clkgroup_1     268  
                                                                                                                                        
0 -       video_top|I_clk                                      366.6 MHz      2.728         inferred     Autoconstr_clkgroup_0     26   
                                                                                                                                        
0 -       _~rgb2dvi_DVI_TX_Top__|serial_clk_inferred_clock     150.0 MHz      6.667         inferred     Autoconstr_clkgroup_2     4    
                                                                                                                                        
0 -       _~dvi2rgb_DVI_RX_Top__|hdmi_dclk_inferred_clock      150.0 MHz      6.667         inferred     Autoconstr_clkgroup_3     3    
========================================================================================================================================



Clock Load Summary
***********************

                                                     Clock     Source                                                        Clock Pin                                           Non-clock Pin     Non-clock Pin
Clock                                                Load      Pin                                                           Seq Example                                         Seq Example       Comb Example 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                               0         -                                                             -                                                   -                 -            
                                                                                                                                                                                                                
_~dvi2rgb_DVI_RX_Top__|O_rgb_clk_inferred_clock      268       DVI_RX_Top_inst.dvi2rgb_inst.u_clkdiv5.CLKOUT(CLKDIV)         DVI_TX_Top_inst.rgb2dvi_inst.u_OSER10_clk.PCLK      -                 -            
                                                                                                                                                                                                                
video_top|I_clk                                      26        I_clk(port)                                                   run_cnt[25:0].C                                     -                 -            
                                                                                                                                                                                                                
_~rgb2dvi_DVI_TX_Top__|serial_clk_inferred_clock     4         DVI_TX_Top_inst.rgb2dvi_inst.TMDSTX_PLL_inst.CLKOUT(PLL)      DVI_TX_Top_inst.rgb2dvi_inst.u_OSER10_clk.FCLK      -                 -            
                                                                                                                                                                                                                
_~dvi2rgb_DVI_RX_Top__|hdmi_dclk_inferred_clock      3         DVI_RX_Top_inst.dvi2rgb_inst.TMDSRX_PLL_inst.CLKOUTP(PLL)     DVI_RX_Top_inst.dvi2rgb_inst.u_HDMI_R_DATA.FCLK     -                 -            
================================================================================================================================================================================================================

@W: MT529 :"d:\proj\gowin_dvi_rxtx_refdesign\project\src\video_top.v":52:0:52:5|Found inferred clock video_top|I_clk which controls 26 sequential elements including run_cnt[25:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

4 non-gated/non-generated clock tree(s) driving 301 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@KP:ckid0_0       ENCRYPTED           CLKDIV                 268        ENCRYPTED      
@KP:ckid0_1       ENCRYPTED           PLL                    4          ENCRYPTED      
@KP:ckid0_2       ENCRYPTED           PLL                    3          ENCRYPTED      
@KP:ckid0_3       I_clk               port                   26         run_cnt[25:0]  
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\proj\Gowin_DVI_RXTX_RefDesign\project\impl\synthesize\rev_1\dk_video.sap.

Starting constraint checker (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 225MB peak: 225MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 225MB peak: 225MB)


Finished constraint checker (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 225MB peak: 225MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 146MB peak: 226MB)

Process took 0h:00m:03s realtime, 0h:00m:02s cputime
# Thu May 14 09:55:54 2020

###########################################################]
Map & Optimize Report

# Thu May 14 09:55:54 2020


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.09G-1
Install: D:\Gowin\Gowin_V1.9.5.02Beta\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-AP2159I

Implementation : rev_1
Synopsys Generic Technology Mapper, Version mapgw, Build 1564R, Built Mar  4 2020 10:56:38


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 128MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 128MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 122MB peak: 128MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 219MB peak: 219MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 224MB peak: 224MB)


Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 225MB peak: 225MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 225MB peak: 225MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 225MB peak: 225MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 225MB peak: 225MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 225MB peak: 226MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:02s; Memory used current: 225MB peak: 226MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 226MB peak: 226MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 226MB peak: 226MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -4.55ns		 904 /        26
   2		0h:00m:02s		    -4.55ns		 904 /        26

   3		0h:00m:02s		    -4.55ns		 904 /        26


   4		0h:00m:02s		    -4.55ns		 904 /        26

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 226MB peak: 227MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 226MB peak: 227MB)


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 151MB peak: 228MB)

Writing Analyst data base D:\proj\Gowin_DVI_RXTX_RefDesign\project\impl\synthesize\rev_1\synwork\dk_video_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 231MB peak: 232MB)

Writing Verilog Simulation files

Writing scf file... (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 232MB peak: 232MB)

@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 232MB peak: 233MB)


Start final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 227MB peak: 233MB)

@W: MT246 :"d:\proj\gowin_dvi_rxtx_refdesign\project\src\dvi_tx_top\dvi_tx_top.v":3659:6:3659:20|Blackbox PLL is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"d:\proj\gowin_dvi_rxtx_refdesign\project\src\dvi_rx_top\dvi_rx_top.v":7249:9:7249:17|Blackbox CLKDIV is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock video_top|I_clk with period 3.21ns. Please declare a user-defined clock on port I_clk.
@W: MT420 |Found inferred clock _~dvi2rgb_DVI_RX_Top__|O_rgb_clk_inferred_clock with period 11.06ns. Please declare a user-defined clock on net DVI_RX_Top_inst.dvi2rgb_inst.O_rgb_clk.
@W: MT420 |Found inferred clock _~rgb2dvi_DVI_TX_Top__|serial_clk_inferred_clock with period 6.67ns. Please declare a user-defined clock on net DVI_TX_Top_inst.rgb2dvi_inst.serial_clk.
@W: MT420 |Found inferred clock _~dvi2rgb_DVI_RX_Top__|hdmi_dclk_inferred_clock with period 6.67ns. Please declare a user-defined clock on net DVI_RX_Top_inst.dvi2rgb_inst.hdmi_dclk.


##### START OF TIMING REPORT #####[
# Timing report written on Thu May 14 09:56:00 2020
#


Top view:               video_top
Requested Frequency:    90.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.951

                                                     Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                                       Frequency     Frequency     Period        Period        Slack      Type         Group                
----------------------------------------------------------------------------------------------------------------------------------------------------------
_~dvi2rgb_DVI_RX_Top__|O_rgb_clk_inferred_clock      90.4 MHz      76.9 MHz      11.057        13.008        -1.951     inferred     Autoconstr_clkgroup_1
_~dvi2rgb_DVI_RX_Top__|hdmi_dclk_inferred_clock      150.0 MHz     NA            6.667         NA            NA         inferred     Autoconstr_clkgroup_3
_~rgb2dvi_DVI_TX_Top__|serial_clk_inferred_clock     150.0 MHz     NA            6.667         NA            NA         inferred     Autoconstr_clkgroup_2
video_top|I_clk                                      311.1 MHz     264.4 MHz     3.215         3.782         -0.567     inferred     Autoconstr_clkgroup_0
System                                               717.4 MHz     609.8 MHz     1.394         1.640         -0.246     system       system_clkgroup      
==========================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                         Ending                                           |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                           System                                           |  1.394       -0.246  |  No paths    -      |  No paths    -      |  No paths    -    
System                                           _~dvi2rgb_DVI_RX_Top__|O_rgb_clk_inferred_clock  |  11.057      8.760   |  No paths    -      |  No paths    -      |  No paths    -    
video_top|I_clk                                  video_top|I_clk                                  |  3.215       -0.567  |  No paths    -      |  No paths    -      |  No paths    -    
_~dvi2rgb_DVI_RX_Top__|O_rgb_clk_inferred_clock  System                                           |  11.057      9.671   |  No paths    -      |  No paths    -      |  No paths    -    
_~dvi2rgb_DVI_RX_Top__|O_rgb_clk_inferred_clock  _~dvi2rgb_DVI_RX_Top__|O_rgb_clk_inferred_clock  |  11.057      -1.951  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: _~dvi2rgb_DVI_RX_Top__|O_rgb_clk_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                  Starting                                                                               Arrival           
Instance                                                          Reference                                           Type     Pin     Net               Time        Slack 
                                                                  Clock                                                                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\din_d_Z\[7\]      _~dvi2rgb_DVI_RX_Top__|O_rgb_clk_inferred_clock     DFFC     Q       din_d[7]          0.243       -1.951
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\din_d_Z\[0\]      _~dvi2rgb_DVI_RX_Top__|O_rgb_clk_inferred_clock     DFFC     Q       din_d[0]          0.243       -1.930
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\din_d_Z\[4\]      _~dvi2rgb_DVI_RX_Top__|O_rgb_clk_inferred_clock     DFFC     Q       din_d[4]          0.243       -1.930
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\din_d_Z\[3\]      _~dvi2rgb_DVI_RX_Top__|O_rgb_clk_inferred_clock     DFFC     Q       din_d[3]          0.243       -1.909
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.sel_xnor_fast_Z     _~dvi2rgb_DVI_RX_Top__|O_rgb_clk_inferred_clock     DFFC     Q       sel_xnor_fast     0.243       -1.843
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\din_d_Z\[5\]      _~dvi2rgb_DVI_RX_Top__|O_rgb_clk_inferred_clock     DFFC     Q       din_d[5]          0.243       -1.822
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\din_d_Z\[6\]      _~dvi2rgb_DVI_RX_Top__|O_rgb_clk_inferred_clock     DFFC     Q       din_d[6]          0.243       -1.731
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.\\din_d_Z\[0\]      _~dvi2rgb_DVI_RX_Top__|O_rgb_clk_inferred_clock     DFFC     Q       din_d[0]          0.243       -1.248
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.\\din_d_Z\[7\]      _~dvi2rgb_DVI_RX_Top__|O_rgb_clk_inferred_clock     DFFC     Q       din_d[7]          0.243       -1.208
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.\\din_d_Z\[4\]      _~dvi2rgb_DVI_RX_Top__|O_rgb_clk_inferred_clock     DFFC     Q       din_d[4]          0.243       -1.187
===========================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                               Starting                                                                                 Required           
Instance                                                       Reference                                           Type     Pin     Net                 Time         Slack 
                                                               Clock                                                                                                       
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\cnt_Z\[4\]     _~dvi2rgb_DVI_RX_Top__|O_rgb_clk_inferred_clock     DFFC     D       z[4]                10.996       -1.951
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\cnt_Z\[3\]     _~dvi2rgb_DVI_RX_Top__|O_rgb_clk_inferred_clock     DFFC     D       z[3]                10.996       -1.916
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\cnt_Z\[2\]     _~dvi2rgb_DVI_RX_Top__|O_rgb_clk_inferred_clock     DFFC     D       z[2]                10.996       -1.881
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\cnt_Z\[1\]     _~dvi2rgb_DVI_RX_Top__|O_rgb_clk_inferred_clock     DFFC     D       z[1]                10.996       -1.411
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.\\cnt_Z\[4\]     _~dvi2rgb_DVI_RX_Top__|O_rgb_clk_inferred_clock     DFFC     D       z[4]                10.996       -1.248
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.\\cnt_Z\[4\]     _~dvi2rgb_DVI_RX_Top__|O_rgb_clk_inferred_clock     DFFC     D       z_0_s_4_0_SUM       10.996       -0.970
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.\\cnt_Z\[3\]     _~dvi2rgb_DVI_RX_Top__|O_rgb_clk_inferred_clock     DFFC     D       z[3]                10.996       -0.795
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.\\cnt_Z\[2\]     _~dvi2rgb_DVI_RX_Top__|O_rgb_clk_inferred_clock     DFFC     D       z[2]                10.996       -0.760
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_b.\\cnt_Z\[1\]     _~dvi2rgb_DVI_RX_Top__|O_rgb_clk_inferred_clock     DFFC     D       z[1]                10.996       -0.725
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_r.\\cnt_Z\[3\]     _~dvi2rgb_DVI_RX_Top__|O_rgb_clk_inferred_clock     DFFC     D       z_0_cry_3_0_SUM     10.996       -0.576
===========================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      11.057
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.996

    - Propagation time:                      12.947
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.951

    Number of logic level(s):                14
    Starting point:                          DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\din_d_Z\[7\] / Q
    Ending point:                            DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\cnt_Z\[4\] / D
    The start point is clocked by            _~dvi2rgb_DVI_RX_Top__|O_rgb_clk_inferred_clock [rising] on pin CLK
    The end   point is clocked by            _~dvi2rgb_DVI_RX_Top__|O_rgb_clk_inferred_clock [rising] on pin CLK

Instance / Net                                                                        Pin      Pin               Arrival     No. of    
Name                                                                         Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\din_d_Z\[7\]                 DFFC     Q        Out     0.243     0.243       -         
din_d[7]                                                                     Net      -        -       0.535     -           4         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\N_3_1\.SUM_0_i_i_x2\[0\]     LUT3     I1       In      -         0.778       -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\N_3_1\.SUM_0_i_i_x2\[0\]     LUT3     F        Out     0.570     1.348       -         
N_59_i                                                                       Net      -        -       0.535     -           3         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.N_7_c1_cZ                      LUT4     I0       In      -         1.883       -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.N_7_c1_cZ                      LUT4     F        Out     0.549     2.432       -         
N_7_c1                                                                       Net      -        -       0.535     -           2         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.N_7_axbxc1                     LUT3     I1       In      -         2.967       -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.N_7_axbxc1                     LUT3     F        Out     0.570     3.537       -         
ANB10                                                                        Net      -        -       0.401     -           1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\N_7_0_m\[1\]                 LUT4     I1       In      -         3.938       -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\N_7_0_m\[1\]                 LUT4     F        Out     0.570     4.508       -         
ANB1                                                                         Net      -        -       0.535     -           5         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\SUM_i\[1\]                   LUT3     I2       In      -         5.043       -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\SUM_i\[1\]                   LUT3     F        Out     0.462     5.505       -         
cnt_one_9bit[1]                                                              Net      -        -       0.535     -           5         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un1_cnt_2_cZ                   LUT4     I1       In      -         6.040       -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un1_cnt_2_cZ                   LUT4     F        Out     0.570     6.610       -         
un1_cnt_2_cZ                                                                 Net      -        -       0.535     -           9         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un1_cnt_2_RNIVJRI              LUT2     I1       In      -         7.145       -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un1_cnt_2_RNIVJRI              LUT2     F        Out     0.570     7.715       -         
N_85                                                                         Net      -        -       0.535     -           2         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\un20\.z_5_axb1               LUT4     I1       In      -         8.250       -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\un20\.z_5_axb1               LUT4     F        Out     0.570     8.820       -         
z_5[1]                                                                       Net      -        -       0.535     -           3         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\un20\.z_axb_1                LUT3     I2       In      -         9.355       -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\un20\.z_axb_1                LUT3     F        Out     0.462     9.817       -         
z_axb_1                                                                      Net      -        -       0.401     -           1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\un20\.z_cry_1_0_RNO          LUT2     I1       In      -         10.218      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\un20\.z_cry_1_0_RNO          LUT2     F        Out     0.570     10.788      -         
z_cry_1_0_RNO_0                                                              Net      -        -       0.535     -           1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\un20\.z_cry_1_0              ALU      I0       In      -         11.323      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\un20\.z_cry_1_0              ALU      COUT     Out     0.549     11.872      -         
z_cry_1                                                                      Net      -        -       0.000     -           1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\un20\.z_cry_2_0              ALU      CIN      In      -         11.872      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\un20\.z_cry_2_0              ALU      COUT     Out     0.035     11.907      -         
z_cry_2                                                                      Net      -        -       0.000     -           1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\un20\.z_cry_3_0              ALU      CIN      In      -         11.907      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\un20\.z_cry_3_0              ALU      COUT     Out     0.035     11.942      -         
z_cry_3                                                                      Net      -        -       0.000     -           1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\un20\.z_s_4_0                ALU      CIN      In      -         11.942      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\un20\.z_s_4_0                ALU      SUM      Out     0.470     12.412      -         
z[4]                                                                         Net      -        -       0.535     -           1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\cnt_Z\[4\]                   DFFC     D        In      -         12.947      -         
=======================================================================================================================================
Total path delay (propagation time + setup) of 13.008 is 6.856(52.7%) logic and 6.152(47.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      11.057
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.996

    - Propagation time:                      12.926
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.930

    Number of logic level(s):                14
    Starting point:                          DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\din_d_Z\[0\] / Q
    Ending point:                            DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\cnt_Z\[4\] / D
    The start point is clocked by            _~dvi2rgb_DVI_RX_Top__|O_rgb_clk_inferred_clock [rising] on pin CLK
    The end   point is clocked by            _~dvi2rgb_DVI_RX_Top__|O_rgb_clk_inferred_clock [rising] on pin CLK

Instance / Net                                                                        Pin      Pin               Arrival     No. of    
Name                                                                         Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\din_d_Z\[0\]                 DFFC     Q        Out     0.243     0.243       -         
din_d[0]                                                                     Net      -        -       0.535     -           7         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\N_3_1\.SUM_0_i_i_x2\[0\]     LUT3     I0       In      -         0.778       -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\N_3_1\.SUM_0_i_i_x2\[0\]     LUT3     F        Out     0.549     1.327       -         
N_59_i                                                                       Net      -        -       0.535     -           3         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.N_7_c1_cZ                      LUT4     I0       In      -         1.862       -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.N_7_c1_cZ                      LUT4     F        Out     0.549     2.411       -         
N_7_c1                                                                       Net      -        -       0.535     -           2         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.N_7_axbxc1                     LUT3     I1       In      -         2.946       -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.N_7_axbxc1                     LUT3     F        Out     0.570     3.516       -         
ANB10                                                                        Net      -        -       0.401     -           1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\N_7_0_m\[1\]                 LUT4     I1       In      -         3.917       -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\N_7_0_m\[1\]                 LUT4     F        Out     0.570     4.487       -         
ANB1                                                                         Net      -        -       0.535     -           5         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\SUM_i\[1\]                   LUT3     I2       In      -         5.022       -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\SUM_i\[1\]                   LUT3     F        Out     0.462     5.484       -         
cnt_one_9bit[1]                                                              Net      -        -       0.535     -           5         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un1_cnt_2_cZ                   LUT4     I1       In      -         6.019       -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un1_cnt_2_cZ                   LUT4     F        Out     0.570     6.589       -         
un1_cnt_2_cZ                                                                 Net      -        -       0.535     -           9         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un1_cnt_2_RNIVJRI              LUT2     I1       In      -         7.124       -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un1_cnt_2_RNIVJRI              LUT2     F        Out     0.570     7.694       -         
N_85                                                                         Net      -        -       0.535     -           2         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\un20\.z_5_axb1               LUT4     I1       In      -         8.229       -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\un20\.z_5_axb1               LUT4     F        Out     0.570     8.799       -         
z_5[1]                                                                       Net      -        -       0.535     -           3         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\un20\.z_axb_1                LUT3     I2       In      -         9.334       -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\un20\.z_axb_1                LUT3     F        Out     0.462     9.796       -         
z_axb_1                                                                      Net      -        -       0.401     -           1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\un20\.z_cry_1_0_RNO          LUT2     I1       In      -         10.197      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\un20\.z_cry_1_0_RNO          LUT2     F        Out     0.570     10.767      -         
z_cry_1_0_RNO_0                                                              Net      -        -       0.535     -           1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\un20\.z_cry_1_0              ALU      I0       In      -         11.302      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\un20\.z_cry_1_0              ALU      COUT     Out     0.549     11.851      -         
z_cry_1                                                                      Net      -        -       0.000     -           1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\un20\.z_cry_2_0              ALU      CIN      In      -         11.851      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\un20\.z_cry_2_0              ALU      COUT     Out     0.035     11.886      -         
z_cry_2                                                                      Net      -        -       0.000     -           1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\un20\.z_cry_3_0              ALU      CIN      In      -         11.886      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\un20\.z_cry_3_0              ALU      COUT     Out     0.035     11.921      -         
z_cry_3                                                                      Net      -        -       0.000     -           1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\un20\.z_s_4_0                ALU      CIN      In      -         11.921      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\un20\.z_s_4_0                ALU      SUM      Out     0.470     12.391      -         
z[4]                                                                         Net      -        -       0.535     -           1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\cnt_Z\[4\]                   DFFC     D        In      -         12.926      -         
=======================================================================================================================================
Total path delay (propagation time + setup) of 12.987 is 6.835(52.6%) logic and 6.152(47.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      11.057
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.996

    - Propagation time:                      12.926
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.930

    Number of logic level(s):                14
    Starting point:                          DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\din_d_Z\[4\] / Q
    Ending point:                            DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\cnt_Z\[4\] / D
    The start point is clocked by            _~dvi2rgb_DVI_RX_Top__|O_rgb_clk_inferred_clock [rising] on pin CLK
    The end   point is clocked by            _~dvi2rgb_DVI_RX_Top__|O_rgb_clk_inferred_clock [rising] on pin CLK

Instance / Net                                                                   Pin      Pin               Arrival     No. of    
Name                                                                    Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\din_d_Z\[4\]            DFFC     Q        Out     0.243     0.243       -         
din_d[4]                                                                Net      -        -       0.535     -           5         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\N_3_1\.CO0_1_0_x2       LUT4     I1       In      -         0.778       -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\N_3_1\.CO0_1_0_x2       LUT4     F        Out     0.570     1.348       -         
N_50_i_i                                                                Net      -        -       0.535     -           2         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\N_3_1\.CO0_0_i          LUT4     I0       In      -         1.883       -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\N_3_1\.CO0_0_i          LUT4     F        Out     0.549     2.432       -         
CO0_0_i                                                                 Net      -        -       0.535     -           2         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.N_7_axbxc1                LUT3     I0       In      -         2.967       -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.N_7_axbxc1                LUT3     F        Out     0.549     3.516       -         
ANB10                                                                   Net      -        -       0.401     -           1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\N_7_0_m\[1\]            LUT4     I1       In      -         3.917       -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\N_7_0_m\[1\]            LUT4     F        Out     0.570     4.487       -         
ANB1                                                                    Net      -        -       0.535     -           5         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\SUM_i\[1\]              LUT3     I2       In      -         5.022       -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\SUM_i\[1\]              LUT3     F        Out     0.462     5.484       -         
cnt_one_9bit[1]                                                         Net      -        -       0.535     -           5         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un1_cnt_2_cZ              LUT4     I1       In      -         6.019       -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un1_cnt_2_cZ              LUT4     F        Out     0.570     6.589       -         
un1_cnt_2_cZ                                                            Net      -        -       0.535     -           9         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un1_cnt_2_RNIVJRI         LUT2     I1       In      -         7.124       -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un1_cnt_2_RNIVJRI         LUT2     F        Out     0.570     7.694       -         
N_85                                                                    Net      -        -       0.535     -           2         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\un20\.z_5_axb1          LUT4     I1       In      -         8.229       -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\un20\.z_5_axb1          LUT4     F        Out     0.570     8.799       -         
z_5[1]                                                                  Net      -        -       0.535     -           3         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\un20\.z_axb_1           LUT3     I2       In      -         9.334       -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\un20\.z_axb_1           LUT3     F        Out     0.462     9.796       -         
z_axb_1                                                                 Net      -        -       0.401     -           1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\un20\.z_cry_1_0_RNO     LUT2     I1       In      -         10.197      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\un20\.z_cry_1_0_RNO     LUT2     F        Out     0.570     10.767      -         
z_cry_1_0_RNO_0                                                         Net      -        -       0.535     -           1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\un20\.z_cry_1_0         ALU      I0       In      -         11.302      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\un20\.z_cry_1_0         ALU      COUT     Out     0.549     11.851      -         
z_cry_1                                                                 Net      -        -       0.000     -           1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\un20\.z_cry_2_0         ALU      CIN      In      -         11.851      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\un20\.z_cry_2_0         ALU      COUT     Out     0.035     11.886      -         
z_cry_2                                                                 Net      -        -       0.000     -           1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\un20\.z_cry_3_0         ALU      CIN      In      -         11.886      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\un20\.z_cry_3_0         ALU      COUT     Out     0.035     11.921      -         
z_cry_3                                                                 Net      -        -       0.000     -           1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\un20\.z_s_4_0           ALU      CIN      In      -         11.921      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\un20\.z_s_4_0           ALU      SUM      Out     0.470     12.391      -         
z[4]                                                                    Net      -        -       0.535     -           1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\cnt_Z\[4\]              DFFC     D        In      -         12.926      -         
==================================================================================================================================
Total path delay (propagation time + setup) of 12.987 is 6.835(52.6%) logic and 6.152(47.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      11.057
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.996

    - Propagation time:                      12.926
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.930

    Number of logic level(s):                14
    Starting point:                          DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\din_d_Z\[7\] / Q
    Ending point:                            DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\cnt_Z\[4\] / D
    The start point is clocked by            _~dvi2rgb_DVI_RX_Top__|O_rgb_clk_inferred_clock [rising] on pin CLK
    The end   point is clocked by            _~dvi2rgb_DVI_RX_Top__|O_rgb_clk_inferred_clock [rising] on pin CLK

Instance / Net                                                                        Pin      Pin               Arrival     No. of    
Name                                                                         Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\din_d_Z\[7\]                 DFFC     Q        Out     0.243     0.243       -         
din_d[7]                                                                     Net      -        -       0.535     -           4         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\N_3_1\.SUM_0_i_i_x2\[0\]     LUT3     I1       In      -         0.778       -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\N_3_1\.SUM_0_i_i_x2\[0\]     LUT3     F        Out     0.570     1.348       -         
N_59_i                                                                       Net      -        -       0.535     -           3         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.N_7_c1_cZ                      LUT4     I0       In      -         1.883       -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.N_7_c1_cZ                      LUT4     F        Out     0.549     2.432       -         
N_7_c1                                                                       Net      -        -       0.535     -           2         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.N_7_axbxc1                     LUT3     I1       In      -         2.967       -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.N_7_axbxc1                     LUT3     F        Out     0.570     3.537       -         
ANB10                                                                        Net      -        -       0.401     -           1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\N_7_0_m\[1\]                 LUT4     I1       In      -         3.938       -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\N_7_0_m\[1\]                 LUT4     F        Out     0.570     4.508       -         
ANB1                                                                         Net      -        -       0.535     -           5         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\SUM_i\[1\]                   LUT3     I2       In      -         5.043       -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\SUM_i\[1\]                   LUT3     F        Out     0.462     5.505       -         
cnt_one_9bit[1]                                                              Net      -        -       0.535     -           5         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un1_cnt_2_cZ                   LUT4     I1       In      -         6.040       -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un1_cnt_2_cZ                   LUT4     F        Out     0.570     6.610       -         
un1_cnt_2_cZ                                                                 Net      -        -       0.535     -           9         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\dout_12_1_m2\[9\]            LUT3     I1       In      -         7.145       -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\dout_12_1_m2\[9\]            LUT3     F        Out     0.570     7.715       -         
N_48                                                                         Net      -        -       0.535     -           5         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\un20\.z_5_axb1               LUT4     I0       In      -         8.250       -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\un20\.z_5_axb1               LUT4     F        Out     0.549     8.799       -         
z_5[1]                                                                       Net      -        -       0.535     -           3         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\un20\.z_axb_1                LUT3     I2       In      -         9.334       -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\un20\.z_axb_1                LUT3     F        Out     0.462     9.796       -         
z_axb_1                                                                      Net      -        -       0.401     -           1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\un20\.z_cry_1_0_RNO          LUT2     I1       In      -         10.197      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\un20\.z_cry_1_0_RNO          LUT2     F        Out     0.570     10.767      -         
z_cry_1_0_RNO_0                                                              Net      -        -       0.535     -           1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\un20\.z_cry_1_0              ALU      I0       In      -         11.302      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\un20\.z_cry_1_0              ALU      COUT     Out     0.549     11.851      -         
z_cry_1                                                                      Net      -        -       0.000     -           1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\un20\.z_cry_2_0              ALU      CIN      In      -         11.851      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\un20\.z_cry_2_0              ALU      COUT     Out     0.035     11.886      -         
z_cry_2                                                                      Net      -        -       0.000     -           1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\un20\.z_cry_3_0              ALU      CIN      In      -         11.886      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\un20\.z_cry_3_0              ALU      COUT     Out     0.035     11.921      -         
z_cry_3                                                                      Net      -        -       0.000     -           1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\un20\.z_s_4_0                ALU      CIN      In      -         11.921      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\un20\.z_s_4_0                ALU      SUM      Out     0.470     12.391      -         
z[4]                                                                         Net      -        -       0.535     -           1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\cnt_Z\[4\]                   DFFC     D        In      -         12.926      -         
=======================================================================================================================================
Total path delay (propagation time + setup) of 12.987 is 6.835(52.6%) logic and 6.152(47.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      11.057
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.996

    - Propagation time:                      12.912
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.916

    Number of logic level(s):                13
    Starting point:                          DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\din_d_Z\[7\] / Q
    Ending point:                            DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\cnt_Z\[3\] / D
    The start point is clocked by            _~dvi2rgb_DVI_RX_Top__|O_rgb_clk_inferred_clock [rising] on pin CLK
    The end   point is clocked by            _~dvi2rgb_DVI_RX_Top__|O_rgb_clk_inferred_clock [rising] on pin CLK

Instance / Net                                                                        Pin      Pin               Arrival     No. of    
Name                                                                         Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\din_d_Z\[7\]                 DFFC     Q        Out     0.243     0.243       -         
din_d[7]                                                                     Net      -        -       0.535     -           4         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\N_3_1\.SUM_0_i_i_x2\[0\]     LUT3     I1       In      -         0.778       -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\N_3_1\.SUM_0_i_i_x2\[0\]     LUT3     F        Out     0.570     1.348       -         
N_59_i                                                                       Net      -        -       0.535     -           3         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.N_7_c1_cZ                      LUT4     I0       In      -         1.883       -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.N_7_c1_cZ                      LUT4     F        Out     0.549     2.432       -         
N_7_c1                                                                       Net      -        -       0.535     -           2         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.N_7_axbxc1                     LUT3     I1       In      -         2.967       -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.N_7_axbxc1                     LUT3     F        Out     0.570     3.537       -         
ANB10                                                                        Net      -        -       0.401     -           1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\N_7_0_m\[1\]                 LUT4     I1       In      -         3.938       -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\N_7_0_m\[1\]                 LUT4     F        Out     0.570     4.508       -         
ANB1                                                                         Net      -        -       0.535     -           5         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\SUM_i\[1\]                   LUT3     I2       In      -         5.043       -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\SUM_i\[1\]                   LUT3     F        Out     0.462     5.505       -         
cnt_one_9bit[1]                                                              Net      -        -       0.535     -           5         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un1_cnt_2_cZ                   LUT4     I1       In      -         6.040       -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un1_cnt_2_cZ                   LUT4     F        Out     0.570     6.610       -         
un1_cnt_2_cZ                                                                 Net      -        -       0.535     -           9         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un1_cnt_2_RNIVJRI              LUT2     I1       In      -         7.145       -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.un1_cnt_2_RNIVJRI              LUT2     F        Out     0.570     7.715       -         
N_85                                                                         Net      -        -       0.535     -           2         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\un20\.z_5_axb1               LUT4     I1       In      -         8.250       -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\un20\.z_5_axb1               LUT4     F        Out     0.570     8.820       -         
z_5[1]                                                                       Net      -        -       0.535     -           3         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\un20\.z_axb_1                LUT3     I2       In      -         9.355       -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\un20\.z_axb_1                LUT3     F        Out     0.462     9.817       -         
z_axb_1                                                                      Net      -        -       0.401     -           1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\un20\.z_cry_1_0_RNO          LUT2     I1       In      -         10.218      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\un20\.z_cry_1_0_RNO          LUT2     F        Out     0.570     10.788      -         
z_cry_1_0_RNO_0                                                              Net      -        -       0.535     -           1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\un20\.z_cry_1_0              ALU      I0       In      -         11.323      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\un20\.z_cry_1_0              ALU      COUT     Out     0.549     11.872      -         
z_cry_1                                                                      Net      -        -       0.000     -           1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\un20\.z_cry_2_0              ALU      CIN      In      -         11.872      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\un20\.z_cry_2_0              ALU      COUT     Out     0.035     11.907      -         
z_cry_2                                                                      Net      -        -       0.000     -           1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\un20\.z_cry_3_0              ALU      CIN      In      -         11.907      -         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\un20\.z_cry_3_0              ALU      SUM      Out     0.470     12.377      -         
z[3]                                                                         Net      -        -       0.535     -           1         
DVI_TX_Top_inst.rgb2dvi_inst.TMDS8b10b_inst_g.\\cnt_Z\[3\]                   DFFC     D        In      -         12.912      -         
=======================================================================================================================================
Total path delay (propagation time + setup) of 12.973 is 6.821(52.6%) logic and 6.152(47.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: video_top|I_clk
====================================



Starting Points with Worst Slack
********************************

                Starting                                             Arrival           
Instance        Reference           Type     Pin     Net             Time        Slack 
                Clock                                                                  
---------------------------------------------------------------------------------------
run_cnt[0]      video_top|I_clk     DFFC     Q       run_cnt[0]      0.243       -0.567
run_cnt[1]      video_top|I_clk     DFFC     Q       run_cnt[1]      0.243       -0.532
run_cnt[2]      video_top|I_clk     DFFC     Q       run_cnt[2]      0.243       -0.497
run_cnt[20]     video_top|I_clk     DFFC     Q       run_cnt[20]     0.243       -0.465
run_cnt[3]      video_top|I_clk     DFFC     Q       run_cnt[3]      0.243       -0.462
run_cnt[18]     video_top|I_clk     DFFC     Q       run_cnt[18]     0.243       -0.444
run_cnt[19]     video_top|I_clk     DFFC     Q       run_cnt[19]     0.243       -0.444
run_cnt[4]      video_top|I_clk     DFFC     Q       run_cnt[4]      0.243       -0.427
run_cnt[17]     video_top|I_clk     DFFC     Q       run_cnt[17]     0.243       -0.423
run_cnt[5]      video_top|I_clk     DFFC     Q       run_cnt[5]      0.243       -0.392
=======================================================================================


Ending Points with Worst Slack
******************************

                Starting                                               Required           
Instance        Reference           Type     Pin     Net               Time         Slack 
                Clock                                                                     
------------------------------------------------------------------------------------------
run_cnt[25]     video_top|I_clk     DFFC     D       run_cnt_3[25]     3.154        -0.567
run_cnt[23]     video_top|I_clk     DFFC     D       run_cnt_3[23]     3.154        -0.497
run_cnt[0]      video_top|I_clk     DFFC     D       run_cnt_3[0]      3.154        -0.465
run_cnt[7]      video_top|I_clk     DFFC     D       run_cnt_3[7]      3.154        -0.465
run_cnt[12]     video_top|I_clk     DFFC     D       run_cnt_3[12]     3.154        -0.465
run_cnt[13]     video_top|I_clk     DFFC     D       run_cnt_3[13]     3.154        -0.465
run_cnt[14]     video_top|I_clk     DFFC     D       run_cnt_3[14]     3.154        -0.465
run_cnt[15]     video_top|I_clk     DFFC     D       run_cnt_3[15]     3.154        -0.465
run_cnt[17]     video_top|I_clk     DFFC     D       run_cnt_3[17]     3.154        -0.465
run_cnt[19]     video_top|I_clk     DFFC     D       run_cnt_3[19]     3.154        -0.465
==========================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.215
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.154

    - Propagation time:                      3.721
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.567

    Number of logic level(s):                27
    Starting point:                          run_cnt[0] / Q
    Ending point:                            run_cnt[25] / D
    The start point is clocked by            video_top|I_clk [rising] on pin CLK
    The end   point is clocked by            video_top|I_clk [rising] on pin CLK

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                         Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
run_cnt[0]                   DFFC     Q        Out     0.243     0.243       -         
run_cnt[0]                   Net      -        -       0.535     -           2         
un3_run_cnt_1_cry_0_0        ALU      I0       In      -         0.778       -         
un3_run_cnt_1_cry_0_0        ALU      COUT     Out     0.549     1.327       -         
un3_run_cnt_1_cry_0          Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_1_0        ALU      CIN      In      -         1.327       -         
un3_run_cnt_1_cry_1_0        ALU      COUT     Out     0.035     1.362       -         
un3_run_cnt_1_cry_1          Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_2_0        ALU      CIN      In      -         1.362       -         
un3_run_cnt_1_cry_2_0        ALU      COUT     Out     0.035     1.397       -         
un3_run_cnt_1_cry_2          Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_3_0        ALU      CIN      In      -         1.397       -         
un3_run_cnt_1_cry_3_0        ALU      COUT     Out     0.035     1.432       -         
un3_run_cnt_1_cry_3          Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_4_0        ALU      CIN      In      -         1.432       -         
un3_run_cnt_1_cry_4_0        ALU      COUT     Out     0.035     1.467       -         
un3_run_cnt_1_cry_4          Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_5_0        ALU      CIN      In      -         1.467       -         
un3_run_cnt_1_cry_5_0        ALU      COUT     Out     0.035     1.502       -         
un3_run_cnt_1_cry_5          Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_6_0        ALU      CIN      In      -         1.502       -         
un3_run_cnt_1_cry_6_0        ALU      COUT     Out     0.035     1.537       -         
un3_run_cnt_1_cry_6          Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_7_0        ALU      CIN      In      -         1.537       -         
un3_run_cnt_1_cry_7_0        ALU      COUT     Out     0.035     1.572       -         
un3_run_cnt_1_cry_7          Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_8_0        ALU      CIN      In      -         1.572       -         
un3_run_cnt_1_cry_8_0        ALU      COUT     Out     0.035     1.607       -         
un3_run_cnt_1_cry_8          Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_9_0        ALU      CIN      In      -         1.607       -         
un3_run_cnt_1_cry_9_0        ALU      COUT     Out     0.035     1.642       -         
un3_run_cnt_1_cry_9          Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_10_0       ALU      CIN      In      -         1.642       -         
un3_run_cnt_1_cry_10_0       ALU      COUT     Out     0.035     1.677       -         
un3_run_cnt_1_cry_10         Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_11_0       ALU      CIN      In      -         1.677       -         
un3_run_cnt_1_cry_11_0       ALU      COUT     Out     0.035     1.712       -         
un3_run_cnt_1_cry_11         Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_12_0       ALU      CIN      In      -         1.712       -         
un3_run_cnt_1_cry_12_0       ALU      COUT     Out     0.035     1.747       -         
un3_run_cnt_1_cry_12         Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_13_0       ALU      CIN      In      -         1.747       -         
un3_run_cnt_1_cry_13_0       ALU      COUT     Out     0.035     1.782       -         
un3_run_cnt_1_cry_13         Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_14_0       ALU      CIN      In      -         1.782       -         
un3_run_cnt_1_cry_14_0       ALU      COUT     Out     0.035     1.817       -         
un3_run_cnt_1_cry_14         Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_15_0       ALU      CIN      In      -         1.817       -         
un3_run_cnt_1_cry_15_0       ALU      COUT     Out     0.035     1.852       -         
un3_run_cnt_1_cry_15         Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_16_0       ALU      CIN      In      -         1.852       -         
un3_run_cnt_1_cry_16_0       ALU      COUT     Out     0.035     1.887       -         
un3_run_cnt_1_cry_16         Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_17_0       ALU      CIN      In      -         1.887       -         
un3_run_cnt_1_cry_17_0       ALU      COUT     Out     0.035     1.922       -         
un3_run_cnt_1_cry_17         Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_18_0       ALU      CIN      In      -         1.922       -         
un3_run_cnt_1_cry_18_0       ALU      COUT     Out     0.035     1.957       -         
un3_run_cnt_1_cry_18         Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_19_0       ALU      CIN      In      -         1.957       -         
un3_run_cnt_1_cry_19_0       ALU      COUT     Out     0.035     1.992       -         
un3_run_cnt_1_cry_19         Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_20_0       ALU      CIN      In      -         1.992       -         
un3_run_cnt_1_cry_20_0       ALU      COUT     Out     0.035     2.027       -         
un3_run_cnt_1_cry_20         Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_21_0       ALU      CIN      In      -         2.027       -         
un3_run_cnt_1_cry_21_0       ALU      COUT     Out     0.035     2.062       -         
un3_run_cnt_1_cry_21         Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_22_0       ALU      CIN      In      -         2.062       -         
un3_run_cnt_1_cry_22_0       ALU      COUT     Out     0.035     2.097       -         
un3_run_cnt_1_cry_22         Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_23_0       ALU      CIN      In      -         2.097       -         
un3_run_cnt_1_cry_23_0       ALU      COUT     Out     0.035     2.132       -         
un3_run_cnt_1_cry_23         Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_24_0       ALU      CIN      In      -         2.132       -         
un3_run_cnt_1_cry_24_0       ALU      COUT     Out     0.035     2.167       -         
un3_run_cnt_1_cry_24         Net      -        -       0.000     -           1         
un3_run_cnt_1_s_25_0         ALU      CIN      In      -         2.167       -         
un3_run_cnt_1_s_25_0         ALU      SUM      Out     0.470     2.637       -         
un3_run_cnt_1_s_25_0_SUM     Net      -        -       0.535     -           1         
run_cnt_3[25]                LUT4     I0       In      -         3.172       -         
run_cnt_3[25]                LUT4     F        Out     0.549     3.721       -         
run_cnt_3[25]                Net      -        -       0.000     -           1         
run_cnt[25]                  DFFC     D        In      -         3.721       -         
=======================================================================================
Total path delay (propagation time + setup) of 3.782 is 2.712(71.7%) logic and 1.070(28.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      3.215
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.154

    - Propagation time:                      3.686
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.532

    Number of logic level(s):                26
    Starting point:                          run_cnt[1] / Q
    Ending point:                            run_cnt[25] / D
    The start point is clocked by            video_top|I_clk [rising] on pin CLK
    The end   point is clocked by            video_top|I_clk [rising] on pin CLK

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                         Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
run_cnt[1]                   DFFC     Q        Out     0.243     0.243       -         
run_cnt[1]                   Net      -        -       0.535     -           1         
un3_run_cnt_1_cry_1_0        ALU      I0       In      -         0.778       -         
un3_run_cnt_1_cry_1_0        ALU      COUT     Out     0.549     1.327       -         
un3_run_cnt_1_cry_1          Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_2_0        ALU      CIN      In      -         1.327       -         
un3_run_cnt_1_cry_2_0        ALU      COUT     Out     0.035     1.362       -         
un3_run_cnt_1_cry_2          Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_3_0        ALU      CIN      In      -         1.362       -         
un3_run_cnt_1_cry_3_0        ALU      COUT     Out     0.035     1.397       -         
un3_run_cnt_1_cry_3          Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_4_0        ALU      CIN      In      -         1.397       -         
un3_run_cnt_1_cry_4_0        ALU      COUT     Out     0.035     1.432       -         
un3_run_cnt_1_cry_4          Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_5_0        ALU      CIN      In      -         1.432       -         
un3_run_cnt_1_cry_5_0        ALU      COUT     Out     0.035     1.467       -         
un3_run_cnt_1_cry_5          Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_6_0        ALU      CIN      In      -         1.467       -         
un3_run_cnt_1_cry_6_0        ALU      COUT     Out     0.035     1.502       -         
un3_run_cnt_1_cry_6          Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_7_0        ALU      CIN      In      -         1.502       -         
un3_run_cnt_1_cry_7_0        ALU      COUT     Out     0.035     1.537       -         
un3_run_cnt_1_cry_7          Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_8_0        ALU      CIN      In      -         1.537       -         
un3_run_cnt_1_cry_8_0        ALU      COUT     Out     0.035     1.572       -         
un3_run_cnt_1_cry_8          Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_9_0        ALU      CIN      In      -         1.572       -         
un3_run_cnt_1_cry_9_0        ALU      COUT     Out     0.035     1.607       -         
un3_run_cnt_1_cry_9          Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_10_0       ALU      CIN      In      -         1.607       -         
un3_run_cnt_1_cry_10_0       ALU      COUT     Out     0.035     1.642       -         
un3_run_cnt_1_cry_10         Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_11_0       ALU      CIN      In      -         1.642       -         
un3_run_cnt_1_cry_11_0       ALU      COUT     Out     0.035     1.677       -         
un3_run_cnt_1_cry_11         Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_12_0       ALU      CIN      In      -         1.677       -         
un3_run_cnt_1_cry_12_0       ALU      COUT     Out     0.035     1.712       -         
un3_run_cnt_1_cry_12         Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_13_0       ALU      CIN      In      -         1.712       -         
un3_run_cnt_1_cry_13_0       ALU      COUT     Out     0.035     1.747       -         
un3_run_cnt_1_cry_13         Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_14_0       ALU      CIN      In      -         1.747       -         
un3_run_cnt_1_cry_14_0       ALU      COUT     Out     0.035     1.782       -         
un3_run_cnt_1_cry_14         Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_15_0       ALU      CIN      In      -         1.782       -         
un3_run_cnt_1_cry_15_0       ALU      COUT     Out     0.035     1.817       -         
un3_run_cnt_1_cry_15         Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_16_0       ALU      CIN      In      -         1.817       -         
un3_run_cnt_1_cry_16_0       ALU      COUT     Out     0.035     1.852       -         
un3_run_cnt_1_cry_16         Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_17_0       ALU      CIN      In      -         1.852       -         
un3_run_cnt_1_cry_17_0       ALU      COUT     Out     0.035     1.887       -         
un3_run_cnt_1_cry_17         Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_18_0       ALU      CIN      In      -         1.887       -         
un3_run_cnt_1_cry_18_0       ALU      COUT     Out     0.035     1.922       -         
un3_run_cnt_1_cry_18         Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_19_0       ALU      CIN      In      -         1.922       -         
un3_run_cnt_1_cry_19_0       ALU      COUT     Out     0.035     1.957       -         
un3_run_cnt_1_cry_19         Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_20_0       ALU      CIN      In      -         1.957       -         
un3_run_cnt_1_cry_20_0       ALU      COUT     Out     0.035     1.992       -         
un3_run_cnt_1_cry_20         Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_21_0       ALU      CIN      In      -         1.992       -         
un3_run_cnt_1_cry_21_0       ALU      COUT     Out     0.035     2.027       -         
un3_run_cnt_1_cry_21         Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_22_0       ALU      CIN      In      -         2.027       -         
un3_run_cnt_1_cry_22_0       ALU      COUT     Out     0.035     2.062       -         
un3_run_cnt_1_cry_22         Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_23_0       ALU      CIN      In      -         2.062       -         
un3_run_cnt_1_cry_23_0       ALU      COUT     Out     0.035     2.097       -         
un3_run_cnt_1_cry_23         Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_24_0       ALU      CIN      In      -         2.097       -         
un3_run_cnt_1_cry_24_0       ALU      COUT     Out     0.035     2.132       -         
un3_run_cnt_1_cry_24         Net      -        -       0.000     -           1         
un3_run_cnt_1_s_25_0         ALU      CIN      In      -         2.132       -         
un3_run_cnt_1_s_25_0         ALU      SUM      Out     0.470     2.602       -         
un3_run_cnt_1_s_25_0_SUM     Net      -        -       0.535     -           1         
run_cnt_3[25]                LUT4     I0       In      -         3.137       -         
run_cnt_3[25]                LUT4     F        Out     0.549     3.686       -         
run_cnt_3[25]                Net      -        -       0.000     -           1         
run_cnt[25]                  DFFC     D        In      -         3.686       -         
=======================================================================================
Total path delay (propagation time + setup) of 3.747 is 2.677(71.4%) logic and 1.070(28.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      3.215
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.154

    - Propagation time:                      3.651
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.497

    Number of logic level(s):                25
    Starting point:                          run_cnt[2] / Q
    Ending point:                            run_cnt[25] / D
    The start point is clocked by            video_top|I_clk [rising] on pin CLK
    The end   point is clocked by            video_top|I_clk [rising] on pin CLK

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                         Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
run_cnt[2]                   DFFC     Q        Out     0.243     0.243       -         
run_cnt[2]                   Net      -        -       0.535     -           1         
un3_run_cnt_1_cry_2_0        ALU      I0       In      -         0.778       -         
un3_run_cnt_1_cry_2_0        ALU      COUT     Out     0.549     1.327       -         
un3_run_cnt_1_cry_2          Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_3_0        ALU      CIN      In      -         1.327       -         
un3_run_cnt_1_cry_3_0        ALU      COUT     Out     0.035     1.362       -         
un3_run_cnt_1_cry_3          Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_4_0        ALU      CIN      In      -         1.362       -         
un3_run_cnt_1_cry_4_0        ALU      COUT     Out     0.035     1.397       -         
un3_run_cnt_1_cry_4          Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_5_0        ALU      CIN      In      -         1.397       -         
un3_run_cnt_1_cry_5_0        ALU      COUT     Out     0.035     1.432       -         
un3_run_cnt_1_cry_5          Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_6_0        ALU      CIN      In      -         1.432       -         
un3_run_cnt_1_cry_6_0        ALU      COUT     Out     0.035     1.467       -         
un3_run_cnt_1_cry_6          Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_7_0        ALU      CIN      In      -         1.467       -         
un3_run_cnt_1_cry_7_0        ALU      COUT     Out     0.035     1.502       -         
un3_run_cnt_1_cry_7          Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_8_0        ALU      CIN      In      -         1.502       -         
un3_run_cnt_1_cry_8_0        ALU      COUT     Out     0.035     1.537       -         
un3_run_cnt_1_cry_8          Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_9_0        ALU      CIN      In      -         1.537       -         
un3_run_cnt_1_cry_9_0        ALU      COUT     Out     0.035     1.572       -         
un3_run_cnt_1_cry_9          Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_10_0       ALU      CIN      In      -         1.572       -         
un3_run_cnt_1_cry_10_0       ALU      COUT     Out     0.035     1.607       -         
un3_run_cnt_1_cry_10         Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_11_0       ALU      CIN      In      -         1.607       -         
un3_run_cnt_1_cry_11_0       ALU      COUT     Out     0.035     1.642       -         
un3_run_cnt_1_cry_11         Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_12_0       ALU      CIN      In      -         1.642       -         
un3_run_cnt_1_cry_12_0       ALU      COUT     Out     0.035     1.677       -         
un3_run_cnt_1_cry_12         Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_13_0       ALU      CIN      In      -         1.677       -         
un3_run_cnt_1_cry_13_0       ALU      COUT     Out     0.035     1.712       -         
un3_run_cnt_1_cry_13         Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_14_0       ALU      CIN      In      -         1.712       -         
un3_run_cnt_1_cry_14_0       ALU      COUT     Out     0.035     1.747       -         
un3_run_cnt_1_cry_14         Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_15_0       ALU      CIN      In      -         1.747       -         
un3_run_cnt_1_cry_15_0       ALU      COUT     Out     0.035     1.782       -         
un3_run_cnt_1_cry_15         Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_16_0       ALU      CIN      In      -         1.782       -         
un3_run_cnt_1_cry_16_0       ALU      COUT     Out     0.035     1.817       -         
un3_run_cnt_1_cry_16         Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_17_0       ALU      CIN      In      -         1.817       -         
un3_run_cnt_1_cry_17_0       ALU      COUT     Out     0.035     1.852       -         
un3_run_cnt_1_cry_17         Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_18_0       ALU      CIN      In      -         1.852       -         
un3_run_cnt_1_cry_18_0       ALU      COUT     Out     0.035     1.887       -         
un3_run_cnt_1_cry_18         Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_19_0       ALU      CIN      In      -         1.887       -         
un3_run_cnt_1_cry_19_0       ALU      COUT     Out     0.035     1.922       -         
un3_run_cnt_1_cry_19         Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_20_0       ALU      CIN      In      -         1.922       -         
un3_run_cnt_1_cry_20_0       ALU      COUT     Out     0.035     1.957       -         
un3_run_cnt_1_cry_20         Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_21_0       ALU      CIN      In      -         1.957       -         
un3_run_cnt_1_cry_21_0       ALU      COUT     Out     0.035     1.992       -         
un3_run_cnt_1_cry_21         Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_22_0       ALU      CIN      In      -         1.992       -         
un3_run_cnt_1_cry_22_0       ALU      COUT     Out     0.035     2.027       -         
un3_run_cnt_1_cry_22         Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_23_0       ALU      CIN      In      -         2.027       -         
un3_run_cnt_1_cry_23_0       ALU      COUT     Out     0.035     2.062       -         
un3_run_cnt_1_cry_23         Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_24_0       ALU      CIN      In      -         2.062       -         
un3_run_cnt_1_cry_24_0       ALU      COUT     Out     0.035     2.097       -         
un3_run_cnt_1_cry_24         Net      -        -       0.000     -           1         
un3_run_cnt_1_s_25_0         ALU      CIN      In      -         2.097       -         
un3_run_cnt_1_s_25_0         ALU      SUM      Out     0.470     2.567       -         
un3_run_cnt_1_s_25_0_SUM     Net      -        -       0.535     -           1         
run_cnt_3[25]                LUT4     I0       In      -         3.102       -         
run_cnt_3[25]                LUT4     F        Out     0.549     3.651       -         
run_cnt_3[25]                Net      -        -       0.000     -           1         
run_cnt[25]                  DFFC     D        In      -         3.651       -         
=======================================================================================
Total path delay (propagation time + setup) of 3.712 is 2.642(71.2%) logic and 1.070(28.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      3.215
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.154

    - Propagation time:                      3.651
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.497

    Number of logic level(s):                25
    Starting point:                          run_cnt[0] / Q
    Ending point:                            run_cnt[23] / D
    The start point is clocked by            video_top|I_clk [rising] on pin CLK
    The end   point is clocked by            video_top|I_clk [rising] on pin CLK

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                           Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
run_cnt[0]                     DFFC     Q        Out     0.243     0.243       -         
run_cnt[0]                     Net      -        -       0.535     -           2         
un3_run_cnt_1_cry_0_0          ALU      I0       In      -         0.778       -         
un3_run_cnt_1_cry_0_0          ALU      COUT     Out     0.549     1.327       -         
un3_run_cnt_1_cry_0            Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_1_0          ALU      CIN      In      -         1.327       -         
un3_run_cnt_1_cry_1_0          ALU      COUT     Out     0.035     1.362       -         
un3_run_cnt_1_cry_1            Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_2_0          ALU      CIN      In      -         1.362       -         
un3_run_cnt_1_cry_2_0          ALU      COUT     Out     0.035     1.397       -         
un3_run_cnt_1_cry_2            Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_3_0          ALU      CIN      In      -         1.397       -         
un3_run_cnt_1_cry_3_0          ALU      COUT     Out     0.035     1.432       -         
un3_run_cnt_1_cry_3            Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_4_0          ALU      CIN      In      -         1.432       -         
un3_run_cnt_1_cry_4_0          ALU      COUT     Out     0.035     1.467       -         
un3_run_cnt_1_cry_4            Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_5_0          ALU      CIN      In      -         1.467       -         
un3_run_cnt_1_cry_5_0          ALU      COUT     Out     0.035     1.502       -         
un3_run_cnt_1_cry_5            Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_6_0          ALU      CIN      In      -         1.502       -         
un3_run_cnt_1_cry_6_0          ALU      COUT     Out     0.035     1.537       -         
un3_run_cnt_1_cry_6            Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_7_0          ALU      CIN      In      -         1.537       -         
un3_run_cnt_1_cry_7_0          ALU      COUT     Out     0.035     1.572       -         
un3_run_cnt_1_cry_7            Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_8_0          ALU      CIN      In      -         1.572       -         
un3_run_cnt_1_cry_8_0          ALU      COUT     Out     0.035     1.607       -         
un3_run_cnt_1_cry_8            Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_9_0          ALU      CIN      In      -         1.607       -         
un3_run_cnt_1_cry_9_0          ALU      COUT     Out     0.035     1.642       -         
un3_run_cnt_1_cry_9            Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_10_0         ALU      CIN      In      -         1.642       -         
un3_run_cnt_1_cry_10_0         ALU      COUT     Out     0.035     1.677       -         
un3_run_cnt_1_cry_10           Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_11_0         ALU      CIN      In      -         1.677       -         
un3_run_cnt_1_cry_11_0         ALU      COUT     Out     0.035     1.712       -         
un3_run_cnt_1_cry_11           Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_12_0         ALU      CIN      In      -         1.712       -         
un3_run_cnt_1_cry_12_0         ALU      COUT     Out     0.035     1.747       -         
un3_run_cnt_1_cry_12           Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_13_0         ALU      CIN      In      -         1.747       -         
un3_run_cnt_1_cry_13_0         ALU      COUT     Out     0.035     1.782       -         
un3_run_cnt_1_cry_13           Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_14_0         ALU      CIN      In      -         1.782       -         
un3_run_cnt_1_cry_14_0         ALU      COUT     Out     0.035     1.817       -         
un3_run_cnt_1_cry_14           Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_15_0         ALU      CIN      In      -         1.817       -         
un3_run_cnt_1_cry_15_0         ALU      COUT     Out     0.035     1.852       -         
un3_run_cnt_1_cry_15           Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_16_0         ALU      CIN      In      -         1.852       -         
un3_run_cnt_1_cry_16_0         ALU      COUT     Out     0.035     1.887       -         
un3_run_cnt_1_cry_16           Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_17_0         ALU      CIN      In      -         1.887       -         
un3_run_cnt_1_cry_17_0         ALU      COUT     Out     0.035     1.922       -         
un3_run_cnt_1_cry_17           Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_18_0         ALU      CIN      In      -         1.922       -         
un3_run_cnt_1_cry_18_0         ALU      COUT     Out     0.035     1.957       -         
un3_run_cnt_1_cry_18           Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_19_0         ALU      CIN      In      -         1.957       -         
un3_run_cnt_1_cry_19_0         ALU      COUT     Out     0.035     1.992       -         
un3_run_cnt_1_cry_19           Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_20_0         ALU      CIN      In      -         1.992       -         
un3_run_cnt_1_cry_20_0         ALU      COUT     Out     0.035     2.027       -         
un3_run_cnt_1_cry_20           Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_21_0         ALU      CIN      In      -         2.027       -         
un3_run_cnt_1_cry_21_0         ALU      COUT     Out     0.035     2.062       -         
un3_run_cnt_1_cry_21           Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_22_0         ALU      CIN      In      -         2.062       -         
un3_run_cnt_1_cry_22_0         ALU      COUT     Out     0.035     2.097       -         
un3_run_cnt_1_cry_22           Net      -        -       0.000     -           1         
un3_run_cnt_1_cry_23_0         ALU      CIN      In      -         2.097       -         
un3_run_cnt_1_cry_23_0         ALU      SUM      Out     0.470     2.567       -         
un3_run_cnt_1_cry_23_0_SUM     Net      -        -       0.535     -           1         
run_cnt_3[23]                  LUT4     I0       In      -         3.102       -         
run_cnt_3[23]                  LUT4     F        Out     0.549     3.651       -         
run_cnt_3[23]                  Net      -        -       0.000     -           1         
run_cnt[23]                    DFFC     D        In      -         3.651       -         
=========================================================================================
Total path delay (propagation time + setup) of 3.712 is 2.642(71.2%) logic and 1.070(28.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      3.215
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.154

    - Propagation time:                      3.619
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.465

    Number of logic level(s):                3
    Starting point:                          run_cnt[20] / Q
    Ending point:                            run_cnt[0] / D
    The start point is clocked by            video_top|I_clk [rising] on pin CLK
    The end   point is clocked by            video_top|I_clk [rising] on pin CLK

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                          Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
run_cnt[20]                   DFFC     Q        Out     0.243     0.243       -         
run_cnt[20]                   Net      -        -       0.535     -           3         
un1_run_cntlto25_i_a3_5_2     LUT4     I1       In      -         0.778       -         
un1_run_cntlto25_i_a3_5_2     LUT4     F        Out     0.570     1.348       -         
un1_run_cntlto25_i_a3_5_2     Net      -        -       0.535     -           2         
un1_run_cntlto25_i_a3_5       LUT2     I1       In      -         1.883       -         
un1_run_cntlto25_i_a3_5       LUT2     F        Out     0.570     2.453       -         
un1_run_cntlto25_i_a3         Net      -        -       0.596     -           13        
run_cnt_3[0]                  LUT4     I1       In      -         3.049       -         
run_cnt_3[0]                  LUT4     F        Out     0.570     3.619       -         
run_cnt_3[0]                  Net      -        -       0.000     -           1         
run_cnt[0]                    DFFC     D        In      -         3.619       -         
========================================================================================
Total path delay (propagation time + setup) of 3.680 is 2.014(54.7%) logic and 1.666(45.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                       Starting                                                Arrival           
Instance                                                               Reference     Type       Pin         Net                Time        Slack 
                                                                       Clock                                                                     
-------------------------------------------------------------------------------------------------------------------------------------------------
DVI_RX_Top_inst.dvi2rgb_inst.TMDSRX_PLL_inst                           System        PLL        LOCK        pll1_lock          0.000       -0.246
DVI_RX_Top_inst.dvi2rgb_inst.TMDSRX_PLL_inst                           System        PLL        CLKOUTP     hdmi_dclk_i        0.000       0.859 
DVI_RX_Top_inst.dvi2rgb_inst.u_clkdiv5                                 System        CLKDIV     CLKOUT      O_rgb_clk_i        0.000       8.760 
DVI_TX_Top_inst.rgb2dvi_inst.TMDSTX_PLL_inst                           System        PLL        LOCK        pll_lock           0.000       9.356 
DVI_RX_Top_inst.dvi2rgb_inst.u_data_align.\\Align_sta_i_cZ\[1\]        System        INV        O           Align_sta_i[1]     0.000       10.400
DVI_RX_Top_inst.dvi2rgb_inst.u_data_align.\\tmds_b_d1_RNI3D4C\[8\]     System        INV        O           tmds_b_d1_i[8]     0.000       10.461
=================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                Starting                                             Required           
Instance                                                        Reference     Type       Pin        Net              Time         Slack 
                                                                Clock                                                                   
----------------------------------------------------------------------------------------------------------------------------------------
DVI_RX_Top_inst.dvi2rgb_inst.rst_n_RNI6PSF                      System        INV        I          rst_n            1.394        -0.246
DVI_RX_Top_inst.dvi2rgb_inst.u_clkdiv5                          System        CLKDIV     RESETN     rst_n            1.394        -0.246
DVI_RX_Top_inst.dvi2rgb_inst.u_clkdiv5                          System        CLKDIV     HCLKIN     hdmi_dclk_i      1.394        0.859 
DVI_RX_Top_inst.dvi2rgb_inst.u_data_align.\\B_align\[10\]       System        DFFC       D          hdmi_blue[0]     10.996       8.760 
DVI_RX_Top_inst.dvi2rgb_inst.u_data_align.\\B_align\[17\]       System        DFFC       D          hdmi_blue[7]     10.996       8.760 
DVI_RX_Top_inst.dvi2rgb_inst.u_data_align.\\B_align_Z\[11\]     System        DFFC       D          hdmi_blue[1]     10.996       8.760 
DVI_RX_Top_inst.dvi2rgb_inst.u_data_align.\\B_align_Z\[12\]     System        DFFC       D          hdmi_blue[2]     10.996       8.760 
DVI_RX_Top_inst.dvi2rgb_inst.u_data_align.\\B_align_Z\[13\]     System        DFFC       D          hdmi_blue[3]     10.996       8.760 
DVI_RX_Top_inst.dvi2rgb_inst.u_data_align.\\B_align_Z\[14\]     System        DFFC       D          hdmi_blue[4]     10.996       8.760 
DVI_RX_Top_inst.dvi2rgb_inst.u_data_align.\\B_align_Z\[15\]     System        DFFC       D          hdmi_blue[5]     10.996       8.760 
========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.394
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1.394

    - Propagation time:                      1.640
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.246

    Number of logic level(s):                1
    Starting point:                          DVI_RX_Top_inst.dvi2rgb_inst.TMDSRX_PLL_inst / LOCK
    Ending point:                            DVI_RX_Top_inst.dvi2rgb_inst.rst_n_RNI6PSF / I
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                             Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
DVI_RX_Top_inst.dvi2rgb_inst.TMDSRX_PLL_inst     PLL      LOCK     Out     0.000     0.000       -         
pll1_lock                                        Net      -        -       0.535     -           1         
DVI_RX_Top_inst.dvi2rgb_inst.rst_n_cZ            LUT2     I1       In      -         0.535       -         
DVI_RX_Top_inst.dvi2rgb_inst.rst_n_cZ            LUT2     F        Out     0.570     1.105       -         
rst_n                                            Net      -        -       0.535     -           2         
DVI_RX_Top_inst.dvi2rgb_inst.rst_n_RNI6PSF       INV      I        In      -         1.640       -         
===========================================================================================================
Total path delay (propagation time + setup) of 1.640 is 0.570(34.8%) logic and 1.070(65.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.394
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1.394

    - Propagation time:                      1.640
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.246

    Number of logic level(s):                1
    Starting point:                          DVI_RX_Top_inst.dvi2rgb_inst.TMDSRX_PLL_inst / LOCK
    Ending point:                            DVI_RX_Top_inst.dvi2rgb_inst.u_clkdiv5 / RESETN
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                              Pin        Pin               Arrival     No. of    
Name                                             Type       Name       Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
DVI_RX_Top_inst.dvi2rgb_inst.TMDSRX_PLL_inst     PLL        LOCK       Out     0.000     0.000       -         
pll1_lock                                        Net        -          -       0.535     -           1         
DVI_RX_Top_inst.dvi2rgb_inst.rst_n_cZ            LUT2       I1         In      -         0.535       -         
DVI_RX_Top_inst.dvi2rgb_inst.rst_n_cZ            LUT2       F          Out     0.570     1.105       -         
rst_n                                            Net        -          -       0.535     -           2         
DVI_RX_Top_inst.dvi2rgb_inst.u_clkdiv5           CLKDIV     RESETN     In      -         1.640       -         
===============================================================================================================
Total path delay (propagation time + setup) of 1.640 is 0.570(34.8%) logic and 1.070(65.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.394
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1.394

    - Propagation time:                      0.535
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.859

    Number of logic level(s):                0
    Starting point:                          DVI_RX_Top_inst.dvi2rgb_inst.TMDSRX_PLL_inst / CLKOUTP
    Ending point:                            DVI_RX_Top_inst.dvi2rgb_inst.u_clkdiv5 / HCLKIN
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                              Pin         Pin               Arrival     No. of    
Name                                             Type       Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
DVI_RX_Top_inst.dvi2rgb_inst.TMDSRX_PLL_inst     PLL        CLKOUTP     Out     0.000     0.000       -         
hdmi_dclk_i                                      Net        -           -       0.535     -           4         
DVI_RX_Top_inst.dvi2rgb_inst.u_clkdiv5           CLKDIV     HCLKIN      In      -         0.535       -         
================================================================================================================
Total path delay (propagation time + setup) of 0.535 is 0.000(0.0%) logic and 0.535(100.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      11.057
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.996

    - Propagation time:                      2.236
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 8.760

    Number of logic level(s):                1
    Starting point:                          DVI_RX_Top_inst.dvi2rgb_inst.u_clkdiv5 / CLKOUT
    Ending point:                            DVI_RX_Top_inst.dvi2rgb_inst.u_data_align.\\B_align_Z\[19\] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            _~dvi2rgb_DVI_RX_Top__|O_rgb_clk_inferred_clock [rising] on pin CLK

Instance / Net                                                             Pin        Pin               Arrival     No. of    
Name                                                            Type       Name       Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
DVI_RX_Top_inst.dvi2rgb_inst.u_clkdiv5                          CLKDIV     CLKOUT     Out     0.000     0.000       -         
O_rgb_clk_i                                                     Net        -          -       1.536     -           272       
DVI_RX_Top_inst.dvi2rgb_inst.u_HDMI_B_DATA                      IDES10     PCLK       In      -         1.536       -         
DVI_RX_Top_inst.dvi2rgb_inst.u_HDMI_B_DATA                      IDES10     Q9         Out     0.165     1.701       -         
hdmi_blue[9]                                                    Net        -          -       0.535     -           1         
DVI_RX_Top_inst.dvi2rgb_inst.u_data_align.\\B_align_Z\[19\]     DFFC       D          In      -         2.236       -         
==============================================================================================================================
Total path delay (propagation time + setup) of 2.297 is 0.226(9.8%) logic and 2.071(90.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      11.057
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.996

    - Propagation time:                      2.236
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 8.760

    Number of logic level(s):                1
    Starting point:                          DVI_RX_Top_inst.dvi2rgb_inst.u_clkdiv5 / CLKOUT
    Ending point:                            DVI_RX_Top_inst.dvi2rgb_inst.u_data_align.\\R_align_Z\[19\] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            _~dvi2rgb_DVI_RX_Top__|O_rgb_clk_inferred_clock [rising] on pin CLK

Instance / Net                                                             Pin        Pin               Arrival     No. of    
Name                                                            Type       Name       Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
DVI_RX_Top_inst.dvi2rgb_inst.u_clkdiv5                          CLKDIV     CLKOUT     Out     0.000     0.000       -         
O_rgb_clk_i                                                     Net        -          -       1.536     -           272       
DVI_RX_Top_inst.dvi2rgb_inst.u_HDMI_R_DATA                      IDES10     PCLK       In      -         1.536       -         
DVI_RX_Top_inst.dvi2rgb_inst.u_HDMI_R_DATA                      IDES10     Q9         Out     0.165     1.701       -         
hdmi_red[9]                                                     Net        -          -       0.535     -           1         
DVI_RX_Top_inst.dvi2rgb_inst.u_data_align.\\R_align_Z\[19\]     DFFC       D          In      -         2.236       -         
==============================================================================================================================
Total path delay (propagation time + setup) of 2.297 is 0.226(9.8%) logic and 2.071(90.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 228MB peak: 233MB)


Finished timing report (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 228MB peak: 233MB)

---------------------------------------
Resource Usage Report for video_top 

Mapping to part: gw2a_18pbga484-8
Cell usage:
ALU             41 uses
CLKDIV          1 use
DFFC            216 uses
DFFCE           70 uses
DFFP            3 uses
DFFPE           1 use
GSR             2 uses
IDES10          3 uses
INV             5 uses
IODELAY         3 uses
MUX2_LUT5       18 uses
MUX2_LUT6       6 uses
OSER10          4 uses
PLL             2 uses
LUT2            95 uses
LUT3            163 uses
LUT4            619 uses

I/O ports: 22
I/O primitives: 14
IBUF           2 uses
OBUF           4 uses
TLVDS_IBUF     4 uses
TLVDS_OBUF     4 uses

I/O Register bits:                  0
Register bits not including I/Os:   290 of 15552 (1%)
Total load per clock:
   video_top|I_clk: 26
   _~dvi2rgb_DVI_RX_Top__|O_rgb_clk_inferred_clock: 269

@S |Mapping Summary:
Total  LUTs: 877 (4%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 75MB peak: 233MB)

Process took 0h:00m:06s realtime, 0h:00m:06s cputime
# Thu May 14 09:56:00 2020

###########################################################]
