{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1628270345478 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1628270345479 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 06 12:19:05 2021 " "Processing started: Fri Aug 06 12:19:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1628270345479 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628270345479 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pwm_basico -c pwm_basico " "Command: quartus_map --read_settings_files=on --write_settings_files=off pwm_basico -c pwm_basico" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628270345479 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1628270345837 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1628270345837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/timer.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628270353993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628270353993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_basico_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_basico_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_basico_tb " "Found entity 1: pwm_basico_tb" {  } { { "pwm_basico_tb.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628270353995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628270353995 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "N n pwm_basico.v(12) " "Verilog HDL Declaration information at pwm_basico.v(12): object \"N\" differs only in case from object \"n\" in the same scope" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1628270353997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_basico.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_basico.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_basico " "Found entity 1: pwm_basico" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628270353997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628270353997 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pwm_basico " "Elaborating entity \"pwm_basico\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1628270354036 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pwm_basico.v(20) " "Verilog HDL assignment warning at pwm_basico.v(20): truncated value with size 32 to match size of target (6)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628270354037 "|pwm_basico"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pwm_basico.v(26) " "Verilog HDL assignment warning at pwm_basico.v(26): truncated value with size 32 to match size of target (16)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628270354037 "|pwm_basico"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pwm_basico.v(31) " "Verilog HDL assignment warning at pwm_basico.v(31): truncated value with size 32 to match size of target (6)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628270354037 "|pwm_basico"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pwm_basico.v(43) " "Verilog HDL assignment warning at pwm_basico.v(43): truncated value with size 32 to match size of target (6)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628270354037 "|pwm_basico"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pwm_basico.v(44) " "Verilog HDL assignment warning at pwm_basico.v(44): truncated value with size 32 to match size of target (6)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628270354037 "|pwm_basico"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pwm_basico.v(45) " "Verilog HDL assignment warning at pwm_basico.v(45): truncated value with size 32 to match size of target (6)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628270354037 "|pwm_basico"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pwm_basico.v(71) " "Verilog HDL assignment warning at pwm_basico.v(71): truncated value with size 32 to match size of target (6)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628270354038 "|pwm_basico"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "n pwm_basico.v(25) " "Verilog HDL Always Construct warning at pwm_basico.v(25): inferring latch(es) for variable \"n\", which holds its previous value in one or more paths through the always construct" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1628270354038 "|pwm_basico"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "caso pwm_basico.v(25) " "Verilog HDL Always Construct warning at pwm_basico.v(25): inferring latch(es) for variable \"caso\", which holds its previous value in one or more paths through the always construct" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1628270354038 "|pwm_basico"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[0\] pwm_basico.v(29) " "Inferred latch for \"n\[0\]\" at pwm_basico.v(29)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628270354039 "|pwm_basico"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[1\] pwm_basico.v(29) " "Inferred latch for \"n\[1\]\" at pwm_basico.v(29)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628270354039 "|pwm_basico"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[2\] pwm_basico.v(29) " "Inferred latch for \"n\[2\]\" at pwm_basico.v(29)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628270354039 "|pwm_basico"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[3\] pwm_basico.v(29) " "Inferred latch for \"n\[3\]\" at pwm_basico.v(29)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628270354039 "|pwm_basico"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[4\] pwm_basico.v(29) " "Inferred latch for \"n\[4\]\" at pwm_basico.v(29)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628270354039 "|pwm_basico"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[5\] pwm_basico.v(29) " "Inferred latch for \"n\[5\]\" at pwm_basico.v(29)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628270354039 "|pwm_basico"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[6\] pwm_basico.v(29) " "Inferred latch for \"n\[6\]\" at pwm_basico.v(29)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628270354039 "|pwm_basico"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[7\] pwm_basico.v(29) " "Inferred latch for \"n\[7\]\" at pwm_basico.v(29)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628270354039 "|pwm_basico"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[8\] pwm_basico.v(29) " "Inferred latch for \"n\[8\]\" at pwm_basico.v(29)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628270354039 "|pwm_basico"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[9\] pwm_basico.v(29) " "Inferred latch for \"n\[9\]\" at pwm_basico.v(29)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628270354039 "|pwm_basico"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[10\] pwm_basico.v(29) " "Inferred latch for \"n\[10\]\" at pwm_basico.v(29)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628270354039 "|pwm_basico"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[11\] pwm_basico.v(29) " "Inferred latch for \"n\[11\]\" at pwm_basico.v(29)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628270354039 "|pwm_basico"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[12\] pwm_basico.v(29) " "Inferred latch for \"n\[12\]\" at pwm_basico.v(29)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628270354040 "|pwm_basico"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[13\] pwm_basico.v(29) " "Inferred latch for \"n\[13\]\" at pwm_basico.v(29)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628270354040 "|pwm_basico"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[14\] pwm_basico.v(29) " "Inferred latch for \"n\[14\]\" at pwm_basico.v(29)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628270354040 "|pwm_basico"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[15\] pwm_basico.v(29) " "Inferred latch for \"n\[15\]\" at pwm_basico.v(29)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628270354040 "|pwm_basico"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "caso\[0\] pwm_basico.v(29) " "Inferred latch for \"caso\[0\]\" at pwm_basico.v(29)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628270354040 "|pwm_basico"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "caso\[1\] pwm_basico.v(29) " "Inferred latch for \"caso\[1\]\" at pwm_basico.v(29)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628270354040 "|pwm_basico"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "caso\[2\] pwm_basico.v(29) " "Inferred latch for \"caso\[2\]\" at pwm_basico.v(29)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628270354040 "|pwm_basico"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "caso\[3\] pwm_basico.v(29) " "Inferred latch for \"caso\[3\]\" at pwm_basico.v(29)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628270354040 "|pwm_basico"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "caso\[4\] pwm_basico.v(29) " "Inferred latch for \"caso\[4\]\" at pwm_basico.v(29)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628270354040 "|pwm_basico"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "caso\[5\] pwm_basico.v(29) " "Inferred latch for \"caso\[5\]\" at pwm_basico.v(29)" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628270354040 "|pwm_basico"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[15\] " "Latch n\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Q_reg\[0\] " "Ports ENA and CLR on the latch are fed by the same signal Q_reg\[0\]" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628270354428 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628270354428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[14\] " "Latch n\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Q_reg\[0\] " "Ports ENA and CLR on the latch are fed by the same signal Q_reg\[0\]" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628270354428 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628270354428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[13\] " "Latch n\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Q_reg\[0\] " "Ports ENA and CLR on the latch are fed by the same signal Q_reg\[0\]" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628270354428 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628270354428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[12\] " "Latch n\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Q_reg\[0\] " "Ports ENA and CLR on the latch are fed by the same signal Q_reg\[0\]" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628270354428 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628270354428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[11\] " "Latch n\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Q_reg\[0\] " "Ports ENA and CLR on the latch are fed by the same signal Q_reg\[0\]" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628270354428 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628270354428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[10\] " "Latch n\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Q_reg\[0\] " "Ports ENA and CLR on the latch are fed by the same signal Q_reg\[0\]" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628270354429 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628270354429 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[9\] " "Latch n\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Q_reg\[0\] " "Ports ENA and CLR on the latch are fed by the same signal Q_reg\[0\]" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628270354429 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628270354429 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[8\] " "Latch n\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Q_reg\[0\] " "Ports ENA and CLR on the latch are fed by the same signal Q_reg\[0\]" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628270354429 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628270354429 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[7\] " "Latch n\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Q_reg\[0\] " "Ports ENA and CLR on the latch are fed by the same signal Q_reg\[0\]" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628270354429 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628270354429 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[6\] " "Latch n\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Q_reg\[0\] " "Ports ENA and CLR on the latch are fed by the same signal Q_reg\[0\]" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628270354429 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628270354429 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[5\] " "Latch n\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Q_reg\[0\] " "Ports ENA and CLR on the latch are fed by the same signal Q_reg\[0\]" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628270354429 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628270354429 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[4\] " "Latch n\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Q_reg\[0\] " "Ports ENA and CLR on the latch are fed by the same signal Q_reg\[0\]" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628270354429 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628270354429 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[3\] " "Latch n\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Q_reg\[0\] " "Ports ENA and CLR on the latch are fed by the same signal Q_reg\[0\]" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628270354429 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628270354429 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[2\] " "Latch n\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Q_reg\[0\] " "Ports ENA and CLR on the latch are fed by the same signal Q_reg\[0\]" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628270354429 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628270354429 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[1\] " "Latch n\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Q_reg\[0\] " "Ports ENA and CLR on the latch are fed by the same signal Q_reg\[0\]" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628270354429 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628270354429 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[0\] " "Latch n\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Q_reg\[0\] " "Ports ENA and CLR on the latch are fed by the same signal Q_reg\[0\]" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628270354429 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628270354429 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1628270354532 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/output_files/pwm_basico.map.smsg " "Generated suppressed messages file C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/output_files/pwm_basico.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628270354903 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1628270354986 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628270354986 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "76 " "Implemented 76 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1628270355018 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1628270355018 ""} { "Info" "ICUT_CUT_TM_LCELLS" "74 " "Implemented 74 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1628270355018 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1628270355018 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1628270355049 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 06 12:19:15 2021 " "Processing ended: Fri Aug 06 12:19:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1628270355049 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1628270355049 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1628270355049 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1628270355049 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1628270356268 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1628270356268 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 06 12:19:15 2021 " "Processing started: Fri Aug 06 12:19:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1628270356268 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1628270356268 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pwm_basico -c pwm_basico " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pwm_basico -c pwm_basico" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1628270356268 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1628270356363 ""}
{ "Info" "0" "" "Project  = pwm_basico" {  } {  } 0 0 "Project  = pwm_basico" 0 0 "Fitter" 0 0 1628270356363 ""}
{ "Info" "0" "" "Revision = pwm_basico" {  } {  } 0 0 "Revision = pwm_basico" 0 0 "Fitter" 0 0 1628270356363 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1628270356412 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1628270356412 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pwm_basico EP4CE10E22C8 " "Selected device EP4CE10E22C8 for design \"pwm_basico\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1628270356417 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1628270356468 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1628270356468 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1628270356573 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1628270356582 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C8 " "Device EP4CE6E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1628270356696 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1628270356696 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1628270356696 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1628270356696 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1628270356698 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1628270356698 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1628270356698 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1628270356698 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1628270356698 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1628270356698 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1628270356699 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "22 " "The Timing Analyzer is analyzing 22 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1628270357078 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pwm_basico.sdc " "Synopsys Design Constraints File file not found: 'pwm_basico.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1628270357079 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1628270357079 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal1~11  from: datad  to: combout " "Cell: Equal1~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628270357081 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1628270357081 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1628270357081 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1628270357082 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1628270357082 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Equal1~11  " "Automatically promoted node Equal1~11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1628270357088 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "n\[9\] " "Destination node n\[9\]" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/" { { 0 { 0 ""} 0 8 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628270357088 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "n\[8\] " "Destination node n\[8\]" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/" { { 0 { 0 ""} 0 9 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628270357088 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "n\[7\] " "Destination node n\[7\]" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628270357088 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "n\[6\] " "Destination node n\[6\]" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628270357088 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "n\[4\] " "Destination node n\[4\]" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628270357088 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "n\[5\] " "Destination node n\[5\]" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628270357088 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "n\[3\] " "Destination node n\[3\]" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628270357088 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "n\[2\] " "Destination node n\[2\]" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628270357088 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "n\[1\] " "Destination node n\[1\]" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628270357088 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "n\[0\] " "Destination node n\[0\]" {  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628270357088 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1628270357088 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1628270357088 ""}  } { { "pwm_basico.v" "" { Text "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/pwm_basico.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1628270357088 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1628270357235 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1628270357235 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1628270357235 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1628270357235 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1628270357235 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1628270357236 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1628270357236 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1628270357236 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1628270357236 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1628270357236 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1628270357236 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1628270357240 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1628270357243 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1628270357622 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1628270357664 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1628270357673 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1628270358005 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1628270358005 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1628270358168 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 12 { 0 ""} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1628270358533 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1628270358533 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1628270358820 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1628270358820 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1628270358823 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.14 " "Total time spent on timing analysis during the Fitter is 0.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1628270358928 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1628270358932 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1628270359042 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1628270359042 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1628270359177 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1628270359458 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/output_files/pwm_basico.fit.smsg " "Generated suppressed messages file C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/output_files/pwm_basico.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1628270359700 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5487 " "Peak virtual memory: 5487 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1628270359959 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 06 12:19:19 2021 " "Processing ended: Fri Aug 06 12:19:19 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1628270359959 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1628270359959 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1628270359959 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1628270359959 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1628270360996 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1628270360996 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 06 12:19:20 2021 " "Processing started: Fri Aug 06 12:19:20 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1628270360996 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1628270360996 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pwm_basico -c pwm_basico " "Command: quartus_asm --read_settings_files=off --write_settings_files=off pwm_basico -c pwm_basico" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1628270360996 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1628270361241 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1628270361477 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1628270361494 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4677 " "Peak virtual memory: 4677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1628270361624 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 06 12:19:21 2021 " "Processing ended: Fri Aug 06 12:19:21 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1628270361624 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1628270361624 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1628270361624 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1628270361624 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1628270362249 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1628270362807 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1628270362808 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 06 12:19:22 2021 " "Processing started: Fri Aug 06 12:19:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1628270362808 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1628270362808 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pwm_basico -c pwm_basico " "Command: quartus_sta pwm_basico -c pwm_basico" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1628270362808 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1628270362908 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1628270363041 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1628270363041 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628270363087 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628270363087 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "22 " "The Timing Analyzer is analyzing 22 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1628270363212 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pwm_basico.sdc " "Synopsys Design Constraints File file not found: 'pwm_basico.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1628270363227 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1628270363227 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1628270363228 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Q_reg\[0\] Q_reg\[0\] " "create_clock -period 1.000 -name Q_reg\[0\] Q_reg\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1628270363228 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1628270363228 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal1~11  from: datad  to: combout " "Cell: Equal1~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628270363228 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1628270363228 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1628270363229 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1628270363229 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1628270363230 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1628270363250 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1628270363275 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1628270363275 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.190 " "Worst-case setup slack is -5.190" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628270363287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628270363287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.190             -74.414 Q_reg\[0\]  " "   -5.190             -74.414 Q_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628270363287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.910              -9.172 clk  " "   -1.910              -9.172 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628270363287 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628270363287 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.777 " "Worst-case hold slack is 0.777" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628270363295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628270363295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.777               0.000 clk  " "    0.777               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628270363295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.891               0.000 Q_reg\[0\]  " "    0.891               0.000 Q_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628270363295 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628270363295 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.145 " "Worst-case recovery slack is -7.145" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628270363307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628270363307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.145             -94.522 Q_reg\[0\]  " "   -7.145             -94.522 Q_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628270363307 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628270363307 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.218 " "Worst-case removal slack is 0.218" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628270363310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628270363310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.218               0.000 Q_reg\[0\]  " "    0.218               0.000 Q_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628270363310 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628270363310 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628270363316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628270363316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -11.922 clk  " "   -3.000             -11.922 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628270363316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.230               0.000 Q_reg\[0\]  " "    0.230               0.000 Q_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628270363316 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628270363316 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1628270363410 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1628270363427 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1628270363591 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal1~11  from: datad  to: combout " "Cell: Equal1~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628270363628 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1628270363628 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1628270363628 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1628270363634 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1628270363634 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.798 " "Worst-case setup slack is -4.798" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628270363640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628270363640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.798             -67.865 Q_reg\[0\]  " "   -4.798             -67.865 Q_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628270363640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.583              -7.848 clk  " "   -1.583              -7.848 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628270363640 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628270363640 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.723 " "Worst-case hold slack is 0.723" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628270363645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628270363645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.723               0.000 clk  " "    0.723               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628270363645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.825               0.000 Q_reg\[0\]  " "    0.825               0.000 Q_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628270363645 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628270363645 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.682 " "Worst-case recovery slack is -6.682" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628270363664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628270363664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.682             -87.270 Q_reg\[0\]  " "   -6.682             -87.270 Q_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628270363664 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628270363664 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.194 " "Worst-case removal slack is 0.194" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628270363676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628270363676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194               0.000 Q_reg\[0\]  " "    0.194               0.000 Q_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628270363676 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628270363676 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628270363695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628270363695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -11.922 clk  " "   -3.000             -11.922 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628270363695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.067               0.000 Q_reg\[0\]  " "    0.067               0.000 Q_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628270363695 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628270363695 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1628270363772 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal1~11  from: datad  to: combout " "Cell: Equal1~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1628270363863 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1628270363863 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1628270363863 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1628270363864 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1628270363864 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.596 " "Worst-case setup slack is -1.596" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628270363870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628270363870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.596             -18.897 Q_reg\[0\]  " "   -1.596             -18.897 Q_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628270363870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.774              -3.344 clk  " "   -0.774              -3.344 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628270363870 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628270363870 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.218 " "Worst-case hold slack is 0.218" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628270363879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628270363879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.218               0.000 clk  " "    0.218               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628270363879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.368               0.000 Q_reg\[0\]  " "    0.368               0.000 Q_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628270363879 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628270363879 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.502 " "Worst-case recovery slack is -2.502" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628270363884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628270363884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.502             -31.766 Q_reg\[0\]  " "   -2.502             -31.766 Q_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628270363884 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628270363884 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.058 " "Worst-case removal slack is 0.058" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628270363891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628270363891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.058               0.000 Q_reg\[0\]  " "    0.058               0.000 Q_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628270363891 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628270363891 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628270363898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628270363898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -9.000 clk  " "   -3.000              -9.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628270363898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352               0.000 Q_reg\[0\]  " "    0.352               0.000 Q_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1628270363898 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1628270363898 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1628270364236 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1628270364237 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4752 " "Peak virtual memory: 4752 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1628270364297 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 06 12:19:24 2021 " "Processing ended: Fri Aug 06 12:19:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1628270364297 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1628270364297 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1628270364297 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1628270364297 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1628270365295 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1628270365295 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 06 12:19:25 2021 " "Processing started: Fri Aug 06 12:19:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1628270365295 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1628270365295 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off pwm_basico -c pwm_basico " "Command: quartus_eda --read_settings_files=off --write_settings_files=off pwm_basico -c pwm_basico" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1628270365295 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1628270365668 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pwm_basico.vo C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/simulation/modelsim/ simulation " "Generated file pwm_basico.vo in folder \"C:/Users/equip/Documents/GitHub/wp01-testvga-grupo-6/PWM/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1628270365708 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4636 " "Peak virtual memory: 4636 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1628270365733 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 06 12:19:25 2021 " "Processing ended: Fri Aug 06 12:19:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1628270365733 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1628270365733 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1628270365733 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1628270365733 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 55 s " "Quartus Prime Full Compilation was successful. 0 errors, 55 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1628270366383 ""}
