// Seed: 189157519
module module_0 (
    output wire id_0,
    input tri0 id_1,
    input uwire id_2,
    input tri0 id_3,
    output uwire id_4,
    input tri id_5,
    input tri0 id_6,
    input wire id_7,
    input supply0 id_8,
    output wor id_9
);
  wire id_11;
  assign id_9 = id_3;
  logic id_12;
  ;
  assign module_1.id_2 = 0;
  wire id_13;
  wire id_14;
endmodule
module module_1 #(
    parameter id_12 = 32'd93
) (
    output wire id_0,
    input wor id_1,
    input uwire id_2,
    input wire id_3,
    output wand id_4,
    input supply0 id_5,
    input tri0 id_6,
    output uwire id_7,
    output supply1 id_8,
    input wand id_9,
    input wor id_10,
    output supply0 id_11[(  -1  ) : id_12],
    input uwire _id_12,
    output supply0 id_13,
    output supply0 id_14
);
  assign id_7 = -1'b0;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_6,
      id_9,
      id_8,
      id_9,
      id_6,
      id_5,
      id_9,
      id_4
  );
endmodule
