============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Apr 03 2024  01:12:15 pm
  Module:                 alu
  Operating conditions:   PVT_0P77V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (3 ps) Setup Check with Pin alu_out_reg[u_data][0]/CLK->D
          Group: clk
     Startpoint: (R) iw[op_a][u_data][3]
          Clock: (R) clk
       Endpoint: (R) alu_out_reg[u_data][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     600            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     600            0     
                                              
             Setup:-      12                  
       Uncertainty:-       5                  
     Required Time:=     583                  
      Launch Clock:-       0                  
       Input Delay:-     320                  
         Data Path:-     260                  
             Slack:=       3                  

Exceptions/Constraints:
  input_delay             320             design.sdc_line_11_5_1 

#----------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  iw[op_a][u_data][3]      -       -     R     (arrival)                     1  0.6     0     0     320    (-,-) 
  drc_bufs79021/Y          -       A->Y  R     HB1xp67_ASAP7_75t_SRAM       11  8.7    89    51     371    (-,-) 
  drc_bufs78987/Y          -       A->Y  F     INVxp67_ASAP7_75t_SL          5  3.6    43    21     392    (-,-) 
  g78553__1705/Y           -       B->Y  R     NAND2xp5_ASAP7_75t_SL         7  5.1    58    28     420    (-,-) 
  g78518__7098/Y           -       B->Y  F     NOR2xp33_ASAP7_75t_SL         5  4.1    73    36     456    (-,-) 
  g78469__6417/Y           -       B->Y  F     AND2x2_ASAP7_75t_SL           3  2.5    14    22     478    (-,-) 
  g78453__7098/Y           -       A->Y  R     NAND3xp33_ASAP7_75t_SL        2  1.8    36    11     489    (-,-) 
  g78389__5122/Y           -       B->Y  F     OAI211xp5_ASAP7_75t_SL        1  0.9    27    11     500    (-,-) 
  g78374__7410/Y           -       C->Y  R     AOI221xp5_ASAP7_75t_SL        1  1.0    42    16     516    (-,-) 
  g78364__1881/Y           -       C->Y  F     A2O1A1Ixp33_ASAP7_75t_SL      1  0.9    26    14     529    (-,-) 
  g78359__1705/Y           -       A->Y  R     NOR5xp2_ASAP7_75t_SL          1  1.0    44    20     550    (-,-) 
  g78353__8428/Y           -       B1->Y F     OAI222xp33_ASAP7_75t_SL       1  0.9    32    14     564    (-,-) 
  g78349__2398/Y           -       C->Y  R     O2A1O1Ixp33_ASAP7_75t_SL      1  1.0    30    16     580    (-,-) 
  alu_out_reg[u_data][0]/D -       -     R     DFFASRHQNx1_ASAP7_75t_SL      1    -     -     0     580    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 2: MET (13 ps) Setup Check with Pin alu_out_reg[u_data][0]/CLK->D
          Group: clk
     Startpoint: (R) iw[op_b][u_data][2]
          Clock: (R) clk
       Endpoint: (R) alu_out_reg[u_data][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     600            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     600            0     
                                              
             Setup:-      12                  
       Uncertainty:-       5                  
     Required Time:=     583                  
      Launch Clock:-       0                  
       Input Delay:-     320                  
         Data Path:-     250                  
             Slack:=      13                  

Exceptions/Constraints:
  input_delay             320             design.sdc_line_11_2_1 

#----------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  iw[op_b][u_data][2]      -       -     R     (arrival)                     1  0.6     0     0     320    (-,-) 
  drc_bufs79012/Y          -       A->Y  R     HB1xp67_ASAP7_75t_SRAM        5  3.9    42    29     349    (-,-) 
  drc_bufs78960/Y          -       A->Y  F     INVxp67_ASAP7_75t_SL         11  8.4    59    33     382    (-,-) 
  g78536__6417/Y           -       A->Y  R     NAND2xp5_ASAP7_75t_SL         9  6.9    66    38     419    (-,-) 
  g78507__6260/Y           -       B->Y  F     NOR2xp33_ASAP7_75t_SL         6  4.8    86    42     461    (-,-) 
  g78462__6161/Y           -       B->Y  R     NAND2xp5_ASAP7_75t_SL         2  1.6    46    20     481    (-,-) 
  g78389__5122/Y           -       C->Y  F     OAI211xp5_ASAP7_75t_SL        1  0.9    27     9     490    (-,-) 
  g78374__7410/Y           -       C->Y  R     AOI221xp5_ASAP7_75t_SL        1  1.0    42    16     505    (-,-) 
  g78364__1881/Y           -       C->Y  F     A2O1A1Ixp33_ASAP7_75t_SL      1  0.9    26    14     519    (-,-) 
  g78359__1705/Y           -       A->Y  R     NOR5xp2_ASAP7_75t_SL          1  1.0    44    20     540    (-,-) 
  g78353__8428/Y           -       B1->Y F     OAI222xp33_ASAP7_75t_SL       1  0.9    32    14     554    (-,-) 
  g78349__2398/Y           -       C->Y  R     O2A1O1Ixp33_ASAP7_75t_SL      1  1.0    30    16     570    (-,-) 
  alu_out_reg[u_data][0]/D -       -     R     DFFASRHQNx1_ASAP7_75t_SL      1    -     -     0     570    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 3: MET (16 ps) Setup Check with Pin alu_out_reg[u_data][0]/CLK->D
          Group: clk
     Startpoint: (R) iw[op_b][u_data][2]
          Clock: (R) clk
       Endpoint: (R) alu_out_reg[u_data][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     600            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     600            0     
                                              
             Setup:-      12                  
       Uncertainty:-       5                  
     Required Time:=     583                  
      Launch Clock:-       0                  
       Input Delay:-     320                  
         Data Path:-     247                  
             Slack:=      16                  

Exceptions/Constraints:
  input_delay             320             design.sdc_line_11_2_1 

#----------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  iw[op_b][u_data][2]      -       -     R     (arrival)                     1  0.6     0     0     320    (-,-) 
  drc_bufs79012/Y          -       A->Y  R     HB1xp67_ASAP7_75t_SRAM        5  3.9    42    29     349    (-,-) 
  drc_bufs78960/Y          -       A->Y  F     INVxp67_ASAP7_75t_SL         11  8.4    59    33     382    (-,-) 
  drc_bufs78958/Y          -       A->Y  R     INVx1_ASAP7_75t_SL           10  7.3    48    29     410    (-,-) 
  g78554__5122/Y           -       A->Y  F     NOR2xp33_ASAP7_75t_L          7  5.6    88    50     460    (-,-) 
  g78477__8428/Y           -       A2->Y R     AOI22xp5_ASAP7_75t_SL         1  0.9    45    15     475    (-,-) 
  g78389__5122/Y           -       A1->Y F     OAI211xp5_ASAP7_75t_SL        1  0.9    27    12     487    (-,-) 
  g78374__7410/Y           -       C->Y  R     AOI221xp5_ASAP7_75t_SL        1  1.0    42    16     503    (-,-) 
  g78364__1881/Y           -       C->Y  F     A2O1A1Ixp33_ASAP7_75t_SL      1  0.9    26    14     516    (-,-) 
  g78359__1705/Y           -       A->Y  R     NOR5xp2_ASAP7_75t_SL          1  1.0    44    20     537    (-,-) 
  g78353__8428/Y           -       B1->Y F     OAI222xp33_ASAP7_75t_SL       1  0.9    32    14     552    (-,-) 
  g78349__2398/Y           -       C->Y  R     O2A1O1Ixp33_ASAP7_75t_SL      1  1.0    30    16     567    (-,-) 
  alu_out_reg[u_data][0]/D -       -     R     DFFASRHQNx1_ASAP7_75t_SL      1    -     -     0     567    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 4: MET (16 ps) Setup Check with Pin alu_out_reg[u_data][0]/CLK->D
          Group: clk
     Startpoint: (R) iw[op_a][u_data][3]
          Clock: (R) clk
       Endpoint: (R) alu_out_reg[u_data][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     600            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     600            0     
                                              
             Setup:-      12                  
       Uncertainty:-       5                  
     Required Time:=     583                  
      Launch Clock:-       0                  
       Input Delay:-     320                  
         Data Path:-     247                  
             Slack:=      16                  

Exceptions/Constraints:
  input_delay             320             design.sdc_line_11_5_1 

#----------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  iw[op_a][u_data][3]      -       -     R     (arrival)                     1  0.6     0     0     320    (-,-) 
  drc_bufs79021/Y          -       A->Y  R     HB1xp67_ASAP7_75t_SRAM       11  8.7    89    51     371    (-,-) 
  drc_bufs78987/Y          -       A->Y  F     INVxp67_ASAP7_75t_SL          5  3.6    43    21     392    (-,-) 
  g78553__1705/Y           -       B->Y  R     NAND2xp5_ASAP7_75t_SL         7  5.1    58    28     420    (-,-) 
  g78518__7098/Y           -       B->Y  F     NOR2xp33_ASAP7_75t_SL         5  4.1    73    36     456    (-,-) 
  g78470__5477/Y           -       B->Y  R     NAND2xp5_ASAP7_75t_SL         4  3.2    44    26     482    (-,-) 
  g78456/Y                 -       A->Y  F     INVxp67_ASAP7_75t_SL          1  0.9    16     7     489    (-,-) 
  g78374__7410/Y           -       B1->Y R     AOI221xp5_ASAP7_75t_SL        1  1.0    42    14     502    (-,-) 
  g78364__1881/Y           -       C->Y  F     A2O1A1Ixp33_ASAP7_75t_SL      1  0.9    26    14     516    (-,-) 
  g78359__1705/Y           -       A->Y  R     NOR5xp2_ASAP7_75t_SL          1  1.0    44    20     537    (-,-) 
  g78353__8428/Y           -       B1->Y F     OAI222xp33_ASAP7_75t_SL       1  0.9    32    14     551    (-,-) 
  g78349__2398/Y           -       C->Y  R     O2A1O1Ixp33_ASAP7_75t_SL      1  1.0    30    16     567    (-,-) 
  alu_out_reg[u_data][0]/D -       -     R     DFFASRHQNx1_ASAP7_75t_SL      1    -     -     0     567    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 5: MET (19 ps) Setup Check with Pin alu_out_reg[u_data][3]/CLK->D
          Group: clk
     Startpoint: (R) iw[op_a][u_data][1]
          Clock: (R) clk
       Endpoint: (R) alu_out_reg[u_data][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     600            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     600            0     
                                              
             Setup:-      12                  
       Uncertainty:-       5                  
     Required Time:=     583                  
      Launch Clock:-       0                  
       Input Delay:-     320                  
         Data Path:-     244                  
             Slack:=      19                  

Exceptions/Constraints:
  input_delay             320             design.sdc_line_11_7_1 

#----------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  iw[op_a][u_data][1]      -       -     R     (arrival)                     1  0.6     0     0     320    (-,-) 
  drc_bufs79009/Y          -       A->Y  R     HB1xp67_ASAP7_75t_SRAM       14 10.5   107    59     379    (-,-) 
  drc_bufs78969/Y          -       A->Y  F     INVxp67_ASAP7_75t_SL         15 10.6    87    48     427    (-,-) 
  g78545__6260/Y           -       B->Y  R     NOR2xp33_ASAP7_75t_SL         2  2.2    52    29     456    (-,-) 
  g78487__6131/Y           -       B->Y  R     XOR2xp5_ASAP7_75t_SL          1  2.8    42    22     478    (-,-) 
  g2/SN                    -       B->SN F     FAx1_ASAP7_75t_SL             1  1.5    37    34     512    (-,-) 
  g78370__9945/Y           -       B->Y  R     XNOR2xp5_ASAP7_75t_SL         1  0.9    23    15     526    (-,-) 
  g78356__3680/Y           -       B->Y  R     OR2x2_ASAP7_75t_SL            1  1.0     7    12     539    (-,-) 
  g78354__5526/Y           -       C->Y  F     A2O1A1Ixp33_ASAP7_75t_SL      1  0.9    27    10     548    (-,-) 
  g78350__5107/Y           -       C->Y  R     AOI221xp5_ASAP7_75t_SL        1  1.0    27    16     564    (-,-) 
  alu_out_reg[u_data][3]/D -       -     R     DFFASRHQNx1_ASAP7_75t_SL      1    -     -     0     564    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 6: MET (21 ps) Setup Check with Pin alu_out_reg[u_data][0]/CLK->D
          Group: clk
     Startpoint: (R) iw[op_a][u_data][2]
          Clock: (R) clk
       Endpoint: (R) alu_out_reg[u_data][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     600            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     600            0     
                                              
             Setup:-      12                  
       Uncertainty:-       5                  
     Required Time:=     583                  
      Launch Clock:-       0                  
       Input Delay:-     320                  
         Data Path:-     242                  
             Slack:=      21                  

Exceptions/Constraints:
  input_delay             320             design.sdc_line_11_6_1 

#----------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  iw[op_a][u_data][2]      -       -     R     (arrival)                     1  0.6     0     0     320    (-,-) 
  drc_bufs79024/Y          -       A->Y  R     HB1xp67_ASAP7_75t_SRAM       13  9.2    94    53     373    (-,-) 
  g78552__2802/Y           -       A->Y  F     NOR2xp33_ASAP7_75t_SL         4  3.4    66    38     411    (-,-) 
  g78539/Y                 -       A->Y  R     INVx1_ASAP7_75t_SL            3  2.4    28    16     428    (-,-) 
  g78517__8246/Y           -       B->Y  F     NOR2xp33_ASAP7_75t_SL         4  3.3    68    27     454    (-,-) 
  g78473__6260/Y           -       B->Y  R     NAND2xp5_ASAP7_75t_SL         3  2.6    52    22     476    (-,-) 
  g78457/Y                 -       A->Y  F     INVx1_ASAP7_75t_SL            3  2.4    22    11     487    (-,-) 
  g78395__7482/Y           -       B->Y  R     A2O1A1Ixp33_ASAP7_75t_SL      1  1.0    38    12     500    (-,-) 
  g78364__1881/Y           -       A1->Y F     A2O1A1Ixp33_ASAP7_75t_SL      1  0.9    26    12     512    (-,-) 
  g78359__1705/Y           -       A->Y  R     NOR5xp2_ASAP7_75t_SL          1  1.0    44    20     532    (-,-) 
  g78353__8428/Y           -       B1->Y F     OAI222xp33_ASAP7_75t_SL       1  0.9    32    14     547    (-,-) 
  g78349__2398/Y           -       C->Y  R     O2A1O1Ixp33_ASAP7_75t_SL      1  1.0    30    16     562    (-,-) 
  alu_out_reg[u_data][0]/D -       -     R     DFFASRHQNx1_ASAP7_75t_SL      1    -     -     0     562    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 7: MET (22 ps) Setup Check with Pin alu_out_reg[u_data][0]/CLK->D
          Group: clk
     Startpoint: (R) iw[op_b][u_data][3]
          Clock: (R) clk
       Endpoint: (R) alu_out_reg[u_data][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     600            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     600            0     
                                              
             Setup:-      12                  
       Uncertainty:-       5                  
     Required Time:=     583                  
      Launch Clock:-       0                  
       Input Delay:-     320                  
         Data Path:-     241                  
             Slack:=      22                  

Exceptions/Constraints:
  input_delay             320             design.sdc_line_11_1_1 

#----------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  iw[op_b][u_data][3]      -       -     R     (arrival)                     1  0.6     0     0     320    (-,-) 
  drc_bufs78991/Y          -       A->Y  R     HB1xp67_ASAP7_75t_SRAM        1  0.8    12    14     334    (-,-) 
  drc_bufs78904/Y          -       A->Y  F     INVxp67_ASAP7_75t_SL         15 11.7    74    37     371    (-,-) 
  g78536__6417/Y           -       B->Y  R     NAND2xp5_ASAP7_75t_SL         9  6.9    66    40     411    (-,-) 
  g78507__6260/Y           -       B->Y  F     NOR2xp33_ASAP7_75t_SL         6  4.8    86    42     453    (-,-) 
  g78462__6161/Y           -       B->Y  R     NAND2xp5_ASAP7_75t_SL         2  1.6    46    20     472    (-,-) 
  g78389__5122/Y           -       C->Y  F     OAI211xp5_ASAP7_75t_SL        1  0.9    27     9     481    (-,-) 
  g78374__7410/Y           -       C->Y  R     AOI221xp5_ASAP7_75t_SL        1  1.0    42    16     497    (-,-) 
  g78364__1881/Y           -       C->Y  F     A2O1A1Ixp33_ASAP7_75t_SL      1  0.9    26    14     510    (-,-) 
  g78359__1705/Y           -       A->Y  R     NOR5xp2_ASAP7_75t_SL          1  1.0    44    20     531    (-,-) 
  g78353__8428/Y           -       B1->Y F     OAI222xp33_ASAP7_75t_SL       1  0.9    32    14     545    (-,-) 
  g78349__2398/Y           -       C->Y  R     O2A1O1Ixp33_ASAP7_75t_SL      1  1.0    30    16     561    (-,-) 
  alu_out_reg[u_data][0]/D -       -     R     DFFASRHQNx1_ASAP7_75t_SL      1    -     -     0     561    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 8: MET (22 ps) Setup Check with Pin alu_out_reg[u_data][3]/CLK->D
          Group: clk
     Startpoint: (R) iw[op_a][u_data][1]
          Clock: (R) clk
       Endpoint: (R) alu_out_reg[u_data][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     600            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     600            0     
                                              
             Setup:-      12                  
       Uncertainty:-       5                  
     Required Time:=     583                  
      Launch Clock:-       0                  
       Input Delay:-     320                  
         Data Path:-     241                  
             Slack:=      22                  

Exceptions/Constraints:
  input_delay             320             design.sdc_line_11_7_1 

#----------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  iw[op_a][u_data][1]      -       -     R     (arrival)                     1  0.6     0     0     320    (-,-) 
  drc_bufs79009/Y          -       A->Y  R     HB1xp67_ASAP7_75t_SRAM       14 10.5   107    59     379    (-,-) 
  drc_bufs78969/Y          -       A->Y  F     INVxp67_ASAP7_75t_SL         15 10.6    87    48     427    (-,-) 
  g78545__6260/Y           -       B->Y  R     NOR2xp33_ASAP7_75t_SL         2  2.2    52    29     456    (-,-) 
  g78487__6131/Y           -       B->Y  F     XOR2xp5_ASAP7_75t_SL          1  2.8    37    20     476    (-,-) 
  g2/SN                    -       B->SN F     FAx1_ASAP7_75t_SL             1  1.5    37    32     508    (-,-) 
  g78370__9945/Y           -       B->Y  R     XNOR2xp5_ASAP7_75t_SL         1  0.9    23    15     523    (-,-) 
  g78356__3680/Y           -       B->Y  R     OR2x2_ASAP7_75t_SL            1  1.0     7    12     536    (-,-) 
  g78354__5526/Y           -       C->Y  F     A2O1A1Ixp33_ASAP7_75t_SL      1  0.9    27    10     545    (-,-) 
  g78350__5107/Y           -       C->Y  R     AOI221xp5_ASAP7_75t_SL        1  1.0    27    16     561    (-,-) 
  alu_out_reg[u_data][3]/D -       -     R     DFFASRHQNx1_ASAP7_75t_SL      1    -     -     0     561    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 9: MET (26 ps) Setup Check with Pin alu_out_reg[u_data][0]/CLK->D
          Group: clk
     Startpoint: (R) iw[op_a][u_data][1]
          Clock: (R) clk
       Endpoint: (F) alu_out_reg[u_data][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     600            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     600            0     
                                              
             Setup:-       6                  
       Uncertainty:-       5                  
     Required Time:=     588                  
      Launch Clock:-       0                  
       Input Delay:-     320                  
         Data Path:-     243                  
             Slack:=      26                  

Exceptions/Constraints:
  input_delay             320             design.sdc_line_11_7_1 

#----------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  iw[op_a][u_data][1]      -       -     R     (arrival)                     1  0.6     0     0     320    (-,-) 
  drc_bufs79009/Y          -       A->Y  R     HB1xp67_ASAP7_75t_SRAM       14 10.5   107    59     379    (-,-) 
  drc_bufs78969/Y          -       A->Y  F     INVxp67_ASAP7_75t_SL         15 10.6    87    48     427    (-,-) 
  g78518__7098/Y           -       A->Y  R     NOR2xp33_ASAP7_75t_SL         5  4.1    71    35     462    (-,-) 
  g78469__6417/Y           -       B->Y  R     AND2x2_ASAP7_75t_SL           3  2.5    14    18     480    (-,-) 
  g78453__7098/Y           -       A->Y  F     NAND3xp33_ASAP7_75t_SL        2  1.8    41    13     493    (-,-) 
  g78389__5122/Y           -       B->Y  R     OAI211xp5_ASAP7_75t_SL        1  0.9    26    14     507    (-,-) 
  g78374__7410/Y           -       C->Y  F     AOI221xp5_ASAP7_75t_SL        1  1.0    38    10     517    (-,-) 
  g78364__1881/Y           -       C->Y  R     A2O1A1Ixp33_ASAP7_75t_SL      1  0.9    33    12     529    (-,-) 
  g78359__1705/Y           -       A->Y  F     NOR5xp2_ASAP7_75t_SL          1  1.0    25     9     538    (-,-) 
  g78353__8428/Y           -       B1->Y R     OAI222xp33_ASAP7_75t_SL       1  0.9    35    15     552    (-,-) 
  g78349__2398/Y           -       C->Y  F     O2A1O1Ixp33_ASAP7_75t_SL      1  1.0    25    11     563    (-,-) 
  alu_out_reg[u_data][0]/D -       -     F     DFFASRHQNx1_ASAP7_75t_SL      1    -     -     0     563    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 10: MET (26 ps) Setup Check with Pin alu_out_reg[u_data][3]/CLK->D
          Group: clk
     Startpoint: (R) iw[op_a][u_data][1]
          Clock: (R) clk
       Endpoint: (R) alu_out_reg[u_data][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     600            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     600            0     
                                              
             Setup:-      12                  
       Uncertainty:-       5                  
     Required Time:=     583                  
      Launch Clock:-       0                  
       Input Delay:-     320                  
         Data Path:-     237                  
             Slack:=      26                  

Exceptions/Constraints:
  input_delay             320             design.sdc_line_11_7_1 

#----------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  iw[op_a][u_data][1]      -       -     R     (arrival)                     1  0.6     0     0     320    (-,-) 
  drc_bufs79009/Y          -       A->Y  R     HB1xp67_ASAP7_75t_SRAM       14 10.5   107    59     379    (-,-) 
  drc_bufs78969/Y          -       A->Y  F     INVxp67_ASAP7_75t_SL         15 10.6    87    48     427    (-,-) 
  g78545__6260/Y           -       B->Y  R     NOR2xp33_ASAP7_75t_SL         2  2.2    52    29     456    (-,-) 
  g78487__6131/Y           -       B->Y  R     XOR2xp5_ASAP7_75t_SL          1  2.8    42    22     478    (-,-) 
  g2/SN                    -       B->SN R     FAx1_ASAP7_75t_SL             1  1.3    40    29     507    (-,-) 
  g78370__9945/Y           -       B->Y  R     XNOR2xp5_ASAP7_75t_SL         1  0.9    23    12     519    (-,-) 
  g78356__3680/Y           -       B->Y  R     OR2x2_ASAP7_75t_SL            1  1.0     7    12     532    (-,-) 
  g78354__5526/Y           -       C->Y  F     A2O1A1Ixp33_ASAP7_75t_SL      1  0.9    27    10     541    (-,-) 
  g78350__5107/Y           -       C->Y  R     AOI221xp5_ASAP7_75t_SL        1  1.0    27    16     557    (-,-) 
  alu_out_reg[u_data][3]/D -       -     R     DFFASRHQNx1_ASAP7_75t_SL      1    -     -     0     557    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 11: MET (29 ps) Setup Check with Pin alu_out_reg[u_data][3]/CLK->D
          Group: clk
     Startpoint: (R) iw[op_a][u_data][1]
          Clock: (R) clk
       Endpoint: (F) alu_out_reg[u_data][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     600            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     600            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=     588                  
      Launch Clock:-       0                  
       Input Delay:-     320                  
         Data Path:-     239                  
             Slack:=      29                  

Exceptions/Constraints:
  input_delay             320             design.sdc_line_11_7_1 

#----------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  iw[op_a][u_data][1]      -       -     R     (arrival)                     1  0.6     0     0     320    (-,-) 
  drc_bufs79009/Y          -       A->Y  R     HB1xp67_ASAP7_75t_SRAM       14 10.5   107    59     379    (-,-) 
  drc_bufs78969/Y          -       A->Y  F     INVxp67_ASAP7_75t_SL         15 10.6    87    48     427    (-,-) 
  g78545__6260/Y           -       B->Y  R     NOR2xp33_ASAP7_75t_SL         2  2.2    52    29     456    (-,-) 
  g78487__6131/Y           -       B->Y  R     XOR2xp5_ASAP7_75t_SL          1  2.8    42    22     478    (-,-) 
  g2/SN                    -       B->SN F     FAx1_ASAP7_75t_SL             1  1.5    37    34     512    (-,-) 
  g78370__9945/Y           -       B->Y  F     XNOR2xp5_ASAP7_75t_SL         1  0.9    18    16     528    (-,-) 
  g78356__3680/Y           -       B->Y  F     OR2x2_ASAP7_75t_SL            1  1.0     7    14     542    (-,-) 
  g78354__5526/Y           -       C->Y  R     A2O1A1Ixp33_ASAP7_75t_SL      1  0.9    26     7     549    (-,-) 
  g78350__5107/Y           -       C->Y  F     AOI221xp5_ASAP7_75t_SL        1  1.0    29    10     559    (-,-) 
  alu_out_reg[u_data][3]/D -       -     F     DFFASRHQNx1_ASAP7_75t_SL      1    -     -     0     559    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 12: MET (29 ps) Setup Check with Pin alu_out_reg[u_data][3]/CLK->D
          Group: clk
     Startpoint: (R) iw[op_a][u_data][1]
          Clock: (R) clk
       Endpoint: (R) alu_out_reg[u_data][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     600            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     600            0     
                                              
             Setup:-      12                  
       Uncertainty:-       5                  
     Required Time:=     583                  
      Launch Clock:-       0                  
       Input Delay:-     320                  
         Data Path:-     234                  
             Slack:=      29                  

Exceptions/Constraints:
  input_delay             320             design.sdc_line_11_7_1 

#----------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  iw[op_a][u_data][1]      -       -     R     (arrival)                     1  0.6     0     0     320    (-,-) 
  drc_bufs79009/Y          -       A->Y  R     HB1xp67_ASAP7_75t_SRAM       14 10.5   107    59     379    (-,-) 
  drc_bufs78969/Y          -       A->Y  F     INVxp67_ASAP7_75t_SL         15 10.6    87    48     427    (-,-) 
  g78545__6260/Y           -       B->Y  R     NOR2xp33_ASAP7_75t_SL         2  2.2    52    29     456    (-,-) 
  g78487__6131/Y           -       B->Y  F     XOR2xp5_ASAP7_75t_SL          1  2.8    37    20     476    (-,-) 
  g2/SN                    -       B->SN R     FAx1_ASAP7_75t_SL             1  1.3    40    28     504    (-,-) 
  g78370__9945/Y           -       B->Y  R     XNOR2xp5_ASAP7_75t_SL         1  0.9    23    12     517    (-,-) 
  g78356__3680/Y           -       B->Y  R     OR2x2_ASAP7_75t_SL            1  1.0     7    12     529    (-,-) 
  g78354__5526/Y           -       C->Y  F     A2O1A1Ixp33_ASAP7_75t_SL      1  0.9    27    10     539    (-,-) 
  g78350__5107/Y           -       C->Y  R     AOI221xp5_ASAP7_75t_SL        1  1.0    27    16     554    (-,-) 
  alu_out_reg[u_data][3]/D -       -     R     DFFASRHQNx1_ASAP7_75t_SL      1    -     -     0     554    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 13: MET (30 ps) Setup Check with Pin alu_out_reg[u_data][3]/CLK->D
          Group: clk
     Startpoint: (R) iw[op_a][u_data][1]
          Clock: (R) clk
       Endpoint: (R) alu_out_reg[u_data][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     600            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     600            0     
                                              
             Setup:-      12                  
       Uncertainty:-       5                  
     Required Time:=     583                  
      Launch Clock:-       0                  
       Input Delay:-     320                  
         Data Path:-     233                  
             Slack:=      30                  

Exceptions/Constraints:
  input_delay             320             design.sdc_line_11_7_1 

#------------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  iw[op_a][u_data][1]      -       -       R     (arrival)                     1  0.6     0     0     320    (-,-) 
  drc_bufs79009/Y          -       A->Y    R     HB1xp67_ASAP7_75t_SRAM       14 10.5   107    59     379    (-,-) 
  drc_bufs78969/Y          -       A->Y    F     INVxp67_ASAP7_75t_SL         15 10.6    87    48     427    (-,-) 
  g78545__6260/Y           -       B->Y    R     NOR2xp33_ASAP7_75t_SL         2  2.2    52    29     456    (-,-) 
  g78487__6131/Y           -       B->Y    F     XOR2xp5_ASAP7_75t_SL          1  2.8    37    20     476    (-,-) 
  g2/CON                   -       B->CON  R     FAx1_ASAP7_75t_SL             0  0.0    28    15     491    (-,-) 
  -                        -       -       -     (net)                         -    -     -     -       -    (-,-) 
  g2/SN                    -       CON->SN F     FAx1_ASAP7_75t_SL             1  1.5    37    10     501    (-,-) 
  g78370__9945/Y           -       B->Y    R     XNOR2xp5_ASAP7_75t_SL         1  0.9    23    15     516    (-,-) 
  g78356__3680/Y           -       B->Y    R     OR2x2_ASAP7_75t_SL            1  1.0     7    12     528    (-,-) 
  g78354__5526/Y           -       C->Y    F     A2O1A1Ixp33_ASAP7_75t_SL      1  0.9    27    10     538    (-,-) 
  g78350__5107/Y           -       C->Y    R     AOI221xp5_ASAP7_75t_SL        1  1.0    27    16     553    (-,-) 
  alu_out_reg[u_data][3]/D -       -       R     DFFASRHQNx1_ASAP7_75t_SL      1    -     -     0     553    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 14: MET (32 ps) Setup Check with Pin alu_out_reg[u_data][3]/CLK->D
          Group: clk
     Startpoint: (R) iw[op_a][u_data][1]
          Clock: (R) clk
       Endpoint: (F) alu_out_reg[u_data][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     600            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     600            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=     588                  
      Launch Clock:-       0                  
       Input Delay:-     320                  
         Data Path:-     236                  
             Slack:=      32                  

Exceptions/Constraints:
  input_delay             320             design.sdc_line_11_7_1 

#----------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  iw[op_a][u_data][1]      -       -     R     (arrival)                     1  0.6     0     0     320    (-,-) 
  drc_bufs79009/Y          -       A->Y  R     HB1xp67_ASAP7_75t_SRAM       14 10.5   107    59     379    (-,-) 
  drc_bufs78969/Y          -       A->Y  F     INVxp67_ASAP7_75t_SL         15 10.6    87    48     427    (-,-) 
  g78545__6260/Y           -       B->Y  R     NOR2xp33_ASAP7_75t_SL         2  2.2    52    29     456    (-,-) 
  g78487__6131/Y           -       B->Y  F     XOR2xp5_ASAP7_75t_SL          1  2.8    37    20     476    (-,-) 
  g2/SN                    -       B->SN F     FAx1_ASAP7_75t_SL             1  1.5    37    32     508    (-,-) 
  g78370__9945/Y           -       B->Y  F     XNOR2xp5_ASAP7_75t_SL         1  0.9    18    16     525    (-,-) 
  g78356__3680/Y           -       B->Y  F     OR2x2_ASAP7_75t_SL            1  1.0     7    14     539    (-,-) 
  g78354__5526/Y           -       C->Y  R     A2O1A1Ixp33_ASAP7_75t_SL      1  0.9    26     7     546    (-,-) 
  g78350__5107/Y           -       C->Y  F     AOI221xp5_ASAP7_75t_SL        1  1.0    29    10     556    (-,-) 
  alu_out_reg[u_data][3]/D -       -     F     DFFASRHQNx1_ASAP7_75t_SL      1    -     -     0     556    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 15: MET (32 ps) Setup Check with Pin alu_out_reg[u_data][3]/CLK->D
          Group: clk
     Startpoint: (R) iw[op_a][u_data][1]
          Clock: (R) clk
       Endpoint: (F) alu_out_reg[u_data][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     600            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     600            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=     588                  
      Launch Clock:-       0                  
       Input Delay:-     320                  
         Data Path:-     236                  
             Slack:=      32                  

Exceptions/Constraints:
  input_delay             320             design.sdc_line_11_7_1 

#----------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  iw[op_a][u_data][1]      -       -     R     (arrival)                     1  0.6     0     0     320    (-,-) 
  drc_bufs79009/Y          -       A->Y  R     HB1xp67_ASAP7_75t_SRAM       14 10.5   107    59     379    (-,-) 
  drc_bufs78969/Y          -       A->Y  F     INVxp67_ASAP7_75t_SL         15 10.6    87    48     427    (-,-) 
  g78518__7098/Y           -       A->Y  R     NOR2xp33_ASAP7_75t_SL         5  4.1    71    35     462    (-,-) 
  g78467__1666/Y           -       B->Y  F     NAND2xp5_ASAP7_75t_SL         3  2.6    42    18     480    (-,-) 
  g78419__5122/Y           -       A1->Y R     OAI221xp5_ASAP7_75t_SL        1  1.0    44    23     503    (-,-) 
  g78413/Y                 -       A->Y  F     INVx1_ASAP7_75t_SL            1  0.8    14     5     508    (-,-) 
  g78376__5477/Y           -       B->Y  F     OA211x2_ASAP7_75t_SL          1  0.9    14    21     529    (-,-) 
  g78362__7098/Y           -       C->Y  R     OAI211xp5_ASAP7_75t_SL        1  0.9    32    10     539    (-,-) 
  g78350__5107/Y           -       A1->Y F     AOI221xp5_ASAP7_75t_SL        1  1.0    29    16     556    (-,-) 
  alu_out_reg[u_data][3]/D -       -     F     DFFASRHQNx1_ASAP7_75t_SL      1    -     -     0     556    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 16: MET (32 ps) Setup Check with Pin alu_out_reg[u_data][0]/CLK->D
          Group: clk
     Startpoint: (R) iw[op_a][u_data][2]
          Clock: (R) clk
       Endpoint: (R) alu_out_reg[u_data][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     600            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     600            0     
                                              
             Setup:-      12                  
       Uncertainty:-       5                  
     Required Time:=     583                  
      Launch Clock:-       0                  
       Input Delay:-     320                  
         Data Path:-     231                  
             Slack:=      32                  

Exceptions/Constraints:
  input_delay             320             design.sdc_line_11_6_1 

#----------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  iw[op_a][u_data][2]      -       -     R     (arrival)                     1  0.6     0     0     320    (-,-) 
  drc_bufs79024/Y          -       A->Y  R     HB1xp67_ASAP7_75t_SRAM       13  9.2    94    53     373    (-,-) 
  g78552__2802/Y           -       A->Y  F     NOR2xp33_ASAP7_75t_SL         4  3.4    66    38     411    (-,-) 
  g78539/Y                 -       A->Y  R     INVx1_ASAP7_75t_SL            3  2.4    28    16     428    (-,-) 
  g78517__8246/Y           -       B->Y  F     NOR2xp33_ASAP7_75t_SL         4  3.3    68    27     454    (-,-) 
  g78468__7410/Y           -       B->Y  F     AND2x2_ASAP7_75t_SL           3  2.2    12    21     475    (-,-) 
  g78441__6260/Y           -       B->Y  R     NAND2xp5_ASAP7_75t_SL         4  3.4    37    15     491    (-,-) 
  g78364__1881/Y           -       A2->Y F     A2O1A1Ixp33_ASAP7_75t_SL      1  0.9    26    10     500    (-,-) 
  g78359__1705/Y           -       A->Y  R     NOR5xp2_ASAP7_75t_SL          1  1.0    44    20     521    (-,-) 
  g78353__8428/Y           -       B1->Y F     OAI222xp33_ASAP7_75t_SL       1  0.9    32    14     535    (-,-) 
  g78349__2398/Y           -       C->Y  R     O2A1O1Ixp33_ASAP7_75t_SL      1  1.0    30    16     551    (-,-) 
  alu_out_reg[u_data][0]/D -       -     R     DFFASRHQNx1_ASAP7_75t_SL      1    -     -     0     551    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 17: MET (32 ps) Setup Check with Pin alu_out_reg[u_data][3]/CLK->D
          Group: clk
     Startpoint: (R) iw[op_a][u_data][1]
          Clock: (R) clk
       Endpoint: (R) alu_out_reg[u_data][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     600            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     600            0     
                                              
             Setup:-      12                  
       Uncertainty:-       5                  
     Required Time:=     583                  
      Launch Clock:-       0                  
       Input Delay:-     320                  
         Data Path:-     231                  
             Slack:=      32                  

Exceptions/Constraints:
  input_delay             320             design.sdc_line_11_7_1 

#------------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  iw[op_a][u_data][1]      -       -       R     (arrival)                     1  0.6     0     0     320    (-,-) 
  drc_bufs79009/Y          -       A->Y    R     HB1xp67_ASAP7_75t_SRAM       14 10.5   107    59     379    (-,-) 
  drc_bufs78969/Y          -       A->Y    F     INVxp67_ASAP7_75t_SL         15 10.6    87    48     427    (-,-) 
  g78545__6260/Y           -       B->Y    R     NOR2xp33_ASAP7_75t_SL         2  2.2    52    29     456    (-,-) 
  g78487__6131/Y           -       B->Y    R     XOR2xp5_ASAP7_75t_SL          1  2.8    42    22     478    (-,-) 
  g2/CON                   -       B->CON  F     FAx1_ASAP7_75t_SL             0  0.0    25    11     489    (-,-) 
  -                        -       -       -     (net)                         -    -     -     -       -    (-,-) 
  g2/SN                    -       CON->SN R     FAx1_ASAP7_75t_SL             1  1.3    40    12     501    (-,-) 
  g78370__9945/Y           -       B->Y    R     XNOR2xp5_ASAP7_75t_SL         1  0.9    23    12     513    (-,-) 
  g78356__3680/Y           -       B->Y    R     OR2x2_ASAP7_75t_SL            1  1.0     7    12     526    (-,-) 
  g78354__5526/Y           -       C->Y    F     A2O1A1Ixp33_ASAP7_75t_SL      1  0.9    27    10     535    (-,-) 
  g78350__5107/Y           -       C->Y    R     AOI221xp5_ASAP7_75t_SL        1  1.0    27    16     551    (-,-) 
  alu_out_reg[u_data][3]/D -       -       R     DFFASRHQNx1_ASAP7_75t_SL      1    -     -     0     551    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 18: MET (33 ps) Setup Check with Pin alu_out_reg[u_data][0]/CLK->D
          Group: clk
     Startpoint: (R) iw[op_a][u_data][1]
          Clock: (R) clk
       Endpoint: (R) alu_out_reg[u_data][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     600            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     600            0     
                                              
             Setup:-      12                  
       Uncertainty:-       5                  
     Required Time:=     583                  
      Launch Clock:-       0                  
       Input Delay:-     320                  
         Data Path:-     230                  
             Slack:=      33                  

Exceptions/Constraints:
  input_delay             320             design.sdc_line_11_7_1 

#----------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  iw[op_a][u_data][1]      -       -     R     (arrival)                     1  0.6     0     0     320    (-,-) 
  drc_bufs79009/Y          -       A->Y  R     HB1xp67_ASAP7_75t_SRAM       14 10.5   107    59     379    (-,-) 
  drc_bufs78969/Y          -       A->Y  F     INVxp67_ASAP7_75t_SL         15 10.6    87    48     427    (-,-) 
  g78551__1617/Y           -       B->Y  R     NAND2xp5_ASAP7_75t_SL         5  3.8    49    30     457    (-,-) 
  g78476__4319/Y           -       B2->Y F     OAI32xp33_ASAP7_75t_SL        1  1.0    46    16     473    (-,-) 
  g78395__7482/Y           -       A2->Y R     A2O1A1Ixp33_ASAP7_75t_SL      1  1.0    38    14     487    (-,-) 
  g78364__1881/Y           -       A1->Y F     A2O1A1Ixp33_ASAP7_75t_SL      1  0.9    26    12     499    (-,-) 
  g78359__1705/Y           -       A->Y  R     NOR5xp2_ASAP7_75t_SL          1  1.0    44    20     520    (-,-) 
  g78353__8428/Y           -       B1->Y F     OAI222xp33_ASAP7_75t_SL       1  0.9    32    14     534    (-,-) 
  g78349__2398/Y           -       C->Y  R     O2A1O1Ixp33_ASAP7_75t_SL      1  1.0    30    16     550    (-,-) 
  alu_out_reg[u_data][0]/D -       -     R     DFFASRHQNx1_ASAP7_75t_SL      1    -     -     0     550    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 19: MET (35 ps) Setup Check with Pin alu_out_reg[u_data][1]/CLK->D
          Group: clk
     Startpoint: (R) iw[op_a][u_data][3]
          Clock: (R) clk
       Endpoint: (R) alu_out_reg[u_data][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     600            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     600            0     
                                              
             Setup:-      11                  
       Uncertainty:-       5                  
     Required Time:=     584                  
      Launch Clock:-       0                  
       Input Delay:-     320                  
         Data Path:-     230                  
             Slack:=      35                  

Exceptions/Constraints:
  input_delay             320             design.sdc_line_11_5_1 

#----------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  iw[op_a][u_data][3]      -       -     R     (arrival)                     1  0.6     0     0     320    (-,-) 
  drc_bufs79021/Y          -       A->Y  R     HB1xp67_ASAP7_75t_SRAM       11  8.7    89    51     371    (-,-) 
  drc_bufs78987/Y          -       A->Y  F     INVxp67_ASAP7_75t_SL          5  3.6    43    21     392    (-,-) 
  g78553__1705/Y           -       B->Y  R     NAND2xp5_ASAP7_75t_SL         7  5.1    58    28     420    (-,-) 
  g78518__7098/Y           -       B->Y  F     NOR2xp33_ASAP7_75t_SL         5  4.1    73    36     456    (-,-) 
  g78469__6417/Y           -       B->Y  F     AND2x2_ASAP7_75t_SL           3  2.5    14    22     478    (-,-) 
  g78440__5107/Y           -       B->Y  R     NAND2xp5_ASAP7_75t_SL         3  2.3    49    12     490    (-,-) 
  g78383__5526/Y           -       C1->Y F     OAI322xp33_ASAP7_75t_SL       1  0.9    47    15     506    (-,-) 
  g78365__5115/Y           -       C->Y  R     O2A1O1Ixp33_ASAP7_75t_SL      1  0.9    45    18     524    (-,-) 
  g78360__5122/Y           -       A->Y  F     NAND4xp25_ASAP7_75t_SL        1  1.0    32    16     539    (-,-) 
  g78352__4319/Y           -       A1->Y R     AOI21xp5_ASAP7_75t_SL         1  1.0    20    10     549    (-,-) 
  alu_out_reg[u_data][1]/D -       -     R     DFFASRHQNx1_ASAP7_75t_SL      1    -     -     0     550    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 20: MET (36 ps) Setup Check with Pin alu_out_reg[u_data][2]/CLK->D
          Group: clk
     Startpoint: (R) iw[op_a][u_data][3]
          Clock: (R) clk
       Endpoint: (R) alu_out_reg[u_data][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     600            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     600            0     
                                              
             Setup:-      12                  
       Uncertainty:-       5                  
     Required Time:=     583                  
      Launch Clock:-       0                  
       Input Delay:-     320                  
         Data Path:-     227                  
             Slack:=      36                  

Exceptions/Constraints:
  input_delay             320             design.sdc_line_11_5_1 

#----------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  iw[op_a][u_data][3]      -       -     R     (arrival)                     1  0.6     0     0     320    (-,-) 
  drc_bufs79021/Y          -       A->Y  R     HB1xp67_ASAP7_75t_SRAM       11  8.7    89    51     371    (-,-) 
  drc_bufs78987/Y          -       A->Y  F     INVxp67_ASAP7_75t_SL          5  3.6    43    21     392    (-,-) 
  g78553__1705/Y           -       B->Y  R     NAND2xp5_ASAP7_75t_SL         7  5.1    58    28     420    (-,-) 
  g78518__7098/Y           -       B->Y  F     NOR2xp33_ASAP7_75t_SL         5  4.1    73    36     456    (-,-) 
  g78469__6417/Y           -       B->Y  F     AND2x2_ASAP7_75t_SL           3  2.5    14    22     478    (-,-) 
  g78440__5107/Y           -       B->Y  R     NAND2xp5_ASAP7_75t_SL         3  2.3    49    12     490    (-,-) 
  g78415__3680/Y           -       B->Y  F     OAI31xp33_ASAP7_75t_SL        1  0.9    32    16     506    (-,-) 
  g78363__6131/Y           -       A2->Y R     AOI211xp5_ASAP7_75t_SL        1  0.9    44    15     521    (-,-) 
  g78358__2802/Y           -       B->Y  F     OAI211xp5_ASAP7_75t_SL        1  0.9    32    11     532    (-,-) 
  g78351__6260/Y           -       A2->Y R     AOI211xp5_ASAP7_75t_SL        1  1.0    27    15     547    (-,-) 
  alu_out_reg[u_data][2]/D -       -     R     DFFASRHQNx1_ASAP7_75t_SL      1    -     -     0     547    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 21: MET (36 ps) Setup Check with Pin alu_out_reg[u_data][2]/CLK->D
          Group: clk
     Startpoint: (R) iw[op_b][u_data][2]
          Clock: (R) clk
       Endpoint: (R) alu_out_reg[u_data][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     600            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     600            0     
                                              
             Setup:-      12                  
       Uncertainty:-       5                  
     Required Time:=     583                  
      Launch Clock:-       0                  
       Input Delay:-     320                  
         Data Path:-     227                  
             Slack:=      36                  

Exceptions/Constraints:
  input_delay             320             design.sdc_line_11_2_1 

#----------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  iw[op_b][u_data][2]      -       -     R     (arrival)                     1  0.6     0     0     320    (-,-) 
  drc_bufs79012/Y          -       A->Y  R     HB1xp67_ASAP7_75t_SRAM        5  3.9    42    29     349    (-,-) 
  drc_bufs78960/Y          -       A->Y  F     INVxp67_ASAP7_75t_SL         11  8.4    59    33     382    (-,-) 
  g78536__6417/Y           -       A->Y  R     NAND2xp5_ASAP7_75t_SL         9  6.9    66    38     419    (-,-) 
  g78507__6260/Y           -       B->Y  F     NOR2xp33_ASAP7_75t_SL         6  4.8    86    42     461    (-,-) 
  g78496/Y                 -       A->Y  R     INVx1_ASAP7_75t_SL            2  1.8    30    16     478    (-,-) 
  g78420__8246/Y           -       B2->Y F     OAI22xp5_ASAP7_75t_SL         1  1.0    32     8     486    (-,-) 
  g78388__1705/Y           -       B2->Y R     AOI22xp5_ASAP7_75t_SL         2  1.8    40    17     503    (-,-) 
  g78380/Y                 -       A->Y  F     INVx1_ASAP7_75t_SL            1  0.9    13     6     508    (-,-) 
  g78363__6131/Y           -       B->Y  R     AOI211xp5_ASAP7_75t_SL        1  0.9    44    12     521    (-,-) 
  g78358__2802/Y           -       B->Y  F     OAI211xp5_ASAP7_75t_SL        1  0.9    32    11     532    (-,-) 
  g78351__6260/Y           -       A2->Y R     AOI211xp5_ASAP7_75t_SL        1  1.0    27    15     547    (-,-) 
  alu_out_reg[u_data][2]/D -       -     R     DFFASRHQNx1_ASAP7_75t_SL      1    -     -     0     547    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 22: MET (36 ps) Setup Check with Pin alu_out_reg[u_data][0]/CLK->D
          Group: clk
     Startpoint: (R) iw[op_a][u_data][3]
          Clock: (R) clk
       Endpoint: (R) alu_out_reg[u_data][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     600            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     600            0     
                                              
             Setup:-      12                  
       Uncertainty:-       5                  
     Required Time:=     583                  
      Launch Clock:-       0                  
       Input Delay:-     320                  
         Data Path:-     227                  
             Slack:=      36                  

Exceptions/Constraints:
  input_delay             320             design.sdc_line_11_5_1 

#----------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  iw[op_a][u_data][3]      -       -     R     (arrival)                     1  0.6     0     0     320    (-,-) 
  drc_bufs79021/Y          -       A->Y  R     HB1xp67_ASAP7_75t_SRAM       11  8.7    89    51     371    (-,-) 
  drc_bufs78987/Y          -       A->Y  F     INVxp67_ASAP7_75t_SL          5  3.6    43    21     392    (-,-) 
  g78553__1705/Y           -       B->Y  R     NAND2xp5_ASAP7_75t_SL         7  5.1    58    28     420    (-,-) 
  g78518__7098/Y           -       B->Y  F     NOR2xp33_ASAP7_75t_SL         5  4.1    73    36     456    (-,-) 
  g78470__5477/Y           -       B->Y  R     NAND2xp5_ASAP7_75t_SL         4  3.2    44    26     482    (-,-) 
  g78371__2883/Y           -       A1->Y F     AOI31xp33_ASAP7_75t_SL        1  0.9    38    12     493    (-,-) 
  g78359__1705/Y           -       B->Y  R     NOR5xp2_ASAP7_75t_SL          1  1.0    44    23     516    (-,-) 
  g78353__8428/Y           -       B1->Y F     OAI222xp33_ASAP7_75t_SL       1  0.9    32    14     531    (-,-) 
  g78349__2398/Y           -       C->Y  R     O2A1O1Ixp33_ASAP7_75t_SL      1  1.0    30    16     547    (-,-) 
  alu_out_reg[u_data][0]/D -       -     R     DFFASRHQNx1_ASAP7_75t_SL      1    -     -     0     547    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 23: MET (37 ps) Setup Check with Pin alu_out_reg[u_data][0]/CLK->D
          Group: clk
     Startpoint: (R) iw[op_a][u_data][1]
          Clock: (R) clk
       Endpoint: (F) alu_out_reg[u_data][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     600            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     600            0     
                                              
             Setup:-       6                  
       Uncertainty:-       5                  
     Required Time:=     588                  
      Launch Clock:-       0                  
       Input Delay:-     320                  
         Data Path:-     231                  
             Slack:=      37                  

Exceptions/Constraints:
  input_delay             320             design.sdc_line_11_7_1 

#----------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  iw[op_a][u_data][1]      -       -     R     (arrival)                     1  0.6     0     0     320    (-,-) 
  drc_bufs79009/Y          -       A->Y  R     HB1xp67_ASAP7_75t_SRAM       14 10.5   107    59     379    (-,-) 
  drc_bufs78969/Y          -       A->Y  F     INVxp67_ASAP7_75t_SL         15 10.6    87    48     427    (-,-) 
  g78518__7098/Y           -       A->Y  R     NOR2xp33_ASAP7_75t_SL         5  4.1    71    35     462    (-,-) 
  g78470__5477/Y           -       B->Y  F     NAND2xp5_ASAP7_75t_SL         4  3.2    41    20     483    (-,-) 
  g78456/Y                 -       A->Y  R     INVxp67_ASAP7_75t_SL          1  0.9    17    10     493    (-,-) 
  g78374__7410/Y           -       B1->Y F     AOI221xp5_ASAP7_75t_SL        1  1.0    38    12     505    (-,-) 
  g78364__1881/Y           -       C->Y  R     A2O1A1Ixp33_ASAP7_75t_SL      1  0.9    33    12     517    (-,-) 
  g78359__1705/Y           -       A->Y  F     NOR5xp2_ASAP7_75t_SL          1  1.0    25     9     526    (-,-) 
  g78353__8428/Y           -       B1->Y R     OAI222xp33_ASAP7_75t_SL       1  0.9    35    15     540    (-,-) 
  g78349__2398/Y           -       C->Y  F     O2A1O1Ixp33_ASAP7_75t_SL      1  1.0    25    11     551    (-,-) 
  alu_out_reg[u_data][0]/D -       -     F     DFFASRHQNx1_ASAP7_75t_SL      1    -     -     0     551    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 24: MET (39 ps) Setup Check with Pin alu_out_reg[u_data][0]/CLK->D
          Group: clk
     Startpoint: (R) iw[op_a][u_data][2]
          Clock: (R) clk
       Endpoint: (R) alu_out_reg[u_data][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     600            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     600            0     
                                              
             Setup:-      12                  
       Uncertainty:-       5                  
     Required Time:=     583                  
      Launch Clock:-       0                  
       Input Delay:-     320                  
         Data Path:-     224                  
             Slack:=      39                  

Exceptions/Constraints:
  input_delay             320             design.sdc_line_11_6_1 

#----------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  iw[op_a][u_data][2]      -       -     R     (arrival)                     1  0.6     0     0     320    (-,-) 
  drc_bufs79024/Y          -       A->Y  R     HB1xp67_ASAP7_75t_SRAM       13  9.2    94    53     373    (-,-) 
  g78552__2802/Y           -       A->Y  F     NOR2xp33_ASAP7_75t_SL         4  3.4    66    38     411    (-,-) 
  g78539/Y                 -       A->Y  R     INVx1_ASAP7_75t_SL            3  2.4    28    16     428    (-,-) 
  g78517__8246/Y           -       B->Y  F     NOR2xp33_ASAP7_75t_SL         4  3.3    68    27     454    (-,-) 
  g78468__7410/Y           -       B->Y  F     AND2x2_ASAP7_75t_SL           3  2.2    12    21     475    (-,-) 
  g78441__6260/Y           -       B->Y  R     NAND2xp5_ASAP7_75t_SL         4  3.4    37    15     491    (-,-) 
  g78408__6260/Y           -       B->Y  F     OAI211xp5_ASAP7_75t_SL        1  0.9    26    11     501    (-,-) 
  g78390__8246/Y           -       C->Y  R     AOI221xp5_ASAP7_75t_SL        1  0.9    42    15     516    (-,-) 
  g78366__7482/Y           -       A1->Y F     OAI211xp5_ASAP7_75t_SL        1  1.0    33    13     529    (-,-) 
  g78349__2398/Y           -       A2->Y R     O2A1O1Ixp33_ASAP7_75t_SL      1  1.0    30    15     544    (-,-) 
  alu_out_reg[u_data][0]/D -       -     R     DFFASRHQNx1_ASAP7_75t_SL      1    -     -     0     544    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 25: MET (39 ps) Setup Check with Pin alu_out_reg[u_data][2]/CLK->D
          Group: clk
     Startpoint: (R) iw[op_a][u_data][1]
          Clock: (R) clk
       Endpoint: (F) alu_out_reg[u_data][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     600            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     600            0     
                                              
             Setup:-       6                  
       Uncertainty:-       5                  
     Required Time:=     589                  
      Launch Clock:-       0                  
       Input Delay:-     320                  
         Data Path:-     230                  
             Slack:=      39                  

Exceptions/Constraints:
  input_delay             320             design.sdc_line_11_7_1 

#----------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  iw[op_a][u_data][1]      -       -     R     (arrival)                     1  0.6     0     0     320    (-,-) 
  drc_bufs79009/Y          -       A->Y  R     HB1xp67_ASAP7_75t_SRAM       14 10.5   107    59     379    (-,-) 
  drc_bufs78969/Y          -       A->Y  F     INVxp67_ASAP7_75t_SL         15 10.6    87    48     427    (-,-) 
  g78548__5526/Y           -       B->Y  R     NOR2xp33_ASAP7_75t_SL         2  1.9    48    27     454    (-,-) 
  g78538/Y                 -       A->Y  F     INVx1_ASAP7_75t_SL            3  2.1    20    10     464    (-,-) 
  g78501__1666/Y           -       B->Y  R     NOR2xp33_ASAP7_75t_SL         2  1.7    40    16     480    (-,-) 
  g78402__1666/Y           -       A1->Y F     AOI21xp5_ASAP7_75t_SL         1  0.9    26    10     490    (-,-) 
  g78375__6417/Y           -       B1->Y R     OAI322xp33_ASAP7_75t_SL       1  0.9    50    22     512    (-,-) 
  g78363__6131/Y           -       C->Y  F     AOI211xp5_ASAP7_75t_SL        1  0.9    35    12     523    (-,-) 
  g78358__2802/Y           -       B->Y  R     OAI211xp5_ASAP7_75t_SL        1  0.9    35    13     536    (-,-) 
  g78351__6260/Y           -       A2->Y F     AOI211xp5_ASAP7_75t_SL        1  1.0    23    13     550    (-,-) 
  alu_out_reg[u_data][2]/D -       -     F     DFFASRHQNx1_ASAP7_75t_SL      1    -     -     0     550    (-,-) 
#----------------------------------------------------------------------------------------------------------------

