module top_module (
    input clk,
    input areset,   // active high asynchronous reset
    input [7:0] d,
    output [7:0] q
);
    always @(posedge clk or posedge areset) begin
        q[7:0] = (areset)? 8'b00000000 : d[7:0];
    end
endmodule

