// Seed: 32949789
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  reg id_9;
  always @(posedge 1 or id_9) begin : LABEL_0
    id_9 <= 1'b0;
    id_7 <= 1;
    id_7 <= 1;
    $display(1 & 1);
  end
  module_0 modCall_1 (
      id_4,
      id_4
  );
endmodule
