02:49:35 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\2021-FPGA-System-Design\Lab4-BlockRAM\Lab4-2_HDL_Synthesis\project_1\temp_xsdb_launch_script.tcl
02:49:35 INFO  : Registering command handlers for Vitis TCF services
02:49:38 INFO  : Platform repository initialization has completed.
02:49:39 INFO  : XSCT server has started successfully.
02:49:42 INFO  : Successfully done setting XSCT server connection channel  
02:49:42 INFO  : plnx-install-location is set to ''
02:49:42 INFO  : Successfully done query RDI_DATADIR 
02:49:42 INFO  : Successfully done setting workspace for the tool. 
02:52:08 INFO  : Result from executing command 'getProjects': design_1_wrapper
02:52:08 INFO  : Result from executing command 'getPlatforms': 
02:52:08 WARN  : An unexpected exception occurred in the module 'platform project logging'
02:52:08 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
02:52:17 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
02:56:03 INFO  : Checking for BSP changes to sync application flags for project 'lab4_2'...
02:56:03 ERROR : Failed to openhw "D:/2021-FPGA-System-Design/Lab4-BlockRAM/Lab4-2_HDL_Synthesis/project_1/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

02:56:03 ERROR : Failed to update application flags from BSP for 'lab4_2'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.<init>(SDxSwPlatform.java:305)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.create(SDxSwPlatform.java:214)
	at com.xilinx.sdx.sdk.core.util.SdkPlatformHelper.getSwPlatform(SdkPlatformHelper.java:61)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.getSwPlatform(SdkMakefileGenerationListener.java:160)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:78)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.regenerateMakefiles(XilinxGnuMakefileGenerator.java:75)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1006)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:513)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
02:58:26 INFO  : Result from executing command 'getProjects': design_1_wrapper
02:58:26 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|D:/2021-FPGA-System-Design/Lab4-BlockRAM/Lab4-2_HDL_Synthesis/project_1/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
02:58:26 INFO  : Checking for BSP changes to sync application flags for project 'lab4_2'...
02:59:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:59:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:59:06 INFO  : 'jtag frequency' command is executed.
02:59:06 INFO  : Context for 'APU' is selected.
02:59:06 INFO  : System reset is completed.
02:59:09 INFO  : 'after 3000' command is executed.
02:59:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
02:59:11 INFO  : Device configured successfully with "D:/2021-FPGA-System-Design/Lab4-BlockRAM/Lab4-2_HDL_Synthesis/project_1/project_1.runs/impl_1/design_1_wrapper.bit"
02:59:11 INFO  : Context for 'APU' is selected.
02:59:12 INFO  : Hardware design and registers information is loaded from 'D:/2021-FPGA-System-Design/Lab4-BlockRAM/Lab4-2_HDL_Synthesis/project_1/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
02:59:12 INFO  : 'configparams force-mem-access 1' command is executed.
02:59:12 INFO  : Context for 'APU' is selected.
02:59:12 INFO  : Sourcing of 'D:/2021-FPGA-System-Design/Lab4-BlockRAM/Lab4-2_HDL_Synthesis/project_1/lab4_2/_ide/psinit/ps7_init.tcl' is done.
02:59:12 INFO  : 'ps7_init' command is executed.
02:59:12 INFO  : 'ps7_post_config' command is executed.
02:59:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:59:12 INFO  : The application 'D:/2021-FPGA-System-Design/Lab4-BlockRAM/Lab4-2_HDL_Synthesis/project_1/lab4_2/Debug/lab4_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:59:12 INFO  : 'configparams force-mem-access 0' command is executed.
02:59:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file D:/2021-FPGA-System-Design/Lab4-BlockRAM/Lab4-2_HDL_Synthesis/project_1/project_1.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/2021-FPGA-System-Design/Lab4-BlockRAM/Lab4-2_HDL_Synthesis/project_1/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/2021-FPGA-System-Design/Lab4-BlockRAM/Lab4-2_HDL_Synthesis/project_1/lab4_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/2021-FPGA-System-Design/Lab4-BlockRAM/Lab4-2_HDL_Synthesis/project_1/lab4_2/Debug/lab4_2.elf
configparams force-mem-access 0
----------------End of Script----------------

02:59:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:59:12 INFO  : 'con' command is executed.
02:59:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:59:12 INFO  : Disconnected from the channel tcfchan#3.
