--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Thu Dec  6 15:11:32 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     uart
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_c]
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 34.746ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFESR  C              \uart_rx_inst/prescale_reg__i3  (from clk_c +)
   Destination:    SB_DFFESR  D              \uart_rx_inst/prescale_reg__i18  (to clk_c +)

   Delay:                  39.613ns  (25.6% logic, 74.4% route), 25 logic levels.

 Constraint Details:

     39.613ns data_path \uart_rx_inst/prescale_reg__i3 to \uart_rx_inst/prescale_reg__i18 violates
      5.000ns delay constraint less
      0.133ns L_S requirement (totaling 4.867ns) by 34.746ns

 Path Details: \uart_rx_inst/prescale_reg__i3 to \uart_rx_inst/prescale_reg__i18

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \uart_rx_inst/prescale_reg__i3 (from clk_c)
Route         3   e 1.339                                  \uart_rx_inst/prescale_reg[3]
LUT4        ---     0.408             I0 to O              \uart_rx_inst/i11_4_lut
Route         1   e 1.020                                  \uart_rx_inst/n30
LUT4        ---     0.408             I1 to O              \uart_rx_inst/i15_4_lut
Route         1   e 1.020                                  \uart_rx_inst/n34
LUT4        ---     0.408             I3 to O              \uart_rx_inst/i18_4_lut
Route         6   e 1.378                                  output_axis_tvalid_N_175
LUT4        ---     0.408             I0 to O              \uart_rx_inst/i362_3_lut_4_lut
Route         6   e 1.378                                  \uart_rx_inst/n509
LUT4        ---     0.408             I0 to O              \uart_rx_inst/i584_1_lut
Route        35   e 1.731                                  \uart_rx_inst/n712
LUT4        ---     0.408             I1 to CO             \uart_rx_inst/sub_10_add_2_3
Route         2   e 1.158                                  \uart_rx_inst/n1565
LUT4        ---     0.408             CI to CO             \uart_rx_inst/sub_10_add_2_4
Route         2   e 1.158                                  \uart_rx_inst/n1566
LUT4        ---     0.408             CI to CO             \uart_rx_inst/sub_10_add_2_5
Route         2   e 1.158                                  \uart_rx_inst/n1567
LUT4        ---     0.408             CI to CO             \uart_rx_inst/sub_10_add_2_6
Route         2   e 1.158                                  \uart_rx_inst/n1568
LUT4        ---     0.408             CI to CO             \uart_rx_inst/sub_10_add_2_7
Route         2   e 1.158                                  \uart_rx_inst/n1569
LUT4        ---     0.408             CI to CO             \uart_rx_inst/sub_10_add_2_8
Route         2   e 1.158                                  \uart_rx_inst/n1570
LUT4        ---     0.408             CI to CO             \uart_rx_inst/sub_10_add_2_9
Route         2   e 1.158                                  \uart_rx_inst/n1571
LUT4        ---     0.408             CI to CO             \uart_rx_inst/sub_10_add_2_10
Route         2   e 1.158                                  \uart_rx_inst/n1572
LUT4        ---     0.408             CI to CO             \uart_rx_inst/sub_10_add_2_11
Route         2   e 1.158                                  \uart_rx_inst/n1573
LUT4        ---     0.408             CI to CO             \uart_rx_inst/sub_10_add_2_12
Route         2   e 1.158                                  \uart_rx_inst/n1574
LUT4        ---     0.408             CI to CO             \uart_rx_inst/sub_10_add_2_13
Route         2   e 1.158                                  \uart_rx_inst/n1575
LUT4        ---     0.408             CI to CO             \uart_rx_inst/sub_10_add_2_14
Route         2   e 1.158                                  \uart_rx_inst/n1576
LUT4        ---     0.408             CI to CO             \uart_rx_inst/sub_10_add_2_15
Route         2   e 1.158                                  \uart_rx_inst/n1577
LUT4        ---     0.408             CI to CO             \uart_rx_inst/sub_10_add_2_16
Route         2   e 1.158                                  \uart_rx_inst/n1578
LUT4        ---     0.408             CI to CO             \uart_rx_inst/sub_10_add_2_17
Route         2   e 1.158                                  \uart_rx_inst/n1579
LUT4        ---     0.408             CI to CO             \uart_rx_inst/sub_10_add_2_18
Route         2   e 1.158                                  \uart_rx_inst/n1580
LUT4        ---     0.408             CI to CO             \uart_rx_inst/sub_10_add_2_19
Route         1   e 1.020                                  \uart_rx_inst/n1581
LUT4        ---     0.408             I3 to O              \uart_rx_inst/sub_10_add_2_20_lut
Route         1   e 1.020                                  \uart_rx_inst/n729
LUT4        ---     0.408             I0 to O              \uart_rx_inst/i603_3_lut
Route         1   e 1.020                                  \uart_rx_inst/prescale_reg_18__N_131[18]
                  --------
                   39.613  (25.6% logic, 74.4% route), 25 logic levels.


Error:  The following path violates requirements by 34.746ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFESR  C              \uart_rx_inst/prescale_reg__i6  (from clk_c +)
   Destination:    SB_DFFESR  D              \uart_rx_inst/prescale_reg__i18  (to clk_c +)

   Delay:                  39.613ns  (25.6% logic, 74.4% route), 25 logic levels.

 Constraint Details:

     39.613ns data_path \uart_rx_inst/prescale_reg__i6 to \uart_rx_inst/prescale_reg__i18 violates
      5.000ns delay constraint less
      0.133ns L_S requirement (totaling 4.867ns) by 34.746ns

 Path Details: \uart_rx_inst/prescale_reg__i6 to \uart_rx_inst/prescale_reg__i18

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \uart_rx_inst/prescale_reg__i6 (from clk_c)
Route         3   e 1.339                                  \uart_rx_inst/prescale_reg[6]
LUT4        ---     0.408             I2 to O              \uart_rx_inst/i11_4_lut
Route         1   e 1.020                                  \uart_rx_inst/n30
LUT4        ---     0.408             I1 to O              \uart_rx_inst/i15_4_lut
Route         1   e 1.020                                  \uart_rx_inst/n34
LUT4        ---     0.408             I3 to O              \uart_rx_inst/i18_4_lut
Route         6   e 1.378                                  output_axis_tvalid_N_175
LUT4        ---     0.408             I0 to O              \uart_rx_inst/i362_3_lut_4_lut
Route         6   e 1.378                                  \uart_rx_inst/n509
LUT4        ---     0.408             I0 to O              \uart_rx_inst/i584_1_lut
Route        35   e 1.731                                  \uart_rx_inst/n712
LUT4        ---     0.408             I1 to CO             \uart_rx_inst/sub_10_add_2_3
Route         2   e 1.158                                  \uart_rx_inst/n1565
LUT4        ---     0.408             CI to CO             \uart_rx_inst/sub_10_add_2_4
Route         2   e 1.158                                  \uart_rx_inst/n1566
LUT4        ---     0.408             CI to CO             \uart_rx_inst/sub_10_add_2_5
Route         2   e 1.158                                  \uart_rx_inst/n1567
LUT4        ---     0.408             CI to CO             \uart_rx_inst/sub_10_add_2_6
Route         2   e 1.158                                  \uart_rx_inst/n1568
LUT4        ---     0.408             CI to CO             \uart_rx_inst/sub_10_add_2_7
Route         2   e 1.158                                  \uart_rx_inst/n1569
LUT4        ---     0.408             CI to CO             \uart_rx_inst/sub_10_add_2_8
Route         2   e 1.158                                  \uart_rx_inst/n1570
LUT4        ---     0.408             CI to CO             \uart_rx_inst/sub_10_add_2_9
Route         2   e 1.158                                  \uart_rx_inst/n1571
LUT4        ---     0.408             CI to CO             \uart_rx_inst/sub_10_add_2_10
Route         2   e 1.158                                  \uart_rx_inst/n1572
LUT4        ---     0.408             CI to CO             \uart_rx_inst/sub_10_add_2_11
Route         2   e 1.158                                  \uart_rx_inst/n1573
LUT4        ---     0.408             CI to CO             \uart_rx_inst/sub_10_add_2_12
Route         2   e 1.158                                  \uart_rx_inst/n1574
LUT4        ---     0.408             CI to CO             \uart_rx_inst/sub_10_add_2_13
Route         2   e 1.158                                  \uart_rx_inst/n1575
LUT4        ---     0.408             CI to CO             \uart_rx_inst/sub_10_add_2_14
Route         2   e 1.158                                  \uart_rx_inst/n1576
LUT4        ---     0.408             CI to CO             \uart_rx_inst/sub_10_add_2_15
Route         2   e 1.158                                  \uart_rx_inst/n1577
LUT4        ---     0.408             CI to CO             \uart_rx_inst/sub_10_add_2_16
Route         2   e 1.158                                  \uart_rx_inst/n1578
LUT4        ---     0.408             CI to CO             \uart_rx_inst/sub_10_add_2_17
Route         2   e 1.158                                  \uart_rx_inst/n1579
LUT4        ---     0.408             CI to CO             \uart_rx_inst/sub_10_add_2_18
Route         2   e 1.158                                  \uart_rx_inst/n1580
LUT4        ---     0.408             CI to CO             \uart_rx_inst/sub_10_add_2_19
Route         1   e 1.020                                  \uart_rx_inst/n1581
LUT4        ---     0.408             I3 to O              \uart_rx_inst/sub_10_add_2_20_lut
Route         1   e 1.020                                  \uart_rx_inst/n729
LUT4        ---     0.408             I0 to O              \uart_rx_inst/i603_3_lut
Route         1   e 1.020                                  \uart_rx_inst/prescale_reg_18__N_131[18]
                  --------
                   39.613  (25.6% logic, 74.4% route), 25 logic levels.


Error:  The following path violates requirements by 34.746ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFESR  C              \uart_rx_inst/prescale_reg__i10  (from clk_c +)
   Destination:    SB_DFFESR  D              \uart_rx_inst/prescale_reg__i18  (to clk_c +)

   Delay:                  39.613ns  (25.6% logic, 74.4% route), 25 logic levels.

 Constraint Details:

     39.613ns data_path \uart_rx_inst/prescale_reg__i10 to \uart_rx_inst/prescale_reg__i18 violates
      5.000ns delay constraint less
      0.133ns L_S requirement (totaling 4.867ns) by 34.746ns

 Path Details: \uart_rx_inst/prescale_reg__i10 to \uart_rx_inst/prescale_reg__i18

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \uart_rx_inst/prescale_reg__i10 (from clk_c)
Route         3   e 1.339                                  \uart_rx_inst/prescale_reg[10]
LUT4        ---     0.408             I1 to O              \uart_rx_inst/i11_4_lut
Route         1   e 1.020                                  \uart_rx_inst/n30
LUT4        ---     0.408             I1 to O              \uart_rx_inst/i15_4_lut
Route         1   e 1.020                                  \uart_rx_inst/n34
LUT4        ---     0.408             I3 to O              \uart_rx_inst/i18_4_lut
Route         6   e 1.378                                  output_axis_tvalid_N_175
LUT4        ---     0.408             I0 to O              \uart_rx_inst/i362_3_lut_4_lut
Route         6   e 1.378                                  \uart_rx_inst/n509
LUT4        ---     0.408             I0 to O              \uart_rx_inst/i584_1_lut
Route        35   e 1.731                                  \uart_rx_inst/n712
LUT4        ---     0.408             I1 to CO             \uart_rx_inst/sub_10_add_2_3
Route         2   e 1.158                                  \uart_rx_inst/n1565
LUT4        ---     0.408             CI to CO             \uart_rx_inst/sub_10_add_2_4
Route         2   e 1.158                                  \uart_rx_inst/n1566
LUT4        ---     0.408             CI to CO             \uart_rx_inst/sub_10_add_2_5
Route         2   e 1.158                                  \uart_rx_inst/n1567
LUT4        ---     0.408             CI to CO             \uart_rx_inst/sub_10_add_2_6
Route         2   e 1.158                                  \uart_rx_inst/n1568
LUT4        ---     0.408             CI to CO             \uart_rx_inst/sub_10_add_2_7
Route         2   e 1.158                                  \uart_rx_inst/n1569
LUT4        ---     0.408             CI to CO             \uart_rx_inst/sub_10_add_2_8
Route         2   e 1.158                                  \uart_rx_inst/n1570
LUT4        ---     0.408             CI to CO             \uart_rx_inst/sub_10_add_2_9
Route         2   e 1.158                                  \uart_rx_inst/n1571
LUT4        ---     0.408             CI to CO             \uart_rx_inst/sub_10_add_2_10
Route         2   e 1.158                                  \uart_rx_inst/n1572
LUT4        ---     0.408             CI to CO             \uart_rx_inst/sub_10_add_2_11
Route         2   e 1.158                                  \uart_rx_inst/n1573
LUT4        ---     0.408             CI to CO             \uart_rx_inst/sub_10_add_2_12
Route         2   e 1.158                                  \uart_rx_inst/n1574
LUT4        ---     0.408             CI to CO             \uart_rx_inst/sub_10_add_2_13
Route         2   e 1.158                                  \uart_rx_inst/n1575
LUT4        ---     0.408             CI to CO             \uart_rx_inst/sub_10_add_2_14
Route         2   e 1.158                                  \uart_rx_inst/n1576
LUT4        ---     0.408             CI to CO             \uart_rx_inst/sub_10_add_2_15
Route         2   e 1.158                                  \uart_rx_inst/n1577
LUT4        ---     0.408             CI to CO             \uart_rx_inst/sub_10_add_2_16
Route         2   e 1.158                                  \uart_rx_inst/n1578
LUT4        ---     0.408             CI to CO             \uart_rx_inst/sub_10_add_2_17
Route         2   e 1.158                                  \uart_rx_inst/n1579
LUT4        ---     0.408             CI to CO             \uart_rx_inst/sub_10_add_2_18
Route         2   e 1.158                                  \uart_rx_inst/n1580
LUT4        ---     0.408             CI to CO             \uart_rx_inst/sub_10_add_2_19
Route         1   e 1.020                                  \uart_rx_inst/n1581
LUT4        ---     0.408             I3 to O              \uart_rx_inst/sub_10_add_2_20_lut
Route         1   e 1.020                                  \uart_rx_inst/n729
LUT4        ---     0.408             I0 to O              \uart_rx_inst/i603_3_lut
Route         1   e 1.020                                  \uart_rx_inst/prescale_reg_18__N_131[18]
                  --------
                   39.613  (25.6% logic, 74.4% route), 25 logic levels.

Warning: 39.746 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |     5.000 ns|    39.746 ns|    25 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
\uart_rx_inst/n509                      |       6|    3894|     95.07%
                                        |        |        |
\uart_rx_inst/n712                      |      35|    3513|     85.77%
                                        |        |        |
output_axis_tvalid_N_175                |       6|    3173|     77.47%
                                        |        |        |
\uart_rx_inst/n1572                     |       2|    2226|     54.35%
                                        |        |        |
\uart_rx_inst/n1573                     |       2|    2226|     54.35%
                                        |        |        |
\uart_rx_inst/n1571                     |       2|    2176|     53.12%
                                        |        |        |
\uart_rx_inst/n1574                     |       2|    2176|     53.12%
                                        |        |        |
\uart_rx_inst/n1570                     |       2|    2076|     50.68%
                                        |        |        |
\uart_rx_inst/n1575                     |       2|    2076|     50.68%
                                        |        |        |
\uart_rx_inst/n1569                     |       2|    1926|     47.02%
                                        |        |        |
\uart_rx_inst/n1576                     |       2|    1926|     47.02%
                                        |        |        |
\uart_rx_inst/n1568                     |       2|    1726|     42.14%
                                        |        |        |
\uart_rx_inst/n1577                     |       2|    1726|     42.14%
                                        |        |        |
\uart_rx_inst/n1578                     |       2|    1477|     36.06%
                                        |        |        |
\uart_rx_inst/n1567                     |       2|    1475|     36.01%
                                        |        |        |
\uart_rx_inst/n34                       |       1|    1180|     28.81%
                                        |        |        |
\uart_rx_inst/n1566                     |       2|    1172|     28.61%
                                        |        |        |
\uart_rx_inst/n1579                     |       2|    1167|     28.49%
                                        |        |        |
\uart_rx_inst/n1580                     |       2|     817|     19.95%
                                        |        |        |
\uart_rx_inst/n1565                     |       2|     807|     19.70%
                                        |        |        |
\uart_rx_inst/n30                       |       1|     680|     16.60%
                                        |        |        |
\uart_rx_inst/n33                       |       1|     665|     16.24%
                                        |        |        |
\uart_rx_inst/n31                       |       1|     664|     16.21%
                                        |        |        |
\uart_rx_inst/n32                       |       1|     664|     16.21%
                                        |        |        |
\uart_rx_inst/n677                      |       6|     453|     11.06%
                                        |        |        |
\uart_rx_inst/n729                      |       1|     423|     10.33%
                                        |        |        |
\uart_rx_inst/n1581                     |       1|     423|     10.33%
                                        |        |        |
\uart_rx_inst/prescale_reg_18__N_131[18]|       1|     423|     10.33%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 4096  Score: 70806340

Constraints cover  10817 paths, 295 nets, and 821 connections (73.3% coverage)


Peak memory: 169041920 bytes, TRCE: 6295552 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
