<stg><name>Convolution2d<float>.1</name>


<trans_list>

<trans id="35" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="36" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="38" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="39" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="40" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="41" from="6" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="12" op_0_bw="32">
<![CDATA[
.lr.ph36:0 %phi_mul = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="5" op_0_bw="32">
<![CDATA[
.lr.ph36:1 %f = alloca i32 1

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
.lr.ph36:2 %store_ln94 = store i5 0, i5 %f

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
.lr.ph36:3 %store_ln94 = store i12 0, i12 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph36:4 %br_ln94 = br void %.lr.ph10

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
.lr.ph10:0 %phi_mul_load = load i12 %phi_mul

]]></Node>
<StgValue><ssdm name="phi_mul_load"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.lr.ph10:1 %f_1 = load i5 %f

]]></Node>
<StgValue><ssdm name="f_1"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.lr.ph10:2 %add_ln94_1 = add i12 %phi_mul_load, i12 150

]]></Node>
<StgValue><ssdm name="add_ln94_1"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.lr.ph10:3 %icmp_ln94 = icmp_eq  i5 %f_1, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln94"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.lr.ph10:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.lr.ph10:5 %add_ln94 = add i5 %f_1, i5 1

]]></Node>
<StgValue><ssdm name="add_ln94"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph10:6 %br_ln94 = br i1 %icmp_ln94, void %.lr.ph10.split, void %._crit_edge37

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="5">
<![CDATA[
.lr.ph10.split:1 %trunc_ln95 = trunc i5 %f_1

]]></Node>
<StgValue><ssdm name="trunc_ln95"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="4">
<![CDATA[
.lr.ph10.split:2 %zext_ln95 = zext i4 %trunc_ln95

]]></Node>
<StgValue><ssdm name="zext_ln95"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="11" op_0_bw="4">
<![CDATA[
.lr.ph10.split:3 %zext_ln95_1 = zext i4 %trunc_ln95

]]></Node>
<StgValue><ssdm name="zext_ln95_1"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph10.split:4 %conv2_bias_addr = getelementptr i32 %conv2_bias, i32 0, i32 %zext_ln95

]]></Node>
<StgValue><ssdm name="conv2_bias_addr"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="4">
<![CDATA[
.lr.ph10.split:5 %B = load i4 %conv2_bias_addr

]]></Node>
<StgValue><ssdm name="B"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph10.split:6 %mul_ln96 = mul i11 %zext_ln95_1, i11 100

]]></Node>
<StgValue><ssdm name="mul_ln96"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
.lr.ph10.split:9 %store_ln94 = store i5 %add_ln94, i5 %f

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
.lr.ph10.split:10 %store_ln94 = store i12 %add_ln94_1, i12 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0">
<![CDATA[
._crit_edge37:0 %ret_ln142 = ret

]]></Node>
<StgValue><ssdm name="ret_ln142"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="28" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="4">
<![CDATA[
.lr.ph10.split:5 %B = load i4 %conv2_bias_addr

]]></Node>
<StgValue><ssdm name="B"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph10.split:7 %call_ln96 = call void @Convolution2d<float>.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3, i11 %mul_ln96, i32 %out_data, i32 %B

]]></Node>
<StgValue><ssdm name="call_ln96"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="30" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph10.split:7 %call_ln96 = call void @Convolution2d<float>.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3, i11 %mul_ln96, i32 %out_data, i32 %B

]]></Node>
<StgValue><ssdm name="call_ln96"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="31" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="32" op_3_bw="11" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
.lr.ph10.split:8 %call_ln94 = call void @Convolution2d<float>.1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6, i12 %phi_mul_load, i32 %p1_out_data, i11 %mul_ln96, i32 %out_data, i32 %conv2_weight

]]></Node>
<StgValue><ssdm name="call_ln94"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="32" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.lr.ph10.split:0 %specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln81"/></StgValue>
</operation>

<operation id="33" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="32" op_3_bw="11" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
.lr.ph10.split:8 %call_ln94 = call void @Convolution2d<float>.1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6, i12 %phi_mul_load, i32 %p1_out_data, i11 %mul_ln96, i32 %out_data, i32 %conv2_weight

]]></Node>
<StgValue><ssdm name="call_ln94"/></StgValue>
</operation>

<operation id="34" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph10.split:11 %br_ln0 = br void %.lr.ph10

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="42" name="out_data" dir="2" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="out_data"/><MemPortTyVec>2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="43" name="p1_out_data" dir="0" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="p1_out_data"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 1 1 1 1 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="44" name="conv2_bias" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="conv2_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="45" name="conv2_weight" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="conv2_weight"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="47" from="StgValue_46" to="phi_mul" fromId="46" toId="7">
</dataflow>
<dataflow id="48" from="StgValue_46" to="f" fromId="46" toId="8">
</dataflow>
<dataflow id="50" from="StgValue_49" to="store_ln94" fromId="49" toId="9">
</dataflow>
<dataflow id="51" from="f" to="store_ln94" fromId="8" toId="9">
</dataflow>
<dataflow id="53" from="StgValue_52" to="store_ln94" fromId="52" toId="10">
</dataflow>
<dataflow id="54" from="phi_mul" to="store_ln94" fromId="7" toId="10">
</dataflow>
<dataflow id="55" from="phi_mul" to="phi_mul_load" fromId="7" toId="12">
</dataflow>
<dataflow id="56" from="f" to="f_1" fromId="8" toId="13">
</dataflow>
<dataflow id="57" from="phi_mul_load" to="add_ln94_1" fromId="12" toId="14">
</dataflow>
<dataflow id="59" from="StgValue_58" to="add_ln94_1" fromId="58" toId="14">
</dataflow>
<dataflow id="60" from="f_1" to="icmp_ln94" fromId="13" toId="15">
</dataflow>
<dataflow id="62" from="StgValue_61" to="icmp_ln94" fromId="61" toId="15">
</dataflow>
<dataflow id="64" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="63" toId="16">
</dataflow>
<dataflow id="66" from="StgValue_65" to="empty" fromId="65" toId="16">
</dataflow>
<dataflow id="67" from="StgValue_65" to="empty" fromId="65" toId="16">
</dataflow>
<dataflow id="68" from="StgValue_65" to="empty" fromId="65" toId="16">
</dataflow>
<dataflow id="69" from="f_1" to="add_ln94" fromId="13" toId="17">
</dataflow>
<dataflow id="71" from="StgValue_70" to="add_ln94" fromId="70" toId="17">
</dataflow>
<dataflow id="72" from="icmp_ln94" to="br_ln94" fromId="15" toId="18">
</dataflow>
<dataflow id="73" from="f_1" to="trunc_ln95" fromId="13" toId="19">
</dataflow>
<dataflow id="74" from="trunc_ln95" to="zext_ln95" fromId="19" toId="20">
</dataflow>
<dataflow id="75" from="trunc_ln95" to="zext_ln95_1" fromId="19" toId="21">
</dataflow>
<dataflow id="76" from="conv2_bias" to="conv2_bias_addr" fromId="44" toId="22">
</dataflow>
<dataflow id="78" from="StgValue_77" to="conv2_bias_addr" fromId="77" toId="22">
</dataflow>
<dataflow id="79" from="zext_ln95" to="conv2_bias_addr" fromId="20" toId="22">
</dataflow>
<dataflow id="80" from="conv2_bias_addr" to="B" fromId="22" toId="23">
</dataflow>
<dataflow id="81" from="zext_ln95_1" to="mul_ln96" fromId="21" toId="24">
</dataflow>
<dataflow id="83" from="StgValue_82" to="mul_ln96" fromId="82" toId="24">
</dataflow>
<dataflow id="84" from="add_ln94" to="store_ln94" fromId="17" toId="25">
</dataflow>
<dataflow id="85" from="f" to="store_ln94" fromId="8" toId="25">
</dataflow>
<dataflow id="86" from="add_ln94_1" to="store_ln94" fromId="14" toId="26">
</dataflow>
<dataflow id="87" from="phi_mul" to="store_ln94" fromId="7" toId="26">
</dataflow>
<dataflow id="88" from="conv2_bias_addr" to="B" fromId="22" toId="28">
</dataflow>
<dataflow id="90" from="Convolution2d<float>.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3" to="call_ln96" fromId="89" toId="29">
</dataflow>
<dataflow id="91" from="mul_ln96" to="call_ln96" fromId="24" toId="29">
</dataflow>
<dataflow id="92" from="out_data" to="call_ln96" fromId="42" toId="29">
</dataflow>
<dataflow id="93" from="B" to="call_ln96" fromId="28" toId="29">
</dataflow>
<dataflow id="94" from="Convolution2d<float>.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3" to="call_ln96" fromId="89" toId="30">
</dataflow>
<dataflow id="95" from="mul_ln96" to="call_ln96" fromId="24" toId="30">
</dataflow>
<dataflow id="96" from="out_data" to="call_ln96" fromId="42" toId="30">
</dataflow>
<dataflow id="97" from="B" to="call_ln96" fromId="28" toId="30">
</dataflow>
<dataflow id="99" from="Convolution2d<float>.1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" to="call_ln94" fromId="98" toId="31">
</dataflow>
<dataflow id="100" from="phi_mul_load" to="call_ln94" fromId="12" toId="31">
</dataflow>
<dataflow id="101" from="p1_out_data" to="call_ln94" fromId="43" toId="31">
</dataflow>
<dataflow id="102" from="mul_ln96" to="call_ln94" fromId="24" toId="31">
</dataflow>
<dataflow id="103" from="out_data" to="call_ln94" fromId="42" toId="31">
</dataflow>
<dataflow id="104" from="conv2_weight" to="call_ln94" fromId="45" toId="31">
</dataflow>
<dataflow id="106" from="_ssdm_op_SpecLoopName" to="specloopname_ln81" fromId="105" toId="32">
</dataflow>
<dataflow id="108" from="empty_9" to="specloopname_ln81" fromId="107" toId="32">
</dataflow>
<dataflow id="109" from="Convolution2d<float>.1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" to="call_ln94" fromId="98" toId="33">
</dataflow>
<dataflow id="110" from="phi_mul_load" to="call_ln94" fromId="12" toId="33">
</dataflow>
<dataflow id="111" from="p1_out_data" to="call_ln94" fromId="43" toId="33">
</dataflow>
<dataflow id="112" from="mul_ln96" to="call_ln94" fromId="24" toId="33">
</dataflow>
<dataflow id="113" from="out_data" to="call_ln94" fromId="42" toId="33">
</dataflow>
<dataflow id="114" from="conv2_weight" to="call_ln94" fromId="45" toId="33">
</dataflow>
<dataflow id="115" from="icmp_ln94" to="StgValue_2" fromId="15" toId="2">
</dataflow>
</dataflows>


</stg>
