C:\Program Files (x86)\Microsemi\Libero SoC v11.9\SynplifyPro\bin64\m_proasic.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  C:\Users\nlvoll\Documents\Libero\VisionAssistance\synthesis   -part A2F200M3F  -package FBGA484  -grade STD    -globalthreshold 50 -maxfan 24 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile C:\Users\nlvoll\Documents\Libero\VisionAssistance\synthesis\synlog\report\TOP_fpga_mapper.xml  -top_level_module  TOP  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  C:\Users\nlvoll\Documents\Libero\VisionAssistance\synthesis\scratchproject.prs  -implementation  synthesis  -multisrs  -oedif  C:\Users\nlvoll\Documents\Libero\VisionAssistance\synthesis\TOP.edn   -freq 100.000   -tcl  C:\Users\nlvoll\Documents\Libero\VisionAssistance\component\work\MSS01\mss_tshell_syn.sdc  C:\Users\nlvoll\Documents\Libero\VisionAssistance\synthesis\synwork\TOP_prem.srd  -sap  C:\Users\nlvoll\Documents\Libero\VisionAssistance\synthesis\TOP.sap  -otap  C:\Users\nlvoll\Documents\Libero\VisionAssistance\synthesis\TOP.tap  -omap  C:\Users\nlvoll\Documents\Libero\VisionAssistance\synthesis\TOP.map  -devicelib  "C:\Program Files (x86)\Microsemi\Libero SoC v11.9\SynplifyPro\lib\proasic\smartfusion.v"  -sap  C:\Users\nlvoll\Documents\Libero\VisionAssistance\synthesis\TOP.sap  -ologparam  C:\Users\nlvoll\Documents\Libero\VisionAssistance\synthesis\syntmp\TOP.plg  -osyn  C:\Users\nlvoll\Documents\Libero\VisionAssistance\synthesis\TOP.srm  -prjdir  C:\Users\nlvoll\Documents\Libero\VisionAssistance\synthesis\  -prjname  TOP_syn  -log  C:\Users\nlvoll\Documents\Libero\VisionAssistance\synthesis\synlog\TOP_fpga_mapper.srr 
relcom:..\..\..\..\..\..\..\Program Files (x86)\Microsemi\Libero SoC v11.9\SynplifyPro\bin64\m_proasic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part A2F200M3F -package FBGA484 -grade STD -globalthreshold 50 -maxfan 24 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile ..\synlog\report\TOP_fpga_mapper.xml -top_level_module TOP -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ..\scratchproject.prs -implementation synthesis -multisrs -oedif ..\TOP.edn -freq 100.000 -tcl ..\..\component\work\MSS01\mss_tshell_syn.sdc ..\synwork\TOP_prem.srd -sap ..\TOP.sap -otap ..\TOP.tap -omap ..\TOP.map -devicelib "C:\Program Files (x86)\Microsemi\Libero SoC v11.9\SynplifyPro\lib\proasic\smartfusion.v" -sap ..\TOP.sap -ologparam TOP.plg -osyn ..\TOP.srm -prjdir ..\ -prjname TOP_syn -log ..\synlog\TOP_fpga_mapper.srr
rc:1 success:1 runtime:4
file:..\scratchproject.prs|io:o|time:1555991406|size:3160|exec:0|csum:
file:..\TOP.edn|io:o|time:1555991413|size:857495|exec:0|csum:
file:..\..\component\work\MSS01\mss_tshell_syn.sdc|io:i|time:1555990688|size:180|exec:0|csum:3C41CB024A7F2332FA9E40F80E3C787F
file:..\synwork\TOP_prem.srd|io:i|time:1555991410|size:309887|exec:0|csum:D0150CB92FD72CB7459530A0841C32D2
file:..\TOP.sap|io:o|time:1555991410|size:1197|exec:0|csum:
file:..\TOP.tap|io:o|time:0|size:0|exec:0|csum:
file:..\TOP.map|io:o|time:1555991413|size:28|exec:0|csum:
file:..\..\..\..\..\..\..\Program Files (x86)\Microsemi\Libero SoC v11.9\SynplifyPro\lib\proasic\smartfusion.v|io:i|time:1509027488|size:72817|exec:0|csum:792D908376FAE59463CBCC67F19D1698
file:..\TOP.sap|io:o|time:1555991410|size:1197|exec:0|csum:
file:TOP.plg|io:o|time:1555991413|size:922|exec:0|csum:
file:..\TOP.srm|io:o|time:1555991413|size:70717|exec:0|csum:
file:..\synlog\TOP_fpga_mapper.srr|io:o|time:1555991413|size:56097|exec:0|csum:
file:..\..\..\..\..\..\..\Program Files (x86)\Microsemi\Libero SoC v11.9\SynplifyPro\bin\m_proasic.exe|io:i|time:1509373872|size:11119104|exec:1|csum:6BD6E9876645BB1B346C655471A0D71C
file:..\..\..\..\..\..\..\Program Files (x86)\Microsemi\Libero SoC v11.9\SynplifyPro\bin64\m_proasic.exe|io:i|time:1509375286|size:14301696|exec:1|csum:CA7B630F1194A591FA1E520688EE75E2
