==2476== NVPROF is profiling process 2476, command: ./mbnet
==2476== Warning: Profiling results might be incorrect with current version of nvcc compiler used to compile cuda app. Compile with nvcc compiler 9.0 or later version to get correct profiling results. Ignore this warning if code is already compiled with the recommended nvcc version 
==2476== Profiling application: ./mbnet
==2476== Profiling result:
==2476== Metric result:
Invocations                               Metric Name                        Metric Description         Min         Max         Avg
Device "NVIDIA Tegra X2 (0)"
    Kernel: trt_maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1
          3                             inst_per_warp                     Instructions per warp  4.5459e+04  4.5459e+04  4.5459e+04
    Kernel: trt_maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148m_nt_v1
          3                             inst_per_warp                     Instructions per warp  2.2818e+04  2.2818e+04  2.2818e+04
    Kernel: trt_maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148n_nt_v0
          3                             inst_per_warp                     Instructions per warp  2.1638e+04  2.1638e+04  2.1638e+04
    Kernel: trt_maxwell_scudnn_128x128_relu_large_nn_v0
          3                             inst_per_warp                     Instructions per warp  1.7769e+05  1.7769e+05  1.7769e+05
    Kernel: trt_maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148n_nt_v1
          3                             inst_per_warp                     Instructions per warp  2.1667e+04  2.1667e+04  2.1667e+04
    Kernel: trt_maxwell_scudnn_128x128_relu_large_nn_v1
          3                             inst_per_warp                     Instructions per warp  1.7764e+05  1.7764e+05  1.7764e+05
    Kernel: trt_maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1
          3                             inst_per_warp                     Instructions per warp  8.6690e+04  8.6690e+04  8.6690e+04
    Kernel: trt_maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148t_nt_v0
          3                             inst_per_warp                     Instructions per warp  2.2265e+04  2.2265e+04  2.2265e+04
    Kernel: void cask_trt::computeOffsetsKernel<bool=0, bool=0>(cask_trt::ComputeOffsetsParams)
         28                             inst_per_warp                     Instructions per warp  106.114583  106.114583  106.114583
    Kernel: trt_maxwell_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148t_nt_v1
          3                             inst_per_warp                     Instructions per warp  2.2291e+04  2.2291e+04  2.2291e+04
    Kernel: void cask_trt::generateWinogradTilesKernel<int=0, cask_trt::Element<float>, cask_trt::Element<float>, cask_trt::Element<float>>(cask_trt::GenerateWinogradTilesParams)
          4                             inst_per_warp                     Instructions per warp  576.000000  576.000000  576.000000
    Kernel: trt_maxwell_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1
          3                             inst_per_warp                     Instructions per warp  8.5531e+04  8.5531e+04  8.5531e+04
    Kernel: void cask_trt::generateWinogradTilesKernel<int=1, cask_trt::Element<float>, cask_trt::Element<float>, cask_trt::Element<float>>(cask_trt::GenerateWinogradTilesParams)
          3                             inst_per_warp                     Instructions per warp  576.000000  576.000000  576.000000
    Kernel: trt_maxwell_scudnn_128x128_relu_small_nn_v0
          3                             inst_per_warp                     Instructions per warp  1.7451e+05  1.7451e+05  1.7451e+05
    Kernel: trt_maxwell_scudnn_128x128_relu_small_nn_v1
          3                             inst_per_warp                     Instructions per warp  1.7445e+05  1.7445e+05  1.7445e+05
    Kernel: void implicit_convolve_sgemm<float, float, int=128, int=6, int=7, int=3, int=3, int=5, int=1, bool=0, bool=0, bool=1>(int, int, int, float const *, int, float*, float const *, kernel_conv_params, __int64, int, float, float, int, float const *, float const *, bool, int, int)
          3                             inst_per_warp                     Instructions per warp  1.1970e+05  1.1970e+05  1.1970e+05
    Kernel: void op_generic_tensor_kernel<int=3, float, float, float, int=256, cudnnGenericOp_t=0, cudnnNanPropagation_t=0, int=0>(cudnnTensorStruct, float*, cudnnTensorStruct, float const *, cudnnTensorStruct, float const *, float, float, float, cudnnActivationStruct, reducedDivisorArray, int)
          3                             inst_per_warp                     Instructions per warp  488.000000  488.000000  488.000000
    Kernel: trt_maxwell_scudnn_128x64_relu_interior_nn_v0
          3                             inst_per_warp                     Instructions per warp  1.8052e+05  1.8052e+05  1.8052e+05
    Kernel: trt_maxwell_scudnn_128x64_relu_interior_nn_v1
          3                             inst_per_warp                     Instructions per warp  1.7908e+05  1.7908e+05  1.7908e+05
    Kernel: trt_maxwell_scudnn_128x128_relu_interior_nn_v0
          3                             inst_per_warp                     Instructions per warp  1.7160e+05  1.7160e+05  1.7160e+05
    Kernel: trt_maxwell_scudnn_128x128_relu_interior_nn_v1
          3                             inst_per_warp                     Instructions per warp  1.7156e+05  1.7156e+05  1.7156e+05
    Kernel: trt_maxwell_scudnn_128x64_relu_medium_nn_v0
          3                             inst_per_warp                     Instructions per warp  1.9092e+05  1.9092e+05  1.9092e+05
    Kernel: trt_maxwell_scudnn_128x64_relu_medium_nn_v1
          3                             inst_per_warp                     Instructions per warp  1.8804e+05  1.8804e+05  1.8804e+05
    Kernel: trt_maxwell_scudnn_128x128_relu_medium_nn_v0
          3                             inst_per_warp                     Instructions per warp  1.7682e+05  1.7682e+05  1.7682e+05
    Kernel: void CUTENSOR_NAMESPACE::permutationKernelPLC3<CUTENSOR_NAMESPACE::VectorWrite2DTensorView<unsigned char=0, unsigned char=1, bool=0, unsigned int=4, float, float, CUTENSOR_NAMESPACE::GeneralUnarySmall<float>>, CUTENSOR_NAMESPACE::VectorRead2DTensorView<unsigned char=1, unsigned char=0, bool=0, unsigned int=4, float, float, CUTENSOR_NAMESPACE::GeneralUnarySmall<float>>, CUTENSOR_NAMESPACE::ThreadLevelElementwise<CUTENSOR_NAMESPACE::ElementwiseConfig2DCommonCase<CUTENSOR_NAMESPACE::GeneralUnarySmall<float>, CUTENSOR_NAMESPACE::GeneralBinary<float>, int=2, int=64, int=64, int=256, char=4, bool=0, bool=1, bool=1, bool=1, bool=0>, float>, CUTENSOR_NAMESPACE::ElementwiseRuntimePLC3<float, float, float, float>::Params>(unsigned int=4)
          6                             inst_per_warp                     Instructions per warp  1.3390e+03  1.4403e+03  1.3896e+03
    Kernel: trt_maxwell_scudnn_128x128_relu_medium_nn_v1
          3                             inst_per_warp                     Instructions per warp  1.7677e+05  1.7677e+05  1.7677e+05
    Kernel: trt_maxwell_scudnn_winograd_128x128_ldg1_ldg4_mobile_relu_tile148t_nt_v0
      10003                             inst_per_warp                     Instructions per warp  2.2698e+04  2.2698e+04  2.2698e+04
    Kernel: trt_maxwell_scudnn_128x32_relu_large_nn_v0
          3                             inst_per_warp                     Instructions per warp  1.1385e+05  1.1385e+05  1.1385e+05
    Kernel: trt_maxwell_scudnn_128x64_relu_large_nn_v0
          3                             inst_per_warp                     Instructions per warp  1.9266e+05  1.9266e+05  1.9266e+05
    Kernel: trt_maxwell_scudnn_128x32_relu_large_nn_v1
          3                             inst_per_warp                     Instructions per warp  2.1438e+05  2.1438e+05  2.1438e+05
    Kernel: trt_maxwell_scudnn_128x64_relu_large_nn_v1
          3                             inst_per_warp                     Instructions per warp  1.8978e+05  1.8978e+05  1.8978e+05
    Kernel: trt_maxwell_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1
          3                             inst_per_warp                     Instructions per warp  4.4157e+04  4.4157e+04  4.4157e+04
    Kernel: trt_maxwell_scudnn_128x32_relu_small_nn_v0
          3                             inst_per_warp                     Instructions per warp  1.0750e+05  1.0750e+05  1.0750e+05
    Kernel: trt_maxwell_scudnn_128x32_relu_small_nn_v1
          3                             inst_per_warp                     Instructions per warp  2.0166e+05  2.0166e+05  2.0166e+05
    Kernel: trt_maxwell_scudnn_128x64_relu_small_nn_v0
          3                             inst_per_warp                     Instructions per warp  1.8631e+05  1.8631e+05  1.8631e+05
    Kernel: trt_maxwell_scudnn_128x64_relu_small_nn_v1
          3                             inst_per_warp                     Instructions per warp  1.8341e+05  1.8341e+05  1.8341e+05
    Kernel: void genericReformat::copyPackedKernel<float, float, bool=1, bool=1, genericReformat::ArrayN<int=4>, int=4>(unsigned int, unsigned int, void const *, genericReformat::ArrayN<genericReformat::ArrayN<int=4>>, genericReformat::ArrayNWithReducedDivisors<genericReformat::ArrayN<int=4>>, void const *, int, int, int, float const *, void*, void const *, genericReformat::ArrayNWithReducedDivisors, genericReformat::ArrayNWithReducedDivisors, void const *, int, int, int, float const , int=4)
          3                             inst_per_warp                     Instructions per warp  155.000000  155.000000  155.000000
    Kernel: trt_maxwell_scudnn_128x32_relu_interior_nn_v0
          3                             inst_per_warp                     Instructions per warp  1.0171e+05  1.0171e+05  1.0171e+05
    Kernel: trt_maxwell_scudnn_128x32_relu_interior_nn_v1
          3                             inst_per_warp                     Instructions per warp  1.9214e+05  1.9214e+05  1.9214e+05
    Kernel: void genericReformat::copyPackedKernel<float, float, bool=0, bool=1, genericReformat::IdentityCoordMapper<int=4>, int=4>(unsigned int, unsigned int, void const *, genericReformat::ArrayN<genericReformat::IdentityCoordMapper<int=4>>, genericReformat::ArrayNWithReducedDivisors<genericReformat::IdentityCoordMapper<int=4>>, genericReformat::ArrayN, int, int, int, float const *, void*, genericReformat::ArrayN, genericReformat::ArrayNWithReducedDivisors, genericReformat::ArrayNWithReducedDivisors, genericReformat::ArrayN, int, int, int, float const , int=4)
          3                             inst_per_warp                     Instructions per warp  137.000000  137.000000  137.000000
    Kernel: trt_maxwell_scudnn_128x32_relu_medium_nn_v0
          3                             inst_per_warp                     Instructions per warp  1.1212e+05  1.1212e+05  1.1212e+05
    Kernel: trt_maxwell_scudnn_128x32_relu_medium_nn_v1
          3                             inst_per_warp                     Instructions per warp  2.1091e+05  2.1091e+05  2.1091e+05
