#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55697787a2a0 .scope module, "testbench" "testbench" 2 3;
 .timescale 0 0;
P_0x5569778000a0 .param/l "num_cycles" 0 2 20, +C4<00000000000000000000000011001000>;
v0x5569778bf280_0 .var "Clk", 0 0;
v0x5569778bf340_0 .var "Reset", 0 0;
v0x5569778bf400_0 .var "Start", 0 0;
v0x5569778bf4a0_0 .var "address", 26 0;
v0x5569778bf540_0 .var/i "counter", 31 0;
v0x5569778bf670_0 .net "cpu_mem_addr", 31 0, L_0x5569778d4ba0;  1 drivers
v0x5569778bf730_0 .net "cpu_mem_data", 255 0, L_0x5569778d4cd0;  1 drivers
v0x5569778bf7f0_0 .net "cpu_mem_enable", 0 0, L_0x5569778d46d0;  1 drivers
v0x5569778bf890_0 .net "cpu_mem_write", 0 0, L_0x5569778d4dd0;  1 drivers
v0x5569778bf9c0_0 .var "flag", 0 0;
v0x5569778bfa80_0 .var/i "i", 31 0;
v0x5569778bfb60_0 .var "index", 3 0;
v0x5569778bfc40_0 .var/i "j", 31 0;
v0x5569778bfd20_0 .net "mem_cpu_ack", 0 0, L_0x5569778d4b30;  1 drivers
v0x5569778bfdc0_0 .net "mem_cpu_data", 255 0, v0x5569778be950_0;  1 drivers
v0x5569778bfe80_0 .var/i "outfile", 31 0;
v0x5569778bff60_0 .var/i "outfile2", 31 0;
v0x5569778c0150_0 .var "tag", 24 0;
S_0x556977841e40 .scope module, "CPU" "CPU" 2 24, 3 1 0, S_0x55697787a2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
    .port_info 3 /INPUT 256 "mem_data_i"
    .port_info 4 /INPUT 1 "mem_ack_i"
    .port_info 5 /OUTPUT 256 "mem_data_o"
    .port_info 6 /OUTPUT 32 "mem_addr_o"
    .port_info 7 /OUTPUT 1 "mem_enable_o"
    .port_info 8 /OUTPUT 1 "mem_write_o"
v0x5569778bcf30_0 .net *"_s12", 6 0, L_0x5569778d5310;  1 drivers
v0x5569778bd030_0 .net *"_s13", 2 0, L_0x5569778d53f0;  1 drivers
v0x5569778bd110_0 .net *"_s4", 30 0, L_0x5569778d0510;  1 drivers
L_0x7f893c7d9060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5569778bd200_0 .net *"_s6", 0 0, L_0x7f893c7d9060;  1 drivers
v0x5569778bd2e0_0 .net "clk_i", 0 0, v0x5569778bf280_0;  1 drivers
v0x5569778bd380_0 .net "mem_ack_i", 0 0, L_0x5569778d4b30;  alias, 1 drivers
v0x5569778bd420_0 .net "mem_addr_o", 31 0, L_0x5569778d4ba0;  alias, 1 drivers
v0x5569778bd4f0_0 .net "mem_data_i", 255 0, v0x5569778be950_0;  alias, 1 drivers
v0x5569778bd5c0_0 .net "mem_data_o", 255 0, L_0x5569778d4cd0;  alias, 1 drivers
v0x5569778bd690_0 .net "mem_enable_o", 0 0, L_0x5569778d46d0;  alias, 1 drivers
v0x5569778bd760_0 .net "mem_write_o", 0 0, L_0x5569778d4dd0;  alias, 1 drivers
v0x5569778bd830_0 .net "rst_i", 0 0, v0x5569778bf340_0;  1 drivers
v0x5569778bd8d0_0 .net "start_i", 0 0, v0x5569778bf400_0;  1 drivers
L_0x5569778d0600 .concat [ 1 31 0 0], L_0x7f893c7d9060, L_0x5569778d0510;
L_0x5569778d5490 .concat [ 3 7 0 0], L_0x5569778d53f0, L_0x5569778d5310;
S_0x55697785f460 .scope module, "ALU" "ALU" 3 118, 4 1 0, S_0x556977841e40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 3 "ALUCtrl_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x55697786ed80_0 .net "ALUCtrl_i", 2 0, v0x556977878820_0;  1 drivers
v0x5569778601a0_0 .net/s "data1_i", 31 0, v0x5569778b3c80_0;  1 drivers
v0x556977864160_0 .net/s "data2_i", 31 0, v0x5569778b4310_0;  1 drivers
v0x55697784b2e0_0 .var/s "data_o", 31 0;
E_0x5569777a0430 .event edge, v0x55697786ed80_0, v0x5569778601a0_0, v0x556977864160_0;
S_0x5569778a9a70 .scope module, "ALU_Control" "ALU_Control" 3 125, 5 1 0, S_0x556977841e40;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "funct_i"
    .port_info 1 /INPUT 2 "ALUOp_i"
    .port_info 2 /OUTPUT 3 "ALUCtrl_o"
v0x556977878820_0 .var "ALUCtrl_o", 2 0;
v0x5569778730f0_0 .net "ALUOp_i", 1 0, v0x5569778ae0a0_0;  1 drivers
v0x556977875120_0 .net "funct_i", 9 0, v0x5569778af350_0;  1 drivers
E_0x5569777a08b0 .event edge, v0x5569778730f0_0, v0x556977875120_0;
S_0x5569778a9d50 .scope module, "Add_PC" "Adder" 3 38, 6 1 0, S_0x556977841e40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /OUTPUT 32 "data_o"
v0x5569778a9f00_0 .net/s "data1_i", 31 0, v0x5569778b6040_0;  1 drivers
L_0x7f893c7d9018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5569778a9fe0_0 .net/s "data2_i", 31 0, L_0x7f893c7d9018;  1 drivers
v0x5569778aa0c0_0 .net/s "data_o", 31 0, L_0x5569778c02d0;  1 drivers
L_0x5569778c02d0 .arith/sum 32, v0x5569778b6040_0, L_0x7f893c7d9018;
S_0x5569778aa230 .scope module, "Add_PC_Branch" "Adder" 3 44, 6 1 0, S_0x556977841e40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /OUTPUT 32 "data_o"
v0x5569778aa450_0 .net/s "data1_i", 31 0, L_0x5569778d0600;  1 drivers
v0x5569778aa550_0 .net/s "data2_i", 31 0, v0x5569778aff10_0;  1 drivers
v0x5569778aa630_0 .net/s "data_o", 31 0, L_0x5569778d03d0;  1 drivers
L_0x5569778d03d0 .arith/sum 32, L_0x5569778d0600, v0x5569778aff10_0;
S_0x5569778aa7a0 .scope module, "Control" "Control" 3 26, 7 1 0, S_0x556977841e40;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Op_i"
    .port_info 1 /INPUT 1 "NoOp_i"
    .port_info 2 /OUTPUT 2 "ALUOp_o"
    .port_info 3 /OUTPUT 1 "ALUSrc_o"
    .port_info 4 /OUTPUT 1 "RegWrite_o"
    .port_info 5 /OUTPUT 1 "MemtoReg_o"
    .port_info 6 /OUTPUT 1 "MemRead_o"
    .port_info 7 /OUTPUT 1 "MemWrite_o"
    .port_info 8 /OUTPUT 1 "Branch_o"
v0x5569778aab10_0 .var "ALUOp_o", 1 0;
v0x5569778aac10_0 .var "ALUSrc_o", 0 0;
v0x5569778aacd0_0 .var "Branch_o", 0 0;
v0x5569778aad70_0 .var "MemRead_o", 0 0;
v0x5569778aae30_0 .var "MemWrite_o", 0 0;
v0x5569778aaf40_0 .var "MemtoReg_o", 0 0;
v0x5569778ab000_0 .net "NoOp_i", 0 0, v0x5569778ad520_0;  1 drivers
v0x5569778ab0c0_0 .net "Op_i", 6 0, L_0x5569778c0230;  1 drivers
v0x5569778ab1a0_0 .var "RegWrite_o", 0 0;
E_0x556977894bc0 .event edge, v0x5569778ab000_0, v0x5569778ab0c0_0;
S_0x5569778ab380 .scope module, "EXMEM" "EXMEM" 3 235, 8 1 0, S_0x556977841e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "RegWrite_i"
    .port_info 2 /INPUT 1 "MemtoReg_i"
    .port_info 3 /INPUT 1 "MemRead_i"
    .port_info 4 /INPUT 1 "MemWrite_i"
    .port_info 5 /INPUT 32 "ALUResult_i"
    .port_info 6 /INPUT 32 "MUX_B_i"
    .port_info 7 /INPUT 5 "RDaddr_i"
    .port_info 8 /INPUT 1 "MemStall_i"
    .port_info 9 /OUTPUT 1 "RegWrite_o"
    .port_info 10 /OUTPUT 1 "MemtoReg_o"
    .port_info 11 /OUTPUT 1 "MemRead_o"
    .port_info 12 /OUTPUT 1 "MemWrite_o"
    .port_info 13 /OUTPUT 32 "ALUResult_o"
    .port_info 14 /OUTPUT 32 "MUX_B_o"
    .port_info 15 /OUTPUT 5 "RDaddr_o"
v0x5569778ab6d0_0 .net/s "ALUResult_i", 31 0, v0x55697784b2e0_0;  1 drivers
v0x5569778ab7b0_0 .var/s "ALUResult_o", 31 0;
v0x5569778ab870_0 .net/s "MUX_B_i", 31 0, v0x5569778b4b50_0;  1 drivers
v0x5569778ab960_0 .var/s "MUX_B_o", 31 0;
v0x5569778aba40_0 .net "MemRead_i", 0 0, v0x5569778ae3b0_0;  1 drivers
v0x5569778abb50_0 .var "MemRead_o", 0 0;
v0x5569778abc10_0 .net "MemStall_i", 0 0, L_0x5569778d3c50;  1 drivers
v0x5569778abcd0_0 .net "MemWrite_i", 0 0, v0x5569778ae610_0;  1 drivers
v0x5569778abd90_0 .var "MemWrite_o", 0 0;
v0x5569778abe50_0 .net "MemtoReg_i", 0 0, v0x5569778ae840_0;  1 drivers
v0x5569778abf10_0 .var "MemtoReg_o", 0 0;
v0x5569778abfd0_0 .net "RDaddr_i", 4 0, v0x5569778ae9b0_0;  1 drivers
v0x5569778ac0b0_0 .var "RDaddr_o", 4 0;
v0x5569778ac190_0 .net "RegWrite_i", 0 0, v0x5569778aedd0_0;  1 drivers
v0x5569778ac250_0 .var "RegWrite_o", 0 0;
v0x5569778ac310_0 .net "clk_i", 0 0, v0x5569778bf280_0;  alias, 1 drivers
E_0x556977894c00 .event posedge, v0x5569778ac310_0;
S_0x5569778ac660 .scope module, "Forward_Unit" "Forward_Unit" 3 178, 9 1 0, S_0x556977841e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "MemRegWrite_i"
    .port_info 1 /INPUT 5 "MemRd_i"
    .port_info 2 /INPUT 1 "WBRegWrite_i"
    .port_info 3 /INPUT 5 "WBRd_i"
    .port_info 4 /INPUT 5 "EXRs1_i"
    .port_info 5 /INPUT 5 "EXRs2_i"
    .port_info 6 /OUTPUT 2 "ForwardA_o"
    .port_info 7 /OUTPUT 2 "ForwardB_o"
v0x5569778ac960_0 .net "EXRs1_i", 4 0, v0x5569778aeaf0_0;  1 drivers
v0x5569778aca60_0 .net "EXRs2_i", 4 0, v0x5569778aec30_0;  1 drivers
v0x5569778acb40_0 .var "ForwardA_o", 1 0;
v0x5569778acc00_0 .var "ForwardB_o", 1 0;
v0x5569778acce0_0 .net "MemRd_i", 4 0, v0x5569778ac0b0_0;  1 drivers
v0x5569778acdf0_0 .net "MemRegWrite_i", 0 0, v0x5569778ac250_0;  1 drivers
v0x5569778acec0_0 .net "WBRd_i", 4 0, v0x5569778b3190_0;  1 drivers
v0x5569778acf60_0 .net "WBRegWrite_i", 0 0, v0x5569778b3490_0;  1 drivers
E_0x556977894e10/0 .event edge, v0x5569778ac250_0, v0x5569778ac0b0_0, v0x5569778ac960_0, v0x5569778aca60_0;
E_0x556977894e10/1 .event edge, v0x5569778acf60_0, v0x5569778acec0_0;
E_0x556977894e10 .event/or E_0x556977894e10/0, E_0x556977894e10/1;
S_0x5569778ad170 .scope module, "Hazard_Detection" "Hazard_Detection" 3 168, 10 1 0, S_0x556977841e40;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "data1_i"
    .port_info 1 /INPUT 5 "data2_i"
    .port_info 2 /INPUT 5 "data3_i"
    .port_info 3 /INPUT 1 "MemRead_i"
    .port_info 4 /OUTPUT 1 "PCWrite_o"
    .port_info 5 /OUTPUT 1 "Stall_o"
    .port_info 6 /OUTPUT 1 "NoOp_o"
v0x5569778ad430_0 .net "MemRead_i", 0 0, v0x5569778ae3b0_0;  alias, 1 drivers
v0x5569778ad520_0 .var "NoOp_o", 0 0;
v0x5569778ad5f0_0 .var "PCWrite_o", 0 0;
v0x5569778ad6c0_0 .var "Stall_o", 0 0;
v0x5569778ad760_0 .net "data1_i", 4 0, L_0x5569778d51d0;  1 drivers
v0x5569778ad870_0 .net "data2_i", 4 0, L_0x5569778d5270;  1 drivers
v0x5569778ad950_0 .net "data3_i", 4 0, v0x5569778ae9b0_0;  alias, 1 drivers
E_0x5569778ad3a0 .event edge, v0x5569778aba40_0, v0x5569778ad760_0, v0x5569778abfd0_0, v0x5569778ad870_0;
S_0x5569778adb10 .scope module, "IDEX" "IDEX" 3 200, 11 1 0, S_0x556977841e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 2 "ALUOp_i"
    .port_info 2 /INPUT 1 "ALUSrc_i"
    .port_info 3 /INPUT 1 "RegWrite_i"
    .port_info 4 /INPUT 1 "MemtoReg_i"
    .port_info 5 /INPUT 1 "MemRead_i"
    .port_info 6 /INPUT 1 "MemWrite_i"
    .port_info 7 /INPUT 32 "data1_i"
    .port_info 8 /INPUT 32 "data2_i"
    .port_info 9 /INPUT 32 "imm_i"
    .port_info 10 /INPUT 10 "funct_i"
    .port_info 11 /INPUT 5 "RS1addr_i"
    .port_info 12 /INPUT 5 "RS2addr_i"
    .port_info 13 /INPUT 5 "RDaddr_i"
    .port_info 14 /INPUT 1 "MemStall_i"
    .port_info 15 /OUTPUT 2 "ALUOp_o"
    .port_info 16 /OUTPUT 1 "ALUSrc_o"
    .port_info 17 /OUTPUT 1 "RegWrite_o"
    .port_info 18 /OUTPUT 1 "MemtoReg_o"
    .port_info 19 /OUTPUT 1 "MemRead_o"
    .port_info 20 /OUTPUT 1 "MemWrite_o"
    .port_info 21 /OUTPUT 32 "data1_o"
    .port_info 22 /OUTPUT 32 "data2_o"
    .port_info 23 /OUTPUT 32 "imm_o"
    .port_info 24 /OUTPUT 10 "funct_o"
    .port_info 25 /OUTPUT 5 "RS1addr_o"
    .port_info 26 /OUTPUT 5 "RS2addr_o"
    .port_info 27 /OUTPUT 5 "RDaddr_o"
v0x5569778adf90_0 .net "ALUOp_i", 1 0, v0x5569778aab10_0;  1 drivers
v0x5569778ae0a0_0 .var "ALUOp_o", 1 0;
v0x5569778ae170_0 .net "ALUSrc_i", 0 0, v0x5569778aac10_0;  1 drivers
v0x5569778ae270_0 .var "ALUSrc_o", 0 0;
v0x5569778ae310_0 .net "MemRead_i", 0 0, v0x5569778aad70_0;  1 drivers
v0x5569778ae3b0_0 .var "MemRead_o", 0 0;
v0x5569778ae4a0_0 .net "MemStall_i", 0 0, L_0x5569778d3c50;  alias, 1 drivers
v0x5569778ae540_0 .net "MemWrite_i", 0 0, v0x5569778aae30_0;  1 drivers
v0x5569778ae610_0 .var "MemWrite_o", 0 0;
v0x5569778ae770_0 .net "MemtoReg_i", 0 0, v0x5569778aaf40_0;  1 drivers
v0x5569778ae840_0 .var "MemtoReg_o", 0 0;
v0x5569778ae910_0 .net "RDaddr_i", 4 0, L_0x5569778d5710;  1 drivers
v0x5569778ae9b0_0 .var "RDaddr_o", 4 0;
v0x5569778aea50_0 .net "RS1addr_i", 4 0, L_0x5569778d5580;  1 drivers
v0x5569778aeaf0_0 .var "RS1addr_o", 4 0;
v0x5569778aeb90_0 .net "RS2addr_i", 4 0, L_0x5569778d5670;  1 drivers
v0x5569778aec30_0 .var "RS2addr_o", 4 0;
v0x5569778aed00_0 .net "RegWrite_i", 0 0, v0x5569778ab1a0_0;  1 drivers
v0x5569778aedd0_0 .var "RegWrite_o", 0 0;
v0x5569778aeea0_0 .net "clk_i", 0 0, v0x5569778bf280_0;  alias, 1 drivers
v0x5569778aef70_0 .net/s "data1_i", 31 0, L_0x5569778d1260;  1 drivers
v0x5569778af010_0 .var/s "data1_o", 31 0;
v0x5569778af0b0_0 .net/s "data2_i", 31 0, L_0x5569778d1c60;  1 drivers
v0x5569778af190_0 .var/s "data2_o", 31 0;
v0x5569778af270_0 .net "funct_i", 9 0, L_0x5569778d5490;  1 drivers
v0x5569778af350_0 .var "funct_o", 9 0;
v0x5569778af440_0 .net/s "imm_i", 31 0, L_0x5569778d3330;  1 drivers
v0x5569778af500_0 .var/s "imm_o", 31 0;
S_0x5569778af960 .scope module, "IFID" "IFID" 3 189, 12 1 0, S_0x556977841e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "Stall_i"
    .port_info 2 /INPUT 1 "Flush_i"
    .port_info 3 /INPUT 32 "PC_i"
    .port_info 4 /INPUT 32 "instr_i"
    .port_info 5 /INPUT 1 "MemStall_i"
    .port_info 6 /OUTPUT 32 "PC_o"
    .port_info 7 /OUTPUT 32 "instr_o"
v0x5569778afc50_0 .net "Flush_i", 0 0, v0x5569778b09a0_0;  1 drivers
v0x5569778afd30_0 .net "MemStall_i", 0 0, L_0x5569778d3c50;  alias, 1 drivers
v0x5569778afe40_0 .net "PC_i", 31 0, v0x5569778b6040_0;  alias, 1 drivers
v0x5569778aff10_0 .var "PC_o", 31 0;
v0x5569778affe0_0 .net "Stall_i", 0 0, v0x5569778ad6c0_0;  1 drivers
v0x5569778b00d0_0 .net "clk_i", 0 0, v0x5569778bf280_0;  alias, 1 drivers
v0x5569778b01c0_0 .net "instr_i", 31 0, L_0x5569778936d0;  1 drivers
v0x5569778b0260_0 .var "instr_o", 31 0;
L_0x5569778c0230 .part v0x5569778b0260_0, 0, 7;
L_0x5569778d1dc0 .part v0x5569778b0260_0, 15, 5;
L_0x5569778d1ef0 .part v0x5569778b0260_0, 20, 5;
L_0x5569778d51d0 .part v0x5569778b0260_0, 15, 5;
L_0x5569778d5270 .part v0x5569778b0260_0, 20, 5;
L_0x5569778d5310 .part v0x5569778b0260_0, 25, 7;
L_0x5569778d53f0 .part v0x5569778b0260_0, 12, 3;
L_0x5569778d5580 .part v0x5569778b0260_0, 15, 5;
L_0x5569778d5670 .part v0x5569778b0260_0, 20, 5;
L_0x5569778d5710 .part v0x5569778b0260_0, 7, 5;
S_0x5569778b0470 .scope module, "If_Branch" "If_Branch" 3 269, 13 1 0, S_0x556977841e40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "Branch_i"
    .port_info 3 /OUTPUT 1 "data_o"
v0x5569778b0640_0 .net "Branch_i", 0 0, v0x5569778aacd0_0;  1 drivers
v0x5569778b0730_0 .var "compare", 0 0;
v0x5569778b07d0_0 .net/s "data1_i", 31 0, L_0x5569778d1260;  alias, 1 drivers
v0x5569778b08d0_0 .net/s "data2_i", 31 0, L_0x5569778d1c60;  alias, 1 drivers
v0x5569778b09a0_0 .var "data_o", 0 0;
E_0x556977896590 .event edge, v0x5569778aef70_0, v0x5569778af0b0_0, v0x5569778b0730_0, v0x5569778aacd0_0;
S_0x5569778b0b00 .scope module, "Imm_Gen" "Imm_Gen" 3 113, 14 1 0, S_0x556977841e40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
v0x5569778b0d30_0 .net *"_s11", 0 0, L_0x5569778d2290;  1 drivers
v0x5569778b0e10_0 .net *"_s14", 11 0, L_0x5569778d2330;  1 drivers
L_0x7f893c7d9330 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x5569778b0ef0_0 .net/2u *"_s15", 6 0, L_0x7f893c7d9330;  1 drivers
v0x5569778b0fb0_0 .net *"_s17", 0 0, L_0x5569778d2410;  1 drivers
v0x5569778b1070_0 .net *"_s20", 6 0, L_0x5569778d2540;  1 drivers
v0x5569778b11a0_0 .net *"_s22", 4 0, L_0x5569778d2740;  1 drivers
v0x5569778b1280_0 .net *"_s23", 11 0, L_0x5569778d27e0;  1 drivers
v0x5569778b1360_0 .net *"_s26", 0 0, L_0x5569778d2980;  1 drivers
v0x5569778b1440_0 .net *"_s28", 0 0, L_0x5569778d2a20;  1 drivers
L_0x7f893c7d92a0 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0x5569778b1520_0 .net/2u *"_s3", 6 0, L_0x7f893c7d92a0;  1 drivers
v0x5569778b1600_0 .net *"_s30", 5 0, L_0x5569778d2b30;  1 drivers
v0x5569778b16e0_0 .net *"_s32", 3 0, L_0x5569778d2bd0;  1 drivers
v0x5569778b17c0_0 .net *"_s33", 11 0, L_0x5569778d2cf0;  1 drivers
v0x5569778b18a0_0 .net *"_s35", 11 0, L_0x5569778d2ee0;  1 drivers
v0x5569778b1980_0 .net *"_s37", 11 0, L_0x5569778d3100;  1 drivers
v0x5569778b1a60_0 .net *"_s42", 0 0, L_0x5569778d34c0;  1 drivers
v0x5569778b1b40_0 .net *"_s43", 19 0, L_0x5569778d35b0;  1 drivers
v0x5569778b1c20_0 .net *"_s5", 0 0, L_0x5569778d2150;  1 drivers
v0x5569778b1ce0_0 .net *"_s8", 11 0, L_0x5569778d21f0;  1 drivers
L_0x7f893c7d92e8 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x5569778b1dc0_0 .net/2u *"_s9", 6 0, L_0x7f893c7d92e8;  1 drivers
v0x5569778b1ea0_0 .net/s "data_i", 31 0, v0x5569778b0260_0;  1 drivers
v0x5569778b1f60_0 .net/s "data_o", 31 0, L_0x5569778d3330;  alias, 1 drivers
v0x5569778b2030_0 .net "imme", 11 0, L_0x5569778d3290;  1 drivers
v0x5569778b20f0_0 .net "opcode", 6 0, L_0x5569778d20b0;  1 drivers
L_0x5569778d0510 .part L_0x5569778d3330, 0, 31;
L_0x5569778d20b0 .part v0x5569778b0260_0, 0, 7;
L_0x5569778d2150 .cmp/eq 7, L_0x5569778d20b0, L_0x7f893c7d92a0;
L_0x5569778d21f0 .part v0x5569778b0260_0, 20, 12;
L_0x5569778d2290 .cmp/eq 7, L_0x5569778d20b0, L_0x7f893c7d92e8;
L_0x5569778d2330 .part v0x5569778b0260_0, 20, 12;
L_0x5569778d2410 .cmp/eq 7, L_0x5569778d20b0, L_0x7f893c7d9330;
L_0x5569778d2540 .part v0x5569778b0260_0, 25, 7;
L_0x5569778d2740 .part v0x5569778b0260_0, 7, 5;
L_0x5569778d27e0 .concat [ 5 7 0 0], L_0x5569778d2740, L_0x5569778d2540;
L_0x5569778d2980 .part v0x5569778b0260_0, 31, 1;
L_0x5569778d2a20 .part v0x5569778b0260_0, 7, 1;
L_0x5569778d2b30 .part v0x5569778b0260_0, 25, 6;
L_0x5569778d2bd0 .part v0x5569778b0260_0, 8, 4;
L_0x5569778d2cf0 .concat [ 4 6 1 1], L_0x5569778d2bd0, L_0x5569778d2b30, L_0x5569778d2a20, L_0x5569778d2980;
L_0x5569778d2ee0 .functor MUXZ 12, L_0x5569778d2cf0, L_0x5569778d27e0, L_0x5569778d2410, C4<>;
L_0x5569778d3100 .functor MUXZ 12, L_0x5569778d2ee0, L_0x5569778d2330, L_0x5569778d2290, C4<>;
L_0x5569778d3290 .functor MUXZ 12, L_0x5569778d3100, L_0x5569778d21f0, L_0x5569778d2150, C4<>;
L_0x5569778d34c0 .part L_0x5569778d3290, 11, 1;
LS_0x5569778d35b0_0_0 .concat [ 1 1 1 1], L_0x5569778d34c0, L_0x5569778d34c0, L_0x5569778d34c0, L_0x5569778d34c0;
LS_0x5569778d35b0_0_4 .concat [ 1 1 1 1], L_0x5569778d34c0, L_0x5569778d34c0, L_0x5569778d34c0, L_0x5569778d34c0;
LS_0x5569778d35b0_0_8 .concat [ 1 1 1 1], L_0x5569778d34c0, L_0x5569778d34c0, L_0x5569778d34c0, L_0x5569778d34c0;
LS_0x5569778d35b0_0_12 .concat [ 1 1 1 1], L_0x5569778d34c0, L_0x5569778d34c0, L_0x5569778d34c0, L_0x5569778d34c0;
LS_0x5569778d35b0_0_16 .concat [ 1 1 1 1], L_0x5569778d34c0, L_0x5569778d34c0, L_0x5569778d34c0, L_0x5569778d34c0;
LS_0x5569778d35b0_1_0 .concat [ 4 4 4 4], LS_0x5569778d35b0_0_0, LS_0x5569778d35b0_0_4, LS_0x5569778d35b0_0_8, LS_0x5569778d35b0_0_12;
LS_0x5569778d35b0_1_4 .concat [ 4 0 0 0], LS_0x5569778d35b0_0_16;
L_0x5569778d35b0 .concat [ 16 4 0 0], LS_0x5569778d35b0_1_0, LS_0x5569778d35b0_1_4;
L_0x5569778d3330 .concat [ 12 20 0 0], L_0x5569778d3290, L_0x5569778d35b0;
S_0x5569778b2230 .scope module, "Instruction_Memory" "Instruction_Memory" 3 60, 15 1 0, S_0x556977841e40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
L_0x5569778936d0 .functor BUFZ 32, L_0x5569778d07b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5569778b23f0_0 .net *"_s0", 31 0, L_0x5569778d07b0;  1 drivers
v0x5569778b24f0_0 .net *"_s2", 31 0, L_0x5569778d0910;  1 drivers
v0x5569778b25d0_0 .net *"_s4", 29 0, L_0x5569778d0870;  1 drivers
L_0x7f893c7d90a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5569778b26c0_0 .net *"_s6", 1 0, L_0x7f893c7d90a8;  1 drivers
v0x5569778b27a0_0 .net "addr_i", 31 0, v0x5569778b6040_0;  alias, 1 drivers
v0x5569778b2900_0 .net "instr_o", 31 0, L_0x5569778936d0;  alias, 1 drivers
v0x5569778b29c0 .array "memory", 255 0, 31 0;
L_0x5569778d07b0 .array/port v0x5569778b29c0, L_0x5569778d0910;
L_0x5569778d0870 .part v0x5569778b6040_0, 2, 30;
L_0x5569778d0910 .concat [ 30 2 0 0], L_0x5569778d0870, L_0x7f893c7d90a8;
S_0x5569778b2ac0 .scope module, "MEMWB" "MEMWB" 3 254, 16 1 0, S_0x556977841e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "RegWrite_i"
    .port_info 2 /INPUT 1 "MemtoReg_i"
    .port_info 3 /INPUT 32 "ALUResult_i"
    .port_info 4 /INPUT 32 "ReadData_i"
    .port_info 5 /INPUT 5 "RDaddr_i"
    .port_info 6 /INPUT 1 "MemStall_i"
    .port_info 7 /OUTPUT 1 "RegWrite_o"
    .port_info 8 /OUTPUT 1 "MemtoReg_o"
    .port_info 9 /OUTPUT 32 "ALUResult_o"
    .port_info 10 /OUTPUT 32 "ReadData_o"
    .port_info 11 /OUTPUT 5 "RDaddr_o"
v0x5569778b2c90_0 .net/s "ALUResult_i", 31 0, v0x5569778ab7b0_0;  1 drivers
v0x5569778b2d50_0 .var/s "ALUResult_o", 31 0;
v0x5569778b2e10_0 .net "MemStall_i", 0 0, L_0x5569778d3c50;  alias, 1 drivers
v0x5569778b2ee0_0 .net "MemtoReg_i", 0 0, v0x5569778abf10_0;  1 drivers
v0x5569778b2fb0_0 .var "MemtoReg_o", 0 0;
v0x5569778b30a0_0 .net "RDaddr_i", 4 0, v0x5569778ac0b0_0;  alias, 1 drivers
v0x5569778b3190_0 .var "RDaddr_o", 4 0;
v0x5569778b3250_0 .net/s "ReadData_i", 31 0, L_0x5569778d3d60;  1 drivers
v0x5569778b3310_0 .var/s "ReadData_o", 31 0;
v0x5569778b33f0_0 .net "RegWrite_i", 0 0, v0x5569778ac250_0;  alias, 1 drivers
v0x5569778b3490_0 .var "RegWrite_o", 0 0;
v0x5569778b3530_0 .net "clk_i", 0 0, v0x5569778bf280_0;  alias, 1 drivers
S_0x5569778b3730 .scope module, "MUX_A" "MUX2" 3 97, 17 1 0, S_0x556977841e40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 32 "data2_i"
    .port_info 3 /INPUT 2 "forward_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x5569778b3990_0 .net/s "data0_i", 31 0, v0x5569778af010_0;  1 drivers
v0x5569778b3aa0_0 .net/s "data1_i", 31 0, v0x5569778b5200_0;  1 drivers
v0x5569778b3b60_0 .net/s "data2_i", 31 0, v0x5569778ab7b0_0;  alias, 1 drivers
v0x5569778b3c80_0 .var/s "data_o", 31 0;
v0x5569778b3d40_0 .net "forward_i", 1 0, v0x5569778acb40_0;  1 drivers
E_0x5569778b3900 .event edge, v0x5569778acb40_0, v0x5569778af010_0, v0x5569778b3aa0_0, v0x5569778ab7b0_0;
S_0x5569778b3ee0 .scope module, "MUX_ALUSrc" "MUX32" 3 76, 18 1 0, S_0x556977841e40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x5569778b4130_0 .net/s "data1_i", 31 0, v0x5569778b4b50_0;  alias, 1 drivers
v0x5569778b4240_0 .net/s "data2_i", 31 0, v0x5569778af500_0;  1 drivers
v0x5569778b4310_0 .var "data_o", 31 0;
v0x5569778b4410_0 .net "select_i", 0 0, v0x5569778ae270_0;  1 drivers
E_0x5569778b40b0 .event edge, v0x5569778ae270_0, v0x5569778af500_0, v0x5569778ab870_0;
S_0x5569778b4530 .scope module, "MUX_B" "MUX2" 3 105, 17 1 0, S_0x556977841e40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 32 "data2_i"
    .port_info 3 /INPUT 2 "forward_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x5569778b48a0_0 .net/s "data0_i", 31 0, v0x5569778af190_0;  1 drivers
v0x5569778b49b0_0 .net/s "data1_i", 31 0, v0x5569778b5200_0;  alias, 1 drivers
v0x5569778b4a80_0 .net/s "data2_i", 31 0, v0x5569778ab7b0_0;  alias, 1 drivers
v0x5569778b4b50_0 .var/s "data_o", 31 0;
v0x5569778b4c40_0 .net "forward_i", 1 0, v0x5569778acc00_0;  1 drivers
E_0x5569778b4810 .event edge, v0x5569778acc00_0, v0x5569778af190_0, v0x5569778b3aa0_0, v0x5569778ab7b0_0;
S_0x5569778b4dd0 .scope module, "MUX_Mem2Reg" "MUX32" 3 83, 18 1 0, S_0x556977841e40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x5569778b5020_0 .net/s "data1_i", 31 0, v0x5569778b2d50_0;  1 drivers
v0x5569778b5130_0 .net/s "data2_i", 31 0, v0x5569778b3310_0;  1 drivers
v0x5569778b5200_0 .var "data_o", 31 0;
v0x5569778b5320_0 .net "select_i", 0 0, v0x5569778b2fb0_0;  1 drivers
E_0x5569778b4fa0 .event edge, v0x5569778b2fb0_0, v0x5569778b3310_0, v0x5569778b2d50_0;
S_0x5569778b5430 .scope module, "MUX_PCSource" "MUX32" 3 90, 18 1 0, S_0x556977841e40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x5569778b5680_0 .net/s "data1_i", 31 0, L_0x5569778c02d0;  alias, 1 drivers
v0x5569778b5790_0 .net/s "data2_i", 31 0, L_0x5569778d03d0;  alias, 1 drivers
v0x5569778b5860_0 .var "data_o", 31 0;
v0x5569778b5930_0 .net "select_i", 0 0, v0x5569778b09a0_0;  alias, 1 drivers
E_0x5569778b5600 .event edge, v0x5569778afc50_0, v0x5569778aa630_0, v0x5569778aa0c0_0;
S_0x5569778b5aa0 .scope module, "PC" "PC" 3 50, 19 1 0, S_0x556977841e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
    .port_info 3 /INPUT 1 "stall_i"
    .port_info 4 /INPUT 1 "PCWrite_i"
    .port_info 5 /INPUT 32 "pc_i"
    .port_info 6 /OUTPUT 32 "pc_o"
v0x5569778b5de0_0 .net "PCWrite_i", 0 0, v0x5569778ad5f0_0;  1 drivers
v0x5569778b5ea0_0 .net "clk_i", 0 0, v0x5569778bf280_0;  alias, 1 drivers
v0x5569778b5f40_0 .net "pc_i", 31 0, v0x5569778b5860_0;  1 drivers
v0x5569778b6040_0 .var "pc_o", 31 0;
v0x5569778b60e0_0 .net "rst_i", 0 0, v0x5569778bf340_0;  alias, 1 drivers
v0x5569778b6180_0 .net "stall_i", 0 0, L_0x5569778d3c50;  alias, 1 drivers
v0x5569778b62b0_0 .net "start_i", 0 0, v0x5569778bf400_0;  alias, 1 drivers
E_0x5569778b5d60 .event posedge, v0x5569778b60e0_0, v0x5569778ac310_0;
S_0x5569778b6490 .scope module, "Registers" "Registers" 3 65, 20 1 0, S_0x556977841e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "RS1addr_i"
    .port_info 2 /INPUT 5 "RS2addr_i"
    .port_info 3 /INPUT 5 "RDaddr_i"
    .port_info 4 /INPUT 32 "RDdata_i"
    .port_info 5 /INPUT 1 "RegWrite_i"
    .port_info 6 /OUTPUT 32 "RS1data_o"
    .port_info 7 /OUTPUT 32 "RS2data_o"
L_0x5569778d0be0 .functor AND 1, L_0x5569778d0b40, v0x5569778b3490_0, C4<1>, C4<1>;
L_0x5569778d0f70 .functor AND 1, L_0x5569778d0be0, L_0x5569778d0e30, C4<1>, C4<1>;
L_0x5569778d15a0 .functor AND 1, L_0x5569778d1470, v0x5569778b3490_0, C4<1>, C4<1>;
L_0x5569778d18d0 .functor AND 1, L_0x5569778d15a0, L_0x5569778d1790, C4<1>, C4<1>;
v0x5569778b6730_0 .net "RDaddr_i", 4 0, v0x5569778b3190_0;  alias, 1 drivers
v0x5569778b6860_0 .net "RDdata_i", 31 0, v0x5569778b5200_0;  alias, 1 drivers
v0x5569778b6920_0 .net "RS1addr_i", 4 0, L_0x5569778d1dc0;  1 drivers
v0x5569778b69e0_0 .net "RS1data_o", 31 0, L_0x5569778d1260;  alias, 1 drivers
v0x5569778b6af0_0 .net "RS2addr_i", 4 0, L_0x5569778d1ef0;  1 drivers
v0x5569778b6c20_0 .net "RS2data_o", 31 0, L_0x5569778d1c60;  alias, 1 drivers
v0x5569778b6d30_0 .net "RegWrite_i", 0 0, v0x5569778b3490_0;  alias, 1 drivers
v0x5569778b6e20_0 .net *"_s0", 0 0, L_0x5569778d0b40;  1 drivers
v0x5569778b6ee0_0 .net *"_s10", 0 0, L_0x5569778d0e30;  1 drivers
v0x5569778b7030_0 .net *"_s12", 0 0, L_0x5569778d0f70;  1 drivers
v0x5569778b70f0_0 .net *"_s14", 31 0, L_0x5569778d1080;  1 drivers
v0x5569778b71d0_0 .net *"_s16", 6 0, L_0x5569778d1120;  1 drivers
L_0x7f893c7d9180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5569778b72b0_0 .net *"_s19", 1 0, L_0x7f893c7d9180;  1 drivers
v0x5569778b7390_0 .net *"_s2", 0 0, L_0x5569778d0be0;  1 drivers
v0x5569778b7450_0 .net *"_s22", 0 0, L_0x5569778d1470;  1 drivers
v0x5569778b7510_0 .net *"_s24", 0 0, L_0x5569778d15a0;  1 drivers
v0x5569778b75d0_0 .net *"_s26", 31 0, L_0x5569778d16a0;  1 drivers
L_0x7f893c7d91c8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5569778b77c0_0 .net *"_s29", 26 0, L_0x7f893c7d91c8;  1 drivers
L_0x7f893c7d9210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5569778b78a0_0 .net/2u *"_s30", 31 0, L_0x7f893c7d9210;  1 drivers
v0x5569778b7980_0 .net *"_s32", 0 0, L_0x5569778d1790;  1 drivers
v0x5569778b7a40_0 .net *"_s34", 0 0, L_0x5569778d18d0;  1 drivers
v0x5569778b7b00_0 .net *"_s36", 31 0, L_0x5569778d19e0;  1 drivers
v0x5569778b7be0_0 .net *"_s38", 6 0, L_0x5569778d1ae0;  1 drivers
v0x5569778b7cc0_0 .net *"_s4", 31 0, L_0x5569778d0ca0;  1 drivers
L_0x7f893c7d9258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5569778b7da0_0 .net *"_s41", 1 0, L_0x7f893c7d9258;  1 drivers
L_0x7f893c7d90f0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5569778b7e80_0 .net *"_s7", 26 0, L_0x7f893c7d90f0;  1 drivers
L_0x7f893c7d9138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5569778b7f60_0 .net/2u *"_s8", 31 0, L_0x7f893c7d9138;  1 drivers
v0x5569778b8040_0 .net "clk_i", 0 0, v0x5569778bf280_0;  alias, 1 drivers
v0x5569778b80e0 .array/s "register", 31 0, 31 0;
L_0x5569778d0b40 .cmp/eq 5, L_0x5569778d1dc0, v0x5569778b3190_0;
L_0x5569778d0ca0 .concat [ 5 27 0 0], L_0x5569778d1dc0, L_0x7f893c7d90f0;
L_0x5569778d0e30 .cmp/ne 32, L_0x5569778d0ca0, L_0x7f893c7d9138;
L_0x5569778d1080 .array/port v0x5569778b80e0, L_0x5569778d1120;
L_0x5569778d1120 .concat [ 5 2 0 0], L_0x5569778d1dc0, L_0x7f893c7d9180;
L_0x5569778d1260 .functor MUXZ 32, L_0x5569778d1080, v0x5569778b5200_0, L_0x5569778d0f70, C4<>;
L_0x5569778d1470 .cmp/eq 5, L_0x5569778d1ef0, v0x5569778b3190_0;
L_0x5569778d16a0 .concat [ 5 27 0 0], L_0x5569778d1ef0, L_0x7f893c7d91c8;
L_0x5569778d1790 .cmp/ne 32, L_0x5569778d16a0, L_0x7f893c7d9210;
L_0x5569778d19e0 .array/port v0x5569778b80e0, L_0x5569778d1ae0;
L_0x5569778d1ae0 .concat [ 5 2 0 0], L_0x5569778d1ef0, L_0x7f893c7d9258;
L_0x5569778d1c60 .functor MUXZ 32, L_0x5569778d19e0, v0x5569778b5200_0, L_0x5569778d18d0, C4<>;
S_0x5569778b82a0 .scope module, "dcache" "dcache_controller" 3 144, 21 1 0, S_0x556977841e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 256 "mem_data_i"
    .port_info 3 /INPUT 1 "mem_ack_i"
    .port_info 4 /OUTPUT 256 "mem_data_o"
    .port_info 5 /OUTPUT 32 "mem_addr_o"
    .port_info 6 /OUTPUT 1 "mem_enable_o"
    .port_info 7 /OUTPUT 1 "mem_write_o"
    .port_info 8 /INPUT 32 "cpu_data_i"
    .port_info 9 /INPUT 32 "cpu_addr_i"
    .port_info 10 /INPUT 1 "cpu_MemRead_i"
    .port_info 11 /INPUT 1 "cpu_MemWrite_i"
    .port_info 12 /OUTPUT 32 "cpu_data_o"
    .port_info 13 /OUTPUT 1 "cpu_stall_o"
P_0x556977883680 .param/l "STATE_IDLE" 0 21 69, C4<000>;
P_0x5569778836c0 .param/l "STATE_MISS" 0 21 73, C4<100>;
P_0x556977883700 .param/l "STATE_READMISS" 0 21 70, C4<001>;
P_0x556977883740 .param/l "STATE_READMISSOK" 0 21 71, C4<010>;
P_0x556977883780 .param/l "STATE_WRITEBACK" 0 21 72, C4<011>;
L_0x5569778d2ac0 .functor OR 1, v0x5569778abb50_0, v0x5569778abd90_0, C4<0>, C4<0>;
L_0x5569778d3b90 .functor NOT 1, v0x5569778b9890_0, C4<0>, C4<0>, C4<0>;
L_0x5569778d3c50 .functor AND 1, L_0x5569778d3b90, L_0x5569778d2ac0, C4<1>, C4<1>;
L_0x5569778d3d60 .functor BUFZ 32, v0x5569778bb650_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5569778d4130 .functor BUFZ 4, L_0x5569778d3a50, C4<0000>, C4<0000>, C4<0000>;
L_0x5569778d4240 .functor BUFZ 1, L_0x5569778d2ac0, C4<0>, C4<0>, C4<0>;
L_0x5569778d4340 .functor OR 1, v0x5569778bb1c0_0, L_0x5569778d4ed0, C4<0>, C4<0>;
L_0x5569778d46d0 .functor BUFZ 1, v0x5569778bc080_0, C4<0>, C4<0>, C4<0>;
L_0x5569778d4cd0 .functor BUFZ 256, v0x5569778b96f0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x5569778d4dd0 .functor BUFZ 1, v0x5569778bc200_0, C4<0>, C4<0>, C4<0>;
L_0x5569778d4ed0 .functor AND 1, v0x5569778b9890_0, v0x5569778abd90_0, C4<1>, C4<1>;
L_0x5569778d4fd0 .functor BUFZ 1, L_0x5569778d4ed0, C4<0>, C4<0>, C4<0>;
v0x5569778ba520_0 .net *"_s19", 22 0, L_0x5569778d3fb0;  1 drivers
L_0x7f893c7d9378 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5569778ba620_0 .net/2u *"_s28", 0 0, L_0x7f893c7d9378;  1 drivers
L_0x7f893c7d93c0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5569778ba700_0 .net/2u *"_s36", 4 0, L_0x7f893c7d93c0;  1 drivers
v0x5569778ba7c0_0 .net *"_s38", 30 0, L_0x5569778d4820;  1 drivers
v0x5569778ba8a0_0 .net *"_s40", 31 0, L_0x5569778d48c0;  1 drivers
L_0x7f893c7d9408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5569778ba980_0 .net *"_s43", 0 0, L_0x7f893c7d9408;  1 drivers
L_0x7f893c7d9450 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5569778baa60_0 .net/2u *"_s44", 4 0, L_0x7f893c7d9450;  1 drivers
v0x5569778bab40_0 .net *"_s46", 31 0, L_0x5569778d49b0;  1 drivers
v0x5569778bac20_0 .net *"_s8", 0 0, L_0x5569778d3b90;  1 drivers
v0x5569778bad90_0 .net "cache_dirty", 0 0, L_0x5569778d4fd0;  1 drivers
v0x5569778bae50_0 .net "cache_sram_data", 255 0, L_0x5569778d45e0;  1 drivers
v0x5569778baf10_0 .net "cache_sram_enable", 0 0, L_0x5569778d4240;  1 drivers
v0x5569778bafb0_0 .net "cache_sram_index", 3 0, L_0x5569778d4130;  1 drivers
v0x5569778bb050_0 .net "cache_sram_tag", 24 0, L_0x5569778d4400;  1 drivers
v0x5569778bb0f0_0 .net "cache_sram_write", 0 0, L_0x5569778d4340;  1 drivers
v0x5569778bb1c0_0 .var "cache_write", 0 0;
v0x5569778bb260_0 .net "clk_i", 0 0, v0x5569778bf280_0;  alias, 1 drivers
v0x5569778bb410_0 .net "cpu_MemRead_i", 0 0, v0x5569778abb50_0;  1 drivers
v0x5569778bb4e0_0 .net "cpu_MemWrite_i", 0 0, v0x5569778abd90_0;  1 drivers
v0x5569778bb5b0_0 .net "cpu_addr_i", 31 0, v0x5569778ab7b0_0;  alias, 1 drivers
v0x5569778bb650_0 .var "cpu_data", 31 0;
v0x5569778bb6f0_0 .net "cpu_data_i", 31 0, v0x5569778ab960_0;  1 drivers
v0x5569778bb7c0_0 .net "cpu_data_o", 31 0, L_0x5569778d3d60;  alias, 1 drivers
v0x5569778bb890_0 .net "cpu_index", 3 0, L_0x5569778d3a50;  1 drivers
v0x5569778bb950_0 .net "cpu_offset", 4 0, L_0x5569778d3af0;  1 drivers
v0x5569778bba30_0 .net "cpu_req", 0 0, L_0x5569778d2ac0;  1 drivers
v0x5569778bbaf0_0 .net "cpu_stall_o", 0 0, L_0x5569778d3c50;  alias, 1 drivers
v0x5569778bbb90_0 .net "cpu_tag", 22 0, L_0x5569778d39b0;  1 drivers
v0x5569778bbc70_0 .net "hit", 0 0, v0x5569778b9890_0;  1 drivers
v0x5569778bbd40_0 .net "mem_ack_i", 0 0, L_0x5569778d4b30;  alias, 1 drivers
v0x5569778bbde0_0 .net "mem_addr_o", 31 0, L_0x5569778d4ba0;  alias, 1 drivers
v0x5569778bbec0_0 .net "mem_data_i", 255 0, v0x5569778be950_0;  alias, 1 drivers
v0x5569778bbfa0_0 .net "mem_data_o", 255 0, L_0x5569778d4cd0;  alias, 1 drivers
v0x5569778bc080_0 .var "mem_enable", 0 0;
v0x5569778bc140_0 .net "mem_enable_o", 0 0, L_0x5569778d46d0;  alias, 1 drivers
v0x5569778bc200_0 .var "mem_write", 0 0;
v0x5569778bc2c0_0 .net "mem_write_o", 0 0, L_0x5569778d4dd0;  alias, 1 drivers
v0x5569778bc380_0 .net "r_hit_data", 255 0, L_0x5569778d50b0;  1 drivers
v0x5569778bc460_0 .net "rst_i", 0 0, v0x5569778bf340_0;  alias, 1 drivers
v0x5569778bc500_0 .net "sram_cache_data", 255 0, v0x5569778b96f0_0;  1 drivers
v0x5569778bc5c0_0 .net "sram_cache_tag", 24 0, v0x5569778ba240_0;  1 drivers
v0x5569778bc690_0 .net "sram_dirty", 0 0, L_0x5569778d3f10;  1 drivers
v0x5569778bc730_0 .net "sram_tag", 21 0, L_0x5569778d4090;  1 drivers
v0x5569778bc810_0 .net "sram_valid", 0 0, L_0x5569778d3e20;  1 drivers
v0x5569778bc8d0_0 .var/i "start", 31 0;
v0x5569778bc9b0_0 .var "state", 2 0;
v0x5569778bca90_0 .var "w_hit_data", 255 0;
v0x5569778bcb70_0 .var "write_back", 0 0;
v0x5569778bcc30_0 .net "write_hit", 0 0, L_0x5569778d4ed0;  1 drivers
E_0x5569778b5c70 .event edge, v0x5569778ab960_0, v0x5569778bc380_0, v0x5569778bb950_0;
E_0x5569778b87f0 .event edge, v0x5569778bc380_0, v0x5569778bb950_0;
L_0x5569778d39b0 .part v0x5569778ab7b0_0, 9, 23;
L_0x5569778d3a50 .part v0x5569778ab7b0_0, 5, 4;
L_0x5569778d3af0 .part v0x5569778ab7b0_0, 0, 5;
L_0x5569778d3e20 .part v0x5569778ba240_0, 24, 1;
L_0x5569778d3f10 .part v0x5569778ba240_0, 23, 1;
L_0x5569778d3fb0 .part v0x5569778ba240_0, 0, 23;
L_0x5569778d4090 .part L_0x5569778d3fb0, 0, 22;
L_0x5569778d4400 .concat [ 23 1 1 0], L_0x5569778d39b0, L_0x5569778d4fd0, L_0x7f893c7d9378;
L_0x5569778d45e0 .functor MUXZ 256, v0x5569778be950_0, v0x5569778bca90_0, v0x5569778b9890_0, C4<>;
L_0x5569778d4820 .concat [ 5 4 22 0], L_0x7f893c7d93c0, L_0x5569778d3a50, L_0x5569778d4090;
L_0x5569778d48c0 .concat [ 31 1 0 0], L_0x5569778d4820, L_0x7f893c7d9408;
L_0x5569778d49b0 .concat [ 5 4 23 0], L_0x7f893c7d9450, L_0x5569778d3a50, L_0x5569778d39b0;
L_0x5569778d4ba0 .functor MUXZ 32, L_0x5569778d49b0, L_0x5569778d48c0, v0x5569778bcb70_0, C4<>;
L_0x5569778d50b0 .functor MUXZ 256, v0x5569778be950_0, v0x5569778b96f0_0, v0x5569778b9890_0, C4<>;
S_0x5569778b8850 .scope module, "dcache_sram" "dcache_sram" 21 214, 22 1 0, S_0x5569778b82a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 4 "addr_i"
    .port_info 3 /INPUT 25 "tag_i"
    .port_info 4 /INPUT 256 "data_i"
    .port_info 5 /INPUT 1 "enable_i"
    .port_info 6 /INPUT 1 "write_i"
    .port_info 7 /OUTPUT 25 "tag_o"
    .port_info 8 /OUTPUT 256 "data_o"
    .port_info 9 /OUTPUT 1 "hit_o"
v0x5569778b8dd0 .array "LRU", 31 0, 0 0;
v0x5569778b8e90_0 .net "addr_i", 3 0, L_0x5569778d4130;  alias, 1 drivers
v0x5569778b8f70_0 .net "clk_i", 0 0, v0x5569778bf280_0;  alias, 1 drivers
v0x5569778b9010 .array "data", 31 0, 255 0;
v0x5569778b95c0_0 .net "data_i", 255 0, L_0x5569778d45e0;  alias, 1 drivers
v0x5569778b96f0_0 .var "data_o", 255 0;
v0x5569778b97d0_0 .net "enable_i", 0 0, L_0x5569778d4240;  alias, 1 drivers
v0x5569778b9890_0 .var "hit_o", 0 0;
v0x5569778b9950_0 .var/i "i", 31 0;
v0x5569778b9a30_0 .var/i "j", 31 0;
v0x5569778b9b10_0 .net "rst_i", 0 0, v0x5569778bf340_0;  alias, 1 drivers
v0x5569778b9bb0 .array "tag", 31 0, 24 0;
v0x5569778ba160_0 .net "tag_i", 24 0, L_0x5569778d4400;  alias, 1 drivers
v0x5569778ba240_0 .var "tag_o", 24 0;
v0x5569778ba320_0 .net "write_i", 0 0, L_0x5569778d4340;  alias, 1 drivers
v0x5569778b9bb0_0 .array/port v0x5569778b9bb0, 0;
E_0x5569778b8b40/0 .event edge, v0x5569778b97d0_0, v0x5569778ba160_0, v0x5569778b8e90_0, v0x5569778b9bb0_0;
v0x5569778b9bb0_1 .array/port v0x5569778b9bb0, 1;
v0x5569778b9bb0_2 .array/port v0x5569778b9bb0, 2;
v0x5569778b9bb0_3 .array/port v0x5569778b9bb0, 3;
v0x5569778b9bb0_4 .array/port v0x5569778b9bb0, 4;
E_0x5569778b8b40/1 .event edge, v0x5569778b9bb0_1, v0x5569778b9bb0_2, v0x5569778b9bb0_3, v0x5569778b9bb0_4;
v0x5569778b9bb0_5 .array/port v0x5569778b9bb0, 5;
v0x5569778b9bb0_6 .array/port v0x5569778b9bb0, 6;
v0x5569778b9bb0_7 .array/port v0x5569778b9bb0, 7;
v0x5569778b9bb0_8 .array/port v0x5569778b9bb0, 8;
E_0x5569778b8b40/2 .event edge, v0x5569778b9bb0_5, v0x5569778b9bb0_6, v0x5569778b9bb0_7, v0x5569778b9bb0_8;
v0x5569778b9bb0_9 .array/port v0x5569778b9bb0, 9;
v0x5569778b9bb0_10 .array/port v0x5569778b9bb0, 10;
v0x5569778b9bb0_11 .array/port v0x5569778b9bb0, 11;
v0x5569778b9bb0_12 .array/port v0x5569778b9bb0, 12;
E_0x5569778b8b40/3 .event edge, v0x5569778b9bb0_9, v0x5569778b9bb0_10, v0x5569778b9bb0_11, v0x5569778b9bb0_12;
v0x5569778b9bb0_13 .array/port v0x5569778b9bb0, 13;
v0x5569778b9bb0_14 .array/port v0x5569778b9bb0, 14;
v0x5569778b9bb0_15 .array/port v0x5569778b9bb0, 15;
v0x5569778b9bb0_16 .array/port v0x5569778b9bb0, 16;
E_0x5569778b8b40/4 .event edge, v0x5569778b9bb0_13, v0x5569778b9bb0_14, v0x5569778b9bb0_15, v0x5569778b9bb0_16;
v0x5569778b9bb0_17 .array/port v0x5569778b9bb0, 17;
v0x5569778b9bb0_18 .array/port v0x5569778b9bb0, 18;
v0x5569778b9bb0_19 .array/port v0x5569778b9bb0, 19;
v0x5569778b9bb0_20 .array/port v0x5569778b9bb0, 20;
E_0x5569778b8b40/5 .event edge, v0x5569778b9bb0_17, v0x5569778b9bb0_18, v0x5569778b9bb0_19, v0x5569778b9bb0_20;
v0x5569778b9bb0_21 .array/port v0x5569778b9bb0, 21;
v0x5569778b9bb0_22 .array/port v0x5569778b9bb0, 22;
v0x5569778b9bb0_23 .array/port v0x5569778b9bb0, 23;
v0x5569778b9bb0_24 .array/port v0x5569778b9bb0, 24;
E_0x5569778b8b40/6 .event edge, v0x5569778b9bb0_21, v0x5569778b9bb0_22, v0x5569778b9bb0_23, v0x5569778b9bb0_24;
v0x5569778b9bb0_25 .array/port v0x5569778b9bb0, 25;
v0x5569778b9bb0_26 .array/port v0x5569778b9bb0, 26;
v0x5569778b9bb0_27 .array/port v0x5569778b9bb0, 27;
v0x5569778b9bb0_28 .array/port v0x5569778b9bb0, 28;
E_0x5569778b8b40/7 .event edge, v0x5569778b9bb0_25, v0x5569778b9bb0_26, v0x5569778b9bb0_27, v0x5569778b9bb0_28;
v0x5569778b9bb0_29 .array/port v0x5569778b9bb0, 29;
v0x5569778b9bb0_30 .array/port v0x5569778b9bb0, 30;
v0x5569778b9bb0_31 .array/port v0x5569778b9bb0, 31;
v0x5569778b9010_0 .array/port v0x5569778b9010, 0;
E_0x5569778b8b40/8 .event edge, v0x5569778b9bb0_29, v0x5569778b9bb0_30, v0x5569778b9bb0_31, v0x5569778b9010_0;
v0x5569778b9010_1 .array/port v0x5569778b9010, 1;
v0x5569778b9010_2 .array/port v0x5569778b9010, 2;
v0x5569778b9010_3 .array/port v0x5569778b9010, 3;
v0x5569778b9010_4 .array/port v0x5569778b9010, 4;
E_0x5569778b8b40/9 .event edge, v0x5569778b9010_1, v0x5569778b9010_2, v0x5569778b9010_3, v0x5569778b9010_4;
v0x5569778b9010_5 .array/port v0x5569778b9010, 5;
v0x5569778b9010_6 .array/port v0x5569778b9010, 6;
v0x5569778b9010_7 .array/port v0x5569778b9010, 7;
v0x5569778b9010_8 .array/port v0x5569778b9010, 8;
E_0x5569778b8b40/10 .event edge, v0x5569778b9010_5, v0x5569778b9010_6, v0x5569778b9010_7, v0x5569778b9010_8;
v0x5569778b9010_9 .array/port v0x5569778b9010, 9;
v0x5569778b9010_10 .array/port v0x5569778b9010, 10;
v0x5569778b9010_11 .array/port v0x5569778b9010, 11;
v0x5569778b9010_12 .array/port v0x5569778b9010, 12;
E_0x5569778b8b40/11 .event edge, v0x5569778b9010_9, v0x5569778b9010_10, v0x5569778b9010_11, v0x5569778b9010_12;
v0x5569778b9010_13 .array/port v0x5569778b9010, 13;
v0x5569778b9010_14 .array/port v0x5569778b9010, 14;
v0x5569778b9010_15 .array/port v0x5569778b9010, 15;
v0x5569778b9010_16 .array/port v0x5569778b9010, 16;
E_0x5569778b8b40/12 .event edge, v0x5569778b9010_13, v0x5569778b9010_14, v0x5569778b9010_15, v0x5569778b9010_16;
v0x5569778b9010_17 .array/port v0x5569778b9010, 17;
v0x5569778b9010_18 .array/port v0x5569778b9010, 18;
v0x5569778b9010_19 .array/port v0x5569778b9010, 19;
v0x5569778b9010_20 .array/port v0x5569778b9010, 20;
E_0x5569778b8b40/13 .event edge, v0x5569778b9010_17, v0x5569778b9010_18, v0x5569778b9010_19, v0x5569778b9010_20;
v0x5569778b9010_21 .array/port v0x5569778b9010, 21;
v0x5569778b9010_22 .array/port v0x5569778b9010, 22;
v0x5569778b9010_23 .array/port v0x5569778b9010, 23;
v0x5569778b9010_24 .array/port v0x5569778b9010, 24;
E_0x5569778b8b40/14 .event edge, v0x5569778b9010_21, v0x5569778b9010_22, v0x5569778b9010_23, v0x5569778b9010_24;
v0x5569778b9010_25 .array/port v0x5569778b9010, 25;
v0x5569778b9010_26 .array/port v0x5569778b9010, 26;
v0x5569778b9010_27 .array/port v0x5569778b9010, 27;
v0x5569778b9010_28 .array/port v0x5569778b9010, 28;
E_0x5569778b8b40/15 .event edge, v0x5569778b9010_25, v0x5569778b9010_26, v0x5569778b9010_27, v0x5569778b9010_28;
v0x5569778b9010_29 .array/port v0x5569778b9010, 29;
v0x5569778b9010_30 .array/port v0x5569778b9010, 30;
v0x5569778b9010_31 .array/port v0x5569778b9010, 31;
E_0x5569778b8b40/16 .event edge, v0x5569778b9010_29, v0x5569778b9010_30, v0x5569778b9010_31, v0x5569778b95c0_0;
E_0x5569778b8b40 .event/or E_0x5569778b8b40/0, E_0x5569778b8b40/1, E_0x5569778b8b40/2, E_0x5569778b8b40/3, E_0x5569778b8b40/4, E_0x5569778b8b40/5, E_0x5569778b8b40/6, E_0x5569778b8b40/7, E_0x5569778b8b40/8, E_0x5569778b8b40/9, E_0x5569778b8b40/10, E_0x5569778b8b40/11, E_0x5569778b8b40/12, E_0x5569778b8b40/13, E_0x5569778b8b40/14, E_0x5569778b8b40/15, E_0x5569778b8b40/16;
S_0x5569778bda40 .scope module, "Data_Memory" "Data_Memory" 2 37, 23 1 0, S_0x55697787a2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 32 "addr_i"
    .port_info 3 /INPUT 256 "data_i"
    .port_info 4 /INPUT 1 "enable_i"
    .port_info 5 /INPUT 1 "write_i"
    .port_info 6 /OUTPUT 1 "ack_o"
    .port_info 7 /OUTPUT 256 "data_o"
P_0x5569778bdbe0 .param/l "STATE_IDLE" 0 23 31, C4<0>;
P_0x5569778bdc20 .param/l "STATE_WAIT" 0 23 32, C4<1>;
L_0x5569778d4b30 .functor AND 1, L_0x5569778d57b0, L_0x5569778d5850, C4<1>, C4<1>;
L_0x7f893c7d9498 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5569778bde70_0 .net/2u *"_s0", 1 0, L_0x7f893c7d9498;  1 drivers
v0x5569778bdf50_0 .net *"_s10", 31 0, L_0x5569778d5a90;  1 drivers
v0x5569778be030_0 .net *"_s12", 26 0, L_0x5569778d59f0;  1 drivers
L_0x7f893c7d9528 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5569778be120_0 .net *"_s14", 4 0, L_0x7f893c7d9528;  1 drivers
v0x5569778be200_0 .net *"_s2", 0 0, L_0x5569778d57b0;  1 drivers
L_0x7f893c7d94e0 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x5569778be310_0 .net/2u *"_s4", 3 0, L_0x7f893c7d94e0;  1 drivers
v0x5569778be3f0_0 .net *"_s6", 0 0, L_0x5569778d5850;  1 drivers
v0x5569778be4b0_0 .net "ack_o", 0 0, L_0x5569778d4b30;  alias, 1 drivers
v0x5569778be5a0_0 .net "addr", 26 0, L_0x5569778d5c00;  1 drivers
v0x5569778be710_0 .net "addr_i", 31 0, L_0x5569778d4ba0;  alias, 1 drivers
v0x5569778be7d0_0 .net "clk_i", 0 0, v0x5569778bf280_0;  alias, 1 drivers
v0x5569778be870_0 .var "count", 3 0;
v0x5569778be950_0 .var "data", 255 0;
v0x5569778bea30_0 .net "data_i", 255 0, L_0x5569778d4cd0;  alias, 1 drivers
v0x5569778beb40_0 .net "data_o", 255 0, v0x5569778be950_0;  alias, 1 drivers
v0x5569778bec50_0 .net "enable_i", 0 0, L_0x5569778d46d0;  alias, 1 drivers
v0x5569778bed40 .array "memory", 511 0, 255 0;
v0x5569778bef10_0 .net "rst_i", 0 0, v0x5569778bf340_0;  alias, 1 drivers
v0x5569778befb0_0 .var "state", 1 0;
v0x5569778bf090_0 .net "write_i", 0 0, L_0x5569778d4dd0;  alias, 1 drivers
L_0x5569778d57b0 .cmp/eq 2, v0x5569778befb0_0, L_0x7f893c7d9498;
L_0x5569778d5850 .cmp/eq 4, v0x5569778be870_0, L_0x7f893c7d94e0;
L_0x5569778d59f0 .part L_0x5569778d4ba0, 5, 27;
L_0x5569778d5a90 .concat [ 27 5 0 0], L_0x5569778d59f0, L_0x7f893c7d9528;
L_0x5569778d5c00 .part L_0x5569778d5a90, 0, 27;
    .scope S_0x5569778aa7a0;
T_0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5569778aab10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569778aac10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569778ab1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569778aaf40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569778aad70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569778aae30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569778aacd0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x5569778aa7a0;
T_1 ;
    %wait E_0x556977894bc0;
    %load/vec4 v0x5569778ab000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5569778aab10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569778aac10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569778ab1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569778aaf40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569778aad70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569778aae30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569778aacd0_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5569778ab0c0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5569778aab10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569778aac10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569778ab1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569778aaf40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569778aad70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569778aae30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569778aacd0_0, 0, 1;
    %jmp T_1.8;
T_1.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5569778aab10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569778aac10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569778ab1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569778aaf40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569778aad70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569778aae30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569778aacd0_0, 0, 1;
    %jmp T_1.8;
T_1.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5569778aab10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569778aac10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569778ab1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569778aaf40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569778aad70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569778aae30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569778aacd0_0, 0, 1;
    %jmp T_1.8;
T_1.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5569778aab10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569778aac10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569778ab1a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569778aaf40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569778aad70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569778aae30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569778aacd0_0, 0, 1;
    %jmp T_1.8;
T_1.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5569778aab10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569778aac10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569778ab1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569778aaf40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569778aad70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569778aae30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569778aacd0_0, 0, 1;
    %jmp T_1.8;
T_1.6 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5569778aab10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569778aac10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569778ab1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569778aaf40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569778aad70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569778aae30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569778aacd0_0, 0, 1;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5569778b5aa0;
T_2 ;
    %wait E_0x5569778b5d60;
    %load/vec4 v0x5569778b60e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5569778b6040_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5569778b6180_0;
    %inv;
    %load/vec4 v0x5569778b5de0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x5569778b62b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x5569778b5f40_0;
    %assign/vec4 v0x5569778b6040_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5569778b6040_0, 0;
T_2.5 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5569778b6490;
T_3 ;
    %wait E_0x556977894c00;
    %load/vec4 v0x5569778b6d30_0;
    %load/vec4 v0x5569778b6730_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x5569778b6860_0;
    %load/vec4 v0x5569778b6730_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5569778b80e0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5569778b3ee0;
T_4 ;
    %wait E_0x5569778b40b0;
    %load/vec4 v0x5569778b4410_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x5569778b4130_0;
    %store/vec4 v0x5569778b4310_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5569778b4240_0;
    %store/vec4 v0x5569778b4310_0, 0, 32;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5569778b4dd0;
T_5 ;
    %wait E_0x5569778b4fa0;
    %load/vec4 v0x5569778b5320_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x5569778b5020_0;
    %store/vec4 v0x5569778b5200_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5569778b5130_0;
    %store/vec4 v0x5569778b5200_0, 0, 32;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5569778b5430;
T_6 ;
    %wait E_0x5569778b5600;
    %load/vec4 v0x5569778b5930_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x5569778b5680_0;
    %store/vec4 v0x5569778b5860_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5569778b5790_0;
    %store/vec4 v0x5569778b5860_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5569778b3730;
T_7 ;
    %wait E_0x5569778b3900;
    %load/vec4 v0x5569778b3d40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %jmp T_7.3;
T_7.0 ;
    %load/vec4 v0x5569778b3990_0;
    %store/vec4 v0x5569778b3c80_0, 0, 32;
    %jmp T_7.3;
T_7.1 ;
    %load/vec4 v0x5569778b3aa0_0;
    %store/vec4 v0x5569778b3c80_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x5569778b3b60_0;
    %store/vec4 v0x5569778b3c80_0, 0, 32;
    %jmp T_7.3;
T_7.3 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5569778b4530;
T_8 ;
    %wait E_0x5569778b4810;
    %load/vec4 v0x5569778b4c40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %jmp T_8.3;
T_8.0 ;
    %load/vec4 v0x5569778b48a0_0;
    %store/vec4 v0x5569778b4b50_0, 0, 32;
    %jmp T_8.3;
T_8.1 ;
    %load/vec4 v0x5569778b49b0_0;
    %store/vec4 v0x5569778b4b50_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x5569778b4a80_0;
    %store/vec4 v0x5569778b4b50_0, 0, 32;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55697785f460;
T_9 ;
    %wait E_0x5569777a0430;
    %load/vec4 v0x55697786ed80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %jmp T_9.8;
T_9.0 ;
    %load/vec4 v0x5569778601a0_0;
    %load/vec4 v0x556977864160_0;
    %and;
    %store/vec4 v0x55697784b2e0_0, 0, 32;
    %jmp T_9.8;
T_9.1 ;
    %load/vec4 v0x5569778601a0_0;
    %load/vec4 v0x556977864160_0;
    %xor;
    %store/vec4 v0x55697784b2e0_0, 0, 32;
    %jmp T_9.8;
T_9.2 ;
    %load/vec4 v0x5569778601a0_0;
    %load/vec4 v0x556977864160_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x55697784b2e0_0, 0, 32;
    %jmp T_9.8;
T_9.3 ;
    %load/vec4 v0x5569778601a0_0;
    %load/vec4 v0x556977864160_0;
    %add;
    %store/vec4 v0x55697784b2e0_0, 0, 32;
    %jmp T_9.8;
T_9.4 ;
    %load/vec4 v0x5569778601a0_0;
    %load/vec4 v0x556977864160_0;
    %sub;
    %store/vec4 v0x55697784b2e0_0, 0, 32;
    %jmp T_9.8;
T_9.5 ;
    %load/vec4 v0x5569778601a0_0;
    %load/vec4 v0x556977864160_0;
    %mul;
    %store/vec4 v0x55697784b2e0_0, 0, 32;
    %jmp T_9.8;
T_9.6 ;
    %load/vec4 v0x5569778601a0_0;
    %load/vec4 v0x556977864160_0;
    %add;
    %store/vec4 v0x55697784b2e0_0, 0, 32;
    %jmp T_9.8;
T_9.7 ;
    %load/vec4 v0x5569778601a0_0;
    %load/vec4 v0x556977864160_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x55697784b2e0_0, 0, 32;
    %jmp T_9.8;
T_9.8 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5569778a9a70;
T_10 ;
    %wait E_0x5569777a08b0;
    %load/vec4 v0x5569778730f0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x556977875120_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %jmp T_10.8;
T_10.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556977878820_0, 0, 3;
    %jmp T_10.8;
T_10.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x556977878820_0, 0, 3;
    %jmp T_10.8;
T_10.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x556977878820_0, 0, 3;
    %jmp T_10.8;
T_10.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x556977878820_0, 0, 3;
    %jmp T_10.8;
T_10.6 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x556977878820_0, 0, 3;
    %jmp T_10.8;
T_10.7 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x556977878820_0, 0, 3;
    %jmp T_10.8;
T_10.8 ;
    %pop/vec4 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5569778730f0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_10.9, 4;
    %load/vec4 v0x556977875120_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %jmp T_10.14;
T_10.11 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x556977878820_0, 0, 3;
    %jmp T_10.14;
T_10.12 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x556977878820_0, 0, 3;
    %jmp T_10.14;
T_10.13 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x556977878820_0, 0, 3;
    %jmp T_10.14;
T_10.14 ;
    %pop/vec4 1;
    %jmp T_10.10;
T_10.9 ;
    %load/vec4 v0x5569778730f0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_10.15, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x556977878820_0, 0, 3;
T_10.15 ;
T_10.10 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5569778b8850;
T_11 ;
    %wait E_0x5569778b5d60;
    %load/vec4 v0x5569778b9b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5569778b9950_0, 0, 32;
T_11.2 ;
    %load/vec4 v0x5569778b9950_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_11.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5569778b9a30_0, 0, 32;
T_11.4 ;
    %load/vec4 v0x5569778b9a30_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_11.5, 5;
    %pushi/vec4 0, 0, 25;
    %load/vec4 v0x5569778b9950_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x5569778b9a30_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5569778b9bb0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5569778b9950_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x5569778b9a30_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5569778b9010, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5569778b9950_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x5569778b9a30_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5569778b8dd0, 0, 4;
    %load/vec4 v0x5569778b9a30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5569778b9a30_0, 0, 32;
    %jmp T_11.4;
T_11.5 ;
    %load/vec4 v0x5569778b9950_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5569778b9950_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
T_11.0 ;
    %load/vec4 v0x5569778b97d0_0;
    %load/vec4 v0x5569778ba320_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x5569778b8e90_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x5569778b8dd0, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.8, 4;
    %load/vec4 v0x5569778ba160_0;
    %load/vec4 v0x5569778b8e90_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5569778b9bb0, 0, 4;
    %load/vec4 v0x5569778b95c0_0;
    %load/vec4 v0x5569778b8e90_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5569778b9010, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x5569778b8e90_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5569778b8dd0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5569778b8e90_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5569778b8dd0, 0, 4;
    %jmp T_11.9;
T_11.8 ;
    %load/vec4 v0x5569778ba160_0;
    %load/vec4 v0x5569778b8e90_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5569778b9bb0, 0, 4;
    %load/vec4 v0x5569778b95c0_0;
    %load/vec4 v0x5569778b8e90_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5569778b9010, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x5569778b8e90_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5569778b8dd0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5569778b8e90_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5569778b8dd0, 0, 4;
T_11.9 ;
T_11.6 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5569778b8850;
T_12 ;
    %wait E_0x5569778b8b40;
    %load/vec4 v0x5569778b97d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x5569778ba160_0;
    %load/vec4 v0x5569778b8e90_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x5569778b9bb0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5569778b8e90_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x5569778b9bb0, 4;
    %parti/s 1, 24, 6;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x5569778b8e90_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x5569778b9010, 4;
    %assign/vec4 v0x5569778b96f0_0, 0;
    %load/vec4 v0x5569778b8e90_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x5569778b9bb0, 4;
    %assign/vec4 v0x5569778ba240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5569778b9890_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x5569778ba160_0;
    %load/vec4 v0x5569778b8e90_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5569778b9bb0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5569778b8e90_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5569778b9bb0, 4;
    %parti/s 1, 24, 6;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x5569778b8e90_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5569778b9010, 4;
    %assign/vec4 v0x5569778b96f0_0, 0;
    %load/vec4 v0x5569778b8e90_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5569778b9bb0, 4;
    %assign/vec4 v0x5569778ba240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5569778b9890_0, 0;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0x5569778b95c0_0;
    %assign/vec4 v0x5569778b96f0_0, 0;
    %load/vec4 v0x5569778ba160_0;
    %assign/vec4 v0x5569778ba240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5569778b9890_0, 0;
T_12.5 ;
T_12.3 ;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x5569778b96f0_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x5569778ba240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5569778b9890_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5569778b82a0;
T_13 ;
    %wait E_0x5569778b87f0;
    %load/vec4 v0x5569778bb950_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %store/vec4 v0x5569778bc8d0_0, 0, 32;
    %load/vec4 v0x5569778bc380_0;
    %load/vec4 v0x5569778bc8d0_0;
    %part/s 32;
    %assign/vec4 v0x5569778bb650_0, 0;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5569778b82a0;
T_14 ;
    %wait E_0x5569778b5c70;
    %load/vec4 v0x5569778bb4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x5569778bb950_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %store/vec4 v0x5569778bc8d0_0, 0, 32;
    %load/vec4 v0x5569778bc380_0;
    %assign/vec4 v0x5569778bca90_0, 0;
    %load/vec4 v0x5569778bb6f0_0;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x5569778bc8d0_0;
    %assign/vec4/off/d v0x5569778bca90_0, 4, 5;
T_14.0 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x5569778b82a0;
T_15 ;
    %wait E_0x5569778b5d60;
    %load/vec4 v0x5569778bc460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5569778bc9b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5569778bc080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5569778bc200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5569778bb1c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5569778bcb70_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x5569778bc9b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %jmp T_15.7;
T_15.2 ;
    %load/vec4 v0x5569778bba30_0;
    %load/vec4 v0x5569778bbc70_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.8, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5569778bc9b0_0, 0;
    %jmp T_15.9;
T_15.8 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5569778bc9b0_0, 0;
T_15.9 ;
    %jmp T_15.7;
T_15.3 ;
    %load/vec4 v0x5569778bc690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569778bc080_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569778bc200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569778bcb70_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5569778bc9b0_0, 0;
    %jmp T_15.11;
T_15.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569778bc080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569778bc200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569778bcb70_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5569778bc9b0_0, 0;
T_15.11 ;
    %jmp T_15.7;
T_15.4 ;
    %load/vec4 v0x5569778bbd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5569778bc080_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5569778bb1c0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5569778bc9b0_0, 0;
    %jmp T_15.13;
T_15.12 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5569778bc9b0_0, 0;
T_15.13 ;
    %jmp T_15.7;
T_15.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5569778bb1c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5569778bc9b0_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x5569778bbd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.14, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569778bc080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569778bc200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569778bcb70_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5569778bc9b0_0, 0;
    %jmp T_15.15;
T_15.14 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5569778bc9b0_0, 0;
T_15.15 ;
    %jmp T_15.7;
T_15.7 ;
    %pop/vec4 1;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5569778ad170;
T_16 ;
    %wait E_0x5569778ad3a0;
    %load/vec4 v0x5569778ad430_0;
    %load/vec4 v0x5569778ad760_0;
    %load/vec4 v0x5569778ad950_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5569778ad870_0;
    %load/vec4 v0x5569778ad950_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5569778ad5f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5569778ad6c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5569778ad520_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5569778ad5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5569778ad6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5569778ad520_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x5569778ac660;
T_17 ;
    %wait E_0x556977894e10;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5569778acb40_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5569778acc00_0, 0, 2;
    %load/vec4 v0x5569778acdf0_0;
    %load/vec4 v0x5569778acce0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x5569778acce0_0;
    %load/vec4 v0x5569778ac960_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5569778acb40_0, 0, 2;
T_17.0 ;
    %load/vec4 v0x5569778acdf0_0;
    %load/vec4 v0x5569778acce0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x5569778acce0_0;
    %load/vec4 v0x5569778aca60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5569778acc00_0, 0, 2;
T_17.2 ;
    %load/vec4 v0x5569778acf60_0;
    %load/vec4 v0x5569778acf60_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x5569778acdf0_0;
    %load/vec4 v0x5569778acce0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x5569778acce0_0;
    %load/vec4 v0x5569778ac960_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x5569778acec0_0;
    %load/vec4 v0x5569778ac960_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5569778acb40_0, 0, 2;
T_17.4 ;
    %load/vec4 v0x5569778acf60_0;
    %load/vec4 v0x5569778acf60_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x5569778acdf0_0;
    %load/vec4 v0x5569778acce0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x5569778acce0_0;
    %load/vec4 v0x5569778aca60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x5569778acec0_0;
    %load/vec4 v0x5569778aca60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5569778acc00_0, 0, 2;
T_17.6 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x5569778af960;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5569778aff10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5569778b0260_0, 0, 32;
    %end;
    .thread T_18;
    .scope S_0x5569778af960;
T_19 ;
    %wait E_0x556977894c00;
    %load/vec4 v0x5569778afd30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x5569778affe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5569778aff10_0, 0;
    %load/vec4 v0x5569778b0260_0;
    %assign/vec4 v0x5569778b0260_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x5569778afe40_0;
    %assign/vec4 v0x5569778aff10_0, 0;
    %load/vec4 v0x5569778afc50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5569778b0260_0, 0;
    %jmp T_19.5;
T_19.4 ;
    %load/vec4 v0x5569778b01c0_0;
    %assign/vec4 v0x5569778b0260_0, 0;
T_19.5 ;
T_19.3 ;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x5569778adb10;
T_20 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5569778ae0a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569778ae270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569778aedd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569778ae840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569778ae3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569778ae610_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5569778af010_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5569778af190_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5569778af500_0, 0, 32;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5569778af350_0, 0, 10;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5569778aeaf0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5569778aec30_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5569778ae9b0_0, 0, 5;
    %end;
    .thread T_20;
    .scope S_0x5569778adb10;
T_21 ;
    %wait E_0x556977894c00;
    %load/vec4 v0x5569778ae4a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x5569778adf90_0;
    %assign/vec4 v0x5569778ae0a0_0, 0;
    %load/vec4 v0x5569778ae170_0;
    %assign/vec4 v0x5569778ae270_0, 0;
    %load/vec4 v0x5569778aed00_0;
    %assign/vec4 v0x5569778aedd0_0, 0;
    %load/vec4 v0x5569778ae770_0;
    %assign/vec4 v0x5569778ae840_0, 0;
    %load/vec4 v0x5569778ae310_0;
    %assign/vec4 v0x5569778ae3b0_0, 0;
    %load/vec4 v0x5569778ae540_0;
    %assign/vec4 v0x5569778ae610_0, 0;
    %load/vec4 v0x5569778aef70_0;
    %assign/vec4 v0x5569778af010_0, 0;
    %load/vec4 v0x5569778af0b0_0;
    %assign/vec4 v0x5569778af190_0, 0;
    %load/vec4 v0x5569778af440_0;
    %assign/vec4 v0x5569778af500_0, 0;
    %load/vec4 v0x5569778af270_0;
    %assign/vec4 v0x5569778af350_0, 0;
    %load/vec4 v0x5569778aea50_0;
    %assign/vec4 v0x5569778aeaf0_0, 0;
    %load/vec4 v0x5569778aeb90_0;
    %assign/vec4 v0x5569778aec30_0, 0;
    %load/vec4 v0x5569778ae910_0;
    %assign/vec4 v0x5569778ae9b0_0, 0;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x5569778ab380;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569778ac250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569778abf10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569778abb50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569778abd90_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5569778ab7b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5569778ab960_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5569778ac0b0_0, 0, 5;
    %end;
    .thread T_22;
    .scope S_0x5569778ab380;
T_23 ;
    %wait E_0x556977894c00;
    %load/vec4 v0x5569778abc10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x5569778ac190_0;
    %assign/vec4 v0x5569778ac250_0, 0;
    %load/vec4 v0x5569778abe50_0;
    %assign/vec4 v0x5569778abf10_0, 0;
    %load/vec4 v0x5569778aba40_0;
    %assign/vec4 v0x5569778abb50_0, 0;
    %load/vec4 v0x5569778abcd0_0;
    %assign/vec4 v0x5569778abd90_0, 0;
    %load/vec4 v0x5569778ab6d0_0;
    %assign/vec4 v0x5569778ab7b0_0, 0;
    %load/vec4 v0x5569778ab870_0;
    %assign/vec4 v0x5569778ab960_0, 0;
    %load/vec4 v0x5569778abfd0_0;
    %assign/vec4 v0x5569778ac0b0_0, 0;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x5569778b2ac0;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569778b3490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569778b2fb0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5569778b2d50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5569778b3310_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5569778b3190_0, 0, 5;
    %end;
    .thread T_24;
    .scope S_0x5569778b2ac0;
T_25 ;
    %wait E_0x556977894c00;
    %load/vec4 v0x5569778b2e10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x5569778b33f0_0;
    %assign/vec4 v0x5569778b3490_0, 0;
    %load/vec4 v0x5569778b2ee0_0;
    %assign/vec4 v0x5569778b2fb0_0, 0;
    %load/vec4 v0x5569778b2c90_0;
    %assign/vec4 v0x5569778b2d50_0, 0;
    %load/vec4 v0x5569778b3250_0;
    %assign/vec4 v0x5569778b3310_0, 0;
    %load/vec4 v0x5569778b30a0_0;
    %assign/vec4 v0x5569778b3190_0, 0;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x5569778b0470;
T_26 ;
    %wait E_0x556977896590;
    %load/vec4 v0x5569778b07d0_0;
    %load/vec4 v0x5569778b08d0_0;
    %cmp/e;
    %jmp/0xz  T_26.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5569778b0730_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5569778b0730_0, 0;
T_26.1 ;
    %load/vec4 v0x5569778b0730_0;
    %load/vec4 v0x5569778b0640_0;
    %and;
    %assign/vec4 v0x5569778b09a0_0, 0;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x5569778bda40;
T_27 ;
    %wait E_0x5569778b5d60;
    %load/vec4 v0x5569778bef10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5569778befb0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5569778be870_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x5569778befb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %jmp T_27.4;
T_27.2 ;
    %load/vec4 v0x5569778bec50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.5, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5569778befb0_0, 0;
    %load/vec4 v0x5569778be870_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5569778be870_0, 0;
T_27.5 ;
    %jmp T_27.4;
T_27.3 ;
    %load/vec4 v0x5569778be870_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_27.7, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5569778befb0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5569778be870_0, 0;
    %jmp T_27.8;
T_27.7 ;
    %load/vec4 v0x5569778be870_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5569778be870_0, 0;
T_27.8 ;
    %jmp T_27.4;
T_27.4 ;
    %pop/vec4 1;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x5569778bda40;
T_28 ;
    %wait E_0x556977894c00;
    %load/vec4 v0x5569778be4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x5569778bf090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x5569778bea30_0;
    %ix/getv 3, v0x5569778be5a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5569778bed40, 0, 4;
    %load/vec4 v0x5569778bea30_0;
    %assign/vec4 v0x5569778be950_0, 0;
    %jmp T_28.3;
T_28.2 ;
    %ix/getv 4, v0x5569778be5a0_0;
    %load/vec4a v0x5569778bed40, 4;
    %store/vec4 v0x5569778be950_0, 0, 256;
T_28.3 ;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x55697787a2a0;
T_29 ;
    %delay 25, 0;
    %load/vec4 v0x5569778bf280_0;
    %inv;
    %store/vec4 v0x5569778bf280_0, 0, 1;
    %jmp T_29;
    .thread T_29;
    .scope S_0x55697787a2a0;
T_30 ;
    %vpi_call 2 50 "$dumpfile", "CPU.vcd" {0 0 0};
    %vpi_call 2 51 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5569778bf540_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569778bf280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569778bf340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569778bf400_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569778bf340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569778bf400_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5569778bfa80_0, 0, 32;
T_30.0 ;
    %load/vec4 v0x5569778bfa80_0;
    %cmpi/s 255, 0, 32;
    %jmp/0xz T_30.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5569778bfa80_0;
    %store/vec4a v0x5569778b29c0, 4, 0;
    %load/vec4 v0x5569778bfa80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5569778bfa80_0, 0, 32;
    %jmp T_30.0;
T_30.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5569778bfc40_0, 0, 32;
T_30.2 ;
    %load/vec4 v0x5569778bfc40_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_30.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5569778bfa80_0, 0, 32;
T_30.4 ;
    %load/vec4 v0x5569778bfa80_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_30.5, 5;
    %pushi/vec4 0, 0, 25;
    %load/vec4 v0x5569778bfa80_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x5569778bfc40_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5569778b9bb0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5569778bfa80_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x5569778bfc40_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5569778b9010, 4, 0;
    %load/vec4 v0x5569778bfa80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5569778bfa80_0, 0, 32;
    %jmp T_30.4;
T_30.5 ;
    %load/vec4 v0x5569778bfc40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5569778bfc40_0, 0, 32;
    %jmp T_30.2;
T_30.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5569778bfa80_0, 0, 32;
T_30.6 ;
    %load/vec4 v0x5569778bfa80_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_30.7, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5569778bfa80_0;
    %store/vec4a v0x5569778b80e0, 4, 0;
    %load/vec4 v0x5569778bfa80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5569778bfa80_0, 0, 32;
    %jmp T_30.6;
T_30.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5569778aff10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5569778b0260_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5569778ae0a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569778ae270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569778aedd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569778ae840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569778ae3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569778ae610_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5569778af010_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5569778af190_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5569778af500_0, 0, 32;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5569778af350_0, 0, 10;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5569778aeaf0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5569778aec30_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5569778ae9b0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569778ac250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569778abf10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569778abb50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569778abd90_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5569778ab7b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5569778ab960_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5569778ac0b0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569778b3490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569778b2fb0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5569778b2d50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5569778b3310_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5569778b3190_0, 0, 5;
    %vpi_call 2 117 "$readmemb", "testdata_public/instruction_1.txt", v0x5569778b29c0 {0 0 0};
    %vpi_func 2 121 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x5569778bfe80_0, 0, 32;
    %vpi_func 2 123 "$fopen" 32, "cache.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x5569778bff60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5569778bfa80_0, 0, 32;
T_30.8 ;
    %load/vec4 v0x5569778bfa80_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_30.9, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x5569778bfa80_0;
    %store/vec4a v0x5569778bed40, 4, 0;
    %load/vec4 v0x5569778bfa80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5569778bfa80_0, 0, 32;
    %jmp T_30.8;
T_30.9 ;
    %pushi/vec4 2290684177, 0, 51;
    %concati/vec4 2577015330, 0, 32;
    %concati/vec4 2863346483, 0, 32;
    %concati/vec4 3149677636, 0, 32;
    %concati/vec4 3436008789, 0, 32;
    %concati/vec4 3722339942, 0, 32;
    %concati/vec4 4008671095, 0, 32;
    %concati/vec4 8191, 0, 13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5569778bed40, 4, 0;
    %pushi/vec4 2290653593, 0, 32;
    %concati/vec4 2863315899, 0, 32;
    %concati/vec4 3435978205, 0, 32;
    %concati/vec4 4008640511, 0, 32;
    %concati/vec4 4008627404, 0, 33;
    %concati/vec4 2863302792, 0, 32;
    %concati/vec4 3435956360, 0, 33;
    %concati/vec4 286326784, 0, 30;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5569778bed40, 4, 0;
    %pushi/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5569778bed40, 4, 0;
    %pushi/vec4 2443359172, 0, 39;
    %concati/vec4 3588683775, 0, 32;
    %concati/vec4 3703216246, 0, 33;
    %concati/vec4 2825134082, 0, 33;
    %concati/vec4 2367004198, 0, 33;
    %concati/vec4 2939666427, 0, 32;
    %concati/vec4 3855926194, 0, 33;
    %concati/vec4 1323536, 0, 21;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5569778bed40, 4, 0;
    %pushi/vec4 2281771009, 0, 55;
    %concati/vec4 2550276098, 0, 32;
    %concati/vec4 2818781187, 0, 32;
    %concati/vec4 3087286276, 0, 32;
    %concati/vec4 3355791365, 0, 32;
    %concati/vec4 3624296454, 0, 32;
    %concati/vec4 3892801543, 0, 32;
    %concati/vec4 496, 0, 9;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5569778bed40, 4, 0;
    %pushi/vec4 2148073489, 0, 51;
    %concati/vec4 2149187618, 0, 32;
    %concati/vec4 2150301747, 0, 32;
    %concati/vec4 2151415876, 0, 32;
    %concati/vec4 2152530005, 0, 32;
    %concati/vec4 2153644134, 0, 32;
    %concati/vec4 2154758263, 0, 32;
    %concati/vec4 4111, 0, 13;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5569778bed40, 4, 0;
    %end;
    .thread T_30;
    .scope S_0x55697787a2a0;
T_31 ;
    %wait E_0x556977894c00;
    %load/vec4 v0x5569778bf540_0;
    %cmpi/e 200, 0, 32;
    %jmp/0xz  T_31.0, 4;
    %vpi_call 2 142 "$fdisplay", v0x5569778bfe80_0, "Flush Cache! \012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5569778bfc40_0, 0, 32;
T_31.2 ;
    %load/vec4 v0x5569778bfc40_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_31.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5569778bfa80_0, 0, 32;
T_31.4 ;
    %load/vec4 v0x5569778bfa80_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_31.5, 5;
    %load/vec4 v0x5569778bfa80_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x5569778bfc40_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x5569778b9bb0, 4;
    %store/vec4 v0x5569778c0150_0, 0, 25;
    %load/vec4 v0x5569778bfa80_0;
    %pad/s 4;
    %store/vec4 v0x5569778bfb60_0, 0, 4;
    %load/vec4 v0x5569778c0150_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0x5569778bfb60_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5569778bf4a0_0, 0, 27;
    %load/vec4 v0x5569778c0150_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.6, 8;
    %load/vec4 v0x5569778bfa80_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x5569778bfc40_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x5569778b9010, 4;
    %ix/getv 4, v0x5569778bf4a0_0;
    %store/vec4a v0x5569778bed40, 4, 0;
T_31.6 ;
    %load/vec4 v0x5569778bfa80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5569778bfa80_0, 0, 32;
    %jmp T_31.4;
T_31.5 ;
    %load/vec4 v0x5569778bfc40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5569778bfc40_0, 0, 32;
    %jmp T_31.2;
T_31.3 ;
T_31.0 ;
    %pushi/vec4 200, 0, 32;
    %load/vec4 v0x5569778bf540_0;
    %cmp/s;
    %jmp/0xz  T_31.8, 5;
    %vpi_call 2 154 "$finish" {0 0 0};
T_31.8 ;
    %vpi_call 2 158 "$fdisplay", v0x5569778bfe80_0, "cycle = %0d, Start = %b\012PC = %d", v0x5569778bf540_0, v0x5569778bf400_0, v0x5569778b6040_0 {0 0 0};
    %vpi_call 2 162 "$fdisplay", v0x5569778bfe80_0, "Registers" {0 0 0};
    %vpi_call 2 163 "$fdisplay", v0x5569778bfe80_0, "x0 = %h, x8  = %h, x16 = %h, x24 = %h", &A<v0x5569778b80e0, 0>, &A<v0x5569778b80e0, 8>, &A<v0x5569778b80e0, 16>, &A<v0x5569778b80e0, 24> {0 0 0};
    %vpi_call 2 164 "$fdisplay", v0x5569778bfe80_0, "x1 = %h, x9  = %h, x17 = %h, x25 = %h", &A<v0x5569778b80e0, 1>, &A<v0x5569778b80e0, 9>, &A<v0x5569778b80e0, 17>, &A<v0x5569778b80e0, 25> {0 0 0};
    %vpi_call 2 165 "$fdisplay", v0x5569778bfe80_0, "x2 = %h, x10 = %h, x18 = %h, x26 = %h", &A<v0x5569778b80e0, 2>, &A<v0x5569778b80e0, 10>, &A<v0x5569778b80e0, 18>, &A<v0x5569778b80e0, 26> {0 0 0};
    %vpi_call 2 166 "$fdisplay", v0x5569778bfe80_0, "x3 = %h, x11 = %h, x19 = %h, x27 = %h", &A<v0x5569778b80e0, 3>, &A<v0x5569778b80e0, 11>, &A<v0x5569778b80e0, 19>, &A<v0x5569778b80e0, 27> {0 0 0};
    %vpi_call 2 167 "$fdisplay", v0x5569778bfe80_0, "x4 = %h, x12 = %h, x20 = %h, x28 = %h", &A<v0x5569778b80e0, 4>, &A<v0x5569778b80e0, 12>, &A<v0x5569778b80e0, 20>, &A<v0x5569778b80e0, 28> {0 0 0};
    %vpi_call 2 168 "$fdisplay", v0x5569778bfe80_0, "x5 = %h, x13 = %h, x21 = %h, x29 = %h", &A<v0x5569778b80e0, 5>, &A<v0x5569778b80e0, 13>, &A<v0x5569778b80e0, 21>, &A<v0x5569778b80e0, 29> {0 0 0};
    %vpi_call 2 169 "$fdisplay", v0x5569778bfe80_0, "x6 = %h, x14 = %h, x22 = %h, x30 = %h", &A<v0x5569778b80e0, 6>, &A<v0x5569778b80e0, 14>, &A<v0x5569778b80e0, 22>, &A<v0x5569778b80e0, 30> {0 0 0};
    %vpi_call 2 170 "$fdisplay", v0x5569778bfe80_0, "x7 = %h, x15 = %h, x23 = %h, x31 = %h", &A<v0x5569778b80e0, 7>, &A<v0x5569778b80e0, 15>, &A<v0x5569778b80e0, 23>, &A<v0x5569778b80e0, 31> {0 0 0};
    %vpi_call 2 174 "$fdisplay", v0x5569778bfe80_0, "Data Memory: 0x0000 = %h", &A<v0x5569778bed40, 0> {0 0 0};
    %vpi_call 2 175 "$fdisplay", v0x5569778bfe80_0, "Data Memory: 0x0020 = %h", &A<v0x5569778bed40, 1> {0 0 0};
    %vpi_call 2 176 "$fdisplay", v0x5569778bfe80_0, "Data Memory: 0x0040 = %h", &A<v0x5569778bed40, 2> {0 0 0};
    %vpi_call 2 177 "$fdisplay", v0x5569778bfe80_0, "Data Memory: 0x0200 = %h", &A<v0x5569778bed40, 16> {0 0 0};
    %vpi_call 2 178 "$fdisplay", v0x5569778bfe80_0, "Data Memory: 0x0220 = %h", &A<v0x5569778bed40, 17> {0 0 0};
    %vpi_call 2 179 "$fdisplay", v0x5569778bfe80_0, "Data Memory: 0x0240 = %h", &A<v0x5569778bed40, 18> {0 0 0};
    %vpi_call 2 180 "$fdisplay", v0x5569778bfe80_0, "Data Memory: 0x0400 = %h", &A<v0x5569778bed40, 32> {0 0 0};
    %vpi_call 2 181 "$fdisplay", v0x5569778bfe80_0, "Data Memory: 0x0420 = %h", &A<v0x5569778bed40, 33> {0 0 0};
    %vpi_call 2 182 "$fdisplay", v0x5569778bfe80_0, "Data Memory: 0x0440 = %h", &A<v0x5569778bed40, 34> {0 0 0};
    %vpi_call 2 188 "$fdisplay", v0x5569778bfe80_0, "\012" {0 0 0};
    %load/vec4 v0x5569778bbaf0_0;
    %load/vec4 v0x5569778bc9b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.10, 8;
    %load/vec4 v0x5569778bc690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.12, 8;
    %load/vec4 v0x5569778bb4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.14, 8;
    %vpi_call 2 195 "$fdisplay", v0x5569778bff60_0, "Cycle: %d, Write Miss, Address: %h, Write Data: %h (Write Back!)", v0x5569778bf540_0, v0x5569778bb5b0_0, v0x5569778bb6f0_0 {0 0 0};
    %jmp T_31.15;
T_31.14 ;
    %load/vec4 v0x5569778bb410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.16, 8;
    %vpi_call 2 197 "$fdisplay", v0x5569778bff60_0, "Cycle: %d, Read Miss , Address: %h, Read Data : %h (Write Back!)", v0x5569778bf540_0, v0x5569778bb5b0_0, v0x5569778bb7c0_0 {0 0 0};
T_31.16 ;
T_31.15 ;
    %jmp T_31.13;
T_31.12 ;
    %load/vec4 v0x5569778bb4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.18, 8;
    %vpi_call 2 201 "$fdisplay", v0x5569778bff60_0, "Cycle: %d, Write Miss, Address: %h, Write Data: %h", v0x5569778bf540_0, v0x5569778bb5b0_0, v0x5569778bb6f0_0 {0 0 0};
    %jmp T_31.19;
T_31.18 ;
    %load/vec4 v0x5569778bb410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.20, 8;
    %vpi_call 2 203 "$fdisplay", v0x5569778bff60_0, "Cycle: %d, Read Miss , Address: %h, Read Data : %h", v0x5569778bf540_0, v0x5569778bb5b0_0, v0x5569778bb7c0_0 {0 0 0};
T_31.20 ;
T_31.19 ;
T_31.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569778bf9c0_0, 0, 1;
    %jmp T_31.11;
T_31.10 ;
    %load/vec4 v0x5569778bbaf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.22, 8;
    %load/vec4 v0x5569778bf9c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.24, 8;
    %load/vec4 v0x5569778bb4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.26, 8;
    %vpi_call 2 210 "$fdisplay", v0x5569778bff60_0, "Cycle: %d, Write Hit , Address: %h, Write Data: %h", v0x5569778bf540_0, v0x5569778bb5b0_0, v0x5569778bb6f0_0 {0 0 0};
    %jmp T_31.27;
T_31.26 ;
    %load/vec4 v0x5569778bb410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.28, 8;
    %vpi_call 2 212 "$fdisplay", v0x5569778bff60_0, "Cycle: %d, Read Hit  , Address: %h, Read Data : %h", v0x5569778bf540_0, v0x5569778bb5b0_0, v0x5569778bb7c0_0 {0 0 0};
T_31.28 ;
T_31.27 ;
T_31.24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569778bf9c0_0, 0, 1;
T_31.22 ;
T_31.11 ;
    %load/vec4 v0x5569778bf540_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5569778bf540_0, 0, 32;
    %jmp T_31;
    .thread T_31;
# The file index is used to find the file name in the following table.
:file_names 24;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Adder.v";
    "Control.v";
    "EXMEM.v";
    "Forward_Unit.v";
    "Hazard_Detection.v";
    "IDEX.v";
    "IFID.v";
    "If_Branch.v";
    "Imm_Gen.v";
    "Instruction_Memory.v";
    "MEMWB.v";
    "MUX2.v";
    "MUX32.v";
    "PC.v";
    "Registers.v";
    "dcache_controller.v";
    "dcache_sram.v";
    "Data_Memory.v";
