
*** Running vivado
    with args -log toplevel.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source toplevel.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source toplevel.tcl -notrace
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/corey/mit/6.337/yanni_code/finalproj/fpu_custom/all/adder.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/corey/mit/6.337/yanni_code/finalproj/fpu_custom/all/multiplier.v:]
Command: synth_design -top toplevel -part xc7a200tsbg484-1
Starting synth_design
INFO: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* IP definition 'Clocking Wizard (5.3)' for IP 'clk_wiz_0' (customized with software release 2016.4) has a newer minor version in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t-sbg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t-sbg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21962 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1153.895 ; gain = 52.992 ; free physical = 1532 ; free virtual = 9639
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'toplevel' [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/imports/new/toplevel.v:23]
	Parameter NTAPS bound to: 5 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v:70]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0_clk_wiz' [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:68]
INFO: [Synth 8-638] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:14470]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:14470]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:20759]
	Parameter BANDWIDTH bound to: HIGH - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 59.750000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 48.625000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:20759]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0_clk_wiz' (4#1) [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:68]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (5#1) [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v:70]
INFO: [Synth 8-638] synthesizing module 'alt_divider' [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/new/alt_divider.v:23]
	Parameter DIV_RATE bound to: 8 - type: integer 
	Parameter LOGLENGTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alt_divider' (6#1) [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/new/alt_divider.v:23]
INFO: [Synth 8-638] synthesizing module 'alt_divider__parameterized0' [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/new/alt_divider.v:23]
	Parameter DIV_RATE bound to: 512 - type: integer 
	Parameter LOGLENGTH bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alt_divider__parameterized0' (6#1) [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/new/alt_divider.v:23]
INFO: [Synth 8-638] synthesizing module 'alt_divider__parameterized1' [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/new/alt_divider.v:23]
	Parameter DIV_RATE bound to: 123 - type: integer 
	Parameter LOGLENGTH bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alt_divider__parameterized1' (6#1) [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/new/alt_divider.v:23]
INFO: [Synth 8-638] synthesizing module 'alt_divider__parameterized2' [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/new/alt_divider.v:23]
	Parameter DIV_RATE bound to: 122880 - type: integer 
	Parameter LOGLENGTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alt_divider__parameterized2' (6#1) [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/new/alt_divider.v:23]
INFO: [Synth 8-638] synthesizing module 'delay_1' [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/new/delay_1.v:23]
INFO: [Synth 8-256] done synthesizing module 'delay_1' (7#1) [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/new/delay_1.v:23]
INFO: [Synth 8-638] synthesizing module 'adau1761_controller' [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/imports/new/adau1761_controller.v:40]
INFO: [Synth 8-638] synthesizing module 'i2cmaster' [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/new/i2cmaster.v:23]
	Parameter RESET bound to: 0 - type: integer 
	Parameter START_CONDITION bound to: 1 - type: integer 
	Parameter SHIFT_OUT bound to: 2 - type: integer 
	Parameter STOP_CONDITION bound to: 3 - type: integer 
	Parameter WAIT_STATE bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/new/i2cmaster.v:64]
INFO: [Synth 8-256] done synthesizing module 'i2cmaster' (8#1) [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/new/i2cmaster.v:23]
INFO: [Synth 8-256] done synthesizing module 'adau1761_controller' (9#1) [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/imports/new/adau1761_controller.v:40]
INFO: [Synth 8-638] synthesizing module 'i2s_rx' [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/new/i2s_rx.v:27]
	Parameter AUDIO_DW bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'i2s_rx' (10#1) [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/new/i2s_rx.v:27]
INFO: [Synth 8-638] synthesizing module 'i2s_tx' [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/new/i2s_tx.v:26]
	Parameter AUDIO_DW bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'i2s_tx' (11#1) [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/new/i2s_tx.v:26]
WARNING: [Synth 8-689] width (40) of port connection 'left_chan' does not match port width (32) of module 'i2s_tx' [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/imports/new/toplevel.v:81]
WARNING: [Synth 8-689] width (40) of port connection 'right_chan' does not match port width (32) of module 'i2s_tx' [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/imports/new/toplevel.v:81]
INFO: [Synth 8-638] synthesizing module 'float_memory' [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/new/float_memory.v:23]
	Parameter NTAPS bound to: 5 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-2898] ignoring malformed $readmem task: invalid memory name [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/new/float_memory.v:41]
WARNING: [Synth 8-3848] Net looktable[0] in module/entity float_memory does not have driver. [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/new/float_memory.v:32]
WARNING: [Synth 8-3848] Net looktable[1] in module/entity float_memory does not have driver. [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/new/float_memory.v:32]
WARNING: [Synth 8-3848] Net looktable[2] in module/entity float_memory does not have driver. [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/new/float_memory.v:32]
WARNING: [Synth 8-3848] Net looktable[3] in module/entity float_memory does not have driver. [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/new/float_memory.v:32]
WARNING: [Synth 8-3848] Net looktable[4] in module/entity float_memory does not have driver. [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/new/float_memory.v:32]
INFO: [Synth 8-256] done synthesizing module 'float_memory' (12#1) [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/new/float_memory.v:23]
INFO: [Synth 8-638] synthesizing module 'fir_floating' [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/new/fir_floating.v:26]
	Parameter NTAPS bound to: 5 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter TOP_BIT bound to: 31 - type: integer 
	Parameter NPIPES bound to: 8 - type: integer 
	Parameter NDELAYS bound to: 5 - type: integer 
	Parameter NADDS bound to: 4 - type: integer 
	Parameter NMULS bound to: 5 - type: integer 
	Parameter NMUL_REGS bound to: 5 - type: integer 
	Parameter NADD_REGS bound to: 4 - type: integer 
	Parameter startstate bound to: 4'b0000 
	Parameter waitstate bound to: 4'b0001 
	Parameter waitresultsstate bound to: 4'b0011 
	Parameter donestate bound to: 4'b0111 
INFO: [Synth 8-638] synthesizing module 'multiplier' [/home/corey/mit/6.337/yanni_code/finalproj/fpu_custom/all/multiplier.v:4]
	Parameter get_a bound to: 4'b0000 
	Parameter get_b bound to: 4'b0001 
	Parameter unpack bound to: 4'b0010 
	Parameter special_cases bound to: 4'b0011 
	Parameter normalise_a bound to: 4'b0100 
	Parameter normalise_b bound to: 4'b0101 
	Parameter multiply_0 bound to: 4'b0110 
	Parameter multiply_1 bound to: 4'b0111 
	Parameter normalise_1 bound to: 4'b1000 
	Parameter normalise_2 bound to: 4'b1001 
	Parameter round bound to: 4'b1010 
	Parameter pack bound to: 4'b1011 
	Parameter put_z bound to: 4'b1100 
INFO: [Synth 8-155] case statement is not full and has no default [/home/corey/mit/6.337/yanni_code/finalproj/fpu_custom/all/multiplier.v:62]
INFO: [Synth 8-256] done synthesizing module 'multiplier' (13#1) [/home/corey/mit/6.337/yanni_code/finalproj/fpu_custom/all/multiplier.v:4]
INFO: [Synth 8-638] synthesizing module 'adder' [/home/corey/mit/6.337/yanni_code/finalproj/fpu_custom/all/adder.v:5]
	Parameter get_a bound to: 4'b0000 
	Parameter get_b bound to: 4'b0001 
	Parameter unpack bound to: 4'b0010 
	Parameter special_cases bound to: 4'b0011 
	Parameter align bound to: 4'b0100 
	Parameter add_0 bound to: 4'b0101 
	Parameter add_1 bound to: 4'b0110 
	Parameter normalise_1 bound to: 4'b0111 
	Parameter normalise_2 bound to: 4'b1000 
	Parameter round bound to: 4'b1001 
	Parameter pack bound to: 4'b1010 
	Parameter put_z bound to: 4'b1011 
INFO: [Synth 8-155] case statement is not full and has no default [/home/corey/mit/6.337/yanni_code/finalproj/fpu_custom/all/adder.v:63]
INFO: [Synth 8-256] done synthesizing module 'adder' (14#1) [/home/corey/mit/6.337/yanni_code/finalproj/fpu_custom/all/adder.v:5]
INFO: [Synth 8-638] synthesizing module 'clock_sync' [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/new/clock_sync.v:23]
WARNING: [Synth 8-567] referenced signal 'reset' should be on the sensitivity list [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/new/clock_sync.v:30]
WARNING: [Synth 8-567] referenced signal 'memory' should be on the sensitivity list [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/new/clock_sync.v:30]
WARNING: [Synth 8-567] referenced signal 'slowclk' should be on the sensitivity list [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/new/clock_sync.v:30]
INFO: [Synth 8-256] done synthesizing module 'clock_sync' (15#1) [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/new/clock_sync.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/new/fir_floating.v:155]
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/new/fir_floating.v:149]
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/new/fir_floating.v:206]
INFO: [Synth 8-256] done synthesizing module 'fir_floating' (16#1) [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/new/fir_floating.v:26]
INFO: [Synth 8-256] done synthesizing module 'toplevel' (17#1) [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/imports/new/toplevel.v:23]
WARNING: [Synth 8-3331] design clock_sync has unconnected port fastclk
WARNING: [Synth 8-3331] design clock_sync has unconnected port reset
WARNING: [Synth 8-3331] design float_memory has unconnected port out[159]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[158]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[157]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[156]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[155]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[154]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[153]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[152]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[151]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[150]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[149]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[148]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[147]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[146]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[145]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[144]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[143]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[142]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[141]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[140]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[139]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[138]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[137]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[136]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[135]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[134]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[133]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[132]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[131]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[130]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[129]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[128]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[127]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[126]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[125]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[124]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[123]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[122]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[121]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[120]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[119]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[118]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[117]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[116]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[115]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[114]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[113]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[112]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[111]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[110]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[109]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[108]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[107]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[106]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[105]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[104]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[103]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[102]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[101]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[100]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[99]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[98]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[97]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[96]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[95]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[94]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[93]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[92]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[91]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[90]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[89]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[88]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[87]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[86]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[85]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[84]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[83]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[82]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[81]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[80]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[79]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[78]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[77]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[76]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[75]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[74]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[73]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[72]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[71]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[70]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[69]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[68]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[67]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[66]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[65]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[64]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[63]
WARNING: [Synth 8-3331] design float_memory has unconnected port out[62]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1198.402 ; gain = 97.500 ; free physical = 1532 ; free virtual = 9640
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1198.402 ; gain = 97.500 ; free physical = 1535 ; free virtual = 9644
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clkmon0/inst'
Finished Parsing XDC File [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clkmon0/inst'
Parsing XDC File [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clkmon0/inst'
Finished Parsing XDC File [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clkmon0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/toplevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/toplevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/constrs_1/imports/verilog/NexysVideo_Master.xdc]
Finished Parsing XDC File [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/constrs_1/imports/verilog/NexysVideo_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/constrs_1/imports/verilog/NexysVideo_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/toplevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/toplevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/toplevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/toplevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1601.875 ; gain = 0.000 ; free physical = 1166 ; free virtual = 9274
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1601.879 ; gain = 500.977 ; free physical = 1333 ; free virtual = 9441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1601.879 ; gain = 500.977 ; free physical = 1333 ; free virtual = 9441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for clkmon0/inst. (constraint file  /home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.runs/synth_1/dont_touch.xdc, line 10).
Applied set_property DONT_TOUCH = true for clkmon0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1601.879 ; gain = 500.977 ; free physical = 1335 ; free virtual = 9443
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "outclk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "outclk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "outclk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "outclk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'curstate_reg' in module 'i2cmaster'
WARNING: [Synth 8-6014] Unused sequential element curstate_reg was removed.  [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/new/i2cmaster.v:58]
INFO: [Synth 8-5546] ROM "curstate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "curbit" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sda" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'curstate_reg' in module 'adau1761_controller'
WARNING: [Synth 8-6014] Unused sequential element curstate_reg was removed.  [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/imports/new/adau1761_controller.v:106]
INFO: [Synth 8-5546] ROM "curstate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i2cstart" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'right_reg' and it is trimmed from '32' to '31' bits. [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/new/i2s_rx.v:54]
WARNING: [Synth 8-6014] Unused sequential element bit_cnt_reg was removed.  [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/new/i2s_tx.v:50]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/corey/mit/6.337/yanni_code/finalproj/fpu_custom/all/multiplier.v:62]
INFO: [Synth 8-5546] ROM "a_m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "b_m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "a_e" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "b_e" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "z_e" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/corey/mit/6.337/yanni_code/finalproj/fpu_custom/all/multiplier.v:177]
INFO: [Synth 8-5544] ROM "ready" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/corey/mit/6.337/yanni_code/finalproj/fpu_custom/all/adder.v:174]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/corey/mit/6.337/yanni_code/finalproj/fpu_custom/all/adder.v:170]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/corey/mit/6.337/yanni_code/finalproj/fpu_custom/all/adder.v:63]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'adder'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/corey/mit/6.337/yanni_code/finalproj/fpu_custom/all/adder.v:63]
INFO: [Synth 8-5546] ROM "a_m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "b_m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "a_e" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "b_e" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "z_e" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "s_output_z_stb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sum" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "a_s" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_input_b_ack" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_input_a_ack" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "a_m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "b_m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "a_e" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "b_e" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "z_e" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "s_output_z_stb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sum" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "a_s" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_input_b_ack" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_input_a_ack" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'fir_floating'
WARNING: [Synth 8-6014] Unused sequential element current_state_reg was removed.  [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/new/fir_floating.v:150]
INFO: [Synth 8-5544] ROM "current_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element curstate_reg was removed.  [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/new/i2cmaster.v:58]
WARNING: [Synth 8-6014] Unused sequential element curstate_reg was removed.  [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/new/i2cmaster.v:58]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         START_CONDITION |                            00001 |                           000001
              WAIT_STATE |                            00010 |                           000100
               SHIFT_OUT |                            00100 |                           000010
          STOP_CONDITION |                            01000 |                           000011
                   RESET |                            10000 |                           000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curstate_reg' using encoding 'one-hot' in module 'i2cmaster'
WARNING: [Synth 8-6014] Unused sequential element curstate_reg was removed.  [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/new/i2cmaster.v:58]
WARNING: [Synth 8-6014] Unused sequential element curstate_reg was removed.  [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/imports/new/adau1761_controller.v:106]
WARNING: [Synth 8-6014] Unused sequential element curstate_reg was removed.  [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/imports/new/adau1761_controller.v:106]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                           000000 |                         00000000
                 iSTATE0 |                           000001 |                         00000001
                 iSTATE1 |                           000010 |                         00000010
                 iSTATE2 |                           000011 |                         00000011
                 iSTATE3 |                           000100 |                         00000100
                 iSTATE4 |                           000101 |                         00000101
                 iSTATE5 |                           000110 |                         00000110
                 iSTATE6 |                           000111 |                         00000111
                 iSTATE7 |                           001000 |                         00001000
                 iSTATE8 |                           001001 |                         00001001
                 iSTATE9 |                           001010 |                         00001010
                iSTATE10 |                           001011 |                         00001011
                iSTATE11 |                           001100 |                         00001100
                iSTATE12 |                           001101 |                         00001101
                iSTATE13 |                           001110 |                         00001110
                iSTATE14 |                           001111 |                         00001111
                iSTATE15 |                           010000 |                         00010000
                iSTATE16 |                           010001 |                         00010001
                iSTATE17 |                           010010 |                         00010010
                iSTATE18 |                           010011 |                         00010011
                iSTATE19 |                           010100 |                         00010100
                iSTATE20 |                           010101 |                         00010101
                iSTATE21 |                           010110 |                         00010110
                iSTATE22 |                           010111 |                         00010111
                iSTATE23 |                           011000 |                         00011000
                iSTATE24 |                           011001 |                         00011001
                iSTATE25 |                           011010 |                         00011010
                iSTATE26 |                           011011 |                         00011011
                iSTATE27 |                           011100 |                         00011100
                iSTATE28 |                           011101 |                         00011101
                iSTATE29 |                           011110 |                         00011110
                iSTATE30 |                           011111 |                         00011111
                iSTATE31 |                           100000 |                         00100000
                iSTATE32 |                           100001 |                         00100001
                iSTATE33 |                           100010 |                         00100010
                iSTATE34 |                           100011 |                         00100011
                iSTATE35 |                           100100 |                         00100100
                iSTATE36 |                           100101 |                         00100101
                iSTATE37 |                           100110 |                         00100110
                iSTATE38 |                           100111 |                         00100111
                iSTATE39 |                           101000 |                         00101000
                iSTATE40 |                           101001 |                         00101001
                iSTATE41 |                           101010 |                         00101010
                iSTATE42 |                           101011 |                         00101011
                iSTATE43 |                           101100 |                         00101100
                iSTATE44 |                           101101 |                         00101101
                iSTATE45 |                           101110 |                         00101110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curstate_reg' using encoding 'sequential' in module 'adau1761_controller'
WARNING: [Synth 8-6014] Unused sequential element curstate_reg was removed.  [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/imports/new/adau1761_controller.v:106]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/corey/mit/6.337/yanni_code/finalproj/fpu_custom/all/adder.v:63]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/corey/mit/6.337/yanni_code/finalproj/fpu_custom/all/adder.v:63]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   get_a |                             0000 |                             0000
                   get_b |                             0001 |                             0001
                  unpack |                             0010 |                             0010
           special_cases |                             0011 |                             0011
                   align |                             0100 |                             0100
                   add_0 |                             0101 |                             0101
                   add_1 |                             0110 |                             0110
             normalise_1 |                             0111 |                             0111
             normalise_2 |                             1000 |                             1000
                   round |                             1001 |                             1001
                    pack |                             1010 |                             1010
                   put_z |                             1011 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'adder'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/corey/mit/6.337/yanni_code/finalproj/fpu_custom/all/adder.v:63]
WARNING: [Synth 8-6014] Unused sequential element current_state_reg was removed.  [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/new/fir_floating.v:150]
WARNING: [Synth 8-6014] Unused sequential element current_state_reg was removed.  [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/new/fir_floating.v:150]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              startstate |                               00 |                             0000
               waitstate |                               01 |                             0001
        waitresultsstate |                               10 |                             0011
               donestate |                               11 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'fir_floating'
WARNING: [Synth 8-6014] Unused sequential element current_state_reg was removed.  [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/new/fir_floating.v:150]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1601.879 ; gain = 500.977 ; free physical = 1322 ; free virtual = 9430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     28 Bit       Adders := 8     
	   2 Input     24 Bit       Adders := 18    
	   2 Input     19 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 82    
	   3 Input     10 Bit       Adders := 10    
	   2 Input      8 Bit       Adders := 35    
	   3 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	               81 Bit    Registers := 1     
	               50 Bit    Registers := 10    
	               32 Bit    Registers := 86    
	               31 Bit    Registers := 1     
	               28 Bit    Registers := 8     
	               27 Bit    Registers := 16    
	               24 Bit    Registers := 38    
	               19 Bit    Registers := 1     
	               10 Bit    Registers := 56    
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 12    
	                1 Bit    Registers := 173   
+---Muxes : 
	  47 Input     81 Bit        Muxes := 1     
	  14 Input     32 Bit        Muxes := 10    
	   2 Input     32 Bit        Muxes := 50    
	  12 Input     32 Bit        Muxes := 8     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     28 Bit        Muxes := 16    
	   2 Input     27 Bit        Muxes := 24    
	  12 Input     27 Bit        Muxes := 32    
	  14 Input     24 Bit        Muxes := 40    
	   2 Input     24 Bit        Muxes := 18    
	  15 Input     24 Bit        Muxes := 10    
	  12 Input     24 Bit        Muxes := 8     
	   2 Input     19 Bit        Muxes := 1     
	  14 Input     10 Bit        Muxes := 40    
	  12 Input     10 Bit        Muxes := 24    
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 19    
	  46 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 50    
	  19 Input      4 Bit        Muxes := 8     
	   4 Input      4 Bit        Muxes := 2     
	  12 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 322   
	   5 Input      1 Bit        Muxes := 4     
	  47 Input      1 Bit        Muxes := 4     
	  14 Input      1 Bit        Muxes := 160   
	   6 Input      1 Bit        Muxes := 8     
	  12 Input      1 Bit        Muxes := 144   
	   4 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module toplevel 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module alt_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module alt_divider__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module alt_divider__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module alt_divider__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module i2cmaster 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 4     
Module adau1761_controller 
Detailed RTL Component Info : 
+---Registers : 
	               81 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  47 Input     81 Bit        Muxes := 1     
	  46 Input      6 Bit        Muxes := 1     
	  47 Input      1 Bit        Muxes := 4     
Module i2s_rx 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               31 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module i2s_tx 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module multiplier 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               50 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               24 Bit    Registers := 3     
	               10 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	  14 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	  14 Input     24 Bit        Muxes := 4     
	   2 Input     24 Bit        Muxes := 1     
	  15 Input     24 Bit        Muxes := 1     
	  14 Input     10 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	  14 Input      1 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 17    
Module clock_sync 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module adder 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     28 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 4     
	               28 Bit    Registers := 1     
	               27 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  12 Input     32 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 3     
	  12 Input     27 Bit        Muxes := 4     
	   2 Input     24 Bit        Muxes := 1     
	  12 Input     24 Bit        Muxes := 1     
	  12 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	  19 Input      4 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   6 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 18    
Module fir_floating 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "bclkmon/outclk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "leftfir/current_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rightfir/current_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "lrclkmon/outclk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "serialkclkmon/outclk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fsmclkmon/outclk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adaui2c/curbit" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adaui2c/curstate" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element bit_cnt_reg was removed.  [/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.srcs/sources_1/new/i2s_tx.v:50]
INFO: [Synth 8-5546] ROM "b_m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "a_e" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "b_e" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "a_m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "z_e" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP product1, operation Mode is: A*B.
DSP Report: operator product1 is absorbed into DSP product1.
DSP Report: operator product1 is absorbed into DSP product1.
DSP Report: Generating DSP product1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator product1 is absorbed into DSP product1.
DSP Report: operator product1 is absorbed into DSP product1.
INFO: [Synth 8-5546] ROM "b_m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "a_e" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "b_e" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "a_m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "z_e" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP product1, operation Mode is: A*B.
DSP Report: operator product1 is absorbed into DSP product1.
DSP Report: operator product1 is absorbed into DSP product1.
DSP Report: Generating DSP product1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator product1 is absorbed into DSP product1.
DSP Report: operator product1 is absorbed into DSP product1.
INFO: [Synth 8-5546] ROM "b_m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "a_e" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "b_e" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "a_m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "z_e" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP product1, operation Mode is: A*B.
DSP Report: operator product1 is absorbed into DSP product1.
DSP Report: operator product1 is absorbed into DSP product1.
DSP Report: Generating DSP product1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator product1 is absorbed into DSP product1.
DSP Report: operator product1 is absorbed into DSP product1.
INFO: [Synth 8-5546] ROM "b_m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "a_e" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "b_e" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "a_m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "z_e" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP product1, operation Mode is: A*B.
DSP Report: operator product1 is absorbed into DSP product1.
DSP Report: operator product1 is absorbed into DSP product1.
DSP Report: Generating DSP product1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator product1 is absorbed into DSP product1.
DSP Report: operator product1 is absorbed into DSP product1.
INFO: [Synth 8-5546] ROM "b_m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "a_e" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "b_e" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "a_m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "z_e" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP product1, operation Mode is: A*B.
DSP Report: operator product1 is absorbed into DSP product1.
DSP Report: operator product1 is absorbed into DSP product1.
DSP Report: Generating DSP product1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator product1 is absorbed into DSP product1.
DSP Report: operator product1 is absorbed into DSP product1.
INFO: [Synth 8-5546] ROM "z_e" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "b_e" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "a_e" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "b_m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "a_m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "z_e" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "b_e" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "a_e" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "b_m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "a_m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "z_e" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "b_e" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "a_e" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "b_m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "a_m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "z_e" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "b_e" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "a_e" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "b_m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "a_m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "b_m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "a_e" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "b_e" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "a_m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "z_e" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP product1, operation Mode is: A*B.
DSP Report: operator product1 is absorbed into DSP product1.
DSP Report: operator product1 is absorbed into DSP product1.
DSP Report: Generating DSP product1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator product1 is absorbed into DSP product1.
DSP Report: operator product1 is absorbed into DSP product1.
INFO: [Synth 8-5546] ROM "b_m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "a_e" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "b_e" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "a_m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "z_e" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP product1, operation Mode is: A*B.
DSP Report: operator product1 is absorbed into DSP product1.
DSP Report: operator product1 is absorbed into DSP product1.
DSP Report: Generating DSP product1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator product1 is absorbed into DSP product1.
DSP Report: operator product1 is absorbed into DSP product1.
INFO: [Synth 8-5546] ROM "b_m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "a_e" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "b_e" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "a_m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "z_e" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP product1, operation Mode is: A*B.
DSP Report: operator product1 is absorbed into DSP product1.
DSP Report: operator product1 is absorbed into DSP product1.
DSP Report: Generating DSP product1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator product1 is absorbed into DSP product1.
DSP Report: operator product1 is absorbed into DSP product1.
INFO: [Synth 8-5546] ROM "b_m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "a_e" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "b_e" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "a_m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "z_e" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP product1, operation Mode is: A*B.
DSP Report: operator product1 is absorbed into DSP product1.
DSP Report: operator product1 is absorbed into DSP product1.
DSP Report: Generating DSP product1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator product1 is absorbed into DSP product1.
DSP Report: operator product1 is absorbed into DSP product1.
INFO: [Synth 8-5546] ROM "b_m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "a_e" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "b_e" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "a_m" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP product1, operation Mode is: A*B.
DSP Report: operator product1 is absorbed into DSP product1.
DSP Report: operator product1 is absorbed into DSP product1.
DSP Report: Generating DSP product1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator product1 is absorbed into DSP product1.
DSP Report: operator product1 is absorbed into DSP product1.
INFO: [Synth 8-3886] merging instance 'multiplier:/product_reg[0]' (FDE) to 'multiplier:/product_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multiplier:/\product_reg[1] )
INFO: [Synth 8-3886] merging instance 'multiplier__1:/product_reg[0]' (FDE) to 'multiplier__1:/product_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (multiplier__1:/\product_reg[1] )
INFO: [Synth 8-3886] merging instance 'codec/i2cdatacount_reg[7]' (FDE) to 'codec/i2cdatacount_reg[0]'
INFO: [Synth 8-3886] merging instance 'codec/i2cdatacount_reg[0]' (FDE) to 'codec/i2cdatacount_reg[1]'
INFO: [Synth 8-3886] merging instance 'tx/right_reg[7]' (FDE_1) to 'tx/right_reg[6]'
INFO: [Synth 8-3886] merging instance 'tx/right_reg[6]' (FDE_1) to 'tx/right_reg[5]'
INFO: [Synth 8-3886] merging instance 'tx/right_reg[5]' (FDE_1) to 'tx/right_reg[4]'
INFO: [Synth 8-3886] merging instance 'tx/right_reg[4]' (FDE_1) to 'tx/right_reg[3]'
INFO: [Synth 8-3886] merging instance 'tx/right_reg[3]' (FDE_1) to 'tx/right_reg[2]'
INFO: [Synth 8-3886] merging instance 'tx/right_reg[2]' (FDE_1) to 'tx/right_reg[1]'
INFO: [Synth 8-3886] merging instance 'tx/right_reg[1]' (FDE_1) to 'tx/right_reg[0]'
INFO: [Synth 8-3886] merging instance 'tx/right_reg[0]' (FDE_1) to 'tx/left_reg[7]'
INFO: [Synth 8-3886] merging instance 'tx/left_reg[7]' (FDE_1) to 'tx/left_reg[6]'
INFO: [Synth 8-3886] merging instance 'tx/left_reg[6]' (FDE_1) to 'tx/left_reg[5]'
INFO: [Synth 8-3886] merging instance 'tx/left_reg[5]' (FDE_1) to 'tx/left_reg[4]'
INFO: [Synth 8-3886] merging instance 'tx/left_reg[4]' (FDE_1) to 'tx/left_reg[3]'
INFO: [Synth 8-3886] merging instance 'tx/left_reg[3]' (FDE_1) to 'tx/left_reg[2]'
INFO: [Synth 8-3886] merging instance 'tx/left_reg[2]' (FDE_1) to 'tx/left_reg[1]'
INFO: [Synth 8-3886] merging instance 'tx/left_reg[1]' (FDE_1) to 'tx/left_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx/\left_reg[0] )
INFO: [Synth 8-3886] merging instance 'codec/i2cdata_reg[80]' (FDE) to 'codec/i2cdatacount_reg[1]'
INFO: [Synth 8-3886] merging instance 'codec/i2cdata_reg[79]' (FDE) to 'codec/i2cdatacount_reg[2]'
INFO: [Synth 8-3886] merging instance 'codec/i2cdata_reg[78]' (FDE) to 'codec/i2cdatacount_reg[2]'
INFO: [Synth 8-3886] merging instance 'codec/i2cdata_reg[77]' (FDE) to 'codec/i2cdatacount_reg[2]'
INFO: [Synth 8-3886] merging instance 'codec/i2cdata_reg[76]' (FDE) to 'codec/i2cdatacount_reg[1]'
INFO: [Synth 8-3886] merging instance 'codec/i2cdata_reg[75]' (FDE) to 'codec/i2cdatacount_reg[2]'
INFO: [Synth 8-3886] merging instance 'codec/i2cdata_reg[74]' (FDE) to 'codec/i2cdatacount_reg[2]'
INFO: [Synth 8-3886] merging instance 'codec/i2cdata_reg[73]' (FDE) to 'codec/i2cdatacount_reg[1]'
INFO: [Synth 8-3886] merging instance 'codec/i2cdata_reg[72]' (FDE) to 'codec/i2cdatacount_reg[1]'
INFO: [Synth 8-3886] merging instance 'codec/i2cdata_reg[71]' (FDE) to 'codec/i2cdatacount_reg[1]'
INFO: [Synth 8-3886] merging instance 'codec/i2cdata_reg[70]' (FDE) to 'codec/i2cdatacount_reg[2]'
INFO: [Synth 8-3886] merging instance 'codec/i2cdata_reg[69]' (FDE) to 'codec/i2cdatacount_reg[1]'
INFO: [Synth 8-3886] merging instance 'codec/i2cdata_reg[68]' (FDE) to 'codec/i2cdatacount_reg[1]'
INFO: [Synth 8-3886] merging instance 'codec/i2cdata_reg[67]' (FDE) to 'codec/i2cdatacount_reg[1]'
INFO: [Synth 8-3886] merging instance 'codec/i2cdata_reg[66]' (FDE) to 'codec/i2cdatacount_reg[1]'
INFO: [Synth 8-3886] merging instance 'codec/i2cdata_reg[65]' (FDE) to 'codec/i2cdatacount_reg[1]'
INFO: [Synth 8-3886] merging instance 'codec/i2cdata_reg[64]' (FDE) to 'codec/i2cdatacount_reg[1]'
INFO: [Synth 8-3886] merging instance 'codec/i2cdata_reg[63]' (FDE) to 'codec/i2cdatacount_reg[1]'
INFO: [Synth 8-3886] merging instance 'codec/i2cdata_reg[54]' (FDE) to 'codec/i2cdatacount_reg[1]'
INFO: [Synth 8-3886] merging instance 'codec/i2cdata_reg[45]' (FDE) to 'codec/i2cdatacount_reg[1]'
INFO: [Synth 8-3886] merging instance 'codec/i2cdata_reg[44]' (FDE) to 'codec/i2cdatacount_reg[1]'
INFO: [Synth 8-3886] merging instance 'codec/i2cdata_reg[43]' (FDE) to 'codec/i2cdatacount_reg[1]'
INFO: [Synth 8-3886] merging instance 'codec/i2cdata_reg[42]' (FDE) to 'codec/i2cdatacount_reg[1]'
INFO: [Synth 8-3886] merging instance 'codec/i2cdata_reg[41]' (FDE) to 'codec/i2cdatacount_reg[1]'
INFO: [Synth 8-3886] merging instance 'codec/i2cdata_reg[40]' (FDE) to 'codec/i2cdatacount_reg[1]'
INFO: [Synth 8-3886] merging instance 'codec/i2cdata_reg[39]' (FDE) to 'codec/i2cdatacount_reg[1]'
INFO: [Synth 8-3886] merging instance 'codec/i2cdata_reg[38]' (FDE) to 'codec/i2cdatacount_reg[1]'
INFO: [Synth 8-3886] merging instance 'codec/i2cdata_reg[37]' (FDE) to 'codec/i2cdatacount_reg[1]'
INFO: [Synth 8-3886] merging instance 'codec/i2cdata_reg[36]' (FDE) to 'codec/i2cdatacount_reg[1]'
INFO: [Synth 8-3886] merging instance 'codec/i2cdata_reg[35]' (FDE) to 'codec/i2cdatacount_reg[1]'
INFO: [Synth 8-3886] merging instance 'codec/i2cdata_reg[34]' (FDE) to 'codec/i2cdatacount_reg[1]'
INFO: [Synth 8-3886] merging instance 'codec/i2cdata_reg[33]' (FDE) to 'codec/i2cdatacount_reg[1]'
INFO: [Synth 8-3886] merging instance 'codec/i2cdata_reg[32]' (FDE) to 'codec/i2cdatacount_reg[1]'
INFO: [Synth 8-3886] merging instance 'codec/i2cdata_reg[31]' (FDE) to 'codec/i2cdatacount_reg[1]'
INFO: [Synth 8-3886] merging instance 'codec/i2cdata_reg[30]' (FDE) to 'codec/i2cdatacount_reg[1]'
INFO: [Synth 8-3886] merging instance 'codec/i2cdata_reg[29]' (FDE) to 'codec/i2cdatacount_reg[1]'
INFO: [Synth 8-3886] merging instance 'codec/i2cdata_reg[28]' (FDE) to 'codec/i2cdatacount_reg[1]'
INFO: [Synth 8-3886] merging instance 'codec/i2cdata_reg[27]' (FDE) to 'codec/i2cdatacount_reg[1]'
INFO: [Synth 8-3886] merging instance 'codec/i2cdata_reg[26]' (FDE) to 'codec/i2cdatacount_reg[1]'
INFO: [Synth 8-3886] merging instance 'codec/i2cdata_reg[25]' (FDE) to 'codec/i2cdatacount_reg[1]'
INFO: [Synth 8-3886] merging instance 'codec/i2cdata_reg[24]' (FDE) to 'codec/i2cdatacount_reg[1]'
INFO: [Synth 8-3886] merging instance 'codec/i2cdata_reg[23]' (FDE) to 'codec/i2cdatacount_reg[1]'
INFO: [Synth 8-3886] merging instance 'codec/i2cdata_reg[22]' (FDE) to 'codec/i2cdatacount_reg[1]'
INFO: [Synth 8-3886] merging instance 'codec/i2cdata_reg[21]' (FDE) to 'codec/i2cdatacount_reg[1]'
INFO: [Synth 8-3886] merging instance 'codec/i2cdata_reg[20]' (FDE) to 'codec/i2cdatacount_reg[1]'
INFO: [Synth 8-3886] merging instance 'codec/i2cdata_reg[19]' (FDE) to 'codec/i2cdatacount_reg[1]'
INFO: [Synth 8-3886] merging instance 'codec/i2cdata_reg[18]' (FDE) to 'codec/i2cdatacount_reg[1]'
INFO: [Synth 8-3886] merging instance 'codec/i2cdata_reg[17]' (FDE) to 'codec/i2cdatacount_reg[1]'
INFO: [Synth 8-3886] merging instance 'codec/i2cdata_reg[16]' (FDE) to 'codec/i2cdatacount_reg[1]'
INFO: [Synth 8-3886] merging instance 'codec/i2cdata_reg[15]' (FDE) to 'codec/i2cdatacount_reg[1]'
INFO: [Synth 8-3886] merging instance 'codec/i2cdata_reg[14]' (FDE) to 'codec/i2cdatacount_reg[1]'
INFO: [Synth 8-3886] merging instance 'codec/i2cdata_reg[13]' (FDE) to 'codec/i2cdatacount_reg[1]'
INFO: [Synth 8-3886] merging instance 'codec/i2cdata_reg[12]' (FDE) to 'codec/i2cdatacount_reg[1]'
INFO: [Synth 8-3886] merging instance 'codec/i2cdata_reg[11]' (FDE) to 'codec/i2cdatacount_reg[1]'
INFO: [Synth 8-3886] merging instance 'codec/i2cdata_reg[10]' (FDE) to 'codec/i2cdatacount_reg[1]'
INFO: [Synth 8-3886] merging instance 'codec/i2cdata_reg[9]' (FDE) to 'codec/i2cdatacount_reg[1]'
INFO: [Synth 8-3886] merging instance 'codec/i2cdata_reg[8]' (FDE) to 'codec/i2cdatacount_reg[1]'
INFO: [Synth 8-3886] merging instance 'codec/i2cdata_reg[7]' (FDE) to 'codec/i2cdatacount_reg[1]'
INFO: [Synth 8-3886] merging instance 'codec/i2cdata_reg[6]' (FDE) to 'codec/i2cdatacount_reg[1]'
INFO: [Synth 8-3886] merging instance 'codec/i2cdata_reg[5]' (FDE) to 'codec/i2cdatacount_reg[1]'
INFO: [Synth 8-3886] merging instance 'codec/i2cdata_reg[4]' (FDE) to 'codec/i2cdatacount_reg[1]'
INFO: [Synth 8-3886] merging instance 'codec/i2cdata_reg[3]' (FDE) to 'codec/i2cdatacount_reg[1]'
INFO: [Synth 8-3886] merging instance 'codec/i2cdata_reg[2]' (FDE) to 'codec/i2cdatacount_reg[1]'
INFO: [Synth 8-3886] merging instance 'codec/i2cdata_reg[1]' (FDE) to 'codec/i2cdatacount_reg[1]'
INFO: [Synth 8-3886] merging instance 'codec/i2cdata_reg[0]' (FDE) to 'codec/i2cdatacount_reg[1]'
INFO: [Synth 8-3886] merging instance 'codec/i2cdatacount_reg[1]' (FDE) to 'codec/i2cdatacount_reg[3]'
INFO: [Synth 8-3886] merging instance 'codec/i2cdatacount_reg[2]' (FDE) to 'codec/i2cdatacount_reg[5]'
INFO: [Synth 8-3886] merging instance 'codec/i2cdatacount_reg[3]' (FDE) to 'codec/i2cdatacount_reg[4]'
INFO: [Synth 8-3886] merging instance 'codec/i2cdatacount_reg[4]' (FDE) to 'codec/i2cdatacount_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (codec/\i2cdatacount_reg[6] )
WARNING: [Synth 8-3332] Sequential element (i2cdatacount_reg[6]) is unused and will be removed from module adau1761_controller.
WARNING: [Synth 8-3332] Sequential element (left_reg[0]) is unused and will be removed from module i2s_tx.
WARNING: [Synth 8-3332] Sequential element (product_reg[1]) is unused and will be removed from module multiplier__1.
WARNING: [Synth 8-3332] Sequential element (product_reg[1]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (leftfir/delays_reg[4][31]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (leftfir/delays_reg[4][30]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (leftfir/delays_reg[4][29]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (leftfir/delays_reg[4][28]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (leftfir/delays_reg[4][27]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (leftfir/delays_reg[4][26]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (leftfir/delays_reg[4][25]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (leftfir/delays_reg[4][24]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (rightfir/delays_reg[4][31]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (rightfir/delays_reg[4][30]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (rightfir/delays_reg[4][29]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (rightfir/delays_reg[4][28]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (rightfir/delays_reg[4][27]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (rightfir/delays_reg[4][26]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (rightfir/delays_reg[4][25]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (rightfir/delays_reg[4][24]) is unused and will be removed from module toplevel.
INFO: [Synth 8-3886] merging instance 'rightfir/multiplier_1/b_reg[31]' (FDE) to 'rightfir/multiplier_1/b_reg[30]'
INFO: [Synth 8-3886] merging instance 'leftfir/multiplier_1/b_reg[31]' (FDE) to 'leftfir/multiplier_1/b_reg[30]'
INFO: [Synth 8-3886] merging instance 'rightfir/genblk3[1].multiplier_j/b_reg[31]' (FDE) to 'rightfir/genblk3[1].multiplier_j/b_reg[30]'
INFO: [Synth 8-3886] merging instance 'rightfir/genblk3[2].multiplier_j/b_reg[31]' (FDE) to 'rightfir/genblk3[2].multiplier_j/b_reg[30]'
INFO: [Synth 8-3886] merging instance 'rightfir/genblk3[3].multiplier_j/b_reg[31]' (FDE) to 'rightfir/genblk3[3].multiplier_j/b_reg[30]'
INFO: [Synth 8-3886] merging instance 'leftfir/genblk3[1].multiplier_j/b_reg[31]' (FDE) to 'leftfir/genblk3[1].multiplier_j/b_reg[30]'
INFO: [Synth 8-3886] merging instance 'leftfir/genblk3[2].multiplier_j/b_reg[31]' (FDE) to 'leftfir/genblk3[2].multiplier_j/b_reg[30]'
INFO: [Synth 8-3886] merging instance 'leftfir/genblk3[3].multiplier_j/b_reg[31]' (FDE) to 'leftfir/genblk3[3].multiplier_j/b_reg[30]'
INFO: [Synth 8-3886] merging instance 'rightfir/genblk3[4].multiplier_j/b_reg[31]' (FDE) to 'rightfir/genblk3[4].multiplier_j/b_reg[30]'
INFO: [Synth 8-3886] merging instance 'leftfir/genblk3[4].multiplier_j/b_reg[31]' (FDE) to 'leftfir/genblk3[4].multiplier_j/b_reg[30]'
INFO: [Synth 8-3886] merging instance 'rightfir/genblk3[2].multiplier_j/b_reg[29]' (FDE) to 'rightfir/genblk3[2].multiplier_j/b_reg[30]'
INFO: [Synth 8-3886] merging instance 'rightfir/genblk3[2].multiplier_j/b_reg[28]' (FDE) to 'rightfir/genblk3[2].multiplier_j/b_reg[30]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rightfir/genblk3[2].multiplier_j /\b_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rightfir/multiplier_1 /\b_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rightfir/genblk3[1].multiplier_j /\b_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rightfir/genblk3[4].multiplier_j /\b_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rightfir/genblk3[3].multiplier_j /\b_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leftfir/genblk3[2].multiplier_j /\b_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leftfir/multiplier_1 /\b_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leftfir/genblk3[1].multiplier_j /\b_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leftfir/genblk3[4].multiplier_j /\b_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leftfir/genblk3[3].multiplier_j /\b_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rightfir/multiplier_1 /b_s_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leftfir/multiplier_1 /b_s_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rightfir/genblk3[1].multiplier_j /b_s_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rightfir/genblk3[2].multiplier_j /b_s_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rightfir/genblk3[3].multiplier_j /b_s_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leftfir/genblk3[1].multiplier_j /b_s_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leftfir/genblk3[2].multiplier_j /b_s_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leftfir/genblk3[3].multiplier_j /b_s_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rightfir/genblk3[4].multiplier_j /b_s_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leftfir/genblk3[4].multiplier_j /b_s_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rightfir/genblk3[2].multiplier_j /\b_m_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rightfir/multiplier_1 /\b_m_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rightfir/genblk3[1].multiplier_j /\b_m_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rightfir/genblk3[4].multiplier_j /\b_m_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rightfir/genblk3[3].multiplier_j /\b_m_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leftfir/genblk3[2].multiplier_j /\b_m_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leftfir/multiplier_1 /\b_m_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leftfir/genblk3[1].multiplier_j /\b_m_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leftfir/genblk3[4].multiplier_j /\b_m_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leftfir/genblk3[3].multiplier_j /\b_m_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rightfir/genblk3[2].multiplier_j /\b_m_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rightfir/multiplier_1 /\b_m_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rightfir/genblk3[1].multiplier_j /\b_m_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rightfir/genblk3[4].multiplier_j /\b_m_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rightfir/genblk3[3].multiplier_j /\b_m_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leftfir/genblk3[2].multiplier_j /\b_m_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leftfir/multiplier_1 /\b_m_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leftfir/genblk3[1].multiplier_j /\b_m_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leftfir/genblk3[4].multiplier_j /\b_m_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leftfir/genblk3[3].multiplier_j /\b_m_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rightfir/genblk3[2].multiplier_j /\b_m_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rightfir/multiplier_1 /\b_m_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rightfir/genblk3[1].multiplier_j /\b_m_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rightfir/genblk3[4].multiplier_j /\b_m_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rightfir/genblk3[3].multiplier_j /\b_m_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leftfir/genblk3[2].multiplier_j /\b_m_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leftfir/multiplier_1 /\b_m_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leftfir/genblk3[1].multiplier_j /\b_m_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leftfir/genblk3[4].multiplier_j /\b_m_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leftfir/genblk3[3].multiplier_j /\b_m_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rightfir/genblk3[2].multiplier_j /\b_m_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rightfir/multiplier_1 /\b_m_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rightfir/genblk3[1].multiplier_j /\b_m_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rightfir/genblk3[4].multiplier_j /\b_m_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rightfir/genblk3[3].multiplier_j /\b_m_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leftfir/genblk3[2].multiplier_j /\b_m_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leftfir/multiplier_1 /\b_m_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leftfir/genblk3[1].multiplier_j /\b_m_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leftfir/genblk3[4].multiplier_j /\b_m_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leftfir/genblk3[3].multiplier_j /\b_m_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rightfir/genblk3[2].multiplier_j /\b_m_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rightfir/multiplier_1 /\b_m_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rightfir/genblk3[1].multiplier_j /\b_m_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rightfir/genblk3[4].multiplier_j /\b_m_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rightfir/genblk3[3].multiplier_j /\b_m_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leftfir/genblk3[2].multiplier_j /\b_m_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leftfir/multiplier_1 /\b_m_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leftfir/genblk3[1].multiplier_j /\b_m_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leftfir/genblk3[4].multiplier_j /\b_m_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leftfir/genblk3[3].multiplier_j /\b_m_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rightfir/genblk3[2].multiplier_j /\b_m_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rightfir/multiplier_1 /\b_m_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rightfir/genblk3[1].multiplier_j /\b_m_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rightfir/genblk3[4].multiplier_j /\b_m_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rightfir/genblk3[3].multiplier_j /\b_m_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leftfir/genblk3[2].multiplier_j /\b_m_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leftfir/multiplier_1 /\b_m_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leftfir/genblk3[1].multiplier_j /\b_m_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leftfir/genblk3[4].multiplier_j /\b_m_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leftfir/genblk3[3].multiplier_j /\b_m_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rightfir/genblk3[2].multiplier_j /\b_m_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rightfir/multiplier_1 /\b_m_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rightfir/genblk3[1].multiplier_j /\b_m_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rightfir/genblk3[4].multiplier_j /\b_m_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rightfir/genblk3[3].multiplier_j /\b_m_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leftfir/genblk3[2].multiplier_j /\b_m_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leftfir/multiplier_1 /\b_m_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leftfir/genblk3[1].multiplier_j /\b_m_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leftfir/genblk3[4].multiplier_j /\b_m_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leftfir/genblk3[3].multiplier_j /\b_m_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rightfir/genblk3[2].multiplier_j /\b_m_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rightfir/multiplier_1 /\b_m_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rightfir/genblk3[1].multiplier_j /\b_m_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rightfir/genblk3[4].multiplier_j /\b_m_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rightfir/genblk3[3].multiplier_j /\b_m_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leftfir/genblk3[2].multiplier_j /\b_m_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (b_reg[1]) is unused and will be removed from module multiplier__6.
WARNING: [Synth 8-3332] Sequential element (b_m_reg[22]) is unused and will be removed from module multiplier__6.
WARNING: [Synth 8-3332] Sequential element (b_s_reg) is unused and will be removed from module multiplier__6.
WARNING: [Synth 8-3332] Sequential element (b_reg[1]) is unused and will be removed from module multiplier__7.
WARNING: [Synth 8-3332] Sequential element (b_m_reg[22]) is unused and will be removed from module multiplier__7.
WARNING: [Synth 8-3332] Sequential element (b_s_reg) is unused and will be removed from module multiplier__7.
WARNING: [Synth 8-3332] Sequential element (b_reg[1]) is unused and will be removed from module multiplier__8.
WARNING: [Synth 8-3332] Sequential element (b_m_reg[22]) is unused and will be removed from module multiplier__8.
WARNING: [Synth 8-3332] Sequential element (b_s_reg) is unused and will be removed from module multiplier__8.
WARNING: [Synth 8-3332] Sequential element (b_reg[1]) is unused and will be removed from module multiplier__9.
WARNING: [Synth 8-3332] Sequential element (b_m_reg[22]) is unused and will be removed from module multiplier__9.
WARNING: [Synth 8-3332] Sequential element (b_s_reg) is unused and will be removed from module multiplier__9.
WARNING: [Synth 8-3332] Sequential element (b_reg[1]) is unused and will be removed from module multiplier__1.
WARNING: [Synth 8-3332] Sequential element (b_m_reg[22]) is unused and will be removed from module multiplier__1.
WARNING: [Synth 8-3332] Sequential element (b_s_reg) is unused and will be removed from module multiplier__1.
WARNING: [Synth 8-3332] Sequential element (z_s_reg) is unused and will be removed from module adder__1.
WARNING: [Synth 8-3332] Sequential element (z_reg[31]) is unused and will be removed from module adder__1.
WARNING: [Synth 8-3332] Sequential element (z_reg[30]) is unused and will be removed from module adder__1.
WARNING: [Synth 8-3332] Sequential element (z_reg[29]) is unused and will be removed from module adder__1.
WARNING: [Synth 8-3332] Sequential element (z_reg[28]) is unused and will be removed from module adder__1.
WARNING: [Synth 8-3332] Sequential element (z_reg[27]) is unused and will be removed from module adder__1.
WARNING: [Synth 8-3332] Sequential element (z_reg[26]) is unused and will be removed from module adder__1.
WARNING: [Synth 8-3332] Sequential element (z_reg[25]) is unused and will be removed from module adder__1.
WARNING: [Synth 8-3332] Sequential element (z_reg[24]) is unused and will be removed from module adder__1.
WARNING: [Synth 8-3332] Sequential element (s_output_z_reg[31]) is unused and will be removed from module adder__1.
WARNING: [Synth 8-3332] Sequential element (s_output_z_reg[30]) is unused and will be removed from module adder__1.
WARNING: [Synth 8-3332] Sequential element (s_output_z_reg[29]) is unused and will be removed from module adder__1.
WARNING: [Synth 8-3332] Sequential element (s_output_z_reg[28]) is unused and will be removed from module adder__1.
WARNING: [Synth 8-3332] Sequential element (s_output_z_reg[27]) is unused and will be removed from module adder__1.
WARNING: [Synth 8-3332] Sequential element (s_output_z_reg[26]) is unused and will be removed from module adder__1.
WARNING: [Synth 8-3332] Sequential element (s_output_z_reg[25]) is unused and will be removed from module adder__1.
WARNING: [Synth 8-3332] Sequential element (s_output_z_reg[24]) is unused and will be removed from module adder__1.
WARNING: [Synth 8-3332] Sequential element (b_reg[1]) is unused and will be removed from module multiplier__2.
WARNING: [Synth 8-3332] Sequential element (b_m_reg[22]) is unused and will be removed from module multiplier__2.
WARNING: [Synth 8-3332] Sequential element (b_s_reg) is unused and will be removed from module multiplier__2.
WARNING: [Synth 8-3332] Sequential element (b_reg[1]) is unused and will be removed from module multiplier__3.
WARNING: [Synth 8-3332] Sequential element (b_m_reg[22]) is unused and will be removed from module multiplier__3.
WARNING: [Synth 8-3332] Sequential element (b_s_reg) is unused and will be removed from module multiplier__3.
WARNING: [Synth 8-3332] Sequential element (b_reg[1]) is unused and will be removed from module multiplier__4.
WARNING: [Synth 8-3332] Sequential element (b_m_reg[22]) is unused and will be removed from module multiplier__4.
WARNING: [Synth 8-3332] Sequential element (b_s_reg) is unused and will be removed from module multiplier__4.
WARNING: [Synth 8-3332] Sequential element (b_reg[1]) is unused and will be removed from module multiplier__5.
WARNING: [Synth 8-3332] Sequential element (b_m_reg[22]) is unused and will be removed from module multiplier__5.
WARNING: [Synth 8-3332] Sequential element (b_s_reg) is unused and will be removed from module multiplier__5.
WARNING: [Synth 8-3332] Sequential element (b_reg[1]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (b_m_reg[22]) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (b_s_reg) is unused and will be removed from module multiplier.
WARNING: [Synth 8-3332] Sequential element (z_s_reg) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (z_reg[31]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (z_reg[30]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (z_reg[29]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (z_reg[28]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (z_reg[27]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (z_reg[26]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (z_reg[25]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (z_reg[24]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (s_output_z_reg[31]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (s_output_z_reg[30]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (s_output_z_reg[29]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (s_output_z_reg[28]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (s_output_z_reg[27]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (s_output_z_reg[26]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (s_output_z_reg[25]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (s_output_z_reg[24]) is unused and will be removed from module adder.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1601.883 ; gain = 500.980 ; free physical = 1249 ; free virtual = 9357
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+--------------------+------------+---------------+----------------+
|Module Name         | RTL Object | Depth x Width | Implemented As | 
+--------------------+------------+---------------+----------------+
|adau1761_controller | i2cdata    | 64x81         | LUT            | 
+--------------------+------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|multiplier  | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'sysclk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1641.875 ; gain = 540.973 ; free physical = 1102 ; free virtual = 9210
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1660.891 ; gain = 559.988 ; free physical = 1091 ; free virtual = 9200
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1729.719 ; gain = 628.816 ; free physical = 1074 ; free virtual = 9182
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1729.723 ; gain = 628.820 ; free physical = 1073 ; free virtual = 9181
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1729.723 ; gain = 628.820 ; free physical = 1073 ; free virtual = 9181
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1729.723 ; gain = 628.820 ; free physical = 1070 ; free virtual = 9179
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1729.723 ; gain = 628.820 ; free physical = 1070 ; free virtual = 9179
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1729.723 ; gain = 628.820 ; free physical = 1070 ; free virtual = 9178
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1729.723 ; gain = 628.820 ; free physical = 1070 ; free virtual = 9178
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |CARRY4     |   358|
|3     |DSP48E1_1  |    10|
|4     |DSP48E1_2  |    10|
|5     |LUT1       |   551|
|6     |LUT2       |   432|
|7     |LUT3       |   954|
|8     |LUT4       |  1546|
|9     |LUT5       |  1387|
|10    |LUT6       |  1941|
|11    |MMCME2_ADV |     1|
|12    |MUXF7      |     8|
|13    |MUXF8      |     2|
|14    |FDRE       |  5258|
|15    |FDRE_1     |     4|
|16    |FDSE       |    87|
|17    |FDSE_1     |     1|
|18    |IBUF       |     4|
|19    |OBUF       |    19|
|20    |OBUFT      |     2|
+------+-----------+------+

Report Instance Areas: 
+------+------------------------------+----------------------------+------+
|      |Instance                      |Module                      |Cells |
+------+------------------------------+----------------------------+------+
|1     |top                           |                            | 12578|
|2     |  clkmon0                     |clk_wiz_0                   |     4|
|3     |    inst                      |clk_wiz_0_clk_wiz           |     4|
|4     |  bclkmon                     |alt_divider                 |    13|
|5     |  codec                       |adau1761_controller         |   107|
|6     |    adaui2c                   |i2cmaster                   |    57|
|7     |  fsmclkmon                   |alt_divider__parameterized2 |    51|
|8     |  leftfir                     |fir_floating                |  5996|
|9     |    \genblk3[1].multiplier_j  |multiplier_8                |   469|
|10    |    \genblk3[2].multiplier_j  |multiplier_9                |   469|
|11    |    \genblk3[3].multiplier_j  |multiplier_10               |   469|
|12    |    \genblk3[4].multiplier_j  |multiplier_11               |   469|
|13    |    \genblk4[0].adder_j       |adder_12                    |   800|
|14    |    \genblk4[1].adder_j       |adder_13                    |   801|
|15    |    \genblk4[2].adder_j       |adder_14                    |   800|
|16    |    \genblk4[3].adder_j       |adder_15                    |   752|
|17    |    multiplier_1              |multiplier_16               |   471|
|18    |  lrclkmon                    |alt_divider__parameterized0 |    24|
|19    |  phaser                      |delay_1                     |     2|
|20    |  rightfir                    |fir_floating_0              |  5995|
|21    |    \genblk3[1].multiplier_j  |multiplier                  |   469|
|22    |    \genblk3[2].multiplier_j  |multiplier_1                |   469|
|23    |    \genblk3[3].multiplier_j  |multiplier_2                |   469|
|24    |    \genblk3[4].multiplier_j  |multiplier_3                |   469|
|25    |    \genblk4[0].adder_j       |adder                       |   800|
|26    |    \genblk4[1].adder_j       |adder_4                     |   801|
|27    |    \genblk4[2].adder_j       |adder_5                     |   800|
|28    |    \genblk4[3].adder_j       |adder_6                     |   752|
|29    |    multiplier_1              |multiplier_7                |   471|
|30    |  rx                          |i2s_rx                      |   130|
|31    |  serialkclkmon               |alt_divider__parameterized1 |    29|
|32    |  tx                          |i2s_tx                      |   199|
+------+------------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1729.723 ; gain = 628.820 ; free physical = 1070 ; free virtual = 9178
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 113 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1729.723 ; gain = 225.344 ; free physical = 1133 ; free virtual = 9242
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1729.727 ; gain = 628.820 ; free physical = 1133 ; free virtual = 9242
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 388 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 20 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  FDRE_1 => FDRE (inverted pins: C): 4 instances
  FDSE_1 => FDSE (inverted pins: C): 1 instances

394 Infos, 219 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1729.727 ; gain = 641.410 ; free physical = 1143 ; free virtual = 9252
INFO: [Common 17-1381] The checkpoint '/home/corey/mit/6.337/yanni_code/finalproj/DSP/DSP.runs/synth_1/toplevel.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1753.738 ; gain = 0.000 ; free physical = 1142 ; free virtual = 9252
INFO: [Common 17-206] Exiting Vivado at Sun May  7 16:21:21 2017...
