digraph "CFG for 'rpl_mbrtoc32' function" {
	label="CFG for 'rpl_mbrtoc32' function";

	Node0x1c971d0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = alloca i64, align 8\l  %6 = alloca i32*, align 8\l  %7 = alloca i8*, align 8\l  %8 = alloca i64, align 8\l  %9 = alloca %struct.savewd*, align 8\l  %10 = alloca i64, align 8\l  %11 = alloca i32, align 4\l  store i32* %0, i32** %6, align 8, !tbaa !1749\l  call void @llvm.dbg.declare(metadata i32** %6, metadata !1744, metadata\l... !DIExpression()), !dbg !1753\l  store i8* %1, i8** %7, align 8, !tbaa !1749\l  call void @llvm.dbg.declare(metadata i8** %7, metadata !1745, metadata\l... !DIExpression()), !dbg !1754\l  store i64 %2, i64* %8, align 8, !tbaa !1755\l  call void @llvm.dbg.declare(metadata i64* %8, metadata !1746, metadata\l... !DIExpression()), !dbg !1757\l  store %struct.savewd* %3, %struct.savewd** %9, align 8, !tbaa !1749\l  call void @llvm.dbg.declare(metadata %struct.savewd** %9, metadata !1747,\l... metadata !DIExpression()), !dbg !1758\l  %12 = load i8*, i8** %7, align 8, !dbg !1759, !tbaa !1749\l  %13 = icmp eq i8* %12, null, !dbg !1761\l  br i1 %13, label %14, label %15, !dbg !1762\l|{<s0>T|<s1>F}}"];
	Node0x1c971d0:s0 -> Node0x1c996f0;
	Node0x1c971d0:s1 -> Node0x1c99740;
	Node0x1c996f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f2907270",label="{%14:\l14:                                               \l  store i32* null, i32** %6, align 8, !dbg !1763, !tbaa !1749\l  store i8* getelementptr inbounds ([1 x i8], [1 x i8]* @.str.556, i64 0, i64\l... 0), i8** %7, align 8, !dbg !1765, !tbaa !1749\l  store i64 1, i64* %8, align 8, !dbg !1766, !tbaa !1755\l  br label %15, !dbg !1767\l}"];
	Node0x1c996f0 -> Node0x1c99740;
	Node0x1c99740 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%15:\l15:                                               \l  %16 = load %struct.savewd*, %struct.savewd** %9, align 8, !dbg !1768, !tbaa\l... !1749\l  %17 = icmp eq %struct.savewd* %16, null, !dbg !1770\l  br i1 %17, label %18, label %19, !dbg !1771\l|{<s0>T|<s1>F}}"];
	Node0x1c99740:s0 -> Node0x1c99790;
	Node0x1c99740:s1 -> Node0x1c997e0;
	Node0x1c99790 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f2907270",label="{%18:\l18:                                               \l  store %struct.savewd* @internal_state, %struct.savewd** %9, align 8, !dbg\l... !1772, !tbaa !1749\l  br label %19, !dbg !1773\l}"];
	Node0x1c99790 -> Node0x1c997e0;
	Node0x1c997e0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%19:\l19:                                               \l  %20 = bitcast i64* %10 to i8*, !dbg !1774\l  call void @llvm.lifetime.start.p0i8(i64 8, i8* %20) #26, !dbg !1774\l  call void @llvm.dbg.declare(metadata i64* %10, metadata !1748, metadata\l... !DIExpression()), !dbg !1775\l  %21 = load i32*, i32** %6, align 8, !dbg !1776, !tbaa !1749\l  %22 = load i8*, i8** %7, align 8, !dbg !1777, !tbaa !1749\l  %23 = load i64, i64* %8, align 8, !dbg !1778, !tbaa !1755\l  %24 = load %struct.savewd*, %struct.savewd** %9, align 8, !dbg !1779, !tbaa\l... !1749\l  %25 = call i64 @mbrtoc32(i32* noundef %21, i8* noundef %22, i64 noundef %23,\l... %struct.savewd* noundef %24) #26, !dbg !1780\l  store i64 %25, i64* %10, align 8, !dbg !1775, !tbaa !1755\l  %26 = load i64, i64* %10, align 8, !dbg !1781, !tbaa !1755\l  %27 = icmp ule i64 -2, %26, !dbg !1783\l  br i1 %27, label %28, label %42, !dbg !1784\l|{<s0>T|<s1>F}}"];
	Node0x1c997e0:s0 -> Node0x1c99830;
	Node0x1c997e0:s1 -> Node0x1c999c0;
	Node0x1c99830 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%28:\l28:                                               \l  %29 = load i64, i64* %8, align 8, !dbg !1785, !tbaa !1755\l  %30 = icmp ne i64 %29, 0, !dbg !1786\l  br i1 %30, label %31, label %42, !dbg !1787\l|{<s0>T|<s1>F}}"];
	Node0x1c99830:s0 -> Node0x1c99880;
	Node0x1c99830:s1 -> Node0x1c999c0;
	Node0x1c99880 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f5a08170",label="{%31:\l31:                                               \l  %32 = call zeroext i1 @hard_locale(i32 noundef 0), !dbg !1788\l  br i1 %32, label %42, label %33, !dbg !1789\l|{<s0>T|<s1>F}}"];
	Node0x1c99880:s0 -> Node0x1c999c0;
	Node0x1c99880:s1 -> Node0x1c998d0;
	Node0x1c998d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ecd3c570",label="{%33:\l33:                                               \l  %34 = load i32*, i32** %6, align 8, !dbg !1790, !tbaa !1749\l  %35 = icmp ne i32* %34, null, !dbg !1793\l  br i1 %35, label %36, label %41, !dbg !1794\l|{<s0>T|<s1>F}}"];
	Node0x1c998d0:s0 -> Node0x1c99920;
	Node0x1c998d0:s1 -> Node0x1c99970;
	Node0x1c99920 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d6dce470",label="{%36:\l36:                                               \l  %37 = load i8*, i8** %7, align 8, !dbg !1795, !tbaa !1749\l  %38 = load i8, i8* %37, align 1, !dbg !1796, !tbaa !1797\l  %39 = zext i8 %38 to i32, !dbg !1798\l  %40 = load i32*, i32** %6, align 8, !dbg !1799, !tbaa !1749\l  store i32 %39, i32* %40, align 4, !dbg !1800, !tbaa !1801\l  br label %41, !dbg !1803\l}"];
	Node0x1c99920 -> Node0x1c99970;
	Node0x1c99970 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ecd3c570",label="{%41:\l41:                                               \l  store i64 1, i64* %5, align 8, !dbg !1804\l  store i32 1, i32* %11, align 4\l  br label %44, !dbg !1804\l}"];
	Node0x1c99970 -> Node0x1c99a10;
	Node0x1c999c0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#c5333470",label="{%42:\l42:                                               \l  %43 = load i64, i64* %10, align 8, !dbg !1805, !tbaa !1755\l  store i64 %43, i64* %5, align 8, !dbg !1806\l  store i32 1, i32* %11, align 4\l  br label %44, !dbg !1806\l}"];
	Node0x1c999c0 -> Node0x1c99a10;
	Node0x1c99a10 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%44:\l44:                                               \l  %45 = bitcast i64* %10 to i8*, !dbg !1807\l  call void @llvm.lifetime.end.p0i8(i64 8, i8* %45) #26, !dbg !1807\l  %46 = load i64, i64* %5, align 8, !dbg !1807\l  ret i64 %46, !dbg !1807\l}"];
}
