C:/Users/davle/Documents/UBA/CESE/CLP/Codigos/clp_tp-FPGA/Guia_VHDL/13-contBCDNb/src/rtl/contBCDNb.vhd {1 {vcom -work work -2002 -explicit C:/Users/davle/Documents/UBA/CESE/CLP/Codigos/clp_tp-FPGA/Guia_VHDL/13-contBCDNb/src/rtl/contBCDNb.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity contBCDNb
-- Compiling architecture contBCDNb_arch of contBCDNb

} {} {}} C:/Users/davle/Documents/UBA/CESE/CLP/Codigos/clp_tp-FPGA/Guia_VHDL/13-contBCDNb/src/testbench/contBCDNb_tb.vhd {1 {vcom -work work -2002 -explicit C:/Users/davle/Documents/UBA/CESE/CLP/Codigos/clp_tp-FPGA/Guia_VHDL/13-contBCDNb/src/testbench/contBCDNb_tb.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity contBCDNb_tb
-- Compiling architecture contBCDNb_tb_arch of contBCDNb_tb

} {} {}}
