// Seed: 2170774239
`timescale 1 ps / 1ps
module module_0 (
    output logic id_0,
    output id_1,
    output id_2,
    output id_3,
    output id_4
);
  assign id_0 = 1 < id_5;
endmodule
