{"vcs1":{"timestamp_begin":1726922093.885893553, "rt":1.08, "ut":0.21, "st":0.21}}
{"vcselab":{"timestamp_begin":1726922095.037453339, "rt":0.97, "ut":0.27, "st":0.15}}
{"link":{"timestamp_begin":1726922096.072627551, "rt":0.35, "ut":0.15, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1726922093.347446491}
{"VCS_COMP_START_TIME": 1726922093.347446491}
{"VCS_COMP_END_TIME": 1726922097.717427265}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 329712}}
{"stitch_vcselab": {"peak_mem": 215160}}
