var veridocModuleInformation= {"moduleName":"sparc_exu_ecl_eccctl",
"moduleFile":"Unknown",
"moduleLine":"254",
"moduleBrief":"None",
"children":[
"dff_s","dff_s","dff_s","dff_s","dff_s","dff_s","dff_s","dff_s","dff_s","mux3ds","mux3ds","dff_s","dff_s","dff_s","mux3ds","dff_s","dff_s","dff_s","dff_s","dff_s","dff_s"]
,
"ports":[
{"name":"clk",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"se",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"rst_tri_en",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecc_ecl_rs1_ce",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecc_ecl_rs1_ue",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecc_ecl_rs2_ce",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecc_ecl_rs2_ue",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecc_ecl_rs3_ce",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecc_ecl_rs3_ue",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecl_byp_rcc_mux2_sel_rf",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecl_byp_rs2_mux2_sel_rf",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecl_byp_rs3_mux2_sel_rf",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"rs1_vld_e",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"rs2_vld_e",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"rs3_vld_e",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ifu_exu_rs1_m",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ifu_exu_rs2_m",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ifu_exu_rs3_m",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"rml_ecl_cwp_d",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ifu_exu_ecc_mask",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ifu_exu_inj_irferr",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ifu_exu_disable_ce_e",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"wb_eccctl_spec_wen_next",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ifu_exu_nceen_e",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ifu_exu_inst_vld_e",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"rml_ecl_gl_e",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"cancel_rs3_ecc_e",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ue_trap_m",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecl_ecc_sel_rs1_m_l",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecl_ecc_sel_rs2_m_l",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecl_ecc_sel_rs3_m_l",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecl_ecc_log_rs1_m",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecl_ecc_log_rs2_m",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecl_ecc_log_rs3_m",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecl_byp_sel_ecc_m",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecl_ecc_rs1_use_rf_e",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecl_ecc_rs2_use_rf_e",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecl_ecc_rs3_use_rf_e",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"eccctl_wb_rd_m",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"exu_ifu_ecc_ce_m",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"exu_ifu_ecc_ue_m",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"exu_ifu_err_reg_m",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecl_byp_ecc_mask_m_l",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"exu_ifu_inj_ack",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"exu_ifu_err_synd_7_m",
"type":"wire",
"range":"? : ?",
"direction":"Output",
}]
,
"params":[
]
,
"instantiations":[
]
,
"nets":[
]
,
"tasks":[
]
,
"functions":[
]
,
"variables":[
]
,
"initials":[
]
,
"processes":[
]
};

veridoc_render_module();
