 /*
 * QTest testcase for Microbit board using the Nordic Semiconductor nRF51 SoC.
 *
 *
 * Copyright (c) 2018 Steffen GÃ¶rtz <contrib@steffen-goertz.de>
 */


#include "qemu/osdep.h"
#include "exec/hwaddr.h"
#include "libqtest.h"


#define PAGE_SIZE           1024
#define FLASH_SIZE          (256 * PAGE_SIZE)
#define FLASH_BASE          0x00000000
#define UICR_BASE           0x10001000
#define UICR_SIZE           0x100
#define NVMC_BASE           0x4001E000UL
#define NVMC_READY          0x400
#define NVMC_CONFIG         0x504
#define NVMC_ERASEPAGE      0x508
#define NVMC_ERASEPCR1      0x508
#define NVMC_ERASEALL       0x50C
#define NVMC_ERASEPCR0      0x510
#define NVMC_ERASEUICR      0x514

#define GPIO_BASE         0x50000000
#define GPIO_OUT          0x504
#define GPIO_OUTSET       0x508
#define GPIO_OUTCLR       0x50C
#define GPIO_IN           0x510
#define GPIO_DIR          0x514
#define GPIO_DIRSET       0x518
#define GPIO_DIRCLR       0x51C
#define GPIO_CNF_START    0x700
#define GPIO_CNF_END      0x77F
#define GPIO_PINS 32

#define GPIO_PULLDOWN 1
#define GPIO_PULLUP 3


static void fill_and_erase(hwaddr base, hwaddr size, uint32_t address_reg)
{
    /* Fill memory */
    writel(NVMC_BASE + NVMC_CONFIG, 0x01);
    for (hwaddr i = 0; i < size; ++i) {
        writeb(base + i, i);
        g_assert_cmpuint(readb(base + i), ==, i & 0xFF);
    }
    writel(NVMC_BASE + NVMC_CONFIG, 0x00);

    /* Erase Page */
    writel(NVMC_BASE + NVMC_CONFIG, 0x02);
    writel(NVMC_BASE + address_reg, base);
    writel(NVMC_BASE + NVMC_CONFIG, 0x00);

    /* Check memory */
    for (hwaddr i = 0; i < size; ++i) {
        g_assert_cmpuint(readb(base + i), ==, 0xFF);
    }
}

static void test_nrf51_nvmc(void)
{
    uint32_t value;
    /* Test always ready */
    value = readl(NVMC_BASE + NVMC_READY);
    g_assert_cmpuint(value & 0x01, ==, 0x01);

    /* Test write-read config register */
    writel(NVMC_BASE + NVMC_CONFIG, 0x03);
    g_assert_cmpuint(readl(NVMC_BASE + NVMC_CONFIG), ==, 0x03);
    writel(NVMC_BASE + NVMC_CONFIG, 0x00);
    g_assert_cmpuint(readl(NVMC_BASE + NVMC_CONFIG), ==, 0x00);

    /* Test PCR0 */
    fill_and_erase(FLASH_BASE, PAGE_SIZE, NVMC_ERASEPCR0);
    fill_and_erase(FLASH_BASE + PAGE_SIZE, PAGE_SIZE, NVMC_ERASEPCR0);

    /* Test PCR1 */
    fill_and_erase(FLASH_BASE, PAGE_SIZE, NVMC_ERASEPCR1);
    fill_and_erase(FLASH_BASE + PAGE_SIZE, PAGE_SIZE, NVMC_ERASEPCR1);

    /* Erase all */
    writel(NVMC_BASE + NVMC_CONFIG, 0x01);
    for (hwaddr i = 0; i < FLASH_SIZE / 4; i++) {
        writel(FLASH_BASE + i * 4, i);
        g_assert_cmpuint(readl(FLASH_BASE + i * 4), ==, i);
    }
    writel(NVMC_BASE + NVMC_CONFIG, 0x00);

    writel(NVMC_BASE + NVMC_CONFIG, 0x02);
    writel(NVMC_BASE + NVMC_ERASEALL, 0x01);
    writel(NVMC_BASE + NVMC_CONFIG, 0x00);

    for (hwaddr i = 0; i < FLASH_SIZE / 4; i++) {
        g_assert_cmpuint(readl(FLASH_BASE + i * 4), ==, 0xFFFFFFFF);
    }

    /* Erase UICR */
    writel(NVMC_BASE + NVMC_CONFIG, 0x01);
    for (hwaddr i = 0; i < UICR_SIZE / 4; i++) {
        writel(UICR_BASE + i * 4, i);
        g_assert_cmpuint(readl(UICR_BASE + i * 4), ==, i);
    }
    writel(NVMC_BASE + NVMC_CONFIG, 0x00);

    writel(NVMC_BASE + NVMC_CONFIG, 0x02);
    writel(NVMC_BASE + NVMC_ERASEUICR, 0x01);
    writel(NVMC_BASE + NVMC_CONFIG, 0x00);

    for (hwaddr i = 0; i < UICR_SIZE / 4; i++) {
        g_assert_cmpuint(readl(UICR_BASE + i * 4), ==, 0xFFFFFFFF);
    }
}

static void test_nrf51_gpio(void)
{
    size_t i;
    uint32_t actual, expected;

    struct {
        hwaddr addr;
        uint32_t expected;
    } reset_state[] = {
            {GPIO_OUT, 0x00000000}, {GPIO_OUTSET, 0x00000000},
            {GPIO_OUTCLR, 0x00000000}, {GPIO_IN, 0x00000000},
            {GPIO_DIR, 0x00000000}, {GPIO_DIRSET, 0x00000000},
            {GPIO_DIRCLR, 0x00000000}
    };

    /** Check reset state **/
    for (i = 0; i < ARRAY_SIZE(reset_state); i++) {
        expected = reset_state[i].expected;
        actual = readl(GPIO_BASE + reset_state[i].addr);
        g_assert_cmpuint(actual, ==, expected);
    }

    for (i = 0; i < GPIO_PINS; i++) {
        expected = 0x00000002;
        actual = readl(GPIO_BASE + GPIO_CNF_START + i * 4);
        g_assert_cmpuint(actual, ==, expected);
    }

    /** Check dir bit consistency between dir and cnf **/
    /* Check set via DIRSET */
    expected = 0x80000001;
    writel(GPIO_BASE + GPIO_DIRSET, expected);
    actual = readl(GPIO_BASE + GPIO_DIR);
    g_assert_cmpuint(actual, ==, expected);
    actual = readl(GPIO_BASE + GPIO_CNF_START) & 0x01;
    g_assert_cmpuint(actual, ==, 0x01);
    actual = readl(GPIO_BASE + GPIO_CNF_END) & 0x01;
    g_assert_cmpuint(actual, ==, 0x01);

    /* Check clear via DIRCLR */
    writel(GPIO_BASE + GPIO_DIRCLR, 0x80000001);
    actual = readl(GPIO_BASE + GPIO_DIR);
    g_assert_cmpuint(actual, ==, 0x00000000);
    actual = readl(GPIO_BASE + GPIO_CNF_START) & 0x01;
    g_assert_cmpuint(actual, ==, 0x00);
    actual = readl(GPIO_BASE + GPIO_CNF_END) & 0x01;
    g_assert_cmpuint(actual, ==, 0x00);

    /* Check set via DIR */
    expected = 0x80000001;
    writel(GPIO_BASE + GPIO_DIR, expected);
    actual = readl(GPIO_BASE + GPIO_DIR);
    g_assert_cmpuint(actual, ==, expected);
    actual = readl(GPIO_BASE + GPIO_CNF_START) & 0x01;
    g_assert_cmpuint(actual, ==, 0x01);
    actual = readl(GPIO_BASE + GPIO_CNF_END) & 0x01;
    g_assert_cmpuint(actual, ==, 0x01);

    /* Reset DIR */
    writel(GPIO_BASE + GPIO_DIR, 0x00000000);

    /* Check Input propagates */
    g_assert_false(true);

    /* Check pull-up working */
    g_assert_false(true);

    /* Check pull-down working */
    g_assert_false(true);

    /* Check Output propagates */
    g_assert_false(true);

    /* Check self-stimulation */
    g_assert_false(true);

    /* Check short-circuit */
    g_assert_false(true);
}

int main(int argc, char **argv)
{
    int ret;

    g_test_init(&argc, &argv, NULL);

    global_qtest = qtest_startf("-machine microbit");

    qtest_add_func("/microbit/nrf51/nvmc", test_nrf51_nvmc);
    qtest_add_func("/microbit/nrf51/gpio", test_nrf51_gpio);

    ret = g_test_run();

    qtest_quit(global_qtest);
    return ret;
}
