
//input ports
add mapped point clk clk
add mapped point rstb rstb
add mapped point IN[3] IN[3]
add mapped point IN[2] IN[2]
add mapped point IN[1] IN[1]
add mapped point IN[0] IN[0]
add mapped point W[3] W[3]
add mapped point W[2] W[2]
add mapped point W[1] W[1]
add mapped point W[0] W[0]

//output ports
add mapped point OUT[11] OUT[11]
add mapped point OUT[10] OUT[10]
add mapped point OUT[9] OUT[9]
add mapped point OUT[8] OUT[8]
add mapped point OUT[7] OUT[7]
add mapped point OUT[6] OUT[6]
add mapped point OUT[5] OUT[5]
add mapped point OUT[4] OUT[4]
add mapped point OUT[3] OUT[3]
add mapped point OUT[2] OUT[2]
add mapped point OUT[1] OUT[1]
add mapped point OUT[0] OUT[0]
add mapped point add_result[11] add_result[11]
add mapped point add_result[10] add_result[10]
add mapped point add_result[9] add_result[9]
add mapped point add_result[8] add_result[8]
add mapped point add_result[7] add_result[7]
add mapped point add_result[6] add_result[6]
add mapped point add_result[5] add_result[5]
add mapped point add_result[4] add_result[4]
add mapped point add_result[3] add_result[3]
add mapped point add_result[2] add_result[2]
add mapped point add_result[1] add_result[1]
add mapped point add_result[0] add_result[0]
add mapped point mult_result[7] mult_result[7]
add mapped point mult_result[6] mult_result[6]
add mapped point mult_result[5] mult_result[5]
add mapped point mult_result[4] mult_result[4]
add mapped point mult_result[3] mult_result[3]
add mapped point mult_result[2] mult_result[2]
add mapped point mult_result[1] mult_result[1]
add mapped point mult_result[0] mult_result[0]
add mapped point debug_cycle_cnt[3] debug_cycle_cnt[3]
add mapped point debug_cycle_cnt[2] debug_cycle_cnt[2]
add mapped point debug_cycle_cnt[1] debug_cycle_cnt[1]
add mapped point debug_cycle_cnt[0] debug_cycle_cnt[0]

//inout ports




//Sequential Pins
add mapped point acc_reg[11]/q acc_reg_reg[11]/Q 
add mapped point acc_reg[11]/q acc_reg_reg[11]/QN 
add mapped point acc_reg[10]/q acc_reg_reg[10]/Q 
add mapped point acc_reg[10]/q acc_reg_reg[10]/QN 
add mapped point acc_reg[9]/q acc_reg_reg[9]/Q 
add mapped point acc_reg[9]/q acc_reg_reg[9]/QN 
add mapped point acc_reg[8]/q acc_reg_reg[8]/Q 
add mapped point acc_reg[8]/q acc_reg_reg[8]/QN 
add mapped point acc_reg[7]/q acc_reg_reg[7]/Q 
add mapped point acc_reg[7]/q acc_reg_reg[7]/QN 
add mapped point acc_reg[6]/q acc_reg_reg[6]/Q 
add mapped point acc_reg[6]/q acc_reg_reg[6]/QN 
add mapped point acc_reg[5]/q acc_reg_reg[5]/Q 
add mapped point acc_reg[5]/q acc_reg_reg[5]/QN 
add mapped point acc_reg[4]/q acc_reg_reg[4]/Q 
add mapped point acc_reg[4]/q acc_reg_reg[4]/QN 
add mapped point acc_reg[3]/q acc_reg_reg[3]/Q 
add mapped point acc_reg[3]/q acc_reg_reg[3]/QN 
add mapped point acc_reg[2]/q acc_reg_reg[2]/Q 
add mapped point acc_reg[2]/q acc_reg_reg[2]/QN 
add mapped point acc_reg[1]/q acc_reg_reg[1]/Q 
add mapped point acc_reg[1]/q acc_reg_reg[1]/QN 
add mapped point cycle_cnt[3]/q cycle_cnt_reg[3]/Q 
add mapped point cycle_cnt[3]/q cycle_cnt_reg[3]/QN 
add mapped point acc_reg[0]/q acc_reg_reg[0]/Q 
add mapped point acc_reg[0]/q acc_reg_reg[0]/QN 
add mapped point cycle_cnt[2]/q cycle_cnt_reg[2]/Q 
add mapped point cycle_cnt[2]/q cycle_cnt_reg[2]/QN 
add mapped point OUT[1]/q OUT_reg[1]/Q 
add mapped point OUT[1]/q OUT_reg[1]/QN 
add mapped point OUT[2]/q OUT_reg[2]/Q 
add mapped point OUT[2]/q OUT_reg[2]/QN 
add mapped point OUT[11]/q OUT_reg[11]/Q 
add mapped point OUT[11]/q OUT_reg[11]/QN 
add mapped point OUT[5]/q OUT_reg[5]/Q 
add mapped point OUT[5]/q OUT_reg[5]/QN 
add mapped point OUT[6]/q OUT_reg[6]/Q 
add mapped point OUT[6]/q OUT_reg[6]/QN 
add mapped point OUT[0]/q OUT_reg[0]/Q 
add mapped point OUT[0]/q OUT_reg[0]/QN 
add mapped point OUT[7]/q OUT_reg[7]/Q 
add mapped point OUT[7]/q OUT_reg[7]/QN 
add mapped point OUT[9]/q OUT_reg[9]/Q 
add mapped point OUT[9]/q OUT_reg[9]/QN 
add mapped point OUT[8]/q OUT_reg[8]/Q 
add mapped point OUT[8]/q OUT_reg[8]/QN 
add mapped point OUT[3]/q OUT_reg[3]/Q 
add mapped point OUT[3]/q OUT_reg[3]/QN 
add mapped point OUT[4]/q OUT_reg[4]/Q 
add mapped point OUT[4]/q OUT_reg[4]/QN 
add mapped point OUT[10]/q OUT_reg[10]/Q 
add mapped point OUT[10]/q OUT_reg[10]/QN 
add mapped point cycle_cnt[0]/q cycle_cnt_reg[0]/Q 
add mapped point cycle_cnt[0]/q cycle_cnt_reg[0]/QN 
add mapped point cycle_cnt[1]/q cycle_cnt_reg[1]/Q 
add mapped point cycle_cnt[1]/q cycle_cnt_reg[1]/QN 
add mapped point w_reg[0]/q w_reg_reg[0]/Q 
add mapped point w_reg[0]/q w_reg_reg[0]/QN 
add mapped point in_reg[3]/q in_reg_reg[3]/Q 
add mapped point in_reg[3]/q in_reg_reg[3]/QN 
add mapped point w_reg[1]/q w_reg_reg[1]/Q 
add mapped point w_reg[1]/q w_reg_reg[1]/QN 
add mapped point w_reg[3]/q w_reg_reg[3]/Q 
add mapped point w_reg[3]/q w_reg_reg[3]/QN 
add mapped point w_reg[2]/q w_reg_reg[2]/Q 
add mapped point w_reg[2]/q w_reg_reg[2]/QN 
add mapped point in_reg[2]/q in_reg_reg[2]/Q 
add mapped point in_reg[2]/q in_reg_reg[2]/QN 
add mapped point in_reg[0]/q in_reg_reg[0]/Q 
add mapped point in_reg[0]/q in_reg_reg[0]/QN 
add mapped point in_reg[1]/q in_reg_reg[1]/Q 
add mapped point in_reg[1]/q in_reg_reg[1]/QN 
add mapped point valid/q valid_reg/Q 
add mapped point valid/q valid_reg/QN 



//Black Boxes
