<stg><name>operator-<256u></name>


<trans_list>

<trans id="136" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="4" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_25" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_25" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="5" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="64" op_0_bw="32">
<![CDATA[
:0 %z_words_0_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_words_0_0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="32">
<![CDATA[
:1 %z_words_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_words_1_0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="32">
<![CDATA[
:2 %z_words_2_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_words_2_0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="32">
<![CDATA[
:3 %z_words_3_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_words_3_0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4 %p_read37 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read3

]]></Node>
<StgValue><ssdm name="p_read37"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5 %p_read26 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read2

]]></Node>
<StgValue><ssdm name="p_read26"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6 %p_read15 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read1

]]></Node>
<StgValue><ssdm name="p_read15"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7 %p_read_13 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read

]]></Node>
<StgValue><ssdm name="p_read_13"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
:8 %br_ln29 = br void %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
_ifconv:0 %phi_ln29 = phi i2 0, void, i2 %add_ln29, void %_ifconv

]]></Node>
<StgValue><ssdm name="phi_ln29"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:1 %add_ln29 = add i2 %phi_ln29, i2 1

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:2 %z_words_0_0_load = load i64 %z_words_0_0

]]></Node>
<StgValue><ssdm name="z_words_0_0_load"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:3 %z_words_1_0_load = load i64 %z_words_1_0

]]></Node>
<StgValue><ssdm name="z_words_1_0_load"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:4 %z_words_2_0_load = load i64 %z_words_2_0

]]></Node>
<StgValue><ssdm name="z_words_2_0_load"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:5 %z_words_3_0_load = load i64 %z_words_3_0

]]></Node>
<StgValue><ssdm name="z_words_3_0_load"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:6 %icmp_ln29_27 = icmp_eq  i2 %phi_ln29, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln29_27"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:7 %select_ln29 = select i1 %icmp_ln29_27, i64 %z_words_3_0_load, i64 0

]]></Node>
<StgValue><ssdm name="select_ln29"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:8 %icmp_ln29_28 = icmp_eq  i2 %phi_ln29, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln29_28"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:9 %select_ln29_61 = select i1 %icmp_ln29_28, i64 %z_words_3_0_load, i64 %select_ln29

]]></Node>
<StgValue><ssdm name="select_ln29_61"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:10 %icmp_ln29_29 = icmp_eq  i2 %phi_ln29, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_29"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:11 %select_ln29_62 = select i1 %icmp_ln29_29, i64 %z_words_3_0_load, i64 %select_ln29_61

]]></Node>
<StgValue><ssdm name="select_ln29_62"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:12 %select_ln29_63 = select i1 %icmp_ln29_27, i64 0, i64 %z_words_2_0_load

]]></Node>
<StgValue><ssdm name="select_ln29_63"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:13 %select_ln29_64 = select i1 %icmp_ln29_28, i64 %z_words_2_0_load, i64 %select_ln29_63

]]></Node>
<StgValue><ssdm name="select_ln29_64"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:14 %select_ln29_65 = select i1 %icmp_ln29_29, i64 %z_words_2_0_load, i64 %select_ln29_64

]]></Node>
<StgValue><ssdm name="select_ln29_65"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:15 %select_ln29_66 = select i1 %icmp_ln29_28, i64 0, i64 %z_words_1_0_load

]]></Node>
<StgValue><ssdm name="select_ln29_66"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:16 %select_ln29_67 = select i1 %icmp_ln29_29, i64 %z_words_1_0_load, i64 %select_ln29_66

]]></Node>
<StgValue><ssdm name="select_ln29_67"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:17 %select_ln29_68 = select i1 %icmp_ln29_29, i64 0, i64 %z_words_0_0_load

]]></Node>
<StgValue><ssdm name="select_ln29_68"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:18 %icmp_ln29 = icmp_eq  i2 %phi_ln29, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ifconv:19 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_ifconv:20 %store_ln29 = store i64 %select_ln29_62, i64 %z_words_3_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_ifconv:21 %store_ln29 = store i64 %select_ln29_65, i64 %z_words_2_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_ifconv:22 %store_ln29 = store i64 %select_ln29_67, i64 %z_words_1_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_ifconv:23 %store_ln29 = store i64 %select_ln29_68, i64 %z_words_0_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:24 %br_ln29 = br i1 %icmp_ln29, void %_ifconv, void %_ZN4intx4uintILj256EEC2Ev.98.exit.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.preheader:0 %z_words_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_words_3"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.preheader:1 %z_words_3_25 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_words_3_25"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.preheader:2 %z_words_3_26 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_words_3_26"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.preheader:3 %z_words_3_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_words_3_2"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.preheader:4 %store_ln237 = store i64 %select_ln29_62, i64 %z_words_3_2

]]></Node>
<StgValue><ssdm name="store_ln237"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.preheader:5 %store_ln237 = store i64 %select_ln29_65, i64 %z_words_3_26

]]></Node>
<StgValue><ssdm name="store_ln237"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.preheader:6 %store_ln237 = store i64 %select_ln29_67, i64 %z_words_3_25

]]></Node>
<StgValue><ssdm name="store_ln237"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.preheader:7 %store_ln237 = store i64 %select_ln29_68, i64 %z_words_3

]]></Node>
<StgValue><ssdm name="store_ln237"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.preheader:8 %br_ln237 = br void %_ZN4intx4uintILj256EEC2Ev.98.exit.i

]]></Node>
<StgValue><ssdm name="br_ln237"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i:0 %i = phi i3 %i_63, void %.split241, i3 0, void %_ZN4intx4uintILj256EEC2Ev.98.exit.i.preheader

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i:1 %i_63 = add i3 %i, i3 1

]]></Node>
<StgValue><ssdm name="i_63"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i:2 %icmp_ln237 = icmp_eq  i3 %i, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln237"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i:3 %empty_159 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_159"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i:4 %br_ln237 = br i1 %icmp_ln237, void %.split2, void %branch0.preheader

]]></Node>
<StgValue><ssdm name="br_ln237"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="2" op_0_bw="3">
<![CDATA[
.split2:0 %trunc_ln50 = trunc i3 %i

]]></Node>
<StgValue><ssdm name="trunc_ln50"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split2:1 %tmp = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %p_read_13, i64 %p_read15, i64 %p_read26, i64 %p_read37, i2 %trunc_ln50

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:2 %z_words_0 = xor i64 %tmp, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="z_words_0"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split2:3 %switch_ln238 = switch i2 %trunc_ln50, void %branch11, i2 0, void %.split2..split241_crit_edge, i2 1, void %branch9, i2 2, void %branch10

]]></Node>
<StgValue><ssdm name="switch_ln238"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
<literal name="trunc_ln50" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch10:0 %store_ln238 = store i64 %z_words_0, i64 %z_words_3_26

]]></Node>
<StgValue><ssdm name="store_ln238"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
<literal name="trunc_ln50" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
branch10:1 %br_ln238 = br void %.split241

]]></Node>
<StgValue><ssdm name="br_ln238"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
<literal name="trunc_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch9:0 %store_ln238 = store i64 %z_words_0, i64 %z_words_3_25

]]></Node>
<StgValue><ssdm name="store_ln238"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
<literal name="trunc_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
branch9:1 %br_ln238 = br void %.split241

]]></Node>
<StgValue><ssdm name="br_ln238"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
<literal name="trunc_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.split2..split241_crit_edge:0 %store_ln238 = store i64 %z_words_0, i64 %z_words_3

]]></Node>
<StgValue><ssdm name="store_ln238"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
<literal name="trunc_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
.split2..split241_crit_edge:1 %br_ln238 = br void %.split241

]]></Node>
<StgValue><ssdm name="br_ln238"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
<literal name="trunc_ln50" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch11:0 %store_ln238 = store i64 %z_words_0, i64 %z_words_3_2

]]></Node>
<StgValue><ssdm name="store_ln238"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
<literal name="trunc_ln50" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
branch11:1 %br_ln238 = br void %.split241

]]></Node>
<StgValue><ssdm name="br_ln238"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
.split241:0 %br_ln0 = br void %_ZN4intx4uintILj256EEC2Ev.98.exit.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="32">
<![CDATA[
branch0.preheader:0 %s_word_num_bits_0_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="s_word_num_bits_0_0"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="32">
<![CDATA[
branch0.preheader:1 %s_word_num_bits_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="s_word_num_bits_1_0"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="32">
<![CDATA[
branch0.preheader:2 %s_word_num_bits_2_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="s_word_num_bits_2_0"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="32">
<![CDATA[
branch0.preheader:3 %s_word_num_bits_3_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="s_word_num_bits_3_0"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
branch0.preheader:4 %br_ln0 = br void %branch0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
branch0:0 %phi_ln29_10 = phi i2 %add_ln29_15, void %branch0, i2 0, void %branch0.preheader

]]></Node>
<StgValue><ssdm name="phi_ln29_10"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch0:1 %add_ln29_15 = add i2 %phi_ln29_10, i2 1

]]></Node>
<StgValue><ssdm name="add_ln29_15"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64">
<![CDATA[
branch0:2 %s_word_num_bits_0_0_load = load i64 %s_word_num_bits_0_0

]]></Node>
<StgValue><ssdm name="s_word_num_bits_0_0_load"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64">
<![CDATA[
branch0:3 %s_word_num_bits_1_0_load = load i64 %s_word_num_bits_1_0

]]></Node>
<StgValue><ssdm name="s_word_num_bits_1_0_load"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64">
<![CDATA[
branch0:4 %s_word_num_bits_2_0_load = load i64 %s_word_num_bits_2_0

]]></Node>
<StgValue><ssdm name="s_word_num_bits_2_0_load"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64">
<![CDATA[
branch0:5 %s_word_num_bits_3_0_load = load i64 %s_word_num_bits_3_0

]]></Node>
<StgValue><ssdm name="s_word_num_bits_3_0_load"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch0:6 %s_word_num_bits_0_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 %s_word_num_bits_0_0_load, i64 %s_word_num_bits_0_0_load, i64 %s_word_num_bits_0_0_load, i2 %phi_ln29_10

]]></Node>
<StgValue><ssdm name="s_word_num_bits_0_1"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch0:7 %s_word_num_bits_1_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %s_word_num_bits_1_0_load, i64 0, i64 %s_word_num_bits_1_0_load, i64 %s_word_num_bits_1_0_load, i2 %phi_ln29_10

]]></Node>
<StgValue><ssdm name="s_word_num_bits_1_1"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch0:8 %s_word_num_bits_2_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %s_word_num_bits_2_0_load, i64 %s_word_num_bits_2_0_load, i64 0, i64 %s_word_num_bits_2_0_load, i2 %phi_ln29_10

]]></Node>
<StgValue><ssdm name="s_word_num_bits_2_1"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch0:9 %s_word_num_bits_3_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %s_word_num_bits_3_0_load, i64 %s_word_num_bits_3_0_load, i64 %s_word_num_bits_3_0_load, i64 0, i2 %phi_ln29_10

]]></Node>
<StgValue><ssdm name="s_word_num_bits_3_1"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch0:10 %icmp_ln29_25 = icmp_eq  i2 %phi_ln29_10, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln29_25"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
branch0:11 %empty_160 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_160"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch0:12 %store_ln29 = store i64 %s_word_num_bits_3_1, i64 %s_word_num_bits_3_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch0:13 %store_ln29 = store i64 %s_word_num_bits_2_1, i64 %s_word_num_bits_2_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch0:14 %store_ln29 = store i64 %s_word_num_bits_1_1, i64 %s_word_num_bits_1_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch0:15 %store_ln29 = store i64 %s_word_num_bits_0_1, i64 %s_word_num_bits_0_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch0:16 %br_ln29 = br i1 %icmp_ln29_25, void %branch0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.preheader:0 %s_word_num_bits_0_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="s_word_num_bits_0_2"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.preheader:1 %s_word_num_bits_1_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="s_word_num_bits_1_2"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.preheader:2 %s_word_num_bits_2_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="s_word_num_bits_2_2"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.preheader:3 %s_word_num_bits_3_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="s_word_num_bits_3_2"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.preheader:4 %store_ln173 = store i64 %s_word_num_bits_3_1, i64 %s_word_num_bits_3_2

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.preheader:5 %store_ln173 = store i64 %s_word_num_bits_2_1, i64 %s_word_num_bits_2_2

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.preheader:6 %store_ln173 = store i64 %s_word_num_bits_1_1, i64 %s_word_num_bits_1_2

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.preheader:7 %store_ln173 = store i64 %s_word_num_bits_0_1, i64 %s_word_num_bits_0_2

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.preheader:8 %br_ln173 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:0 %i_64 = phi i3 %i_65, void %.split11, i3 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.preheader

]]></Node>
<StgValue><ssdm name="i_64"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:1 %k = phi i1 %k_16, void %.split11, i1 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.preheader

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:2 %i_65 = add i3 %i_64, i3 1

]]></Node>
<StgValue><ssdm name="i_65"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:3 %icmp_ln173 = icmp_eq  i3 %i_64, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln173"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:4 %empty_161 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_161"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:5 %br_ln173 = br i1 %icmp_ln173, void %.split, void %_ZN4intxplILj256EEENS_4uintIXT_EEERKS2_S4_.83.exit

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.split:0 %z_words_3_load = load i64 %z_words_3

]]></Node>
<StgValue><ssdm name="z_words_3_load"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.split:1 %z_words_3_25_load = load i64 %z_words_3_25

]]></Node>
<StgValue><ssdm name="z_words_3_25_load"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.split:2 %z_words_3_26_load = load i64 %z_words_3_26

]]></Node>
<StgValue><ssdm name="z_words_3_26_load"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.split:3 %z_words_3_2_load = load i64 %z_words_3_2

]]></Node>
<StgValue><ssdm name="z_words_3_2_load"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="2" op_0_bw="3">
<![CDATA[
.split:4 %trunc_ln50_23 = trunc i3 %i_64

]]></Node>
<StgValue><ssdm name="trunc_ln50_23"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split:5 %tmp_s = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_words_3_load, i64 %z_words_3_25_load, i64 %z_words_3_26_load, i64 %z_words_3_2_load, i2 %trunc_ln50_23

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split:6 %tmp_19 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 1, i64 0, i64 0, i64 0, i2 %trunc_ln50_23

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:7 %add_ln175 = add i64 %tmp_19, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="add_ln175"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:8 %k1 = icmp_ult  i64 %add_ln175, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="k1"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="1">
<![CDATA[
.split:9 %zext_ln177 = zext i1 %k

]]></Node>
<StgValue><ssdm name="zext_ln177"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:10 %add_ln177 = add i64 %add_ln175, i64 %zext_ln177

]]></Node>
<StgValue><ssdm name="add_ln177"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split:11 %switch_ln177 = switch i2 %trunc_ln50_23, void %branch7, i2 0, void %.split..split11_crit_edge, i2 1, void %branch5, i2 2, void %branch6

]]></Node>
<StgValue><ssdm name="switch_ln177"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
<literal name="trunc_ln50_23" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch6:0 %store_ln177 = store i64 %add_ln177, i64 %s_word_num_bits_2_2

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
<literal name="trunc_ln50_23" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
branch6:1 %br_ln177 = br void %.split11

]]></Node>
<StgValue><ssdm name="br_ln177"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
<literal name="trunc_ln50_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch5:0 %store_ln177 = store i64 %add_ln177, i64 %s_word_num_bits_1_2

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
<literal name="trunc_ln50_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
branch5:1 %br_ln177 = br void %.split11

]]></Node>
<StgValue><ssdm name="br_ln177"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
<literal name="trunc_ln50_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.split..split11_crit_edge:0 %store_ln177 = store i64 %add_ln177, i64 %s_word_num_bits_0_2

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
<literal name="trunc_ln50_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
.split..split11_crit_edge:1 %br_ln177 = br void %.split11

]]></Node>
<StgValue><ssdm name="br_ln177"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
<literal name="trunc_ln50_23" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch7:0 %store_ln177 = store i64 %add_ln177, i64 %s_word_num_bits_3_2

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
<literal name="trunc_ln50_23" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
branch7:1 %br_ln177 = br void %.split11

]]></Node>
<StgValue><ssdm name="br_ln177"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split11:0 %icmp_ln178 = icmp_ult  i64 %add_ln177, i64 %zext_ln177

]]></Node>
<StgValue><ssdm name="icmp_ln178"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split11:1 %k_16 = or i1 %icmp_ln178, i1 %k1

]]></Node>
<StgValue><ssdm name="k_16"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
.split11:2 %br_ln0 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_ZN4intxplILj256EEENS_4uintIXT_EEERKS2_S4_.83.exit:0 %s_word_num_bits_0_2_load = load i64 %s_word_num_bits_0_2

]]></Node>
<StgValue><ssdm name="s_word_num_bits_0_2_load"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_ZN4intxplILj256EEENS_4uintIXT_EEERKS2_S4_.83.exit:1 %s_word_num_bits_1_2_load = load i64 %s_word_num_bits_1_2

]]></Node>
<StgValue><ssdm name="s_word_num_bits_1_2_load"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_ZN4intxplILj256EEENS_4uintIXT_EEERKS2_S4_.83.exit:2 %s_word_num_bits_2_2_load = load i64 %s_word_num_bits_2_2

]]></Node>
<StgValue><ssdm name="s_word_num_bits_2_2_load"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_ZN4intxplILj256EEENS_4uintIXT_EEERKS2_S4_.83.exit:3 %s_word_num_bits_3_2_load = load i64 %s_word_num_bits_3_2

]]></Node>
<StgValue><ssdm name="s_word_num_bits_3_2_load"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
_ZN4intxplILj256EEENS_4uintIXT_EEERKS2_S4_.83.exit:4 %mrv = insertvalue i256 <undef>, i64 %s_word_num_bits_0_2_load

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
_ZN4intxplILj256EEENS_4uintIXT_EEERKS2_S4_.83.exit:5 %mrv_1 = insertvalue i256 %mrv, i64 %s_word_num_bits_1_2_load

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
_ZN4intxplILj256EEENS_4uintIXT_EEERKS2_S4_.83.exit:6 %mrv_2 = insertvalue i256 %mrv_1, i64 %s_word_num_bits_2_2_load

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
_ZN4intxplILj256EEENS_4uintIXT_EEERKS2_S4_.83.exit:7 %mrv_3 = insertvalue i256 %mrv_2, i64 %s_word_num_bits_3_2_load

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="256">
<![CDATA[
_ZN4intxplILj256EEENS_4uintIXT_EEERKS2_S4_.83.exit:8 %ret_ln349 = ret i256 %mrv_3

]]></Node>
<StgValue><ssdm name="ret_ln349"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
