// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `affine_controller__U982` defined externally
// Module `affine_controller__U948` defined externally
// Module `affine_controller__U908` defined externally
// Module `affine_controller__U874` defined externally
// Module `affine_controller__U84` defined externally
// Module `affine_controller__U834` defined externally
// Module `affine_controller__U800` defined externally
// Module `affine_controller__U760` defined externally
// Module `affine_controller__U726` defined externally
// Module `affine_controller__U7` defined externally
// Module `affine_controller__U686` defined externally
// Module `affine_controller__U652` defined externally
// Module `affine_controller__U612` defined externally
// Module `affine_controller__U578` defined externally
// Module `affine_controller__U538` defined externally
// Module `affine_controller__U504` defined externally
// Module `affine_controller__U503` defined externally
// Module `affine_controller__U502` defined externally
// Module `affine_controller__U45` defined externally
// Module `affine_controller__U44` defined externally
// Module `affine_controller__U431` defined externally
// Module `affine_controller__U43` defined externally
// Module `affine_controller__U42` defined externally
// Module `affine_controller__U41` defined externally
// Module `affine_controller__U40` defined externally
// Module `affine_controller__U391` defined externally
// Module `affine_controller__U39` defined externally
// Module `affine_controller__U38` defined externally
// Module `affine_controller__U37` defined externally
// Module `affine_controller__U36` defined externally
// Module `affine_controller__U352` defined externally
// Module `affine_controller__U35` defined externally
// Module `affine_controller__U325` defined externally
// Module `affine_controller__U2988` defined externally
// Module `affine_controller__U2948` defined externally
// Module `affine_controller__U291` defined externally
// Module `affine_controller__U2908` defined externally
// Module `affine_controller__U2868` defined externally
// Module `affine_controller__U2828` defined externally
// Module `affine_controller__U2788` defined externally
// Module `affine_controller__U2748` defined externally
// Module `affine_controller__U2708` defined externally
// Module `affine_controller__U2668` defined externally
// Module `affine_controller__U2628` defined externally
// Module `affine_controller__U2588` defined externally
// Module `affine_controller__U2548` defined externally
// Module `affine_controller__U251` defined externally
// Module `affine_controller__U2508` defined externally
// Module `affine_controller__U2468` defined externally
// Module `affine_controller__U2428` defined externally
// Module `affine_controller__U2388` defined externally
// Module `affine_controller__U2348` defined externally
// Module `affine_controller__U2308` defined externally
// Module `affine_controller__U2268` defined externally
// Module `affine_controller__U2228` defined externally
// Module `affine_controller__U2188` defined externally
// Module `affine_controller__U2148` defined externally
// Module `affine_controller__U212` defined externally
// Module `affine_controller__U2108` defined externally
// Module `affine_controller__U2068` defined externally
// Module `affine_controller__U2028` defined externally
// Module `affine_controller__U1988` defined externally
// Module `affine_controller__U1948` defined externally
// Module `affine_controller__U1908` defined externally
// Module `affine_controller__U1868` defined externally
// Module `affine_controller__U185` defined externally
// Module `affine_controller__U1828` defined externally
// Module `affine_controller__U1788` defined externally
// Module `affine_controller__U1748` defined externally
// Module `affine_controller__U1708` defined externally
// Module `affine_controller__U1668` defined externally
// Module `affine_controller__U1628` defined externally
// Module `affine_controller__U1588` defined externally
// Module `affine_controller__U1548` defined externally
// Module `affine_controller__U151` defined externally
// Module `affine_controller__U1508` defined externally
// Module `affine_controller__U1468` defined externally
// Module `affine_controller__U1428` defined externally
// Module `affine_controller__U14` defined externally
// Module `affine_controller__U1388` defined externally
// Module `affine_controller__U1348` defined externally
// Module `affine_controller__U1308` defined externally
// Module `affine_controller__U1268` defined externally
// Module `affine_controller__U1228` defined externally
// Module `affine_controller__U1188` defined externally
// Module `affine_controller__U1148` defined externally
// Module `affine_controller__U111` defined externally
// Module `affine_controller__U1108` defined externally
// Module `affine_controller__U1107` defined externally
// Module `affine_controller__U1106` defined externally
// Module `affine_controller__U1105` defined externally
// Module `affine_controller__U1104` defined externally
// Module `affine_controller__U1056` defined externally
// Module `affine_controller__U1022` defined externally
// Module `affine_controller__U0` defined externally
module sr_end_U500_pt__U501 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U498_pt__U499 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U496_pt__U497 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U494_pt__U495 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U492_pt__U493 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U490_pt__U491 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U488_pt__U489 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U486_pt__U487 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U484_pt__U485 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U482_pt__U483 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U480_pt__U481 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U478_pt__U479 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U476_pt__U477 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U474_pt__U475 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U472_pt__U473 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U470_pt__U471 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module op_hcompute_hw_output_stencil_write_start_pt__U26 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_output_stencil_write_start_control_vars_pt__U28 (
    input [15:0] in [3:0],
    output [15:0] out [3:0]
);
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_output_stencil_read_start_pt__U15 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_output_stencil_read_start_control_vars_pt__U16 (
    input [15:0] in [3:0],
    output [15:0] out [3:0]
);
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_output_stencil_exe_start_pt__U17 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_output_stencil_exe_start_control_vars_pt__U19 (
    input [15:0] in [3:0],
    output [15:0] out [3:0]
);
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_kernel_global_wrapper_stencil_write_start_pt__U12 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_pt__U13 (
    input [15:0] in [4:0],
    output [15:0] out [4:0]
);
assign out[4] = in[4];
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_kernel_global_wrapper_stencil_read_start_pt__U8 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_pt__U9 (
    input [15:0] in [4:0],
    output [15:0] out [4:0]
);
assign out[4] = in[4];
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_pt__U10 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_pt__U11 (
    input [15:0] in [4:0],
    output [15:0] out [4:0]
);
assign out[4] = in[4];
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U5 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_pt__U6 (
    input [15:0] in [3:0],
    output [15:0] out [3:0]
);
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U1 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_pt__U2 (
    input [15:0] in [3:0],
    output [15:0] out [3:0]
);
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U3 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_pt__U4 (
    input [15:0] in [3:0],
    output [15:0] out [3:0]
);
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module hcompute_hw_output_stencil (
    output [15:0] out_hw_output_stencil,
    input [15:0] in0_conv_stencil [0:0]
);
assign out_hw_output_stencil = in0_conv_stencil[0];
endmodule

module hcompute_hw_kernel_global_wrapper_stencil (
    output [15:0] out_hw_kernel_global_wrapper_stencil,
    input [15:0] in0_hw_kernel_stencil [0:0]
);
assign out_hw_kernel_global_wrapper_stencil = in0_hw_kernel_stencil[0];
endmodule

module hcompute_hw_input_global_wrapper_stencil (
    output [15:0] out_hw_input_global_wrapper_stencil,
    input [15:0] in0_hw_input_stencil [0:0]
);
assign out_hw_input_global_wrapper_stencil = in0_hw_input_stencil[0];
endmodule

module cu_op_hcompute_hw_output_stencil (
    input clk,
    input [15:0] conv_stencil_op_hcompute_hw_output_stencil_read [0:0],
    output [15:0] hw_output_stencil_op_hcompute_hw_output_stencil_write [0:0]
);
wire [15:0] inner_compute_out_hw_output_stencil;
wire [15:0] inner_compute_in0_conv_stencil [0:0];
assign inner_compute_in0_conv_stencil[0] = conv_stencil_op_hcompute_hw_output_stencil_read[0];
hcompute_hw_output_stencil inner_compute (
    .out_hw_output_stencil(inner_compute_out_hw_output_stencil),
    .in0_conv_stencil(inner_compute_in0_conv_stencil)
);
assign hw_output_stencil_op_hcompute_hw_output_stencil_write[0] = inner_compute_out_hw_output_stencil;
endmodule

module cu_op_hcompute_hw_kernel_global_wrapper_stencil (
    input clk,
    input [15:0] hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read [0:0],
    output [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write [0:0]
);
wire [15:0] inner_compute_out_hw_kernel_global_wrapper_stencil;
wire [15:0] inner_compute_in0_hw_kernel_stencil [0:0];
assign inner_compute_in0_hw_kernel_stencil[0] = hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read[0];
hcompute_hw_kernel_global_wrapper_stencil inner_compute (
    .out_hw_kernel_global_wrapper_stencil(inner_compute_out_hw_kernel_global_wrapper_stencil),
    .in0_hw_kernel_stencil(inner_compute_in0_hw_kernel_stencil)
);
assign hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write[0] = inner_compute_out_hw_kernel_global_wrapper_stencil;
endmodule

module cu_op_hcompute_hw_input_global_wrapper_stencil (
    input clk,
    input [15:0] hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read [0:0],
    output [15:0] hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write [0:0]
);
wire [15:0] inner_compute_out_hw_input_global_wrapper_stencil;
wire [15:0] inner_compute_in0_hw_input_stencil [0:0];
assign inner_compute_in0_hw_input_stencil[0] = hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read[0];
hcompute_hw_input_global_wrapper_stencil inner_compute (
    .out_hw_input_global_wrapper_stencil(inner_compute_out_hw_input_global_wrapper_stencil),
    .in0_hw_input_stencil(inner_compute_in0_hw_input_stencil)
);
assign hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write[0] = inner_compute_out_hw_input_global_wrapper_stencil;
endmodule

module coreir_reg #(
    parameter width = 1,
    parameter clk_posedge = 1,
    parameter init = 1
) (
    input clk,
    input [width-1:0] in,
    output [width-1:0] out
);
  reg [width-1:0] outReg=init;
  wire real_clk;
  assign real_clk = clk_posedge ? clk : ~clk;
  always @(posedge real_clk) begin
    outReg <= in;
  end
  assign out = outReg;
endmodule

module mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    parameter init = 16'h0000
) (
    input [15:0] in,
    input clk,
    output [15:0] out
);
wire reg0_clk;
wire [15:0] reg0_in;
assign reg0_clk = clk;
assign reg0_in = in;
coreir_reg #(
    .clk_posedge(1'b1),
    .init(init),
    .width(16)
) reg0 (
    .clk(reg0_clk),
    .in(reg0_in),
    .out(out)
);
endmodule

module hcompute_conv_stencil_2 (
    output [15:0] out_conv_stencil
);
assign out_conv_stencil = 16'h0000;
endmodule

module cu_op_hcompute_conv_stencil_2 (
    input clk,
    output [15:0] conv_stencil_op_hcompute_conv_stencil_2_write [0:0]
);
wire [15:0] inner_compute_out_conv_stencil;
hcompute_conv_stencil_2 inner_compute (
    .out_conv_stencil(inner_compute_out_conv_stencil)
);
assign conv_stencil_op_hcompute_conv_stencil_2_write[0] = inner_compute_out_conv_stencil;
endmodule

module hcompute_conv_stencil_1 (
    output [15:0] out_conv_stencil
);
assign out_conv_stencil = 16'h0000;
endmodule

module cu_op_hcompute_conv_stencil_1 (
    input clk,
    output [15:0] conv_stencil_op_hcompute_conv_stencil_1_write [0:0]
);
wire [15:0] inner_compute_out_conv_stencil;
hcompute_conv_stencil_1 inner_compute (
    .out_conv_stencil(inner_compute_out_conv_stencil)
);
assign conv_stencil_op_hcompute_conv_stencil_1_write[0] = inner_compute_out_conv_stencil;
endmodule

module hcompute_conv_stencil (
    output [15:0] out_conv_stencil
);
assign out_conv_stencil = 16'h0000;
endmodule

module cu_op_hcompute_conv_stencil (
    input clk,
    output [15:0] conv_stencil_op_hcompute_conv_stencil_write [0:0]
);
wire [15:0] inner_compute_out_conv_stencil;
hcompute_conv_stencil inner_compute (
    .out_conv_stencil(inner_compute_out_conv_stencil)
);
assign conv_stencil_op_hcompute_conv_stencil_write[0] = inner_compute_out_conv_stencil;
endmodule

module hcompute_conv_stencil_5 (
    output [15:0] out_conv_stencil,
    input [15:0] in0_conv_stencil [0:0],
    input [15:0] in1_hw_input_global_wrapper_stencil [7:0],
    input [15:0] in2_hw_kernel_global_wrapper_stencil [7:0]
);
assign out_conv_stencil = 16'((16'(in2_hw_kernel_global_wrapper_stencil[0] * in1_hw_input_global_wrapper_stencil[0])) + (16'(in0_conv_stencil[0] + (16'((16'(in2_hw_kernel_global_wrapper_stencil[1] * in1_hw_input_global_wrapper_stencil[1])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[2] * in1_hw_input_global_wrapper_stencil[2])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[3] * in1_hw_input_global_wrapper_stencil[3])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[4] * in1_hw_input_global_wrapper_stencil[4])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[5] * in1_hw_input_global_wrapper_stencil[5])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[6] * in1_hw_input_global_wrapper_stencil[6])) + (16'(in2_hw_kernel_global_wrapper_stencil[7] * in1_hw_input_global_wrapper_stencil[7])))))))))))))))));
endmodule

module cu_op_hcompute_conv_stencil_5 (
    input clk,
    input [15:0] conv_stencil_op_hcompute_conv_stencil_5_read [0:0],
    input [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read [7:0],
    input [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read [7:0],
    output [15:0] conv_stencil_op_hcompute_conv_stencil_5_write [0:0]
);
wire [15:0] inner_compute_out_conv_stencil;
wire [15:0] inner_compute_in0_conv_stencil [0:0];
wire [15:0] inner_compute_in1_hw_input_global_wrapper_stencil [7:0];
wire [15:0] inner_compute_in2_hw_kernel_global_wrapper_stencil [7:0];
assign inner_compute_in0_conv_stencil[0] = conv_stencil_op_hcompute_conv_stencil_5_read[0];
assign inner_compute_in1_hw_input_global_wrapper_stencil[7] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[7];
assign inner_compute_in1_hw_input_global_wrapper_stencil[6] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[6];
assign inner_compute_in1_hw_input_global_wrapper_stencil[5] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[5];
assign inner_compute_in1_hw_input_global_wrapper_stencil[4] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[4];
assign inner_compute_in1_hw_input_global_wrapper_stencil[3] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[3];
assign inner_compute_in1_hw_input_global_wrapper_stencil[2] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[2];
assign inner_compute_in1_hw_input_global_wrapper_stencil[1] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[1];
assign inner_compute_in1_hw_input_global_wrapper_stencil[0] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[0];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[7] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[7];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[6] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[6];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[5] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[5];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[4] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[4];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[3] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[3];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[2] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[2];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[1] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[1];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[0] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[0];
hcompute_conv_stencil_5 inner_compute (
    .out_conv_stencil(inner_compute_out_conv_stencil),
    .in0_conv_stencil(inner_compute_in0_conv_stencil),
    .in1_hw_input_global_wrapper_stencil(inner_compute_in1_hw_input_global_wrapper_stencil),
    .in2_hw_kernel_global_wrapper_stencil(inner_compute_in2_hw_kernel_global_wrapper_stencil)
);
assign conv_stencil_op_hcompute_conv_stencil_5_write[0] = inner_compute_out_conv_stencil;
endmodule

module hcompute_conv_stencil_4 (
    output [15:0] out_conv_stencil,
    input [15:0] in0_conv_stencil [0:0],
    input [15:0] in1_hw_input_global_wrapper_stencil [7:0],
    input [15:0] in2_hw_kernel_global_wrapper_stencil [7:0]
);
assign out_conv_stencil = 16'((16'(in2_hw_kernel_global_wrapper_stencil[7] * in1_hw_input_global_wrapper_stencil[7])) + (16'(in0_conv_stencil[0] + (16'((16'(in2_hw_kernel_global_wrapper_stencil[0] * in1_hw_input_global_wrapper_stencil[0])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[1] * in1_hw_input_global_wrapper_stencil[1])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[2] * in1_hw_input_global_wrapper_stencil[2])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[3] * in1_hw_input_global_wrapper_stencil[3])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[4] * in1_hw_input_global_wrapper_stencil[4])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[5] * in1_hw_input_global_wrapper_stencil[5])) + (16'(in2_hw_kernel_global_wrapper_stencil[6] * in1_hw_input_global_wrapper_stencil[6])))))))))))))))));
endmodule

module cu_op_hcompute_conv_stencil_4 (
    input clk,
    input [15:0] conv_stencil_op_hcompute_conv_stencil_4_read [0:0],
    input [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read [7:0],
    input [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read [7:0],
    output [15:0] conv_stencil_op_hcompute_conv_stencil_4_write [0:0]
);
wire [15:0] inner_compute_out_conv_stencil;
wire [15:0] inner_compute_in0_conv_stencil [0:0];
wire [15:0] inner_compute_in1_hw_input_global_wrapper_stencil [7:0];
wire [15:0] inner_compute_in2_hw_kernel_global_wrapper_stencil [7:0];
assign inner_compute_in0_conv_stencil[0] = conv_stencil_op_hcompute_conv_stencil_4_read[0];
assign inner_compute_in1_hw_input_global_wrapper_stencil[7] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[7];
assign inner_compute_in1_hw_input_global_wrapper_stencil[6] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[6];
assign inner_compute_in1_hw_input_global_wrapper_stencil[5] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[5];
assign inner_compute_in1_hw_input_global_wrapper_stencil[4] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[4];
assign inner_compute_in1_hw_input_global_wrapper_stencil[3] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[3];
assign inner_compute_in1_hw_input_global_wrapper_stencil[2] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[2];
assign inner_compute_in1_hw_input_global_wrapper_stencil[1] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[1];
assign inner_compute_in1_hw_input_global_wrapper_stencil[0] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[0];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[7] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[7];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[6] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[6];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[5] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[5];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[4] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[4];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[3] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[3];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[2] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[2];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[1] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[1];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[0] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[0];
hcompute_conv_stencil_4 inner_compute (
    .out_conv_stencil(inner_compute_out_conv_stencil),
    .in0_conv_stencil(inner_compute_in0_conv_stencil),
    .in1_hw_input_global_wrapper_stencil(inner_compute_in1_hw_input_global_wrapper_stencil),
    .in2_hw_kernel_global_wrapper_stencil(inner_compute_in2_hw_kernel_global_wrapper_stencil)
);
assign conv_stencil_op_hcompute_conv_stencil_4_write[0] = inner_compute_out_conv_stencil;
endmodule

module hcompute_conv_stencil_3 (
    output [15:0] out_conv_stencil,
    input [15:0] in0_conv_stencil [0:0],
    input [15:0] in1_hw_input_global_wrapper_stencil [7:0],
    input [15:0] in2_hw_kernel_global_wrapper_stencil [7:0]
);
assign out_conv_stencil = 16'((16'(in2_hw_kernel_global_wrapper_stencil[0] * in1_hw_input_global_wrapper_stencil[0])) + (16'(in0_conv_stencil[0] + (16'((16'(in2_hw_kernel_global_wrapper_stencil[1] * in1_hw_input_global_wrapper_stencil[1])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[2] * in1_hw_input_global_wrapper_stencil[2])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[3] * in1_hw_input_global_wrapper_stencil[3])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[4] * in1_hw_input_global_wrapper_stencil[4])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[5] * in1_hw_input_global_wrapper_stencil[5])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[6] * in1_hw_input_global_wrapper_stencil[6])) + (16'(in2_hw_kernel_global_wrapper_stencil[7] * in1_hw_input_global_wrapper_stencil[7])))))))))))))))));
endmodule

module cu_op_hcompute_conv_stencil_3 (
    input clk,
    input [15:0] conv_stencil_op_hcompute_conv_stencil_3_read [0:0],
    input [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read [7:0],
    input [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read [7:0],
    output [15:0] conv_stencil_op_hcompute_conv_stencil_3_write [0:0]
);
wire [15:0] inner_compute_out_conv_stencil;
wire [15:0] inner_compute_in0_conv_stencil [0:0];
wire [15:0] inner_compute_in1_hw_input_global_wrapper_stencil [7:0];
wire [15:0] inner_compute_in2_hw_kernel_global_wrapper_stencil [7:0];
assign inner_compute_in0_conv_stencil[0] = conv_stencil_op_hcompute_conv_stencil_3_read[0];
assign inner_compute_in1_hw_input_global_wrapper_stencil[7] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[7];
assign inner_compute_in1_hw_input_global_wrapper_stencil[6] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[6];
assign inner_compute_in1_hw_input_global_wrapper_stencil[5] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[5];
assign inner_compute_in1_hw_input_global_wrapper_stencil[4] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[4];
assign inner_compute_in1_hw_input_global_wrapper_stencil[3] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[3];
assign inner_compute_in1_hw_input_global_wrapper_stencil[2] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[2];
assign inner_compute_in1_hw_input_global_wrapper_stencil[1] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[1];
assign inner_compute_in1_hw_input_global_wrapper_stencil[0] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[0];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[7] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[7];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[6] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[6];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[5] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[5];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[4] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[4];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[3] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[3];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[2] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[2];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[1] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[1];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[0] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[0];
hcompute_conv_stencil_3 inner_compute (
    .out_conv_stencil(inner_compute_out_conv_stencil),
    .in0_conv_stencil(inner_compute_in0_conv_stencil),
    .in1_hw_input_global_wrapper_stencil(inner_compute_in1_hw_input_global_wrapper_stencil),
    .in2_hw_kernel_global_wrapper_stencil(inner_compute_in2_hw_kernel_global_wrapper_stencil)
);
assign conv_stencil_op_hcompute_conv_stencil_3_write[0] = inner_compute_out_conv_stencil;
endmodule

module corebit_reg #(
    parameter clk_posedge = 1,
    parameter init = 1
) (
    input clk,
    input in,
    output out
);
reg outReg = init;
always @(posedge clk) begin
  outReg <= in;
end
assign out = outReg;
endmodule

module array_delay_U30 (
    input clk,
    input [15:0] in [3:0],
    output [15:0] out [3:0]
);
wire [15:0] _U31_in;
wire _U31_clk;
wire [15:0] _U31_out;
wire [15:0] _U32_in;
wire _U32_clk;
wire [15:0] _U32_out;
wire [15:0] _U33_in;
wire _U33_clk;
wire [15:0] _U33_out;
wire [15:0] _U34_in;
wire _U34_clk;
wire [15:0] _U34_out;
assign _U31_in = in[0];
assign _U31_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U31 (
    .in(_U31_in),
    .clk(_U31_clk),
    .out(_U31_out)
);
assign _U32_in = in[1];
assign _U32_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U32 (
    .in(_U32_in),
    .clk(_U32_clk),
    .out(_U32_out)
);
assign _U33_in = in[2];
assign _U33_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U33 (
    .in(_U33_in),
    .clk(_U33_clk),
    .out(_U33_out)
);
assign _U34_in = in[3];
assign _U34_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U34 (
    .in(_U34_in),
    .clk(_U34_clk),
    .out(_U34_out)
);
assign out[3] = _U34_out;
assign out[2] = _U33_out;
assign out[1] = _U32_out;
assign out[0] = _U31_out;
endmodule

module array_delay_U21 (
    input clk,
    input [15:0] in [3:0],
    output [15:0] out [3:0]
);
wire [15:0] _U22_in;
wire _U22_clk;
wire [15:0] _U22_out;
wire [15:0] _U23_in;
wire _U23_clk;
wire [15:0] _U23_out;
wire [15:0] _U24_in;
wire _U24_clk;
wire [15:0] _U24_out;
wire [15:0] _U25_in;
wire _U25_clk;
wire [15:0] _U25_out;
assign _U22_in = in[0];
assign _U22_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U22 (
    .in(_U22_in),
    .clk(_U22_clk),
    .out(_U22_out)
);
assign _U23_in = in[1];
assign _U23_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U23 (
    .in(_U23_in),
    .clk(_U23_clk),
    .out(_U23_out)
);
assign _U24_in = in[2];
assign _U24_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U24 (
    .in(_U24_in),
    .clk(_U24_clk),
    .out(_U24_out)
);
assign _U25_in = in[3];
assign _U25_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U25 (
    .in(_U25_in),
    .clk(_U25_clk),
    .out(_U25_out)
);
assign out[3] = _U25_out;
assign out[2] = _U24_out;
assign out[1] = _U23_out;
assign out[0] = _U22_out;
endmodule

module aff__U983 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001e * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h001e * d[4])))) + 16'h0000);
endmodule

module aff__U97 (
    output [15:0] out,
    input [15:0] d [2:0]
);
assign out = 16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + 16'h0000);
endmodule

module aff__U964 (
    output [15:0] out,
    input [15:0] d [3:0]
);
assign out = 16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + 16'h0000);
endmodule

module aff__U949 (
    output [15:0] out,
    input [15:0] d [3:0]
);
assign out = 16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001e * d[2])))) + (16'(16'h0000 * d[3])))) + 16'h0000);
endmodule

module aff__U927 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0005);
endmodule

module aff__U909 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001e * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h001e * d[4])))) + 16'h0000);
endmodule

module aff__U890 (
    output [15:0] out,
    input [15:0] d [3:0]
);
assign out = 16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + 16'h0000);
endmodule

module aff__U875 (
    output [15:0] out,
    input [15:0] d [3:0]
);
assign out = 16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001e * d[2])))) + (16'(16'h0000 * d[3])))) + 16'h0000);
endmodule

module aff__U853 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0004);
endmodule

module aff__U85 (
    output [15:0] out,
    input [15:0] d [2:0]
);
assign out = 16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001c * d[2])))) + 16'h0000);
endmodule

module aff__U835 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001e * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h001e * d[4])))) + 16'h0000);
endmodule

module aff__U816 (
    output [15:0] out,
    input [15:0] d [3:0]
);
assign out = 16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + 16'h0000);
endmodule

module aff__U801 (
    output [15:0] out,
    input [15:0] d [3:0]
);
assign out = 16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001e * d[2])))) + (16'(16'h0000 * d[3])))) + 16'h0000);
endmodule

module aff__U779 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0003);
endmodule

module aff__U761 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001e * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h001e * d[4])))) + 16'h0000);
endmodule

module aff__U742 (
    output [15:0] out,
    input [15:0] d [3:0]
);
assign out = 16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + 16'h0000);
endmodule

module aff__U727 (
    output [15:0] out,
    input [15:0] d [3:0]
);
assign out = 16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001e * d[2])))) + (16'(16'h0000 * d[3])))) + 16'h0000);
endmodule

module aff__U705 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0002);
endmodule

module aff__U687 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001e * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h001e * d[4])))) + 16'h0000);
endmodule

module aff__U668 (
    output [15:0] out,
    input [15:0] d [3:0]
);
assign out = 16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + 16'h0000);
endmodule

module aff__U653 (
    output [15:0] out,
    input [15:0] d [3:0]
);
assign out = 16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001e * d[2])))) + (16'(16'h0000 * d[3])))) + 16'h0000);
endmodule

module aff__U64 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U631 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0001);
endmodule

module aff__U613 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001e * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h001e * d[4])))) + 16'h0000);
endmodule

module aff__U594 (
    output [15:0] out,
    input [15:0] d [3:0]
);
assign out = 16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + 16'h0000);
endmodule

module aff__U579 (
    output [15:0] out,
    input [15:0] d [3:0]
);
assign out = 16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001e * d[2])))) + (16'(16'h0000 * d[3])))) + 16'h0000);
endmodule

module aff__U557 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U539 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001e * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h001e * d[4])))) + 16'h0000);
endmodule

module aff__U520 (
    output [15:0] out,
    input [15:0] d [3:0]
);
assign out = 16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + 16'h0000);
endmodule

module aff__U505 (
    output [15:0] out,
    input [15:0] d [3:0]
);
assign out = 16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001e * d[2])))) + (16'(16'h0000 * d[3])))) + 16'h0000);
endmodule

module aff__U46 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h001c * d[4])))) + 16'h0000);
endmodule

module aff__U447 (
    output [15:0] out,
    input [15:0] d [3:0]
);
assign out = 16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + 16'h0000);
endmodule

module aff__U432 (
    output [15:0] out,
    input [15:0] d [3:0]
);
assign out = 16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0001 * d[2])))) + (16'(16'h001c * d[3])))) + 16'h0000);
endmodule

module aff__U410 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0002);
endmodule

module aff__U392 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h001c * d[4])))) + 16'h0000);
endmodule

module aff__U371 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0002);
endmodule

module aff__U353 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h001c * d[4])))) + 16'h0000);
endmodule

module aff__U338 (
    output [15:0] out,
    input [15:0] d [2:0]
);
assign out = 16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + 16'h0002);
endmodule

module aff__U326 (
    output [15:0] out,
    input [15:0] d [2:0]
);
assign out = 16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001c * d[2])))) + 16'h0000);
endmodule

module aff__U307 (
    output [15:0] out,
    input [15:0] d [3:0]
);
assign out = 16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + 16'h0000);
endmodule

module aff__U3007 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0017);
endmodule

module aff__U2989 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U2967 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h0003 * d[4])))) + 16'h0000);
endmodule

module aff__U2949 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U2927 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0016);
endmodule

module aff__U292 (
    output [15:0] out,
    input [15:0] d [3:0]
);
assign out = 16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0001 * d[2])))) + (16'(16'h001c * d[3])))) + 16'h0000);
endmodule

module aff__U2909 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U2887 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h0003 * d[4])))) + 16'h0000);
endmodule

module aff__U2869 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U2847 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0015);
endmodule

module aff__U2829 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U2807 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h0003 * d[4])))) + 16'h0000);
endmodule

module aff__U2789 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U2767 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0014);
endmodule

module aff__U2749 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U2727 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h0003 * d[4])))) + 16'h0000);
endmodule

module aff__U2709 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U270 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0001);
endmodule

module aff__U2687 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0013);
endmodule

module aff__U2669 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U2647 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h0003 * d[4])))) + 16'h0000);
endmodule

module aff__U2629 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U2607 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0012);
endmodule

module aff__U2589 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U2567 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h0003 * d[4])))) + 16'h0000);
endmodule

module aff__U2549 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U2527 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0011);
endmodule

module aff__U252 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h001c * d[4])))) + 16'h0000);
endmodule

module aff__U2509 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U2487 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h0003 * d[4])))) + 16'h0000);
endmodule

module aff__U2469 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U2447 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0010);
endmodule

module aff__U2429 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U2407 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h0003 * d[4])))) + 16'h0000);
endmodule

module aff__U2389 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U2367 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h000f);
endmodule

module aff__U2349 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U2327 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h0003 * d[4])))) + 16'h0000);
endmodule

module aff__U231 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0001);
endmodule

module aff__U2309 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U2287 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h000e);
endmodule

module aff__U2269 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U2247 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h0003 * d[4])))) + 16'h0000);
endmodule

module aff__U2229 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U2207 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h000d);
endmodule

module aff__U2189 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U2167 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h0003 * d[4])))) + 16'h0000);
endmodule

module aff__U2149 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U213 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h001c * d[4])))) + 16'h0000);
endmodule

module aff__U2127 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h000c);
endmodule

module aff__U2109 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U2087 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h0003 * d[4])))) + 16'h0000);
endmodule

module aff__U2069 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U2047 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h000b);
endmodule

module aff__U2029 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U2007 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h0003 * d[4])))) + 16'h0000);
endmodule

module aff__U1989 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U198 (
    output [15:0] out,
    input [15:0] d [2:0]
);
assign out = 16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + 16'h0001);
endmodule

module aff__U1967 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h000a);
endmodule

module aff__U1949 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1927 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h0003 * d[4])))) + 16'h0000);
endmodule

module aff__U1909 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1887 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0009);
endmodule

module aff__U1869 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U186 (
    output [15:0] out,
    input [15:0] d [2:0]
);
assign out = 16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001c * d[2])))) + 16'h0000);
endmodule

module aff__U1847 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h0003 * d[4])))) + 16'h0000);
endmodule

module aff__U1829 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1807 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0008);
endmodule

module aff__U1789 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1767 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h0003 * d[4])))) + 16'h0000);
endmodule

module aff__U1749 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1727 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0007);
endmodule

module aff__U1709 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1687 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h0003 * d[4])))) + 16'h0000);
endmodule

module aff__U167 (
    output [15:0] out,
    input [15:0] d [3:0]
);
assign out = 16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + 16'h0000);
endmodule

module aff__U1669 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1647 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0006);
endmodule

module aff__U1629 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1607 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h0003 * d[4])))) + 16'h0000);
endmodule

module aff__U1589 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1567 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0005);
endmodule

module aff__U1549 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1527 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h0003 * d[4])))) + 16'h0000);
endmodule

module aff__U152 (
    output [15:0] out,
    input [15:0] d [3:0]
);
assign out = 16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0001 * d[2])))) + (16'(16'h001c * d[3])))) + 16'h0000);
endmodule

module aff__U1509 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1487 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0004);
endmodule

module aff__U1469 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1447 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h0003 * d[4])))) + 16'h0000);
endmodule

module aff__U1429 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1407 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0003);
endmodule

module aff__U1389 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1367 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h0003 * d[4])))) + 16'h0000);
endmodule

module aff__U1349 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1327 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0002);
endmodule

module aff__U1309 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U130 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1287 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h0003 * d[4])))) + 16'h0000);
endmodule

module aff__U1269 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1247 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0001);
endmodule

module aff__U1229 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1207 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h0003 * d[4])))) + 16'h0000);
endmodule

module aff__U1189 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1167 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1149 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1127 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h0003 * d[4])))) + 16'h0000);
endmodule

module aff__U112 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h001c * d[4])))) + 16'h0000);
endmodule

module conv_stencil_ub (
    input clk,
    input flush,
    input rst_n,
    input [15:0] op_hcompute_conv_stencil_1_write [0:0],
    input [15:0] op_hcompute_conv_stencil_2_write [0:0],
    output [15:0] op_hcompute_conv_stencil_3_read [0:0],
    input [15:0] op_hcompute_conv_stencil_3_write [0:0],
    output [15:0] op_hcompute_conv_stencil_4_read [0:0],
    input [15:0] op_hcompute_conv_stencil_4_write [0:0],
    output [15:0] op_hcompute_conv_stencil_5_read [0:0],
    input [15:0] op_hcompute_conv_stencil_5_write [0:0],
    input [15:0] op_hcompute_conv_stencil_write [0:0],
    output [15:0] op_hcompute_hw_output_stencil_read [0:0]
);
wire [15:0] _U148_in;
wire _U148_clk;
wire [15:0] _U148_out;
wire [15:0] _U182_in;
wire _U182_clk;
wire [15:0] _U182_out;
wire [15:0] _U288_in;
wire _U288_clk;
wire [15:0] _U288_out;
wire [15:0] _U322_in;
wire _U322_clk;
wire [15:0] _U322_out;
wire [15:0] _U428_in;
wire _U428_clk;
wire [15:0] _U428_out;
wire [15:0] _U462_in;
wire _U462_clk;
wire [15:0] _U462_out;
wire bank_0_rst_n;
wire bank_0_chain_chain_en;
wire bank_0_clk_en;
wire bank_0_clk;
wire [15:0] bank_0_chain_data_in;
wire [15:0] bank_0_chain_data_out;
wire [15:0] bank_0_data_in_0;
wire [15:0] bank_0_write_addr_0;
wire bank_0_wen_0;
wire [15:0] bank_0_data_in_1;
wire [15:0] bank_0_write_addr_1;
wire bank_0_wen_1;
wire [15:0] bank_0_data_out_0;
wire [15:0] bank_0_read_addr_0;
wire bank_0_ren_0;
wire [15:0] bank_0_data_out_1;
wire [15:0] bank_0_read_addr_1;
wire bank_0_ren_1;
wire bank_0_conv_stencil_op_hcompute_conv_stencil_3_42_ctrl_clk;
wire bank_0_conv_stencil_op_hcompute_conv_stencil_3_42_ctrl_rst_n;
wire bank_0_conv_stencil_op_hcompute_conv_stencil_3_42_ctrl_flush;
wire bank_0_conv_stencil_op_hcompute_conv_stencil_3_42_ctrl_valid;
wire [15:0] bank_0_conv_stencil_op_hcompute_conv_stencil_3_42_ctrl_d [4:0];
wire bank_0_conv_stencil_op_hcompute_conv_stencil_3_43_ctrl_clk;
wire bank_0_conv_stencil_op_hcompute_conv_stencil_3_43_ctrl_rst_n;
wire bank_0_conv_stencil_op_hcompute_conv_stencil_3_43_ctrl_flush;
wire bank_0_conv_stencil_op_hcompute_conv_stencil_3_43_ctrl_valid;
wire [15:0] bank_0_conv_stencil_op_hcompute_conv_stencil_3_43_ctrl_d [4:0];
wire bank_0_conv_stencil_op_hcompute_conv_stencil_62_ctrl_clk;
wire bank_0_conv_stencil_op_hcompute_conv_stencil_62_ctrl_rst_n;
wire bank_0_conv_stencil_op_hcompute_conv_stencil_62_ctrl_flush;
wire bank_0_conv_stencil_op_hcompute_conv_stencil_62_ctrl_valid;
wire [15:0] bank_0_conv_stencil_op_hcompute_conv_stencil_62_ctrl_d [2:0];
wire bank_0_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_clk;
wire bank_0_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_rst_n;
wire bank_0_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_flush;
wire bank_0_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_valid;
wire [15:0] bank_0_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_d [3:0];
wire bank_1_rst_n;
wire bank_1_chain_chain_en;
wire bank_1_clk_en;
wire bank_1_clk;
wire [15:0] bank_1_chain_data_in;
wire [15:0] bank_1_chain_data_out;
wire [15:0] bank_1_data_in_0;
wire [15:0] bank_1_write_addr_0;
wire bank_1_wen_0;
wire [15:0] bank_1_data_in_1;
wire [15:0] bank_1_write_addr_1;
wire bank_1_wen_1;
wire [15:0] bank_1_data_out_0;
wire [15:0] bank_1_read_addr_0;
wire bank_1_ren_0;
wire [15:0] bank_1_data_out_1;
wire [15:0] bank_1_read_addr_1;
wire bank_1_ren_1;
wire bank_1_conv_stencil_op_hcompute_conv_stencil_1_61_ctrl_clk;
wire bank_1_conv_stencil_op_hcompute_conv_stencil_1_61_ctrl_rst_n;
wire bank_1_conv_stencil_op_hcompute_conv_stencil_1_61_ctrl_flush;
wire bank_1_conv_stencil_op_hcompute_conv_stencil_1_61_ctrl_valid;
wire [15:0] bank_1_conv_stencil_op_hcompute_conv_stencil_1_61_ctrl_d [2:0];
wire bank_1_conv_stencil_op_hcompute_conv_stencil_4_24_ctrl_clk;
wire bank_1_conv_stencil_op_hcompute_conv_stencil_4_24_ctrl_rst_n;
wire bank_1_conv_stencil_op_hcompute_conv_stencil_4_24_ctrl_flush;
wire bank_1_conv_stencil_op_hcompute_conv_stencil_4_24_ctrl_valid;
wire [15:0] bank_1_conv_stencil_op_hcompute_conv_stencil_4_24_ctrl_d [4:0];
wire bank_1_conv_stencil_op_hcompute_conv_stencil_4_25_ctrl_clk;
wire bank_1_conv_stencil_op_hcompute_conv_stencil_4_25_ctrl_rst_n;
wire bank_1_conv_stencil_op_hcompute_conv_stencil_4_25_ctrl_flush;
wire bank_1_conv_stencil_op_hcompute_conv_stencil_4_25_ctrl_valid;
wire [15:0] bank_1_conv_stencil_op_hcompute_conv_stencil_4_25_ctrl_d [4:0];
wire bank_1_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_clk;
wire bank_1_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_rst_n;
wire bank_1_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_flush;
wire bank_1_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_valid;
wire [15:0] bank_1_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_d [3:0];
wire bank_2_rst_n;
wire bank_2_chain_chain_en;
wire bank_2_clk_en;
wire bank_2_clk;
wire [15:0] bank_2_chain_data_in;
wire [15:0] bank_2_chain_data_out;
wire [15:0] bank_2_data_in_0;
wire [15:0] bank_2_write_addr_0;
wire bank_2_wen_0;
wire [15:0] bank_2_data_in_1;
wire [15:0] bank_2_write_addr_1;
wire bank_2_wen_1;
wire [15:0] bank_2_data_out_0;
wire [15:0] bank_2_read_addr_0;
wire bank_2_ren_0;
wire [15:0] bank_2_data_out_1;
wire [15:0] bank_2_read_addr_1;
wire bank_2_ren_1;
wire bank_2_conv_stencil_op_hcompute_conv_stencil_2_60_ctrl_clk;
wire bank_2_conv_stencil_op_hcompute_conv_stencil_2_60_ctrl_rst_n;
wire bank_2_conv_stencil_op_hcompute_conv_stencil_2_60_ctrl_flush;
wire bank_2_conv_stencil_op_hcompute_conv_stencil_2_60_ctrl_valid;
wire [15:0] bank_2_conv_stencil_op_hcompute_conv_stencil_2_60_ctrl_d [2:0];
wire bank_2_conv_stencil_op_hcompute_conv_stencil_5_6_ctrl_clk;
wire bank_2_conv_stencil_op_hcompute_conv_stencil_5_6_ctrl_rst_n;
wire bank_2_conv_stencil_op_hcompute_conv_stencil_5_6_ctrl_flush;
wire bank_2_conv_stencil_op_hcompute_conv_stencil_5_6_ctrl_valid;
wire [15:0] bank_2_conv_stencil_op_hcompute_conv_stencil_5_6_ctrl_d [4:0];
wire bank_2_conv_stencil_op_hcompute_conv_stencil_5_7_ctrl_clk;
wire bank_2_conv_stencil_op_hcompute_conv_stencil_5_7_ctrl_rst_n;
wire bank_2_conv_stencil_op_hcompute_conv_stencil_5_7_ctrl_flush;
wire bank_2_conv_stencil_op_hcompute_conv_stencil_5_7_ctrl_valid;
wire [15:0] bank_2_conv_stencil_op_hcompute_conv_stencil_5_7_ctrl_d [4:0];
wire bank_2_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_clk;
wire bank_2_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_rst_n;
wire bank_2_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_flush;
wire bank_2_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_valid;
wire [15:0] bank_2_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_d [3:0];
wire [15:0] bank_selector_conv_stencil_op_hcompute_conv_stencil_1_61_U209_out;
wire [15:0] bank_selector_conv_stencil_op_hcompute_conv_stencil_1_61_U209_d [2:0];
wire [15:0] bank_selector_conv_stencil_op_hcompute_conv_stencil_2_60_U349_out;
wire [15:0] bank_selector_conv_stencil_op_hcompute_conv_stencil_2_60_U349_d [2:0];
wire [15:0] bank_selector_conv_stencil_op_hcompute_conv_stencil_3_42_U81_out;
wire [15:0] bank_selector_conv_stencil_op_hcompute_conv_stencil_3_42_U81_d [4:0];
wire [15:0] bank_selector_conv_stencil_op_hcompute_conv_stencil_3_43_U147_out;
wire [15:0] bank_selector_conv_stencil_op_hcompute_conv_stencil_3_43_U147_d [4:0];
wire [15:0] bank_selector_conv_stencil_op_hcompute_conv_stencil_4_24_U248_out;
wire [15:0] bank_selector_conv_stencil_op_hcompute_conv_stencil_4_24_U248_d [4:0];
wire [15:0] bank_selector_conv_stencil_op_hcompute_conv_stencil_4_25_U287_out;
wire [15:0] bank_selector_conv_stencil_op_hcompute_conv_stencil_4_25_U287_d [4:0];
wire [15:0] bank_selector_conv_stencil_op_hcompute_conv_stencil_5_6_U388_out;
wire [15:0] bank_selector_conv_stencil_op_hcompute_conv_stencil_5_6_U388_d [4:0];
wire [15:0] bank_selector_conv_stencil_op_hcompute_conv_stencil_5_7_U427_out;
wire [15:0] bank_selector_conv_stencil_op_hcompute_conv_stencil_5_7_U427_d [4:0];
wire [15:0] bank_selector_conv_stencil_op_hcompute_conv_stencil_62_U108_out;
wire [15:0] bank_selector_conv_stencil_op_hcompute_conv_stencil_62_U108_d [2:0];
wire [15:0] bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U181_out;
wire [15:0] bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U181_d [3:0];
wire [15:0] bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U321_out;
wire [15:0] bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U321_d [3:0];
wire [15:0] bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U461_out;
wire [15:0] bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U461_d [3:0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_3_43_net;
wire [15:0] conv_stencil_op_hcompute_conv_stencil_4_25_net;
wire [15:0] conv_stencil_op_hcompute_conv_stencil_5_7_net;
wire [15:0] conv_stencil_op_hcompute_hw_output_stencil_1_net;
wire eq_const_U109_out;
wire eq_const_U149_out;
wire eq_const_U210_out;
wire eq_const_U249_out;
wire eq_const_U289_out;
wire eq_const_U323_out;
wire eq_const_U350_out;
wire eq_const_U389_out;
wire eq_const_U429_out;
wire eq_const_U82_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_61_U197_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_61_U197_d [2:0];
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_2_60_U337_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_2_60_U337_d [2:0];
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_42_U63_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_42_U63_d [4:0];
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_43_U129_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_43_U129_d [4:0];
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_24_U230_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_24_U230_d [4:0];
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_25_U269_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_25_U269_d [4:0];
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_6_U370_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_6_U370_d [4:0];
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_7_U409_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_7_U409_d [4:0];
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_62_U96_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_62_U96_d [2:0];
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U166_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U166_d [3:0];
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U306_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U306_d [3:0];
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U446_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U446_d [3:0];
wire op_hcompute_conv_stencil_1_write_ctrl_clk;
wire op_hcompute_conv_stencil_1_write_ctrl_rst_n;
wire op_hcompute_conv_stencil_1_write_ctrl_flush;
wire op_hcompute_conv_stencil_1_write_ctrl_valid;
wire [15:0] op_hcompute_conv_stencil_1_write_ctrl_d [2:0];
wire op_hcompute_conv_stencil_2_write_ctrl_clk;
wire op_hcompute_conv_stencil_2_write_ctrl_rst_n;
wire op_hcompute_conv_stencil_2_write_ctrl_flush;
wire op_hcompute_conv_stencil_2_write_ctrl_valid;
wire [15:0] op_hcompute_conv_stencil_2_write_ctrl_d [2:0];
wire op_hcompute_conv_stencil_3_read_ctrl_clk;
wire op_hcompute_conv_stencil_3_read_ctrl_rst_n;
wire op_hcompute_conv_stencil_3_read_ctrl_flush;
wire op_hcompute_conv_stencil_3_read_ctrl_valid;
wire [15:0] op_hcompute_conv_stencil_3_read_ctrl_d [4:0];
wire op_hcompute_conv_stencil_3_write_ctrl_clk;
wire op_hcompute_conv_stencil_3_write_ctrl_rst_n;
wire op_hcompute_conv_stencil_3_write_ctrl_flush;
wire op_hcompute_conv_stencil_3_write_ctrl_valid;
wire [15:0] op_hcompute_conv_stencil_3_write_ctrl_d [4:0];
wire op_hcompute_conv_stencil_4_read_ctrl_clk;
wire op_hcompute_conv_stencil_4_read_ctrl_rst_n;
wire op_hcompute_conv_stencil_4_read_ctrl_flush;
wire op_hcompute_conv_stencil_4_read_ctrl_valid;
wire [15:0] op_hcompute_conv_stencil_4_read_ctrl_d [4:0];
wire op_hcompute_conv_stencil_4_write_ctrl_clk;
wire op_hcompute_conv_stencil_4_write_ctrl_rst_n;
wire op_hcompute_conv_stencil_4_write_ctrl_flush;
wire op_hcompute_conv_stencil_4_write_ctrl_valid;
wire [15:0] op_hcompute_conv_stencil_4_write_ctrl_d [4:0];
wire op_hcompute_conv_stencil_5_read_ctrl_clk;
wire op_hcompute_conv_stencil_5_read_ctrl_rst_n;
wire op_hcompute_conv_stencil_5_read_ctrl_flush;
wire op_hcompute_conv_stencil_5_read_ctrl_valid;
wire [15:0] op_hcompute_conv_stencil_5_read_ctrl_d [4:0];
wire op_hcompute_conv_stencil_5_write_ctrl_clk;
wire op_hcompute_conv_stencil_5_write_ctrl_rst_n;
wire op_hcompute_conv_stencil_5_write_ctrl_flush;
wire op_hcompute_conv_stencil_5_write_ctrl_valid;
wire [15:0] op_hcompute_conv_stencil_5_write_ctrl_d [4:0];
wire op_hcompute_conv_stencil_write_ctrl_clk;
wire op_hcompute_conv_stencil_write_ctrl_rst_n;
wire op_hcompute_conv_stencil_write_ctrl_flush;
wire op_hcompute_conv_stencil_write_ctrl_valid;
wire [15:0] op_hcompute_conv_stencil_write_ctrl_d [2:0];
wire op_hcompute_hw_output_stencil_read_ctrl_clk;
wire op_hcompute_hw_output_stencil_read_ctrl_rst_n;
wire op_hcompute_hw_output_stencil_read_ctrl_flush;
wire op_hcompute_hw_output_stencil_read_ctrl_valid;
wire [15:0] op_hcompute_hw_output_stencil_read_ctrl_d [3:0];
assign _U148_in = bank_selector_conv_stencil_op_hcompute_conv_stencil_3_43_U147_out;
assign _U148_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U148 (
    .in(_U148_in),
    .clk(_U148_clk),
    .out(_U148_out)
);
assign _U182_in = bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U181_out;
assign _U182_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U182 (
    .in(_U182_in),
    .clk(_U182_clk),
    .out(_U182_out)
);
assign _U288_in = bank_selector_conv_stencil_op_hcompute_conv_stencil_4_25_U287_out;
assign _U288_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U288 (
    .in(_U288_in),
    .clk(_U288_clk),
    .out(_U288_out)
);
assign _U322_in = bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U321_out;
assign _U322_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U322 (
    .in(_U322_in),
    .clk(_U322_clk),
    .out(_U322_out)
);
assign _U428_in = bank_selector_conv_stencil_op_hcompute_conv_stencil_5_7_U427_out;
assign _U428_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U428 (
    .in(_U428_in),
    .clk(_U428_clk),
    .out(_U428_out)
);
assign _U462_in = bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U461_out;
assign _U462_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U462 (
    .in(_U462_in),
    .clk(_U462_clk),
    .out(_U462_out)
);
assign bank_0_rst_n = rst_n;
assign bank_0_chain_chain_en = 1'b0;
assign bank_0_clk_en = 1'b1;
assign bank_0_clk = clk;
assign bank_0_chain_data_in = 16'h0000;
assign bank_0_data_in_0 = op_hcompute_conv_stencil_3_write[0];
assign bank_0_write_addr_0 = inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_42_U63_out;
assign bank_0_wen_0 = op_hcompute_conv_stencil_3_write_ctrl_valid;
assign bank_0_data_in_1 = op_hcompute_conv_stencil_write[0];
assign bank_0_write_addr_1 = inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_62_U96_out;
assign bank_0_wen_1 = op_hcompute_conv_stencil_write_ctrl_valid;
assign bank_0_read_addr_0 = inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_43_U129_out;
assign bank_0_ren_0 = op_hcompute_conv_stencil_3_read_ctrl_valid;
assign bank_0_read_addr_1 = inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U166_out;
assign bank_0_ren_1 = op_hcompute_hw_output_stencil_read_ctrl_valid;
cgralib_Mem_amber__IDconv_stencil_0__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs2__num_outputs2__use_prebuilt_memFalse__width16 bank_0 (
    .rst_n(bank_0_rst_n),
    .chain_chain_en(bank_0_chain_chain_en),
    .clk_en(bank_0_clk_en),
    .clk(bank_0_clk),
    .chain_data_in(bank_0_chain_data_in),
    .chain_data_out(bank_0_chain_data_out),
    .data_in_0(bank_0_data_in_0),
    .write_addr_0(bank_0_write_addr_0),
    .wen_0(bank_0_wen_0),
    .data_in_1(bank_0_data_in_1),
    .write_addr_1(bank_0_write_addr_1),
    .wen_1(bank_0_wen_1),
    .data_out_0(bank_0_data_out_0),
    .read_addr_0(bank_0_read_addr_0),
    .ren_0(bank_0_ren_0),
    .data_out_1(bank_0_data_out_1),
    .read_addr_1(bank_0_read_addr_1),
    .ren_1(bank_0_ren_1)
);
assign bank_0_conv_stencil_op_hcompute_conv_stencil_3_42_ctrl_clk = clk;
assign bank_0_conv_stencil_op_hcompute_conv_stencil_3_42_ctrl_rst_n = rst_n;
assign bank_0_conv_stencil_op_hcompute_conv_stencil_3_42_ctrl_flush = flush;
affine_controller__U45 bank_0_conv_stencil_op_hcompute_conv_stencil_3_42_ctrl (
    .clk(bank_0_conv_stencil_op_hcompute_conv_stencil_3_42_ctrl_clk),
    .rst_n(bank_0_conv_stencil_op_hcompute_conv_stencil_3_42_ctrl_rst_n),
    .flush(bank_0_conv_stencil_op_hcompute_conv_stencil_3_42_ctrl_flush),
    .valid(bank_0_conv_stencil_op_hcompute_conv_stencil_3_42_ctrl_valid),
    .d(bank_0_conv_stencil_op_hcompute_conv_stencil_3_42_ctrl_d)
);
assign bank_0_conv_stencil_op_hcompute_conv_stencil_3_43_ctrl_clk = clk;
assign bank_0_conv_stencil_op_hcompute_conv_stencil_3_43_ctrl_rst_n = rst_n;
assign bank_0_conv_stencil_op_hcompute_conv_stencil_3_43_ctrl_flush = flush;
affine_controller__U111 bank_0_conv_stencil_op_hcompute_conv_stencil_3_43_ctrl (
    .clk(bank_0_conv_stencil_op_hcompute_conv_stencil_3_43_ctrl_clk),
    .rst_n(bank_0_conv_stencil_op_hcompute_conv_stencil_3_43_ctrl_rst_n),
    .flush(bank_0_conv_stencil_op_hcompute_conv_stencil_3_43_ctrl_flush),
    .valid(bank_0_conv_stencil_op_hcompute_conv_stencil_3_43_ctrl_valid),
    .d(bank_0_conv_stencil_op_hcompute_conv_stencil_3_43_ctrl_d)
);
assign bank_0_conv_stencil_op_hcompute_conv_stencil_62_ctrl_clk = clk;
assign bank_0_conv_stencil_op_hcompute_conv_stencil_62_ctrl_rst_n = rst_n;
assign bank_0_conv_stencil_op_hcompute_conv_stencil_62_ctrl_flush = flush;
affine_controller__U84 bank_0_conv_stencil_op_hcompute_conv_stencil_62_ctrl (
    .clk(bank_0_conv_stencil_op_hcompute_conv_stencil_62_ctrl_clk),
    .rst_n(bank_0_conv_stencil_op_hcompute_conv_stencil_62_ctrl_rst_n),
    .flush(bank_0_conv_stencil_op_hcompute_conv_stencil_62_ctrl_flush),
    .valid(bank_0_conv_stencil_op_hcompute_conv_stencil_62_ctrl_valid),
    .d(bank_0_conv_stencil_op_hcompute_conv_stencil_62_ctrl_d)
);
assign bank_0_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_clk = clk;
assign bank_0_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_rst_n = rst_n;
assign bank_0_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_flush = flush;
affine_controller__U151 bank_0_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl (
    .clk(bank_0_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_clk),
    .rst_n(bank_0_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_rst_n),
    .flush(bank_0_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_flush),
    .valid(bank_0_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_valid),
    .d(bank_0_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_d)
);
assign bank_1_rst_n = rst_n;
assign bank_1_chain_chain_en = 1'b0;
assign bank_1_clk_en = 1'b1;
assign bank_1_clk = clk;
assign bank_1_chain_data_in = 16'h0000;
assign bank_1_data_in_0 = op_hcompute_conv_stencil_1_write[0];
assign bank_1_write_addr_0 = inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_61_U197_out;
assign bank_1_wen_0 = op_hcompute_conv_stencil_1_write_ctrl_valid;
assign bank_1_data_in_1 = op_hcompute_conv_stencil_4_write[0];
assign bank_1_write_addr_1 = inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_24_U230_out;
assign bank_1_wen_1 = op_hcompute_conv_stencil_4_write_ctrl_valid;
assign bank_1_read_addr_0 = inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_25_U269_out;
assign bank_1_ren_0 = op_hcompute_conv_stencil_4_read_ctrl_valid;
assign bank_1_read_addr_1 = inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U306_out;
assign bank_1_ren_1 = op_hcompute_hw_output_stencil_read_ctrl_valid;
cgralib_Mem_amber__IDconv_stencil_1__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs2__num_outputs2__use_prebuilt_memFalse__width16 bank_1 (
    .rst_n(bank_1_rst_n),
    .chain_chain_en(bank_1_chain_chain_en),
    .clk_en(bank_1_clk_en),
    .clk(bank_1_clk),
    .chain_data_in(bank_1_chain_data_in),
    .chain_data_out(bank_1_chain_data_out),
    .data_in_0(bank_1_data_in_0),
    .write_addr_0(bank_1_write_addr_0),
    .wen_0(bank_1_wen_0),
    .data_in_1(bank_1_data_in_1),
    .write_addr_1(bank_1_write_addr_1),
    .wen_1(bank_1_wen_1),
    .data_out_0(bank_1_data_out_0),
    .read_addr_0(bank_1_read_addr_0),
    .ren_0(bank_1_ren_0),
    .data_out_1(bank_1_data_out_1),
    .read_addr_1(bank_1_read_addr_1),
    .ren_1(bank_1_ren_1)
);
assign bank_1_conv_stencil_op_hcompute_conv_stencil_1_61_ctrl_clk = clk;
assign bank_1_conv_stencil_op_hcompute_conv_stencil_1_61_ctrl_rst_n = rst_n;
assign bank_1_conv_stencil_op_hcompute_conv_stencil_1_61_ctrl_flush = flush;
affine_controller__U185 bank_1_conv_stencil_op_hcompute_conv_stencil_1_61_ctrl (
    .clk(bank_1_conv_stencil_op_hcompute_conv_stencil_1_61_ctrl_clk),
    .rst_n(bank_1_conv_stencil_op_hcompute_conv_stencil_1_61_ctrl_rst_n),
    .flush(bank_1_conv_stencil_op_hcompute_conv_stencil_1_61_ctrl_flush),
    .valid(bank_1_conv_stencil_op_hcompute_conv_stencil_1_61_ctrl_valid),
    .d(bank_1_conv_stencil_op_hcompute_conv_stencil_1_61_ctrl_d)
);
assign bank_1_conv_stencil_op_hcompute_conv_stencil_4_24_ctrl_clk = clk;
assign bank_1_conv_stencil_op_hcompute_conv_stencil_4_24_ctrl_rst_n = rst_n;
assign bank_1_conv_stencil_op_hcompute_conv_stencil_4_24_ctrl_flush = flush;
affine_controller__U212 bank_1_conv_stencil_op_hcompute_conv_stencil_4_24_ctrl (
    .clk(bank_1_conv_stencil_op_hcompute_conv_stencil_4_24_ctrl_clk),
    .rst_n(bank_1_conv_stencil_op_hcompute_conv_stencil_4_24_ctrl_rst_n),
    .flush(bank_1_conv_stencil_op_hcompute_conv_stencil_4_24_ctrl_flush),
    .valid(bank_1_conv_stencil_op_hcompute_conv_stencil_4_24_ctrl_valid),
    .d(bank_1_conv_stencil_op_hcompute_conv_stencil_4_24_ctrl_d)
);
assign bank_1_conv_stencil_op_hcompute_conv_stencil_4_25_ctrl_clk = clk;
assign bank_1_conv_stencil_op_hcompute_conv_stencil_4_25_ctrl_rst_n = rst_n;
assign bank_1_conv_stencil_op_hcompute_conv_stencil_4_25_ctrl_flush = flush;
affine_controller__U251 bank_1_conv_stencil_op_hcompute_conv_stencil_4_25_ctrl (
    .clk(bank_1_conv_stencil_op_hcompute_conv_stencil_4_25_ctrl_clk),
    .rst_n(bank_1_conv_stencil_op_hcompute_conv_stencil_4_25_ctrl_rst_n),
    .flush(bank_1_conv_stencil_op_hcompute_conv_stencil_4_25_ctrl_flush),
    .valid(bank_1_conv_stencil_op_hcompute_conv_stencil_4_25_ctrl_valid),
    .d(bank_1_conv_stencil_op_hcompute_conv_stencil_4_25_ctrl_d)
);
assign bank_1_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_clk = clk;
assign bank_1_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_rst_n = rst_n;
assign bank_1_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_flush = flush;
affine_controller__U291 bank_1_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl (
    .clk(bank_1_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_clk),
    .rst_n(bank_1_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_rst_n),
    .flush(bank_1_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_flush),
    .valid(bank_1_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_valid),
    .d(bank_1_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_d)
);
assign bank_2_rst_n = rst_n;
assign bank_2_chain_chain_en = 1'b0;
assign bank_2_clk_en = 1'b1;
assign bank_2_clk = clk;
assign bank_2_chain_data_in = 16'h0000;
assign bank_2_data_in_0 = op_hcompute_conv_stencil_2_write[0];
assign bank_2_write_addr_0 = inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_2_60_U337_out;
assign bank_2_wen_0 = op_hcompute_conv_stencil_2_write_ctrl_valid;
assign bank_2_data_in_1 = op_hcompute_conv_stencil_5_write[0];
assign bank_2_write_addr_1 = inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_6_U370_out;
assign bank_2_wen_1 = op_hcompute_conv_stencil_5_write_ctrl_valid;
assign bank_2_read_addr_0 = inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_7_U409_out;
assign bank_2_ren_0 = op_hcompute_conv_stencil_5_read_ctrl_valid;
assign bank_2_read_addr_1 = inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U446_out;
assign bank_2_ren_1 = op_hcompute_hw_output_stencil_read_ctrl_valid;
cgralib_Mem_amber__IDconv_stencil_2__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs2__num_outputs2__use_prebuilt_memFalse__width16 bank_2 (
    .rst_n(bank_2_rst_n),
    .chain_chain_en(bank_2_chain_chain_en),
    .clk_en(bank_2_clk_en),
    .clk(bank_2_clk),
    .chain_data_in(bank_2_chain_data_in),
    .chain_data_out(bank_2_chain_data_out),
    .data_in_0(bank_2_data_in_0),
    .write_addr_0(bank_2_write_addr_0),
    .wen_0(bank_2_wen_0),
    .data_in_1(bank_2_data_in_1),
    .write_addr_1(bank_2_write_addr_1),
    .wen_1(bank_2_wen_1),
    .data_out_0(bank_2_data_out_0),
    .read_addr_0(bank_2_read_addr_0),
    .ren_0(bank_2_ren_0),
    .data_out_1(bank_2_data_out_1),
    .read_addr_1(bank_2_read_addr_1),
    .ren_1(bank_2_ren_1)
);
assign bank_2_conv_stencil_op_hcompute_conv_stencil_2_60_ctrl_clk = clk;
assign bank_2_conv_stencil_op_hcompute_conv_stencil_2_60_ctrl_rst_n = rst_n;
assign bank_2_conv_stencil_op_hcompute_conv_stencil_2_60_ctrl_flush = flush;
affine_controller__U325 bank_2_conv_stencil_op_hcompute_conv_stencil_2_60_ctrl (
    .clk(bank_2_conv_stencil_op_hcompute_conv_stencil_2_60_ctrl_clk),
    .rst_n(bank_2_conv_stencil_op_hcompute_conv_stencil_2_60_ctrl_rst_n),
    .flush(bank_2_conv_stencil_op_hcompute_conv_stencil_2_60_ctrl_flush),
    .valid(bank_2_conv_stencil_op_hcompute_conv_stencil_2_60_ctrl_valid),
    .d(bank_2_conv_stencil_op_hcompute_conv_stencil_2_60_ctrl_d)
);
assign bank_2_conv_stencil_op_hcompute_conv_stencil_5_6_ctrl_clk = clk;
assign bank_2_conv_stencil_op_hcompute_conv_stencil_5_6_ctrl_rst_n = rst_n;
assign bank_2_conv_stencil_op_hcompute_conv_stencil_5_6_ctrl_flush = flush;
affine_controller__U352 bank_2_conv_stencil_op_hcompute_conv_stencil_5_6_ctrl (
    .clk(bank_2_conv_stencil_op_hcompute_conv_stencil_5_6_ctrl_clk),
    .rst_n(bank_2_conv_stencil_op_hcompute_conv_stencil_5_6_ctrl_rst_n),
    .flush(bank_2_conv_stencil_op_hcompute_conv_stencil_5_6_ctrl_flush),
    .valid(bank_2_conv_stencil_op_hcompute_conv_stencil_5_6_ctrl_valid),
    .d(bank_2_conv_stencil_op_hcompute_conv_stencil_5_6_ctrl_d)
);
assign bank_2_conv_stencil_op_hcompute_conv_stencil_5_7_ctrl_clk = clk;
assign bank_2_conv_stencil_op_hcompute_conv_stencil_5_7_ctrl_rst_n = rst_n;
assign bank_2_conv_stencil_op_hcompute_conv_stencil_5_7_ctrl_flush = flush;
affine_controller__U391 bank_2_conv_stencil_op_hcompute_conv_stencil_5_7_ctrl (
    .clk(bank_2_conv_stencil_op_hcompute_conv_stencil_5_7_ctrl_clk),
    .rst_n(bank_2_conv_stencil_op_hcompute_conv_stencil_5_7_ctrl_rst_n),
    .flush(bank_2_conv_stencil_op_hcompute_conv_stencil_5_7_ctrl_flush),
    .valid(bank_2_conv_stencil_op_hcompute_conv_stencil_5_7_ctrl_valid),
    .d(bank_2_conv_stencil_op_hcompute_conv_stencil_5_7_ctrl_d)
);
assign bank_2_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_clk = clk;
assign bank_2_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_rst_n = rst_n;
assign bank_2_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_flush = flush;
affine_controller__U431 bank_2_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl (
    .clk(bank_2_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_clk),
    .rst_n(bank_2_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_rst_n),
    .flush(bank_2_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_flush),
    .valid(bank_2_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_valid),
    .d(bank_2_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl_d)
);
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_1_61_U209_d[2] = op_hcompute_conv_stencil_1_write_ctrl_d[2];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_1_61_U209_d[1] = op_hcompute_conv_stencil_1_write_ctrl_d[1];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_1_61_U209_d[0] = op_hcompute_conv_stencil_1_write_ctrl_d[0];
aff__U198 bank_selector_conv_stencil_op_hcompute_conv_stencil_1_61_U209 (
    .out(bank_selector_conv_stencil_op_hcompute_conv_stencil_1_61_U209_out),
    .d(bank_selector_conv_stencil_op_hcompute_conv_stencil_1_61_U209_d)
);
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_2_60_U349_d[2] = op_hcompute_conv_stencil_2_write_ctrl_d[2];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_2_60_U349_d[1] = op_hcompute_conv_stencil_2_write_ctrl_d[1];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_2_60_U349_d[0] = op_hcompute_conv_stencil_2_write_ctrl_d[0];
aff__U338 bank_selector_conv_stencil_op_hcompute_conv_stencil_2_60_U349 (
    .out(bank_selector_conv_stencil_op_hcompute_conv_stencil_2_60_U349_out),
    .d(bank_selector_conv_stencil_op_hcompute_conv_stencil_2_60_U349_d)
);
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_3_42_U81_d[4] = op_hcompute_conv_stencil_3_write_ctrl_d[4];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_3_42_U81_d[3] = op_hcompute_conv_stencil_3_write_ctrl_d[3];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_3_42_U81_d[2] = op_hcompute_conv_stencil_3_write_ctrl_d[2];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_3_42_U81_d[1] = op_hcompute_conv_stencil_3_write_ctrl_d[1];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_3_42_U81_d[0] = op_hcompute_conv_stencil_3_write_ctrl_d[0];
aff__U64 bank_selector_conv_stencil_op_hcompute_conv_stencil_3_42_U81 (
    .out(bank_selector_conv_stencil_op_hcompute_conv_stencil_3_42_U81_out),
    .d(bank_selector_conv_stencil_op_hcompute_conv_stencil_3_42_U81_d)
);
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_3_43_U147_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_3_43_U147_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_3_43_U147_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_3_43_U147_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_3_43_U147_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U130 bank_selector_conv_stencil_op_hcompute_conv_stencil_3_43_U147 (
    .out(bank_selector_conv_stencil_op_hcompute_conv_stencil_3_43_U147_out),
    .d(bank_selector_conv_stencil_op_hcompute_conv_stencil_3_43_U147_d)
);
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_4_24_U248_d[4] = op_hcompute_conv_stencil_4_write_ctrl_d[4];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_4_24_U248_d[3] = op_hcompute_conv_stencil_4_write_ctrl_d[3];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_4_24_U248_d[2] = op_hcompute_conv_stencil_4_write_ctrl_d[2];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_4_24_U248_d[1] = op_hcompute_conv_stencil_4_write_ctrl_d[1];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_4_24_U248_d[0] = op_hcompute_conv_stencil_4_write_ctrl_d[0];
aff__U231 bank_selector_conv_stencil_op_hcompute_conv_stencil_4_24_U248 (
    .out(bank_selector_conv_stencil_op_hcompute_conv_stencil_4_24_U248_out),
    .d(bank_selector_conv_stencil_op_hcompute_conv_stencil_4_24_U248_d)
);
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_4_25_U287_d[4] = op_hcompute_conv_stencil_4_read_ctrl_d[4];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_4_25_U287_d[3] = op_hcompute_conv_stencil_4_read_ctrl_d[3];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_4_25_U287_d[2] = op_hcompute_conv_stencil_4_read_ctrl_d[2];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_4_25_U287_d[1] = op_hcompute_conv_stencil_4_read_ctrl_d[1];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_4_25_U287_d[0] = op_hcompute_conv_stencil_4_read_ctrl_d[0];
aff__U270 bank_selector_conv_stencil_op_hcompute_conv_stencil_4_25_U287 (
    .out(bank_selector_conv_stencil_op_hcompute_conv_stencil_4_25_U287_out),
    .d(bank_selector_conv_stencil_op_hcompute_conv_stencil_4_25_U287_d)
);
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_5_6_U388_d[4] = op_hcompute_conv_stencil_5_write_ctrl_d[4];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_5_6_U388_d[3] = op_hcompute_conv_stencil_5_write_ctrl_d[3];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_5_6_U388_d[2] = op_hcompute_conv_stencil_5_write_ctrl_d[2];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_5_6_U388_d[1] = op_hcompute_conv_stencil_5_write_ctrl_d[1];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_5_6_U388_d[0] = op_hcompute_conv_stencil_5_write_ctrl_d[0];
aff__U371 bank_selector_conv_stencil_op_hcompute_conv_stencil_5_6_U388 (
    .out(bank_selector_conv_stencil_op_hcompute_conv_stencil_5_6_U388_out),
    .d(bank_selector_conv_stencil_op_hcompute_conv_stencil_5_6_U388_d)
);
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_5_7_U427_d[4] = op_hcompute_conv_stencil_5_read_ctrl_d[4];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_5_7_U427_d[3] = op_hcompute_conv_stencil_5_read_ctrl_d[3];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_5_7_U427_d[2] = op_hcompute_conv_stencil_5_read_ctrl_d[2];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_5_7_U427_d[1] = op_hcompute_conv_stencil_5_read_ctrl_d[1];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_5_7_U427_d[0] = op_hcompute_conv_stencil_5_read_ctrl_d[0];
aff__U410 bank_selector_conv_stencil_op_hcompute_conv_stencil_5_7_U427 (
    .out(bank_selector_conv_stencil_op_hcompute_conv_stencil_5_7_U427_out),
    .d(bank_selector_conv_stencil_op_hcompute_conv_stencil_5_7_U427_d)
);
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_62_U108_d[2] = op_hcompute_conv_stencil_write_ctrl_d[2];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_62_U108_d[1] = op_hcompute_conv_stencil_write_ctrl_d[1];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_62_U108_d[0] = op_hcompute_conv_stencil_write_ctrl_d[0];
aff__U97 bank_selector_conv_stencil_op_hcompute_conv_stencil_62_U108 (
    .out(bank_selector_conv_stencil_op_hcompute_conv_stencil_62_U108_out),
    .d(bank_selector_conv_stencil_op_hcompute_conv_stencil_62_U108_d)
);
assign bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U181_d[3] = op_hcompute_hw_output_stencil_read_ctrl_d[3];
assign bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U181_d[2] = op_hcompute_hw_output_stencil_read_ctrl_d[2];
assign bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U181_d[1] = op_hcompute_hw_output_stencil_read_ctrl_d[1];
assign bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U181_d[0] = op_hcompute_hw_output_stencil_read_ctrl_d[0];
aff__U167 bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U181 (
    .out(bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U181_out),
    .d(bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U181_d)
);
assign bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U321_d[3] = op_hcompute_hw_output_stencil_read_ctrl_d[3];
assign bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U321_d[2] = op_hcompute_hw_output_stencil_read_ctrl_d[2];
assign bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U321_d[1] = op_hcompute_hw_output_stencil_read_ctrl_d[1];
assign bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U321_d[0] = op_hcompute_hw_output_stencil_read_ctrl_d[0];
aff__U307 bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U321 (
    .out(bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U321_out),
    .d(bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U321_d)
);
assign bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U461_d[3] = op_hcompute_hw_output_stencil_read_ctrl_d[3];
assign bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U461_d[2] = op_hcompute_hw_output_stencil_read_ctrl_d[2];
assign bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U461_d[1] = op_hcompute_hw_output_stencil_read_ctrl_d[1];
assign bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U461_d[0] = op_hcompute_hw_output_stencil_read_ctrl_d[0];
aff__U447 bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U461 (
    .out(bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U461_out),
    .d(bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U461_d)
);
assign conv_stencil_op_hcompute_conv_stencil_3_43_net = bank_0_data_out_0;
assign conv_stencil_op_hcompute_conv_stencil_4_25_net = bank_1_data_out_0;
assign conv_stencil_op_hcompute_conv_stencil_5_7_net = bank_2_data_out_0;
assign conv_stencil_op_hcompute_hw_output_stencil_1_net = _U182_out == 16'h0000 ? bank_0_data_out_1 : _U462_out == 16'h0002 ? bank_2_data_out_1 : bank_1_data_out_1;
assign eq_const_U109_out = bank_selector_conv_stencil_op_hcompute_conv_stencil_62_U108_out == 16'h0000;
assign eq_const_U149_out = _U148_out == 16'h0000;
assign eq_const_U210_out = bank_selector_conv_stencil_op_hcompute_conv_stencil_1_61_U209_out == 16'h0001;
assign eq_const_U249_out = bank_selector_conv_stencil_op_hcompute_conv_stencil_4_24_U248_out == 16'h0001;
assign eq_const_U289_out = _U288_out == 16'h0001;
assign eq_const_U323_out = _U322_out == 16'h0001;
assign eq_const_U350_out = bank_selector_conv_stencil_op_hcompute_conv_stencil_2_60_U349_out == 16'h0002;
assign eq_const_U389_out = bank_selector_conv_stencil_op_hcompute_conv_stencil_5_6_U388_out == 16'h0002;
assign eq_const_U429_out = _U428_out == 16'h0002;
assign eq_const_U82_out = bank_selector_conv_stencil_op_hcompute_conv_stencil_3_42_U81_out == 16'h0000;
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_61_U197_d[2] = op_hcompute_conv_stencil_1_write_ctrl_d[2];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_61_U197_d[1] = op_hcompute_conv_stencil_1_write_ctrl_d[1];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_61_U197_d[0] = op_hcompute_conv_stencil_1_write_ctrl_d[0];
aff__U186 inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_61_U197 (
    .out(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_61_U197_out),
    .d(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_61_U197_d)
);
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_2_60_U337_d[2] = op_hcompute_conv_stencil_2_write_ctrl_d[2];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_2_60_U337_d[1] = op_hcompute_conv_stencil_2_write_ctrl_d[1];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_2_60_U337_d[0] = op_hcompute_conv_stencil_2_write_ctrl_d[0];
aff__U326 inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_2_60_U337 (
    .out(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_2_60_U337_out),
    .d(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_2_60_U337_d)
);
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_42_U63_d[4] = op_hcompute_conv_stencil_3_write_ctrl_d[4];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_42_U63_d[3] = op_hcompute_conv_stencil_3_write_ctrl_d[3];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_42_U63_d[2] = op_hcompute_conv_stencil_3_write_ctrl_d[2];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_42_U63_d[1] = op_hcompute_conv_stencil_3_write_ctrl_d[1];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_42_U63_d[0] = op_hcompute_conv_stencil_3_write_ctrl_d[0];
aff__U46 inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_42_U63 (
    .out(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_42_U63_out),
    .d(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_42_U63_d)
);
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_43_U129_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_43_U129_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_43_U129_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_43_U129_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_43_U129_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U112 inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_43_U129 (
    .out(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_43_U129_out),
    .d(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_43_U129_d)
);
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_24_U230_d[4] = op_hcompute_conv_stencil_4_write_ctrl_d[4];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_24_U230_d[3] = op_hcompute_conv_stencil_4_write_ctrl_d[3];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_24_U230_d[2] = op_hcompute_conv_stencil_4_write_ctrl_d[2];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_24_U230_d[1] = op_hcompute_conv_stencil_4_write_ctrl_d[1];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_24_U230_d[0] = op_hcompute_conv_stencil_4_write_ctrl_d[0];
aff__U213 inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_24_U230 (
    .out(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_24_U230_out),
    .d(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_24_U230_d)
);
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_25_U269_d[4] = op_hcompute_conv_stencil_4_read_ctrl_d[4];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_25_U269_d[3] = op_hcompute_conv_stencil_4_read_ctrl_d[3];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_25_U269_d[2] = op_hcompute_conv_stencil_4_read_ctrl_d[2];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_25_U269_d[1] = op_hcompute_conv_stencil_4_read_ctrl_d[1];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_25_U269_d[0] = op_hcompute_conv_stencil_4_read_ctrl_d[0];
aff__U252 inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_25_U269 (
    .out(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_25_U269_out),
    .d(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_25_U269_d)
);
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_6_U370_d[4] = op_hcompute_conv_stencil_5_write_ctrl_d[4];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_6_U370_d[3] = op_hcompute_conv_stencil_5_write_ctrl_d[3];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_6_U370_d[2] = op_hcompute_conv_stencil_5_write_ctrl_d[2];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_6_U370_d[1] = op_hcompute_conv_stencil_5_write_ctrl_d[1];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_6_U370_d[0] = op_hcompute_conv_stencil_5_write_ctrl_d[0];
aff__U353 inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_6_U370 (
    .out(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_6_U370_out),
    .d(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_6_U370_d)
);
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_7_U409_d[4] = op_hcompute_conv_stencil_5_read_ctrl_d[4];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_7_U409_d[3] = op_hcompute_conv_stencil_5_read_ctrl_d[3];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_7_U409_d[2] = op_hcompute_conv_stencil_5_read_ctrl_d[2];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_7_U409_d[1] = op_hcompute_conv_stencil_5_read_ctrl_d[1];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_7_U409_d[0] = op_hcompute_conv_stencil_5_read_ctrl_d[0];
aff__U392 inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_7_U409 (
    .out(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_7_U409_out),
    .d(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_7_U409_d)
);
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_62_U96_d[2] = op_hcompute_conv_stencil_write_ctrl_d[2];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_62_U96_d[1] = op_hcompute_conv_stencil_write_ctrl_d[1];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_62_U96_d[0] = op_hcompute_conv_stencil_write_ctrl_d[0];
aff__U85 inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_62_U96 (
    .out(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_62_U96_out),
    .d(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_62_U96_d)
);
assign inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U166_d[3] = op_hcompute_hw_output_stencil_read_ctrl_d[3];
assign inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U166_d[2] = op_hcompute_hw_output_stencil_read_ctrl_d[2];
assign inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U166_d[1] = op_hcompute_hw_output_stencil_read_ctrl_d[1];
assign inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U166_d[0] = op_hcompute_hw_output_stencil_read_ctrl_d[0];
aff__U152 inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U166 (
    .out(inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U166_out),
    .d(inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U166_d)
);
assign inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U306_d[3] = op_hcompute_hw_output_stencil_read_ctrl_d[3];
assign inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U306_d[2] = op_hcompute_hw_output_stencil_read_ctrl_d[2];
assign inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U306_d[1] = op_hcompute_hw_output_stencil_read_ctrl_d[1];
assign inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U306_d[0] = op_hcompute_hw_output_stencil_read_ctrl_d[0];
aff__U292 inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U306 (
    .out(inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U306_out),
    .d(inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U306_d)
);
assign inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U446_d[3] = op_hcompute_hw_output_stencil_read_ctrl_d[3];
assign inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U446_d[2] = op_hcompute_hw_output_stencil_read_ctrl_d[2];
assign inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U446_d[1] = op_hcompute_hw_output_stencil_read_ctrl_d[1];
assign inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U446_d[0] = op_hcompute_hw_output_stencil_read_ctrl_d[0];
aff__U432 inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U446 (
    .out(inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U446_out),
    .d(inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U446_d)
);
assign op_hcompute_conv_stencil_1_write_ctrl_clk = clk;
assign op_hcompute_conv_stencil_1_write_ctrl_rst_n = rst_n;
assign op_hcompute_conv_stencil_1_write_ctrl_flush = flush;
affine_controller__U35 op_hcompute_conv_stencil_1_write_ctrl (
    .clk(op_hcompute_conv_stencil_1_write_ctrl_clk),
    .rst_n(op_hcompute_conv_stencil_1_write_ctrl_rst_n),
    .flush(op_hcompute_conv_stencil_1_write_ctrl_flush),
    .valid(op_hcompute_conv_stencil_1_write_ctrl_valid),
    .d(op_hcompute_conv_stencil_1_write_ctrl_d)
);
assign op_hcompute_conv_stencil_2_write_ctrl_clk = clk;
assign op_hcompute_conv_stencil_2_write_ctrl_rst_n = rst_n;
assign op_hcompute_conv_stencil_2_write_ctrl_flush = flush;
affine_controller__U36 op_hcompute_conv_stencil_2_write_ctrl (
    .clk(op_hcompute_conv_stencil_2_write_ctrl_clk),
    .rst_n(op_hcompute_conv_stencil_2_write_ctrl_rst_n),
    .flush(op_hcompute_conv_stencil_2_write_ctrl_flush),
    .valid(op_hcompute_conv_stencil_2_write_ctrl_valid),
    .d(op_hcompute_conv_stencil_2_write_ctrl_d)
);
assign op_hcompute_conv_stencil_3_read_ctrl_clk = clk;
assign op_hcompute_conv_stencil_3_read_ctrl_rst_n = rst_n;
assign op_hcompute_conv_stencil_3_read_ctrl_flush = flush;
affine_controller__U37 op_hcompute_conv_stencil_3_read_ctrl (
    .clk(op_hcompute_conv_stencil_3_read_ctrl_clk),
    .rst_n(op_hcompute_conv_stencil_3_read_ctrl_rst_n),
    .flush(op_hcompute_conv_stencil_3_read_ctrl_flush),
    .valid(op_hcompute_conv_stencil_3_read_ctrl_valid),
    .d(op_hcompute_conv_stencil_3_read_ctrl_d)
);
assign op_hcompute_conv_stencil_3_write_ctrl_clk = clk;
assign op_hcompute_conv_stencil_3_write_ctrl_rst_n = rst_n;
assign op_hcompute_conv_stencil_3_write_ctrl_flush = flush;
affine_controller__U38 op_hcompute_conv_stencil_3_write_ctrl (
    .clk(op_hcompute_conv_stencil_3_write_ctrl_clk),
    .rst_n(op_hcompute_conv_stencil_3_write_ctrl_rst_n),
    .flush(op_hcompute_conv_stencil_3_write_ctrl_flush),
    .valid(op_hcompute_conv_stencil_3_write_ctrl_valid),
    .d(op_hcompute_conv_stencil_3_write_ctrl_d)
);
assign op_hcompute_conv_stencil_4_read_ctrl_clk = clk;
assign op_hcompute_conv_stencil_4_read_ctrl_rst_n = rst_n;
assign op_hcompute_conv_stencil_4_read_ctrl_flush = flush;
affine_controller__U39 op_hcompute_conv_stencil_4_read_ctrl (
    .clk(op_hcompute_conv_stencil_4_read_ctrl_clk),
    .rst_n(op_hcompute_conv_stencil_4_read_ctrl_rst_n),
    .flush(op_hcompute_conv_stencil_4_read_ctrl_flush),
    .valid(op_hcompute_conv_stencil_4_read_ctrl_valid),
    .d(op_hcompute_conv_stencil_4_read_ctrl_d)
);
assign op_hcompute_conv_stencil_4_write_ctrl_clk = clk;
assign op_hcompute_conv_stencil_4_write_ctrl_rst_n = rst_n;
assign op_hcompute_conv_stencil_4_write_ctrl_flush = flush;
affine_controller__U40 op_hcompute_conv_stencil_4_write_ctrl (
    .clk(op_hcompute_conv_stencil_4_write_ctrl_clk),
    .rst_n(op_hcompute_conv_stencil_4_write_ctrl_rst_n),
    .flush(op_hcompute_conv_stencil_4_write_ctrl_flush),
    .valid(op_hcompute_conv_stencil_4_write_ctrl_valid),
    .d(op_hcompute_conv_stencil_4_write_ctrl_d)
);
assign op_hcompute_conv_stencil_5_read_ctrl_clk = clk;
assign op_hcompute_conv_stencil_5_read_ctrl_rst_n = rst_n;
assign op_hcompute_conv_stencil_5_read_ctrl_flush = flush;
affine_controller__U41 op_hcompute_conv_stencil_5_read_ctrl (
    .clk(op_hcompute_conv_stencil_5_read_ctrl_clk),
    .rst_n(op_hcompute_conv_stencil_5_read_ctrl_rst_n),
    .flush(op_hcompute_conv_stencil_5_read_ctrl_flush),
    .valid(op_hcompute_conv_stencil_5_read_ctrl_valid),
    .d(op_hcompute_conv_stencil_5_read_ctrl_d)
);
assign op_hcompute_conv_stencil_5_write_ctrl_clk = clk;
assign op_hcompute_conv_stencil_5_write_ctrl_rst_n = rst_n;
assign op_hcompute_conv_stencil_5_write_ctrl_flush = flush;
affine_controller__U42 op_hcompute_conv_stencil_5_write_ctrl (
    .clk(op_hcompute_conv_stencil_5_write_ctrl_clk),
    .rst_n(op_hcompute_conv_stencil_5_write_ctrl_rst_n),
    .flush(op_hcompute_conv_stencil_5_write_ctrl_flush),
    .valid(op_hcompute_conv_stencil_5_write_ctrl_valid),
    .d(op_hcompute_conv_stencil_5_write_ctrl_d)
);
assign op_hcompute_conv_stencil_write_ctrl_clk = clk;
assign op_hcompute_conv_stencil_write_ctrl_rst_n = rst_n;
assign op_hcompute_conv_stencil_write_ctrl_flush = flush;
affine_controller__U43 op_hcompute_conv_stencil_write_ctrl (
    .clk(op_hcompute_conv_stencil_write_ctrl_clk),
    .rst_n(op_hcompute_conv_stencil_write_ctrl_rst_n),
    .flush(op_hcompute_conv_stencil_write_ctrl_flush),
    .valid(op_hcompute_conv_stencil_write_ctrl_valid),
    .d(op_hcompute_conv_stencil_write_ctrl_d)
);
assign op_hcompute_hw_output_stencil_read_ctrl_clk = clk;
assign op_hcompute_hw_output_stencil_read_ctrl_rst_n = rst_n;
assign op_hcompute_hw_output_stencil_read_ctrl_flush = flush;
affine_controller__U44 op_hcompute_hw_output_stencil_read_ctrl (
    .clk(op_hcompute_hw_output_stencil_read_ctrl_clk),
    .rst_n(op_hcompute_hw_output_stencil_read_ctrl_rst_n),
    .flush(op_hcompute_hw_output_stencil_read_ctrl_flush),
    .valid(op_hcompute_hw_output_stencil_read_ctrl_valid),
    .d(op_hcompute_hw_output_stencil_read_ctrl_d)
);
assign op_hcompute_conv_stencil_3_read[0] = conv_stencil_op_hcompute_conv_stencil_3_43_net;
assign op_hcompute_conv_stencil_4_read[0] = conv_stencil_op_hcompute_conv_stencil_4_25_net;
assign op_hcompute_conv_stencil_5_read[0] = conv_stencil_op_hcompute_conv_stencil_5_7_net;
assign op_hcompute_hw_output_stencil_read[0] = conv_stencil_op_hcompute_hw_output_stencil_1_net;
endmodule

module aff__U1109 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module hw_kernel_global_wrapper_stencil_ub (
    input clk,
    input flush,
    input rst_n,
    output [15:0] op_hcompute_conv_stencil_3_read [7:0],
    output [15:0] op_hcompute_conv_stencil_4_read [7:0],
    output [15:0] op_hcompute_conv_stencil_5_read [7:0],
    input [15:0] op_hcompute_hw_kernel_global_wrapper_stencil_write [0:0]
);
wire [15:0] _U1185_in;
wire _U1185_clk;
wire [15:0] _U1185_out;
wire [15:0] _U1265_in;
wire _U1265_clk;
wire [15:0] _U1265_out;
wire [15:0] _U1345_in;
wire _U1345_clk;
wire [15:0] _U1345_out;
wire [15:0] _U1425_in;
wire _U1425_clk;
wire [15:0] _U1425_out;
wire [15:0] _U1505_in;
wire _U1505_clk;
wire [15:0] _U1505_out;
wire [15:0] _U1585_in;
wire _U1585_clk;
wire [15:0] _U1585_out;
wire [15:0] _U1665_in;
wire _U1665_clk;
wire [15:0] _U1665_out;
wire [15:0] _U1745_in;
wire _U1745_clk;
wire [15:0] _U1745_out;
wire [15:0] _U1825_in;
wire _U1825_clk;
wire [15:0] _U1825_out;
wire [15:0] _U1905_in;
wire _U1905_clk;
wire [15:0] _U1905_out;
wire [15:0] _U1985_in;
wire _U1985_clk;
wire [15:0] _U1985_out;
wire [15:0] _U2065_in;
wire _U2065_clk;
wire [15:0] _U2065_out;
wire [15:0] _U2145_in;
wire _U2145_clk;
wire [15:0] _U2145_out;
wire [15:0] _U2225_in;
wire _U2225_clk;
wire [15:0] _U2225_out;
wire [15:0] _U2305_in;
wire _U2305_clk;
wire [15:0] _U2305_out;
wire [15:0] _U2385_in;
wire _U2385_clk;
wire [15:0] _U2385_out;
wire [15:0] _U2465_in;
wire _U2465_clk;
wire [15:0] _U2465_out;
wire [15:0] _U2545_in;
wire _U2545_clk;
wire [15:0] _U2545_out;
wire [15:0] _U2625_in;
wire _U2625_clk;
wire [15:0] _U2625_out;
wire [15:0] _U2705_in;
wire _U2705_clk;
wire [15:0] _U2705_out;
wire [15:0] _U2785_in;
wire _U2785_clk;
wire [15:0] _U2785_out;
wire [15:0] _U2865_in;
wire _U2865_clk;
wire [15:0] _U2865_out;
wire [15:0] _U2945_in;
wire _U2945_clk;
wire [15:0] _U2945_out;
wire [15:0] _U3025_in;
wire _U3025_clk;
wire [15:0] _U3025_out;
wire bank_0_rst_n;
wire bank_0_chain_chain_en;
wire bank_0_clk_en;
wire bank_0_clk;
wire [15:0] bank_0_chain_data_in;
wire [15:0] bank_0_chain_data_out;
wire [15:0] bank_0_data_in_0;
wire [15:0] bank_0_write_addr_0;
wire bank_0_wen_0;
wire [15:0] bank_0_data_out_0;
wire [15:0] bank_0_read_addr_0;
wire bank_0_ren_0;
wire bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_ctrl_clk;
wire bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_ctrl_rst_n;
wire bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_ctrl_flush;
wire bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_ctrl_valid;
wire [15:0] bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_ctrl_d [4:0];
wire bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk;
wire bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n;
wire bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush;
wire bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid;
wire [15:0] bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d [4:0];
wire bank_1_rst_n;
wire bank_1_chain_chain_en;
wire bank_1_clk_en;
wire bank_1_clk;
wire [15:0] bank_1_chain_data_in;
wire [15:0] bank_1_chain_data_out;
wire [15:0] bank_1_data_in_0;
wire [15:0] bank_1_write_addr_0;
wire bank_1_wen_0;
wire [15:0] bank_1_data_out_0;
wire [15:0] bank_1_read_addr_0;
wire bank_1_ren_0;
wire bank_10_rst_n;
wire bank_10_chain_chain_en;
wire bank_10_clk_en;
wire bank_10_clk;
wire [15:0] bank_10_chain_data_in;
wire [15:0] bank_10_chain_data_out;
wire [15:0] bank_10_data_in_0;
wire [15:0] bank_10_write_addr_0;
wire bank_10_wen_0;
wire [15:0] bank_10_data_out_0;
wire [15:0] bank_10_read_addr_0;
wire bank_10_ren_0;
wire bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_ctrl_clk;
wire bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_ctrl_rst_n;
wire bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_ctrl_flush;
wire bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_ctrl_valid;
wire [15:0] bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_ctrl_d [4:0];
wire bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk;
wire bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n;
wire bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush;
wire bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid;
wire [15:0] bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d [4:0];
wire bank_11_rst_n;
wire bank_11_chain_chain_en;
wire bank_11_clk_en;
wire bank_11_clk;
wire [15:0] bank_11_chain_data_in;
wire [15:0] bank_11_chain_data_out;
wire [15:0] bank_11_data_in_0;
wire [15:0] bank_11_write_addr_0;
wire bank_11_wen_0;
wire [15:0] bank_11_data_out_0;
wire [15:0] bank_11_read_addr_0;
wire bank_11_ren_0;
wire bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_ctrl_clk;
wire bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_ctrl_rst_n;
wire bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_ctrl_flush;
wire bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_ctrl_valid;
wire [15:0] bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_ctrl_d [4:0];
wire bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk;
wire bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n;
wire bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush;
wire bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid;
wire [15:0] bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d [4:0];
wire bank_12_rst_n;
wire bank_12_chain_chain_en;
wire bank_12_clk_en;
wire bank_12_clk;
wire [15:0] bank_12_chain_data_in;
wire [15:0] bank_12_chain_data_out;
wire [15:0] bank_12_data_in_0;
wire [15:0] bank_12_write_addr_0;
wire bank_12_wen_0;
wire [15:0] bank_12_data_out_0;
wire [15:0] bank_12_read_addr_0;
wire bank_12_ren_0;
wire bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_ctrl_clk;
wire bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_ctrl_rst_n;
wire bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_ctrl_flush;
wire bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_ctrl_valid;
wire [15:0] bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_ctrl_d [4:0];
wire bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk;
wire bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n;
wire bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush;
wire bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid;
wire [15:0] bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d [4:0];
wire bank_13_rst_n;
wire bank_13_chain_chain_en;
wire bank_13_clk_en;
wire bank_13_clk;
wire [15:0] bank_13_chain_data_in;
wire [15:0] bank_13_chain_data_out;
wire [15:0] bank_13_data_in_0;
wire [15:0] bank_13_write_addr_0;
wire bank_13_wen_0;
wire [15:0] bank_13_data_out_0;
wire [15:0] bank_13_read_addr_0;
wire bank_13_ren_0;
wire bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_ctrl_clk;
wire bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_ctrl_rst_n;
wire bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_ctrl_flush;
wire bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_ctrl_valid;
wire [15:0] bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_ctrl_d [4:0];
wire bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk;
wire bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n;
wire bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush;
wire bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid;
wire [15:0] bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d [4:0];
wire bank_14_rst_n;
wire bank_14_chain_chain_en;
wire bank_14_clk_en;
wire bank_14_clk;
wire [15:0] bank_14_chain_data_in;
wire [15:0] bank_14_chain_data_out;
wire [15:0] bank_14_data_in_0;
wire [15:0] bank_14_write_addr_0;
wire bank_14_wen_0;
wire [15:0] bank_14_data_out_0;
wire [15:0] bank_14_read_addr_0;
wire bank_14_ren_0;
wire bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_ctrl_clk;
wire bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_ctrl_rst_n;
wire bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_ctrl_flush;
wire bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_ctrl_valid;
wire [15:0] bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_ctrl_d [4:0];
wire bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk;
wire bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n;
wire bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush;
wire bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid;
wire [15:0] bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d [4:0];
wire bank_15_rst_n;
wire bank_15_chain_chain_en;
wire bank_15_clk_en;
wire bank_15_clk;
wire [15:0] bank_15_chain_data_in;
wire [15:0] bank_15_chain_data_out;
wire [15:0] bank_15_data_in_0;
wire [15:0] bank_15_write_addr_0;
wire bank_15_wen_0;
wire [15:0] bank_15_data_out_0;
wire [15:0] bank_15_read_addr_0;
wire bank_15_ren_0;
wire bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_ctrl_clk;
wire bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_ctrl_rst_n;
wire bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_ctrl_flush;
wire bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_ctrl_valid;
wire [15:0] bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_ctrl_d [4:0];
wire bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk;
wire bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n;
wire bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush;
wire bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid;
wire [15:0] bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d [4:0];
wire bank_16_rst_n;
wire bank_16_chain_chain_en;
wire bank_16_clk_en;
wire bank_16_clk;
wire [15:0] bank_16_chain_data_in;
wire [15:0] bank_16_chain_data_out;
wire [15:0] bank_16_data_in_0;
wire [15:0] bank_16_write_addr_0;
wire bank_16_wen_0;
wire [15:0] bank_16_data_out_0;
wire [15:0] bank_16_read_addr_0;
wire bank_16_ren_0;
wire bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_ctrl_clk;
wire bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_ctrl_rst_n;
wire bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_ctrl_flush;
wire bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_ctrl_valid;
wire [15:0] bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_ctrl_d [4:0];
wire bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk;
wire bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n;
wire bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush;
wire bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid;
wire [15:0] bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d [4:0];
wire bank_17_rst_n;
wire bank_17_chain_chain_en;
wire bank_17_clk_en;
wire bank_17_clk;
wire [15:0] bank_17_chain_data_in;
wire [15:0] bank_17_chain_data_out;
wire [15:0] bank_17_data_in_0;
wire [15:0] bank_17_write_addr_0;
wire bank_17_wen_0;
wire [15:0] bank_17_data_out_0;
wire [15:0] bank_17_read_addr_0;
wire bank_17_ren_0;
wire bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_ctrl_clk;
wire bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_ctrl_rst_n;
wire bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_ctrl_flush;
wire bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_ctrl_valid;
wire [15:0] bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_ctrl_d [4:0];
wire bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk;
wire bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n;
wire bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush;
wire bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid;
wire [15:0] bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d [4:0];
wire bank_18_rst_n;
wire bank_18_chain_chain_en;
wire bank_18_clk_en;
wire bank_18_clk;
wire [15:0] bank_18_chain_data_in;
wire [15:0] bank_18_chain_data_out;
wire [15:0] bank_18_data_in_0;
wire [15:0] bank_18_write_addr_0;
wire bank_18_wen_0;
wire [15:0] bank_18_data_out_0;
wire [15:0] bank_18_read_addr_0;
wire bank_18_ren_0;
wire bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_ctrl_clk;
wire bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_ctrl_rst_n;
wire bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_ctrl_flush;
wire bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_ctrl_valid;
wire [15:0] bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_ctrl_d [4:0];
wire bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk;
wire bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n;
wire bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush;
wire bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid;
wire [15:0] bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d [4:0];
wire bank_19_rst_n;
wire bank_19_chain_chain_en;
wire bank_19_clk_en;
wire bank_19_clk;
wire [15:0] bank_19_chain_data_in;
wire [15:0] bank_19_chain_data_out;
wire [15:0] bank_19_data_in_0;
wire [15:0] bank_19_write_addr_0;
wire bank_19_wen_0;
wire [15:0] bank_19_data_out_0;
wire [15:0] bank_19_read_addr_0;
wire bank_19_ren_0;
wire bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_ctrl_clk;
wire bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_ctrl_rst_n;
wire bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_ctrl_flush;
wire bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_ctrl_valid;
wire [15:0] bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_ctrl_d [4:0];
wire bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk;
wire bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n;
wire bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush;
wire bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid;
wire [15:0] bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d [4:0];
wire bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_ctrl_clk;
wire bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_ctrl_rst_n;
wire bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_ctrl_flush;
wire bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_ctrl_valid;
wire [15:0] bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_ctrl_d [4:0];
wire bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk;
wire bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n;
wire bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush;
wire bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid;
wire [15:0] bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d [4:0];
wire bank_2_rst_n;
wire bank_2_chain_chain_en;
wire bank_2_clk_en;
wire bank_2_clk;
wire [15:0] bank_2_chain_data_in;
wire [15:0] bank_2_chain_data_out;
wire [15:0] bank_2_data_in_0;
wire [15:0] bank_2_write_addr_0;
wire bank_2_wen_0;
wire [15:0] bank_2_data_out_0;
wire [15:0] bank_2_read_addr_0;
wire bank_2_ren_0;
wire bank_20_rst_n;
wire bank_20_chain_chain_en;
wire bank_20_clk_en;
wire bank_20_clk;
wire [15:0] bank_20_chain_data_in;
wire [15:0] bank_20_chain_data_out;
wire [15:0] bank_20_data_in_0;
wire [15:0] bank_20_write_addr_0;
wire bank_20_wen_0;
wire [15:0] bank_20_data_out_0;
wire [15:0] bank_20_read_addr_0;
wire bank_20_ren_0;
wire bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_ctrl_clk;
wire bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_ctrl_rst_n;
wire bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_ctrl_flush;
wire bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_ctrl_valid;
wire [15:0] bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_ctrl_d [4:0];
wire bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk;
wire bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n;
wire bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush;
wire bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid;
wire [15:0] bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d [4:0];
wire bank_21_rst_n;
wire bank_21_chain_chain_en;
wire bank_21_clk_en;
wire bank_21_clk;
wire [15:0] bank_21_chain_data_in;
wire [15:0] bank_21_chain_data_out;
wire [15:0] bank_21_data_in_0;
wire [15:0] bank_21_write_addr_0;
wire bank_21_wen_0;
wire [15:0] bank_21_data_out_0;
wire [15:0] bank_21_read_addr_0;
wire bank_21_ren_0;
wire bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_ctrl_clk;
wire bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_ctrl_rst_n;
wire bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_ctrl_flush;
wire bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_ctrl_valid;
wire [15:0] bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_ctrl_d [4:0];
wire bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk;
wire bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n;
wire bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush;
wire bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid;
wire [15:0] bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d [4:0];
wire bank_22_rst_n;
wire bank_22_chain_chain_en;
wire bank_22_clk_en;
wire bank_22_clk;
wire [15:0] bank_22_chain_data_in;
wire [15:0] bank_22_chain_data_out;
wire [15:0] bank_22_data_in_0;
wire [15:0] bank_22_write_addr_0;
wire bank_22_wen_0;
wire [15:0] bank_22_data_out_0;
wire [15:0] bank_22_read_addr_0;
wire bank_22_ren_0;
wire bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_ctrl_clk;
wire bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_ctrl_rst_n;
wire bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_ctrl_flush;
wire bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_ctrl_valid;
wire [15:0] bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_ctrl_d [4:0];
wire bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk;
wire bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n;
wire bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush;
wire bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid;
wire [15:0] bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d [4:0];
wire bank_23_rst_n;
wire bank_23_chain_chain_en;
wire bank_23_clk_en;
wire bank_23_clk;
wire [15:0] bank_23_chain_data_in;
wire [15:0] bank_23_chain_data_out;
wire [15:0] bank_23_data_in_0;
wire [15:0] bank_23_write_addr_0;
wire bank_23_wen_0;
wire [15:0] bank_23_data_out_0;
wire [15:0] bank_23_read_addr_0;
wire bank_23_ren_0;
wire bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_ctrl_clk;
wire bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_ctrl_rst_n;
wire bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_ctrl_flush;
wire bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_ctrl_valid;
wire [15:0] bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_ctrl_d [4:0];
wire bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk;
wire bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n;
wire bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush;
wire bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid;
wire [15:0] bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d [4:0];
wire bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_ctrl_clk;
wire bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_ctrl_rst_n;
wire bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_ctrl_flush;
wire bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_ctrl_valid;
wire [15:0] bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_ctrl_d [4:0];
wire bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk;
wire bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n;
wire bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush;
wire bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid;
wire [15:0] bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d [4:0];
wire bank_3_rst_n;
wire bank_3_chain_chain_en;
wire bank_3_clk_en;
wire bank_3_clk;
wire [15:0] bank_3_chain_data_in;
wire [15:0] bank_3_chain_data_out;
wire [15:0] bank_3_data_in_0;
wire [15:0] bank_3_write_addr_0;
wire bank_3_wen_0;
wire [15:0] bank_3_data_out_0;
wire [15:0] bank_3_read_addr_0;
wire bank_3_ren_0;
wire bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_ctrl_clk;
wire bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_ctrl_rst_n;
wire bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_ctrl_flush;
wire bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_ctrl_valid;
wire [15:0] bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_ctrl_d [4:0];
wire bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk;
wire bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n;
wire bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush;
wire bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid;
wire [15:0] bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d [4:0];
wire bank_4_rst_n;
wire bank_4_chain_chain_en;
wire bank_4_clk_en;
wire bank_4_clk;
wire [15:0] bank_4_chain_data_in;
wire [15:0] bank_4_chain_data_out;
wire [15:0] bank_4_data_in_0;
wire [15:0] bank_4_write_addr_0;
wire bank_4_wen_0;
wire [15:0] bank_4_data_out_0;
wire [15:0] bank_4_read_addr_0;
wire bank_4_ren_0;
wire bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_ctrl_clk;
wire bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_ctrl_rst_n;
wire bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_ctrl_flush;
wire bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_ctrl_valid;
wire [15:0] bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_ctrl_d [4:0];
wire bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk;
wire bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n;
wire bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush;
wire bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid;
wire [15:0] bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d [4:0];
wire bank_5_rst_n;
wire bank_5_chain_chain_en;
wire bank_5_clk_en;
wire bank_5_clk;
wire [15:0] bank_5_chain_data_in;
wire [15:0] bank_5_chain_data_out;
wire [15:0] bank_5_data_in_0;
wire [15:0] bank_5_write_addr_0;
wire bank_5_wen_0;
wire [15:0] bank_5_data_out_0;
wire [15:0] bank_5_read_addr_0;
wire bank_5_ren_0;
wire bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_ctrl_clk;
wire bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_ctrl_rst_n;
wire bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_ctrl_flush;
wire bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_ctrl_valid;
wire [15:0] bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_ctrl_d [4:0];
wire bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk;
wire bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n;
wire bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush;
wire bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid;
wire [15:0] bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d [4:0];
wire bank_6_rst_n;
wire bank_6_chain_chain_en;
wire bank_6_clk_en;
wire bank_6_clk;
wire [15:0] bank_6_chain_data_in;
wire [15:0] bank_6_chain_data_out;
wire [15:0] bank_6_data_in_0;
wire [15:0] bank_6_write_addr_0;
wire bank_6_wen_0;
wire [15:0] bank_6_data_out_0;
wire [15:0] bank_6_read_addr_0;
wire bank_6_ren_0;
wire bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_ctrl_clk;
wire bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_ctrl_rst_n;
wire bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_ctrl_flush;
wire bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_ctrl_valid;
wire [15:0] bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_ctrl_d [4:0];
wire bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk;
wire bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n;
wire bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush;
wire bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid;
wire [15:0] bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d [4:0];
wire bank_7_rst_n;
wire bank_7_chain_chain_en;
wire bank_7_clk_en;
wire bank_7_clk;
wire [15:0] bank_7_chain_data_in;
wire [15:0] bank_7_chain_data_out;
wire [15:0] bank_7_data_in_0;
wire [15:0] bank_7_write_addr_0;
wire bank_7_wen_0;
wire [15:0] bank_7_data_out_0;
wire [15:0] bank_7_read_addr_0;
wire bank_7_ren_0;
wire bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_ctrl_clk;
wire bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_ctrl_rst_n;
wire bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_ctrl_flush;
wire bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_ctrl_valid;
wire [15:0] bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_ctrl_d [4:0];
wire bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk;
wire bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n;
wire bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush;
wire bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid;
wire [15:0] bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d [4:0];
wire bank_8_rst_n;
wire bank_8_chain_chain_en;
wire bank_8_clk_en;
wire bank_8_clk;
wire [15:0] bank_8_chain_data_in;
wire [15:0] bank_8_chain_data_out;
wire [15:0] bank_8_data_in_0;
wire [15:0] bank_8_write_addr_0;
wire bank_8_wen_0;
wire [15:0] bank_8_data_out_0;
wire [15:0] bank_8_read_addr_0;
wire bank_8_ren_0;
wire bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_ctrl_clk;
wire bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_ctrl_rst_n;
wire bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_ctrl_flush;
wire bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_ctrl_valid;
wire [15:0] bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_ctrl_d [4:0];
wire bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk;
wire bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n;
wire bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush;
wire bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid;
wire [15:0] bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d [4:0];
wire bank_9_rst_n;
wire bank_9_chain_chain_en;
wire bank_9_clk_en;
wire bank_9_clk;
wire [15:0] bank_9_chain_data_in;
wire [15:0] bank_9_chain_data_out;
wire [15:0] bank_9_data_in_0;
wire [15:0] bank_9_write_addr_0;
wire bank_9_wen_0;
wire [15:0] bank_9_data_out_0;
wire [15:0] bank_9_read_addr_0;
wire bank_9_ren_0;
wire bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_ctrl_clk;
wire bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_ctrl_rst_n;
wire bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_ctrl_flush;
wire bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_ctrl_valid;
wire [15:0] bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_ctrl_d [4:0];
wire bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk;
wire bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n;
wire bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush;
wire bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid;
wire [15:0] bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U1184_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U1184_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U1424_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U1424_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U1664_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U1664_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U1904_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U1904_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U2144_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U2144_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U2384_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U2384_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U2864_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U2864_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U2624_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U2624_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1504_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1504_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1744_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1744_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1984_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1984_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U2224_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U2224_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U2464_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U2464_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U2944_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U2944_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U2704_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U2704_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1264_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1264_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1344_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1344_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1584_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1584_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1824_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1824_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U2064_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U2064_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U2304_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U2304_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U2544_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U2544_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U3024_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U3024_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U2784_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U2784_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1144_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1144_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1224_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1224_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1304_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1304_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1384_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1384_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1464_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1464_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1544_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1544_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1624_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1624_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1704_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1704_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1784_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1784_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1864_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1864_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1944_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1944_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2024_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2024_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2104_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2104_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2184_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2184_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2264_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2264_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2344_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2344_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2424_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2424_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2504_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2504_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2584_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2584_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2664_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2664_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2744_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2744_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2824_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2824_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2904_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2904_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2984_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2984_d [4:0];
wire eq_const_U1186_out;
wire eq_const_U1266_out;
wire eq_const_U1346_out;
wire eq_const_U1426_out;
wire eq_const_U1506_out;
wire eq_const_U1586_out;
wire eq_const_U1666_out;
wire eq_const_U1746_out;
wire eq_const_U1826_out;
wire eq_const_U1906_out;
wire eq_const_U1986_out;
wire eq_const_U2066_out;
wire eq_const_U2146_out;
wire eq_const_U2226_out;
wire eq_const_U2306_out;
wire eq_const_U2386_out;
wire eq_const_U2466_out;
wire eq_const_U2546_out;
wire eq_const_U2626_out;
wire eq_const_U2706_out;
wire eq_const_U2786_out;
wire eq_const_U2866_out;
wire eq_const_U2946_out;
wire eq_const_U3026_out;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_net;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U1166_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U1166_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U1406_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U1406_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U1646_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U1646_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U1886_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U1886_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U2126_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U2126_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U2366_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U2366_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U2846_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U2846_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U2606_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U2606_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1486_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1486_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1726_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1726_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1966_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1966_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U2206_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U2206_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U2446_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U2446_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U2926_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U2926_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U2686_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U2686_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1246_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1246_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1326_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1326_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1566_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1566_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1806_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1806_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U2046_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U2046_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U2286_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U2286_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U2526_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U2526_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U3006_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U3006_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U2766_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U2766_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1126_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1126_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1206_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1206_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1286_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1286_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1366_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1366_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1446_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1446_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1526_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1526_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1606_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1606_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1686_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1686_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1766_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1766_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1846_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1846_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1926_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1926_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2006_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2006_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2086_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2086_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2166_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2166_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2246_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2246_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2326_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2326_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2406_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2406_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2486_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2486_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2566_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2566_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2646_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2646_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2726_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2726_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2806_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2806_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2886_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2886_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2966_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2966_d [4:0];
wire op_hcompute_conv_stencil_3_read_ctrl_clk;
wire op_hcompute_conv_stencil_3_read_ctrl_rst_n;
wire op_hcompute_conv_stencil_3_read_ctrl_flush;
wire op_hcompute_conv_stencil_3_read_ctrl_valid;
wire [15:0] op_hcompute_conv_stencil_3_read_ctrl_d [4:0];
wire op_hcompute_conv_stencil_4_read_ctrl_clk;
wire op_hcompute_conv_stencil_4_read_ctrl_rst_n;
wire op_hcompute_conv_stencil_4_read_ctrl_flush;
wire op_hcompute_conv_stencil_4_read_ctrl_valid;
wire [15:0] op_hcompute_conv_stencil_4_read_ctrl_d [4:0];
wire op_hcompute_conv_stencil_5_read_ctrl_clk;
wire op_hcompute_conv_stencil_5_read_ctrl_rst_n;
wire op_hcompute_conv_stencil_5_read_ctrl_flush;
wire op_hcompute_conv_stencil_5_read_ctrl_valid;
wire [15:0] op_hcompute_conv_stencil_5_read_ctrl_d [4:0];
wire op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_clk;
wire op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_rst_n;
wire op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_flush;
wire op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid;
wire [15:0] op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d [4:0];
assign _U1185_in = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U1184_out;
assign _U1185_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1185 (
    .in(_U1185_in),
    .clk(_U1185_clk),
    .out(_U1185_out)
);
assign _U1265_in = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1264_out;
assign _U1265_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1265 (
    .in(_U1265_in),
    .clk(_U1265_clk),
    .out(_U1265_out)
);
assign _U1345_in = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1344_out;
assign _U1345_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1345 (
    .in(_U1345_in),
    .clk(_U1345_clk),
    .out(_U1345_out)
);
assign _U1425_in = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U1424_out;
assign _U1425_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1425 (
    .in(_U1425_in),
    .clk(_U1425_clk),
    .out(_U1425_out)
);
assign _U1505_in = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1504_out;
assign _U1505_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1505 (
    .in(_U1505_in),
    .clk(_U1505_clk),
    .out(_U1505_out)
);
assign _U1585_in = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1584_out;
assign _U1585_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1585 (
    .in(_U1585_in),
    .clk(_U1585_clk),
    .out(_U1585_out)
);
assign _U1665_in = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U1664_out;
assign _U1665_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1665 (
    .in(_U1665_in),
    .clk(_U1665_clk),
    .out(_U1665_out)
);
assign _U1745_in = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1744_out;
assign _U1745_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1745 (
    .in(_U1745_in),
    .clk(_U1745_clk),
    .out(_U1745_out)
);
assign _U1825_in = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1824_out;
assign _U1825_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1825 (
    .in(_U1825_in),
    .clk(_U1825_clk),
    .out(_U1825_out)
);
assign _U1905_in = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U1904_out;
assign _U1905_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1905 (
    .in(_U1905_in),
    .clk(_U1905_clk),
    .out(_U1905_out)
);
assign _U1985_in = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1984_out;
assign _U1985_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1985 (
    .in(_U1985_in),
    .clk(_U1985_clk),
    .out(_U1985_out)
);
assign _U2065_in = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U2064_out;
assign _U2065_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U2065 (
    .in(_U2065_in),
    .clk(_U2065_clk),
    .out(_U2065_out)
);
assign _U2145_in = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U2144_out;
assign _U2145_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U2145 (
    .in(_U2145_in),
    .clk(_U2145_clk),
    .out(_U2145_out)
);
assign _U2225_in = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U2224_out;
assign _U2225_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U2225 (
    .in(_U2225_in),
    .clk(_U2225_clk),
    .out(_U2225_out)
);
assign _U2305_in = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U2304_out;
assign _U2305_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U2305 (
    .in(_U2305_in),
    .clk(_U2305_clk),
    .out(_U2305_out)
);
assign _U2385_in = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U2384_out;
assign _U2385_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U2385 (
    .in(_U2385_in),
    .clk(_U2385_clk),
    .out(_U2385_out)
);
assign _U2465_in = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U2464_out;
assign _U2465_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U2465 (
    .in(_U2465_in),
    .clk(_U2465_clk),
    .out(_U2465_out)
);
assign _U2545_in = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U2544_out;
assign _U2545_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U2545 (
    .in(_U2545_in),
    .clk(_U2545_clk),
    .out(_U2545_out)
);
assign _U2625_in = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U2624_out;
assign _U2625_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U2625 (
    .in(_U2625_in),
    .clk(_U2625_clk),
    .out(_U2625_out)
);
assign _U2705_in = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U2704_out;
assign _U2705_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U2705 (
    .in(_U2705_in),
    .clk(_U2705_clk),
    .out(_U2705_out)
);
assign _U2785_in = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U2784_out;
assign _U2785_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U2785 (
    .in(_U2785_in),
    .clk(_U2785_clk),
    .out(_U2785_out)
);
assign _U2865_in = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U2864_out;
assign _U2865_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U2865 (
    .in(_U2865_in),
    .clk(_U2865_clk),
    .out(_U2865_out)
);
assign _U2945_in = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U2944_out;
assign _U2945_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U2945 (
    .in(_U2945_in),
    .clk(_U2945_clk),
    .out(_U2945_out)
);
assign _U3025_in = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U3024_out;
assign _U3025_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U3025 (
    .in(_U3025_in),
    .clk(_U3025_clk),
    .out(_U3025_out)
);
assign bank_0_rst_n = rst_n;
assign bank_0_chain_chain_en = 1'b0;
assign bank_0_clk_en = 1'b1;
assign bank_0_clk = clk;
assign bank_0_chain_data_in = 16'h0000;
assign bank_0_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_0_write_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1126_out;
assign bank_0_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1144_out == 16'h0000);
assign bank_0_read_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U1166_out;
assign bank_0_ren_0 = op_hcompute_conv_stencil_3_read_ctrl_valid;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_0__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_0 (
    .rst_n(bank_0_rst_n),
    .chain_chain_en(bank_0_chain_chain_en),
    .clk_en(bank_0_clk_en),
    .clk(bank_0_clk),
    .chain_data_in(bank_0_chain_data_in),
    .chain_data_out(bank_0_chain_data_out),
    .data_in_0(bank_0_data_in_0),
    .write_addr_0(bank_0_write_addr_0),
    .wen_0(bank_0_wen_0),
    .data_out_0(bank_0_data_out_0),
    .read_addr_0(bank_0_read_addr_0),
    .ren_0(bank_0_ren_0)
);
assign bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_ctrl_clk = clk;
assign bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_ctrl_rst_n = rst_n;
assign bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_ctrl_flush = flush;
affine_controller__U1148 bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_ctrl (
    .clk(bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_ctrl_clk),
    .rst_n(bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_ctrl_rst_n),
    .flush(bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_ctrl_flush),
    .valid(bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_ctrl_valid),
    .d(bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_ctrl_d)
);
assign bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk = clk;
assign bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n = rst_n;
assign bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush = flush;
affine_controller__U1108 bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl (
    .clk(bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk),
    .rst_n(bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n),
    .flush(bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush),
    .valid(bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid),
    .d(bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d)
);
assign bank_1_rst_n = rst_n;
assign bank_1_chain_chain_en = 1'b0;
assign bank_1_clk_en = 1'b1;
assign bank_1_clk = clk;
assign bank_1_chain_data_in = 16'h0000;
assign bank_1_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_1_write_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1206_out;
assign bank_1_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1224_out == 16'h0001);
assign bank_1_read_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1246_out;
assign bank_1_ren_0 = op_hcompute_conv_stencil_4_read_ctrl_valid;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_1__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_1 (
    .rst_n(bank_1_rst_n),
    .chain_chain_en(bank_1_chain_chain_en),
    .clk_en(bank_1_clk_en),
    .clk(bank_1_clk),
    .chain_data_in(bank_1_chain_data_in),
    .chain_data_out(bank_1_chain_data_out),
    .data_in_0(bank_1_data_in_0),
    .write_addr_0(bank_1_write_addr_0),
    .wen_0(bank_1_wen_0),
    .data_out_0(bank_1_data_out_0),
    .read_addr_0(bank_1_read_addr_0),
    .ren_0(bank_1_ren_0)
);
assign bank_10_rst_n = rst_n;
assign bank_10_chain_chain_en = 1'b0;
assign bank_10_clk_en = 1'b1;
assign bank_10_clk = clk;
assign bank_10_chain_data_in = 16'h0000;
assign bank_10_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_10_write_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1926_out;
assign bank_10_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1944_out == 16'h000a);
assign bank_10_read_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1966_out;
assign bank_10_ren_0 = op_hcompute_conv_stencil_4_read_ctrl_valid;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_10__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_10 (
    .rst_n(bank_10_rst_n),
    .chain_chain_en(bank_10_chain_chain_en),
    .clk_en(bank_10_clk_en),
    .clk(bank_10_clk),
    .chain_data_in(bank_10_chain_data_in),
    .chain_data_out(bank_10_chain_data_out),
    .data_in_0(bank_10_data_in_0),
    .write_addr_0(bank_10_write_addr_0),
    .wen_0(bank_10_wen_0),
    .data_out_0(bank_10_data_out_0),
    .read_addr_0(bank_10_read_addr_0),
    .ren_0(bank_10_ren_0)
);
assign bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_ctrl_clk = clk;
assign bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_ctrl_rst_n = rst_n;
assign bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_ctrl_flush = flush;
affine_controller__U1948 bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_ctrl (
    .clk(bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_ctrl_clk),
    .rst_n(bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_ctrl_rst_n),
    .flush(bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_ctrl_flush),
    .valid(bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_ctrl_valid),
    .d(bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_ctrl_d)
);
assign bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk = clk;
assign bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n = rst_n;
assign bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush = flush;
affine_controller__U1908 bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl (
    .clk(bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk),
    .rst_n(bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n),
    .flush(bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush),
    .valid(bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid),
    .d(bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d)
);
assign bank_11_rst_n = rst_n;
assign bank_11_chain_chain_en = 1'b0;
assign bank_11_clk_en = 1'b1;
assign bank_11_clk = clk;
assign bank_11_chain_data_in = 16'h0000;
assign bank_11_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_11_write_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2006_out;
assign bank_11_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2024_out == 16'h000b);
assign bank_11_read_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U2046_out;
assign bank_11_ren_0 = op_hcompute_conv_stencil_5_read_ctrl_valid;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_11__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_11 (
    .rst_n(bank_11_rst_n),
    .chain_chain_en(bank_11_chain_chain_en),
    .clk_en(bank_11_clk_en),
    .clk(bank_11_clk),
    .chain_data_in(bank_11_chain_data_in),
    .chain_data_out(bank_11_chain_data_out),
    .data_in_0(bank_11_data_in_0),
    .write_addr_0(bank_11_write_addr_0),
    .wen_0(bank_11_wen_0),
    .data_out_0(bank_11_data_out_0),
    .read_addr_0(bank_11_read_addr_0),
    .ren_0(bank_11_ren_0)
);
assign bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_ctrl_clk = clk;
assign bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_ctrl_rst_n = rst_n;
assign bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_ctrl_flush = flush;
affine_controller__U2028 bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_ctrl (
    .clk(bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_ctrl_clk),
    .rst_n(bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_ctrl_rst_n),
    .flush(bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_ctrl_flush),
    .valid(bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_ctrl_valid),
    .d(bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_ctrl_d)
);
assign bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk = clk;
assign bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n = rst_n;
assign bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush = flush;
affine_controller__U1988 bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl (
    .clk(bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk),
    .rst_n(bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n),
    .flush(bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush),
    .valid(bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid),
    .d(bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d)
);
assign bank_12_rst_n = rst_n;
assign bank_12_chain_chain_en = 1'b0;
assign bank_12_clk_en = 1'b1;
assign bank_12_clk = clk;
assign bank_12_chain_data_in = 16'h0000;
assign bank_12_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_12_write_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2086_out;
assign bank_12_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2104_out == 16'h000c);
assign bank_12_read_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U2126_out;
assign bank_12_ren_0 = op_hcompute_conv_stencil_3_read_ctrl_valid;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_12__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_12 (
    .rst_n(bank_12_rst_n),
    .chain_chain_en(bank_12_chain_chain_en),
    .clk_en(bank_12_clk_en),
    .clk(bank_12_clk),
    .chain_data_in(bank_12_chain_data_in),
    .chain_data_out(bank_12_chain_data_out),
    .data_in_0(bank_12_data_in_0),
    .write_addr_0(bank_12_write_addr_0),
    .wen_0(bank_12_wen_0),
    .data_out_0(bank_12_data_out_0),
    .read_addr_0(bank_12_read_addr_0),
    .ren_0(bank_12_ren_0)
);
assign bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_ctrl_clk = clk;
assign bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_ctrl_rst_n = rst_n;
assign bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_ctrl_flush = flush;
affine_controller__U2108 bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_ctrl (
    .clk(bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_ctrl_clk),
    .rst_n(bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_ctrl_rst_n),
    .flush(bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_ctrl_flush),
    .valid(bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_ctrl_valid),
    .d(bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_ctrl_d)
);
assign bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk = clk;
assign bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n = rst_n;
assign bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush = flush;
affine_controller__U2068 bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl (
    .clk(bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk),
    .rst_n(bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n),
    .flush(bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush),
    .valid(bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid),
    .d(bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d)
);
assign bank_13_rst_n = rst_n;
assign bank_13_chain_chain_en = 1'b0;
assign bank_13_clk_en = 1'b1;
assign bank_13_clk = clk;
assign bank_13_chain_data_in = 16'h0000;
assign bank_13_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_13_write_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2166_out;
assign bank_13_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2184_out == 16'h000d);
assign bank_13_read_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U2206_out;
assign bank_13_ren_0 = op_hcompute_conv_stencil_4_read_ctrl_valid;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_13__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_13 (
    .rst_n(bank_13_rst_n),
    .chain_chain_en(bank_13_chain_chain_en),
    .clk_en(bank_13_clk_en),
    .clk(bank_13_clk),
    .chain_data_in(bank_13_chain_data_in),
    .chain_data_out(bank_13_chain_data_out),
    .data_in_0(bank_13_data_in_0),
    .write_addr_0(bank_13_write_addr_0),
    .wen_0(bank_13_wen_0),
    .data_out_0(bank_13_data_out_0),
    .read_addr_0(bank_13_read_addr_0),
    .ren_0(bank_13_ren_0)
);
assign bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_ctrl_clk = clk;
assign bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_ctrl_rst_n = rst_n;
assign bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_ctrl_flush = flush;
affine_controller__U2188 bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_ctrl (
    .clk(bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_ctrl_clk),
    .rst_n(bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_ctrl_rst_n),
    .flush(bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_ctrl_flush),
    .valid(bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_ctrl_valid),
    .d(bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_ctrl_d)
);
assign bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk = clk;
assign bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n = rst_n;
assign bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush = flush;
affine_controller__U2148 bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl (
    .clk(bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk),
    .rst_n(bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n),
    .flush(bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush),
    .valid(bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid),
    .d(bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d)
);
assign bank_14_rst_n = rst_n;
assign bank_14_chain_chain_en = 1'b0;
assign bank_14_clk_en = 1'b1;
assign bank_14_clk = clk;
assign bank_14_chain_data_in = 16'h0000;
assign bank_14_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_14_write_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2246_out;
assign bank_14_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2264_out == 16'h000e);
assign bank_14_read_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U2286_out;
assign bank_14_ren_0 = op_hcompute_conv_stencil_5_read_ctrl_valid;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_14__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_14 (
    .rst_n(bank_14_rst_n),
    .chain_chain_en(bank_14_chain_chain_en),
    .clk_en(bank_14_clk_en),
    .clk(bank_14_clk),
    .chain_data_in(bank_14_chain_data_in),
    .chain_data_out(bank_14_chain_data_out),
    .data_in_0(bank_14_data_in_0),
    .write_addr_0(bank_14_write_addr_0),
    .wen_0(bank_14_wen_0),
    .data_out_0(bank_14_data_out_0),
    .read_addr_0(bank_14_read_addr_0),
    .ren_0(bank_14_ren_0)
);
assign bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_ctrl_clk = clk;
assign bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_ctrl_rst_n = rst_n;
assign bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_ctrl_flush = flush;
affine_controller__U2268 bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_ctrl (
    .clk(bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_ctrl_clk),
    .rst_n(bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_ctrl_rst_n),
    .flush(bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_ctrl_flush),
    .valid(bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_ctrl_valid),
    .d(bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_ctrl_d)
);
assign bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk = clk;
assign bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n = rst_n;
assign bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush = flush;
affine_controller__U2228 bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl (
    .clk(bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk),
    .rst_n(bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n),
    .flush(bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush),
    .valid(bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid),
    .d(bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d)
);
assign bank_15_rst_n = rst_n;
assign bank_15_chain_chain_en = 1'b0;
assign bank_15_clk_en = 1'b1;
assign bank_15_clk = clk;
assign bank_15_chain_data_in = 16'h0000;
assign bank_15_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_15_write_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2326_out;
assign bank_15_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2344_out == 16'h000f);
assign bank_15_read_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U2366_out;
assign bank_15_ren_0 = op_hcompute_conv_stencil_3_read_ctrl_valid;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_15__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_15 (
    .rst_n(bank_15_rst_n),
    .chain_chain_en(bank_15_chain_chain_en),
    .clk_en(bank_15_clk_en),
    .clk(bank_15_clk),
    .chain_data_in(bank_15_chain_data_in),
    .chain_data_out(bank_15_chain_data_out),
    .data_in_0(bank_15_data_in_0),
    .write_addr_0(bank_15_write_addr_0),
    .wen_0(bank_15_wen_0),
    .data_out_0(bank_15_data_out_0),
    .read_addr_0(bank_15_read_addr_0),
    .ren_0(bank_15_ren_0)
);
assign bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_ctrl_clk = clk;
assign bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_ctrl_rst_n = rst_n;
assign bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_ctrl_flush = flush;
affine_controller__U2348 bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_ctrl (
    .clk(bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_ctrl_clk),
    .rst_n(bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_ctrl_rst_n),
    .flush(bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_ctrl_flush),
    .valid(bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_ctrl_valid),
    .d(bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_ctrl_d)
);
assign bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk = clk;
assign bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n = rst_n;
assign bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush = flush;
affine_controller__U2308 bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl (
    .clk(bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk),
    .rst_n(bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n),
    .flush(bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush),
    .valid(bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid),
    .d(bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d)
);
assign bank_16_rst_n = rst_n;
assign bank_16_chain_chain_en = 1'b0;
assign bank_16_clk_en = 1'b1;
assign bank_16_clk = clk;
assign bank_16_chain_data_in = 16'h0000;
assign bank_16_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_16_write_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2406_out;
assign bank_16_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2424_out == 16'h0010);
assign bank_16_read_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U2446_out;
assign bank_16_ren_0 = op_hcompute_conv_stencil_4_read_ctrl_valid;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_16__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_16 (
    .rst_n(bank_16_rst_n),
    .chain_chain_en(bank_16_chain_chain_en),
    .clk_en(bank_16_clk_en),
    .clk(bank_16_clk),
    .chain_data_in(bank_16_chain_data_in),
    .chain_data_out(bank_16_chain_data_out),
    .data_in_0(bank_16_data_in_0),
    .write_addr_0(bank_16_write_addr_0),
    .wen_0(bank_16_wen_0),
    .data_out_0(bank_16_data_out_0),
    .read_addr_0(bank_16_read_addr_0),
    .ren_0(bank_16_ren_0)
);
assign bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_ctrl_clk = clk;
assign bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_ctrl_rst_n = rst_n;
assign bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_ctrl_flush = flush;
affine_controller__U2428 bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_ctrl (
    .clk(bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_ctrl_clk),
    .rst_n(bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_ctrl_rst_n),
    .flush(bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_ctrl_flush),
    .valid(bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_ctrl_valid),
    .d(bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_ctrl_d)
);
assign bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk = clk;
assign bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n = rst_n;
assign bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush = flush;
affine_controller__U2388 bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl (
    .clk(bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk),
    .rst_n(bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n),
    .flush(bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush),
    .valid(bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid),
    .d(bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d)
);
assign bank_17_rst_n = rst_n;
assign bank_17_chain_chain_en = 1'b0;
assign bank_17_clk_en = 1'b1;
assign bank_17_clk = clk;
assign bank_17_chain_data_in = 16'h0000;
assign bank_17_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_17_write_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2486_out;
assign bank_17_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2504_out == 16'h0011);
assign bank_17_read_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U2526_out;
assign bank_17_ren_0 = op_hcompute_conv_stencil_5_read_ctrl_valid;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_17__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_17 (
    .rst_n(bank_17_rst_n),
    .chain_chain_en(bank_17_chain_chain_en),
    .clk_en(bank_17_clk_en),
    .clk(bank_17_clk),
    .chain_data_in(bank_17_chain_data_in),
    .chain_data_out(bank_17_chain_data_out),
    .data_in_0(bank_17_data_in_0),
    .write_addr_0(bank_17_write_addr_0),
    .wen_0(bank_17_wen_0),
    .data_out_0(bank_17_data_out_0),
    .read_addr_0(bank_17_read_addr_0),
    .ren_0(bank_17_ren_0)
);
assign bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_ctrl_clk = clk;
assign bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_ctrl_rst_n = rst_n;
assign bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_ctrl_flush = flush;
affine_controller__U2508 bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_ctrl (
    .clk(bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_ctrl_clk),
    .rst_n(bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_ctrl_rst_n),
    .flush(bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_ctrl_flush),
    .valid(bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_ctrl_valid),
    .d(bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_ctrl_d)
);
assign bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk = clk;
assign bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n = rst_n;
assign bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush = flush;
affine_controller__U2468 bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl (
    .clk(bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk),
    .rst_n(bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n),
    .flush(bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush),
    .valid(bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid),
    .d(bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d)
);
assign bank_18_rst_n = rst_n;
assign bank_18_chain_chain_en = 1'b0;
assign bank_18_clk_en = 1'b1;
assign bank_18_clk = clk;
assign bank_18_chain_data_in = 16'h0000;
assign bank_18_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_18_write_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2566_out;
assign bank_18_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2584_out == 16'h0012);
assign bank_18_read_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U2606_out;
assign bank_18_ren_0 = op_hcompute_conv_stencil_3_read_ctrl_valid;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_18__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_18 (
    .rst_n(bank_18_rst_n),
    .chain_chain_en(bank_18_chain_chain_en),
    .clk_en(bank_18_clk_en),
    .clk(bank_18_clk),
    .chain_data_in(bank_18_chain_data_in),
    .chain_data_out(bank_18_chain_data_out),
    .data_in_0(bank_18_data_in_0),
    .write_addr_0(bank_18_write_addr_0),
    .wen_0(bank_18_wen_0),
    .data_out_0(bank_18_data_out_0),
    .read_addr_0(bank_18_read_addr_0),
    .ren_0(bank_18_ren_0)
);
assign bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_ctrl_clk = clk;
assign bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_ctrl_rst_n = rst_n;
assign bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_ctrl_flush = flush;
affine_controller__U2588 bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_ctrl (
    .clk(bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_ctrl_clk),
    .rst_n(bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_ctrl_rst_n),
    .flush(bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_ctrl_flush),
    .valid(bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_ctrl_valid),
    .d(bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_ctrl_d)
);
assign bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk = clk;
assign bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n = rst_n;
assign bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush = flush;
affine_controller__U2548 bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl (
    .clk(bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk),
    .rst_n(bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n),
    .flush(bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush),
    .valid(bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid),
    .d(bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d)
);
assign bank_19_rst_n = rst_n;
assign bank_19_chain_chain_en = 1'b0;
assign bank_19_clk_en = 1'b1;
assign bank_19_clk = clk;
assign bank_19_chain_data_in = 16'h0000;
assign bank_19_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_19_write_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2646_out;
assign bank_19_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2664_out == 16'h0013);
assign bank_19_read_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U2686_out;
assign bank_19_ren_0 = op_hcompute_conv_stencil_4_read_ctrl_valid;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_19__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_19 (
    .rst_n(bank_19_rst_n),
    .chain_chain_en(bank_19_chain_chain_en),
    .clk_en(bank_19_clk_en),
    .clk(bank_19_clk),
    .chain_data_in(bank_19_chain_data_in),
    .chain_data_out(bank_19_chain_data_out),
    .data_in_0(bank_19_data_in_0),
    .write_addr_0(bank_19_write_addr_0),
    .wen_0(bank_19_wen_0),
    .data_out_0(bank_19_data_out_0),
    .read_addr_0(bank_19_read_addr_0),
    .ren_0(bank_19_ren_0)
);
assign bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_ctrl_clk = clk;
assign bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_ctrl_rst_n = rst_n;
assign bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_ctrl_flush = flush;
affine_controller__U2668 bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_ctrl (
    .clk(bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_ctrl_clk),
    .rst_n(bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_ctrl_rst_n),
    .flush(bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_ctrl_flush),
    .valid(bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_ctrl_valid),
    .d(bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_ctrl_d)
);
assign bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk = clk;
assign bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n = rst_n;
assign bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush = flush;
affine_controller__U2628 bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl (
    .clk(bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk),
    .rst_n(bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n),
    .flush(bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush),
    .valid(bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid),
    .d(bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d)
);
assign bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_ctrl_clk = clk;
assign bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_ctrl_rst_n = rst_n;
assign bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_ctrl_flush = flush;
affine_controller__U1228 bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_ctrl (
    .clk(bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_ctrl_clk),
    .rst_n(bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_ctrl_rst_n),
    .flush(bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_ctrl_flush),
    .valid(bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_ctrl_valid),
    .d(bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_ctrl_d)
);
assign bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk = clk;
assign bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n = rst_n;
assign bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush = flush;
affine_controller__U1188 bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl (
    .clk(bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk),
    .rst_n(bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n),
    .flush(bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush),
    .valid(bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid),
    .d(bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d)
);
assign bank_2_rst_n = rst_n;
assign bank_2_chain_chain_en = 1'b0;
assign bank_2_clk_en = 1'b1;
assign bank_2_clk = clk;
assign bank_2_chain_data_in = 16'h0000;
assign bank_2_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_2_write_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1286_out;
assign bank_2_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1304_out == 16'h0002);
assign bank_2_read_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1326_out;
assign bank_2_ren_0 = op_hcompute_conv_stencil_5_read_ctrl_valid;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_2__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_2 (
    .rst_n(bank_2_rst_n),
    .chain_chain_en(bank_2_chain_chain_en),
    .clk_en(bank_2_clk_en),
    .clk(bank_2_clk),
    .chain_data_in(bank_2_chain_data_in),
    .chain_data_out(bank_2_chain_data_out),
    .data_in_0(bank_2_data_in_0),
    .write_addr_0(bank_2_write_addr_0),
    .wen_0(bank_2_wen_0),
    .data_out_0(bank_2_data_out_0),
    .read_addr_0(bank_2_read_addr_0),
    .ren_0(bank_2_ren_0)
);
assign bank_20_rst_n = rst_n;
assign bank_20_chain_chain_en = 1'b0;
assign bank_20_clk_en = 1'b1;
assign bank_20_clk = clk;
assign bank_20_chain_data_in = 16'h0000;
assign bank_20_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_20_write_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2726_out;
assign bank_20_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2744_out == 16'h0014);
assign bank_20_read_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U2766_out;
assign bank_20_ren_0 = op_hcompute_conv_stencil_5_read_ctrl_valid;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_20__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_20 (
    .rst_n(bank_20_rst_n),
    .chain_chain_en(bank_20_chain_chain_en),
    .clk_en(bank_20_clk_en),
    .clk(bank_20_clk),
    .chain_data_in(bank_20_chain_data_in),
    .chain_data_out(bank_20_chain_data_out),
    .data_in_0(bank_20_data_in_0),
    .write_addr_0(bank_20_write_addr_0),
    .wen_0(bank_20_wen_0),
    .data_out_0(bank_20_data_out_0),
    .read_addr_0(bank_20_read_addr_0),
    .ren_0(bank_20_ren_0)
);
assign bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_ctrl_clk = clk;
assign bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_ctrl_rst_n = rst_n;
assign bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_ctrl_flush = flush;
affine_controller__U2748 bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_ctrl (
    .clk(bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_ctrl_clk),
    .rst_n(bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_ctrl_rst_n),
    .flush(bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_ctrl_flush),
    .valid(bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_ctrl_valid),
    .d(bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_ctrl_d)
);
assign bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk = clk;
assign bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n = rst_n;
assign bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush = flush;
affine_controller__U2708 bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl (
    .clk(bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk),
    .rst_n(bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n),
    .flush(bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush),
    .valid(bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid),
    .d(bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d)
);
assign bank_21_rst_n = rst_n;
assign bank_21_chain_chain_en = 1'b0;
assign bank_21_clk_en = 1'b1;
assign bank_21_clk = clk;
assign bank_21_chain_data_in = 16'h0000;
assign bank_21_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_21_write_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2806_out;
assign bank_21_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2824_out == 16'h0015);
assign bank_21_read_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U2846_out;
assign bank_21_ren_0 = op_hcompute_conv_stencil_3_read_ctrl_valid;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_21__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_21 (
    .rst_n(bank_21_rst_n),
    .chain_chain_en(bank_21_chain_chain_en),
    .clk_en(bank_21_clk_en),
    .clk(bank_21_clk),
    .chain_data_in(bank_21_chain_data_in),
    .chain_data_out(bank_21_chain_data_out),
    .data_in_0(bank_21_data_in_0),
    .write_addr_0(bank_21_write_addr_0),
    .wen_0(bank_21_wen_0),
    .data_out_0(bank_21_data_out_0),
    .read_addr_0(bank_21_read_addr_0),
    .ren_0(bank_21_ren_0)
);
assign bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_ctrl_clk = clk;
assign bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_ctrl_rst_n = rst_n;
assign bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_ctrl_flush = flush;
affine_controller__U2828 bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_ctrl (
    .clk(bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_ctrl_clk),
    .rst_n(bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_ctrl_rst_n),
    .flush(bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_ctrl_flush),
    .valid(bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_ctrl_valid),
    .d(bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_ctrl_d)
);
assign bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk = clk;
assign bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n = rst_n;
assign bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush = flush;
affine_controller__U2788 bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl (
    .clk(bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk),
    .rst_n(bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n),
    .flush(bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush),
    .valid(bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid),
    .d(bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d)
);
assign bank_22_rst_n = rst_n;
assign bank_22_chain_chain_en = 1'b0;
assign bank_22_clk_en = 1'b1;
assign bank_22_clk = clk;
assign bank_22_chain_data_in = 16'h0000;
assign bank_22_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_22_write_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2886_out;
assign bank_22_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2904_out == 16'h0016);
assign bank_22_read_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U2926_out;
assign bank_22_ren_0 = op_hcompute_conv_stencil_4_read_ctrl_valid;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_22__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_22 (
    .rst_n(bank_22_rst_n),
    .chain_chain_en(bank_22_chain_chain_en),
    .clk_en(bank_22_clk_en),
    .clk(bank_22_clk),
    .chain_data_in(bank_22_chain_data_in),
    .chain_data_out(bank_22_chain_data_out),
    .data_in_0(bank_22_data_in_0),
    .write_addr_0(bank_22_write_addr_0),
    .wen_0(bank_22_wen_0),
    .data_out_0(bank_22_data_out_0),
    .read_addr_0(bank_22_read_addr_0),
    .ren_0(bank_22_ren_0)
);
assign bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_ctrl_clk = clk;
assign bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_ctrl_rst_n = rst_n;
assign bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_ctrl_flush = flush;
affine_controller__U2908 bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_ctrl (
    .clk(bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_ctrl_clk),
    .rst_n(bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_ctrl_rst_n),
    .flush(bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_ctrl_flush),
    .valid(bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_ctrl_valid),
    .d(bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_ctrl_d)
);
assign bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk = clk;
assign bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n = rst_n;
assign bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush = flush;
affine_controller__U2868 bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl (
    .clk(bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk),
    .rst_n(bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n),
    .flush(bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush),
    .valid(bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid),
    .d(bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d)
);
assign bank_23_rst_n = rst_n;
assign bank_23_chain_chain_en = 1'b0;
assign bank_23_clk_en = 1'b1;
assign bank_23_clk = clk;
assign bank_23_chain_data_in = 16'h0000;
assign bank_23_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_23_write_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2966_out;
assign bank_23_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2984_out == 16'h0017);
assign bank_23_read_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U3006_out;
assign bank_23_ren_0 = op_hcompute_conv_stencil_5_read_ctrl_valid;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_23__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_23 (
    .rst_n(bank_23_rst_n),
    .chain_chain_en(bank_23_chain_chain_en),
    .clk_en(bank_23_clk_en),
    .clk(bank_23_clk),
    .chain_data_in(bank_23_chain_data_in),
    .chain_data_out(bank_23_chain_data_out),
    .data_in_0(bank_23_data_in_0),
    .write_addr_0(bank_23_write_addr_0),
    .wen_0(bank_23_wen_0),
    .data_out_0(bank_23_data_out_0),
    .read_addr_0(bank_23_read_addr_0),
    .ren_0(bank_23_ren_0)
);
assign bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_ctrl_clk = clk;
assign bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_ctrl_rst_n = rst_n;
assign bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_ctrl_flush = flush;
affine_controller__U2988 bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_ctrl (
    .clk(bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_ctrl_clk),
    .rst_n(bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_ctrl_rst_n),
    .flush(bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_ctrl_flush),
    .valid(bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_ctrl_valid),
    .d(bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_ctrl_d)
);
assign bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk = clk;
assign bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n = rst_n;
assign bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush = flush;
affine_controller__U2948 bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl (
    .clk(bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk),
    .rst_n(bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n),
    .flush(bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush),
    .valid(bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid),
    .d(bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d)
);
assign bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_ctrl_clk = clk;
assign bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_ctrl_rst_n = rst_n;
assign bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_ctrl_flush = flush;
affine_controller__U1308 bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_ctrl (
    .clk(bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_ctrl_clk),
    .rst_n(bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_ctrl_rst_n),
    .flush(bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_ctrl_flush),
    .valid(bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_ctrl_valid),
    .d(bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_ctrl_d)
);
assign bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk = clk;
assign bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n = rst_n;
assign bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush = flush;
affine_controller__U1268 bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl (
    .clk(bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk),
    .rst_n(bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n),
    .flush(bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush),
    .valid(bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid),
    .d(bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d)
);
assign bank_3_rst_n = rst_n;
assign bank_3_chain_chain_en = 1'b0;
assign bank_3_clk_en = 1'b1;
assign bank_3_clk = clk;
assign bank_3_chain_data_in = 16'h0000;
assign bank_3_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_3_write_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1366_out;
assign bank_3_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1384_out == 16'h0003);
assign bank_3_read_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U1406_out;
assign bank_3_ren_0 = op_hcompute_conv_stencil_3_read_ctrl_valid;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_3__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_3 (
    .rst_n(bank_3_rst_n),
    .chain_chain_en(bank_3_chain_chain_en),
    .clk_en(bank_3_clk_en),
    .clk(bank_3_clk),
    .chain_data_in(bank_3_chain_data_in),
    .chain_data_out(bank_3_chain_data_out),
    .data_in_0(bank_3_data_in_0),
    .write_addr_0(bank_3_write_addr_0),
    .wen_0(bank_3_wen_0),
    .data_out_0(bank_3_data_out_0),
    .read_addr_0(bank_3_read_addr_0),
    .ren_0(bank_3_ren_0)
);
assign bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_ctrl_clk = clk;
assign bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_ctrl_rst_n = rst_n;
assign bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_ctrl_flush = flush;
affine_controller__U1388 bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_ctrl (
    .clk(bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_ctrl_clk),
    .rst_n(bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_ctrl_rst_n),
    .flush(bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_ctrl_flush),
    .valid(bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_ctrl_valid),
    .d(bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_ctrl_d)
);
assign bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk = clk;
assign bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n = rst_n;
assign bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush = flush;
affine_controller__U1348 bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl (
    .clk(bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk),
    .rst_n(bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n),
    .flush(bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush),
    .valid(bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid),
    .d(bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d)
);
assign bank_4_rst_n = rst_n;
assign bank_4_chain_chain_en = 1'b0;
assign bank_4_clk_en = 1'b1;
assign bank_4_clk = clk;
assign bank_4_chain_data_in = 16'h0000;
assign bank_4_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_4_write_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1446_out;
assign bank_4_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1464_out == 16'h0004);
assign bank_4_read_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1486_out;
assign bank_4_ren_0 = op_hcompute_conv_stencil_4_read_ctrl_valid;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_4__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_4 (
    .rst_n(bank_4_rst_n),
    .chain_chain_en(bank_4_chain_chain_en),
    .clk_en(bank_4_clk_en),
    .clk(bank_4_clk),
    .chain_data_in(bank_4_chain_data_in),
    .chain_data_out(bank_4_chain_data_out),
    .data_in_0(bank_4_data_in_0),
    .write_addr_0(bank_4_write_addr_0),
    .wen_0(bank_4_wen_0),
    .data_out_0(bank_4_data_out_0),
    .read_addr_0(bank_4_read_addr_0),
    .ren_0(bank_4_ren_0)
);
assign bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_ctrl_clk = clk;
assign bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_ctrl_rst_n = rst_n;
assign bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_ctrl_flush = flush;
affine_controller__U1468 bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_ctrl (
    .clk(bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_ctrl_clk),
    .rst_n(bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_ctrl_rst_n),
    .flush(bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_ctrl_flush),
    .valid(bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_ctrl_valid),
    .d(bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_ctrl_d)
);
assign bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk = clk;
assign bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n = rst_n;
assign bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush = flush;
affine_controller__U1428 bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl (
    .clk(bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk),
    .rst_n(bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n),
    .flush(bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush),
    .valid(bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid),
    .d(bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d)
);
assign bank_5_rst_n = rst_n;
assign bank_5_chain_chain_en = 1'b0;
assign bank_5_clk_en = 1'b1;
assign bank_5_clk = clk;
assign bank_5_chain_data_in = 16'h0000;
assign bank_5_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_5_write_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1526_out;
assign bank_5_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1544_out == 16'h0005);
assign bank_5_read_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1566_out;
assign bank_5_ren_0 = op_hcompute_conv_stencil_5_read_ctrl_valid;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_5__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_5 (
    .rst_n(bank_5_rst_n),
    .chain_chain_en(bank_5_chain_chain_en),
    .clk_en(bank_5_clk_en),
    .clk(bank_5_clk),
    .chain_data_in(bank_5_chain_data_in),
    .chain_data_out(bank_5_chain_data_out),
    .data_in_0(bank_5_data_in_0),
    .write_addr_0(bank_5_write_addr_0),
    .wen_0(bank_5_wen_0),
    .data_out_0(bank_5_data_out_0),
    .read_addr_0(bank_5_read_addr_0),
    .ren_0(bank_5_ren_0)
);
assign bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_ctrl_clk = clk;
assign bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_ctrl_rst_n = rst_n;
assign bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_ctrl_flush = flush;
affine_controller__U1548 bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_ctrl (
    .clk(bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_ctrl_clk),
    .rst_n(bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_ctrl_rst_n),
    .flush(bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_ctrl_flush),
    .valid(bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_ctrl_valid),
    .d(bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_ctrl_d)
);
assign bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk = clk;
assign bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n = rst_n;
assign bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush = flush;
affine_controller__U1508 bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl (
    .clk(bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk),
    .rst_n(bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n),
    .flush(bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush),
    .valid(bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid),
    .d(bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d)
);
assign bank_6_rst_n = rst_n;
assign bank_6_chain_chain_en = 1'b0;
assign bank_6_clk_en = 1'b1;
assign bank_6_clk = clk;
assign bank_6_chain_data_in = 16'h0000;
assign bank_6_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_6_write_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1606_out;
assign bank_6_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1624_out == 16'h0006);
assign bank_6_read_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U1646_out;
assign bank_6_ren_0 = op_hcompute_conv_stencil_3_read_ctrl_valid;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_6__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_6 (
    .rst_n(bank_6_rst_n),
    .chain_chain_en(bank_6_chain_chain_en),
    .clk_en(bank_6_clk_en),
    .clk(bank_6_clk),
    .chain_data_in(bank_6_chain_data_in),
    .chain_data_out(bank_6_chain_data_out),
    .data_in_0(bank_6_data_in_0),
    .write_addr_0(bank_6_write_addr_0),
    .wen_0(bank_6_wen_0),
    .data_out_0(bank_6_data_out_0),
    .read_addr_0(bank_6_read_addr_0),
    .ren_0(bank_6_ren_0)
);
assign bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_ctrl_clk = clk;
assign bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_ctrl_rst_n = rst_n;
assign bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_ctrl_flush = flush;
affine_controller__U1628 bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_ctrl (
    .clk(bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_ctrl_clk),
    .rst_n(bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_ctrl_rst_n),
    .flush(bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_ctrl_flush),
    .valid(bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_ctrl_valid),
    .d(bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_ctrl_d)
);
assign bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk = clk;
assign bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n = rst_n;
assign bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush = flush;
affine_controller__U1588 bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl (
    .clk(bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk),
    .rst_n(bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n),
    .flush(bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush),
    .valid(bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid),
    .d(bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d)
);
assign bank_7_rst_n = rst_n;
assign bank_7_chain_chain_en = 1'b0;
assign bank_7_clk_en = 1'b1;
assign bank_7_clk = clk;
assign bank_7_chain_data_in = 16'h0000;
assign bank_7_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_7_write_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1686_out;
assign bank_7_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1704_out == 16'h0007);
assign bank_7_read_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1726_out;
assign bank_7_ren_0 = op_hcompute_conv_stencil_4_read_ctrl_valid;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_7__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_7 (
    .rst_n(bank_7_rst_n),
    .chain_chain_en(bank_7_chain_chain_en),
    .clk_en(bank_7_clk_en),
    .clk(bank_7_clk),
    .chain_data_in(bank_7_chain_data_in),
    .chain_data_out(bank_7_chain_data_out),
    .data_in_0(bank_7_data_in_0),
    .write_addr_0(bank_7_write_addr_0),
    .wen_0(bank_7_wen_0),
    .data_out_0(bank_7_data_out_0),
    .read_addr_0(bank_7_read_addr_0),
    .ren_0(bank_7_ren_0)
);
assign bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_ctrl_clk = clk;
assign bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_ctrl_rst_n = rst_n;
assign bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_ctrl_flush = flush;
affine_controller__U1708 bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_ctrl (
    .clk(bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_ctrl_clk),
    .rst_n(bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_ctrl_rst_n),
    .flush(bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_ctrl_flush),
    .valid(bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_ctrl_valid),
    .d(bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_ctrl_d)
);
assign bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk = clk;
assign bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n = rst_n;
assign bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush = flush;
affine_controller__U1668 bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl (
    .clk(bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk),
    .rst_n(bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n),
    .flush(bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush),
    .valid(bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid),
    .d(bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d)
);
assign bank_8_rst_n = rst_n;
assign bank_8_chain_chain_en = 1'b0;
assign bank_8_clk_en = 1'b1;
assign bank_8_clk = clk;
assign bank_8_chain_data_in = 16'h0000;
assign bank_8_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_8_write_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1766_out;
assign bank_8_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1784_out == 16'h0008);
assign bank_8_read_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1806_out;
assign bank_8_ren_0 = op_hcompute_conv_stencil_5_read_ctrl_valid;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_8__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_8 (
    .rst_n(bank_8_rst_n),
    .chain_chain_en(bank_8_chain_chain_en),
    .clk_en(bank_8_clk_en),
    .clk(bank_8_clk),
    .chain_data_in(bank_8_chain_data_in),
    .chain_data_out(bank_8_chain_data_out),
    .data_in_0(bank_8_data_in_0),
    .write_addr_0(bank_8_write_addr_0),
    .wen_0(bank_8_wen_0),
    .data_out_0(bank_8_data_out_0),
    .read_addr_0(bank_8_read_addr_0),
    .ren_0(bank_8_ren_0)
);
assign bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_ctrl_clk = clk;
assign bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_ctrl_rst_n = rst_n;
assign bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_ctrl_flush = flush;
affine_controller__U1788 bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_ctrl (
    .clk(bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_ctrl_clk),
    .rst_n(bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_ctrl_rst_n),
    .flush(bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_ctrl_flush),
    .valid(bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_ctrl_valid),
    .d(bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_ctrl_d)
);
assign bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk = clk;
assign bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n = rst_n;
assign bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush = flush;
affine_controller__U1748 bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl (
    .clk(bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk),
    .rst_n(bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n),
    .flush(bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush),
    .valid(bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid),
    .d(bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d)
);
assign bank_9_rst_n = rst_n;
assign bank_9_chain_chain_en = 1'b0;
assign bank_9_clk_en = 1'b1;
assign bank_9_clk = clk;
assign bank_9_chain_data_in = 16'h0000;
assign bank_9_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_9_write_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1846_out;
assign bank_9_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1864_out == 16'h0009);
assign bank_9_read_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U1886_out;
assign bank_9_ren_0 = op_hcompute_conv_stencil_3_read_ctrl_valid;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_9__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_9 (
    .rst_n(bank_9_rst_n),
    .chain_chain_en(bank_9_chain_chain_en),
    .clk_en(bank_9_clk_en),
    .clk(bank_9_clk),
    .chain_data_in(bank_9_chain_data_in),
    .chain_data_out(bank_9_chain_data_out),
    .data_in_0(bank_9_data_in_0),
    .write_addr_0(bank_9_write_addr_0),
    .wen_0(bank_9_wen_0),
    .data_out_0(bank_9_data_out_0),
    .read_addr_0(bank_9_read_addr_0),
    .ren_0(bank_9_ren_0)
);
assign bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_ctrl_clk = clk;
assign bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_ctrl_rst_n = rst_n;
assign bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_ctrl_flush = flush;
affine_controller__U1868 bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_ctrl (
    .clk(bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_ctrl_clk),
    .rst_n(bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_ctrl_rst_n),
    .flush(bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_ctrl_flush),
    .valid(bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_ctrl_valid),
    .d(bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_ctrl_d)
);
assign bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk = clk;
assign bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n = rst_n;
assign bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush = flush;
affine_controller__U1828 bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl (
    .clk(bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_clk),
    .rst_n(bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_rst_n),
    .flush(bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_flush),
    .valid(bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_valid),
    .d(bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U1184_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U1184_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U1184_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U1184_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U1184_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U1167 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U1184 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U1184_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U1184_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U1424_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U1424_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U1424_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U1424_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U1424_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U1407 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U1424 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U1424_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U1424_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U1664_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U1664_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U1664_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U1664_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U1664_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U1647 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U1664 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U1664_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U1664_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U1904_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U1904_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U1904_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U1904_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U1904_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U1887 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U1904 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U1904_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U1904_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U2144_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U2144_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U2144_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U2144_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U2144_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U2127 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U2144 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U2144_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U2144_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U2384_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U2384_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U2384_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U2384_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U2384_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U2367 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U2384 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U2384_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U2384_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U2864_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U2864_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U2864_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U2864_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U2864_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U2847 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U2864 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U2864_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U2864_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U2624_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U2624_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U2624_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U2624_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U2624_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U2607 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U2624 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U2624_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U2624_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1504_d[4] = op_hcompute_conv_stencil_4_read_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1504_d[3] = op_hcompute_conv_stencil_4_read_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1504_d[2] = op_hcompute_conv_stencil_4_read_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1504_d[1] = op_hcompute_conv_stencil_4_read_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1504_d[0] = op_hcompute_conv_stencil_4_read_ctrl_d[0];
aff__U1487 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1504 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1504_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1504_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1744_d[4] = op_hcompute_conv_stencil_4_read_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1744_d[3] = op_hcompute_conv_stencil_4_read_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1744_d[2] = op_hcompute_conv_stencil_4_read_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1744_d[1] = op_hcompute_conv_stencil_4_read_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1744_d[0] = op_hcompute_conv_stencil_4_read_ctrl_d[0];
aff__U1727 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1744 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1744_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1744_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1984_d[4] = op_hcompute_conv_stencil_4_read_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1984_d[3] = op_hcompute_conv_stencil_4_read_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1984_d[2] = op_hcompute_conv_stencil_4_read_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1984_d[1] = op_hcompute_conv_stencil_4_read_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1984_d[0] = op_hcompute_conv_stencil_4_read_ctrl_d[0];
aff__U1967 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1984 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1984_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1984_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U2224_d[4] = op_hcompute_conv_stencil_4_read_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U2224_d[3] = op_hcompute_conv_stencil_4_read_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U2224_d[2] = op_hcompute_conv_stencil_4_read_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U2224_d[1] = op_hcompute_conv_stencil_4_read_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U2224_d[0] = op_hcompute_conv_stencil_4_read_ctrl_d[0];
aff__U2207 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U2224 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U2224_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U2224_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U2464_d[4] = op_hcompute_conv_stencil_4_read_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U2464_d[3] = op_hcompute_conv_stencil_4_read_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U2464_d[2] = op_hcompute_conv_stencil_4_read_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U2464_d[1] = op_hcompute_conv_stencil_4_read_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U2464_d[0] = op_hcompute_conv_stencil_4_read_ctrl_d[0];
aff__U2447 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U2464 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U2464_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U2464_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U2944_d[4] = op_hcompute_conv_stencil_4_read_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U2944_d[3] = op_hcompute_conv_stencil_4_read_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U2944_d[2] = op_hcompute_conv_stencil_4_read_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U2944_d[1] = op_hcompute_conv_stencil_4_read_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U2944_d[0] = op_hcompute_conv_stencil_4_read_ctrl_d[0];
aff__U2927 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U2944 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U2944_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U2944_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U2704_d[4] = op_hcompute_conv_stencil_4_read_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U2704_d[3] = op_hcompute_conv_stencil_4_read_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U2704_d[2] = op_hcompute_conv_stencil_4_read_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U2704_d[1] = op_hcompute_conv_stencil_4_read_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U2704_d[0] = op_hcompute_conv_stencil_4_read_ctrl_d[0];
aff__U2687 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U2704 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U2704_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U2704_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1264_d[4] = op_hcompute_conv_stencil_4_read_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1264_d[3] = op_hcompute_conv_stencil_4_read_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1264_d[2] = op_hcompute_conv_stencil_4_read_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1264_d[1] = op_hcompute_conv_stencil_4_read_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1264_d[0] = op_hcompute_conv_stencil_4_read_ctrl_d[0];
aff__U1247 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1264 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1264_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1264_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1344_d[4] = op_hcompute_conv_stencil_5_read_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1344_d[3] = op_hcompute_conv_stencil_5_read_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1344_d[2] = op_hcompute_conv_stencil_5_read_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1344_d[1] = op_hcompute_conv_stencil_5_read_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1344_d[0] = op_hcompute_conv_stencil_5_read_ctrl_d[0];
aff__U1327 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1344 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1344_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1344_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1584_d[4] = op_hcompute_conv_stencil_5_read_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1584_d[3] = op_hcompute_conv_stencil_5_read_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1584_d[2] = op_hcompute_conv_stencil_5_read_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1584_d[1] = op_hcompute_conv_stencil_5_read_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1584_d[0] = op_hcompute_conv_stencil_5_read_ctrl_d[0];
aff__U1567 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1584 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1584_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1584_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1824_d[4] = op_hcompute_conv_stencil_5_read_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1824_d[3] = op_hcompute_conv_stencil_5_read_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1824_d[2] = op_hcompute_conv_stencil_5_read_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1824_d[1] = op_hcompute_conv_stencil_5_read_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1824_d[0] = op_hcompute_conv_stencil_5_read_ctrl_d[0];
aff__U1807 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1824 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1824_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1824_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U2064_d[4] = op_hcompute_conv_stencil_5_read_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U2064_d[3] = op_hcompute_conv_stencil_5_read_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U2064_d[2] = op_hcompute_conv_stencil_5_read_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U2064_d[1] = op_hcompute_conv_stencil_5_read_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U2064_d[0] = op_hcompute_conv_stencil_5_read_ctrl_d[0];
aff__U2047 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U2064 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U2064_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U2064_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U2304_d[4] = op_hcompute_conv_stencil_5_read_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U2304_d[3] = op_hcompute_conv_stencil_5_read_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U2304_d[2] = op_hcompute_conv_stencil_5_read_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U2304_d[1] = op_hcompute_conv_stencil_5_read_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U2304_d[0] = op_hcompute_conv_stencil_5_read_ctrl_d[0];
aff__U2287 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U2304 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U2304_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U2304_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U2544_d[4] = op_hcompute_conv_stencil_5_read_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U2544_d[3] = op_hcompute_conv_stencil_5_read_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U2544_d[2] = op_hcompute_conv_stencil_5_read_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U2544_d[1] = op_hcompute_conv_stencil_5_read_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U2544_d[0] = op_hcompute_conv_stencil_5_read_ctrl_d[0];
aff__U2527 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U2544 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U2544_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U2544_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U3024_d[4] = op_hcompute_conv_stencil_5_read_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U3024_d[3] = op_hcompute_conv_stencil_5_read_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U3024_d[2] = op_hcompute_conv_stencil_5_read_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U3024_d[1] = op_hcompute_conv_stencil_5_read_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U3024_d[0] = op_hcompute_conv_stencil_5_read_ctrl_d[0];
aff__U3007 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U3024 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U3024_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U3024_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U2784_d[4] = op_hcompute_conv_stencil_5_read_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U2784_d[3] = op_hcompute_conv_stencil_5_read_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U2784_d[2] = op_hcompute_conv_stencil_5_read_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U2784_d[1] = op_hcompute_conv_stencil_5_read_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U2784_d[0] = op_hcompute_conv_stencil_5_read_ctrl_d[0];
aff__U2767 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U2784 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U2784_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U2784_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1144_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1144_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1144_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1144_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1144_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U1127 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1144 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1144_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1144_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1224_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1224_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1224_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1224_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1224_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U1207 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1224 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1224_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1224_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1304_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1304_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1304_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1304_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1304_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U1287 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1304 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1304_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1304_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1384_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1384_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1384_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1384_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1384_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U1367 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1384 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1384_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1384_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1464_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1464_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1464_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1464_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1464_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U1447 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1464 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1464_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1464_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1544_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1544_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1544_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1544_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1544_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U1527 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1544 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1544_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1544_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1624_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1624_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1624_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1624_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1624_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U1607 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1624 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1624_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1624_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1704_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1704_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1704_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1704_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1704_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U1687 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1704 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1704_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1704_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1784_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1784_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1784_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1784_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1784_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U1767 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1784 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1784_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1784_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1864_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1864_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1864_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1864_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1864_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U1847 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1864 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1864_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1864_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1944_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1944_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1944_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1944_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1944_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U1927 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1944 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1944_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1944_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2024_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2024_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2024_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2024_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2024_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U2007 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2024 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2024_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2024_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2104_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2104_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2104_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2104_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2104_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U2087 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2104 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2104_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2104_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2184_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2184_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2184_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2184_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2184_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U2167 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2184 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2184_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2184_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2264_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2264_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2264_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2264_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2264_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U2247 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2264 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2264_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2264_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2344_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2344_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2344_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2344_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2344_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U2327 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2344 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2344_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2344_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2424_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2424_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2424_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2424_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2424_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U2407 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2424 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2424_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2424_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2504_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2504_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2504_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2504_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2504_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U2487 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2504 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2504_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2504_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2584_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2584_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2584_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2584_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2584_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U2567 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2584 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2584_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2584_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2664_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2664_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2664_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2664_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2664_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U2647 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2664 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2664_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2664_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2744_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2744_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2744_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2744_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2744_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U2727 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2744 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2744_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2744_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2824_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2824_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2824_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2824_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2824_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U2807 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2824 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2824_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2824_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2904_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2904_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2904_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2904_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2904_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U2887 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2904 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2904_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2904_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2984_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2984_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2984_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2984_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2984_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U2967 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2984 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2984_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2984_d)
);
assign eq_const_U1186_out = _U1185_out == 16'h0000;
assign eq_const_U1266_out = _U1265_out == 16'h0001;
assign eq_const_U1346_out = _U1345_out == 16'h0002;
assign eq_const_U1426_out = _U1425_out == 16'h0003;
assign eq_const_U1506_out = _U1505_out == 16'h0004;
assign eq_const_U1586_out = _U1585_out == 16'h0005;
assign eq_const_U1666_out = _U1665_out == 16'h0006;
assign eq_const_U1746_out = _U1745_out == 16'h0007;
assign eq_const_U1826_out = _U1825_out == 16'h0008;
assign eq_const_U1906_out = _U1905_out == 16'h0009;
assign eq_const_U1986_out = _U1985_out == 16'h000a;
assign eq_const_U2066_out = _U2065_out == 16'h000b;
assign eq_const_U2146_out = _U2145_out == 16'h000c;
assign eq_const_U2226_out = _U2225_out == 16'h000d;
assign eq_const_U2306_out = _U2305_out == 16'h000e;
assign eq_const_U2386_out = _U2385_out == 16'h000f;
assign eq_const_U2466_out = _U2465_out == 16'h0010;
assign eq_const_U2546_out = _U2545_out == 16'h0011;
assign eq_const_U2626_out = _U2625_out == 16'h0012;
assign eq_const_U2706_out = _U2705_out == 16'h0013;
assign eq_const_U2786_out = _U2785_out == 16'h0014;
assign eq_const_U2866_out = _U2865_out == 16'h0015;
assign eq_const_U2946_out = _U2945_out == 16'h0016;
assign eq_const_U3026_out = _U3025_out == 16'h0017;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_net = bank_0_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_net = bank_3_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_net = bank_6_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_net = bank_9_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_net = bank_12_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_net = bank_15_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_net = bank_21_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_net = bank_18_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_net = bank_4_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_net = bank_7_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_net = bank_10_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_net = bank_13_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_net = bank_16_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_net = bank_22_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_net = bank_19_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_net = bank_1_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_net = bank_2_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_net = bank_5_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_net = bank_8_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_net = bank_11_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_net = bank_14_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_net = bank_17_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_net = bank_23_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_net = bank_20_data_out_0;
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U1166_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U1166_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U1166_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U1166_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U1166_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U1149 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U1166 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U1166_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U1166_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U1406_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U1406_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U1406_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U1406_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U1406_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U1389 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U1406 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U1406_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U1406_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U1646_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U1646_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U1646_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U1646_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U1646_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U1629 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U1646 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U1646_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U1646_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U1886_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U1886_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U1886_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U1886_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U1886_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U1869 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U1886 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U1886_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U1886_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U2126_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U2126_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U2126_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U2126_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U2126_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U2109 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U2126 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U2126_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U2126_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U2366_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U2366_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U2366_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U2366_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U2366_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U2349 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U2366 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U2366_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U2366_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U2846_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U2846_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U2846_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U2846_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U2846_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U2829 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U2846 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U2846_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U2846_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U2606_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U2606_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U2606_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U2606_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U2606_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U2589 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U2606 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U2606_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U2606_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1486_d[4] = op_hcompute_conv_stencil_4_read_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1486_d[3] = op_hcompute_conv_stencil_4_read_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1486_d[2] = op_hcompute_conv_stencil_4_read_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1486_d[1] = op_hcompute_conv_stencil_4_read_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1486_d[0] = op_hcompute_conv_stencil_4_read_ctrl_d[0];
aff__U1469 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1486 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1486_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1486_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1726_d[4] = op_hcompute_conv_stencil_4_read_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1726_d[3] = op_hcompute_conv_stencil_4_read_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1726_d[2] = op_hcompute_conv_stencil_4_read_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1726_d[1] = op_hcompute_conv_stencil_4_read_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1726_d[0] = op_hcompute_conv_stencil_4_read_ctrl_d[0];
aff__U1709 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1726 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1726_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1726_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1966_d[4] = op_hcompute_conv_stencil_4_read_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1966_d[3] = op_hcompute_conv_stencil_4_read_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1966_d[2] = op_hcompute_conv_stencil_4_read_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1966_d[1] = op_hcompute_conv_stencil_4_read_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1966_d[0] = op_hcompute_conv_stencil_4_read_ctrl_d[0];
aff__U1949 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1966 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1966_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1966_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U2206_d[4] = op_hcompute_conv_stencil_4_read_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U2206_d[3] = op_hcompute_conv_stencil_4_read_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U2206_d[2] = op_hcompute_conv_stencil_4_read_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U2206_d[1] = op_hcompute_conv_stencil_4_read_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U2206_d[0] = op_hcompute_conv_stencil_4_read_ctrl_d[0];
aff__U2189 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U2206 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U2206_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U2206_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U2446_d[4] = op_hcompute_conv_stencil_4_read_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U2446_d[3] = op_hcompute_conv_stencil_4_read_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U2446_d[2] = op_hcompute_conv_stencil_4_read_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U2446_d[1] = op_hcompute_conv_stencil_4_read_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U2446_d[0] = op_hcompute_conv_stencil_4_read_ctrl_d[0];
aff__U2429 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U2446 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U2446_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U2446_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U2926_d[4] = op_hcompute_conv_stencil_4_read_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U2926_d[3] = op_hcompute_conv_stencil_4_read_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U2926_d[2] = op_hcompute_conv_stencil_4_read_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U2926_d[1] = op_hcompute_conv_stencil_4_read_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U2926_d[0] = op_hcompute_conv_stencil_4_read_ctrl_d[0];
aff__U2909 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U2926 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U2926_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U2926_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U2686_d[4] = op_hcompute_conv_stencil_4_read_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U2686_d[3] = op_hcompute_conv_stencil_4_read_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U2686_d[2] = op_hcompute_conv_stencil_4_read_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U2686_d[1] = op_hcompute_conv_stencil_4_read_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U2686_d[0] = op_hcompute_conv_stencil_4_read_ctrl_d[0];
aff__U2669 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U2686 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U2686_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U2686_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1246_d[4] = op_hcompute_conv_stencil_4_read_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1246_d[3] = op_hcompute_conv_stencil_4_read_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1246_d[2] = op_hcompute_conv_stencil_4_read_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1246_d[1] = op_hcompute_conv_stencil_4_read_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1246_d[0] = op_hcompute_conv_stencil_4_read_ctrl_d[0];
aff__U1229 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1246 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1246_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1246_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1326_d[4] = op_hcompute_conv_stencil_5_read_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1326_d[3] = op_hcompute_conv_stencil_5_read_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1326_d[2] = op_hcompute_conv_stencil_5_read_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1326_d[1] = op_hcompute_conv_stencil_5_read_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1326_d[0] = op_hcompute_conv_stencil_5_read_ctrl_d[0];
aff__U1309 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1326 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1326_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1326_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1566_d[4] = op_hcompute_conv_stencil_5_read_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1566_d[3] = op_hcompute_conv_stencil_5_read_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1566_d[2] = op_hcompute_conv_stencil_5_read_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1566_d[1] = op_hcompute_conv_stencil_5_read_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1566_d[0] = op_hcompute_conv_stencil_5_read_ctrl_d[0];
aff__U1549 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1566 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1566_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1566_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1806_d[4] = op_hcompute_conv_stencil_5_read_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1806_d[3] = op_hcompute_conv_stencil_5_read_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1806_d[2] = op_hcompute_conv_stencil_5_read_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1806_d[1] = op_hcompute_conv_stencil_5_read_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1806_d[0] = op_hcompute_conv_stencil_5_read_ctrl_d[0];
aff__U1789 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1806 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1806_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1806_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U2046_d[4] = op_hcompute_conv_stencil_5_read_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U2046_d[3] = op_hcompute_conv_stencil_5_read_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U2046_d[2] = op_hcompute_conv_stencil_5_read_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U2046_d[1] = op_hcompute_conv_stencil_5_read_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U2046_d[0] = op_hcompute_conv_stencil_5_read_ctrl_d[0];
aff__U2029 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U2046 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U2046_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U2046_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U2286_d[4] = op_hcompute_conv_stencil_5_read_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U2286_d[3] = op_hcompute_conv_stencil_5_read_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U2286_d[2] = op_hcompute_conv_stencil_5_read_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U2286_d[1] = op_hcompute_conv_stencil_5_read_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U2286_d[0] = op_hcompute_conv_stencil_5_read_ctrl_d[0];
aff__U2269 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U2286 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U2286_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U2286_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U2526_d[4] = op_hcompute_conv_stencil_5_read_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U2526_d[3] = op_hcompute_conv_stencil_5_read_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U2526_d[2] = op_hcompute_conv_stencil_5_read_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U2526_d[1] = op_hcompute_conv_stencil_5_read_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U2526_d[0] = op_hcompute_conv_stencil_5_read_ctrl_d[0];
aff__U2509 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U2526 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U2526_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U2526_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U3006_d[4] = op_hcompute_conv_stencil_5_read_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U3006_d[3] = op_hcompute_conv_stencil_5_read_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U3006_d[2] = op_hcompute_conv_stencil_5_read_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U3006_d[1] = op_hcompute_conv_stencil_5_read_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U3006_d[0] = op_hcompute_conv_stencil_5_read_ctrl_d[0];
aff__U2989 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U3006 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U3006_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U3006_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U2766_d[4] = op_hcompute_conv_stencil_5_read_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U2766_d[3] = op_hcompute_conv_stencil_5_read_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U2766_d[2] = op_hcompute_conv_stencil_5_read_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U2766_d[1] = op_hcompute_conv_stencil_5_read_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U2766_d[0] = op_hcompute_conv_stencil_5_read_ctrl_d[0];
aff__U2749 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U2766 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U2766_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U2766_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1126_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1126_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1126_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1126_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1126_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U1109 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1126 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1126_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1126_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1206_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1206_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1206_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1206_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1206_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U1189 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1206 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1206_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1206_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1286_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1286_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1286_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1286_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1286_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U1269 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1286 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1286_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1286_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1366_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1366_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1366_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1366_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1366_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U1349 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1366 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1366_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1366_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1446_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1446_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1446_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1446_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1446_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U1429 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1446 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1446_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1446_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1526_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1526_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1526_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1526_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1526_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U1509 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1526 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1526_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1526_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1606_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1606_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1606_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1606_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1606_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U1589 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1606 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1606_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1606_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1686_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1686_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1686_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1686_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1686_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U1669 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1686 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1686_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1686_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1766_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1766_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1766_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1766_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1766_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U1749 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1766 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1766_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1766_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1846_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1846_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1846_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1846_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1846_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U1829 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1846 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1846_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1846_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1926_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1926_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1926_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1926_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1926_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U1909 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1926 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1926_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1926_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2006_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2006_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2006_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2006_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2006_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U1989 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2006 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2006_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2006_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2086_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2086_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2086_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2086_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2086_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U2069 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2086 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2086_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2086_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2166_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2166_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2166_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2166_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2166_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U2149 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2166 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2166_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2166_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2246_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2246_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2246_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2246_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2246_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U2229 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2246 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2246_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2246_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2326_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2326_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2326_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2326_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2326_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U2309 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2326 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2326_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2326_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2406_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2406_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2406_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2406_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2406_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U2389 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2406 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2406_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2406_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2486_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2486_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2486_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2486_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2486_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U2469 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2486 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2486_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2486_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2566_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2566_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2566_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2566_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2566_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U2549 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2566 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2566_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2566_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2646_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2646_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2646_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2646_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2646_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U2629 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2646 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2646_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2646_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2726_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2726_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2726_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2726_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2726_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U2709 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2726 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2726_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2726_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2806_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2806_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2806_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2806_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2806_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U2789 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2806 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2806_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2806_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2886_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2886_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2886_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2886_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2886_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U2869 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2886 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2886_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2886_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2966_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2966_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2966_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2966_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2966_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U2949 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2966 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2966_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2966_d)
);
assign op_hcompute_conv_stencil_3_read_ctrl_clk = clk;
assign op_hcompute_conv_stencil_3_read_ctrl_rst_n = rst_n;
assign op_hcompute_conv_stencil_3_read_ctrl_flush = flush;
affine_controller__U1104 op_hcompute_conv_stencil_3_read_ctrl (
    .clk(op_hcompute_conv_stencil_3_read_ctrl_clk),
    .rst_n(op_hcompute_conv_stencil_3_read_ctrl_rst_n),
    .flush(op_hcompute_conv_stencil_3_read_ctrl_flush),
    .valid(op_hcompute_conv_stencil_3_read_ctrl_valid),
    .d(op_hcompute_conv_stencil_3_read_ctrl_d)
);
assign op_hcompute_conv_stencil_4_read_ctrl_clk = clk;
assign op_hcompute_conv_stencil_4_read_ctrl_rst_n = rst_n;
assign op_hcompute_conv_stencil_4_read_ctrl_flush = flush;
affine_controller__U1105 op_hcompute_conv_stencil_4_read_ctrl (
    .clk(op_hcompute_conv_stencil_4_read_ctrl_clk),
    .rst_n(op_hcompute_conv_stencil_4_read_ctrl_rst_n),
    .flush(op_hcompute_conv_stencil_4_read_ctrl_flush),
    .valid(op_hcompute_conv_stencil_4_read_ctrl_valid),
    .d(op_hcompute_conv_stencil_4_read_ctrl_d)
);
assign op_hcompute_conv_stencil_5_read_ctrl_clk = clk;
assign op_hcompute_conv_stencil_5_read_ctrl_rst_n = rst_n;
assign op_hcompute_conv_stencil_5_read_ctrl_flush = flush;
affine_controller__U1106 op_hcompute_conv_stencil_5_read_ctrl (
    .clk(op_hcompute_conv_stencil_5_read_ctrl_clk),
    .rst_n(op_hcompute_conv_stencil_5_read_ctrl_rst_n),
    .flush(op_hcompute_conv_stencil_5_read_ctrl_flush),
    .valid(op_hcompute_conv_stencil_5_read_ctrl_valid),
    .d(op_hcompute_conv_stencil_5_read_ctrl_d)
);
assign op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_clk = clk;
assign op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_rst_n = rst_n;
assign op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_flush = flush;
affine_controller__U1107 op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl (
    .clk(op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_clk),
    .rst_n(op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_rst_n),
    .flush(op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_flush),
    .valid(op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid),
    .d(op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d)
);
assign op_hcompute_conv_stencil_3_read[7] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_net;
assign op_hcompute_conv_stencil_3_read[6] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_net;
assign op_hcompute_conv_stencil_3_read[5] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_net;
assign op_hcompute_conv_stencil_3_read[4] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_net;
assign op_hcompute_conv_stencil_3_read[3] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_net;
assign op_hcompute_conv_stencil_3_read[2] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_net;
assign op_hcompute_conv_stencil_3_read[1] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_net;
assign op_hcompute_conv_stencil_3_read[0] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_net;
assign op_hcompute_conv_stencil_4_read[7] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_net;
assign op_hcompute_conv_stencil_4_read[6] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_net;
assign op_hcompute_conv_stencil_4_read[5] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_net;
assign op_hcompute_conv_stencil_4_read[4] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_net;
assign op_hcompute_conv_stencil_4_read[3] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_net;
assign op_hcompute_conv_stencil_4_read[2] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_net;
assign op_hcompute_conv_stencil_4_read[1] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_net;
assign op_hcompute_conv_stencil_4_read[0] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_net;
assign op_hcompute_conv_stencil_5_read[7] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_net;
assign op_hcompute_conv_stencil_5_read[6] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_net;
assign op_hcompute_conv_stencil_5_read[5] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_net;
assign op_hcompute_conv_stencil_5_read[4] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_net;
assign op_hcompute_conv_stencil_5_read[3] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_net;
assign op_hcompute_conv_stencil_5_read[2] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_net;
assign op_hcompute_conv_stencil_5_read[1] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_net;
assign op_hcompute_conv_stencil_5_read[0] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_net;
endmodule

module aff__U1075 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0007);
endmodule

module aff__U1057 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001e * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h001e * d[4])))) + 16'h0000);
endmodule

module aff__U1038 (
    output [15:0] out,
    input [15:0] d [3:0]
);
assign out = 16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + 16'h0000);
endmodule

module aff__U1023 (
    output [15:0] out,
    input [15:0] d [3:0]
);
assign out = 16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001e * d[2])))) + (16'(16'h0000 * d[3])))) + 16'h0000);
endmodule

module aff__U1001 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0006);
endmodule

module hw_input_global_wrapper_stencil_ub (
    input clk,
    input flush,
    input rst_n,
    output [15:0] op_hcompute_conv_stencil_3_read [7:0],
    output [15:0] op_hcompute_conv_stencil_4_read [7:0],
    output [15:0] op_hcompute_conv_stencil_5_read [7:0],
    input [15:0] op_hcompute_hw_input_global_wrapper_stencil_write [0:0]
);
wire [15:0] _U1019_in;
wire _U1019_clk;
wire [15:0] _U1019_out;
wire [15:0] _U1093_in;
wire _U1093_clk;
wire [15:0] _U1093_out;
wire [15:0] _U575_in;
wire _U575_clk;
wire [15:0] _U575_out;
wire [15:0] _U649_in;
wire _U649_clk;
wire [15:0] _U649_out;
wire [15:0] _U723_in;
wire _U723_clk;
wire [15:0] _U723_out;
wire [15:0] _U797_in;
wire _U797_clk;
wire [15:0] _U797_out;
wire [15:0] _U871_in;
wire _U871_clk;
wire [15:0] _U871_out;
wire [15:0] _U945_in;
wire _U945_clk;
wire [15:0] _U945_out;
wire bank_0_rst_n;
wire bank_0_chain_chain_en;
wire bank_0_clk_en;
wire bank_0_clk;
wire [15:0] bank_0_chain_data_in;
wire [15:0] bank_0_chain_data_out;
wire [15:0] bank_0_data_in_0;
wire [15:0] bank_0_write_addr_0;
wire bank_0_wen_0;
wire [15:0] bank_0_data_out_0;
wire [15:0] bank_0_read_addr_0;
wire bank_0_ren_0;
wire bank_0_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_ctrl_clk;
wire bank_0_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_ctrl_rst_n;
wire bank_0_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_ctrl_flush;
wire bank_0_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_ctrl_valid;
wire [15:0] bank_0_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_ctrl_d [4:0];
wire bank_0_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_clk;
wire bank_0_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_rst_n;
wire bank_0_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_flush;
wire bank_0_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_valid;
wire [15:0] bank_0_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d [3:0];
wire bank_1_rst_n;
wire bank_1_chain_chain_en;
wire bank_1_clk_en;
wire bank_1_clk;
wire [15:0] bank_1_chain_data_in;
wire [15:0] bank_1_chain_data_out;
wire [15:0] bank_1_data_in_0;
wire [15:0] bank_1_write_addr_0;
wire bank_1_wen_0;
wire [15:0] bank_1_data_out_0;
wire [15:0] bank_1_read_addr_0;
wire bank_1_ren_0;
wire bank_1_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_ctrl_clk;
wire bank_1_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_ctrl_rst_n;
wire bank_1_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_ctrl_flush;
wire bank_1_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_ctrl_valid;
wire [15:0] bank_1_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_ctrl_d [4:0];
wire bank_1_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_clk;
wire bank_1_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_rst_n;
wire bank_1_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_flush;
wire bank_1_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_valid;
wire [15:0] bank_1_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d [3:0];
wire bank_2_rst_n;
wire bank_2_chain_chain_en;
wire bank_2_clk_en;
wire bank_2_clk;
wire [15:0] bank_2_chain_data_in;
wire [15:0] bank_2_chain_data_out;
wire [15:0] bank_2_data_in_0;
wire [15:0] bank_2_write_addr_0;
wire bank_2_wen_0;
wire [15:0] bank_2_data_out_0;
wire [15:0] bank_2_read_addr_0;
wire bank_2_ren_0;
wire bank_2_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_ctrl_clk;
wire bank_2_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_ctrl_rst_n;
wire bank_2_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_ctrl_flush;
wire bank_2_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_ctrl_valid;
wire [15:0] bank_2_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_ctrl_d [4:0];
wire bank_2_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_clk;
wire bank_2_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_rst_n;
wire bank_2_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_flush;
wire bank_2_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_valid;
wire [15:0] bank_2_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d [3:0];
wire bank_3_rst_n;
wire bank_3_chain_chain_en;
wire bank_3_clk_en;
wire bank_3_clk;
wire [15:0] bank_3_chain_data_in;
wire [15:0] bank_3_chain_data_out;
wire [15:0] bank_3_data_in_0;
wire [15:0] bank_3_write_addr_0;
wire bank_3_wen_0;
wire [15:0] bank_3_data_out_0;
wire [15:0] bank_3_read_addr_0;
wire bank_3_ren_0;
wire bank_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_ctrl_clk;
wire bank_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_ctrl_rst_n;
wire bank_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_ctrl_flush;
wire bank_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_ctrl_valid;
wire [15:0] bank_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_ctrl_d [4:0];
wire bank_3_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_clk;
wire bank_3_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_rst_n;
wire bank_3_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_flush;
wire bank_3_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_valid;
wire [15:0] bank_3_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d [3:0];
wire bank_4_rst_n;
wire bank_4_chain_chain_en;
wire bank_4_clk_en;
wire bank_4_clk;
wire [15:0] bank_4_chain_data_in;
wire [15:0] bank_4_chain_data_out;
wire [15:0] bank_4_data_in_0;
wire [15:0] bank_4_write_addr_0;
wire bank_4_wen_0;
wire [15:0] bank_4_data_out_0;
wire [15:0] bank_4_read_addr_0;
wire bank_4_ren_0;
wire bank_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_ctrl_clk;
wire bank_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_ctrl_rst_n;
wire bank_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_ctrl_flush;
wire bank_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_ctrl_valid;
wire [15:0] bank_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_ctrl_d [4:0];
wire bank_4_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_clk;
wire bank_4_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_rst_n;
wire bank_4_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_flush;
wire bank_4_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_valid;
wire [15:0] bank_4_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d [3:0];
wire bank_5_rst_n;
wire bank_5_chain_chain_en;
wire bank_5_clk_en;
wire bank_5_clk;
wire [15:0] bank_5_chain_data_in;
wire [15:0] bank_5_chain_data_out;
wire [15:0] bank_5_data_in_0;
wire [15:0] bank_5_write_addr_0;
wire bank_5_wen_0;
wire [15:0] bank_5_data_out_0;
wire [15:0] bank_5_read_addr_0;
wire bank_5_ren_0;
wire bank_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_ctrl_clk;
wire bank_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_ctrl_rst_n;
wire bank_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_ctrl_flush;
wire bank_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_ctrl_valid;
wire [15:0] bank_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_ctrl_d [4:0];
wire bank_5_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_clk;
wire bank_5_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_rst_n;
wire bank_5_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_flush;
wire bank_5_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_valid;
wire [15:0] bank_5_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d [3:0];
wire bank_6_rst_n;
wire bank_6_chain_chain_en;
wire bank_6_clk_en;
wire bank_6_clk;
wire [15:0] bank_6_chain_data_in;
wire [15:0] bank_6_chain_data_out;
wire [15:0] bank_6_data_in_0;
wire [15:0] bank_6_write_addr_0;
wire bank_6_wen_0;
wire [15:0] bank_6_data_out_0;
wire [15:0] bank_6_read_addr_0;
wire bank_6_ren_0;
wire bank_6_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_ctrl_clk;
wire bank_6_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_ctrl_rst_n;
wire bank_6_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_ctrl_flush;
wire bank_6_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_ctrl_valid;
wire [15:0] bank_6_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_ctrl_d [4:0];
wire bank_6_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_clk;
wire bank_6_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_rst_n;
wire bank_6_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_flush;
wire bank_6_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_valid;
wire [15:0] bank_6_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d [3:0];
wire bank_7_rst_n;
wire bank_7_chain_chain_en;
wire bank_7_clk_en;
wire bank_7_clk;
wire [15:0] bank_7_chain_data_in;
wire [15:0] bank_7_chain_data_out;
wire [15:0] bank_7_data_in_0;
wire [15:0] bank_7_write_addr_0;
wire bank_7_wen_0;
wire [15:0] bank_7_data_out_0;
wire [15:0] bank_7_read_addr_0;
wire bank_7_ren_0;
wire bank_7_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_ctrl_clk;
wire bank_7_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_ctrl_rst_n;
wire bank_7_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_ctrl_flush;
wire bank_7_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_ctrl_valid;
wire [15:0] bank_7_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_ctrl_d [4:0];
wire bank_7_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_clk;
wire bank_7_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_rst_n;
wire bank_7_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_flush;
wire bank_7_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_valid;
wire [15:0] bank_7_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d [3:0];
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U574_out;
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U574_d [4:0];
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U648_out;
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U648_d [4:0];
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U722_out;
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U722_d [4:0];
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U796_out;
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U796_d [4:0];
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U870_out;
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U870_d [4:0];
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U944_out;
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U944_d [4:0];
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U1092_out;
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U1092_d [4:0];
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U1018_out;
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U1018_d [4:0];
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U1052_out;
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U1052_d [3:0];
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U534_out;
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U534_d [3:0];
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U608_out;
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U608_d [3:0];
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U682_out;
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U682_d [3:0];
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U756_out;
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U756_d [3:0];
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U830_out;
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U830_d [3:0];
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U904_out;
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U904_d [3:0];
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U978_out;
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U978_d [3:0];
wire eq_const_U1020_out;
wire eq_const_U1094_out;
wire eq_const_U576_out;
wire eq_const_U650_out;
wire eq_const_U724_out;
wire eq_const_U798_out;
wire eq_const_U872_out;
wire eq_const_U946_out;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9_net;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U556_out;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U556_d [4:0];
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U630_out;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U630_d [4:0];
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U704_out;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U704_d [4:0];
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U778_out;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U778_d [4:0];
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U852_out;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U852_d [4:0];
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U926_out;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U926_d [4:0];
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U1074_out;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U1074_d [4:0];
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U1000_out;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U1000_d [4:0];
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U1037_out;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U1037_d [3:0];
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U519_out;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U519_d [3:0];
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U593_out;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U593_d [3:0];
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U667_out;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U667_d [3:0];
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U741_out;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U741_d [3:0];
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U815_out;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U815_d [3:0];
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U889_out;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U889_d [3:0];
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U963_out;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U963_d [3:0];
wire op_hcompute_conv_stencil_3_read_ctrl_clk;
wire op_hcompute_conv_stencil_3_read_ctrl_rst_n;
wire op_hcompute_conv_stencil_3_read_ctrl_flush;
wire op_hcompute_conv_stencil_3_read_ctrl_valid;
wire [15:0] op_hcompute_conv_stencil_3_read_ctrl_d [4:0];
wire op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_clk;
wire op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_rst_n;
wire op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_flush;
wire op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_valid;
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d [3:0];
wire [15:0] sr_end_U470_in;
wire [15:0] sr_end_U470_out;
wire [15:0] sr_end_U472_in;
wire [15:0] sr_end_U472_out;
wire [15:0] sr_end_U474_in;
wire [15:0] sr_end_U474_out;
wire [15:0] sr_end_U476_in;
wire [15:0] sr_end_U476_out;
wire [15:0] sr_end_U478_in;
wire [15:0] sr_end_U478_out;
wire [15:0] sr_end_U480_in;
wire [15:0] sr_end_U480_out;
wire [15:0] sr_end_U482_in;
wire [15:0] sr_end_U482_out;
wire [15:0] sr_end_U484_in;
wire [15:0] sr_end_U484_out;
wire [15:0] sr_end_U486_in;
wire [15:0] sr_end_U486_out;
wire [15:0] sr_end_U488_in;
wire [15:0] sr_end_U488_out;
wire [15:0] sr_end_U490_in;
wire [15:0] sr_end_U490_out;
wire [15:0] sr_end_U492_in;
wire [15:0] sr_end_U492_out;
wire [15:0] sr_end_U494_in;
wire [15:0] sr_end_U494_out;
wire [15:0] sr_end_U496_in;
wire [15:0] sr_end_U496_out;
wire [15:0] sr_end_U498_in;
wire [15:0] sr_end_U498_out;
wire [15:0] sr_end_U500_in;
wire [15:0] sr_end_U500_out;
assign _U1019_in = bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U1018_out;
assign _U1019_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1019 (
    .in(_U1019_in),
    .clk(_U1019_clk),
    .out(_U1019_out)
);
assign _U1093_in = bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U1092_out;
assign _U1093_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1093 (
    .in(_U1093_in),
    .clk(_U1093_clk),
    .out(_U1093_out)
);
assign _U575_in = bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U574_out;
assign _U575_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U575 (
    .in(_U575_in),
    .clk(_U575_clk),
    .out(_U575_out)
);
assign _U649_in = bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U648_out;
assign _U649_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U649 (
    .in(_U649_in),
    .clk(_U649_clk),
    .out(_U649_out)
);
assign _U723_in = bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U722_out;
assign _U723_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U723 (
    .in(_U723_in),
    .clk(_U723_clk),
    .out(_U723_out)
);
assign _U797_in = bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U796_out;
assign _U797_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U797 (
    .in(_U797_in),
    .clk(_U797_clk),
    .out(_U797_out)
);
assign _U871_in = bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U870_out;
assign _U871_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U871 (
    .in(_U871_in),
    .clk(_U871_clk),
    .out(_U871_out)
);
assign _U945_in = bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U944_out;
assign _U945_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U945 (
    .in(_U945_in),
    .clk(_U945_clk),
    .out(_U945_out)
);
assign bank_0_rst_n = rst_n;
assign bank_0_chain_chain_en = 1'b0;
assign bank_0_clk_en = 1'b1;
assign bank_0_clk = clk;
assign bank_0_chain_data_in = 16'h0000;
assign bank_0_data_in_0 = op_hcompute_hw_input_global_wrapper_stencil_write[0];
assign bank_0_write_addr_0 = inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U519_out;
assign bank_0_wen_0 = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U534_out == 16'h0000);
assign bank_0_read_addr_0 = inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U556_out;
assign bank_0_ren_0 = op_hcompute_conv_stencil_3_read_ctrl_valid;
cgralib_Mem_amber__IDhw_input_global_wrapper_stencil_0__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_0 (
    .rst_n(bank_0_rst_n),
    .chain_chain_en(bank_0_chain_chain_en),
    .clk_en(bank_0_clk_en),
    .clk(bank_0_clk),
    .chain_data_in(bank_0_chain_data_in),
    .chain_data_out(bank_0_chain_data_out),
    .data_in_0(bank_0_data_in_0),
    .write_addr_0(bank_0_write_addr_0),
    .wen_0(bank_0_wen_0),
    .data_out_0(bank_0_data_out_0),
    .read_addr_0(bank_0_read_addr_0),
    .ren_0(bank_0_ren_0)
);
assign bank_0_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_ctrl_clk = clk;
assign bank_0_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_ctrl_rst_n = rst_n;
assign bank_0_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_ctrl_flush = flush;
affine_controller__U538 bank_0_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_ctrl (
    .clk(bank_0_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_ctrl_clk),
    .rst_n(bank_0_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_ctrl_rst_n),
    .flush(bank_0_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_ctrl_flush),
    .valid(bank_0_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_ctrl_valid),
    .d(bank_0_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_ctrl_d)
);
assign bank_0_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_clk = clk;
assign bank_0_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_rst_n = rst_n;
assign bank_0_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_flush = flush;
affine_controller__U504 bank_0_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl (
    .clk(bank_0_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_clk),
    .rst_n(bank_0_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_rst_n),
    .flush(bank_0_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_flush),
    .valid(bank_0_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_valid),
    .d(bank_0_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d)
);
assign bank_1_rst_n = rst_n;
assign bank_1_chain_chain_en = 1'b0;
assign bank_1_clk_en = 1'b1;
assign bank_1_clk = clk;
assign bank_1_chain_data_in = 16'h0000;
assign bank_1_data_in_0 = op_hcompute_hw_input_global_wrapper_stencil_write[0];
assign bank_1_write_addr_0 = inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U593_out;
assign bank_1_wen_0 = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U608_out == 16'h0001);
assign bank_1_read_addr_0 = inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U630_out;
assign bank_1_ren_0 = op_hcompute_conv_stencil_3_read_ctrl_valid;
cgralib_Mem_amber__IDhw_input_global_wrapper_stencil_1__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_1 (
    .rst_n(bank_1_rst_n),
    .chain_chain_en(bank_1_chain_chain_en),
    .clk_en(bank_1_clk_en),
    .clk(bank_1_clk),
    .chain_data_in(bank_1_chain_data_in),
    .chain_data_out(bank_1_chain_data_out),
    .data_in_0(bank_1_data_in_0),
    .write_addr_0(bank_1_write_addr_0),
    .wen_0(bank_1_wen_0),
    .data_out_0(bank_1_data_out_0),
    .read_addr_0(bank_1_read_addr_0),
    .ren_0(bank_1_ren_0)
);
assign bank_1_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_ctrl_clk = clk;
assign bank_1_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_ctrl_rst_n = rst_n;
assign bank_1_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_ctrl_flush = flush;
affine_controller__U612 bank_1_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_ctrl (
    .clk(bank_1_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_ctrl_clk),
    .rst_n(bank_1_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_ctrl_rst_n),
    .flush(bank_1_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_ctrl_flush),
    .valid(bank_1_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_ctrl_valid),
    .d(bank_1_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_ctrl_d)
);
assign bank_1_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_clk = clk;
assign bank_1_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_rst_n = rst_n;
assign bank_1_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_flush = flush;
affine_controller__U578 bank_1_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl (
    .clk(bank_1_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_clk),
    .rst_n(bank_1_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_rst_n),
    .flush(bank_1_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_flush),
    .valid(bank_1_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_valid),
    .d(bank_1_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d)
);
assign bank_2_rst_n = rst_n;
assign bank_2_chain_chain_en = 1'b0;
assign bank_2_clk_en = 1'b1;
assign bank_2_clk = clk;
assign bank_2_chain_data_in = 16'h0000;
assign bank_2_data_in_0 = op_hcompute_hw_input_global_wrapper_stencil_write[0];
assign bank_2_write_addr_0 = inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U667_out;
assign bank_2_wen_0 = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U682_out == 16'h0002);
assign bank_2_read_addr_0 = inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U704_out;
assign bank_2_ren_0 = op_hcompute_conv_stencil_3_read_ctrl_valid;
cgralib_Mem_amber__IDhw_input_global_wrapper_stencil_2__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_2 (
    .rst_n(bank_2_rst_n),
    .chain_chain_en(bank_2_chain_chain_en),
    .clk_en(bank_2_clk_en),
    .clk(bank_2_clk),
    .chain_data_in(bank_2_chain_data_in),
    .chain_data_out(bank_2_chain_data_out),
    .data_in_0(bank_2_data_in_0),
    .write_addr_0(bank_2_write_addr_0),
    .wen_0(bank_2_wen_0),
    .data_out_0(bank_2_data_out_0),
    .read_addr_0(bank_2_read_addr_0),
    .ren_0(bank_2_ren_0)
);
assign bank_2_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_ctrl_clk = clk;
assign bank_2_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_ctrl_rst_n = rst_n;
assign bank_2_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_ctrl_flush = flush;
affine_controller__U686 bank_2_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_ctrl (
    .clk(bank_2_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_ctrl_clk),
    .rst_n(bank_2_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_ctrl_rst_n),
    .flush(bank_2_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_ctrl_flush),
    .valid(bank_2_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_ctrl_valid),
    .d(bank_2_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_ctrl_d)
);
assign bank_2_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_clk = clk;
assign bank_2_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_rst_n = rst_n;
assign bank_2_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_flush = flush;
affine_controller__U652 bank_2_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl (
    .clk(bank_2_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_clk),
    .rst_n(bank_2_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_rst_n),
    .flush(bank_2_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_flush),
    .valid(bank_2_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_valid),
    .d(bank_2_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d)
);
assign bank_3_rst_n = rst_n;
assign bank_3_chain_chain_en = 1'b0;
assign bank_3_clk_en = 1'b1;
assign bank_3_clk = clk;
assign bank_3_chain_data_in = 16'h0000;
assign bank_3_data_in_0 = op_hcompute_hw_input_global_wrapper_stencil_write[0];
assign bank_3_write_addr_0 = inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U741_out;
assign bank_3_wen_0 = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U756_out == 16'h0003);
assign bank_3_read_addr_0 = inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U778_out;
assign bank_3_ren_0 = op_hcompute_conv_stencil_3_read_ctrl_valid;
cgralib_Mem_amber__IDhw_input_global_wrapper_stencil_3__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_3 (
    .rst_n(bank_3_rst_n),
    .chain_chain_en(bank_3_chain_chain_en),
    .clk_en(bank_3_clk_en),
    .clk(bank_3_clk),
    .chain_data_in(bank_3_chain_data_in),
    .chain_data_out(bank_3_chain_data_out),
    .data_in_0(bank_3_data_in_0),
    .write_addr_0(bank_3_write_addr_0),
    .wen_0(bank_3_wen_0),
    .data_out_0(bank_3_data_out_0),
    .read_addr_0(bank_3_read_addr_0),
    .ren_0(bank_3_ren_0)
);
assign bank_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_ctrl_clk = clk;
assign bank_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_ctrl_rst_n = rst_n;
assign bank_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_ctrl_flush = flush;
affine_controller__U760 bank_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_ctrl (
    .clk(bank_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_ctrl_clk),
    .rst_n(bank_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_ctrl_rst_n),
    .flush(bank_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_ctrl_flush),
    .valid(bank_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_ctrl_valid),
    .d(bank_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_ctrl_d)
);
assign bank_3_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_clk = clk;
assign bank_3_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_rst_n = rst_n;
assign bank_3_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_flush = flush;
affine_controller__U726 bank_3_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl (
    .clk(bank_3_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_clk),
    .rst_n(bank_3_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_rst_n),
    .flush(bank_3_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_flush),
    .valid(bank_3_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_valid),
    .d(bank_3_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d)
);
assign bank_4_rst_n = rst_n;
assign bank_4_chain_chain_en = 1'b0;
assign bank_4_clk_en = 1'b1;
assign bank_4_clk = clk;
assign bank_4_chain_data_in = 16'h0000;
assign bank_4_data_in_0 = op_hcompute_hw_input_global_wrapper_stencil_write[0];
assign bank_4_write_addr_0 = inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U815_out;
assign bank_4_wen_0 = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U830_out == 16'h0004);
assign bank_4_read_addr_0 = inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U852_out;
assign bank_4_ren_0 = op_hcompute_conv_stencil_3_read_ctrl_valid;
cgralib_Mem_amber__IDhw_input_global_wrapper_stencil_4__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_4 (
    .rst_n(bank_4_rst_n),
    .chain_chain_en(bank_4_chain_chain_en),
    .clk_en(bank_4_clk_en),
    .clk(bank_4_clk),
    .chain_data_in(bank_4_chain_data_in),
    .chain_data_out(bank_4_chain_data_out),
    .data_in_0(bank_4_data_in_0),
    .write_addr_0(bank_4_write_addr_0),
    .wen_0(bank_4_wen_0),
    .data_out_0(bank_4_data_out_0),
    .read_addr_0(bank_4_read_addr_0),
    .ren_0(bank_4_ren_0)
);
assign bank_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_ctrl_clk = clk;
assign bank_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_ctrl_rst_n = rst_n;
assign bank_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_ctrl_flush = flush;
affine_controller__U834 bank_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_ctrl (
    .clk(bank_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_ctrl_clk),
    .rst_n(bank_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_ctrl_rst_n),
    .flush(bank_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_ctrl_flush),
    .valid(bank_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_ctrl_valid),
    .d(bank_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_ctrl_d)
);
assign bank_4_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_clk = clk;
assign bank_4_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_rst_n = rst_n;
assign bank_4_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_flush = flush;
affine_controller__U800 bank_4_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl (
    .clk(bank_4_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_clk),
    .rst_n(bank_4_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_rst_n),
    .flush(bank_4_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_flush),
    .valid(bank_4_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_valid),
    .d(bank_4_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d)
);
assign bank_5_rst_n = rst_n;
assign bank_5_chain_chain_en = 1'b0;
assign bank_5_clk_en = 1'b1;
assign bank_5_clk = clk;
assign bank_5_chain_data_in = 16'h0000;
assign bank_5_data_in_0 = op_hcompute_hw_input_global_wrapper_stencil_write[0];
assign bank_5_write_addr_0 = inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U889_out;
assign bank_5_wen_0 = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U904_out == 16'h0005);
assign bank_5_read_addr_0 = inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U926_out;
assign bank_5_ren_0 = op_hcompute_conv_stencil_3_read_ctrl_valid;
cgralib_Mem_amber__IDhw_input_global_wrapper_stencil_5__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_5 (
    .rst_n(bank_5_rst_n),
    .chain_chain_en(bank_5_chain_chain_en),
    .clk_en(bank_5_clk_en),
    .clk(bank_5_clk),
    .chain_data_in(bank_5_chain_data_in),
    .chain_data_out(bank_5_chain_data_out),
    .data_in_0(bank_5_data_in_0),
    .write_addr_0(bank_5_write_addr_0),
    .wen_0(bank_5_wen_0),
    .data_out_0(bank_5_data_out_0),
    .read_addr_0(bank_5_read_addr_0),
    .ren_0(bank_5_ren_0)
);
assign bank_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_ctrl_clk = clk;
assign bank_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_ctrl_rst_n = rst_n;
assign bank_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_ctrl_flush = flush;
affine_controller__U908 bank_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_ctrl (
    .clk(bank_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_ctrl_clk),
    .rst_n(bank_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_ctrl_rst_n),
    .flush(bank_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_ctrl_flush),
    .valid(bank_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_ctrl_valid),
    .d(bank_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_ctrl_d)
);
assign bank_5_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_clk = clk;
assign bank_5_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_rst_n = rst_n;
assign bank_5_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_flush = flush;
affine_controller__U874 bank_5_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl (
    .clk(bank_5_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_clk),
    .rst_n(bank_5_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_rst_n),
    .flush(bank_5_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_flush),
    .valid(bank_5_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_valid),
    .d(bank_5_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d)
);
assign bank_6_rst_n = rst_n;
assign bank_6_chain_chain_en = 1'b0;
assign bank_6_clk_en = 1'b1;
assign bank_6_clk = clk;
assign bank_6_chain_data_in = 16'h0000;
assign bank_6_data_in_0 = op_hcompute_hw_input_global_wrapper_stencil_write[0];
assign bank_6_write_addr_0 = inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U963_out;
assign bank_6_wen_0 = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U978_out == 16'h0006);
assign bank_6_read_addr_0 = inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U1000_out;
assign bank_6_ren_0 = op_hcompute_conv_stencil_3_read_ctrl_valid;
cgralib_Mem_amber__IDhw_input_global_wrapper_stencil_6__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_6 (
    .rst_n(bank_6_rst_n),
    .chain_chain_en(bank_6_chain_chain_en),
    .clk_en(bank_6_clk_en),
    .clk(bank_6_clk),
    .chain_data_in(bank_6_chain_data_in),
    .chain_data_out(bank_6_chain_data_out),
    .data_in_0(bank_6_data_in_0),
    .write_addr_0(bank_6_write_addr_0),
    .wen_0(bank_6_wen_0),
    .data_out_0(bank_6_data_out_0),
    .read_addr_0(bank_6_read_addr_0),
    .ren_0(bank_6_ren_0)
);
assign bank_6_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_ctrl_clk = clk;
assign bank_6_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_ctrl_rst_n = rst_n;
assign bank_6_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_ctrl_flush = flush;
affine_controller__U982 bank_6_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_ctrl (
    .clk(bank_6_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_ctrl_clk),
    .rst_n(bank_6_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_ctrl_rst_n),
    .flush(bank_6_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_ctrl_flush),
    .valid(bank_6_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_ctrl_valid),
    .d(bank_6_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_ctrl_d)
);
assign bank_6_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_clk = clk;
assign bank_6_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_rst_n = rst_n;
assign bank_6_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_flush = flush;
affine_controller__U948 bank_6_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl (
    .clk(bank_6_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_clk),
    .rst_n(bank_6_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_rst_n),
    .flush(bank_6_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_flush),
    .valid(bank_6_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_valid),
    .d(bank_6_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d)
);
assign bank_7_rst_n = rst_n;
assign bank_7_chain_chain_en = 1'b0;
assign bank_7_clk_en = 1'b1;
assign bank_7_clk = clk;
assign bank_7_chain_data_in = 16'h0000;
assign bank_7_data_in_0 = op_hcompute_hw_input_global_wrapper_stencil_write[0];
assign bank_7_write_addr_0 = inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U1037_out;
assign bank_7_wen_0 = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U1052_out == 16'h0007);
assign bank_7_read_addr_0 = inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U1074_out;
assign bank_7_ren_0 = op_hcompute_conv_stencil_3_read_ctrl_valid;
cgralib_Mem_amber__IDhw_input_global_wrapper_stencil_7__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_7 (
    .rst_n(bank_7_rst_n),
    .chain_chain_en(bank_7_chain_chain_en),
    .clk_en(bank_7_clk_en),
    .clk(bank_7_clk),
    .chain_data_in(bank_7_chain_data_in),
    .chain_data_out(bank_7_chain_data_out),
    .data_in_0(bank_7_data_in_0),
    .write_addr_0(bank_7_write_addr_0),
    .wen_0(bank_7_wen_0),
    .data_out_0(bank_7_data_out_0),
    .read_addr_0(bank_7_read_addr_0),
    .ren_0(bank_7_ren_0)
);
assign bank_7_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_ctrl_clk = clk;
assign bank_7_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_ctrl_rst_n = rst_n;
assign bank_7_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_ctrl_flush = flush;
affine_controller__U1056 bank_7_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_ctrl (
    .clk(bank_7_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_ctrl_clk),
    .rst_n(bank_7_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_ctrl_rst_n),
    .flush(bank_7_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_ctrl_flush),
    .valid(bank_7_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_ctrl_valid),
    .d(bank_7_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_ctrl_d)
);
assign bank_7_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_clk = clk;
assign bank_7_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_rst_n = rst_n;
assign bank_7_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_flush = flush;
affine_controller__U1022 bank_7_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl (
    .clk(bank_7_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_clk),
    .rst_n(bank_7_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_rst_n),
    .flush(bank_7_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_flush),
    .valid(bank_7_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_valid),
    .d(bank_7_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl_d)
);
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U574_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U574_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U574_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U574_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U574_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U557 bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U574 (
    .out(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U574_out),
    .d(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U574_d)
);
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U648_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U648_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U648_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U648_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U648_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U631 bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U648 (
    .out(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U648_out),
    .d(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U648_d)
);
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U722_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U722_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U722_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U722_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U722_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U705 bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U722 (
    .out(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U722_out),
    .d(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U722_d)
);
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U796_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U796_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U796_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U796_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U796_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U779 bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U796 (
    .out(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U796_out),
    .d(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U796_d)
);
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U870_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U870_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U870_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U870_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U870_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U853 bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U870 (
    .out(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U870_out),
    .d(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U870_d)
);
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U944_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U944_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U944_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U944_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U944_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U927 bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U944 (
    .out(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U944_out),
    .d(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U944_d)
);
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U1092_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U1092_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U1092_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U1092_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U1092_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U1075 bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U1092 (
    .out(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U1092_out),
    .d(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U1092_d)
);
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U1018_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U1018_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U1018_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U1018_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U1018_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U1001 bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U1018 (
    .out(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U1018_out),
    .d(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U1018_d)
);
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U1052_d[3] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[3];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U1052_d[2] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[2];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U1052_d[1] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[1];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U1052_d[0] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[0];
aff__U1038 bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U1052 (
    .out(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U1052_out),
    .d(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U1052_d)
);
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U534_d[3] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[3];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U534_d[2] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[2];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U534_d[1] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[1];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U534_d[0] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[0];
aff__U520 bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U534 (
    .out(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U534_out),
    .d(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U534_d)
);
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U608_d[3] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[3];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U608_d[2] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[2];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U608_d[1] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[1];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U608_d[0] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[0];
aff__U594 bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U608 (
    .out(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U608_out),
    .d(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U608_d)
);
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U682_d[3] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[3];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U682_d[2] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[2];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U682_d[1] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[1];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U682_d[0] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[0];
aff__U668 bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U682 (
    .out(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U682_out),
    .d(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U682_d)
);
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U756_d[3] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[3];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U756_d[2] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[2];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U756_d[1] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[1];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U756_d[0] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[0];
aff__U742 bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U756 (
    .out(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U756_out),
    .d(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U756_d)
);
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U830_d[3] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[3];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U830_d[2] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[2];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U830_d[1] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[1];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U830_d[0] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[0];
aff__U816 bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U830 (
    .out(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U830_out),
    .d(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U830_d)
);
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U904_d[3] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[3];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U904_d[2] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[2];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U904_d[1] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[1];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U904_d[0] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[0];
aff__U890 bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U904 (
    .out(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U904_out),
    .d(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U904_d)
);
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U978_d[3] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[3];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U978_d[2] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[2];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U978_d[1] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[1];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U978_d[0] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[0];
aff__U964 bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U978 (
    .out(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U978_out),
    .d(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U978_d)
);
assign eq_const_U1020_out = _U1019_out == 16'h0006;
assign eq_const_U1094_out = _U1093_out == 16'h0007;
assign eq_const_U576_out = _U575_out == 16'h0000;
assign eq_const_U650_out = _U649_out == 16'h0001;
assign eq_const_U724_out = _U723_out == 16'h0002;
assign eq_const_U798_out = _U797_out == 16'h0003;
assign eq_const_U872_out = _U871_out == 16'h0004;
assign eq_const_U946_out = _U945_out == 16'h0005;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_net = bank_0_data_out_0;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_net = bank_1_data_out_0;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_net = bank_2_data_out_0;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_net = bank_3_data_out_0;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_net = bank_4_data_out_0;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_net = bank_5_data_out_0;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_net = bank_7_data_out_0;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_net = bank_6_data_out_0;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_net = sr_end_U474_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_net = sr_end_U478_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_net = sr_end_U482_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_net = sr_end_U486_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30_net = sr_end_U490_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31_net = sr_end_U494_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32_net = sr_end_U498_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33_net = sr_end_U470_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10_net = sr_end_U480_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11_net = sr_end_U484_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12_net = sr_end_U488_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13_net = sr_end_U492_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14_net = sr_end_U496_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15_net = sr_end_U500_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8_net = sr_end_U472_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9_net = sr_end_U476_out;
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U556_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U556_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U556_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U556_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U556_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U539 inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U556 (
    .out(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U556_out),
    .d(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U556_d)
);
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U630_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U630_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U630_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U630_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U630_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U613 inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U630 (
    .out(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U630_out),
    .d(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U630_d)
);
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U704_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U704_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U704_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U704_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U704_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U687 inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U704 (
    .out(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U704_out),
    .d(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U704_d)
);
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U778_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U778_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U778_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U778_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U778_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U761 inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U778 (
    .out(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U778_out),
    .d(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U778_d)
);
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U852_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U852_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U852_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U852_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U852_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U835 inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U852 (
    .out(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U852_out),
    .d(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U852_d)
);
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U926_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U926_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U926_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U926_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U926_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U909 inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U926 (
    .out(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U926_out),
    .d(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U926_d)
);
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U1074_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U1074_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U1074_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U1074_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U1074_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U1057 inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U1074 (
    .out(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U1074_out),
    .d(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U1074_d)
);
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U1000_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U1000_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U1000_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U1000_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U1000_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U983 inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U1000 (
    .out(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U1000_out),
    .d(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U1000_d)
);
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U1037_d[3] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[3];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U1037_d[2] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[2];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U1037_d[1] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[1];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U1037_d[0] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[0];
aff__U1023 inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U1037 (
    .out(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U1037_out),
    .d(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U1037_d)
);
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U519_d[3] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[3];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U519_d[2] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[2];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U519_d[1] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[1];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U519_d[0] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[0];
aff__U505 inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U519 (
    .out(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U519_out),
    .d(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U519_d)
);
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U593_d[3] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[3];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U593_d[2] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[2];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U593_d[1] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[1];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U593_d[0] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[0];
aff__U579 inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U593 (
    .out(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U593_out),
    .d(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U593_d)
);
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U667_d[3] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[3];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U667_d[2] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[2];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U667_d[1] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[1];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U667_d[0] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[0];
aff__U653 inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U667 (
    .out(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U667_out),
    .d(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U667_d)
);
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U741_d[3] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[3];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U741_d[2] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[2];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U741_d[1] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[1];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U741_d[0] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[0];
aff__U727 inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U741 (
    .out(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U741_out),
    .d(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U741_d)
);
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U815_d[3] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[3];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U815_d[2] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[2];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U815_d[1] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[1];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U815_d[0] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[0];
aff__U801 inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U815 (
    .out(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U815_out),
    .d(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U815_d)
);
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U889_d[3] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[3];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U889_d[2] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[2];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U889_d[1] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[1];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U889_d[0] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[0];
aff__U875 inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U889 (
    .out(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U889_out),
    .d(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U889_d)
);
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U963_d[3] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[3];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U963_d[2] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[2];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U963_d[1] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[1];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U963_d[0] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[0];
aff__U949 inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U963 (
    .out(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U963_out),
    .d(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U963_d)
);
assign op_hcompute_conv_stencil_3_read_ctrl_clk = clk;
assign op_hcompute_conv_stencil_3_read_ctrl_rst_n = rst_n;
assign op_hcompute_conv_stencil_3_read_ctrl_flush = flush;
affine_controller__U502 op_hcompute_conv_stencil_3_read_ctrl (
    .clk(op_hcompute_conv_stencil_3_read_ctrl_clk),
    .rst_n(op_hcompute_conv_stencil_3_read_ctrl_rst_n),
    .flush(op_hcompute_conv_stencil_3_read_ctrl_flush),
    .valid(op_hcompute_conv_stencil_3_read_ctrl_valid),
    .d(op_hcompute_conv_stencil_3_read_ctrl_d)
);
assign op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_clk = clk;
assign op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_rst_n = rst_n;
assign op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_flush = flush;
affine_controller__U503 op_hcompute_hw_input_global_wrapper_stencil_write_ctrl (
    .clk(op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_clk),
    .rst_n(op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_rst_n),
    .flush(op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_flush),
    .valid(op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_valid),
    .d(op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d)
);
assign sr_end_U470_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_net;
sr_end_U470_pt__U471 sr_end_U470 (
    .in(sr_end_U470_in),
    .out(sr_end_U470_out)
);
assign sr_end_U472_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_net;
sr_end_U472_pt__U473 sr_end_U472 (
    .in(sr_end_U472_in),
    .out(sr_end_U472_out)
);
assign sr_end_U474_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_net;
sr_end_U474_pt__U475 sr_end_U474 (
    .in(sr_end_U474_in),
    .out(sr_end_U474_out)
);
assign sr_end_U476_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_net;
sr_end_U476_pt__U477 sr_end_U476 (
    .in(sr_end_U476_in),
    .out(sr_end_U476_out)
);
assign sr_end_U478_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_net;
sr_end_U478_pt__U479 sr_end_U478 (
    .in(sr_end_U478_in),
    .out(sr_end_U478_out)
);
assign sr_end_U480_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_net;
sr_end_U480_pt__U481 sr_end_U480 (
    .in(sr_end_U480_in),
    .out(sr_end_U480_out)
);
assign sr_end_U482_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_net;
sr_end_U482_pt__U483 sr_end_U482 (
    .in(sr_end_U482_in),
    .out(sr_end_U482_out)
);
assign sr_end_U484_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_net;
sr_end_U484_pt__U485 sr_end_U484 (
    .in(sr_end_U484_in),
    .out(sr_end_U484_out)
);
assign sr_end_U486_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_net;
sr_end_U486_pt__U487 sr_end_U486 (
    .in(sr_end_U486_in),
    .out(sr_end_U486_out)
);
assign sr_end_U488_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_net;
sr_end_U488_pt__U489 sr_end_U488 (
    .in(sr_end_U488_in),
    .out(sr_end_U488_out)
);
assign sr_end_U490_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_net;
sr_end_U490_pt__U491 sr_end_U490 (
    .in(sr_end_U490_in),
    .out(sr_end_U490_out)
);
assign sr_end_U492_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_net;
sr_end_U492_pt__U493 sr_end_U492 (
    .in(sr_end_U492_in),
    .out(sr_end_U492_out)
);
assign sr_end_U494_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_net;
sr_end_U494_pt__U495 sr_end_U494 (
    .in(sr_end_U494_in),
    .out(sr_end_U494_out)
);
assign sr_end_U496_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_net;
sr_end_U496_pt__U497 sr_end_U496 (
    .in(sr_end_U496_in),
    .out(sr_end_U496_out)
);
assign sr_end_U498_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_net;
sr_end_U498_pt__U499 sr_end_U498 (
    .in(sr_end_U498_in),
    .out(sr_end_U498_out)
);
assign sr_end_U500_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_net;
sr_end_U500_pt__U501 sr_end_U500 (
    .in(sr_end_U500_in),
    .out(sr_end_U500_out)
);
assign op_hcompute_conv_stencil_3_read[7] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_net;
assign op_hcompute_conv_stencil_3_read[6] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_net;
assign op_hcompute_conv_stencil_3_read[5] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_net;
assign op_hcompute_conv_stencil_3_read[4] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_net;
assign op_hcompute_conv_stencil_3_read[3] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_net;
assign op_hcompute_conv_stencil_3_read[2] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_net;
assign op_hcompute_conv_stencil_3_read[1] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_net;
assign op_hcompute_conv_stencil_3_read[0] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_net;
assign op_hcompute_conv_stencil_4_read[7] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33_net;
assign op_hcompute_conv_stencil_4_read[6] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32_net;
assign op_hcompute_conv_stencil_4_read[5] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31_net;
assign op_hcompute_conv_stencil_4_read[4] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30_net;
assign op_hcompute_conv_stencil_4_read[3] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_net;
assign op_hcompute_conv_stencil_4_read[2] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_net;
assign op_hcompute_conv_stencil_4_read[1] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_net;
assign op_hcompute_conv_stencil_4_read[0] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_net;
assign op_hcompute_conv_stencil_5_read[7] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15_net;
assign op_hcompute_conv_stencil_5_read[6] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14_net;
assign op_hcompute_conv_stencil_5_read[5] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13_net;
assign op_hcompute_conv_stencil_5_read[4] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12_net;
assign op_hcompute_conv_stencil_5_read[3] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11_net;
assign op_hcompute_conv_stencil_5_read[2] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10_net;
assign op_hcompute_conv_stencil_5_read[1] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9_net;
assign op_hcompute_conv_stencil_5_read[0] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8_net;
endmodule

module resnet (
    input clk,
    input rst_n,
    input flush,
    output hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en,
    input [15:0] hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read [0:0],
    output hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_en,
    input [15:0] hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read [0:0],
    output hw_output_stencil_op_hcompute_hw_output_stencil_write_valid,
    output [15:0] hw_output_stencil_op_hcompute_hw_output_stencil_write [0:0]
);
wire arr__U20_clk;
wire [15:0] arr__U20_in [3:0];
wire [15:0] arr__U20_out [3:0];
wire arr__U29_clk;
wire [15:0] arr__U29_in [3:0];
wire [15:0] arr__U29_out [3:0];
wire conv_stencil_clk;
wire conv_stencil_flush;
wire conv_stencil_rst_n;
wire [15:0] conv_stencil_op_hcompute_conv_stencil_1_write [0:0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_2_write [0:0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_3_read [0:0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_3_write [0:0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_4_read [0:0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_4_write [0:0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_5_read [0:0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_5_write [0:0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_write [0:0];
wire [15:0] conv_stencil_op_hcompute_hw_output_stencil_read [0:0];
wire delay_reg__U18_clk;
wire delay_reg__U18_in;
wire delay_reg__U18_out;
wire delay_reg__U27_clk;
wire delay_reg__U27_in;
wire delay_reg__U27_out;
wire hw_input_global_wrapper_stencil_clk;
wire hw_input_global_wrapper_stencil_flush;
wire hw_input_global_wrapper_stencil_rst_n;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read [7:0];
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read [7:0];
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read [7:0];
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write [0:0];
wire hw_kernel_global_wrapper_stencil_clk;
wire hw_kernel_global_wrapper_stencil_flush;
wire hw_kernel_global_wrapper_stencil_rst_n;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read [7:0];
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read [7:0];
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read [7:0];
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write [0:0];
wire op_hcompute_conv_stencil_clk;
wire [15:0] op_hcompute_conv_stencil_conv_stencil_op_hcompute_conv_stencil_write [0:0];
wire op_hcompute_conv_stencil_1_clk;
wire [15:0] op_hcompute_conv_stencil_1_conv_stencil_op_hcompute_conv_stencil_1_write [0:0];
wire op_hcompute_conv_stencil_2_clk;
wire [15:0] op_hcompute_conv_stencil_2_conv_stencil_op_hcompute_conv_stencil_2_write [0:0];
wire op_hcompute_conv_stencil_3_clk;
wire [15:0] op_hcompute_conv_stencil_3_conv_stencil_op_hcompute_conv_stencil_3_read [0:0];
wire [15:0] op_hcompute_conv_stencil_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read [7:0];
wire [15:0] op_hcompute_conv_stencil_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read [7:0];
wire [15:0] op_hcompute_conv_stencil_3_conv_stencil_op_hcompute_conv_stencil_3_write [0:0];
wire op_hcompute_conv_stencil_4_clk;
wire [15:0] op_hcompute_conv_stencil_4_conv_stencil_op_hcompute_conv_stencil_4_read [0:0];
wire [15:0] op_hcompute_conv_stencil_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read [7:0];
wire [15:0] op_hcompute_conv_stencil_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read [7:0];
wire [15:0] op_hcompute_conv_stencil_4_conv_stencil_op_hcompute_conv_stencil_4_write [0:0];
wire op_hcompute_conv_stencil_5_clk;
wire [15:0] op_hcompute_conv_stencil_5_conv_stencil_op_hcompute_conv_stencil_5_read [0:0];
wire [15:0] op_hcompute_conv_stencil_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read [7:0];
wire [15:0] op_hcompute_conv_stencil_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read [7:0];
wire [15:0] op_hcompute_conv_stencil_5_conv_stencil_op_hcompute_conv_stencil_5_write [0:0];
wire op_hcompute_hw_input_global_wrapper_stencil_clk;
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read [0:0];
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write [0:0];
wire op_hcompute_hw_input_global_wrapper_stencil_exe_start_in;
wire op_hcompute_hw_input_global_wrapper_stencil_exe_start_out;
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_in [3:0];
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_out [3:0];
wire op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk;
wire op_hcompute_hw_input_global_wrapper_stencil_port_controller_rst_n;
wire op_hcompute_hw_input_global_wrapper_stencil_port_controller_flush;
wire op_hcompute_hw_input_global_wrapper_stencil_port_controller_valid;
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_port_controller_d [3:0];
wire op_hcompute_hw_input_global_wrapper_stencil_read_start_in;
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_in [3:0];
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_out [3:0];
wire op_hcompute_hw_input_global_wrapper_stencil_write_start_in;
wire op_hcompute_hw_input_global_wrapper_stencil_write_start_out;
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_in [3:0];
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_out [3:0];
wire op_hcompute_hw_kernel_global_wrapper_stencil_clk;
wire [15:0] op_hcompute_hw_kernel_global_wrapper_stencil_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read [0:0];
wire [15:0] op_hcompute_hw_kernel_global_wrapper_stencil_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write [0:0];
wire op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_in;
wire op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_out;
wire [15:0] op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_in [4:0];
wire [15:0] op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_out [4:0];
wire op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_clk;
wire op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_rst_n;
wire op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_flush;
wire op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_valid;
wire [15:0] op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d [4:0];
wire op_hcompute_hw_kernel_global_wrapper_stencil_read_start_in;
wire [15:0] op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_in [4:0];
wire [15:0] op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_out [4:0];
wire op_hcompute_hw_kernel_global_wrapper_stencil_write_start_in;
wire op_hcompute_hw_kernel_global_wrapper_stencil_write_start_out;
wire [15:0] op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_in [4:0];
wire [15:0] op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_out [4:0];
wire op_hcompute_hw_output_stencil_clk;
wire [15:0] op_hcompute_hw_output_stencil_conv_stencil_op_hcompute_hw_output_stencil_read [0:0];
wire [15:0] op_hcompute_hw_output_stencil_hw_output_stencil_op_hcompute_hw_output_stencil_write [0:0];
wire op_hcompute_hw_output_stencil_exe_start_in;
wire op_hcompute_hw_output_stencil_exe_start_out;
wire [15:0] op_hcompute_hw_output_stencil_exe_start_control_vars_in [3:0];
wire [15:0] op_hcompute_hw_output_stencil_exe_start_control_vars_out [3:0];
wire op_hcompute_hw_output_stencil_port_controller_clk;
wire op_hcompute_hw_output_stencil_port_controller_rst_n;
wire op_hcompute_hw_output_stencil_port_controller_flush;
wire op_hcompute_hw_output_stencil_port_controller_valid;
wire [15:0] op_hcompute_hw_output_stencil_port_controller_d [3:0];
wire op_hcompute_hw_output_stencil_read_start_in;
wire op_hcompute_hw_output_stencil_read_start_out;
wire [15:0] op_hcompute_hw_output_stencil_read_start_control_vars_in [3:0];
wire [15:0] op_hcompute_hw_output_stencil_read_start_control_vars_out [3:0];
wire op_hcompute_hw_output_stencil_write_start_in;
wire [15:0] op_hcompute_hw_output_stencil_write_start_control_vars_in [3:0];
wire [15:0] op_hcompute_hw_output_stencil_write_start_control_vars_out [3:0];
assign arr__U20_clk = clk;
assign arr__U20_in[3] = op_hcompute_hw_output_stencil_port_controller_d[3];
assign arr__U20_in[2] = op_hcompute_hw_output_stencil_port_controller_d[2];
assign arr__U20_in[1] = op_hcompute_hw_output_stencil_port_controller_d[1];
assign arr__U20_in[0] = op_hcompute_hw_output_stencil_port_controller_d[0];
array_delay_U21 arr__U20 (
    .clk(arr__U20_clk),
    .in(arr__U20_in),
    .out(arr__U20_out)
);
assign arr__U29_clk = clk;
assign arr__U29_in[3] = op_hcompute_hw_output_stencil_port_controller_d[3];
assign arr__U29_in[2] = op_hcompute_hw_output_stencil_port_controller_d[2];
assign arr__U29_in[1] = op_hcompute_hw_output_stencil_port_controller_d[1];
assign arr__U29_in[0] = op_hcompute_hw_output_stencil_port_controller_d[0];
array_delay_U30 arr__U29 (
    .clk(arr__U29_clk),
    .in(arr__U29_in),
    .out(arr__U29_out)
);
assign conv_stencil_clk = clk;
assign conv_stencil_flush = flush;
assign conv_stencil_rst_n = rst_n;
assign conv_stencil_op_hcompute_conv_stencil_1_write[0] = op_hcompute_conv_stencil_1_conv_stencil_op_hcompute_conv_stencil_1_write[0];
assign conv_stencil_op_hcompute_conv_stencil_2_write[0] = op_hcompute_conv_stencil_2_conv_stencil_op_hcompute_conv_stencil_2_write[0];
assign conv_stencil_op_hcompute_conv_stencil_3_write[0] = op_hcompute_conv_stencil_3_conv_stencil_op_hcompute_conv_stencil_3_write[0];
assign conv_stencil_op_hcompute_conv_stencil_4_write[0] = op_hcompute_conv_stencil_4_conv_stencil_op_hcompute_conv_stencil_4_write[0];
assign conv_stencil_op_hcompute_conv_stencil_5_write[0] = op_hcompute_conv_stencil_5_conv_stencil_op_hcompute_conv_stencil_5_write[0];
assign conv_stencil_op_hcompute_conv_stencil_write[0] = op_hcompute_conv_stencil_conv_stencil_op_hcompute_conv_stencil_write[0];
conv_stencil_ub conv_stencil (
    .clk(conv_stencil_clk),
    .flush(conv_stencil_flush),
    .rst_n(conv_stencil_rst_n),
    .op_hcompute_conv_stencil_1_write(conv_stencil_op_hcompute_conv_stencil_1_write),
    .op_hcompute_conv_stencil_2_write(conv_stencil_op_hcompute_conv_stencil_2_write),
    .op_hcompute_conv_stencil_3_read(conv_stencil_op_hcompute_conv_stencil_3_read),
    .op_hcompute_conv_stencil_3_write(conv_stencil_op_hcompute_conv_stencil_3_write),
    .op_hcompute_conv_stencil_4_read(conv_stencil_op_hcompute_conv_stencil_4_read),
    .op_hcompute_conv_stencil_4_write(conv_stencil_op_hcompute_conv_stencil_4_write),
    .op_hcompute_conv_stencil_5_read(conv_stencil_op_hcompute_conv_stencil_5_read),
    .op_hcompute_conv_stencil_5_write(conv_stencil_op_hcompute_conv_stencil_5_write),
    .op_hcompute_conv_stencil_write(conv_stencil_op_hcompute_conv_stencil_write),
    .op_hcompute_hw_output_stencil_read(conv_stencil_op_hcompute_hw_output_stencil_read)
);
assign delay_reg__U18_clk = clk;
assign delay_reg__U18_in = op_hcompute_hw_output_stencil_port_controller_valid;
corebit_reg #(
    .clk_posedge(1'b1),
    .init(1'b0)
) delay_reg__U18 (
    .clk(delay_reg__U18_clk),
    .in(delay_reg__U18_in),
    .out(delay_reg__U18_out)
);
assign delay_reg__U27_clk = clk;
assign delay_reg__U27_in = op_hcompute_hw_output_stencil_port_controller_valid;
corebit_reg #(
    .clk_posedge(1'b1),
    .init(1'b0)
) delay_reg__U27 (
    .clk(delay_reg__U27_clk),
    .in(delay_reg__U27_in),
    .out(delay_reg__U27_out)
);
assign hw_input_global_wrapper_stencil_clk = clk;
assign hw_input_global_wrapper_stencil_flush = flush;
assign hw_input_global_wrapper_stencil_rst_n = rst_n;
assign hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write[0] = op_hcompute_hw_input_global_wrapper_stencil_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write[0];
hw_input_global_wrapper_stencil_ub hw_input_global_wrapper_stencil (
    .clk(hw_input_global_wrapper_stencil_clk),
    .flush(hw_input_global_wrapper_stencil_flush),
    .rst_n(hw_input_global_wrapper_stencil_rst_n),
    .op_hcompute_conv_stencil_3_read(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read),
    .op_hcompute_conv_stencil_4_read(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read),
    .op_hcompute_conv_stencil_5_read(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read),
    .op_hcompute_hw_input_global_wrapper_stencil_write(hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write)
);
assign hw_kernel_global_wrapper_stencil_clk = clk;
assign hw_kernel_global_wrapper_stencil_flush = flush;
assign hw_kernel_global_wrapper_stencil_rst_n = rst_n;
assign hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write[0] = op_hcompute_hw_kernel_global_wrapper_stencil_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
hw_kernel_global_wrapper_stencil_ub hw_kernel_global_wrapper_stencil (
    .clk(hw_kernel_global_wrapper_stencil_clk),
    .flush(hw_kernel_global_wrapper_stencil_flush),
    .rst_n(hw_kernel_global_wrapper_stencil_rst_n),
    .op_hcompute_conv_stencil_3_read(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read),
    .op_hcompute_conv_stencil_4_read(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read),
    .op_hcompute_conv_stencil_5_read(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read),
    .op_hcompute_hw_kernel_global_wrapper_stencil_write(hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write)
);
assign op_hcompute_conv_stencil_clk = clk;
cu_op_hcompute_conv_stencil op_hcompute_conv_stencil (
    .clk(op_hcompute_conv_stencil_clk),
    .conv_stencil_op_hcompute_conv_stencil_write(op_hcompute_conv_stencil_conv_stencil_op_hcompute_conv_stencil_write)
);
assign op_hcompute_conv_stencil_1_clk = clk;
cu_op_hcompute_conv_stencil_1 op_hcompute_conv_stencil_1 (
    .clk(op_hcompute_conv_stencil_1_clk),
    .conv_stencil_op_hcompute_conv_stencil_1_write(op_hcompute_conv_stencil_1_conv_stencil_op_hcompute_conv_stencil_1_write)
);
assign op_hcompute_conv_stencil_2_clk = clk;
cu_op_hcompute_conv_stencil_2 op_hcompute_conv_stencil_2 (
    .clk(op_hcompute_conv_stencil_2_clk),
    .conv_stencil_op_hcompute_conv_stencil_2_write(op_hcompute_conv_stencil_2_conv_stencil_op_hcompute_conv_stencil_2_write)
);
assign op_hcompute_conv_stencil_3_clk = clk;
assign op_hcompute_conv_stencil_3_conv_stencil_op_hcompute_conv_stencil_3_read[0] = conv_stencil_op_hcompute_conv_stencil_3_read[0];
assign op_hcompute_conv_stencil_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[7] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[7];
assign op_hcompute_conv_stencil_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[6] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[6];
assign op_hcompute_conv_stencil_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[5] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[5];
assign op_hcompute_conv_stencil_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[4] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[4];
assign op_hcompute_conv_stencil_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[3] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[3];
assign op_hcompute_conv_stencil_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[2] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[2];
assign op_hcompute_conv_stencil_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[1] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[1];
assign op_hcompute_conv_stencil_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[0] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[0];
assign op_hcompute_conv_stencil_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[7] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[7];
assign op_hcompute_conv_stencil_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[6] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[6];
assign op_hcompute_conv_stencil_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[5] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[5];
assign op_hcompute_conv_stencil_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[4] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[4];
assign op_hcompute_conv_stencil_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[3] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[3];
assign op_hcompute_conv_stencil_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[2] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[2];
assign op_hcompute_conv_stencil_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[1] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[1];
assign op_hcompute_conv_stencil_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[0] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[0];
cu_op_hcompute_conv_stencil_3 op_hcompute_conv_stencil_3 (
    .clk(op_hcompute_conv_stencil_3_clk),
    .conv_stencil_op_hcompute_conv_stencil_3_read(op_hcompute_conv_stencil_3_conv_stencil_op_hcompute_conv_stencil_3_read),
    .hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read(op_hcompute_conv_stencil_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read),
    .hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read(op_hcompute_conv_stencil_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read),
    .conv_stencil_op_hcompute_conv_stencil_3_write(op_hcompute_conv_stencil_3_conv_stencil_op_hcompute_conv_stencil_3_write)
);
assign op_hcompute_conv_stencil_4_clk = clk;
assign op_hcompute_conv_stencil_4_conv_stencil_op_hcompute_conv_stencil_4_read[0] = conv_stencil_op_hcompute_conv_stencil_4_read[0];
assign op_hcompute_conv_stencil_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[7] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[7];
assign op_hcompute_conv_stencil_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[6] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[6];
assign op_hcompute_conv_stencil_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[5] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[5];
assign op_hcompute_conv_stencil_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[4] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[4];
assign op_hcompute_conv_stencil_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[3] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[3];
assign op_hcompute_conv_stencil_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[2] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[2];
assign op_hcompute_conv_stencil_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[1] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[1];
assign op_hcompute_conv_stencil_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[0] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[0];
assign op_hcompute_conv_stencil_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[7] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[7];
assign op_hcompute_conv_stencil_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[6] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[6];
assign op_hcompute_conv_stencil_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[5] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[5];
assign op_hcompute_conv_stencil_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[4] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[4];
assign op_hcompute_conv_stencil_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[3] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[3];
assign op_hcompute_conv_stencil_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[2] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[2];
assign op_hcompute_conv_stencil_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[1] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[1];
assign op_hcompute_conv_stencil_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[0] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[0];
cu_op_hcompute_conv_stencil_4 op_hcompute_conv_stencil_4 (
    .clk(op_hcompute_conv_stencil_4_clk),
    .conv_stencil_op_hcompute_conv_stencil_4_read(op_hcompute_conv_stencil_4_conv_stencil_op_hcompute_conv_stencil_4_read),
    .hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read(op_hcompute_conv_stencil_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read),
    .hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read(op_hcompute_conv_stencil_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read),
    .conv_stencil_op_hcompute_conv_stencil_4_write(op_hcompute_conv_stencil_4_conv_stencil_op_hcompute_conv_stencil_4_write)
);
assign op_hcompute_conv_stencil_5_clk = clk;
assign op_hcompute_conv_stencil_5_conv_stencil_op_hcompute_conv_stencil_5_read[0] = conv_stencil_op_hcompute_conv_stencil_5_read[0];
assign op_hcompute_conv_stencil_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[7] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[7];
assign op_hcompute_conv_stencil_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[6] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[6];
assign op_hcompute_conv_stencil_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[5] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[5];
assign op_hcompute_conv_stencil_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[4] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[4];
assign op_hcompute_conv_stencil_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[3] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[3];
assign op_hcompute_conv_stencil_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[2] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[2];
assign op_hcompute_conv_stencil_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[1] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[1];
assign op_hcompute_conv_stencil_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[0] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[0];
assign op_hcompute_conv_stencil_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[7] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[7];
assign op_hcompute_conv_stencil_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[6] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[6];
assign op_hcompute_conv_stencil_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[5] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[5];
assign op_hcompute_conv_stencil_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[4] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[4];
assign op_hcompute_conv_stencil_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[3] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[3];
assign op_hcompute_conv_stencil_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[2] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[2];
assign op_hcompute_conv_stencil_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[1] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[1];
assign op_hcompute_conv_stencil_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[0] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[0];
cu_op_hcompute_conv_stencil_5 op_hcompute_conv_stencil_5 (
    .clk(op_hcompute_conv_stencil_5_clk),
    .conv_stencil_op_hcompute_conv_stencil_5_read(op_hcompute_conv_stencil_5_conv_stencil_op_hcompute_conv_stencil_5_read),
    .hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read(op_hcompute_conv_stencil_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read),
    .hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read(op_hcompute_conv_stencil_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read),
    .conv_stencil_op_hcompute_conv_stencil_5_write(op_hcompute_conv_stencil_5_conv_stencil_op_hcompute_conv_stencil_5_write)
);
assign op_hcompute_hw_input_global_wrapper_stencil_clk = clk;
assign op_hcompute_hw_input_global_wrapper_stencil_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read[0] = hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read[0];
cu_op_hcompute_hw_input_global_wrapper_stencil op_hcompute_hw_input_global_wrapper_stencil (
    .clk(op_hcompute_hw_input_global_wrapper_stencil_clk),
    .hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read(op_hcompute_hw_input_global_wrapper_stencil_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read),
    .hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write(op_hcompute_hw_input_global_wrapper_stencil_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write)
);
assign op_hcompute_hw_input_global_wrapper_stencil_exe_start_in = op_hcompute_hw_input_global_wrapper_stencil_port_controller_valid;
op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U3 op_hcompute_hw_input_global_wrapper_stencil_exe_start (
    .in(op_hcompute_hw_input_global_wrapper_stencil_exe_start_in),
    .out(op_hcompute_hw_input_global_wrapper_stencil_exe_start_out)
);
assign op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_in[3] = op_hcompute_hw_input_global_wrapper_stencil_port_controller_d[3];
assign op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_in[2] = op_hcompute_hw_input_global_wrapper_stencil_port_controller_d[2];
assign op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_in[1] = op_hcompute_hw_input_global_wrapper_stencil_port_controller_d[1];
assign op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_in[0] = op_hcompute_hw_input_global_wrapper_stencil_port_controller_d[0];
op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_pt__U4 op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars (
    .in(op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_in),
    .out(op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_out)
);
assign op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk = clk;
assign op_hcompute_hw_input_global_wrapper_stencil_port_controller_rst_n = rst_n;
assign op_hcompute_hw_input_global_wrapper_stencil_port_controller_flush = flush;
affine_controller__U0 op_hcompute_hw_input_global_wrapper_stencil_port_controller (
    .clk(op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk),
    .rst_n(op_hcompute_hw_input_global_wrapper_stencil_port_controller_rst_n),
    .flush(op_hcompute_hw_input_global_wrapper_stencil_port_controller_flush),
    .valid(op_hcompute_hw_input_global_wrapper_stencil_port_controller_valid),
    .d(op_hcompute_hw_input_global_wrapper_stencil_port_controller_d)
);
assign op_hcompute_hw_input_global_wrapper_stencil_read_start_in = op_hcompute_hw_input_global_wrapper_stencil_port_controller_valid;
op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U1 op_hcompute_hw_input_global_wrapper_stencil_read_start (
    .in(op_hcompute_hw_input_global_wrapper_stencil_read_start_in),
    .out(hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en)
);
assign op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_in[3] = op_hcompute_hw_input_global_wrapper_stencil_port_controller_d[3];
assign op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_in[2] = op_hcompute_hw_input_global_wrapper_stencil_port_controller_d[2];
assign op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_in[1] = op_hcompute_hw_input_global_wrapper_stencil_port_controller_d[1];
assign op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_in[0] = op_hcompute_hw_input_global_wrapper_stencil_port_controller_d[0];
op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_pt__U2 op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars (
    .in(op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_in),
    .out(op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_out)
);
assign op_hcompute_hw_input_global_wrapper_stencil_write_start_in = op_hcompute_hw_input_global_wrapper_stencil_port_controller_valid;
op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U5 op_hcompute_hw_input_global_wrapper_stencil_write_start (
    .in(op_hcompute_hw_input_global_wrapper_stencil_write_start_in),
    .out(op_hcompute_hw_input_global_wrapper_stencil_write_start_out)
);
assign op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_in[3] = op_hcompute_hw_input_global_wrapper_stencil_port_controller_d[3];
assign op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_in[2] = op_hcompute_hw_input_global_wrapper_stencil_port_controller_d[2];
assign op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_in[1] = op_hcompute_hw_input_global_wrapper_stencil_port_controller_d[1];
assign op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_in[0] = op_hcompute_hw_input_global_wrapper_stencil_port_controller_d[0];
op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_pt__U6 op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars (
    .in(op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_in),
    .out(op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_out)
);
assign op_hcompute_hw_kernel_global_wrapper_stencil_clk = clk;
assign op_hcompute_hw_kernel_global_wrapper_stencil_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read[0] = hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read[0];
cu_op_hcompute_hw_kernel_global_wrapper_stencil op_hcompute_hw_kernel_global_wrapper_stencil (
    .clk(op_hcompute_hw_kernel_global_wrapper_stencil_clk),
    .hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read(op_hcompute_hw_kernel_global_wrapper_stencil_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read),
    .hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write(op_hcompute_hw_kernel_global_wrapper_stencil_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write)
);
assign op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_in = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_valid;
op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_pt__U10 op_hcompute_hw_kernel_global_wrapper_stencil_exe_start (
    .in(op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_in),
    .out(op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_out)
);
assign op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_in[4] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[4];
assign op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_in[3] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[3];
assign op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_in[2] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[2];
assign op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_in[1] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[1];
assign op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_in[0] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[0];
op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_pt__U11 op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars (
    .in(op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_in),
    .out(op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_out)
);
assign op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_clk = clk;
assign op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_rst_n = rst_n;
assign op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_flush = flush;
affine_controller__U7 op_hcompute_hw_kernel_global_wrapper_stencil_port_controller (
    .clk(op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_clk),
    .rst_n(op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_rst_n),
    .flush(op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_flush),
    .valid(op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_valid),
    .d(op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d)
);
assign op_hcompute_hw_kernel_global_wrapper_stencil_read_start_in = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_valid;
op_hcompute_hw_kernel_global_wrapper_stencil_read_start_pt__U8 op_hcompute_hw_kernel_global_wrapper_stencil_read_start (
    .in(op_hcompute_hw_kernel_global_wrapper_stencil_read_start_in),
    .out(hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_en)
);
assign op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_in[4] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[4];
assign op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_in[3] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[3];
assign op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_in[2] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[2];
assign op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_in[1] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[1];
assign op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_in[0] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[0];
op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_pt__U9 op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars (
    .in(op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_in),
    .out(op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_out)
);
assign op_hcompute_hw_kernel_global_wrapper_stencil_write_start_in = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_valid;
op_hcompute_hw_kernel_global_wrapper_stencil_write_start_pt__U12 op_hcompute_hw_kernel_global_wrapper_stencil_write_start (
    .in(op_hcompute_hw_kernel_global_wrapper_stencil_write_start_in),
    .out(op_hcompute_hw_kernel_global_wrapper_stencil_write_start_out)
);
assign op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_in[4] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[4];
assign op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_in[3] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[3];
assign op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_in[2] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[2];
assign op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_in[1] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[1];
assign op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_in[0] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[0];
op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_pt__U13 op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars (
    .in(op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_in),
    .out(op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_out)
);
assign op_hcompute_hw_output_stencil_clk = clk;
assign op_hcompute_hw_output_stencil_conv_stencil_op_hcompute_hw_output_stencil_read[0] = conv_stencil_op_hcompute_hw_output_stencil_read[0];
cu_op_hcompute_hw_output_stencil op_hcompute_hw_output_stencil (
    .clk(op_hcompute_hw_output_stencil_clk),
    .conv_stencil_op_hcompute_hw_output_stencil_read(op_hcompute_hw_output_stencil_conv_stencil_op_hcompute_hw_output_stencil_read),
    .hw_output_stencil_op_hcompute_hw_output_stencil_write(op_hcompute_hw_output_stencil_hw_output_stencil_op_hcompute_hw_output_stencil_write)
);
assign op_hcompute_hw_output_stencil_exe_start_in = delay_reg__U18_out;
op_hcompute_hw_output_stencil_exe_start_pt__U17 op_hcompute_hw_output_stencil_exe_start (
    .in(op_hcompute_hw_output_stencil_exe_start_in),
    .out(op_hcompute_hw_output_stencil_exe_start_out)
);
assign op_hcompute_hw_output_stencil_exe_start_control_vars_in[3] = arr__U20_out[3];
assign op_hcompute_hw_output_stencil_exe_start_control_vars_in[2] = arr__U20_out[2];
assign op_hcompute_hw_output_stencil_exe_start_control_vars_in[1] = arr__U20_out[1];
assign op_hcompute_hw_output_stencil_exe_start_control_vars_in[0] = arr__U20_out[0];
op_hcompute_hw_output_stencil_exe_start_control_vars_pt__U19 op_hcompute_hw_output_stencil_exe_start_control_vars (
    .in(op_hcompute_hw_output_stencil_exe_start_control_vars_in),
    .out(op_hcompute_hw_output_stencil_exe_start_control_vars_out)
);
assign op_hcompute_hw_output_stencil_port_controller_clk = clk;
assign op_hcompute_hw_output_stencil_port_controller_rst_n = rst_n;
assign op_hcompute_hw_output_stencil_port_controller_flush = flush;
affine_controller__U14 op_hcompute_hw_output_stencil_port_controller (
    .clk(op_hcompute_hw_output_stencil_port_controller_clk),
    .rst_n(op_hcompute_hw_output_stencil_port_controller_rst_n),
    .flush(op_hcompute_hw_output_stencil_port_controller_flush),
    .valid(op_hcompute_hw_output_stencil_port_controller_valid),
    .d(op_hcompute_hw_output_stencil_port_controller_d)
);
assign op_hcompute_hw_output_stencil_read_start_in = op_hcompute_hw_output_stencil_port_controller_valid;
op_hcompute_hw_output_stencil_read_start_pt__U15 op_hcompute_hw_output_stencil_read_start (
    .in(op_hcompute_hw_output_stencil_read_start_in),
    .out(op_hcompute_hw_output_stencil_read_start_out)
);
assign op_hcompute_hw_output_stencil_read_start_control_vars_in[3] = op_hcompute_hw_output_stencil_port_controller_d[3];
assign op_hcompute_hw_output_stencil_read_start_control_vars_in[2] = op_hcompute_hw_output_stencil_port_controller_d[2];
assign op_hcompute_hw_output_stencil_read_start_control_vars_in[1] = op_hcompute_hw_output_stencil_port_controller_d[1];
assign op_hcompute_hw_output_stencil_read_start_control_vars_in[0] = op_hcompute_hw_output_stencil_port_controller_d[0];
op_hcompute_hw_output_stencil_read_start_control_vars_pt__U16 op_hcompute_hw_output_stencil_read_start_control_vars (
    .in(op_hcompute_hw_output_stencil_read_start_control_vars_in),
    .out(op_hcompute_hw_output_stencil_read_start_control_vars_out)
);
assign op_hcompute_hw_output_stencil_write_start_in = delay_reg__U27_out;
op_hcompute_hw_output_stencil_write_start_pt__U26 op_hcompute_hw_output_stencil_write_start (
    .in(op_hcompute_hw_output_stencil_write_start_in),
    .out(hw_output_stencil_op_hcompute_hw_output_stencil_write_valid)
);
assign op_hcompute_hw_output_stencil_write_start_control_vars_in[3] = arr__U29_out[3];
assign op_hcompute_hw_output_stencil_write_start_control_vars_in[2] = arr__U29_out[2];
assign op_hcompute_hw_output_stencil_write_start_control_vars_in[1] = arr__U29_out[1];
assign op_hcompute_hw_output_stencil_write_start_control_vars_in[0] = arr__U29_out[0];
op_hcompute_hw_output_stencil_write_start_control_vars_pt__U28 op_hcompute_hw_output_stencil_write_start_control_vars (
    .in(op_hcompute_hw_output_stencil_write_start_control_vars_in),
    .out(op_hcompute_hw_output_stencil_write_start_control_vars_out)
);
assign hw_output_stencil_op_hcompute_hw_output_stencil_write[0] = op_hcompute_hw_output_stencil_hw_output_stencil_op_hcompute_hw_output_stencil_write[0];
endmodule

