Analysis & Synthesis report for Aula7
Mon Apr 24 13:09:27 2023
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Mon Apr 24 13:09:27 2023           ;
; Quartus Prime Version       ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name               ; Aula7                                       ;
; Top-level Entity Name       ; Aula7                                       ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; Aula7              ; Aula7              ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; VHDL Show LMF Mapping Messages                                                  ; Off                ;                    ;
; VHDL Version                                                                    ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Mon Apr 24 13:09:22 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Aula7 -c Aula7
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file Aula7.vhd
    Info (12022): Found design unit 1: Aula7-arquitetura File: /home/will/SextoSemestre/DesComp-git/Aula7/Aula7.vhd Line: 42
    Info (12023): Found entity 1: Aula7 File: /home/will/SextoSemestre/DesComp-git/Aula7/Aula7.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file decoderInstru.vhd
    Info (12022): Found design unit 1: decoderInstru-comportamento File: /home/will/SextoSemestre/DesComp-git/Aula7/decoderInstru.vhd Line: 10
    Info (12023): Found entity 1: decoderInstru File: /home/will/SextoSemestre/DesComp-git/Aula7/decoderInstru.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file muxGenerico2x1.vhd
    Info (12022): Found design unit 1: muxGenerico2x1-comportamento File: /home/will/SextoSemestre/DesComp-git/Aula7/muxGenerico2x1.vhd Line: 15
    Info (12023): Found entity 1: muxGenerico2x1 File: /home/will/SextoSemestre/DesComp-git/Aula7/muxGenerico2x1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file memoriaROM.vhd
    Info (12022): Found design unit 1: memoriaROM-assincrona File: /home/will/SextoSemestre/DesComp-git/Aula7/memoriaROM.vhd Line: 16
    Info (12023): Found entity 1: memoriaROM File: /home/will/SextoSemestre/DesComp-git/Aula7/memoriaROM.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file memoriaRAM.vhd
    Info (12022): Found design unit 1: memoriaRAM-rtl File: /home/will/SextoSemestre/DesComp-git/Aula7/memoriaRAM.vhd Line: 21
    Info (12023): Found entity 1: memoriaRAM File: /home/will/SextoSemestre/DesComp-git/Aula7/memoriaRAM.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file logicDesvio.vhd
    Info (12022): Found design unit 1: logicDesvio-comportamento File: /home/will/SextoSemestre/DesComp-git/Aula7/logicDesvio.vhd Line: 13
    Info (12023): Found entity 1: logicDesvio File: /home/will/SextoSemestre/DesComp-git/Aula7/logicDesvio.vhd Line: 4
Info (12021): Found 3 design units, including 1 entities, in source file edgeDetector.vhd
    Info (12022): Found design unit 1: edgeDetector-bordaSubida File: /home/will/SextoSemestre/DesComp-git/Aula7/edgeDetector.vhd Line: 10
    Info (12022): Found design unit 2: edgeDetector-bordaDescida File: /home/will/SextoSemestre/DesComp-git/Aula7/edgeDetector.vhd Line: 23
    Info (12023): Found entity 1: edgeDetector File: /home/will/SextoSemestre/DesComp-git/Aula7/edgeDetector.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file muxGenerico4x1.vhd
    Info (12022): Found design unit 1: muxGenerico4x1-comportamento File: /home/will/SextoSemestre/DesComp-git/Aula7/muxGenerico4x1.vhd Line: 14
    Info (12023): Found entity 1: muxGenerico4x1 File: /home/will/SextoSemestre/DesComp-git/Aula7/muxGenerico4x1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file registradorBooleano.vhd
    Info (12022): Found design unit 1: registradorBooleano-comportamento File: /home/will/SextoSemestre/DesComp-git/Aula7/registradorBooleano.vhd Line: 15
    Info (12023): Found entity 1: registradorBooleano File: /home/will/SextoSemestre/DesComp-git/Aula7/registradorBooleano.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ULASomaSubvhd.vhd
    Info (12022): Found design unit 1: ULASomaSub-comportamento File: /home/will/SextoSemestre/DesComp-git/Aula7/ULASomaSubvhd.vhd Line: 16
    Info (12023): Found entity 1: ULASomaSub File: /home/will/SextoSemestre/DesComp-git/Aula7/ULASomaSubvhd.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file somaConstante.vhd
    Info (12022): Found design unit 1: somaConstante-comportamento File: /home/will/SextoSemestre/DesComp-git/Aula7/somaConstante.vhd Line: 18
    Info (12023): Found entity 1: somaConstante File: /home/will/SextoSemestre/DesComp-git/Aula7/somaConstante.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file CPU.vhd
    Info (12022): Found design unit 1: CPU-arquitetura File: /home/will/SextoSemestre/DesComp-git/Aula7/CPU.vhd Line: 34
    Info (12023): Found entity 1: CPU File: /home/will/SextoSemestre/DesComp-git/Aula7/CPU.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file decoder3x8.vhdl
    Info (12022): Found design unit 1: decoder3x8-comportamento File: /home/will/SextoSemestre/DesComp-git/Aula7/decoder3x8.vhdl Line: 10
    Info (12023): Found entity 1: decoder3x8 File: /home/will/SextoSemestre/DesComp-git/Aula7/decoder3x8.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file buffer_3_state_8portas.vhd
    Info (12022): Found design unit 1: buffer_3_state_8_portas-comportamento File: /home/will/SextoSemestre/DesComp-git/Aula7/buffer_3_state_8portas.vhd Line: 11
    Info (12023): Found entity 1: buffer_3_state_8_portas File: /home/will/SextoSemestre/DesComp-git/Aula7/buffer_3_state_8portas.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file conversorHex7Seg.vhd
    Info (12022): Found design unit 1: conversorHex7Seg-comportamento File: /home/will/SextoSemestre/DesComp-git/Aula7/conversorHex7Seg.vhd Line: 17
    Info (12023): Found entity 1: conversorHex7Seg File: /home/will/SextoSemestre/DesComp-git/Aula7/conversorHex7Seg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file registradorGenerico.vhd
    Info (12022): Found design unit 1: registradorGenerico-comportamento File: /home/will/SextoSemestre/DesComp-git/Aula7/registradorGenerico.vhd Line: 15
    Info (12023): Found entity 1: registradorGenerico File: /home/will/SextoSemestre/DesComp-git/Aula7/registradorGenerico.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file buffer_3_state_1porta.vhd
    Info (12022): Found design unit 1: buffer_3_state_1porta-comportamento File: /home/will/SextoSemestre/DesComp-git/Aula7/buffer_3_state_1porta.vhd Line: 12
    Info (12023): Found entity 1: buffer_3_state_1porta File: /home/will/SextoSemestre/DesComp-git/Aula7/buffer_3_state_1porta.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file debounceMem.vhd
    Info (12022): Found design unit 1: debounceMem-comportamento File: /home/will/SextoSemestre/DesComp-git/Aula7/debounceMem.vhd Line: 12
    Info (12023): Found entity 1: debounceMem File: /home/will/SextoSemestre/DesComp-git/Aula7/debounceMem.vhd Line: 4
Info (12127): Elaborating entity "Aula7" for the top level hierarchy
Info (12128): Elaborating entity "CPU" for hierarchy "CPU:CPU" File: /home/will/SextoSemestre/DesComp-git/Aula7/Aula7.vhd Line: 126
Warning (10541): VHDL Signal Declaration warning at CPU.vhd(45): used implicit default value for signal "Reset_A" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/will/SextoSemestre/DesComp-git/Aula7/CPU.vhd Line: 45
Warning (10036): Verilog HDL or VHDL warning at CPU.vhd(55): object "Valor_Imediato" assigned a value but never read File: /home/will/SextoSemestre/DesComp-git/Aula7/CPU.vhd Line: 55
Warning (10541): VHDL Signal Declaration warning at CPU.vhd(64): used implicit default value for signal "empty" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/will/SextoSemestre/DesComp-git/Aula7/CPU.vhd Line: 64
Warning (10036): Verilog HDL or VHDL warning at CPU.vhd(72): object "EnderecoRam" assigned a value but never read File: /home/will/SextoSemestre/DesComp-git/Aula7/CPU.vhd Line: 72
Info (12128): Elaborating entity "muxGenerico2x1" for hierarchy "CPU:CPU|muxGenerico2x1:MUX1" File: /home/will/SextoSemestre/DesComp-git/Aula7/CPU.vhd Line: 76
Info (12128): Elaborating entity "muxGenerico4x1" for hierarchy "CPU:CPU|muxGenerico4x1:MUX2" File: /home/will/SextoSemestre/DesComp-git/Aula7/CPU.vhd Line: 82
Info (12128): Elaborating entity "registradorGenerico" for hierarchy "CPU:CPU|registradorGenerico:REGA" File: /home/will/SextoSemestre/DesComp-git/Aula7/CPU.vhd Line: 92
Info (12128): Elaborating entity "registradorGenerico" for hierarchy "CPU:CPU|registradorGenerico:REGRetorno" File: /home/will/SextoSemestre/DesComp-git/Aula7/CPU.vhd Line: 95
Info (12128): Elaborating entity "registradorBooleano" for hierarchy "CPU:CPU|registradorBooleano:REGFlag" File: /home/will/SextoSemestre/DesComp-git/Aula7/CPU.vhd Line: 98
Info (12128): Elaborating entity "somaConstante" for hierarchy "CPU:CPU|somaConstante:incrementaPC" File: /home/will/SextoSemestre/DesComp-git/Aula7/CPU.vhd Line: 107
Info (12128): Elaborating entity "logicDesvio" for hierarchy "CPU:CPU|logicDesvio:logicaDesvio" File: /home/will/SextoSemestre/DesComp-git/Aula7/CPU.vhd Line: 110
Info (12128): Elaborating entity "ULASomaSub" for hierarchy "CPU:CPU|ULASomaSub:ULA1" File: /home/will/SextoSemestre/DesComp-git/Aula7/CPU.vhd Line: 114
Info (12128): Elaborating entity "decoderInstru" for hierarchy "CPU:CPU|decoderInstru:DECODER" File: /home/will/SextoSemestre/DesComp-git/Aula7/CPU.vhd Line: 119
Info (12128): Elaborating entity "memoriaRAM" for hierarchy "memoriaRAM:RAM" File: /home/will/SextoSemestre/DesComp-git/Aula7/Aula7.vhd Line: 144
Info (12128): Elaborating entity "memoriaROM" for hierarchy "memoriaROM:ROM1" File: /home/will/SextoSemestre/DesComp-git/Aula7/Aula7.vhd Line: 147
Error (10324): VHDL Expression error at memoriaROM.vhd(347): expression ""0000000000000000000000"" has 22 elements ; expected 13 elements. File: /home/will/SextoSemestre/DesComp-git/Aula7/memoriaROM.vhd Line: 347
Error (12152): Can't elaborate user hierarchy "memoriaROM:ROM1" File: /home/will/SextoSemestre/DesComp-git/Aula7/Aula7.vhd Line: 147
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings
    Error: Peak virtual memory: 472 megabytes
    Error: Processing ended: Mon Apr 24 13:09:27 2023
    Error: Elapsed time: 00:00:05
    Error: Total CPU time (on all processors): 00:00:12


