Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Mar  2 10:22:17 2019
| Host         : DESKTOP-KC9HGNO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputFF/Q_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputShiftRegister/out_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputShiftRegister/out_reg[7]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/CHANNELS/CLK_DIV2/ff0/Q_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/Q_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/CHANNELS/MASK_HSCK/ff0/Q_reg/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/CHANNELS/MASK_HSCK/ff1/Q_reg/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/CHANNELS/PULSE_CNTR/r_reg_reg[0]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/CHANNELS/PULSE_CNTR/r_reg_reg[1]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/CHANNELS/PULSE_CNTR/r_reg_reg[2]/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/CHANNELS/PULSE_CNTR/r_reg_reg[3]/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/CHANNELS/PULSE_CNTR/r_reg_reg[4]/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/CHANNELS/PULSE_CNTR/r_reg_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg3_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg3_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff1/Q_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff2/Q_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff3/Q_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff4/Q_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff5/Q_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff6/Q_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff7/Q_reg/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/FSM_onehot_state_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/TxFIFO/inst/mem_reg/DOPBDOP[0] (HIGH)

 There are 57 register/latch pins with no clock driven by root clock pin: design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 470 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.098        0.000                      0                30623        0.019        0.000                      0                30623        3.750        0.000                       0                 10657  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.098        0.000                      0                30522        0.019        0.000                      0                30522        3.750        0.000                       0                 10657  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               1.783        0.000                      0                  101        0.357        0.000                      0                  101  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.098ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.098ns  (required time - arrival time)
  Source:                 design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputShiftRegister/out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputFF/Q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.473ns  (logic 0.722ns (49.009%)  route 0.751ns (50.991%))
  Logic Levels:           0  
  Clock Path Skew:        -2.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 7.634 - 5.000 ) 
    Source Clock Delay      (SCD):    4.959ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       2.297     3.591    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/PULSE_CNTR/s00_axi_aclk
    SLICE_X42Y80         LUT5 (Prop_lut5_I1_O)        0.146     3.737 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/PULSE_CNTR/data_out[31]_i_1/O
                         net (fo=115, routed)         1.222     4.959    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputShiftRegister/debug_out_shift_int
    SLICE_X54Y82         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputShiftRegister/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDCE (Prop_fdce_C_Q)         0.722     5.681 r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputShiftRegister/out_reg[7]/Q
                         net (fo=7, routed)           0.751     6.432    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputFF/m00_axis_tvalid
    SLICE_X52Y80         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputFF/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.455     7.634    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputFF/in01
    SLICE_X52Y80         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputFF/Q_reg/C  (IS_INVERTED)
                         clock pessimism              0.115     7.749    
                         clock uncertainty           -0.154     7.595    
    SLICE_X52Y80         FDCE (Setup_fdce_C_D)       -0.064     7.531    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputFF/Q_reg
  -------------------------------------------------------------------
                         required time                          7.531    
                         arrival time                          -6.432    
  -------------------------------------------------------------------
                         slack                                  1.098    

Slack (MET) :             1.923ns  (required time - arrival time)
  Source:                 design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR5/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        1.578ns  (logic 0.580ns (36.758%)  route 0.998ns (63.242%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    4.139ns = ( 9.139 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.794     8.088    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/s00_axi_aclk
    SLICE_X38Y77         LUT4 (Prop_lut4_I3_O)        0.124     8.212 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/r_reg[7]_i_2/O
                         net (fo=114, routed)         0.927     9.139    design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR5/debug_in_shift_int
    SLICE_X48Y81         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR5/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDCE (Prop_fdce_C_Q)         0.456     9.595 r  design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR5/r_reg_reg[1]/Q
                         net (fo=7, routed)           0.998    10.592    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/r_reg_reg[7]_4[1]
    SLICE_X47Y83         LUT6 (Prop_lut6_I3_O)        0.124    10.716 r  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_rdata[25]_i_1/O
                         net (fo=1, routed)           0.000    10.716    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/reg_data_out[25]
    SLICE_X47Y83         FDRE                                         r  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.471    12.650    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y83         FDRE                                         r  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
                         clock pessimism              0.115    12.765    
                         clock uncertainty           -0.154    12.611    
    SLICE_X47Y83         FDRE (Setup_fdre_C_D)        0.029    12.640    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         12.640    
                         arrival time                         -10.716    
  -------------------------------------------------------------------
                         slack                                  1.923    

Slack (MET) :             1.958ns  (required time - arrival time)
  Source:                 design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR5/r_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        1.592ns  (logic 0.715ns (44.921%)  route 0.877ns (55.079%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 12.649 - 10.000 ) 
    Source Clock Delay      (SCD):    4.139ns = ( 9.139 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.794     8.088    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/s00_axi_aclk
    SLICE_X38Y77         LUT4 (Prop_lut4_I3_O)        0.124     8.212 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/r_reg[7]_i_2/O
                         net (fo=114, routed)         0.927     9.139    design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR5/debug_in_shift_int
    SLICE_X48Y81         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR5/r_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDCE (Prop_fdce_C_Q)         0.419     9.558 r  design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR5/r_reg_reg[4]/Q
                         net (fo=4, routed)           0.877    10.434    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/r_reg_reg[7]_4[4]
    SLICE_X46Y82         LUT6 (Prop_lut6_I3_O)        0.296    10.730 r  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_rdata[28]_i_1/O
                         net (fo=1, routed)           0.000    10.730    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/reg_data_out[28]
    SLICE_X46Y82         FDRE                                         r  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.470    12.649    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y82         FDRE                                         r  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                         clock pessimism              0.115    12.764    
                         clock uncertainty           -0.154    12.610    
    SLICE_X46Y82         FDRE (Setup_fdre_C_D)        0.079    12.689    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         12.689    
                         arrival time                         -10.730    
  -------------------------------------------------------------------
                         slack                                  1.958    

Slack (MET) :             2.017ns  (required time - arrival time)
  Source:                 design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR5/r_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        1.587ns  (logic 0.773ns (48.720%)  route 0.814ns (51.280%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    4.083ns = ( 9.083 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.794     8.088    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/s00_axi_aclk
    SLICE_X38Y77         LUT4 (Prop_lut4_I3_O)        0.124     8.212 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/r_reg[7]_i_2/O
                         net (fo=114, routed)         0.872     9.083    design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR5/debug_in_shift_int
    SLICE_X46Y80         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR5/r_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDCE (Prop_fdce_C_Q)         0.478     9.561 r  design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR5/r_reg_reg[7]/Q
                         net (fo=2, routed)           0.814    10.375    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/r_reg_reg[7]_4[7]
    SLICE_X46Y81         LUT6 (Prop_lut6_I3_O)        0.295    10.670 r  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_rdata[31]_i_1/O
                         net (fo=1, routed)           0.000    10.670    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/reg_data_out[31]
    SLICE_X46Y81         FDRE                                         r  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.468    12.647    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y81         FDRE                                         r  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                         clock pessimism              0.115    12.762    
                         clock uncertainty           -0.154    12.608    
    SLICE_X46Y81         FDRE (Setup_fdre_C_D)        0.079    12.687    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                         12.687    
                         arrival time                         -10.670    
  -------------------------------------------------------------------
                         slack                                  2.017    

Slack (MET) :             2.044ns  (required time - arrival time)
  Source:                 design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR5/r_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        1.504ns  (logic 0.718ns (47.743%)  route 0.786ns (52.257%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 12.649 - 10.000 ) 
    Source Clock Delay      (SCD):    4.139ns = ( 9.139 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.794     8.088    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/s00_axi_aclk
    SLICE_X38Y77         LUT4 (Prop_lut4_I3_O)        0.124     8.212 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/r_reg[7]_i_2/O
                         net (fo=114, routed)         0.927     9.139    design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR5/debug_in_shift_int
    SLICE_X48Y81         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR5/r_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDCE (Prop_fdce_C_Q)         0.419     9.558 r  design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR5/r_reg_reg[2]/Q
                         net (fo=6, routed)           0.786    10.343    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/r_reg_reg[7]_4[2]
    SLICE_X46Y82         LUT6 (Prop_lut6_I3_O)        0.299    10.642 r  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000    10.642    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/reg_data_out[26]
    SLICE_X46Y82         FDRE                                         r  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.470    12.649    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y82         FDRE                                         r  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism              0.115    12.764    
                         clock uncertainty           -0.154    12.610    
    SLICE_X46Y82         FDRE (Setup_fdre_C_D)        0.077    12.687    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                         12.687    
                         arrival time                         -10.642    
  -------------------------------------------------------------------
                         slack                                  2.044    

Slack (MET) :             2.129ns  (required time - arrival time)
  Source:                 design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR5/r_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        1.423ns  (logic 0.580ns (40.752%)  route 0.843ns (59.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 12.649 - 10.000 ) 
    Source Clock Delay      (SCD):    4.139ns = ( 9.139 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.794     8.088    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/s00_axi_aclk
    SLICE_X38Y77         LUT4 (Prop_lut4_I3_O)        0.124     8.212 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/r_reg[7]_i_2/O
                         net (fo=114, routed)         0.927     9.139    design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR5/debug_in_shift_int
    SLICE_X48Y81         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR5/r_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDCE (Prop_fdce_C_Q)         0.456     9.595 r  design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR5/r_reg_reg[3]/Q
                         net (fo=5, routed)           0.843    10.438    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/r_reg_reg[7]_4[3]
    SLICE_X46Y82         LUT6 (Prop_lut6_I3_O)        0.124    10.562 r  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000    10.562    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/reg_data_out[27]
    SLICE_X46Y82         FDRE                                         r  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.470    12.649    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y82         FDRE                                         r  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
                         clock pessimism              0.115    12.764    
                         clock uncertainty           -0.154    12.610    
    SLICE_X46Y82         FDRE (Setup_fdre_C_D)        0.081    12.691    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         12.691    
                         arrival time                         -10.562    
  -------------------------------------------------------------------
                         slack                                  2.129    

Slack (MET) :             2.291ns  (required time - arrival time)
  Source:                 design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR5/r_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        1.314ns  (logic 0.642ns (48.848%)  route 0.672ns (51.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    4.083ns = ( 9.083 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.794     8.088    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/s00_axi_aclk
    SLICE_X38Y77         LUT4 (Prop_lut4_I3_O)        0.124     8.212 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/r_reg[7]_i_2/O
                         net (fo=114, routed)         0.872     9.083    design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR5/debug_in_shift_int
    SLICE_X46Y80         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR5/r_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDCE (Prop_fdce_C_Q)         0.518     9.601 r  design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR5/r_reg_reg[6]/Q
                         net (fo=3, routed)           0.672    10.274    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/r_reg_reg[7]_4[6]
    SLICE_X46Y81         LUT6 (Prop_lut6_I3_O)        0.124    10.398 r  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_rdata[30]_i_1/O
                         net (fo=1, routed)           0.000    10.398    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/reg_data_out[30]
    SLICE_X46Y81         FDRE                                         r  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.468    12.647    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y81         FDRE                                         r  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                         clock pessimism              0.115    12.762    
                         clock uncertainty           -0.154    12.608    
    SLICE_X46Y81         FDRE (Setup_fdre_C_D)        0.081    12.689    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         12.689    
                         arrival time                         -10.398    
  -------------------------------------------------------------------
                         slack                                  2.291    

Slack (MET) :             2.310ns  (required time - arrival time)
  Source:                 design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR5/r_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        1.240ns  (logic 0.580ns (46.756%)  route 0.660ns (53.244%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 12.649 - 10.000 ) 
    Source Clock Delay      (SCD):    4.139ns = ( 9.139 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.794     8.088    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/s00_axi_aclk
    SLICE_X38Y77         LUT4 (Prop_lut4_I3_O)        0.124     8.212 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/r_reg[7]_i_2/O
                         net (fo=114, routed)         0.927     9.139    design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR5/debug_in_shift_int
    SLICE_X48Y81         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR5/r_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDCE (Prop_fdce_C_Q)         0.456     9.595 r  design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR5/r_reg_reg[5]/Q
                         net (fo=3, routed)           0.660    10.255    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/r_reg_reg[7]_4[5]
    SLICE_X46Y82         LUT6 (Prop_lut6_I3_O)        0.124    10.379 r  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_rdata[29]_i_1/O
                         net (fo=1, routed)           0.000    10.379    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/reg_data_out[29]
    SLICE_X46Y82         FDRE                                         r  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.470    12.649    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y82         FDRE                                         r  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
                         clock pessimism              0.115    12.764    
                         clock uncertainty           -0.154    12.610    
    SLICE_X46Y82         FDRE (Setup_fdre_C_D)        0.079    12.689    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                         12.689    
                         arrival time                         -10.379    
  -------------------------------------------------------------------
                         slack                                  2.310    

Slack (MET) :             2.407ns  (required time - arrival time)
  Source:                 design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputFF/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        1.139ns  (logic 0.518ns (45.495%)  route 0.621ns (54.505%))
  Logic Levels:           0  
  Clock Path Skew:        -1.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    3.994ns = ( 8.994 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.794     8.088    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/s00_axi_aclk
    SLICE_X38Y77         LUT4 (Prop_lut4_I3_O)        0.124     8.212 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/r_reg[7]_i_2/O
                         net (fo=114, routed)         0.782     8.994    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/debug_in_shift_int
    SLICE_X34Y75         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDCE (Prop_fdce_C_Q)         0.518     9.512 r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg[7]/Q
                         net (fo=1, routed)           0.621    10.132    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputFF/D
    SLICE_X33Y78         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputFF/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.467    12.646    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputFF/s00_axi_aclk
    SLICE_X33Y78         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputFF/Q_reg/C
                         clock pessimism              0.115    12.761    
                         clock uncertainty           -0.154    12.607    
    SLICE_X33Y78         FDCE (Setup_fdce_C_D)       -0.067    12.540    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputFF/Q_reg
  -------------------------------------------------------------------
                         required time                         12.540    
                         arrival time                         -10.132    
  -------------------------------------------------------------------
                         slack                                  2.407    

Slack (MET) :             2.511ns  (required time - arrival time)
  Source:                 design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR5/r_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        1.090ns  (logic 0.642ns (58.880%)  route 0.448ns (41.120%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    4.083ns = ( 9.083 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.794     8.088    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/s00_axi_aclk
    SLICE_X38Y77         LUT4 (Prop_lut4_I3_O)        0.124     8.212 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/r_reg[7]_i_2/O
                         net (fo=114, routed)         0.872     9.083    design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR5/debug_in_shift_int
    SLICE_X46Y80         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR5/r_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDCE (Prop_fdce_C_Q)         0.518     9.601 r  design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR5/r_reg_reg[0]/Q
                         net (fo=8, routed)           0.448    10.050    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/r_reg_reg[7]_4[0]
    SLICE_X46Y81         LUT6 (Prop_lut6_I3_O)        0.124    10.174 r  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_rdata[24]_i_1/O
                         net (fo=1, routed)           0.000    10.174    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/reg_data_out[24]
    SLICE_X46Y81         FDRE                                         r  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.468    12.647    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y81         FDRE                                         r  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
                         clock pessimism              0.115    12.762    
                         clock uncertainty           -0.154    12.608    
    SLICE_X46Y81         FDRE (Setup_fdre_C_D)        0.077    12.685    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         12.685    
                         arrival time                         -10.174    
  -------------------------------------------------------------------
                         slack                                  2.511    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_new_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.128ns (43.611%)  route 0.166ns (56.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       0.580     0.916    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_aclk
    SLICE_X65Y50         FDRE                                         r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y50         FDRE (Prop_fdre_C_Q)         0.128     1.044 r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_reg[5]/Q
                         net (fo=1, routed)           0.166     1.209    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/reg2[5]
    SLICE_X66Y49         FDRE                                         r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_new_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       0.854     1.220    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_aclk
    SLICE_X66Y49         FDRE                                         r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_new_reg[5]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X66Y49         FDRE (Hold_fdre_C_D)         0.000     1.190    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_new_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/m_vector_i_reg[1064]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/skid_buffer_reg[1064]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.636%)  route 0.215ns (60.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       0.554     0.890    design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/aclk
    SLICE_X52Y36         FDRE                                         r  design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/m_vector_i_reg[1064]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/m_vector_i_reg[1064]/Q
                         net (fo=2, routed)           0.215     1.245    design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/m_vector_i_reg[1144]_0[3]
    SLICE_X49Y37         FDRE                                         r  design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/skid_buffer_reg[1064]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       0.825     1.191    design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/aclk
    SLICE_X49Y37         FDRE                                         r  design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/skid_buffer_reg[1064]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X49Y37         FDRE (Hold_fdre_C_D)         0.066     1.222    design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/skid_buffer_reg[1064]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.920%)  route 0.241ns (63.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       0.553     0.889    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/m_axi_sg_aclk
    SLICE_X51Y50         FDRE                                         r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[15]/Q
                         net (fo=1, routed)           0.241     1.271    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/Q[10]
    SLICE_X49Y43         FDRE                                         r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       0.829     1.195    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/m_axi_sg_aclk
    SLICE_X49Y43         FDRE                                         r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[15]/C
                         clock pessimism             -0.030     1.165    
    SLICE_X49Y43         FDRE (Hold_fdre_C_D)         0.070     1.235    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       0.556     0.892    design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X37Y32         FDRE                                         r  design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata][4]/Q
                         net (fo=1, routed)           0.056     1.088    design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/DIA0
    SLICE_X36Y32         RAMD32                                       r  design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       0.821     1.187    design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/WCLK
    SLICE_X36Y32         RAMD32                                       r  design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/CLK
                         clock pessimism             -0.282     0.905    
    SLICE_X36Y32         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.052    design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][5][userdata][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       0.557     0.893    design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X37Y33         FDRE                                         r  design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][5][userdata][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][5][userdata][4]/Q
                         net (fo=1, routed)           0.056     1.089    design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/DIA0
    SLICE_X36Y33         RAMD32                                       r  design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       0.822     1.188    design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/WCLK
    SLICE_X36Y33         RAMD32                                       r  design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA/CLK
                         clock pessimism             -0.282     0.906    
    SLICE_X36Y33         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.053    design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i_reg[1084]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer_reg[1084]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.862%)  route 0.242ns (63.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       0.552     0.888    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/aclk
    SLICE_X53Y54         FDRE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i_reg[1084]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y54         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i_reg[1084]/Q
                         net (fo=2, routed)           0.242     1.270    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i_reg[1144]_0[23]
    SLICE_X49Y51         FDRE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer_reg[1084]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       0.825     1.191    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/aclk
    SLICE_X49Y51         FDRE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer_reg[1084]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X49Y51         FDRE (Hold_fdre_C_D)         0.075     1.231    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer_reg[1084]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.923%)  route 0.231ns (62.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       0.546     0.882    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X52Y26         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[30]/Q
                         net (fo=2, routed)           0.231     1.253    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/D[30]
    SLICE_X48Y27         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       0.816     1.182    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X48Y27         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[30]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X48Y27         FDRE (Hold_fdre_C_D)         0.066     1.213    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.368%)  route 0.190ns (53.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       0.548     0.884    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/m_axi_sg_aclk
    SLICE_X50Y64         FDRE                                         r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[11]/Q
                         net (fo=1, routed)           0.190     1.237    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/Q[5]
    SLICE_X44Y63         FDRE                                         r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       0.819     1.185    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/m_axi_sg_aclk
    SLICE_X44Y63         FDRE                                         r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[11]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X44Y63         FDRE (Hold_fdre_C_D)         0.046     1.196    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.196    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/m_vector_i_reg[1065]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/skid_buffer_reg[1065]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.769%)  route 0.171ns (57.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       0.554     0.890    design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/aclk
    SLICE_X52Y36         FDRE                                         r  design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/m_vector_i_reg[1065]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/m_vector_i_reg[1065]/Q
                         net (fo=2, routed)           0.171     1.189    design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/m_vector_i_reg[1144]_0[4]
    SLICE_X49Y35         FDRE                                         r  design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/skid_buffer_reg[1065]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       0.824     1.190    design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/aclk
    SLICE_X49Y35         FDRE                                         r  design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/skid_buffer_reg[1065]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y35         FDRE (Hold_fdre_C_D)        -0.008     1.147    design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/skid_buffer_reg[1065]
  -------------------------------------------------------------------
                         required time                         -1.147    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i_reg[1066]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i_reg[1066]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.339%)  route 0.215ns (53.661%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       0.552     0.888    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/aclk
    SLICE_X53Y54         FDRE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i_reg[1066]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y54         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i_reg[1066]/Q
                         net (fo=2, routed)           0.215     1.244    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i_reg[1144]_0[5]
    SLICE_X48Y53         LUT3 (Prop_lut3_I1_O)        0.045     1.289 r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i[1066]_i_1/O
                         net (fo=1, routed)           0.000     1.289    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i[1066]_i_1_n_0
    SLICE_X48Y53         FDRE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i_reg[1066]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       0.824     1.190    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/aclk
    SLICE_X48Y53         FDRE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i_reg[1066]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X48Y53         FDRE (Hold_fdre_C_D)         0.092     1.247    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i_reg[1066]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y16  design_1_i/RxFIFO/inst/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y16  design_1_i/RxFIFO/inst/mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y17  design_1_i/RxFIFO/inst/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y17  design_1_i/RxFIFO/inst/mem_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y14  design_1_i/TxFIFO/inst/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y14  design_1_i/TxFIFO/inst/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y13  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y13  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y6   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y6   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y36  design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y36  design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y36  design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y36  design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y36  design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y36  design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y36  design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y36  design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y35  design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y35  design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y38  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y38  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y38  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y38  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y38  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y38  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y38  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y38  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y37  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y37  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.783ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.357ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.783ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputFF/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.440ns  (logic 0.580ns (23.774%)  route 1.860ns (76.226%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 7.634 - 5.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.690     2.984    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y85         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y85         FDRE (Prop_fdre_C_Q)         0.456     3.440 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=139, routed)         1.321     4.761    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputDelayLine/Reg7/s00_axi_aresetn
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.885 f  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputDelayLine/Reg7/Q_i_2/O
                         net (fo=231, routed)         0.538     5.424    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputFF/s00_axi_aresetn
    SLICE_X52Y80         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputFF/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.455     7.634    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputFF/in01
    SLICE_X52Y80         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputFF/Q_reg/C  (IS_INVERTED)
                         clock pessimism              0.129     7.763    
                         clock uncertainty           -0.154     7.609    
    SLICE_X52Y80         FDCE (Recov_fdce_C_CLR)     -0.402     7.207    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputFF/Q_reg
  -------------------------------------------------------------------
                         required time                          7.207    
                         arrival time                          -5.424    
  -------------------------------------------------------------------
                         slack                                  1.783    

Slack (MET) :             1.979ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.580ns (17.910%)  route 2.658ns (82.090%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.646ns = ( 8.646 - 5.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.690     2.984    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y85         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y85         FDRE (Prop_fdre_C_Q)         0.456     3.440 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=139, routed)         1.321     4.761    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputDelayLine/Reg7/s00_axi_aresetn
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.885 f  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputDelayLine/Reg7/Q_i_2/O
                         net (fo=231, routed)         1.337     6.222    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/s00_axi_aresetn
    SLICE_X33Y70         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.590     7.770    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/s00_axi_aclk
    SLICE_X38Y77         LUT4 (Prop_lut4_I3_O)        0.100     7.870 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/r_reg[7]_i_2/O
                         net (fo=114, routed)         0.776     8.646    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/debug_in_shift_int
    SLICE_X33Y70         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[0]/C
                         clock pessimism              0.115     8.761    
                         clock uncertainty           -0.154     8.607    
    SLICE_X33Y70         FDCE (Recov_fdce_C_CLR)     -0.405     8.202    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                          8.202    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                  1.979    

Slack (MET) :             1.979ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[18]/CLR
                            (recovery check against rising-edge clock clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.580ns (17.910%)  route 2.658ns (82.090%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.646ns = ( 8.646 - 5.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.690     2.984    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y85         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y85         FDRE (Prop_fdre_C_Q)         0.456     3.440 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=139, routed)         1.321     4.761    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputDelayLine/Reg7/s00_axi_aresetn
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.885 f  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputDelayLine/Reg7/Q_i_2/O
                         net (fo=231, routed)         1.337     6.222    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/s00_axi_aresetn
    SLICE_X33Y70         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.590     7.770    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/s00_axi_aclk
    SLICE_X38Y77         LUT4 (Prop_lut4_I3_O)        0.100     7.870 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/r_reg[7]_i_2/O
                         net (fo=114, routed)         0.776     8.646    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/debug_in_shift_int
    SLICE_X33Y70         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[18]/C
                         clock pessimism              0.115     8.761    
                         clock uncertainty           -0.154     8.607    
    SLICE_X33Y70         FDCE (Recov_fdce_C_CLR)     -0.405     8.202    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[18]
  -------------------------------------------------------------------
                         required time                          8.202    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                  1.979    

Slack (MET) :             1.979ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[19]/CLR
                            (recovery check against rising-edge clock clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.580ns (17.910%)  route 2.658ns (82.090%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.646ns = ( 8.646 - 5.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.690     2.984    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y85         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y85         FDRE (Prop_fdre_C_Q)         0.456     3.440 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=139, routed)         1.321     4.761    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputDelayLine/Reg7/s00_axi_aresetn
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.885 f  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputDelayLine/Reg7/Q_i_2/O
                         net (fo=231, routed)         1.337     6.222    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/s00_axi_aresetn
    SLICE_X33Y70         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.590     7.770    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/s00_axi_aclk
    SLICE_X38Y77         LUT4 (Prop_lut4_I3_O)        0.100     7.870 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/r_reg[7]_i_2/O
                         net (fo=114, routed)         0.776     8.646    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/debug_in_shift_int
    SLICE_X33Y70         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[19]/C
                         clock pessimism              0.115     8.761    
                         clock uncertainty           -0.154     8.607    
    SLICE_X33Y70         FDCE (Recov_fdce_C_CLR)     -0.405     8.202    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[19]
  -------------------------------------------------------------------
                         required time                          8.202    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                  1.979    

Slack (MET) :             1.979ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.580ns (17.910%)  route 2.658ns (82.090%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.646ns = ( 8.646 - 5.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.690     2.984    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y85         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y85         FDRE (Prop_fdre_C_Q)         0.456     3.440 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=139, routed)         1.321     4.761    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputDelayLine/Reg7/s00_axi_aresetn
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.885 f  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputDelayLine/Reg7/Q_i_2/O
                         net (fo=231, routed)         1.337     6.222    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/s00_axi_aresetn
    SLICE_X33Y70         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.590     7.770    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/s00_axi_aclk
    SLICE_X38Y77         LUT4 (Prop_lut4_I3_O)        0.100     7.870 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/r_reg[7]_i_2/O
                         net (fo=114, routed)         0.776     8.646    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/debug_in_shift_int
    SLICE_X33Y70         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[1]/C
                         clock pessimism              0.115     8.761    
                         clock uncertainty           -0.154     8.607    
    SLICE_X33Y70         FDCE (Recov_fdce_C_CLR)     -0.405     8.202    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                          8.202    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                  1.979    

Slack (MET) :             1.979ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[20]/CLR
                            (recovery check against rising-edge clock clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.580ns (17.910%)  route 2.658ns (82.090%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.646ns = ( 8.646 - 5.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.690     2.984    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y85         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y85         FDRE (Prop_fdre_C_Q)         0.456     3.440 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=139, routed)         1.321     4.761    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputDelayLine/Reg7/s00_axi_aresetn
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.885 f  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputDelayLine/Reg7/Q_i_2/O
                         net (fo=231, routed)         1.337     6.222    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/s00_axi_aresetn
    SLICE_X33Y70         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.590     7.770    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/s00_axi_aclk
    SLICE_X38Y77         LUT4 (Prop_lut4_I3_O)        0.100     7.870 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/r_reg[7]_i_2/O
                         net (fo=114, routed)         0.776     8.646    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/debug_in_shift_int
    SLICE_X33Y70         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[20]/C
                         clock pessimism              0.115     8.761    
                         clock uncertainty           -0.154     8.607    
    SLICE_X33Y70         FDCE (Recov_fdce_C_CLR)     -0.405     8.202    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[20]
  -------------------------------------------------------------------
                         required time                          8.202    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                  1.979    

Slack (MET) :             1.979ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[21]/CLR
                            (recovery check against rising-edge clock clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.580ns (17.910%)  route 2.658ns (82.090%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.646ns = ( 8.646 - 5.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.690     2.984    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y85         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y85         FDRE (Prop_fdre_C_Q)         0.456     3.440 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=139, routed)         1.321     4.761    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputDelayLine/Reg7/s00_axi_aresetn
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.885 f  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputDelayLine/Reg7/Q_i_2/O
                         net (fo=231, routed)         1.337     6.222    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/s00_axi_aresetn
    SLICE_X33Y70         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.590     7.770    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/s00_axi_aclk
    SLICE_X38Y77         LUT4 (Prop_lut4_I3_O)        0.100     7.870 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/r_reg[7]_i_2/O
                         net (fo=114, routed)         0.776     8.646    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/debug_in_shift_int
    SLICE_X33Y70         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[21]/C
                         clock pessimism              0.115     8.761    
                         clock uncertainty           -0.154     8.607    
    SLICE_X33Y70         FDCE (Recov_fdce_C_CLR)     -0.405     8.202    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[21]
  -------------------------------------------------------------------
                         required time                          8.202    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                  1.979    

Slack (MET) :             1.979ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.580ns (17.910%)  route 2.658ns (82.090%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.646ns = ( 8.646 - 5.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.690     2.984    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y85         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y85         FDRE (Prop_fdre_C_Q)         0.456     3.440 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=139, routed)         1.321     4.761    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputDelayLine/Reg7/s00_axi_aresetn
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.885 f  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputDelayLine/Reg7/Q_i_2/O
                         net (fo=231, routed)         1.337     6.222    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/s00_axi_aresetn
    SLICE_X33Y70         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.590     7.770    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/s00_axi_aclk
    SLICE_X38Y77         LUT4 (Prop_lut4_I3_O)        0.100     7.870 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/r_reg[7]_i_2/O
                         net (fo=114, routed)         0.776     8.646    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/debug_in_shift_int
    SLICE_X33Y70         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[4]/C
                         clock pessimism              0.115     8.761    
                         clock uncertainty           -0.154     8.607    
    SLICE_X33Y70         FDCE (Recov_fdce_C_CLR)     -0.405     8.202    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                          8.202    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                  1.979    

Slack (MET) :             1.979ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.580ns (17.910%)  route 2.658ns (82.090%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.646ns = ( 8.646 - 5.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.690     2.984    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y85         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y85         FDRE (Prop_fdre_C_Q)         0.456     3.440 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=139, routed)         1.321     4.761    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputDelayLine/Reg7/s00_axi_aresetn
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.885 f  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputDelayLine/Reg7/Q_i_2/O
                         net (fo=231, routed)         1.337     6.222    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/s00_axi_aresetn
    SLICE_X33Y70         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.590     7.770    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/s00_axi_aclk
    SLICE_X38Y77         LUT4 (Prop_lut4_I3_O)        0.100     7.870 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/r_reg[7]_i_2/O
                         net (fo=114, routed)         0.776     8.646    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/debug_in_shift_int
    SLICE_X33Y70         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[5]/C
                         clock pessimism              0.115     8.761    
                         clock uncertainty           -0.154     8.607    
    SLICE_X33Y70         FDCE (Recov_fdce_C_CLR)     -0.405     8.202    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                          8.202    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                  1.979    

Slack (MET) :             2.029ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[26]/CLR
                            (recovery check against rising-edge clock clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.234ns  (logic 0.580ns (17.937%)  route 2.654ns (82.063%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.691ns = ( 8.691 - 5.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.690     2.984    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y85         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y85         FDRE (Prop_fdre_C_Q)         0.456     3.440 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=139, routed)         1.321     4.761    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputDelayLine/Reg7/s00_axi_aresetn
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.885 f  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputDelayLine/Reg7/Q_i_2/O
                         net (fo=231, routed)         1.332     6.218    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/s00_axi_aresetn
    SLICE_X33Y73         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.590     7.770    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/s00_axi_aclk
    SLICE_X38Y77         LUT4 (Prop_lut4_I3_O)        0.100     7.870 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/r_reg[7]_i_2/O
                         net (fo=114, routed)         0.822     8.691    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/debug_in_shift_int
    SLICE_X33Y73         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[26]/C
                         clock pessimism              0.115     8.806    
                         clock uncertainty           -0.154     8.652    
    SLICE_X33Y73         FDCE (Recov_fdce_C_CLR)     -0.405     8.247    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[26]
  -------------------------------------------------------------------
                         required time                          8.247    
                         arrival time                          -6.218    
  -------------------------------------------------------------------
                         slack                                  2.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/r_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.324ns  (logic 0.186ns (14.046%)  route 1.138ns (85.954%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.895ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       0.552     0.888    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y84         FDRE                                         r  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=2, routed)           0.300     1.328    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/data_word_0[16]
    SLICE_X47Y84         LUT2 (Prop_lut2_I0_O)        0.045     1.373 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/r_reg[7]_i_3__0/O
                         net (fo=48, routed)          0.838     2.212    design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/slv_reg0_reg[16]
    SLICE_X47Y86         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/r_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.091     1.457    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/PULSE_CNTR/s00_axi_aclk
    SLICE_X42Y80         LUT5 (Prop_lut5_I1_O)        0.055     1.512 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/PULSE_CNTR/data_out[31]_i_1/O
                         net (fo=115, routed)         0.383     1.895    design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/debug_out_shift_int
    SLICE_X47Y86         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/r_reg_reg[3]/C
                         clock pessimism             -0.030     1.865    
    SLICE_X47Y86         FDCE (Remov_fdce_C_CLR)     -0.010     1.855    design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/r_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.324ns  (logic 0.186ns (14.046%)  route 1.138ns (85.954%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.895ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       0.552     0.888    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y84         FDRE                                         r  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=2, routed)           0.300     1.328    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/data_word_0[16]
    SLICE_X47Y84         LUT2 (Prop_lut2_I0_O)        0.045     1.373 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/r_reg[7]_i_3__0/O
                         net (fo=48, routed)          0.838     2.212    design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/slv_reg0_reg[16]
    SLICE_X47Y86         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/r_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.091     1.457    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/PULSE_CNTR/s00_axi_aclk
    SLICE_X42Y80         LUT5 (Prop_lut5_I1_O)        0.055     1.512 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/PULSE_CNTR/data_out[31]_i_1/O
                         net (fo=115, routed)         0.383     1.895    design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/debug_out_shift_int
    SLICE_X47Y86         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/r_reg_reg[4]/C
                         clock pessimism             -0.030     1.865    
    SLICE_X47Y86         FDCE (Remov_fdce_C_CLR)     -0.010     1.855    design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/r_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/r_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.324ns  (logic 0.186ns (14.046%)  route 1.138ns (85.954%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.895ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       0.552     0.888    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y84         FDRE                                         r  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=2, routed)           0.300     1.328    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/data_word_0[16]
    SLICE_X47Y84         LUT2 (Prop_lut2_I0_O)        0.045     1.373 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/r_reg[7]_i_3__0/O
                         net (fo=48, routed)          0.838     2.212    design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/slv_reg0_reg[16]
    SLICE_X47Y86         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/r_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.091     1.457    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/PULSE_CNTR/s00_axi_aclk
    SLICE_X42Y80         LUT5 (Prop_lut5_I1_O)        0.055     1.512 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/PULSE_CNTR/data_out[31]_i_1/O
                         net (fo=115, routed)         0.383     1.895    design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/debug_out_shift_int
    SLICE_X47Y86         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/r_reg_reg[5]/C
                         clock pessimism             -0.030     1.865    
    SLICE_X47Y86         FDCE (Remov_fdce_C_CLR)     -0.010     1.855    design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/r_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.324ns  (logic 0.186ns (14.046%)  route 1.138ns (85.954%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.895ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       0.552     0.888    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y84         FDRE                                         r  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=2, routed)           0.300     1.328    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/data_word_0[16]
    SLICE_X47Y84         LUT2 (Prop_lut2_I0_O)        0.045     1.373 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/r_reg[7]_i_3__0/O
                         net (fo=48, routed)          0.838     2.212    design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/slv_reg0_reg[16]
    SLICE_X47Y86         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/r_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.091     1.457    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/PULSE_CNTR/s00_axi_aclk
    SLICE_X42Y80         LUT5 (Prop_lut5_I1_O)        0.055     1.512 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/PULSE_CNTR/data_out[31]_i_1/O
                         net (fo=115, routed)         0.383     1.895    design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/debug_out_shift_int
    SLICE_X47Y86         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/r_reg_reg[6]/C
                         clock pessimism             -0.030     1.865    
    SLICE_X47Y86         FDCE (Remov_fdce_C_CLR)     -0.010     1.855    design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/r_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/r_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.324ns  (logic 0.186ns (14.046%)  route 1.138ns (85.954%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.895ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       0.552     0.888    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y84         FDRE                                         r  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=2, routed)           0.300     1.328    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/data_word_0[16]
    SLICE_X47Y84         LUT2 (Prop_lut2_I0_O)        0.045     1.373 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/r_reg[7]_i_3__0/O
                         net (fo=48, routed)          0.838     2.212    design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/slv_reg0_reg[16]
    SLICE_X47Y86         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/r_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.091     1.457    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/PULSE_CNTR/s00_axi_aclk
    SLICE_X42Y80         LUT5 (Prop_lut5_I1_O)        0.055     1.512 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/PULSE_CNTR/data_out[31]_i_1/O
                         net (fo=115, routed)         0.383     1.895    design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/debug_out_shift_int
    SLICE_X47Y86         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/r_reg_reg[7]/C
                         clock pessimism             -0.030     1.865    
    SLICE_X47Y86         FDCE (Remov_fdce_C_CLR)     -0.010     1.855    design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/r_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/r_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.453ns  (logic 0.186ns (12.797%)  route 1.267ns (87.203%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       0.552     0.888    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y84         FDRE                                         r  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=2, routed)           0.300     1.328    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/data_word_0[16]
    SLICE_X47Y84         LUT2 (Prop_lut2_I0_O)        0.045     1.373 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/r_reg[7]_i_3__0/O
                         net (fo=48, routed)          0.968     2.341    design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/slv_reg0_reg[16]
    SLICE_X48Y86         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/r_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.091     1.457    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/PULSE_CNTR/s00_axi_aclk
    SLICE_X42Y80         LUT5 (Prop_lut5_I1_O)        0.055     1.512 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/PULSE_CNTR/data_out[31]_i_1/O
                         net (fo=115, routed)         0.436     1.947    design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/debug_out_shift_int
    SLICE_X48Y86         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/r_reg_reg[0]/C
                         clock pessimism             -0.030     1.917    
    SLICE_X48Y86         FDCE (Remov_fdce_C_CLR)     -0.010     1.907    design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/r_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.453ns  (logic 0.186ns (12.797%)  route 1.267ns (87.203%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       0.552     0.888    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y84         FDRE                                         r  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=2, routed)           0.300     1.328    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/data_word_0[16]
    SLICE_X47Y84         LUT2 (Prop_lut2_I0_O)        0.045     1.373 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/r_reg[7]_i_3__0/O
                         net (fo=48, routed)          0.968     2.341    design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/slv_reg0_reg[16]
    SLICE_X48Y86         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/r_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.091     1.457    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/PULSE_CNTR/s00_axi_aclk
    SLICE_X42Y80         LUT5 (Prop_lut5_I1_O)        0.055     1.512 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/PULSE_CNTR/data_out[31]_i_1/O
                         net (fo=115, routed)         0.436     1.947    design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/debug_out_shift_int
    SLICE_X48Y86         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/r_reg_reg[1]/C
                         clock pessimism             -0.030     1.917    
    SLICE_X48Y86         FDCE (Remov_fdce_C_CLR)     -0.010     1.907    design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/r_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.453ns  (logic 0.186ns (12.797%)  route 1.267ns (87.203%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       0.552     0.888    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y84         FDRE                                         r  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=2, routed)           0.300     1.328    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/data_word_0[16]
    SLICE_X47Y84         LUT2 (Prop_lut2_I0_O)        0.045     1.373 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/r_reg[7]_i_3__0/O
                         net (fo=48, routed)          0.968     2.341    design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/slv_reg0_reg[16]
    SLICE_X48Y86         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/r_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.091     1.457    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/PULSE_CNTR/s00_axi_aclk
    SLICE_X42Y80         LUT5 (Prop_lut5_I1_O)        0.055     1.512 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/PULSE_CNTR/data_out[31]_i_1/O
                         net (fo=115, routed)         0.436     1.947    design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/debug_out_shift_int
    SLICE_X48Y86         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/r_reg_reg[2]/C
                         clock pessimism             -0.030     1.917    
    SLICE_X48Y86         FDCE (Remov_fdce_C_CLR)     -0.010     1.907    design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputDelayLine/Reg7/data_out_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.914ns  (logic 0.186ns (9.718%)  route 1.728ns (90.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       0.569     0.905    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y85         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y85         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=139, routed)         0.606     1.652    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputDelayLine/Reg7/s00_axi_aresetn
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.045     1.697 f  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputDelayLine/Reg7/Q_i_2/O
                         net (fo=231, routed)         1.122     2.819    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputDelayLine/Reg7/data_out_reg[0]_0
    SLICE_X55Y77         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputDelayLine/Reg7/data_out_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.091     1.457    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/PULSE_CNTR/s00_axi_aclk
    SLICE_X42Y80         LUT5 (Prop_lut5_I1_O)        0.055     1.512 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/PULSE_CNTR/data_out[31]_i_1/O
                         net (fo=115, routed)         0.661     2.173    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputDelayLine/Reg7/debug_out_shift_int
    SLICE_X55Y77         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputDelayLine/Reg7/data_out_reg[10]/C
                         clock pessimism             -0.030     2.143    
    SLICE_X55Y77         FDCE (Remov_fdce_C_CLR)     -0.010     2.133    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputDelayLine/Reg7/data_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.133    
                         arrival time                           2.819    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputDelayLine/Reg7/data_out_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.914ns  (logic 0.186ns (9.718%)  route 1.728ns (90.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       0.569     0.905    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y85         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y85         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=139, routed)         0.606     1.652    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputDelayLine/Reg7/s00_axi_aresetn
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.045     1.697 f  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputDelayLine/Reg7/Q_i_2/O
                         net (fo=231, routed)         1.122     2.819    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputDelayLine/Reg7/data_out_reg[0]_0
    SLICE_X55Y77         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputDelayLine/Reg7/data_out_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.091     1.457    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/PULSE_CNTR/s00_axi_aclk
    SLICE_X42Y80         LUT5 (Prop_lut5_I1_O)        0.055     1.512 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/PULSE_CNTR/data_out[31]_i_1/O
                         net (fo=115, routed)         0.661     2.173    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputDelayLine/Reg7/debug_out_shift_int
    SLICE_X55Y77         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputDelayLine/Reg7/data_out_reg[11]/C
                         clock pessimism             -0.030     2.143    
    SLICE_X55Y77         FDCE (Remov_fdce_C_CLR)     -0.010     2.133    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputDelayLine/Reg7/data_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.133    
                         arrival time                           2.819    
  -------------------------------------------------------------------
                         slack                                  0.686    





