<dec f='linux/drivers/gpu/drm/i915/i915_drv.h' l='1054' type='2'/>
<doc f='linux/drivers/gpu/drm/i915/i915_drv.h' l='1054'>/* gen7+, L3 sits between the domain specifc
			      caches, eg sampler/render caches, and the
			      large Last-Level-Cache. LLC is coherent with
			      the CPU, but L3 is only visible to the GPU. */</doc>
<use f='linux/drivers/gpu/drm/i915/i915_gem.c' l='3800' c='i915_gem_get_caching_ioctl'/>
<use f='linux/drivers/gpu/drm/i915/i915_gem_gtt.c' l='289' c='snb_pte_encode'/>
<use f='linux/drivers/gpu/drm/i915/i915_gem_gtt.c' l='311' c='ivb_pte_encode'/>
<use f='linux/drivers/gpu/drm/i915/intel_engine_cs.c' l='722' c='i915_cache_level_str'/>
<use f='linux/drivers/gpu/drm/i915/intel_ringbuffer.c' l='1404' u='r' c='alloc_context_vma'/>
