-- VHDL for IBM SMS ALD page 18.11.03.1
-- Title: CHANNEL A VALIDITY CHECK
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/11/2020 11:42:27 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_18_11_03_1_CHANNEL_A_VALIDITY_CHECK is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_A_CH_VC_NUMERICS_ODD:	 in STD_LOGIC;
		PS_A_CH_VC_NOT_NU_C_BIT:	 in STD_LOGIC;
		PS_A_CH_VC_NUMERICS_EVEN:	 in STD_LOGIC;
		PS_A_CH_VC_NU_C_BIT:	 in STD_LOGIC;
		PS_ERROR_SAMPLE:	 in STD_LOGIC;
		MS_ASTERISK_A_CH_CHECK_CTRL:	 in STD_LOGIC;
		MS_ANY_LAST_INPUT_CYCLE:	 in STD_LOGIC;
		MS_DISPLAY_OR_ALTER_ROUTINE:	 in STD_LOGIC;
		MS_INPUT_CYCLE_GRP_MK_WM_INSRT:	 in STD_LOGIC;
		MS_A_CH_VALID:	 out STD_LOGIC;
		PS_A_CH_INVALID:	 out STD_LOGIC;
		MS_A_CHANNEL_VC_ERROR:	 out STD_LOGIC;
		LAMP_11C8A12:	 out STD_LOGIC;
		LAMP_15A1A19:	 out STD_LOGIC);
end ALD_18_11_03_1_CHANNEL_A_VALIDITY_CHECK;

architecture behavioral of ALD_18_11_03_1_CHANNEL_A_VALIDITY_CHECK is 

	signal OUT_5A_NoPin: STD_LOGIC;
	signal OUT_2A_C: STD_LOGIC;
	signal OUT_5B_NoPin: STD_LOGIC;
	signal OUT_4B_B: STD_LOGIC;
	signal OUT_2B_D: STD_LOGIC;
	signal OUT_5C_NoPin: STD_LOGIC;
	signal OUT_4C_C: STD_LOGIC;
	signal OUT_3C_B: STD_LOGIC;
	signal OUT_2C_R: STD_LOGIC;
	signal OUT_5D_NoPin: STD_LOGIC;
	signal OUT_3D_F: STD_LOGIC;
	signal OUT_2D_B: STD_LOGIC;
	signal OUT_3E_E: STD_LOGIC;
	signal OUT_2E_A: STD_LOGIC;
	signal OUT_3F_P: STD_LOGIC;
	signal OUT_2F_K: STD_LOGIC;
	signal OUT_DOT_2C: STD_LOGIC;
	signal OUT_DOT_3D: STD_LOGIC;

begin

	OUT_5A_NoPin <= PS_A_CH_VC_NUMERICS_ODD AND PS_A_CH_VC_NU_C_BIT;
	OUT_2A_C <= NOT OUT_4B_B;
	OUT_5B_NoPin <= PS_A_CH_VC_NOT_NU_C_BIT AND PS_A_CH_VC_NUMERICS_EVEN;
	OUT_4B_B <= NOT(OUT_5A_NoPin OR OUT_5B_NoPin );
	OUT_2B_D <= NOT OUT_4B_B;
	OUT_5C_NoPin <= PS_A_CH_VC_NUMERICS_ODD AND PS_A_CH_VC_NOT_NU_C_BIT;
	OUT_4C_C <= NOT(OUT_5C_NoPin OR OUT_5D_NoPin );
	OUT_3C_B <= NOT OUT_4C_C;
	OUT_2C_R <= NOT OUT_3C_B;
	OUT_5D_NoPin <= PS_A_CH_VC_NUMERICS_EVEN AND PS_A_CH_VC_NU_C_BIT;
	OUT_3D_F <= NOT OUT_DOT_2C;
	OUT_2D_B <= OUT_DOT_3D;
	OUT_3E_E <= NOT(PS_ERROR_SAMPLE AND MS_ASTERISK_A_CH_CHECK_CTRL AND MS_ANY_LAST_INPUT_CYCLE );
	OUT_2E_A <= NOT OUT_2D_B;
	LAMP_11C8A12 <= OUT_2E_A;
	OUT_3F_P <= NOT(MS_DISPLAY_OR_ALTER_ROUTINE AND MS_INPUT_CYCLE_GRP_MK_WM_INSRT );
	OUT_2F_K <= NOT OUT_2D_B;
	LAMP_15A1A19 <= OUT_2F_K;
	OUT_DOT_2C <= OUT_2B_D OR OUT_2C_R;
	OUT_DOT_3D <= OUT_3D_F OR OUT_3E_E OR OUT_3F_P;

	MS_A_CH_VALID <= OUT_2A_C;
	PS_A_CH_INVALID <= OUT_4C_C;
	MS_A_CHANNEL_VC_ERROR <= OUT_2D_B;


end;
