// Seed: 1071750978
module module_0 (
    output tri1  id_0,
    output wire  id_1,
    output tri   id_2,
    input  uwire id_3,
    input  tri0  id_4,
    input  tri1  id_5
);
  tri0 id_7 = -1;
  always @*;
  assign module_1.id_1 = 0;
  wire id_8[];
  ;
endmodule
module module_1 (
    output tri0 id_0,
    input  tri  id_1
);
  assign id_0 = -1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1
  );
  wire id_3;
  wire id_4;
endmodule
module module_2 #(
    parameter id_4 = 32'd33
) (
    input  tri0  id_0
    , _id_4,
    output wor   id_1,
    input  uwire id_2
);
  wire ["" : 1 'd0] id_5;
  logic [-1 'h0 : id_4] id_6;
  ;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_2
  );
endmodule
