Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date             : Mon Jul  8 17:04:18 2024
| Host             : Griffon running 64-bit Ubuntu 22.04.4 LTS
| Command          : report_power -file system_top_power_routed.rpt -pb system_top_power_summary_routed.pb -rpx system_top_power_routed.rpx
| Design           : system_top
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.765        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.571        |
| Device Static (W)        | 0.194        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 53.1         |
| Junction Temperature (C) | 56.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.253 |       12 |       --- |             --- |
| Slice Logic              |     0.086 |    79915 |       --- |             --- |
|   LUT as Logic           |     0.060 |    19509 |     53200 |           36.67 |
|   Register               |     0.010 |    42724 |    106400 |           40.15 |
|   CARRY4                 |     0.008 |     1721 |     13300 |           12.94 |
|   LUT as Shift Register  |     0.006 |     3271 |     17400 |           18.80 |
|   LUT as Distributed RAM |     0.001 |      211 |     17400 |            1.21 |
|   F7/F8 Muxes            |    <0.001 |      861 |     53200 |            1.62 |
|   Others                 |     0.000 |     5260 |       --- |             --- |
| Signals                  |     0.149 |    58468 |       --- |             --- |
| Block RAM                |     0.207 |    110.5 |       140 |           78.93 |
| MMCM                     |     0.220 |        2 |         4 |           50.00 |
| DSPs                     |     0.054 |       32 |       220 |           14.55 |
| I/O                      |     0.030 |       39 |       200 |           19.50 |
| PS7                      |     1.573 |        1 |       --- |             --- |
| Static Power             |     0.194 |          |           |                 |
| Total                    |     2.764 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.770 |       0.739 |      0.031 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.143 |       0.123 |      0.020 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.012 |       0.011 |      0.001 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.023 |       0.011 |      0.012 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.772 |       0.726 |      0.046 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.084 |       0.074 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       1.800 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.002 |       0.001 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                                             | Constraint (ns) |
+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-----------------+
| clk_fpga_0                                                                                 | i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]                      |            10.0 |
| clk_fpga_1                                                                                 | i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK1                                   |             5.0 |
| clk_fpga_1                                                                                 | i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]                      |             5.0 |
| clk_out1_system_sys_audio_clkgen_0                                                         | i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0 |            81.4 |
| clkfbout_system_sys_audio_clkgen_0                                                         | i_system_wrapper/system_i/sys_audio_clkgen/inst/clkfbout_system_sys_audio_clkgen_0 |            45.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs               |            33.0 |
| mmcm_clk_0_s                                                                               | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s             |             6.7 |
| mmcm_fb_clk_s                                                                              | i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_fb_clk_s            |            55.0 |
+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
| system_top                 |     2.571 |
|   dbg_hub                  |     0.004 |
|     inst                   |     0.004 |
|       BSCANID.u_xsdbm_id   |     0.004 |
|   i_gpio_bd                |     0.007 |
|   i_system_wrapper         |     2.496 |
|     system_i               |     2.496 |
|       FFT_Top_0            |     0.153 |
|       axi_cpu_interconnect |     0.004 |
|       axi_full2axi_lite    |     0.006 |
|       axi_hdmi_clkgen      |     0.102 |
|       axi_hdmi_core        |     0.029 |
|       axi_hdmi_dma         |     0.010 |
|       axi_hp0_interconnect |     0.009 |
|       axi_iic_main         |     0.002 |
|       axi_spdif_tx_core    |     0.001 |
|       axi_sysid_0          |     0.001 |
|       axil_fw_0            |     0.002 |
|       mem                  |     0.001 |
|       pow_0                |     0.005 |
|       procedural_0         |     0.112 |
|       reg_map_fw_0         |     0.001 |
|       signal_gen_top_0     |     0.073 |
|       sys_audio_clkgen     |     0.120 |
|       sys_ps7              |     1.576 |
|       system_ila_0         |     0.197 |
|       system_ila_3         |     0.077 |
|       vio_0                |     0.003 |
|       xbar                 |     0.007 |
|   u_ila_0                  |     0.041 |
|     inst                   |     0.041 |
|       ila_core_inst        |     0.034 |
+----------------------------+-----------+


