# Design-of-Phase-Locked-Loop
### <ins> Block Diagram of PLL Architecture: </ins>

<img width="606" height="228" alt="image" src="https://github.com/user-attachments/assets/eb2baad3-ae12-44b9-a6c5-a3b4b14a107b" />
