# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Adder.gen/sources_1/bd/Adder/ip/Adder_c_addsub_0_0/sim/Adder_c_addsub_0_0.vhd" \

# Do not sort compile order
nosort
