
---------- Begin Simulation Statistics ----------
sim_seconds                                 12.786516                       # Number of seconds simulated
sim_ticks                                12786516288000                       # Number of ticks simulated
final_tick                               12786516288000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 505393                       # Simulator instruction rate (inst/s)
host_op_rate                                   809551                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             6936092548                       # Simulator tick rate (ticks/s)
host_mem_usage                                 662372                       # Number of bytes of host memory used
host_seconds                                  1843.48                       # Real time elapsed on the host
sim_insts                                   931679922                       # Number of instructions simulated
sim_ops                                    1492387812                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 12786516288000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1094528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1117248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks   3604619776                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total      3604619776                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              355                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            17102                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17457                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      56322184                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           56322184                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst               1777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data              85600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                 87377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst          1777                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             1777                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       281907886                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            281907886                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       281907886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst              1777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data             85600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            281995263                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 12786516288000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 12786516288000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   382684114                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    56342498                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       7936442                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           272                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 12786516288000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 12786516288000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1449455658                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            35                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    12786516288000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                      25573032576                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   931679922                       # Number of instructions committed
system.cpu.committedOps                    1492387812                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses            1491881098                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1975                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     1080242                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     29571460                       # number of instructions that are conditional controls
system.cpu.num_int_insts                   1491881098                       # number of integer instructions
system.cpu.num_fp_insts                          1975                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          2934935126                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1545692954                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3787                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1492                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            159199331                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           523310542                       # number of times the CC registers were written
system.cpu.num_mem_refs                     439026611                       # number of memory refs
system.cpu.num_load_insts                   382684113                       # Number of load instructions
system.cpu.num_store_insts                   56342498                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                25573032576                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          30742412                       # Number of branches fetched
system.cpu.op_class::No_OpClass                505293      0.03%      0.03% # Class of executed instruction
system.cpu.op_class::IntAlu                 915024162     61.31%     61.35% # Class of executed instruction
system.cpu.op_class::IntMult                135270004      9.06%     70.41% # Class of executed instruction
system.cpu.op_class::IntDiv                   2560782      0.17%     70.58% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::MemRead                382684045     25.64%     96.22% # Class of executed instruction
system.cpu.op_class::MemWrite                56342063      3.78%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  68      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                435      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1492387812                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 12786516288000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.764357                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           439026612                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3126823                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            140.406608                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.764357                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999540                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999540                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          153                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          325                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         881180047                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        881180047                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 12786516288000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    379577560                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       379577560                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     56322229                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       56322229                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     435899789                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        435899789                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    435899789                       # number of overall hits
system.cpu.dcache.overall_hits::total       435899789                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3106554                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3106554                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        20269                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        20269                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      3126823                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3126823                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      3126823                       # number of overall misses
system.cpu.dcache.overall_misses::total       3126823                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 4237367619000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 4237367619000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  60223718000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  60223718000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 4297591337000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 4297591337000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 4297591337000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 4297591337000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    382684114                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    382684114                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     56342498                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     56342498                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    439026612                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    439026612                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    439026612                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    439026612                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.008118                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008118                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000360                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000360                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.007122                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007122                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.007122                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007122                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 1364009.001292                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 1364009.001292                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 2971222.951305                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 2971222.951305                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 1374427.441848                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 1374427.441848                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 1374427.441848                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 1374427.441848                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         1266                       # number of writebacks
system.cpu.dcache.writebacks::total              1266                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      3106554                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3106554                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        20269                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        20269                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      3126823                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3126823                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      3126823                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3126823                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 4234261065000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 4234261065000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  60203449000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  60203449000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 4294464514000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 4294464514000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 4294464514000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 4294464514000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008118                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008118                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000360                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000360                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.007122                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007122                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.007122                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007122                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 1363009.001292                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 1363009.001292                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 2970222.951305                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 2970222.951305                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 1373427.441848                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 1373427.441848                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 1373427.441848                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 1373427.441848                       # average overall mshr miss latency
system.cpu.dcache.replacements                3126311                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 12786516288000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 12786516288000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 12786516288000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           280.906753                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1449455658                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               355                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          4082973.684507                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   280.906753                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.548646                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.548646                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          307                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          268                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.599609                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2898911671                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2898911671                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 12786516288000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst   1449455303                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1449455303                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    1449455303                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1449455303                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   1449455303                       # number of overall hits
system.cpu.icache.overall_hits::total      1449455303                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          355                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           355                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          355                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            355                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          355                       # number of overall misses
system.cpu.icache.overall_misses::total           355                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    242833000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    242833000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    242833000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    242833000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    242833000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    242833000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst   1449455658                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1449455658                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   1449455658                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1449455658                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   1449455658                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1449455658                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 684036.619718                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 684036.619718                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 684036.619718                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 684036.619718                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 684036.619718                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 684036.619718                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           48                       # number of writebacks
system.cpu.icache.writebacks::total                48                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          355                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          355                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          355                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          355                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          355                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          355                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    242478000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    242478000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    242478000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    242478000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    242478000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    242478000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 683036.619718                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 683036.619718                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 683036.619718                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 683036.619718                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 683036.619718                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 683036.619718                       # average overall mshr miss latency
system.cpu.icache.replacements                     48                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 12786516288000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 12786516288000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 12786516288000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2044.584815                       # Cycle average of tags in use
system.l2.tags.total_refs                    62575764                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1710861                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     36.575598                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.000498                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          1.300272                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2043.284045                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000635                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.997697                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998332                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          151                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1684                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          137                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 502316989                       # Number of tag accesses
system.l2.tags.data_accesses                502316989                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 12786516288000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks         1266                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1266                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           48                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               48                       # number of WritebackClean hits
system.l2.WriteClean_hits::writebacks        56322229                       # number of WriteClean hits
system.l2.WriteClean_hits::total             56322229                       # number of WriteClean hits
system.l2.ReadExReq_hits::cpu.data               3274                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3274                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data        1413057                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1413057                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data               1416331                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1416331                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data              1416331                       # number of overall hits
system.l2.overall_hits::total                 1416331                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            16995                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16995                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           355                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              355                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      1693497                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1693497                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 355                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1710492                       # number of demand (read+write) misses
system.l2.demand_misses::total                1710847                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                355                       # number of overall misses
system.l2.overall_misses::cpu.data            1710492                       # number of overall misses
system.l2.overall_misses::total               1710847                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  43532186048                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   43532186048                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    235968496                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    235968496                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 2609249292778                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 2609249292778                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     235968496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  2652781478826                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     2653017447322                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    235968496                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 2652781478826                       # number of overall miss cycles
system.l2.overall_miss_latency::total    2653017447322                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks         1266                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1266                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           48                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           48                       # number of WritebackClean accesses(hits+misses)
system.l2.WriteClean_accesses::writebacks     56322229                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total         56322229                       # number of WriteClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          20269                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20269                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          355                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            355                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      3106554                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3106554                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               355                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           3126823                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3127178                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              355                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          3126823                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3127178                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.838473                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.838473                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.545137                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.545137                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.547038                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.547090                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.547038                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.547090                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 2561470.199941                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 2561470.199941                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 664699.988732                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 664699.988732                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 1540746.333048                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 1540746.333048                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 664699.988732                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 1550887.977743                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 1550704.094125                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 664699.988732                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 1550887.977743                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 1550704.094125                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                    3                       # number of writebacks
system.l2.writebacks::total                         3                       # number of writebacks
system.l2.WriteClean_mshr_misses::writebacks     56322229                       # number of WriteClean MSHR misses
system.l2.WriteClean_mshr_misses::total      56322229                       # number of WriteClean MSHR misses
system.l2.CleanEvict_mshr_misses::writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        16995                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16995                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          355                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          355                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      1693497                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1693497                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            355                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1710492                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1710847                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           355                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1710492                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1710847                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  43362236048                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  43362236048                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    232418496                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    232418496                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 2592314322778                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 2592314322778                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    232418496                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 2635676558826                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 2635908977322                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    232418496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 2635676558826                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2635908977322                       # number of overall MSHR miss cycles
system.l2.WriteClean_mshr_miss_rate::writebacks            1                       # mshr miss rate for WriteClean accesses
system.l2.WriteClean_mshr_miss_rate::total            1                       # mshr miss rate for WriteClean accesses
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.838473                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.838473                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.545137                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.545137                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.547038                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.547090                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.547038                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.547090                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 2551470.199941                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 2551470.199941                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 654699.988732                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 654699.988732                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 1530746.333048                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 1530746.333048                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 654699.988732                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 1540887.977743                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 1540704.094125                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 654699.988732                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 1540887.977743                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 1540704.094125                       # average overall mshr miss latency
system.l2.replacements                        1708813                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 12786516288000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 14081.059922                       # Cycle average of tags in use
system.l3.tags.total_refs                    59741558                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     17457                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                   3422.212178                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu.inst        149.790179                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      13931.269744                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu.inst         0.009142                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.850297                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.859440                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16315                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 238983689                       # Number of tag accesses
system.l3.tags.data_accesses                238983689                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 12786516288000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks            3                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total                3                       # number of WritebackDirty hits
system.l3.WriteClean_hits::writebacks        56322181                       # number of WriteClean hits
system.l3.WriteClean_hits::total             56322181                       # number of WriteClean hits
system.l3.ReadExReq_hits::cpu.data                  1                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data        1693389                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total           1693389                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data               1693390                       # number of demand (read+write) hits
system.l3.demand_hits::total                  1693390                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data              1693390                       # number of overall hits
system.l3.overall_hits::total                 1693390                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            16994                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               16994                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          355                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data          108                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             463                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 355                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               17102                       # number of demand (read+write) misses
system.l3.demand_misses::total                  17457                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                355                       # number of overall misses
system.l3.overall_misses::cpu.data              17102                       # number of overall misses
system.l3.overall_misses::total                 17457                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data  27983135748                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   27983135748                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst    228504498                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data     54615998                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    283120496                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst     228504498                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data   28037751746                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      28266256244                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst    228504498                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data  28037751746                       # number of overall miss cycles
system.l3.overall_miss_latency::total     28266256244                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks            3                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total            3                       # number of WritebackDirty accesses(hits+misses)
system.l3.WriteClean_accesses::writebacks     56322181                       # number of WriteClean accesses(hits+misses)
system.l3.WriteClean_accesses::total         56322181                       # number of WriteClean accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          16995                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             16995                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          355                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data      1693497                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       1693852                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               355                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data           1710492                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1710847                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              355                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data          1710492                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1710847                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.999941                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.999941                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.000064                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.000273                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.009998                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.010204                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.009998                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.010204                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 1646647.978581                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 1646647.978581                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 643674.642254                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 505703.685185                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 611491.352052                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 643674.642254                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 1639442.857327                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 1619193.231598                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 643674.642254                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 1639442.857327                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 1619193.231598                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                    3                       # number of writebacks
system.l3.writebacks::total                         3                       # number of writebacks
system.l3.WriteClean_mshr_misses::writebacks     56322181                       # number of WriteClean MSHR misses
system.l3.WriteClean_mshr_misses::total      56322181                       # number of WriteClean MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        16994                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          16994                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          355                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data          108                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          463                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            355                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          17102                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             17457                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           355                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         17102                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            17457                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data  27813195748                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  27813195748                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst    224954498                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data     53535998                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    278490496                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst    224954498                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data  27866731746                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  28091686244                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst    224954498                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data  27866731746                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  28091686244                       # number of overall MSHR miss cycles
system.l3.WriteClean_mshr_miss_rate::writebacks            1                       # mshr miss rate for WriteClean accesses
system.l3.WriteClean_mshr_miss_rate::total            1                       # mshr miss rate for WriteClean accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.999941                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.999941                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.000064                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.000273                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.009998                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.010204                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.009998                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.010204                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 1636647.978581                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 1636647.978581                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 633674.642254                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 495703.685185                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 601491.352052                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 633674.642254                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 1629442.857327                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 1609193.231598                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 633674.642254                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 1629442.857327                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 1609193.231598                       # average overall mshr miss latency
system.l3.replacements                           1073                       # number of replacements
system.membus.snoop_filter.tot_requests         18265                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          808                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 12786516288000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                463                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            3                       # Transaction distribution
system.membus.trans_dist::WriteClean         56322181                       # Transaction distribution
system.membus.trans_dist::CleanEvict              789                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16994                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16994                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           463                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port     56357887                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total     56357887                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               56357887                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port   3605737024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total   3605737024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              3605737024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             17457                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   17457    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               17457                       # Request fanout histogram
system.membus.reqLayer2.occupancy        337924380000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy           87286500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      6620396                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      3423752                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            565                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          565                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 12786516288000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3106909                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1269                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           48                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean        56322229                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4834136                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20269                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20269                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           355                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3106554                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          758                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     65702186                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              65702944                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   3804820352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3804846144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1709094                       # Total snoops (count)
system.tol2bus.snoopTraffic                       192                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4905738                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000115                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010731                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4905173     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    565      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4905738                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       108751919856                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            532500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4691283248                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests      3868015                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests      2032108                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops            281                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops          281                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 12786516288000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp           1693852                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty            6                       # Transaction distribution
system.tol3bus.trans_dist::WriteClean        56322181                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         1709597                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            16995                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           16995                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      1693852                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     61452405                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side   3714113984                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                            1073                       # Total snoops (count)
system.tol3bus.snoopTraffic                       192                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          1836980                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000153                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.012367                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                1836699     99.98%     99.98% # Request fanout histogram
system.tol3bus.snoop_fanout::1                    281      0.02%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            1836980                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy       130644150317                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        2567120710                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
