

================================================================
== Vivado HLS Report for 'cordiccart2pol'
================================================================
* Date:           Wed Oct 24 21:32:52 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        cordiccart2pol
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.098|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  193|  193|  193|  193|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  176|  176|        11|          -|          -|    16|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    600|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     10|    1721|   3372|
|Memory           |        0|      -|      64|     16|
|Multiplexer      |        -|      -|       -|    256|
|Register         |        -|      -|     366|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     10|    2151|   4244|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      4|       2|      7|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |cordiccart2pol_fadEe_U1  |cordiccart2pol_fadEe  |        0|      2|  205|  390|
    |cordiccart2pol_faeOg_U2  |cordiccart2pol_faeOg  |        0|      2|  205|  390|
    |cordiccart2pol_fchbi_U6  |cordiccart2pol_fchbi  |        0|      0|   66|  239|
    |cordiccart2pol_fchbi_U7  |cordiccart2pol_fchbi  |        0|      0|   66|  239|
    |cordiccart2pol_fchbi_U8  |cordiccart2pol_fchbi  |        0|      0|   66|  239|
    |cordiccart2pol_fchbi_U9  |cordiccart2pol_fchbi  |        0|      0|   66|  239|
    |cordiccart2pol_fdg8j_U5  |cordiccart2pol_fdg8j  |        0|      0|  761|  994|
    |cordiccart2pol_fmfYi_U3  |cordiccart2pol_fmfYi  |        0|      3|  143|  321|
    |cordiccart2pol_fmfYi_U4  |cordiccart2pol_fmfYi  |        0|      3|  143|  321|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|     10| 1721| 3372|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-----------+----------------------+---------+----+----+------+-----+------+-------------+
    |   Memory  |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------+----------------------+---------+----+----+------+-----+------+-------------+
    |Kvalues_U  |cordiccart2pol_Kvcud  |        0|  32|   8|    16|   32|     1|          512|
    |angles_U   |cordiccart2pol_anbkb  |        0|  32|   8|    16|   32|     1|          512|
    +-----------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total      |                      |        0|  64|  16|    32|   64|     2|         1024|
    +-----------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_429_p2                |     +    |      0|  0|  15|           5|           1|
    |or_cond_fu_298_p2            |    and   |      0|  0|   2|           1|           1|
    |sel_tmp8_fu_389_p2           |    and   |      0|  0|   2|           1|           1|
    |tmp1_fu_383_p2               |    and   |      0|  0|   2|           1|           1|
    |tmp_12_fu_292_p2             |    and   |      0|  0|   2|           1|           1|
    |tmp_15_fu_304_p2             |    and   |      0|  0|   2|           1|           1|
    |tmp_18_fu_335_p2             |    and   |      0|  0|   2|           1|           1|
    |tmp_24_fu_492_p2             |    and   |      0|  0|   2|           1|           1|
    |tmp_4_fu_250_p2              |    and   |      0|  0|   2|           1|           1|
    |exitcond_fu_423_p2           |   icmp   |      0|  0|  11|           5|           6|
    |notlhs1_fu_274_p2            |   icmp   |      0|  0|  11|           8|           2|
    |notlhs5_fu_474_p2            |   icmp   |      0|  0|  11|           8|           2|
    |notlhs_fu_232_p2             |   icmp   |      0|  0|  11|           8|           2|
    |notrhs1_fu_280_p2            |   icmp   |      0|  0|  18|          23|           1|
    |notrhs5_fu_480_p2            |   icmp   |      0|  0|  18|          23|           1|
    |notrhs_fu_238_p2             |   icmp   |      0|  0|  18|          23|           1|
    |or_cond2_fu_330_p2           |    or    |      0|  0|   2|           1|           1|
    |or_cond3_fu_345_p2           |    or    |      0|  0|   2|           1|           1|
    |sel_tmp4_demorgan_fu_365_p2  |    or    |      0|  0|   2|           1|           1|
    |tmp_10_fu_286_p2             |    or    |      0|  0|   2|           1|           1|
    |tmp_22_fu_486_p2             |    or    |      0|  0|   2|           1|           1|
    |tmp_2_fu_244_p2              |    or    |      0|  0|   2|           1|           1|
    |grp_fu_170_p0                |  select  |      0|  0|  32|           1|          32|
    |grp_fu_207_p3                |  select  |      0|  0|  32|           1|          32|
    |sel_tmp20_v_fu_441_p3        |  select  |      0|  0|  32|           1|          30|
    |sel_tmp24_v_fu_448_p3        |  select  |      0|  0|  32|           1|          32|
    |theta                        |  select  |      0|  0|  32|           1|          32|
    |x1_2_fu_359_p3               |  select  |      0|  0|  32|           1|          32|
    |x1_4_fu_370_p3               |  select  |      0|  0|  32|           1|          32|
    |x1_5_fu_395_p3               |  select  |      0|  0|  32|           1|          32|
    |y1_1_fu_408_p3               |  select  |      0|  0|  32|           1|          32|
    |y1_2_fu_416_p3               |  select  |      0|  0|  32|           1|          32|
    |y1_fu_402_p3                 |  select  |      0|  0|  32|           1|          32|
    |sel_tmp6_fu_378_p2           |    xor   |      0|  0|   2|           1|           2|
    |tmp_13_fu_325_p2             |    xor   |      0|  0|   2|           1|           2|
    |tmp_16_fu_310_p2             |    xor   |      0|  0|   2|           1|           2|
    |tmp_19_fu_339_p2             |    xor   |      0|  0|   2|           1|           2|
    |tmp_8_neg_fu_501_p2          |    xor   |      0|  0|  33|          32|          33|
    |y1_1_neg_fu_350_p2           |    xor   |      0|  0|  33|          32|          33|
    |y1_neg_fu_316_p2             |    xor   |      0|  0|  33|          32|          33|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 600|         228|         487|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |angle_reg_130      |    9|          2|   32|         64|
    |ap_NS_fsm          |  133|         29|    1|         29|
    |grp_fu_153_opcode  |   15|          3|    2|          6|
    |grp_fu_153_p0      |   21|          4|   32|        128|
    |grp_fu_153_p1      |   21|          4|   32|        128|
    |grp_fu_182_opcode  |   15|          3|    5|         15|
    |grp_fu_182_p0      |   15|          3|   32|         96|
    |i_reg_142          |    9|          2|    5|         10|
    |x1_3_reg_110       |    9|          2|   32|         64|
    |y1_3_reg_120       |    9|          2|   32|         64|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  256|         54|  205|        604|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |Kvalues_load_reg_632       |  32|   0|   32|          0|
    |angle_1_reg_654            |  32|   0|   32|          0|
    |angle_reg_130              |  32|   0|   32|          0|
    |angles_load_reg_627        |  32|   0|   32|          0|
    |ap_CS_fsm                  |  28|   0|   28|          0|
    |i_1_reg_601                |   5|   0|    5|          0|
    |i_reg_142                  |   5|   0|    5|          0|
    |or_cond_reg_558            |   1|   0|    1|          0|
    |p_pn_reg_649               |  32|   0|   32|          0|
    |sel_tmp4_demorgan_reg_578  |   1|   0|    1|          0|
    |sel_tmp8_reg_583           |   1|   0|    1|          0|
    |tmp_16_reg_567             |   1|   0|    1|          0|
    |tmp_17_reg_573             |   1|   0|    1|          0|
    |tmp_24_reg_621             |   1|   0|    1|          0|
    |tmp_2_reg_543              |   1|   0|    1|          0|
    |tmp_4_reg_548              |   1|   0|    1|          0|
    |tmp_7_reg_644              |  32|   0|   32|          0|
    |x1_3_reg_110               |  32|   0|   32|          0|
    |x_to_int_reg_538           |  32|   0|   32|          0|
    |y1_3_reg_120               |  32|   0|   32|          0|
    |y_to_int_reg_553           |  32|   0|   32|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 366|   0|  366|          0|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------+-----+-----+------------+----------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | cordiccart2pol | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | cordiccart2pol | return value |
|ap_start      |  in |    1| ap_ctrl_hs | cordiccart2pol | return value |
|ap_done       | out |    1| ap_ctrl_hs | cordiccart2pol | return value |
|ap_idle       | out |    1| ap_ctrl_hs | cordiccart2pol | return value |
|ap_ready      | out |    1| ap_ctrl_hs | cordiccart2pol | return value |
|x             |  in |   32|   ap_none  |        x       |    scalar    |
|y             |  in |   32|   ap_none  |        y       |    scalar    |
|r             | out |   32|   ap_vld   |        r       |    pointer   |
|r_ap_vld      | out |    1|   ap_vld   |        r       |    pointer   |
|theta         | out |   32|   ap_vld   |      theta     |    pointer   |
|theta_ap_vld  | out |    1|   ap_vld   |      theta     |    pointer   |
+--------------+-----+-----+------------+----------------+--------------+

