#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
S_000001943c7497b0 .scope module, "data_mem_tb" "data_mem_tb" 2 3;
 .timescale -9 -12;
v000001943c74ab70_0 .var "address", 31 0;
v000001943c74ac10_0 .var "clk", 0 0;
v000001943c74acb0_0 .var "dmem_we", 0 0;
v000001943c7ab070_0 .net "read_data", 31 0, L_000001943c75cb40;  1 drivers
v000001943c753cf0_0 .var "reset_n", 0 0;
v000001943c7541f0_0 .var "write_data", 31 0;
S_000001943c749fa0 .scope module, "DM" "data_mem" 2 12, 3 2 0, S_000001943c7497b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 32 "wd";
    .port_info 5 /OUTPUT 32 "rd";
L_000001943c75cb40 .functor BUFZ 32, L_000001943c754010, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001943c6ce310_0 .net *"_ivl_0", 31 0, L_000001943c754010;  1 drivers
v000001943c6c69a0_0 .net "addr", 31 0, v000001943c74ab70_0;  1 drivers
v000001943c6c6a40_0 .net "clk", 0 0, v000001943c74ac10_0;  1 drivers
v000001943c6c6ae0_0 .var/i "k", 31 0;
v000001943c6c6b80 .array "memory", 31 0, 31 0;
v000001943c6c6c20_0 .net "rd", 31 0, L_000001943c75cb40;  alias, 1 drivers
v000001943c6c6cc0_0 .net "reset_n", 0 0, v000001943c753cf0_0;  1 drivers
v000001943c6c6d60_0 .net "wd", 31 0, v000001943c7541f0_0;  1 drivers
v000001943c74a7b0_0 .net "we", 0 0, v000001943c74acb0_0;  1 drivers
E_000001943c6cae70/0 .event negedge, v000001943c6c6cc0_0;
E_000001943c6cae70/1 .event posedge, v000001943c6c6a40_0;
E_000001943c6cae70 .event/or E_000001943c6cae70/0, E_000001943c6cae70/1;
L_000001943c754010 .array/port v000001943c6c6b80, v000001943c74ab70_0;
S_000001943c74a850 .scope task, "init" "init" 2 21, 2 21 0, S_000001943c7497b0;
 .timescale -9 -12;
TD_data_mem_tb.init ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001943c74ac10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001943c753cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001943c74acb0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001943c74ab70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001943c7541f0_0, 0, 32;
    %end;
S_000001943c74a9e0 .scope task, "reset_dut" "reset_dut" 2 32, 2 32 0, S_000001943c7497b0;
 .timescale -9 -12;
TD_data_mem_tb.reset_dut ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001943c753cf0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001943c753cf0_0, 0, 1;
    %delay 10000, 0;
    %end;
    .scope S_000001943c749fa0;
T_2 ;
    %wait E_000001943c6cae70;
    %load/vec4 v000001943c6c6cc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001943c6c6ae0_0, 0, 32;
T_2.2 ;
    %load/vec4 v000001943c6c6ae0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001943c6c6ae0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001943c6c6b80, 0, 4;
    %load/vec4 v000001943c6c6ae0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001943c6c6ae0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001943c74a7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v000001943c6c6d60_0;
    %ix/getv 3, v000001943c6c69a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001943c6c6b80, 0, 4;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001943c7497b0;
T_3 ;
    %vpi_call 2 43 "$dumpfile", "data_mem_tb.vcd" {0 0 0};
    %vpi_call 2 44 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001943c7497b0 {0 0 0};
    %fork TD_data_mem_tb.init, S_000001943c74a850;
    %join;
    %fork TD_data_mem_tb.reset_dut, S_000001943c74a9e0;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001943c74ab70_0, 0, 32;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v000001943c7541f0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001943c74acb0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001943c74acb0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 58 "$display", "Test Case 2 - Read Data: %h (Expected: DEADBEEF)", v000001943c7ab070_0 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000001943c74ab70_0, 0, 32;
    %pushi/vec4 3405691582, 0, 32;
    %store/vec4 v000001943c7541f0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001943c74acb0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001943c74acb0_0, 0, 1;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000001943c74ab70_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 70 "$display", "Test Case 4 - Read Data: %h (Expected: CAFEBABE)", v000001943c7ab070_0 {0 0 0};
    %vpi_call 2 72 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_000001943c7497b0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001943c74ac10_0, 0, 1;
T_4.0 ;
    %delay 5000, 0;
    %load/vec4 v000001943c74ac10_0;
    %inv;
    %store/vec4 v000001943c74ac10_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "c:\Users\chits\OneDrive\Documents\GitHub\hdl\riscv_single_processor\testbenches\data_mem_tb.v";
    "./../data_mem.v";
