evBQ1_S.val
 * @brief .
 * @author zpfeng(file creator)
 * @date 2019/07/18
 * @copyright (c) Copyright 2013~2019 - PANGO MICROSYSTEMS, INC.
 * ALL RIGHTS RESERVED.
 *
 * THE SOURCE CODE CONTAINED HEREIN IS PROPRIETARY TO PANGO MICROSYSTEMS, INC.
 * IT SHALL NOT BE REPRODUCED OR DISCLOSED IN WHOLE OR IN PART OR USED BY PARTIES
 * WITHOUT WRITTEN AUTHORIZATION FROM THE OWNER.
 */


gate
device devBQ1_S : device CLMS
{

    parameter
    (
        config string CP_FFAPP1_RS = "SET",
        config bit CP_FFAPP1_INIT = 1'b1,
        config string CP_FFAPP1MUX_SEL = "MX",
        config string CP_CR1POSTMUX_SEL = "QPX",
        config string CP_RS_MODE = "SYNC",
        config string CP_LRS_POL = "FALSE",
        config string CP_LRS_EN = "FALSE",
        config string CP_LCE_POL = "FALSE",
        config string CP_LCE_EN = "FALSE",
        config string CP_CLK_POL = "FALSE",
        config string CP_RSMUX_SEL = "LOCAL",
        config string CP_CEMUX_SEL = "LOCAL",
        config string CP_GRS_EN = "TRUE",
        config string CP_LATCH_EN = "FALSE"
    );
    port
    (
        input M1,
        output CR1,
        input RS,
        input CE,
        input CLK,
        input RSCI,
        output RSCO,
        input CECI,
        output CECO
    );
}; // end of device devBQ1_S


structure netlist of devBQ1_S
{

    wire  ntM1      ;
    wire  ntQD1_APP ;
    wire  ntQP1     ;
    wire  ntCR1   ;
    wire  ntRS      ;
    wire  ntCE      ;
    wire  ntCLK     ;
    wire  ntRSCI    ;
    wire  ntCECI    ;
    wire  ntCECO    ;
    wire  ntRSCO    ;
    wire ntCLKR;
    wire ntCE_P;
    wire ntRS_P;

    ntM1        <= M1      ;
    CR1         <= ntCR1   ;
    ntRSCI      <= RSCI    ;
    ntCECI      <= CECI    ;
    ntCLK       <= CLK     ;

      device CLK_POLMUX CLKPOLMUX
      parameter map
      (
           CP_CLK_POL   =>   CP_CLK_POL
      )
      port map
      (    Y            =>   ntCLKR,
           DIN1         =>   ntCLK,
           DIN0         =>   ntCLK
      );

      device LCE_POLMUX LCEPOLMUX
      parameter map
      (
          CP_LCE_EN    =>    CP_LCE_EN,
          CP_LCE_POL   =>    CP_LCE_POL
      )
      port map
      (
          Y           =>     ntCE_P,
          DIN2        =>     1'b1,
          DIN1        =>     ntCE,
          DIN0        =>     ntCE
      );

      device LRS_POLMUX LRSPOLMUX
      parameter map
      (
          CP_LRS_EN    =>    CP_LRS_EN,
          CP_LRS_POL   =>    CP_LRS_POL
      )
      port map
      (
          Y            =>    ntRS_P,
          DIN2         =>    1'b0,
          DIN1         =>    ntRS,
          DIN0         =>    ntRS
      );

      device  MUX2_P  CEMUX
      parameter map
      (
          SEL      =>     CP_CEMUX_SEL
      )
      port map
      (
          DOUT     =>     ntCECO,
          DI0      =>     ntCECI,
          DI1      =>     ntCE_P
      );

      device  MUX2_P  RSMUX
      parameter map
      (
          SEL      =>     CP_RSMUX_SEL
      )
      port map
      (
          DOUT     =>     ntRSCO,
          DI0      =>     ntRSCI,
          DI1      =>     ntRS_P
      );

    device FFAPPMUX FFAPP1MUX
    parameter map
    (
         CP_FFAPPMUX_SEL     =>    CP_FFAPP1MUX_SEL
    )
    port map
    (
         MX                  =>    ntM1,
         Q                   =>    ntQD1_APP
    );

    device APPFF FFAPP1
    parameter map
    (
        CP_RS_MODE           =>    CP_RS_MODE,
        CP_GRS_EN            =>    CP_GRS_EN,
        CP_FFAPP_RS          =>    CP_FFAPP1_RS,
        CP_FFAPP_INIT        =>    CP_FFAPP1_INIT
    )
    port map
    (
        Q                    =>    ntQP1,
        D                    =>    ntQD1_APP,
        CE                   =>    ntCECO,
        CLK                  =>    ntCLKR,
        RS                   =>    ntRSCO
    );

   device CRPOSTMUX CR1POSTMUX
   parameter map
   (
       CP_CRPOSTMUX_SEL     =>    CP_CR1POSTMUX_SEL
   )
   port map
   (
       QPX                  =>    ntQP1,
       Q                    =>    ntCR1
   );

}; // end of structure netlist of devBQ1_S



