{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1756733152805 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1756733152805 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1756733152825 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1756733152904 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1756733152904 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1756733153069 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1756733153073 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1756733153147 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1756733153147 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1756733153147 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1756733153147 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/anoushka-tripathi/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/anoushka-tripathi/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/" { { 0 { 0 ""} 0 14414 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1756733153156 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/anoushka-tripathi/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/anoushka-tripathi/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/" { { 0 { 0 ""} 0 14416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1756733153156 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/anoushka-tripathi/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/anoushka-tripathi/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/" { { 0 { 0 ""} 0 14418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1756733153156 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/anoushka-tripathi/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/anoushka-tripathi/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/" { { 0 { 0 ""} 0 14420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1756733153156 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/home/anoushka-tripathi/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/anoushka-tripathi/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/" { { 0 { 0 ""} 0 14422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1756733153156 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1756733153156 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1756733153159 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1756733153377 ""}
{ "Info" "ISTA_SDC_FOUND" "top.sdc " "Reading SDC File: 'top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1756733154269 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk50 (Rise) clk50 (Rise) setup and hold " "From clk50 (Rise) to clk50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1756733154327 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1756733154327 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1756733154327 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1756733154327 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1756733154327 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000        clk50 " "  20.000        clk50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1756733154327 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1756733154327 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clk50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1756733155044 ""}  } { { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/" { { 0 { 0 ""} 0 14405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1756733155044 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1756733155520 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1756733155527 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1756733155528 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1756733155536 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1756733155548 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1756733155563 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1756733155843 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 Block RAM " "Packed 32 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1756733155849 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "132 Embedded multiplier output " "Packed 132 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1756733155849 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1756733155849 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1756733156085 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1756733156092 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1756733156657 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1756733157298 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1756733157345 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1756733159207 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1756733159207 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1756733159919 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "12 " "Router estimated average interconnect usage is 12% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "39 X10_Y11 X20_Y22 " "Router estimated peak interconnect usage is 39% of the available device resources in the region that extends from location X10_Y11 to location X20_Y22" {  } { { "loc" "" { Generic "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/" { { 1 { 0 "Router estimated peak interconnect usage is 39% of the available device resources in the region that extends from location X10_Y11 to location X20_Y22"} { { 12 { 0 ""} 10 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1756733162126 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1756733162126 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1756733162818 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1756733162818 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1756733162818 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1756733162820 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.49 " "Total time spent on timing analysis during the Fitter is 1.49 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1756733163069 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1756733163108 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1756733163494 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1756733163496 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1756733163962 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1756733164788 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "7 Cyclone IV E " "7 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk50 3.3-V LVTTL R8 " "Pin clk50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "/home/anoushka-tripathi/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/anoushka-tripathi/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { clk50 } } } { "/home/anoushka-tripathi/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/anoushka-tripathi/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk50" } } } } { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756733165226 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cpu_reset 3.3-V LVTTL J15 " "Pin cpu_reset uses I/O standard 3.3-V LVTTL at J15" {  } { { "/home/anoushka-tripathi/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/anoushka-tripathi/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { cpu_reset } } } { "/home/anoushka-tripathi/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/anoushka-tripathi/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cpu_reset" } } } } { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756733165226 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw2 3.3-V LVTTL B9 " "Pin sw2 uses I/O standard 3.3-V LVTTL at B9" {  } { { "/home/anoushka-tripathi/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/anoushka-tripathi/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { sw2 } } } { "/home/anoushka-tripathi/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/anoushka-tripathi/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sw2" } } } } { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756733165226 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw3 3.3-V LVTTL M15 " "Pin sw3 uses I/O standard 3.3-V LVTTL at M15" {  } { { "/home/anoushka-tripathi/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/anoushka-tripathi/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { sw3 } } } { "/home/anoushka-tripathi/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/anoushka-tripathi/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sw3" } } } } { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756733165226 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw0 3.3-V LVTTL M1 " "Pin sw0 uses I/O standard 3.3-V LVTTL at M1" {  } { { "/home/anoushka-tripathi/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/anoushka-tripathi/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { sw0 } } } { "/home/anoushka-tripathi/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/anoushka-tripathi/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sw0" } } } } { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756733165226 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw1 3.3-V LVTTL T8 " "Pin sw1 uses I/O standard 3.3-V LVTTL at T8" {  } { { "/home/anoushka-tripathi/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/anoushka-tripathi/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { sw1 } } } { "/home/anoushka-tripathi/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/anoushka-tripathi/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sw1" } } } } { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756733165226 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "serial_rx 3.3-V LVTTL B4 " "Pin serial_rx uses I/O standard 3.3-V LVTTL at B4" {  } { { "/home/anoushka-tripathi/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/anoushka-tripathi/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { serial_rx } } } { "/home/anoushka-tripathi/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/anoushka-tripathi/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "serial_rx" } } } } { "top.v" "" { Text "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756733165226 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1756733165226 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.fit.smsg " "Generated suppressed messages file /home/anoushka-tripathi/Litex/project/Vyommedha/build/gateware/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1756733175490 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1659 " "Peak virtual memory: 1659 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1756733176167 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep  1 18:56:16 2025 " "Processing ended: Mon Sep  1 18:56:16 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1756733176167 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:14 " "Elapsed time: 00:01:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1756733176167 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1756733176167 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1756733176167 ""}
