// Seed: 1679126211
module module_0;
  supply1 id_2;
  assign id_1 = 1;
  id_3(
      .id_0((1 & id_2)), .id_1(1)
  );
  wire id_4;
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    input tri0 id_2,
    input tri id_3,
    input uwire id_4,
    input uwire id_5,
    output wire id_6,
    input supply1 id_7,
    input tri id_8,
    output tri0 id_9,
    output supply1 id_10
);
  xor primCall (id_10, id_2, id_3, id_4, id_5, id_7, id_8);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
