#-----------------------------------------------------------
# Vivado v2018.3.1 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Mon Dec 23 18:17:12 2019
# Process ID: 3884
# Current directory: /home/masudalab/DeepCAEonFPGA/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1
# Command line: vivado -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file: /home/masudalab/DeepCAEonFPGA/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file: /home/masudalab/DeepCAEonFPGA/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/vivado.jou
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/masudalab/DeepCAEonFPGA/DeepCAEonFPGA/HLS/HLS/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top bd_0_hls_inst_0 -part xc7z020clg400-1 -directive sdx_optimization_effort_high -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3899 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1450.027 ; gain = 63.883 ; free physical = 1685 ; free virtual = 10089
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/masudalab/DeepCAEonFPGA/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'network' [/home/masudalab/DeepCAEonFPGA/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/2f37/hdl/verilog/network.v:12]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_state2 bound to: 7'b0000010 
	Parameter ap_ST_fsm_state3 bound to: 7'b0000100 
	Parameter ap_ST_fsm_state4 bound to: 7'b0001000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 7'b0010000 
	Parameter ap_ST_fsm_state8 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state9 bound to: 7'b1000000 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/2f37/hdl/verilog/network.v:110]
INFO: [Synth 8-6157] synthesizing module 'network_AXILiteS_s_axi' [/home/masudalab/DeepCAEonFPGA/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/2f37/hdl/verilog/network_AXILiteS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 5'b00000 
	Parameter ADDR_GIE bound to: 5'b00100 
	Parameter ADDR_IER bound to: 5'b01000 
	Parameter ADDR_ISR bound to: 5'b01100 
	Parameter ADDR_AP_RETURN_0 bound to: 5'b10000 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/masudalab/DeepCAEonFPGA/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/2f37/hdl/verilog/network_AXILiteS_s_axi.v:194]
INFO: [Synth 8-6155] done synthesizing module 'network_AXILiteS_s_axi' (1#1) [/home/masudalab/DeepCAEonFPGA/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/2f37/hdl/verilog/network_AXILiteS_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'network_MemBank_B' [/home/masudalab/DeepCAEonFPGA/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/2f37/hdl/verilog/network_MemBank_B.v:43]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 14400 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_MemBank_B_ram' [/home/masudalab/DeepCAEonFPGA/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/2f37/hdl/verilog/network_MemBank_B.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter MEM_SIZE bound to: 14400 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/2f37/hdl/verilog/network_MemBank_B.v:22]
INFO: [Synth 8-6155] done synthesizing module 'network_MemBank_B_ram' (2#1) [/home/masudalab/DeepCAEonFPGA/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/2f37/hdl/verilog/network_MemBank_B.v:9]
INFO: [Synth 8-6155] done synthesizing module 'network_MemBank_B' (3#1) [/home/masudalab/DeepCAEonFPGA/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/2f37/hdl/verilog/network_MemBank_B.v:43]
INFO: [Synth 8-6157] synthesizing module 'network_MemBank_Out' [/home/masudalab/DeepCAEonFPGA/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/2f37/hdl/verilog/network_MemBank_Out.v:43]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 784 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_MemBank_Out_ram' [/home/masudalab/DeepCAEonFPGA/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/2f37/hdl/verilog/network_MemBank_Out.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 784 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/2f37/hdl/verilog/network_MemBank_Out.v:22]
INFO: [Synth 8-6155] done synthesizing module 'network_MemBank_Out_ram' (4#1) [/home/masudalab/DeepCAEonFPGA/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/2f37/hdl/verilog/network_MemBank_Out.v:9]
INFO: [Synth 8-6155] done synthesizing module 'network_MemBank_Out' (5#1) [/home/masudalab/DeepCAEonFPGA/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/2f37/hdl/verilog/network_MemBank_Out.v:43]
WARNING: [Synth 8-6014] Unused sequential element output_data_dest_V_1_sel_rd_reg was removed.  [/home/masudalab/DeepCAEonFPGA/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/2f37/hdl/verilog/network.v:537]
WARNING: [Synth 8-6014] Unused sequential element output_data_id_V_1_sel_rd_reg was removed.  [/home/masudalab/DeepCAEonFPGA/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/2f37/hdl/verilog/network.v:563]
WARNING: [Synth 8-6014] Unused sequential element output_data_keep_V_1_sel_rd_reg was removed.  [/home/masudalab/DeepCAEonFPGA/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/2f37/hdl/verilog/network.v:589]
WARNING: [Synth 8-6014] Unused sequential element output_data_strb_V_1_sel_rd_reg was removed.  [/home/masudalab/DeepCAEonFPGA/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/2f37/hdl/verilog/network.v:651]
INFO: [Synth 8-6155] done synthesizing module 'network' (6#1) [/home/masudalab/DeepCAEonFPGA/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/2f37/hdl/verilog/network.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (7#1) [/home/masudalab/DeepCAEonFPGA/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:58]
WARNING: [Synth 8-3331] design network_MemBank_Out has unconnected port reset
WARNING: [Synth 8-3331] design network_MemBank_B has unconnected port reset
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[31]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[30]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[29]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[28]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[27]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[26]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[25]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[24]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[23]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[22]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[21]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[20]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[19]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[18]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[17]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[16]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[15]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[14]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[13]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[12]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[11]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[10]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[9]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[8]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[6]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[5]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[4]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[3]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[2]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WSTRB[3]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WSTRB[2]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WSTRB[1]
WARNING: [Synth 8-3331] design network has unconnected port input_data_TKEEP[1]
WARNING: [Synth 8-3331] design network has unconnected port input_data_TKEEP[0]
WARNING: [Synth 8-3331] design network has unconnected port input_data_TSTRB[1]
WARNING: [Synth 8-3331] design network has unconnected port input_data_TSTRB[0]
WARNING: [Synth 8-3331] design network has unconnected port input_data_TUSER[0]
WARNING: [Synth 8-3331] design network has unconnected port input_data_TID[0]
WARNING: [Synth 8-3331] design network has unconnected port input_data_TDEST[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.535 ; gain = 114.391 ; free physical = 1681 ; free virtual = 10085
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1500.535 ; gain = 114.391 ; free physical = 1684 ; free virtual = 10084
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1500.535 ; gain = 114.391 ; free physical = 1684 ; free virtual = 10084
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/masudalab/DeepCAEonFPGA/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/network_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/masudalab/DeepCAEonFPGA/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/network_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/masudalab/DeepCAEonFPGA/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/masudalab/DeepCAEonFPGA/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1845.527 ; gain = 0.000 ; free physical = 1414 ; free virtual = 9816
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1845.527 ; gain = 0.000 ; free physical = 1413 ; free virtual = 9816
Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1845.527 ; gain = 0.000 ; free physical = 1413 ; free virtual = 9816
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1845.527 ; gain = 459.383 ; free physical = 1480 ; free virtual = 9889
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1845.527 ; gain = 459.383 ; free physical = 1480 ; free virtual = 9889
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/masudalab/DeepCAEonFPGA/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1845.527 ; gain = 459.383 ; free physical = 1483 ; free virtual = 9891
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'network_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'network_AXILiteS_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_fu_230_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_4_fu_247_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_7_fu_270_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_user_V_fu_264_p2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'network_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'network_AXILiteS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1845.527 ; gain = 459.383 ; free physical = 1474 ; free virtual = 9883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 31    
+---RAMs : 
	             225K Bit         RAMs := 1     
	              12K Bit         RAMs := 1     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 29    
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 21    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module network_AXILiteS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module network_MemBank_B_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             225K Bit         RAMs := 1     
Module network_MemBank_Out_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              12K Bit         RAMs := 1     
Module network 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 4     
	               10 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 29    
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "tmp_fu_230_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_4_fu_247_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_user_V_fu_264_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_7_fu_270_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design network has unconnected port input_data_TKEEP[1]
WARNING: [Synth 8-3331] design network has unconnected port input_data_TKEEP[0]
WARNING: [Synth 8-3331] design network has unconnected port input_data_TSTRB[1]
WARNING: [Synth 8-3331] design network has unconnected port input_data_TSTRB[0]
WARNING: [Synth 8-3331] design network has unconnected port input_data_TUSER[0]
WARNING: [Synth 8-3331] design network has unconnected port input_data_TID[0]
WARNING: [Synth 8-3331] design network has unconnected port input_data_TDEST[0]
WARNING: [Synth 8-3331] design network has unconnected port s_axi_AXILiteS_WDATA[31]
WARNING: [Synth 8-3331] design network has unconnected port s_axi_AXILiteS_WDATA[30]
WARNING: [Synth 8-3331] design network has unconnected port s_axi_AXILiteS_WDATA[29]
WARNING: [Synth 8-3331] design network has unconnected port s_axi_AXILiteS_WDATA[28]
WARNING: [Synth 8-3331] design network has unconnected port s_axi_AXILiteS_WDATA[27]
WARNING: [Synth 8-3331] design network has unconnected port s_axi_AXILiteS_WDATA[26]
WARNING: [Synth 8-3331] design network has unconnected port s_axi_AXILiteS_WDATA[25]
WARNING: [Synth 8-3331] design network has unconnected port s_axi_AXILiteS_WDATA[24]
WARNING: [Synth 8-3331] design network has unconnected port s_axi_AXILiteS_WDATA[23]
WARNING: [Synth 8-3331] design network has unconnected port s_axi_AXILiteS_WDATA[22]
WARNING: [Synth 8-3331] design network has unconnected port s_axi_AXILiteS_WDATA[21]
WARNING: [Synth 8-3331] design network has unconnected port s_axi_AXILiteS_WDATA[20]
WARNING: [Synth 8-3331] design network has unconnected port s_axi_AXILiteS_WDATA[19]
WARNING: [Synth 8-3331] design network has unconnected port s_axi_AXILiteS_WDATA[18]
WARNING: [Synth 8-3331] design network has unconnected port s_axi_AXILiteS_WDATA[17]
WARNING: [Synth 8-3331] design network has unconnected port s_axi_AXILiteS_WDATA[16]
WARNING: [Synth 8-3331] design network has unconnected port s_axi_AXILiteS_WDATA[15]
WARNING: [Synth 8-3331] design network has unconnected port s_axi_AXILiteS_WDATA[14]
WARNING: [Synth 8-3331] design network has unconnected port s_axi_AXILiteS_WDATA[13]
WARNING: [Synth 8-3331] design network has unconnected port s_axi_AXILiteS_WDATA[12]
WARNING: [Synth 8-3331] design network has unconnected port s_axi_AXILiteS_WDATA[11]
WARNING: [Synth 8-3331] design network has unconnected port s_axi_AXILiteS_WDATA[10]
WARNING: [Synth 8-3331] design network has unconnected port s_axi_AXILiteS_WDATA[9]
WARNING: [Synth 8-3331] design network has unconnected port s_axi_AXILiteS_WDATA[8]
WARNING: [Synth 8-3331] design network has unconnected port s_axi_AXILiteS_WDATA[6]
WARNING: [Synth 8-3331] design network has unconnected port s_axi_AXILiteS_WDATA[5]
WARNING: [Synth 8-3331] design network has unconnected port s_axi_AXILiteS_WDATA[4]
WARNING: [Synth 8-3331] design network has unconnected port s_axi_AXILiteS_WDATA[3]
WARNING: [Synth 8-3331] design network has unconnected port s_axi_AXILiteS_WDATA[2]
WARNING: [Synth 8-3331] design network has unconnected port s_axi_AXILiteS_WSTRB[3]
WARNING: [Synth 8-3331] design network has unconnected port s_axi_AXILiteS_WSTRB[2]
WARNING: [Synth 8-3331] design network has unconnected port s_axi_AXILiteS_WSTRB[1]
INFO: [Synth 8-3886] merging instance 'inst/network_AXILiteS_s_axi_U/int_ap_return_reg[0]' (FDRE) to 'inst/network_AXILiteS_s_axi_U/int_ap_return_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/network_AXILiteS_s_axi_U/int_ap_return_reg[1]' (FDRE) to 'inst/network_AXILiteS_s_axi_U/int_ap_return_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/network_AXILiteS_s_axi_U/int_ap_return_reg[2]' (FDRE) to 'inst/network_AXILiteS_s_axi_U/int_ap_return_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/network_AXILiteS_s_axi_U/int_ap_return_reg[3]' (FDRE) to 'inst/network_AXILiteS_s_axi_U/int_ap_return_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/network_AXILiteS_s_axi_U/int_ap_return_reg[4]' (FDRE) to 'inst/network_AXILiteS_s_axi_U/int_ap_return_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/network_AXILiteS_s_axi_U/int_ap_return_reg[5]' (FDRE) to 'inst/network_AXILiteS_s_axi_U/int_ap_return_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/network_AXILiteS_s_axi_U/int_ap_return_reg[6]' (FDRE) to 'inst/network_AXILiteS_s_axi_U/int_ap_return_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/network_AXILiteS_s_axi_U/int_ap_return_reg[7]' (FDRE) to 'inst/network_AXILiteS_s_axi_U/int_ap_return_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/network_AXILiteS_s_axi_U/int_ap_return_reg[8]' (FDRE) to 'inst/network_AXILiteS_s_axi_U/int_ap_return_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/network_AXILiteS_s_axi_U/int_ap_return_reg[9]' (FDRE) to 'inst/network_AXILiteS_s_axi_U/int_ap_return_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/network_AXILiteS_s_axi_U/int_ap_return_reg[10]' (FDRE) to 'inst/network_AXILiteS_s_axi_U/int_ap_return_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/network_AXILiteS_s_axi_U/int_ap_return_reg[11]' (FDRE) to 'inst/network_AXILiteS_s_axi_U/int_ap_return_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/network_AXILiteS_s_axi_U/int_ap_return_reg[12]' (FDRE) to 'inst/network_AXILiteS_s_axi_U/int_ap_return_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/network_AXILiteS_s_axi_U/int_ap_return_reg[13]' (FDRE) to 'inst/network_AXILiteS_s_axi_U/int_ap_return_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/network_AXILiteS_s_axi_U/int_ap_return_reg[14]' (FDRE) to 'inst/network_AXILiteS_s_axi_U/int_ap_return_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/network_AXILiteS_s_axi_U/int_ap_return_reg[15]' (FDRE) to 'inst/network_AXILiteS_s_axi_U/int_ap_return_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/network_AXILiteS_s_axi_U/int_ap_return_reg[16]' (FDRE) to 'inst/network_AXILiteS_s_axi_U/int_ap_return_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/network_AXILiteS_s_axi_U/int_ap_return_reg[17]' (FDRE) to 'inst/network_AXILiteS_s_axi_U/int_ap_return_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/network_AXILiteS_s_axi_U/int_ap_return_reg[18]' (FDRE) to 'inst/network_AXILiteS_s_axi_U/int_ap_return_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/network_AXILiteS_s_axi_U/int_ap_return_reg[19]' (FDRE) to 'inst/network_AXILiteS_s_axi_U/int_ap_return_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/network_AXILiteS_s_axi_U/int_ap_return_reg[20]' (FDRE) to 'inst/network_AXILiteS_s_axi_U/int_ap_return_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/network_AXILiteS_s_axi_U/int_ap_return_reg[21]' (FDRE) to 'inst/network_AXILiteS_s_axi_U/int_ap_return_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/network_AXILiteS_s_axi_U/int_ap_return_reg[22]' (FDRE) to 'inst/network_AXILiteS_s_axi_U/int_ap_return_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/network_AXILiteS_s_axi_U/int_ap_return_reg[23]' (FDRE) to 'inst/network_AXILiteS_s_axi_U/int_ap_return_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/network_AXILiteS_s_axi_U/int_ap_return_reg[24]' (FDRE) to 'inst/network_AXILiteS_s_axi_U/int_ap_return_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/network_AXILiteS_s_axi_U/int_ap_return_reg[25]' (FDRE) to 'inst/network_AXILiteS_s_axi_U/int_ap_return_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/network_AXILiteS_s_axi_U/int_ap_return_reg[26]' (FDRE) to 'inst/network_AXILiteS_s_axi_U/int_ap_return_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/network_AXILiteS_s_axi_U/int_ap_return_reg[27]' (FDRE) to 'inst/network_AXILiteS_s_axi_U/int_ap_return_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/network_AXILiteS_s_axi_U/int_ap_return_reg[28]' (FDRE) to 'inst/network_AXILiteS_s_axi_U/int_ap_return_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/network_AXILiteS_s_axi_U/int_ap_return_reg[29]' (FDRE) to 'inst/network_AXILiteS_s_axi_U/int_ap_return_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/network_AXILiteS_s_axi_U/int_ap_return_reg[30]' (FDRE) to 'inst/network_AXILiteS_s_axi_U/int_ap_return_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\network_AXILiteS_s_axi_U/int_ap_return_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/network_AXILiteS_s_axi_U/rdata_reg[4]' (FDE) to 'inst/network_AXILiteS_s_axi_U/rdata_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/network_AXILiteS_s_axi_U/rdata_reg[5]' (FDE) to 'inst/network_AXILiteS_s_axi_U/rdata_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/network_AXILiteS_s_axi_U/rdata_reg[6]' (FDE) to 'inst/network_AXILiteS_s_axi_U/rdata_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/network_AXILiteS_s_axi_U/rdata_reg[8]' (FDE) to 'inst/network_AXILiteS_s_axi_U/rdata_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/network_AXILiteS_s_axi_U/rdata_reg[9]' (FDE) to 'inst/network_AXILiteS_s_axi_U/rdata_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/network_AXILiteS_s_axi_U/rdata_reg[10]' (FDE) to 'inst/network_AXILiteS_s_axi_U/rdata_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/network_AXILiteS_s_axi_U/rdata_reg[11]' (FDE) to 'inst/network_AXILiteS_s_axi_U/rdata_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/network_AXILiteS_s_axi_U/rdata_reg[12]' (FDE) to 'inst/network_AXILiteS_s_axi_U/rdata_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/network_AXILiteS_s_axi_U/rdata_reg[13]' (FDE) to 'inst/network_AXILiteS_s_axi_U/rdata_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/network_AXILiteS_s_axi_U/rdata_reg[14]' (FDE) to 'inst/network_AXILiteS_s_axi_U/rdata_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/network_AXILiteS_s_axi_U/rdata_reg[15]' (FDE) to 'inst/network_AXILiteS_s_axi_U/rdata_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/network_AXILiteS_s_axi_U/rdata_reg[16]' (FDE) to 'inst/network_AXILiteS_s_axi_U/rdata_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/network_AXILiteS_s_axi_U/rdata_reg[17]' (FDE) to 'inst/network_AXILiteS_s_axi_U/rdata_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/network_AXILiteS_s_axi_U/rdata_reg[18]' (FDE) to 'inst/network_AXILiteS_s_axi_U/rdata_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/network_AXILiteS_s_axi_U/rdata_reg[19]' (FDE) to 'inst/network_AXILiteS_s_axi_U/rdata_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/network_AXILiteS_s_axi_U/rdata_reg[20]' (FDE) to 'inst/network_AXILiteS_s_axi_U/rdata_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/network_AXILiteS_s_axi_U/rdata_reg[21]' (FDE) to 'inst/network_AXILiteS_s_axi_U/rdata_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/network_AXILiteS_s_axi_U/rdata_reg[22]' (FDE) to 'inst/network_AXILiteS_s_axi_U/rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/network_AXILiteS_s_axi_U/rdata_reg[23]' (FDE) to 'inst/network_AXILiteS_s_axi_U/rdata_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/network_AXILiteS_s_axi_U/rdata_reg[24]' (FDE) to 'inst/network_AXILiteS_s_axi_U/rdata_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/network_AXILiteS_s_axi_U/rdata_reg[25]' (FDE) to 'inst/network_AXILiteS_s_axi_U/rdata_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/network_AXILiteS_s_axi_U/rdata_reg[26]' (FDE) to 'inst/network_AXILiteS_s_axi_U/rdata_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/network_AXILiteS_s_axi_U/rdata_reg[27]' (FDE) to 'inst/network_AXILiteS_s_axi_U/rdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/network_AXILiteS_s_axi_U/rdata_reg[28]' (FDE) to 'inst/network_AXILiteS_s_axi_U/rdata_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/network_AXILiteS_s_axi_U/rdata_reg[29]' (FDE) to 'inst/network_AXILiteS_s_axi_U/rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/network_AXILiteS_s_axi_U/rdata_reg[30]' (FDE) to 'inst/network_AXILiteS_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\network_AXILiteS_s_axi_U/rdata_reg[31] )
WARNING: [Synth 8-3332] Sequential element (network_AXILiteS_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module network.
WARNING: [Synth 8-3332] Sequential element (network_AXILiteS_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module network.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1845.527 ; gain = 459.383 ; free physical = 1462 ; free virtual = 9871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name              | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|network_MemBank_B_ram:   | ram_reg    | 16 K x 16(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|network_MemBank_Out_ram: | ram_reg    | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+-------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/i_6_2/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_6_2/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_6_2/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_6_2/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_6_2/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_6_2/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_6_2/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_6_2/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_6_5/MemBank_Out_U/network_MemBank_Out_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1845.527 ; gain = 459.383 ; free physical = 1328 ; free virtual = 9740
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1845.527 ; gain = 459.383 ; free physical = 1331 ; free virtual = 9740
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name              | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|network_MemBank_B_ram:   | ram_reg    | 16 K x 16(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|network_MemBank_Out_ram: | ram_reg    | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+-------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/MemBank_Out_U/network_MemBank_Out_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1845.527 ; gain = 459.383 ; free physical = 1327 ; free virtual = 9736
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net p_137_in is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1845.527 ; gain = 459.383 ; free physical = 1327 ; free virtual = 9736
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1845.527 ; gain = 459.383 ; free physical = 1327 ; free virtual = 9736
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1845.527 ; gain = 459.383 ; free physical = 1327 ; free virtual = 9736
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1845.527 ; gain = 459.383 ; free physical = 1327 ; free virtual = 9736
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1845.527 ; gain = 459.383 ; free physical = 1327 ; free virtual = 9736
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1845.527 ; gain = 459.383 ; free physical = 1327 ; free virtual = 9736
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     4|
|2     |LUT1     |     3|
|3     |LUT2     |    15|
|4     |LUT3     |    68|
|5     |LUT4     |    41|
|6     |LUT5     |    39|
|7     |LUT6     |    27|
|8     |RAMB18E1 |     1|
|9     |RAMB36E1 |     8|
|10    |FDRE     |   192|
|11    |FDSE     |     1|
+------+---------+------+

Report Instance Areas: 
+------+--------------------------------+------------------------+------+
|      |Instance                        |Module                  |Cells |
+------+--------------------------------+------------------------+------+
|1     |top                             |                        |   399|
|2     |  inst                          |network                 |   399|
|3     |    MemBank_B_U                 |network_MemBank_B       |    43|
|4     |      network_MemBank_B_ram_U   |network_MemBank_B_ram   |    43|
|5     |    MemBank_Out_U               |network_MemBank_Out     |    13|
|6     |      network_MemBank_Out_ram_U |network_MemBank_Out_ram |    13|
|7     |    network_AXILiteS_s_axi_U    |network_AXILiteS_s_axi  |    62|
+------+--------------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1845.527 ; gain = 459.383 ; free physical = 1327 ; free virtual = 9736
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 41 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1845.527 ; gain = 114.391 ; free physical = 1386 ; free virtual = 9795
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1845.535 ; gain = 459.383 ; free physical = 1386 ; free virtual = 9795
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1845.535 ; gain = 0.000 ; free physical = 1326 ; free virtual = 9735
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
125 Infos, 86 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1845.535 ; gain = 459.508 ; free physical = 1381 ; free virtual = 9790
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1845.535 ; gain = 0.000 ; free physical = 1381 ; free virtual = 9790
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/masudalab/DeepCAEonFPGA/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = 45a3b7de10cb4a44
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1869.539 ; gain = 0.000 ; free physical = 1381 ; free virtual = 9790
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/masudalab/DeepCAEonFPGA/DeepCAEonFPGA/HLS/HLS/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 23 18:17:42 2019...
