Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1.1 (win64) Build 3286242 Wed Jul 28 13:10:47 MDT 2021
| Date         : Sat Dec  4 19:50:55 2021
| Host         : mrac-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file test_wrapper_control_sets_placed.rpt
| Design       : test_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   264 |
|    Minimum number of control sets                        |   264 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   980 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   264 |
| >= 0 to < 4        |    81 |
| >= 4 to < 6        |    33 |
| >= 6 to < 8        |    15 |
| >= 8 to < 10       |    21 |
| >= 10 to < 12      |     7 |
| >= 12 to < 14      |    14 |
| >= 14 to < 16      |     7 |
| >= 16              |    86 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             464 |          174 |
| No           | No                    | Yes                    |             108 |           36 |
| No           | Yes                   | No                     |             481 |          200 |
| Yes          | No                    | No                     |             591 |          195 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2176 |          577 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                 Clock Signal                |                                                                                                                              Enable Signal                                                                                                                              |                                                                                                                            Set/Reset Signal                                                                                                                           | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_ps_to_pl/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                             |                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd                                                                                                                            | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                     |                1 |              1 |         1.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                    |                1 |              1 |         1.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift                                                                                                       |                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc_2/inst/switchboards/i_nodes/i_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                                                        | test_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rd_b.doutb_reg_reg[4]                                                                                                                                       |                1 |              1 |         1.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                                                          | test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_rd_b.doutb_reg_reg[4]_0                                                                                                                                       |                1 |              1 |         1.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc_2/inst/switchboards/i_nodes/i_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc_2/inst/switchboards/i_nodes/i_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc_2/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc_2/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc_2/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc_2/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc_2/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift                                                                                                     |                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc_2/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc_2/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc_2/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc_2/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc_2/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc_2/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc_2/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser                                                                                                                                                              | test_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                 |                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift                                                                                                                                                       |                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                       |                1 |              3 |         3.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_dma_from_ps_to_pl/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                               |                2 |              3 |         1.50 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                         |                1 |              3 |         3.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                       |                1 |              3 |         3.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc_2/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc_2/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc_2/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc_2/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc_2/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc_2/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc_2/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc_2/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc_2/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc_2/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc_2/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                     |                1 |              3 |         3.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                   |                2 |              3 |         1.50 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                       |                1 |              3 |         3.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                              |                1 |              3 |         3.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                |                1 |              3 |         3.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc_2/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                       |                1 |              3 |         3.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc_2/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                       |                1 |              3 |         3.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc_2/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                        |                1 |              3 |         3.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc_2/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                        |                1 |              3 |         3.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc_2/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                        |                1 |              3 |         3.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                     |                1 |              3 |         3.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_dma_from_ps_to_pl/U0/I_RST_MODULE/s_axi_lite_awaddr[6]                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc_2/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                               |                3 |              4 |         1.33 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1_n_0                                                                                                           | test_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                              | test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                             | test_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1_n_0                                                                                                             | test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                        | test_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                       | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                     |                2 |              4 |         2.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_ps_to_pl/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                  | test_i/axi_dma_from_ps_to_pl/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                                |                1 |              4 |         4.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                                     |                3 |              4 |         1.33 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0][0]                                        | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr0                                                                                                                         |                1 |              4 |         4.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                     |                2 |              4 |         2.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_ps_to_pl/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                               | test_i/axi_dma_from_ps_to_pl/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                     |                1 |              4 |         4.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[1144]_i_1_n_0                                                                                                                                          | test_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[185]_i_1_n_0                                                                                                                                         |                2 |              4 |         2.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                                                                                                                          | test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc_1/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[9].srl_nx1/shift                                                                       |                                                                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[1144]_i_1_n_0                                                                                                                                          | test_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[146]_i_1_n_0                                                                                                                                         |                2 |              5 |         2.50 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                        |                2 |              5 |         2.50 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                                                                                              | test_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.load_mesg                                                                                                                             |                                                                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift                                                                                                                           |                                                                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[4]_i_1_n_0                                                                                                                                                                                       | test_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt[4]_i_1_n_0                                                                                                                                                                                     | test_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                                                                                                | test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i[1144]_i_1_n_0                                                                                                                                            | test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i[146]_i_1_n_0                                                                                                                                           |                2 |              5 |         2.50 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                     |                2 |              5 |         2.50 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_ps_to_pl/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                  | test_i/axi_dma_from_ps_to_pl/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_tag_reg0                                                                                                               |                1 |              5 |         5.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                            | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                     |                2 |              5 |         2.50 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                         |                                                                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt[4]_i_1_n_0                                                                                                                                                                                       | test_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_smc_1/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                | test_i/axi_smc_1/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_smc_2/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                | test_i/axi_smc_2/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                           |                                                                                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                   |                                                                                                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                  | test_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                  | test_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_ps_to_pl/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/cmnds_queued_reg_0                                                                                                               | test_i/axi_dma_from_ps_to_pl/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                             |                1 |              7 |         7.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                    |                2 |              7 |         3.50 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt[6]_i_1_n_0                                                                                                                                                     | test_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                 |                3 |              7 |         2.33 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                2 |              7 |         3.50 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1                                                                    | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_clr_dbc_reg_reg[0]                                                                 |                2 |              7 |         3.50 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_pl_to_ps/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s2mm_all_idle                                                                                                                    | test_i/axi_dma_from_pl_to_ps/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                             |                1 |              7 |         7.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                      |                2 |              7 |         3.50 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.load_mesg                                                                                                                                                       |                                                                                                                                                                                                                                                                       |                3 |              7 |         2.33 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_smc_2/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[134]_i_1_n_0                                                                                  |                                                                                                                                                                                                                                                                       |                3 |              7 |         2.33 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc_2/inst/switchboards/i_nodes/i_r_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                                                          |                3 |              8 |         2.67 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_ps_to_pl/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                           | test_i/axi_dma_from_ps_to_pl/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                     |                4 |              8 |         2.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_pl_to_ps/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                              | test_i/axi_dma_from_pl_to_ps/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/SS[0]                                                                                                                                                                              |                2 |              8 |         4.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                           | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                     |                3 |              8 |         2.67 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                      | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                            |                2 |              8 |         4.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_ps_to_pl/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                       | test_i/axi_dma_from_ps_to_pl/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/SS[0]                                                                                                                                                                              |                2 |              8 |         4.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                               | test_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | test_i/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                4 |              8 |         2.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                      |                                                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[9]_i_1_n_0                                                                                                                                                    | test_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0                                                                                                                                                    | test_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc_2/inst/switchboards/i_nodes/i_b_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                                                          |                3 |              8 |         2.67 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt[8]_i_1_n_0                                                                                                                                                      | test_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                        | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                      |                2 |              9 |         4.50 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt                                                                                                                                                                 | test_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_1_n_0                                                                                                                                                    |                2 |              9 |         4.50 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                             | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg[0]                  |                2 |              9 |         4.50 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                                                                                | test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                            |                5 |              9 |         1.80 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                        | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                      |                3 |              9 |         3.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_dma_from_ps_to_pl/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                4 |              9 |         2.25 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                  | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                      |                2 |              9 |         4.50 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                  |                                                                                                                                                                                                                                                                       |                2 |              9 |         4.50 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                      |                4 |             10 |         2.50 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1[0]                                                                                                                       |                2 |             10 |         5.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_ps_to_pl/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                           | test_i/axi_dma_from_ps_to_pl/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                               |                                                                                                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[9]_i_1_n_0                                                                                                                                                  | test_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_pl_to_ps/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                           | test_i/axi_dma_from_pl_to_ps/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                    |                6 |             11 |         1.83 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_si_handler/s_sc_valid                                                                                                                                                                                  | test_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                                  |                5 |             12 |         2.40 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_si_handler/s_sc_valid                                                                                                                                                                                    | test_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                                    |                5 |             12 |         2.40 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_si_handler/s_sc_valid                                                                                                                                                                                   | test_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                                   |                5 |             12 |         2.40 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                         | test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                                     |                4 |             12 |         3.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i0                                                                                                                                |                                                                                                                                                                                                                                                                       |                4 |             12 |         3.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i0                                                                                                                                |                                                                                                                                                                                                                                                                       |                4 |             12 |         3.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_si_handler/s_sc_valid                                                                                                                                                                                     | test_i/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                                     |                4 |             12 |         3.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                                                                                                                          | test_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i[11]_i_1_n_0                                                                                                                                           | test_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_ps_to_pl/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                   | test_i/axi_dma_from_ps_to_pl/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                        |                6 |             12 |         2.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_smc_2/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[134]_i_1_n_0                                                                                  |                                                                                                                                                                                                                                                                       |                3 |             12 |         4.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_dma_from_ps_to_pl/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                        |                5 |             13 |         2.60 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_pl_to_ps/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                              | test_i/axi_dma_from_pl_to_ps/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                         |                4 |             13 |         3.25 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_ps_to_pl/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                       | test_i/axi_dma_from_ps_to_pl/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                         |                5 |             13 |         2.60 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                          | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                        |                4 |             14 |         3.50 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                    | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                        |                5 |             14 |         2.80 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                          |                6 |             14 |         2.33 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_ps_to_pl/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                        | test_i/axi_dma_from_ps_to_pl/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                        |                3 |             14 |         4.67 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_ps_to_pl/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | test_i/axi_dma_from_ps_to_pl/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                5 |             15 |         3.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_ps_to_pl/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | test_i/axi_dma_from_ps_to_pl/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                5 |             15 |         3.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_ps_to_pl/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                      | test_i/axi_dma_from_ps_to_pl/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                        |                4 |             15 |         3.75 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                          |                                                                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_ps_to_pl/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                               |                                                                                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_ps_to_pl/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                         | test_i/axi_dma_from_ps_to_pl/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                        |                4 |             16 |         4.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/conv1D_mod_0/inst/data[0][0][15]_i_2_n_0                                                                                                                                                                                                                         | test_i/conv1D_mod_0/inst/p_2_in                                                                                                                                                                                                                                       |                5 |             16 |         3.20 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                        |                                                                                                                                                                                                                                                                       |                2 |             16 |         8.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                            | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                          |                4 |             16 |         4.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                            | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                          |                4 |             16 |         4.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                      |                                                                                                                                                                                                                                                                       |                6 |             16 |         2.67 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/conv1D_mod_0/inst/p_5_out                                                                                                                                                                                                                                        | test_i/conv1D_mod_0/inst/filter[0][0][15]_i_1_n_0                                                                                                                                                                                                                     |                2 |             16 |         8.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                            |                9 |             17 |         1.89 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.aw_start_split                                                                                                                                                   |                                                                                                                                                                                                                                                                       |                9 |             17 |         1.89 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rst_d1_inst/E[0]                                                                                                                                                                            | test_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                    |                4 |             18 |         4.50 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/ram_rd_en_i                                                                                                                                                                        | test_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                    |                4 |             18 |         4.50 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rst_d1_inst/E[0]                                                                                                                                                                              | test_i/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                      |                4 |             18 |         4.50 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                      | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0                                                                                                                           |                5 |             18 |         3.60 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/ram_rd_en_i                                                                                                                                                                          | test_i/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                      |                5 |             18 |         3.60 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                     | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                           |                6 |             19 |         3.17 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_ps_to_pl/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                    | test_i/axi_dma_from_ps_to_pl/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                     |                4 |             19 |         4.75 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_ps_to_pl/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                | test_i/axi_dma_from_ps_to_pl/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                |                6 |             19 |         3.17 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                               | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                     |                6 |             19 |         3.17 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                    | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                     |                6 |             20 |         3.33 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_dma_from_ps_to_pl/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                         |                8 |             20 |         2.50 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg[0]                                                    | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                     |                7 |             20 |         2.86 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.ar_start_split                                                                                                                                                 |                                                                                                                                                                                                                                                                       |               10 |             21 |         2.10 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                          |               11 |             21 |         1.91 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                 |               13 |             22 |         1.69 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[1136]_i_1__0_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                       |                9 |             24 |         2.67 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_dma_from_ps_to_pl/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                    |                5 |             25 |         5.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_dma_from_pl_to_ps/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                    |                4 |             25 |         6.25 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_ps_to_pl/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                    | test_i/axi_dma_from_ps_to_pl/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                        |                9 |             25 |         2.78 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_ps_to_pl/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[1]                                                                                                                                                                       | test_i/axi_dma_from_ps_to_pl/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                         |                5 |             26 |         5.20 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_pl_to_ps/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                              | test_i/axi_dma_from_pl_to_ps/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                         |                5 |             26 |         5.20 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[25]_i_1_n_0                                                                                                                      | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                          |                7 |             26 |         3.71 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                              |                                                                                                                                                                                                                                                                       |                4 |             29 |         7.25 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                           |                                                                                                                                                                                                                                                                       |                6 |             30 |         5.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[1136]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                       |               10 |             30 |         3.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                    | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                     |                6 |             31 |         5.17 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                                                        |                                                                                                                                                                                                                                                                       |               10 |             32 |         3.20 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/conv1D_mod_0/inst/data                                                                                                                                                                                                                                           | test_i/conv1D_mod_0/inst/arr_rst                                                                                                                                                                                                                                      |                8 |             32 |         4.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/conv1D_mod_0/inst/p_15_in                                                                                                                                                                                                                                        | test_i/conv1D_mod_0/inst/arr_rst                                                                                                                                                                                                                                      |                8 |             32 |         4.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/conv1D_mod_0/inst/p_5_out                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                       |                2 |             32 |        16.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_ps_to_pl/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                               | test_i/axi_dma_from_ps_to_pl/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                         |               12 |             32 |         2.67 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                                                          |                                                                                                                                                                                                                                                                       |               10 |             32 |         3.20 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_ps_to_pl/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                 | test_i/axi_dma_from_ps_to_pl/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                        |               12 |             32 |         2.67 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_ps_to_pl/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                 | test_i/axi_dma_from_ps_to_pl/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                         |                9 |             32 |         3.56 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                             | test_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_smc_2/inst/switchboards/i_nodes/i_r_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/s_sc_valid                                                                                                                  |                                                                                                                                                                                                                                                                       |                6 |             32 |         5.33 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                      | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                        |                9 |             32 |         3.56 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_pl_to_ps/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                 | test_i/axi_dma_from_pl_to_ps/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                         |                6 |             32 |         5.33 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                            |                                                                                                                                                                                                                                                                       |               11 |             32 |         2.91 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                |                                                                                                                                                                                                                                                                       |                9 |             32 |         3.56 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_pl_to_ps/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                               | test_i/axi_dma_from_pl_to_ps/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                         |                9 |             32 |         3.56 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg              | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_coelsc_tag_reg0                                                                                                                                             |                6 |             33 |         5.50 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_smc_2/inst/switchboards/i_nodes/i_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[54]_i_1_n_0                                                                                    |                                                                                                                                                                                                                                                                       |                8 |             34 |         4.25 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_dma_from_ps_to_pl/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                     |               12 |             35 |         2.92 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                      | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                   |               10 |             35 |         3.50 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                        |                                                                                                                                                                                                                                                                       |                7 |             36 |         5.14 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                          |               12 |             36 |         3.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                          | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_2[0]                                                                                                                       |                9 |             36 |         4.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][1][strb]_i_1_n_0                                                                                                                |                                                                                                                                                                                                                                                                       |                9 |             36 |         4.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_ps_to_pl/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                     |                                                                                                                                                                                                                                                                       |                6 |             38 |         6.33 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                       |                                                                                                                                                                                                                                                                       |                7 |             39 |         5.57 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                               | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                         |               12 |             40 |         3.33 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                       | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                     |               13 |             41 |         3.15 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_ps_to_pl/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_ok_to_post_rd_addr_reg                                             | test_i/axi_dma_from_ps_to_pl/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                    |                8 |             41 |         5.12 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                           | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                     |                9 |             41 |         4.56 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                 | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                    |                8 |             42 |         5.25 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_ps_to_pl/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                        | test_i/axi_dma_from_ps_to_pl/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                        |               13 |             42 |         3.23 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_dma_from_pl_to_ps/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                         |               11 |             48 |         4.36 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                      | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INDET_BTT.lsig_absorb2tlast_reg |               20 |             52 |         2.60 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i[1144]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                       |               25 |             55 |         2.20 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[1144]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                                                       |               24 |             55 |         2.29 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_pl_to_ps/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/dmacr_i_reg[2]                                                                                                                                        | test_i/axi_dma_from_pl_to_ps/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                         |               13 |             59 |         4.54 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_ps_to_pl/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/dmacr_i_reg[2]                                                                                                                                        | test_i/axi_dma_from_ps_to_pl/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                         |               10 |             59 |         5.90 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_ps_to_pl/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                        | test_i/axi_dma_from_ps_to_pl/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                     |               11 |             60 |         5.45 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                            | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                     |               13 |             60 |         4.62 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                     |               26 |             60 |         2.31 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | test_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |               16 |             70 |         4.38 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                               | test_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                             |               17 |             74 |         4.35 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                | test_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |               15 |             75 |         5.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |               16 |             78 |         4.88 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                    |                                                                                                                                                                                                                                                                       |               13 |            104 |         8.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                      |                                                                                                                                                                                                                                                                       |               13 |            104 |         8.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                                                       |               13 |            104 |         8.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 | test_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                   |                                                                                                                                                                                                                                                                       |               14 |            112 |         8.00 |
|  test_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                       |              177 |            468 |         2.64 |
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


