Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Aug 23 15:19:14 2019
| Host         : rtrkos034 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1541 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.512        0.000                      0                 3840        0.041        0.000                      0                 3840        2.000        0.000                       0                  1547  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
sys_clk_pin                        {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0_1  {0.000 16.129}       32.258          31.000          
  clkfbout_design_1_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          
sys_clock                          {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 16.129}       32.258          31.000          
  clkfbout_design_1_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0_1        0.514        0.000                      0                 3840        0.126        0.000                      0                 3840       15.629        0.000                       0                  1543  
  clkfbout_design_1_clk_wiz_0_0_1                                                                                                                                                   12.633        0.000                       0                     3  
sys_clock                                                                                                                                                                            2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0          0.512        0.000                      0                 3840        0.126        0.000                      0                 3840       15.629        0.000                       0                  1543  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                     12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0_1        0.512        0.000                      0                 3840        0.041        0.000                      0                 3840  
clk_out1_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0          0.512        0.000                      0                 3840        0.041        0.000                      0                 3840  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.514ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.629ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.514ns  (required time - arrival time)
  Source:                 design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.258ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@32.258ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        30.646ns  (logic 18.114ns (59.107%)  route 12.532ns (40.893%))
  Logic Levels:           45  (CARRY4=30 LUT1=13 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 30.442 - 32.258 ) 
    Source Clock Delay      (SCD):    -2.116ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.751    -2.116    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/aclk
    SLICE_X37Y12         FDRE                                         r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDRE (Prop_fdre_C_Q)         0.456    -1.660 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/Q
                         net (fo=2, routed)           0.587    -1.072    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/Q[13]
    SLICE_X37Y13         LUT2 (Prop_lut2_I0_O)        0.124    -0.948 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_simple_model.carrymux0_i_1__0/O
                         net (fo=1, routed)           0.000    -0.948    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[13]
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.416 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.416    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.103 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.538     0.435    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7][0]
    SLICE_X39Y14         LUT1 (Prop_lut1_I0_O)        0.306     0.741 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__12/O
                         net (fo=1, routed)           0.332     1.072    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X38Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.667 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.667    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.982 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.375     2.358    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_0[0]
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.307     2.665 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__11/O
                         net (fo=1, routed)           0.470     3.134    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X36Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.714 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.714    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.027 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.322     4.349    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_1[0]
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.306     4.655 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__10/O
                         net (fo=1, routed)           0.476     5.131    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X37Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.711 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.711    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.024 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.473     6.497    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_2[0]
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.306     6.803 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__9/O
                         net (fo=1, routed)           0.477     7.280    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X37Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.860 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.860    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.173 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.385     8.558    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_3[0]
    SLICE_X36Y18         LUT1 (Prop_lut1_I0_O)        0.306     8.864 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__8/O
                         net (fo=1, routed)           0.339     9.203    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X36Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.783 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.783    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.096 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.610    10.706    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_4[0]
    SLICE_X34Y15         LUT1 (Prop_lut1_I0_O)        0.306    11.012 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__7/O
                         net (fo=1, routed)           0.379    11.391    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.971 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.971    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.284 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.376    12.660    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_5[0]
    SLICE_X32Y16         LUT1 (Prop_lut1_I0_O)        0.306    12.966 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__6/O
                         net (fo=1, routed)           0.336    13.302    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.897 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.897    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.212 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.737    14.949    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]_1[7]
    SLICE_X33Y14         LUT3 (Prop_lut3_I2_O)        0.307    15.256 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000    15.256    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[1]
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.806 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.806    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.119 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.511    16.630    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_7[0]
    SLICE_X32Y18         LUT1 (Prop_lut1_I0_O)        0.306    16.936 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__4/O
                         net (fo=1, routed)           0.379    17.315    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X33Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.895 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.895    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.208 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.349    18.557    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_8[0]
    SLICE_X33Y17         LUT1 (Prop_lut1_I0_O)        0.306    18.863 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__3/O
                         net (fo=1, routed)           0.339    19.201    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    19.796 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.796    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.111 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.378    20.489    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_9[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.307    20.796 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__2/O
                         net (fo=1, routed)           0.480    21.276    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    21.856 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.856    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.169 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.552    22.721    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_10[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.306    23.027 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__1/O
                         net (fo=1, routed)           0.494    23.522    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.102 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    24.102    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.415 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.351    24.766    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_11[0]
    SLICE_X33Y20         LUT1 (Prop_lut1_I0_O)        0.306    25.072 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__0__0/O
                         net (fo=1, routed)           0.489    25.561    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    26.156 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.156    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.471 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=2, routed)           0.454    26.925    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[7]
    SLICE_X35Y21         LUT1 (Prop_lut1_I0_O)        0.307    27.232 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/m_axis_dout_tdata[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    27.232    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/S[0]
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.764 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/m_axis_dout_tdata[2]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    27.764    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/m_axis_dout_tdata[2]_INST_0_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.986 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/m_axis_dout_tdata[6]_INST_0/O[0]
                         net (fo=1, routed)           0.544    28.530    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4]
    RAMB18_X2Y9          RAMB18E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     32.258    32.258 r  
    L16                                               0.000    32.258 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.258    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.679 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.860    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    27.223 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.908 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.534    30.442    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y9          RAMB18E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.402    30.040    
                         clock uncertainty           -0.084    29.956    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                     -0.912    29.044    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.044    
                         arrival time                         -28.530    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.598ns  (required time - arrival time)
  Source:                 design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.258ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@32.258ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        30.559ns  (logic 18.131ns (59.332%)  route 12.428ns (40.668%))
  Logic Levels:           45  (CARRY4=30 LUT1=13 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 30.442 - 32.258 ) 
    Source Clock Delay      (SCD):    -2.116ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.751    -2.116    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/aclk
    SLICE_X37Y12         FDRE                                         r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDRE (Prop_fdre_C_Q)         0.456    -1.660 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/Q
                         net (fo=2, routed)           0.587    -1.072    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/Q[13]
    SLICE_X37Y13         LUT2 (Prop_lut2_I0_O)        0.124    -0.948 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_simple_model.carrymux0_i_1__0/O
                         net (fo=1, routed)           0.000    -0.948    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[13]
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.416 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.416    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.103 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.538     0.435    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7][0]
    SLICE_X39Y14         LUT1 (Prop_lut1_I0_O)        0.306     0.741 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__12/O
                         net (fo=1, routed)           0.332     1.072    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X38Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.667 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.667    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.982 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.375     2.358    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_0[0]
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.307     2.665 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__11/O
                         net (fo=1, routed)           0.470     3.134    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X36Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.714 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.714    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.027 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.322     4.349    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_1[0]
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.306     4.655 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__10/O
                         net (fo=1, routed)           0.476     5.131    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X37Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.711 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.711    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.024 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.473     6.497    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_2[0]
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.306     6.803 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__9/O
                         net (fo=1, routed)           0.477     7.280    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X37Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.860 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.860    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.173 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.385     8.558    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_3[0]
    SLICE_X36Y18         LUT1 (Prop_lut1_I0_O)        0.306     8.864 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__8/O
                         net (fo=1, routed)           0.339     9.203    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X36Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.783 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.783    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.096 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.610    10.706    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_4[0]
    SLICE_X34Y15         LUT1 (Prop_lut1_I0_O)        0.306    11.012 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__7/O
                         net (fo=1, routed)           0.379    11.391    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.971 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.971    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.284 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.376    12.660    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_5[0]
    SLICE_X32Y16         LUT1 (Prop_lut1_I0_O)        0.306    12.966 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__6/O
                         net (fo=1, routed)           0.336    13.302    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.897 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.897    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.212 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.737    14.949    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]_1[7]
    SLICE_X33Y14         LUT3 (Prop_lut3_I2_O)        0.307    15.256 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000    15.256    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[1]
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.806 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.806    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.119 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.511    16.630    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_7[0]
    SLICE_X32Y18         LUT1 (Prop_lut1_I0_O)        0.306    16.936 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__4/O
                         net (fo=1, routed)           0.379    17.315    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X33Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.895 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.895    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.208 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.349    18.557    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_8[0]
    SLICE_X33Y17         LUT1 (Prop_lut1_I0_O)        0.306    18.863 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__3/O
                         net (fo=1, routed)           0.339    19.201    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    19.796 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.796    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.111 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.378    20.489    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_9[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.307    20.796 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__2/O
                         net (fo=1, routed)           0.480    21.276    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    21.856 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.856    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.169 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.552    22.721    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_10[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.306    23.027 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__1/O
                         net (fo=1, routed)           0.494    23.522    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.102 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    24.102    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.415 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.351    24.766    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_11[0]
    SLICE_X33Y20         LUT1 (Prop_lut1_I0_O)        0.306    25.072 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__0__0/O
                         net (fo=1, routed)           0.489    25.561    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    26.156 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.156    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.471 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=2, routed)           0.454    26.925    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[7]
    SLICE_X35Y21         LUT1 (Prop_lut1_I0_O)        0.307    27.232 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/m_axis_dout_tdata[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    27.232    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/S[0]
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.764 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/m_axis_dout_tdata[2]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    27.764    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/m_axis_dout_tdata[2]_INST_0_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.003 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/m_axis_dout_tdata[6]_INST_0/O[2]
                         net (fo=1, routed)           0.440    28.443    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB18_X2Y9          RAMB18E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     32.258    32.258 r  
    L16                                               0.000    32.258 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.258    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.679 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.860    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    27.223 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.908 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.534    30.442    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y9          RAMB18E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.402    30.040    
                         clock uncertainty           -0.084    29.956    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                     -0.915    29.041    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.041    
                         arrival time                         -28.443    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.620ns  (required time - arrival time)
  Source:                 design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.258ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@32.258ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        30.533ns  (logic 17.966ns (58.842%)  route 12.567ns (41.158%))
  Logic Levels:           44  (CARRY4=29 LUT1=13 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 30.442 - 32.258 ) 
    Source Clock Delay      (SCD):    -2.116ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.751    -2.116    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/aclk
    SLICE_X37Y12         FDRE                                         r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDRE (Prop_fdre_C_Q)         0.456    -1.660 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/Q
                         net (fo=2, routed)           0.587    -1.072    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/Q[13]
    SLICE_X37Y13         LUT2 (Prop_lut2_I0_O)        0.124    -0.948 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_simple_model.carrymux0_i_1__0/O
                         net (fo=1, routed)           0.000    -0.948    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[13]
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.416 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.416    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.103 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.538     0.435    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7][0]
    SLICE_X39Y14         LUT1 (Prop_lut1_I0_O)        0.306     0.741 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__12/O
                         net (fo=1, routed)           0.332     1.072    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X38Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.667 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.667    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.982 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.375     2.358    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_0[0]
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.307     2.665 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__11/O
                         net (fo=1, routed)           0.470     3.134    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X36Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.714 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.714    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.027 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.322     4.349    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_1[0]
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.306     4.655 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__10/O
                         net (fo=1, routed)           0.476     5.131    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X37Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.711 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.711    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.024 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.473     6.497    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_2[0]
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.306     6.803 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__9/O
                         net (fo=1, routed)           0.477     7.280    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X37Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.860 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.860    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.173 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.385     8.558    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_3[0]
    SLICE_X36Y18         LUT1 (Prop_lut1_I0_O)        0.306     8.864 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__8/O
                         net (fo=1, routed)           0.339     9.203    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X36Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.783 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.783    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.096 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.610    10.706    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_4[0]
    SLICE_X34Y15         LUT1 (Prop_lut1_I0_O)        0.306    11.012 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__7/O
                         net (fo=1, routed)           0.379    11.391    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.971 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.971    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.284 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.376    12.660    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_5[0]
    SLICE_X32Y16         LUT1 (Prop_lut1_I0_O)        0.306    12.966 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__6/O
                         net (fo=1, routed)           0.336    13.302    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.897 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.897    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.212 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.737    14.949    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]_1[7]
    SLICE_X33Y14         LUT3 (Prop_lut3_I2_O)        0.307    15.256 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000    15.256    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[1]
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.806 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.806    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.119 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.511    16.630    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_7[0]
    SLICE_X32Y18         LUT1 (Prop_lut1_I0_O)        0.306    16.936 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__4/O
                         net (fo=1, routed)           0.379    17.315    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X33Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.895 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.895    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.208 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.349    18.557    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_8[0]
    SLICE_X33Y17         LUT1 (Prop_lut1_I0_O)        0.306    18.863 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__3/O
                         net (fo=1, routed)           0.339    19.201    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    19.796 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.796    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.111 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.378    20.489    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_9[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.307    20.796 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__2/O
                         net (fo=1, routed)           0.480    21.276    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    21.856 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.856    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.169 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.552    22.721    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_10[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.306    23.027 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__1/O
                         net (fo=1, routed)           0.494    23.522    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.102 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    24.102    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.415 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.351    24.766    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_11[0]
    SLICE_X33Y20         LUT1 (Prop_lut1_I0_O)        0.306    25.072 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__0__0/O
                         net (fo=1, routed)           0.489    25.561    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    26.156 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.156    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.471 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=2, routed)           0.454    26.925    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[7]
    SLICE_X35Y21         LUT1 (Prop_lut1_I0_O)        0.307    27.232 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/m_axis_dout_tdata[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    27.232    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/S[0]
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    27.838 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/m_axis_dout_tdata[2]_INST_0/O[3]
                         net (fo=1, routed)           0.579    28.417    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[3]
    RAMB18_X2Y9          RAMB18E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     32.258    32.258 r  
    L16                                               0.000    32.258 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.258    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.679 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.860    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    27.223 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.908 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.534    30.442    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y9          RAMB18E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.402    30.040    
                         clock uncertainty           -0.084    29.956    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[9])
                                                     -0.919    29.037    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.037    
                         arrival time                         -28.417    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.642ns  (required time - arrival time)
  Source:                 design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.258ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@32.258ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        30.514ns  (logic 18.226ns (59.730%)  route 12.288ns (40.270%))
  Logic Levels:           45  (CARRY4=30 LUT1=13 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 30.442 - 32.258 ) 
    Source Clock Delay      (SCD):    -2.116ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.751    -2.116    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/aclk
    SLICE_X37Y12         FDRE                                         r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDRE (Prop_fdre_C_Q)         0.456    -1.660 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/Q
                         net (fo=2, routed)           0.587    -1.072    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/Q[13]
    SLICE_X37Y13         LUT2 (Prop_lut2_I0_O)        0.124    -0.948 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_simple_model.carrymux0_i_1__0/O
                         net (fo=1, routed)           0.000    -0.948    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[13]
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.416 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.416    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.103 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.538     0.435    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7][0]
    SLICE_X39Y14         LUT1 (Prop_lut1_I0_O)        0.306     0.741 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__12/O
                         net (fo=1, routed)           0.332     1.072    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X38Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.667 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.667    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.982 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.375     2.358    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_0[0]
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.307     2.665 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__11/O
                         net (fo=1, routed)           0.470     3.134    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X36Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.714 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.714    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.027 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.322     4.349    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_1[0]
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.306     4.655 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__10/O
                         net (fo=1, routed)           0.476     5.131    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X37Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.711 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.711    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.024 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.473     6.497    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_2[0]
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.306     6.803 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__9/O
                         net (fo=1, routed)           0.477     7.280    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X37Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.860 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.860    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.173 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.385     8.558    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_3[0]
    SLICE_X36Y18         LUT1 (Prop_lut1_I0_O)        0.306     8.864 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__8/O
                         net (fo=1, routed)           0.339     9.203    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X36Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.783 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.783    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.096 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.610    10.706    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_4[0]
    SLICE_X34Y15         LUT1 (Prop_lut1_I0_O)        0.306    11.012 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__7/O
                         net (fo=1, routed)           0.379    11.391    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.971 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.971    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.284 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.376    12.660    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_5[0]
    SLICE_X32Y16         LUT1 (Prop_lut1_I0_O)        0.306    12.966 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__6/O
                         net (fo=1, routed)           0.336    13.302    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.897 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.897    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.212 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.737    14.949    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]_1[7]
    SLICE_X33Y14         LUT3 (Prop_lut3_I2_O)        0.307    15.256 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000    15.256    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[1]
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.806 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.806    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.119 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.511    16.630    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_7[0]
    SLICE_X32Y18         LUT1 (Prop_lut1_I0_O)        0.306    16.936 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__4/O
                         net (fo=1, routed)           0.379    17.315    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X33Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.895 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.895    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.208 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.349    18.557    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_8[0]
    SLICE_X33Y17         LUT1 (Prop_lut1_I0_O)        0.306    18.863 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__3/O
                         net (fo=1, routed)           0.339    19.201    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    19.796 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.796    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.111 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.378    20.489    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_9[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.307    20.796 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__2/O
                         net (fo=1, routed)           0.480    21.276    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    21.856 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.856    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.169 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.552    22.721    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_10[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.306    23.027 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__1/O
                         net (fo=1, routed)           0.494    23.522    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.102 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    24.102    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.415 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.351    24.766    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_11[0]
    SLICE_X33Y20         LUT1 (Prop_lut1_I0_O)        0.306    25.072 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__0__0/O
                         net (fo=1, routed)           0.489    25.561    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    26.156 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.156    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.471 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=2, routed)           0.454    26.925    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[7]
    SLICE_X35Y21         LUT1 (Prop_lut1_I0_O)        0.307    27.232 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/m_axis_dout_tdata[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    27.232    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/S[0]
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.764 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/m_axis_dout_tdata[2]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    27.764    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/m_axis_dout_tdata[2]_INST_0_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.098 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/m_axis_dout_tdata[6]_INST_0/O[1]
                         net (fo=1, routed)           0.301    28.398    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[5]
    RAMB18_X2Y9          RAMB18E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     32.258    32.258 r  
    L16                                               0.000    32.258 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.258    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.679 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.860    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    27.223 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.908 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.534    30.442    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y9          RAMB18E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.402    30.040    
                         clock uncertainty           -0.084    29.956    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                     -0.916    29.040    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.040    
                         arrival time                         -28.398    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.650ns  (required time - arrival time)
  Source:                 design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.258ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@32.258ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        30.503ns  (logic 18.205ns (59.683%)  route 12.298ns (40.317%))
  Logic Levels:           45  (CARRY4=30 LUT1=13 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 30.442 - 32.258 ) 
    Source Clock Delay      (SCD):    -2.116ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.751    -2.116    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/aclk
    SLICE_X37Y12         FDRE                                         r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDRE (Prop_fdre_C_Q)         0.456    -1.660 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/Q
                         net (fo=2, routed)           0.587    -1.072    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/Q[13]
    SLICE_X37Y13         LUT2 (Prop_lut2_I0_O)        0.124    -0.948 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_simple_model.carrymux0_i_1__0/O
                         net (fo=1, routed)           0.000    -0.948    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[13]
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.416 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.416    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.103 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.538     0.435    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7][0]
    SLICE_X39Y14         LUT1 (Prop_lut1_I0_O)        0.306     0.741 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__12/O
                         net (fo=1, routed)           0.332     1.072    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X38Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.667 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.667    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.982 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.375     2.358    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_0[0]
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.307     2.665 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__11/O
                         net (fo=1, routed)           0.470     3.134    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X36Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.714 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.714    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.027 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.322     4.349    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_1[0]
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.306     4.655 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__10/O
                         net (fo=1, routed)           0.476     5.131    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X37Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.711 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.711    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.024 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.473     6.497    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_2[0]
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.306     6.803 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__9/O
                         net (fo=1, routed)           0.477     7.280    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X37Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.860 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.860    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.173 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.385     8.558    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_3[0]
    SLICE_X36Y18         LUT1 (Prop_lut1_I0_O)        0.306     8.864 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__8/O
                         net (fo=1, routed)           0.339     9.203    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X36Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.783 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.783    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.096 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.610    10.706    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_4[0]
    SLICE_X34Y15         LUT1 (Prop_lut1_I0_O)        0.306    11.012 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__7/O
                         net (fo=1, routed)           0.379    11.391    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.971 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.971    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.284 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.376    12.660    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_5[0]
    SLICE_X32Y16         LUT1 (Prop_lut1_I0_O)        0.306    12.966 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__6/O
                         net (fo=1, routed)           0.336    13.302    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.897 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.897    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.212 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.737    14.949    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]_1[7]
    SLICE_X33Y14         LUT3 (Prop_lut3_I2_O)        0.307    15.256 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000    15.256    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[1]
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.806 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.806    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.119 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.511    16.630    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_7[0]
    SLICE_X32Y18         LUT1 (Prop_lut1_I0_O)        0.306    16.936 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__4/O
                         net (fo=1, routed)           0.379    17.315    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X33Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.895 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.895    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.208 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.349    18.557    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_8[0]
    SLICE_X33Y17         LUT1 (Prop_lut1_I0_O)        0.306    18.863 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__3/O
                         net (fo=1, routed)           0.339    19.201    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    19.796 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.796    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.111 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.378    20.489    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_9[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.307    20.796 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__2/O
                         net (fo=1, routed)           0.480    21.276    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    21.856 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.856    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.169 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.552    22.721    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_10[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.306    23.027 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__1/O
                         net (fo=1, routed)           0.494    23.522    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.102 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    24.102    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.415 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.351    24.766    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_11[0]
    SLICE_X33Y20         LUT1 (Prop_lut1_I0_O)        0.306    25.072 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__0__0/O
                         net (fo=1, routed)           0.489    25.561    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    26.156 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.156    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.471 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=2, routed)           0.454    26.925    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[7]
    SLICE_X35Y21         LUT1 (Prop_lut1_I0_O)        0.307    27.232 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/m_axis_dout_tdata[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    27.232    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/S[0]
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.764 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/m_axis_dout_tdata[2]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    27.764    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/m_axis_dout_tdata[2]_INST_0_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.077 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/m_axis_dout_tdata[6]_INST_0/O[3]
                         net (fo=1, routed)           0.310    28.387    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB18_X2Y9          RAMB18E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     32.258    32.258 r  
    L16                                               0.000    32.258 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.258    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.679 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.860    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    27.223 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.908 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.534    30.442    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y9          RAMB18E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.402    30.040    
                         clock uncertainty           -0.084    29.956    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                     -0.919    29.037    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.037    
                         arrival time                         -28.387    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.821ns  (required time - arrival time)
  Source:                 design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.258ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@32.258ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        30.336ns  (logic 17.907ns (59.029%)  route 12.429ns (40.971%))
  Logic Levels:           44  (CARRY4=29 LUT1=13 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 30.442 - 32.258 ) 
    Source Clock Delay      (SCD):    -2.116ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.751    -2.116    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/aclk
    SLICE_X37Y12         FDRE                                         r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDRE (Prop_fdre_C_Q)         0.456    -1.660 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/Q
                         net (fo=2, routed)           0.587    -1.072    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/Q[13]
    SLICE_X37Y13         LUT2 (Prop_lut2_I0_O)        0.124    -0.948 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_simple_model.carrymux0_i_1__0/O
                         net (fo=1, routed)           0.000    -0.948    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[13]
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.416 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.416    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.103 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.538     0.435    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7][0]
    SLICE_X39Y14         LUT1 (Prop_lut1_I0_O)        0.306     0.741 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__12/O
                         net (fo=1, routed)           0.332     1.072    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X38Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.667 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.667    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.982 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.375     2.358    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_0[0]
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.307     2.665 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__11/O
                         net (fo=1, routed)           0.470     3.134    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X36Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.714 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.714    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.027 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.322     4.349    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_1[0]
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.306     4.655 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__10/O
                         net (fo=1, routed)           0.476     5.131    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X37Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.711 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.711    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.024 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.473     6.497    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_2[0]
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.306     6.803 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__9/O
                         net (fo=1, routed)           0.477     7.280    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X37Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.860 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.860    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.173 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.385     8.558    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_3[0]
    SLICE_X36Y18         LUT1 (Prop_lut1_I0_O)        0.306     8.864 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__8/O
                         net (fo=1, routed)           0.339     9.203    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X36Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.783 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.783    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.096 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.610    10.706    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_4[0]
    SLICE_X34Y15         LUT1 (Prop_lut1_I0_O)        0.306    11.012 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__7/O
                         net (fo=1, routed)           0.379    11.391    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.971 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.971    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.284 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.376    12.660    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_5[0]
    SLICE_X32Y16         LUT1 (Prop_lut1_I0_O)        0.306    12.966 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__6/O
                         net (fo=1, routed)           0.336    13.302    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.897 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.897    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.212 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.737    14.949    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]_1[7]
    SLICE_X33Y14         LUT3 (Prop_lut3_I2_O)        0.307    15.256 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000    15.256    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[1]
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.806 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.806    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.119 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.511    16.630    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_7[0]
    SLICE_X32Y18         LUT1 (Prop_lut1_I0_O)        0.306    16.936 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__4/O
                         net (fo=1, routed)           0.379    17.315    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X33Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.895 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.895    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.208 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.349    18.557    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_8[0]
    SLICE_X33Y17         LUT1 (Prop_lut1_I0_O)        0.306    18.863 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__3/O
                         net (fo=1, routed)           0.339    19.201    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    19.796 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.796    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.111 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.378    20.489    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_9[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.307    20.796 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__2/O
                         net (fo=1, routed)           0.480    21.276    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    21.856 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.856    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.169 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.552    22.721    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_10[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.306    23.027 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__1/O
                         net (fo=1, routed)           0.494    23.522    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.102 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    24.102    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.415 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.351    24.766    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_11[0]
    SLICE_X33Y20         LUT1 (Prop_lut1_I0_O)        0.306    25.072 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__0__0/O
                         net (fo=1, routed)           0.489    25.561    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    26.156 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.156    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.471 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=2, routed)           0.454    26.925    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[7]
    SLICE_X35Y21         LUT1 (Prop_lut1_I0_O)        0.307    27.232 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/m_axis_dout_tdata[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    27.232    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/S[0]
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    27.779 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/m_axis_dout_tdata[2]_INST_0/O[2]
                         net (fo=1, routed)           0.441    28.220    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB18_X2Y9          RAMB18E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     32.258    32.258 r  
    L16                                               0.000    32.258 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.258    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.679 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.860    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    27.223 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.908 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.534    30.442    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y9          RAMB18E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.402    30.040    
                         clock uncertainty           -0.084    29.956    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[8])
                                                     -0.915    29.041    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.041    
                         arrival time                         -28.220    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.942ns  (required time - arrival time)
  Source:                 design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.258ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@32.258ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        30.214ns  (logic 17.784ns (58.860%)  route 12.430ns (41.140%))
  Logic Levels:           44  (CARRY4=29 LUT1=13 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 30.442 - 32.258 ) 
    Source Clock Delay      (SCD):    -2.116ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.751    -2.116    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/aclk
    SLICE_X37Y12         FDRE                                         r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDRE (Prop_fdre_C_Q)         0.456    -1.660 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/Q
                         net (fo=2, routed)           0.587    -1.072    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/Q[13]
    SLICE_X37Y13         LUT2 (Prop_lut2_I0_O)        0.124    -0.948 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_simple_model.carrymux0_i_1__0/O
                         net (fo=1, routed)           0.000    -0.948    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[13]
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.416 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.416    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.103 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.538     0.435    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7][0]
    SLICE_X39Y14         LUT1 (Prop_lut1_I0_O)        0.306     0.741 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__12/O
                         net (fo=1, routed)           0.332     1.072    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X38Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.667 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.667    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.982 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.375     2.358    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_0[0]
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.307     2.665 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__11/O
                         net (fo=1, routed)           0.470     3.134    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X36Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.714 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.714    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.027 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.322     4.349    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_1[0]
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.306     4.655 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__10/O
                         net (fo=1, routed)           0.476     5.131    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X37Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.711 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.711    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.024 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.473     6.497    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_2[0]
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.306     6.803 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__9/O
                         net (fo=1, routed)           0.477     7.280    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X37Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.860 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.860    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.173 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.385     8.558    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_3[0]
    SLICE_X36Y18         LUT1 (Prop_lut1_I0_O)        0.306     8.864 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__8/O
                         net (fo=1, routed)           0.339     9.203    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X36Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.783 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.783    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.096 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.610    10.706    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_4[0]
    SLICE_X34Y15         LUT1 (Prop_lut1_I0_O)        0.306    11.012 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__7/O
                         net (fo=1, routed)           0.379    11.391    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.971 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.971    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.284 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.376    12.660    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_5[0]
    SLICE_X32Y16         LUT1 (Prop_lut1_I0_O)        0.306    12.966 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__6/O
                         net (fo=1, routed)           0.336    13.302    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.897 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.897    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.212 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.737    14.949    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]_1[7]
    SLICE_X33Y14         LUT3 (Prop_lut3_I2_O)        0.307    15.256 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000    15.256    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[1]
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.806 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.806    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.119 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.511    16.630    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_7[0]
    SLICE_X32Y18         LUT1 (Prop_lut1_I0_O)        0.306    16.936 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__4/O
                         net (fo=1, routed)           0.379    17.315    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X33Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.895 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.895    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.208 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.349    18.557    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_8[0]
    SLICE_X33Y17         LUT1 (Prop_lut1_I0_O)        0.306    18.863 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__3/O
                         net (fo=1, routed)           0.339    19.201    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    19.796 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.796    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.111 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.378    20.489    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_9[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.307    20.796 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__2/O
                         net (fo=1, routed)           0.480    21.276    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    21.856 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.856    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.169 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.552    22.721    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_10[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.306    23.027 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__1/O
                         net (fo=1, routed)           0.494    23.522    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.102 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    24.102    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.415 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.351    24.766    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_11[0]
    SLICE_X33Y20         LUT1 (Prop_lut1_I0_O)        0.306    25.072 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__0__0/O
                         net (fo=1, routed)           0.489    25.561    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    26.156 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.156    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.471 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=2, routed)           0.454    26.925    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[7]
    SLICE_X35Y21         LUT1 (Prop_lut1_I0_O)        0.307    27.232 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/m_axis_dout_tdata[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    27.232    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/S[0]
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    27.656 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/m_axis_dout_tdata[2]_INST_0/O[1]
                         net (fo=1, routed)           0.442    28.098    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X2Y9          RAMB18E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     32.258    32.258 r  
    L16                                               0.000    32.258 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.258    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.679 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.860    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    27.223 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.908 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.534    30.442    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y9          RAMB18E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.402    30.040    
                         clock uncertainty           -0.084    29.956    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[1])
                                                     -0.916    29.040    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.040    
                         arrival time                         -28.098    
  -------------------------------------------------------------------
                         slack                                  0.942    

Slack (MET) :             1.038ns  (required time - arrival time)
  Source:                 design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.258ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@32.258ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        30.122ns  (logic 17.607ns (58.452%)  route 12.515ns (41.548%))
  Logic Levels:           44  (CARRY4=29 LUT1=13 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 30.442 - 32.258 ) 
    Source Clock Delay      (SCD):    -2.116ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.751    -2.116    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/aclk
    SLICE_X37Y12         FDRE                                         r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDRE (Prop_fdre_C_Q)         0.456    -1.660 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/Q
                         net (fo=2, routed)           0.587    -1.072    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/Q[13]
    SLICE_X37Y13         LUT2 (Prop_lut2_I0_O)        0.124    -0.948 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_simple_model.carrymux0_i_1__0/O
                         net (fo=1, routed)           0.000    -0.948    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[13]
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.416 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.416    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.103 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.538     0.435    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7][0]
    SLICE_X39Y14         LUT1 (Prop_lut1_I0_O)        0.306     0.741 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__12/O
                         net (fo=1, routed)           0.332     1.072    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X38Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.667 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.667    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.982 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.375     2.358    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_0[0]
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.307     2.665 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__11/O
                         net (fo=1, routed)           0.470     3.134    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X36Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.714 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.714    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.027 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.322     4.349    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_1[0]
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.306     4.655 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__10/O
                         net (fo=1, routed)           0.476     5.131    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X37Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.711 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.711    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.024 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.473     6.497    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_2[0]
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.306     6.803 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__9/O
                         net (fo=1, routed)           0.477     7.280    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X37Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.860 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.860    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.173 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.385     8.558    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_3[0]
    SLICE_X36Y18         LUT1 (Prop_lut1_I0_O)        0.306     8.864 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__8/O
                         net (fo=1, routed)           0.339     9.203    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X36Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.783 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.783    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.096 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.610    10.706    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_4[0]
    SLICE_X34Y15         LUT1 (Prop_lut1_I0_O)        0.306    11.012 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__7/O
                         net (fo=1, routed)           0.379    11.391    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.971 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.971    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.284 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.376    12.660    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_5[0]
    SLICE_X32Y16         LUT1 (Prop_lut1_I0_O)        0.306    12.966 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__6/O
                         net (fo=1, routed)           0.336    13.302    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.897 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.897    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.212 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.737    14.949    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]_1[7]
    SLICE_X33Y14         LUT3 (Prop_lut3_I2_O)        0.307    15.256 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000    15.256    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[1]
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.806 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.806    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.119 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.511    16.630    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_7[0]
    SLICE_X32Y18         LUT1 (Prop_lut1_I0_O)        0.306    16.936 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__4/O
                         net (fo=1, routed)           0.379    17.315    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X33Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.895 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.895    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.208 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.349    18.557    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_8[0]
    SLICE_X33Y17         LUT1 (Prop_lut1_I0_O)        0.306    18.863 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__3/O
                         net (fo=1, routed)           0.339    19.201    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    19.796 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.796    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.111 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.378    20.489    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_9[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.307    20.796 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__2/O
                         net (fo=1, routed)           0.480    21.276    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    21.856 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.856    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.169 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.552    22.721    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_10[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.306    23.027 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__1/O
                         net (fo=1, routed)           0.494    23.522    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.102 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    24.102    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.415 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.351    24.766    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_11[0]
    SLICE_X33Y20         LUT1 (Prop_lut1_I0_O)        0.306    25.072 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__0__0/O
                         net (fo=1, routed)           0.489    25.561    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    26.156 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.156    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.471 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=2, routed)           0.454    26.925    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[7]
    SLICE_X35Y21         LUT1 (Prop_lut1_I0_O)        0.307    27.232 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/m_axis_dout_tdata[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    27.232    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/S[0]
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    27.479 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/m_axis_dout_tdata[2]_INST_0/O[0]
                         net (fo=1, routed)           0.528    28.006    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB18_X2Y9          RAMB18E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     32.258    32.258 r  
    L16                                               0.000    32.258 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.258    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.679 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.860    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    27.223 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.908 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.534    30.442    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y9          RAMB18E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.402    30.040    
                         clock uncertainty           -0.084    29.956    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[0])
                                                     -0.912    29.044    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.044    
                         arrival time                         -28.006    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             19.046ns  (required time - arrival time)
  Source:                 design_1_i/DCT_2D_0/inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/tmp_reg[13]/D
                            (null)[0].del/tmp_reg[13]
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.258ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@32.258ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        13.211ns  (logic 3.932ns (29.762%)  route 9.279ns (70.238%))
  Logic Levels:           11  (CARRY4=6 LUT4=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.774ns = ( 30.484 - 32.258 ) 
    Source Clock Delay      (SCD):    -2.197ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.670    -2.197    design_1_i/DCT_2D_0/inst/clk
    SLICE_X24Y10         FDRE                                         r  design_1_i/DCT_2D_0/inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y10         FDRE (Prop_fdre_C_Q)         0.478    -1.719 r  design_1_i/DCT_2D_0/inst/cnt_reg[2]/Q
                         net (fo=145, routed)         5.177     3.458    design_1_i/DCT_2D_0/inst/mod_2/fabric_RAM/Q[2]
    SLICE_X40Y1          MUXF7 (Prop_muxf7_S_O)       0.473     3.931 r  design_1_i/DCT_2D_0/inst/mod_2/fabric_RAM/data_reg[3][2]_i_6/O
                         net (fo=1, routed)           0.000     3.931    design_1_i/DCT_2D_0/inst/mod_2/fabric_RAM/data_reg[3][2]_i_6_n_0
    SLICE_X40Y1          MUXF8 (Prop_muxf8_I0_O)      0.104     4.035 r  design_1_i/DCT_2D_0/inst/mod_2/fabric_RAM/data_reg[3][2]_i_2/O
                         net (fo=3, routed)           1.781     5.816    design_1_i/DCT_2D_0/inst/mod_2/fabric_RAM/data_reg[3][2]_i_2_n_0
    SLICE_X28Y6          LUT6 (Prop_lut6_I5_O)        0.316     6.132 r  design_1_i/DCT_2D_0/inst/mod_2/fabric_RAM/S_carry_i_2__12/O
                         net (fo=1, routed)           0.000     6.132    design_1_i/DCT_2D_0/inst/mod_2/a1/S[2]
    SLICE_X28Y6          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     6.484 r  design_1_i/DCT_2D_0/inst/mod_2/a1/S_carry/O[3]
                         net (fo=5, routed)           0.784     7.268    design_1_i/DCT_2D_0/inst/mod_2/r12/(null)[1].del/O[3]
    SLICE_X31Y7          LUT4 (Prop_lut4_I2_O)        0.307     7.575 r  design_1_i/DCT_2D_0/inst/mod_2/r12/(null)[1].del/S_carry_i_5__5/O
                         net (fo=1, routed)           0.000     7.575    design_1_i/DCT_2D_0/inst/mod_2/s2/S[3]
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.976 r  design_1_i/DCT_2D_0/inst/mod_2/s2/S_carry/CO[3]
                         net (fo=1, routed)           0.000     7.976    design_1_i/DCT_2D_0/inst/mod_2/s2/S_carry_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.198 r  design_1_i/DCT_2D_0/inst/mod_2/s2/S_carry__0/O[0]
                         net (fo=2, routed)           1.538     9.736    design_1_i/DCT_2D_0/inst/mod_2/s2/tmp_reg[7][0]
    SLICE_X36Y7          LUT4 (Prop_lut4_I1_O)        0.299    10.035 r  design_1_i/DCT_2D_0/inst/mod_2/s2/S_carry__0_i_4__13/O
                         net (fo=1, routed)           0.000    10.035    design_1_i/DCT_2D_0/inst/mod_2/a4/code_mo3_reg[1][0]
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.567 r  design_1_i/DCT_2D_0/inst/mod_2/a4/S_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.567    design_1_i/DCT_2D_0/inst/mod_2/a4/S_carry__0_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.681 r  design_1_i/DCT_2D_0/inst/mod_2/a4/S_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.681    design_1_i/DCT_2D_0/inst/mod_2/a4/S_carry__1_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.015 r  design_1_i/DCT_2D_0/inst/mod_2/a4/S_carry__2/O[1]
                         net (fo=1, routed)           0.000    11.015    design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/D[13]
    SLICE_X36Y9          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/tmp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     32.258    32.258 r  
    L16                                               0.000    32.258 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.258    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.679 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.860    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    27.223 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.908 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.576    30.484    design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/clk
    SLICE_X36Y9          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/tmp_reg[13]/C
                         clock pessimism             -0.402    30.082    
                         clock uncertainty           -0.084    29.999    
    SLICE_X36Y9          FDRE (Setup_fdre_C_D)        0.062    30.061    design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/tmp_reg[13]
  -------------------------------------------------------------------
                         required time                         30.061    
                         arrival time                         -11.015    
  -------------------------------------------------------------------
                         slack                                 19.046    

Slack (MET) :             19.157ns  (required time - arrival time)
  Source:                 design_1_i/DCT_2D_0/inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/tmp_reg[12]/D
                            (null)[0].del/tmp_reg[12]
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.258ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@32.258ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        13.100ns  (logic 3.821ns (29.167%)  route 9.279ns (70.833%))
  Logic Levels:           11  (CARRY4=6 LUT4=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.774ns = ( 30.484 - 32.258 ) 
    Source Clock Delay      (SCD):    -2.197ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.670    -2.197    design_1_i/DCT_2D_0/inst/clk
    SLICE_X24Y10         FDRE                                         r  design_1_i/DCT_2D_0/inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y10         FDRE (Prop_fdre_C_Q)         0.478    -1.719 r  design_1_i/DCT_2D_0/inst/cnt_reg[2]/Q
                         net (fo=145, routed)         5.177     3.458    design_1_i/DCT_2D_0/inst/mod_2/fabric_RAM/Q[2]
    SLICE_X40Y1          MUXF7 (Prop_muxf7_S_O)       0.473     3.931 r  design_1_i/DCT_2D_0/inst/mod_2/fabric_RAM/data_reg[3][2]_i_6/O
                         net (fo=1, routed)           0.000     3.931    design_1_i/DCT_2D_0/inst/mod_2/fabric_RAM/data_reg[3][2]_i_6_n_0
    SLICE_X40Y1          MUXF8 (Prop_muxf8_I0_O)      0.104     4.035 r  design_1_i/DCT_2D_0/inst/mod_2/fabric_RAM/data_reg[3][2]_i_2/O
                         net (fo=3, routed)           1.781     5.816    design_1_i/DCT_2D_0/inst/mod_2/fabric_RAM/data_reg[3][2]_i_2_n_0
    SLICE_X28Y6          LUT6 (Prop_lut6_I5_O)        0.316     6.132 r  design_1_i/DCT_2D_0/inst/mod_2/fabric_RAM/S_carry_i_2__12/O
                         net (fo=1, routed)           0.000     6.132    design_1_i/DCT_2D_0/inst/mod_2/a1/S[2]
    SLICE_X28Y6          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     6.484 r  design_1_i/DCT_2D_0/inst/mod_2/a1/S_carry/O[3]
                         net (fo=5, routed)           0.784     7.268    design_1_i/DCT_2D_0/inst/mod_2/r12/(null)[1].del/O[3]
    SLICE_X31Y7          LUT4 (Prop_lut4_I2_O)        0.307     7.575 r  design_1_i/DCT_2D_0/inst/mod_2/r12/(null)[1].del/S_carry_i_5__5/O
                         net (fo=1, routed)           0.000     7.575    design_1_i/DCT_2D_0/inst/mod_2/s2/S[3]
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.976 r  design_1_i/DCT_2D_0/inst/mod_2/s2/S_carry/CO[3]
                         net (fo=1, routed)           0.000     7.976    design_1_i/DCT_2D_0/inst/mod_2/s2/S_carry_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.198 r  design_1_i/DCT_2D_0/inst/mod_2/s2/S_carry__0/O[0]
                         net (fo=2, routed)           1.538     9.736    design_1_i/DCT_2D_0/inst/mod_2/s2/tmp_reg[7][0]
    SLICE_X36Y7          LUT4 (Prop_lut4_I1_O)        0.299    10.035 r  design_1_i/DCT_2D_0/inst/mod_2/s2/S_carry__0_i_4__13/O
                         net (fo=1, routed)           0.000    10.035    design_1_i/DCT_2D_0/inst/mod_2/a4/code_mo3_reg[1][0]
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.567 r  design_1_i/DCT_2D_0/inst/mod_2/a4/S_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.567    design_1_i/DCT_2D_0/inst/mod_2/a4/S_carry__0_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.681 r  design_1_i/DCT_2D_0/inst/mod_2/a4/S_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.681    design_1_i/DCT_2D_0/inst/mod_2/a4/S_carry__1_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.904 r  design_1_i/DCT_2D_0/inst/mod_2/a4/S_carry__2/O[0]
                         net (fo=1, routed)           0.000    10.904    design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/D[12]
    SLICE_X36Y9          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/tmp_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     32.258    32.258 r  
    L16                                               0.000    32.258 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.258    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.679 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.860    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    27.223 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.908 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.576    30.484    design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/clk
    SLICE_X36Y9          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/tmp_reg[12]/C
                         clock pessimism             -0.402    30.082    
                         clock uncertainty           -0.084    29.999    
    SLICE_X36Y9          FDRE (Setup_fdre_C_D)        0.062    30.061    design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/tmp_reg[12]
  -------------------------------------------------------------------
                         required time                         30.061    
                         arrival time                         -10.904    
  -------------------------------------------------------------------
                         slack                                 19.157    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/zig_zag_0/inst/selector_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.635%)  route 0.224ns (61.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.173ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.561    -0.448    design_1_i/zig_zag_0/inst/clk
    SLICE_X35Y14         FDRE                                         r  design_1_i/zig_zag_0/inst/selector_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.307 r  design_1_i/zig_zag_0/inst/selector_in_reg[5]/Q
                         net (fo=3, routed)           0.224    -0.083    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X2Y7          RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.869    -0.173    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y7          RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.220    -0.392    
    RAMB18_X2Y7          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.209    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/tmp_reg[13]/C
                            (null)[0].del/tmp_reg[13]
            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[1].del/tmp_reg[13]/D
                            (null)[1].del/tmp_reg[13]
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.182ns
    Source Clock Delay      (SCD):    -0.418ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.591    -0.418    design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/clk
    SLICE_X36Y9          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/tmp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.277 r  design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/tmp_reg[13]/Q
                         net (fo=1, routed)           0.058    -0.219    design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[1].del/D[13]
    SLICE_X36Y9          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[1].del/tmp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.860    -0.182    design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[1].del/clk
    SLICE_X36Y9          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[1].del/tmp_reg[13]/C
                         clock pessimism             -0.236    -0.418    
    SLICE_X36Y9          FDRE (Hold_fdre_C_D)         0.071    -0.347    design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[1].del/tmp_reg[13]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/zig_zag_0/inst/selector_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.635%)  route 0.224ns (61.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.175ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.561    -0.448    design_1_i/zig_zag_0/inst/clk
    SLICE_X35Y14         FDRE                                         r  design_1_i/zig_zag_0/inst/selector_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.307 r  design_1_i/zig_zag_0/inst/selector_in_reg[5]/Q
                         net (fo=3, routed)           0.224    -0.083    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X2Y7          RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.867    -0.175    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y7          RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.220    -0.394    
    RAMB18_X2Y7          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.211    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/tmp_reg[12]/C
                            (null)[0].del/tmp_reg[12]
            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[1].del/tmp_reg[12]/D
                            (null)[1].del/tmp_reg[12]
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.182ns
    Source Clock Delay      (SCD):    -0.418ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.591    -0.418    design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/clk
    SLICE_X36Y9          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/tmp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.277 r  design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/tmp_reg[12]/Q
                         net (fo=1, routed)           0.065    -0.212    design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[1].del/D[12]
    SLICE_X36Y9          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[1].del/tmp_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.860    -0.182    design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[1].del/clk
    SLICE_X36Y9          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[1].del/tmp_reg[12]/C
                         clock pessimism             -0.236    -0.418    
    SLICE_X36Y9          FDRE (Hold_fdre_C_D)         0.075    -0.343    design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[1].del/tmp_reg[12]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/tmp_reg[1]/C
                            (null)[0].del/tmp_reg[1]
            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[1].del/tmp_reg[1]/D
                            (null)[1].del/tmp_reg[1]
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.141ns (73.465%)  route 0.051ns (26.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.210ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.564    -0.445    design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/clk
    SLICE_X18Y8          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.304 r  design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/tmp_reg[1]/Q
                         net (fo=1, routed)           0.051    -0.253    design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[1].del/D[1]
    SLICE_X19Y8          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[1].del/tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.832    -0.210    design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[1].del/clk
    SLICE_X19Y8          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[1].del/tmp_reg[1]/C
                         clock pessimism             -0.222    -0.432    
    SLICE_X19Y8          FDRE (Hold_fdre_C_D)         0.047    -0.385    design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[1].del/tmp_reg[1]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/tmp_reg[5]/C
                            (null)[0].del/tmp_reg[5]
            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[1].del/tmp_reg[5]/D
                            (null)[1].del/tmp_reg[5]
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.334%)  route 0.054ns (27.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.210ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.564    -0.445    design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/clk
    SLICE_X18Y9          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/tmp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.304 r  design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/tmp_reg[5]/Q
                         net (fo=1, routed)           0.054    -0.250    design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[1].del/D[5]
    SLICE_X19Y9          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[1].del/tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.832    -0.210    design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[1].del/clk
    SLICE_X19Y9          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[1].del/tmp_reg[5]/C
                         clock pessimism             -0.222    -0.432    
    SLICE_X19Y9          FDRE (Hold_fdre_C_D)         0.047    -0.385    design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[1].del/tmp_reg[5]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/controller_0/inst/_addr_quant_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/quant_0/inst/cbcr/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.257%)  route 0.224ns (57.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.173ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.561    -0.448    design_1_i/controller_0/inst/clk
    SLICE_X34Y14         FDSE                                         r  design_1_i/controller_0/inst/_addr_quant_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDSE (Prop_fdse_C_Q)         0.164    -0.284 r  design_1_i/controller_0/inst/_addr_quant_reg[5]/Q
                         net (fo=3, routed)           0.224    -0.060    design_1_i/quant_0/inst/cbcr/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X2Y6          RAMB18E1                                     r  design_1_i/quant_0/inst/cbcr/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.869    -0.173    design_1_i/quant_0/inst/cbcr/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y6          RAMB18E1                                     r  design_1_i/quant_0/inst/cbcr/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.220    -0.392    
    RAMB18_X2Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.209    design_1_i/quant_0/inst/cbcr/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/controller_0/inst/_addr_quant_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/quant_0/inst/cbcr/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.257%)  route 0.224ns (57.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.175ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.561    -0.448    design_1_i/controller_0/inst/clk
    SLICE_X34Y14         FDSE                                         r  design_1_i/controller_0/inst/_addr_quant_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDSE (Prop_fdse_C_Q)         0.164    -0.284 r  design_1_i/controller_0/inst/_addr_quant_reg[5]/Q
                         net (fo=3, routed)           0.224    -0.060    design_1_i/quant_0/inst/cbcr/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X2Y6          RAMB18E1                                     r  design_1_i/quant_0/inst/cbcr/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.867    -0.175    design_1_i/quant_0/inst/cbcr/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y6          RAMB18E1                                     r  design_1_i/quant_0/inst/cbcr/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.220    -0.394    
    RAMB18_X2Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.211    design_1_i/quant_0/inst/cbcr/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/DCT_2D_0/inst/mod_2/r11/(null)[0].del/tmp_reg[12]/C
                            (null)[0].del/tmp_reg[12]
            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/DCT_2D_0/inst/mod_2/r11/(null)[1].del/tmp_reg[12]/D
                            (null)[1].del/tmp_reg[12]
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.984%)  route 0.102ns (42.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.181ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.592    -0.417    design_1_i/DCT_2D_0/inst/mod_2/r11/(null)[0].del/clk
    SLICE_X41Y10         FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_2/r11/(null)[0].del/tmp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.276 r  design_1_i/DCT_2D_0/inst/mod_2/r11/(null)[0].del/tmp_reg[12]/Q
                         net (fo=1, routed)           0.102    -0.174    design_1_i/DCT_2D_0/inst/mod_2/r11/(null)[1].del/D[12]
    SLICE_X42Y10         FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_2/r11/(null)[1].del/tmp_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.861    -0.181    design_1_i/DCT_2D_0/inst/mod_2/r11/(null)[1].del/clk
    SLICE_X42Y10         FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_2/r11/(null)[1].del/tmp_reg[12]/C
                         clock pessimism             -0.220    -0.401    
    SLICE_X42Y10         FDRE (Hold_fdre_C_D)         0.075    -0.326    design_1_i/DCT_2D_0/inst/mod_2/r11/(null)[1].del/tmp_reg[12]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/DCT_2D_0/inst/mod_2/r7/(null)[0].del/tmp_reg[2]/C
                            (null)[0].del/tmp_reg[2]
            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/DCT_2D_0/inst/mod_2/r7/(null)[1].del/tmp_reg[2]/D
                            (null)[1].del/tmp_reg[2]
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.209ns
    Source Clock Delay      (SCD):    -0.444ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.565    -0.444    design_1_i/DCT_2D_0/inst/mod_2/r7/(null)[0].del/clk
    SLICE_X32Y6          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_2/r7/(null)[0].del/tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.280 r  design_1_i/DCT_2D_0/inst/mod_2/r7/(null)[0].del/tmp_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.224    design_1_i/DCT_2D_0/inst/mod_2/r7/(null)[1].del/D[2]
    SLICE_X32Y6          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_2/r7/(null)[1].del/tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.833    -0.209    design_1_i/DCT_2D_0/inst/mod_2/r7/(null)[1].del/clk
    SLICE_X32Y6          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_2/r7/(null)[1].del/tmp_reg[2]/C
                         clock pessimism             -0.235    -0.444    
    SLICE_X32Y6          FDRE (Hold_fdre_C_D)         0.064    -0.380    design_1_i/DCT_2D_0/inst/mod_2/r7/(null)[1].del/tmp_reg[2]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 16.129 }
Period(ns):         32.258
Sources:            { design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         32.258      29.682     RAMB18_X0Y2     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         32.258      29.682     RAMB18_X0Y2     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         32.258      29.682     RAMB18_X2Y7     design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         32.258      29.682     RAMB18_X2Y7     design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         32.258      29.682     RAMB18_X2Y9     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         32.258      29.682     RAMB18_X2Y9     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         32.258      29.682     RAMB18_X2Y6     design_1_i/quant_0/inst/cbcr/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         32.258      29.682     RAMB18_X2Y6     design_1_i/quant_0/inst/cbcr/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         32.258      30.103     BUFGCTRL_X0Y16  design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         32.258      31.009     PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       32.258      127.742    PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.129      15.629     SLICE_X42Y9     design_1_i/DCT_2D_0/inst/mod_2/r10/(null)[0].del/tmp_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.129      15.629     SLICE_X40Y7     design_1_i/DCT_2D_0/inst/mod_2/r10/(null)[0].del/tmp_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.129      15.629     SLICE_X40Y7     design_1_i/DCT_2D_0/inst/mod_2/r10/(null)[0].del/tmp_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.129      15.629     SLICE_X40Y8     design_1_i/DCT_2D_0/inst/mod_2/r10/(null)[0].del/tmp_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.129      15.629     SLICE_X40Y8     design_1_i/DCT_2D_0/inst/mod_2/r10/(null)[0].del/tmp_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.129      15.629     SLICE_X39Y8     design_1_i/DCT_2D_0/inst/mod_2/r10/(null)[0].del/tmp_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.129      15.629     SLICE_X42Y9     design_1_i/DCT_2D_0/inst/mod_2/r10/(null)[0].del/tmp_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.129      15.629     SLICE_X43Y9     design_1_i/DCT_2D_0/inst/mod_2/r10/(null)[0].del/tmp_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.129      15.629     SLICE_X42Y9     design_1_i/DCT_2D_0/inst/mod_2/r10/(null)[1].del/tmp_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.129      15.629     SLICE_X40Y7     design_1_i/DCT_2D_0/inst/mod_2/r10/(null)[1].del/tmp_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.129      15.629     SLICE_X25Y11    design_1_i/DCT_2D_0/inst/cnt_reg[0]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.129      15.629     SLICE_X25Y11    design_1_i/DCT_2D_0/inst/cnt_reg[1]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.129      15.629     SLICE_X25Y11    design_1_i/DCT_2D_0/inst/cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.129      15.629     SLICE_X25Y11    design_1_i/DCT_2D_0/inst/cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.129      15.629     SLICE_X25Y11    design_1_i/DCT_2D_0/inst/cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.129      15.629     SLICE_X10Y13    design_1_i/DCT_2D_0/inst/mod_1/FSM_sequential_STATE_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.129      15.629     SLICE_X10Y12    design_1_i/DCT_2D_0/inst/mod_1/FSM_sequential_STATE_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.129      15.629     SLICE_X10Y13    design_1_i/DCT_2D_0/inst/mod_1/FSM_sequential_STATE_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.129      15.629     SLICE_X10Y12    design_1_i/DCT_2D_0/inst/mod_1/FSM_sequential_STATE_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.129      15.629     SLICE_X19Y7     design_1_i/DCT_2D_0/inst/mod_1/r10/(null)[0].del/tmp_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.512ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.629ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.512ns  (required time - arrival time)
  Source:                 design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.258ns  (clk_out1_design_1_clk_wiz_0_0 rise@32.258ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        30.646ns  (logic 18.114ns (59.107%)  route 12.532ns (40.893%))
  Logic Levels:           45  (CARRY4=30 LUT1=13 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 30.442 - 32.258 ) 
    Source Clock Delay      (SCD):    -2.116ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.751    -2.116    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/aclk
    SLICE_X37Y12         FDRE                                         r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDRE (Prop_fdre_C_Q)         0.456    -1.660 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/Q
                         net (fo=2, routed)           0.587    -1.072    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/Q[13]
    SLICE_X37Y13         LUT2 (Prop_lut2_I0_O)        0.124    -0.948 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_simple_model.carrymux0_i_1__0/O
                         net (fo=1, routed)           0.000    -0.948    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[13]
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.416 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.416    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.103 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.538     0.435    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7][0]
    SLICE_X39Y14         LUT1 (Prop_lut1_I0_O)        0.306     0.741 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__12/O
                         net (fo=1, routed)           0.332     1.072    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X38Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.667 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.667    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.982 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.375     2.358    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_0[0]
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.307     2.665 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__11/O
                         net (fo=1, routed)           0.470     3.134    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X36Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.714 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.714    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.027 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.322     4.349    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_1[0]
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.306     4.655 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__10/O
                         net (fo=1, routed)           0.476     5.131    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X37Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.711 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.711    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.024 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.473     6.497    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_2[0]
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.306     6.803 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__9/O
                         net (fo=1, routed)           0.477     7.280    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X37Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.860 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.860    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.173 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.385     8.558    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_3[0]
    SLICE_X36Y18         LUT1 (Prop_lut1_I0_O)        0.306     8.864 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__8/O
                         net (fo=1, routed)           0.339     9.203    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X36Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.783 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.783    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.096 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.610    10.706    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_4[0]
    SLICE_X34Y15         LUT1 (Prop_lut1_I0_O)        0.306    11.012 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__7/O
                         net (fo=1, routed)           0.379    11.391    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.971 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.971    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.284 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.376    12.660    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_5[0]
    SLICE_X32Y16         LUT1 (Prop_lut1_I0_O)        0.306    12.966 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__6/O
                         net (fo=1, routed)           0.336    13.302    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.897 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.897    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.212 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.737    14.949    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]_1[7]
    SLICE_X33Y14         LUT3 (Prop_lut3_I2_O)        0.307    15.256 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000    15.256    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[1]
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.806 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.806    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.119 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.511    16.630    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_7[0]
    SLICE_X32Y18         LUT1 (Prop_lut1_I0_O)        0.306    16.936 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__4/O
                         net (fo=1, routed)           0.379    17.315    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X33Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.895 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.895    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.208 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.349    18.557    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_8[0]
    SLICE_X33Y17         LUT1 (Prop_lut1_I0_O)        0.306    18.863 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__3/O
                         net (fo=1, routed)           0.339    19.201    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    19.796 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.796    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.111 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.378    20.489    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_9[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.307    20.796 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__2/O
                         net (fo=1, routed)           0.480    21.276    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    21.856 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.856    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.169 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.552    22.721    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_10[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.306    23.027 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__1/O
                         net (fo=1, routed)           0.494    23.522    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.102 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    24.102    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.415 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.351    24.766    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_11[0]
    SLICE_X33Y20         LUT1 (Prop_lut1_I0_O)        0.306    25.072 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__0__0/O
                         net (fo=1, routed)           0.489    25.561    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    26.156 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.156    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.471 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=2, routed)           0.454    26.925    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[7]
    SLICE_X35Y21         LUT1 (Prop_lut1_I0_O)        0.307    27.232 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/m_axis_dout_tdata[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    27.232    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/S[0]
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.764 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/m_axis_dout_tdata[2]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    27.764    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/m_axis_dout_tdata[2]_INST_0_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.986 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/m_axis_dout_tdata[6]_INST_0/O[0]
                         net (fo=1, routed)           0.544    28.530    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4]
    RAMB18_X2Y9          RAMB18E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.258    32.258 r  
    L16                                               0.000    32.258 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.258    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.679 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.860    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    27.223 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.908 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.534    30.442    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y9          RAMB18E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.402    30.040    
                         clock uncertainty           -0.085    29.955    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                     -0.912    29.043    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.043    
                         arrival time                         -28.530    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.597ns  (required time - arrival time)
  Source:                 design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.258ns  (clk_out1_design_1_clk_wiz_0_0 rise@32.258ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        30.559ns  (logic 18.131ns (59.332%)  route 12.428ns (40.668%))
  Logic Levels:           45  (CARRY4=30 LUT1=13 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 30.442 - 32.258 ) 
    Source Clock Delay      (SCD):    -2.116ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.751    -2.116    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/aclk
    SLICE_X37Y12         FDRE                                         r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDRE (Prop_fdre_C_Q)         0.456    -1.660 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/Q
                         net (fo=2, routed)           0.587    -1.072    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/Q[13]
    SLICE_X37Y13         LUT2 (Prop_lut2_I0_O)        0.124    -0.948 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_simple_model.carrymux0_i_1__0/O
                         net (fo=1, routed)           0.000    -0.948    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[13]
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.416 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.416    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.103 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.538     0.435    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7][0]
    SLICE_X39Y14         LUT1 (Prop_lut1_I0_O)        0.306     0.741 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__12/O
                         net (fo=1, routed)           0.332     1.072    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X38Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.667 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.667    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.982 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.375     2.358    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_0[0]
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.307     2.665 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__11/O
                         net (fo=1, routed)           0.470     3.134    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X36Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.714 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.714    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.027 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.322     4.349    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_1[0]
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.306     4.655 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__10/O
                         net (fo=1, routed)           0.476     5.131    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X37Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.711 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.711    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.024 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.473     6.497    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_2[0]
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.306     6.803 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__9/O
                         net (fo=1, routed)           0.477     7.280    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X37Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.860 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.860    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.173 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.385     8.558    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_3[0]
    SLICE_X36Y18         LUT1 (Prop_lut1_I0_O)        0.306     8.864 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__8/O
                         net (fo=1, routed)           0.339     9.203    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X36Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.783 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.783    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.096 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.610    10.706    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_4[0]
    SLICE_X34Y15         LUT1 (Prop_lut1_I0_O)        0.306    11.012 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__7/O
                         net (fo=1, routed)           0.379    11.391    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.971 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.971    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.284 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.376    12.660    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_5[0]
    SLICE_X32Y16         LUT1 (Prop_lut1_I0_O)        0.306    12.966 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__6/O
                         net (fo=1, routed)           0.336    13.302    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.897 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.897    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.212 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.737    14.949    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]_1[7]
    SLICE_X33Y14         LUT3 (Prop_lut3_I2_O)        0.307    15.256 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000    15.256    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[1]
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.806 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.806    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.119 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.511    16.630    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_7[0]
    SLICE_X32Y18         LUT1 (Prop_lut1_I0_O)        0.306    16.936 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__4/O
                         net (fo=1, routed)           0.379    17.315    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X33Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.895 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.895    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.208 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.349    18.557    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_8[0]
    SLICE_X33Y17         LUT1 (Prop_lut1_I0_O)        0.306    18.863 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__3/O
                         net (fo=1, routed)           0.339    19.201    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    19.796 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.796    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.111 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.378    20.489    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_9[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.307    20.796 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__2/O
                         net (fo=1, routed)           0.480    21.276    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    21.856 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.856    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.169 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.552    22.721    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_10[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.306    23.027 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__1/O
                         net (fo=1, routed)           0.494    23.522    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.102 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    24.102    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.415 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.351    24.766    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_11[0]
    SLICE_X33Y20         LUT1 (Prop_lut1_I0_O)        0.306    25.072 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__0__0/O
                         net (fo=1, routed)           0.489    25.561    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    26.156 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.156    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.471 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=2, routed)           0.454    26.925    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[7]
    SLICE_X35Y21         LUT1 (Prop_lut1_I0_O)        0.307    27.232 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/m_axis_dout_tdata[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    27.232    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/S[0]
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.764 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/m_axis_dout_tdata[2]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    27.764    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/m_axis_dout_tdata[2]_INST_0_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.003 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/m_axis_dout_tdata[6]_INST_0/O[2]
                         net (fo=1, routed)           0.440    28.443    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB18_X2Y9          RAMB18E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.258    32.258 r  
    L16                                               0.000    32.258 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.258    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.679 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.860    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    27.223 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.908 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.534    30.442    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y9          RAMB18E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.402    30.040    
                         clock uncertainty           -0.085    29.955    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                     -0.915    29.040    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.040    
                         arrival time                         -28.443    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.619ns  (required time - arrival time)
  Source:                 design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.258ns  (clk_out1_design_1_clk_wiz_0_0 rise@32.258ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        30.533ns  (logic 17.966ns (58.842%)  route 12.567ns (41.158%))
  Logic Levels:           44  (CARRY4=29 LUT1=13 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 30.442 - 32.258 ) 
    Source Clock Delay      (SCD):    -2.116ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.751    -2.116    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/aclk
    SLICE_X37Y12         FDRE                                         r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDRE (Prop_fdre_C_Q)         0.456    -1.660 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/Q
                         net (fo=2, routed)           0.587    -1.072    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/Q[13]
    SLICE_X37Y13         LUT2 (Prop_lut2_I0_O)        0.124    -0.948 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_simple_model.carrymux0_i_1__0/O
                         net (fo=1, routed)           0.000    -0.948    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[13]
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.416 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.416    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.103 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.538     0.435    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7][0]
    SLICE_X39Y14         LUT1 (Prop_lut1_I0_O)        0.306     0.741 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__12/O
                         net (fo=1, routed)           0.332     1.072    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X38Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.667 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.667    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.982 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.375     2.358    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_0[0]
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.307     2.665 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__11/O
                         net (fo=1, routed)           0.470     3.134    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X36Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.714 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.714    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.027 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.322     4.349    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_1[0]
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.306     4.655 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__10/O
                         net (fo=1, routed)           0.476     5.131    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X37Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.711 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.711    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.024 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.473     6.497    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_2[0]
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.306     6.803 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__9/O
                         net (fo=1, routed)           0.477     7.280    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X37Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.860 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.860    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.173 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.385     8.558    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_3[0]
    SLICE_X36Y18         LUT1 (Prop_lut1_I0_O)        0.306     8.864 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__8/O
                         net (fo=1, routed)           0.339     9.203    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X36Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.783 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.783    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.096 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.610    10.706    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_4[0]
    SLICE_X34Y15         LUT1 (Prop_lut1_I0_O)        0.306    11.012 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__7/O
                         net (fo=1, routed)           0.379    11.391    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.971 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.971    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.284 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.376    12.660    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_5[0]
    SLICE_X32Y16         LUT1 (Prop_lut1_I0_O)        0.306    12.966 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__6/O
                         net (fo=1, routed)           0.336    13.302    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.897 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.897    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.212 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.737    14.949    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]_1[7]
    SLICE_X33Y14         LUT3 (Prop_lut3_I2_O)        0.307    15.256 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000    15.256    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[1]
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.806 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.806    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.119 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.511    16.630    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_7[0]
    SLICE_X32Y18         LUT1 (Prop_lut1_I0_O)        0.306    16.936 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__4/O
                         net (fo=1, routed)           0.379    17.315    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X33Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.895 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.895    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.208 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.349    18.557    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_8[0]
    SLICE_X33Y17         LUT1 (Prop_lut1_I0_O)        0.306    18.863 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__3/O
                         net (fo=1, routed)           0.339    19.201    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    19.796 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.796    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.111 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.378    20.489    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_9[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.307    20.796 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__2/O
                         net (fo=1, routed)           0.480    21.276    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    21.856 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.856    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.169 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.552    22.721    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_10[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.306    23.027 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__1/O
                         net (fo=1, routed)           0.494    23.522    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.102 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    24.102    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.415 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.351    24.766    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_11[0]
    SLICE_X33Y20         LUT1 (Prop_lut1_I0_O)        0.306    25.072 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__0__0/O
                         net (fo=1, routed)           0.489    25.561    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    26.156 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.156    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.471 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=2, routed)           0.454    26.925    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[7]
    SLICE_X35Y21         LUT1 (Prop_lut1_I0_O)        0.307    27.232 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/m_axis_dout_tdata[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    27.232    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/S[0]
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    27.838 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/m_axis_dout_tdata[2]_INST_0/O[3]
                         net (fo=1, routed)           0.579    28.417    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[3]
    RAMB18_X2Y9          RAMB18E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.258    32.258 r  
    L16                                               0.000    32.258 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.258    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.679 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.860    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    27.223 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.908 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.534    30.442    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y9          RAMB18E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.402    30.040    
                         clock uncertainty           -0.085    29.955    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[9])
                                                     -0.919    29.036    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.036    
                         arrival time                         -28.417    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.640ns  (required time - arrival time)
  Source:                 design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.258ns  (clk_out1_design_1_clk_wiz_0_0 rise@32.258ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        30.514ns  (logic 18.226ns (59.730%)  route 12.288ns (40.270%))
  Logic Levels:           45  (CARRY4=30 LUT1=13 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 30.442 - 32.258 ) 
    Source Clock Delay      (SCD):    -2.116ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.751    -2.116    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/aclk
    SLICE_X37Y12         FDRE                                         r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDRE (Prop_fdre_C_Q)         0.456    -1.660 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/Q
                         net (fo=2, routed)           0.587    -1.072    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/Q[13]
    SLICE_X37Y13         LUT2 (Prop_lut2_I0_O)        0.124    -0.948 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_simple_model.carrymux0_i_1__0/O
                         net (fo=1, routed)           0.000    -0.948    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[13]
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.416 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.416    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.103 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.538     0.435    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7][0]
    SLICE_X39Y14         LUT1 (Prop_lut1_I0_O)        0.306     0.741 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__12/O
                         net (fo=1, routed)           0.332     1.072    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X38Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.667 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.667    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.982 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.375     2.358    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_0[0]
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.307     2.665 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__11/O
                         net (fo=1, routed)           0.470     3.134    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X36Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.714 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.714    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.027 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.322     4.349    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_1[0]
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.306     4.655 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__10/O
                         net (fo=1, routed)           0.476     5.131    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X37Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.711 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.711    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.024 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.473     6.497    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_2[0]
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.306     6.803 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__9/O
                         net (fo=1, routed)           0.477     7.280    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X37Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.860 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.860    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.173 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.385     8.558    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_3[0]
    SLICE_X36Y18         LUT1 (Prop_lut1_I0_O)        0.306     8.864 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__8/O
                         net (fo=1, routed)           0.339     9.203    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X36Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.783 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.783    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.096 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.610    10.706    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_4[0]
    SLICE_X34Y15         LUT1 (Prop_lut1_I0_O)        0.306    11.012 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__7/O
                         net (fo=1, routed)           0.379    11.391    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.971 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.971    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.284 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.376    12.660    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_5[0]
    SLICE_X32Y16         LUT1 (Prop_lut1_I0_O)        0.306    12.966 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__6/O
                         net (fo=1, routed)           0.336    13.302    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.897 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.897    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.212 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.737    14.949    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]_1[7]
    SLICE_X33Y14         LUT3 (Prop_lut3_I2_O)        0.307    15.256 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000    15.256    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[1]
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.806 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.806    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.119 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.511    16.630    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_7[0]
    SLICE_X32Y18         LUT1 (Prop_lut1_I0_O)        0.306    16.936 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__4/O
                         net (fo=1, routed)           0.379    17.315    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X33Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.895 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.895    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.208 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.349    18.557    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_8[0]
    SLICE_X33Y17         LUT1 (Prop_lut1_I0_O)        0.306    18.863 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__3/O
                         net (fo=1, routed)           0.339    19.201    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    19.796 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.796    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.111 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.378    20.489    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_9[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.307    20.796 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__2/O
                         net (fo=1, routed)           0.480    21.276    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    21.856 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.856    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.169 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.552    22.721    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_10[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.306    23.027 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__1/O
                         net (fo=1, routed)           0.494    23.522    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.102 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    24.102    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.415 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.351    24.766    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_11[0]
    SLICE_X33Y20         LUT1 (Prop_lut1_I0_O)        0.306    25.072 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__0__0/O
                         net (fo=1, routed)           0.489    25.561    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    26.156 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.156    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.471 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=2, routed)           0.454    26.925    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[7]
    SLICE_X35Y21         LUT1 (Prop_lut1_I0_O)        0.307    27.232 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/m_axis_dout_tdata[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    27.232    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/S[0]
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.764 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/m_axis_dout_tdata[2]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    27.764    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/m_axis_dout_tdata[2]_INST_0_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.098 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/m_axis_dout_tdata[6]_INST_0/O[1]
                         net (fo=1, routed)           0.301    28.398    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[5]
    RAMB18_X2Y9          RAMB18E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.258    32.258 r  
    L16                                               0.000    32.258 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.258    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.679 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.860    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    27.223 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.908 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.534    30.442    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y9          RAMB18E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.402    30.040    
                         clock uncertainty           -0.085    29.955    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                     -0.916    29.039    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.039    
                         arrival time                         -28.398    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.648ns  (required time - arrival time)
  Source:                 design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.258ns  (clk_out1_design_1_clk_wiz_0_0 rise@32.258ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        30.503ns  (logic 18.205ns (59.683%)  route 12.298ns (40.317%))
  Logic Levels:           45  (CARRY4=30 LUT1=13 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 30.442 - 32.258 ) 
    Source Clock Delay      (SCD):    -2.116ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.751    -2.116    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/aclk
    SLICE_X37Y12         FDRE                                         r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDRE (Prop_fdre_C_Q)         0.456    -1.660 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/Q
                         net (fo=2, routed)           0.587    -1.072    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/Q[13]
    SLICE_X37Y13         LUT2 (Prop_lut2_I0_O)        0.124    -0.948 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_simple_model.carrymux0_i_1__0/O
                         net (fo=1, routed)           0.000    -0.948    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[13]
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.416 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.416    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.103 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.538     0.435    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7][0]
    SLICE_X39Y14         LUT1 (Prop_lut1_I0_O)        0.306     0.741 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__12/O
                         net (fo=1, routed)           0.332     1.072    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X38Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.667 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.667    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.982 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.375     2.358    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_0[0]
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.307     2.665 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__11/O
                         net (fo=1, routed)           0.470     3.134    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X36Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.714 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.714    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.027 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.322     4.349    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_1[0]
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.306     4.655 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__10/O
                         net (fo=1, routed)           0.476     5.131    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X37Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.711 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.711    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.024 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.473     6.497    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_2[0]
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.306     6.803 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__9/O
                         net (fo=1, routed)           0.477     7.280    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X37Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.860 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.860    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.173 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.385     8.558    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_3[0]
    SLICE_X36Y18         LUT1 (Prop_lut1_I0_O)        0.306     8.864 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__8/O
                         net (fo=1, routed)           0.339     9.203    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X36Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.783 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.783    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.096 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.610    10.706    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_4[0]
    SLICE_X34Y15         LUT1 (Prop_lut1_I0_O)        0.306    11.012 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__7/O
                         net (fo=1, routed)           0.379    11.391    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.971 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.971    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.284 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.376    12.660    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_5[0]
    SLICE_X32Y16         LUT1 (Prop_lut1_I0_O)        0.306    12.966 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__6/O
                         net (fo=1, routed)           0.336    13.302    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.897 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.897    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.212 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.737    14.949    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]_1[7]
    SLICE_X33Y14         LUT3 (Prop_lut3_I2_O)        0.307    15.256 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000    15.256    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[1]
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.806 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.806    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.119 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.511    16.630    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_7[0]
    SLICE_X32Y18         LUT1 (Prop_lut1_I0_O)        0.306    16.936 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__4/O
                         net (fo=1, routed)           0.379    17.315    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X33Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.895 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.895    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.208 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.349    18.557    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_8[0]
    SLICE_X33Y17         LUT1 (Prop_lut1_I0_O)        0.306    18.863 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__3/O
                         net (fo=1, routed)           0.339    19.201    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    19.796 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.796    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.111 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.378    20.489    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_9[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.307    20.796 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__2/O
                         net (fo=1, routed)           0.480    21.276    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    21.856 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.856    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.169 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.552    22.721    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_10[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.306    23.027 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__1/O
                         net (fo=1, routed)           0.494    23.522    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.102 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    24.102    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.415 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.351    24.766    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_11[0]
    SLICE_X33Y20         LUT1 (Prop_lut1_I0_O)        0.306    25.072 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__0__0/O
                         net (fo=1, routed)           0.489    25.561    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    26.156 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.156    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.471 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=2, routed)           0.454    26.925    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[7]
    SLICE_X35Y21         LUT1 (Prop_lut1_I0_O)        0.307    27.232 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/m_axis_dout_tdata[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    27.232    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/S[0]
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.764 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/m_axis_dout_tdata[2]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    27.764    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/m_axis_dout_tdata[2]_INST_0_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.077 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/m_axis_dout_tdata[6]_INST_0/O[3]
                         net (fo=1, routed)           0.310    28.387    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB18_X2Y9          RAMB18E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.258    32.258 r  
    L16                                               0.000    32.258 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.258    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.679 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.860    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    27.223 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.908 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.534    30.442    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y9          RAMB18E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.402    30.040    
                         clock uncertainty           -0.085    29.955    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                     -0.919    29.036    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.036    
                         arrival time                         -28.387    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.819ns  (required time - arrival time)
  Source:                 design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.258ns  (clk_out1_design_1_clk_wiz_0_0 rise@32.258ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        30.336ns  (logic 17.907ns (59.029%)  route 12.429ns (40.971%))
  Logic Levels:           44  (CARRY4=29 LUT1=13 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 30.442 - 32.258 ) 
    Source Clock Delay      (SCD):    -2.116ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.751    -2.116    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/aclk
    SLICE_X37Y12         FDRE                                         r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDRE (Prop_fdre_C_Q)         0.456    -1.660 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/Q
                         net (fo=2, routed)           0.587    -1.072    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/Q[13]
    SLICE_X37Y13         LUT2 (Prop_lut2_I0_O)        0.124    -0.948 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_simple_model.carrymux0_i_1__0/O
                         net (fo=1, routed)           0.000    -0.948    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[13]
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.416 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.416    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.103 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.538     0.435    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7][0]
    SLICE_X39Y14         LUT1 (Prop_lut1_I0_O)        0.306     0.741 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__12/O
                         net (fo=1, routed)           0.332     1.072    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X38Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.667 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.667    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.982 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.375     2.358    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_0[0]
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.307     2.665 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__11/O
                         net (fo=1, routed)           0.470     3.134    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X36Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.714 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.714    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.027 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.322     4.349    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_1[0]
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.306     4.655 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__10/O
                         net (fo=1, routed)           0.476     5.131    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X37Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.711 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.711    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.024 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.473     6.497    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_2[0]
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.306     6.803 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__9/O
                         net (fo=1, routed)           0.477     7.280    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X37Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.860 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.860    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.173 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.385     8.558    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_3[0]
    SLICE_X36Y18         LUT1 (Prop_lut1_I0_O)        0.306     8.864 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__8/O
                         net (fo=1, routed)           0.339     9.203    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X36Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.783 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.783    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.096 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.610    10.706    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_4[0]
    SLICE_X34Y15         LUT1 (Prop_lut1_I0_O)        0.306    11.012 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__7/O
                         net (fo=1, routed)           0.379    11.391    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.971 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.971    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.284 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.376    12.660    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_5[0]
    SLICE_X32Y16         LUT1 (Prop_lut1_I0_O)        0.306    12.966 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__6/O
                         net (fo=1, routed)           0.336    13.302    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.897 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.897    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.212 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.737    14.949    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]_1[7]
    SLICE_X33Y14         LUT3 (Prop_lut3_I2_O)        0.307    15.256 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000    15.256    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[1]
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.806 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.806    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.119 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.511    16.630    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_7[0]
    SLICE_X32Y18         LUT1 (Prop_lut1_I0_O)        0.306    16.936 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__4/O
                         net (fo=1, routed)           0.379    17.315    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X33Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.895 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.895    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.208 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.349    18.557    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_8[0]
    SLICE_X33Y17         LUT1 (Prop_lut1_I0_O)        0.306    18.863 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__3/O
                         net (fo=1, routed)           0.339    19.201    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    19.796 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.796    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.111 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.378    20.489    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_9[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.307    20.796 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__2/O
                         net (fo=1, routed)           0.480    21.276    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    21.856 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.856    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.169 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.552    22.721    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_10[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.306    23.027 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__1/O
                         net (fo=1, routed)           0.494    23.522    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.102 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    24.102    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.415 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.351    24.766    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_11[0]
    SLICE_X33Y20         LUT1 (Prop_lut1_I0_O)        0.306    25.072 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__0__0/O
                         net (fo=1, routed)           0.489    25.561    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    26.156 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.156    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.471 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=2, routed)           0.454    26.925    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[7]
    SLICE_X35Y21         LUT1 (Prop_lut1_I0_O)        0.307    27.232 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/m_axis_dout_tdata[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    27.232    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/S[0]
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    27.779 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/m_axis_dout_tdata[2]_INST_0/O[2]
                         net (fo=1, routed)           0.441    28.220    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB18_X2Y9          RAMB18E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.258    32.258 r  
    L16                                               0.000    32.258 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.258    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.679 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.860    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    27.223 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.908 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.534    30.442    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y9          RAMB18E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.402    30.040    
                         clock uncertainty           -0.085    29.955    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[8])
                                                     -0.915    29.040    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.040    
                         arrival time                         -28.220    
  -------------------------------------------------------------------
                         slack                                  0.819    

Slack (MET) :             0.940ns  (required time - arrival time)
  Source:                 design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.258ns  (clk_out1_design_1_clk_wiz_0_0 rise@32.258ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        30.214ns  (logic 17.784ns (58.860%)  route 12.430ns (41.140%))
  Logic Levels:           44  (CARRY4=29 LUT1=13 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 30.442 - 32.258 ) 
    Source Clock Delay      (SCD):    -2.116ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.751    -2.116    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/aclk
    SLICE_X37Y12         FDRE                                         r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDRE (Prop_fdre_C_Q)         0.456    -1.660 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/Q
                         net (fo=2, routed)           0.587    -1.072    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/Q[13]
    SLICE_X37Y13         LUT2 (Prop_lut2_I0_O)        0.124    -0.948 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_simple_model.carrymux0_i_1__0/O
                         net (fo=1, routed)           0.000    -0.948    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[13]
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.416 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.416    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.103 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.538     0.435    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7][0]
    SLICE_X39Y14         LUT1 (Prop_lut1_I0_O)        0.306     0.741 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__12/O
                         net (fo=1, routed)           0.332     1.072    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X38Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.667 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.667    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.982 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.375     2.358    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_0[0]
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.307     2.665 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__11/O
                         net (fo=1, routed)           0.470     3.134    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X36Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.714 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.714    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.027 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.322     4.349    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_1[0]
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.306     4.655 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__10/O
                         net (fo=1, routed)           0.476     5.131    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X37Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.711 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.711    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.024 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.473     6.497    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_2[0]
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.306     6.803 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__9/O
                         net (fo=1, routed)           0.477     7.280    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X37Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.860 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.860    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.173 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.385     8.558    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_3[0]
    SLICE_X36Y18         LUT1 (Prop_lut1_I0_O)        0.306     8.864 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__8/O
                         net (fo=1, routed)           0.339     9.203    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X36Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.783 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.783    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.096 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.610    10.706    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_4[0]
    SLICE_X34Y15         LUT1 (Prop_lut1_I0_O)        0.306    11.012 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__7/O
                         net (fo=1, routed)           0.379    11.391    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.971 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.971    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.284 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.376    12.660    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_5[0]
    SLICE_X32Y16         LUT1 (Prop_lut1_I0_O)        0.306    12.966 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__6/O
                         net (fo=1, routed)           0.336    13.302    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.897 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.897    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.212 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.737    14.949    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]_1[7]
    SLICE_X33Y14         LUT3 (Prop_lut3_I2_O)        0.307    15.256 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000    15.256    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[1]
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.806 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.806    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.119 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.511    16.630    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_7[0]
    SLICE_X32Y18         LUT1 (Prop_lut1_I0_O)        0.306    16.936 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__4/O
                         net (fo=1, routed)           0.379    17.315    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X33Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.895 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.895    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.208 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.349    18.557    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_8[0]
    SLICE_X33Y17         LUT1 (Prop_lut1_I0_O)        0.306    18.863 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__3/O
                         net (fo=1, routed)           0.339    19.201    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    19.796 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.796    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.111 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.378    20.489    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_9[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.307    20.796 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__2/O
                         net (fo=1, routed)           0.480    21.276    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    21.856 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.856    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.169 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.552    22.721    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_10[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.306    23.027 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__1/O
                         net (fo=1, routed)           0.494    23.522    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.102 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    24.102    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.415 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.351    24.766    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_11[0]
    SLICE_X33Y20         LUT1 (Prop_lut1_I0_O)        0.306    25.072 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__0__0/O
                         net (fo=1, routed)           0.489    25.561    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    26.156 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.156    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.471 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=2, routed)           0.454    26.925    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[7]
    SLICE_X35Y21         LUT1 (Prop_lut1_I0_O)        0.307    27.232 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/m_axis_dout_tdata[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    27.232    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/S[0]
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    27.656 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/m_axis_dout_tdata[2]_INST_0/O[1]
                         net (fo=1, routed)           0.442    28.098    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X2Y9          RAMB18E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.258    32.258 r  
    L16                                               0.000    32.258 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.258    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.679 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.860    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    27.223 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.908 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.534    30.442    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y9          RAMB18E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.402    30.040    
                         clock uncertainty           -0.085    29.955    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[1])
                                                     -0.916    29.039    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.039    
                         arrival time                         -28.098    
  -------------------------------------------------------------------
                         slack                                  0.940    

Slack (MET) :             1.036ns  (required time - arrival time)
  Source:                 design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.258ns  (clk_out1_design_1_clk_wiz_0_0 rise@32.258ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        30.122ns  (logic 17.607ns (58.452%)  route 12.515ns (41.548%))
  Logic Levels:           44  (CARRY4=29 LUT1=13 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 30.442 - 32.258 ) 
    Source Clock Delay      (SCD):    -2.116ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.751    -2.116    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/aclk
    SLICE_X37Y12         FDRE                                         r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDRE (Prop_fdre_C_Q)         0.456    -1.660 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/Q
                         net (fo=2, routed)           0.587    -1.072    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/Q[13]
    SLICE_X37Y13         LUT2 (Prop_lut2_I0_O)        0.124    -0.948 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_simple_model.carrymux0_i_1__0/O
                         net (fo=1, routed)           0.000    -0.948    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[13]
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.416 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.416    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.103 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.538     0.435    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7][0]
    SLICE_X39Y14         LUT1 (Prop_lut1_I0_O)        0.306     0.741 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__12/O
                         net (fo=1, routed)           0.332     1.072    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X38Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.667 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.667    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.982 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.375     2.358    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_0[0]
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.307     2.665 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__11/O
                         net (fo=1, routed)           0.470     3.134    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X36Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.714 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.714    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.027 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.322     4.349    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_1[0]
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.306     4.655 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__10/O
                         net (fo=1, routed)           0.476     5.131    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X37Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.711 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.711    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.024 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.473     6.497    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_2[0]
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.306     6.803 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__9/O
                         net (fo=1, routed)           0.477     7.280    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X37Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.860 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.860    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.173 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.385     8.558    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_3[0]
    SLICE_X36Y18         LUT1 (Prop_lut1_I0_O)        0.306     8.864 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__8/O
                         net (fo=1, routed)           0.339     9.203    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X36Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.783 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.783    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.096 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.610    10.706    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_4[0]
    SLICE_X34Y15         LUT1 (Prop_lut1_I0_O)        0.306    11.012 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__7/O
                         net (fo=1, routed)           0.379    11.391    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.971 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.971    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.284 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.376    12.660    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_5[0]
    SLICE_X32Y16         LUT1 (Prop_lut1_I0_O)        0.306    12.966 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__6/O
                         net (fo=1, routed)           0.336    13.302    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.897 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.897    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.212 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.737    14.949    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]_1[7]
    SLICE_X33Y14         LUT3 (Prop_lut3_I2_O)        0.307    15.256 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000    15.256    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[1]
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.806 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.806    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.119 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.511    16.630    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_7[0]
    SLICE_X32Y18         LUT1 (Prop_lut1_I0_O)        0.306    16.936 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__4/O
                         net (fo=1, routed)           0.379    17.315    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X33Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.895 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.895    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.208 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.349    18.557    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_8[0]
    SLICE_X33Y17         LUT1 (Prop_lut1_I0_O)        0.306    18.863 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__3/O
                         net (fo=1, routed)           0.339    19.201    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    19.796 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.796    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.111 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.378    20.489    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_9[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.307    20.796 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__2/O
                         net (fo=1, routed)           0.480    21.276    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    21.856 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.856    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.169 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.552    22.721    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_10[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.306    23.027 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__1/O
                         net (fo=1, routed)           0.494    23.522    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.102 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    24.102    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.415 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.351    24.766    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_11[0]
    SLICE_X33Y20         LUT1 (Prop_lut1_I0_O)        0.306    25.072 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__0__0/O
                         net (fo=1, routed)           0.489    25.561    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    26.156 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.156    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.471 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=2, routed)           0.454    26.925    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[7]
    SLICE_X35Y21         LUT1 (Prop_lut1_I0_O)        0.307    27.232 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/m_axis_dout_tdata[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    27.232    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/S[0]
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    27.479 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/m_axis_dout_tdata[2]_INST_0/O[0]
                         net (fo=1, routed)           0.528    28.006    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB18_X2Y9          RAMB18E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.258    32.258 r  
    L16                                               0.000    32.258 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.258    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.679 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.860    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    27.223 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.908 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.534    30.442    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y9          RAMB18E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.402    30.040    
                         clock uncertainty           -0.085    29.955    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[0])
                                                     -0.912    29.043    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.043    
                         arrival time                         -28.006    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             19.045ns  (required time - arrival time)
  Source:                 design_1_i/DCT_2D_0/inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/tmp_reg[13]/D
                            (null)[0].del/tmp_reg[13]
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.258ns  (clk_out1_design_1_clk_wiz_0_0 rise@32.258ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.211ns  (logic 3.932ns (29.762%)  route 9.279ns (70.238%))
  Logic Levels:           11  (CARRY4=6 LUT4=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.774ns = ( 30.484 - 32.258 ) 
    Source Clock Delay      (SCD):    -2.197ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.670    -2.197    design_1_i/DCT_2D_0/inst/clk
    SLICE_X24Y10         FDRE                                         r  design_1_i/DCT_2D_0/inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y10         FDRE (Prop_fdre_C_Q)         0.478    -1.719 r  design_1_i/DCT_2D_0/inst/cnt_reg[2]/Q
                         net (fo=145, routed)         5.177     3.458    design_1_i/DCT_2D_0/inst/mod_2/fabric_RAM/Q[2]
    SLICE_X40Y1          MUXF7 (Prop_muxf7_S_O)       0.473     3.931 r  design_1_i/DCT_2D_0/inst/mod_2/fabric_RAM/data_reg[3][2]_i_6/O
                         net (fo=1, routed)           0.000     3.931    design_1_i/DCT_2D_0/inst/mod_2/fabric_RAM/data_reg[3][2]_i_6_n_0
    SLICE_X40Y1          MUXF8 (Prop_muxf8_I0_O)      0.104     4.035 r  design_1_i/DCT_2D_0/inst/mod_2/fabric_RAM/data_reg[3][2]_i_2/O
                         net (fo=3, routed)           1.781     5.816    design_1_i/DCT_2D_0/inst/mod_2/fabric_RAM/data_reg[3][2]_i_2_n_0
    SLICE_X28Y6          LUT6 (Prop_lut6_I5_O)        0.316     6.132 r  design_1_i/DCT_2D_0/inst/mod_2/fabric_RAM/S_carry_i_2__12/O
                         net (fo=1, routed)           0.000     6.132    design_1_i/DCT_2D_0/inst/mod_2/a1/S[2]
    SLICE_X28Y6          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     6.484 r  design_1_i/DCT_2D_0/inst/mod_2/a1/S_carry/O[3]
                         net (fo=5, routed)           0.784     7.268    design_1_i/DCT_2D_0/inst/mod_2/r12/(null)[1].del/O[3]
    SLICE_X31Y7          LUT4 (Prop_lut4_I2_O)        0.307     7.575 r  design_1_i/DCT_2D_0/inst/mod_2/r12/(null)[1].del/S_carry_i_5__5/O
                         net (fo=1, routed)           0.000     7.575    design_1_i/DCT_2D_0/inst/mod_2/s2/S[3]
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.976 r  design_1_i/DCT_2D_0/inst/mod_2/s2/S_carry/CO[3]
                         net (fo=1, routed)           0.000     7.976    design_1_i/DCT_2D_0/inst/mod_2/s2/S_carry_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.198 r  design_1_i/DCT_2D_0/inst/mod_2/s2/S_carry__0/O[0]
                         net (fo=2, routed)           1.538     9.736    design_1_i/DCT_2D_0/inst/mod_2/s2/tmp_reg[7][0]
    SLICE_X36Y7          LUT4 (Prop_lut4_I1_O)        0.299    10.035 r  design_1_i/DCT_2D_0/inst/mod_2/s2/S_carry__0_i_4__13/O
                         net (fo=1, routed)           0.000    10.035    design_1_i/DCT_2D_0/inst/mod_2/a4/code_mo3_reg[1][0]
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.567 r  design_1_i/DCT_2D_0/inst/mod_2/a4/S_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.567    design_1_i/DCT_2D_0/inst/mod_2/a4/S_carry__0_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.681 r  design_1_i/DCT_2D_0/inst/mod_2/a4/S_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.681    design_1_i/DCT_2D_0/inst/mod_2/a4/S_carry__1_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.015 r  design_1_i/DCT_2D_0/inst/mod_2/a4/S_carry__2/O[1]
                         net (fo=1, routed)           0.000    11.015    design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/D[13]
    SLICE_X36Y9          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/tmp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.258    32.258 r  
    L16                                               0.000    32.258 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.258    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.679 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.860    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    27.223 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.908 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.576    30.484    design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/clk
    SLICE_X36Y9          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/tmp_reg[13]/C
                         clock pessimism             -0.402    30.082    
                         clock uncertainty           -0.085    29.997    
    SLICE_X36Y9          FDRE (Setup_fdre_C_D)        0.062    30.059    design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/tmp_reg[13]
  -------------------------------------------------------------------
                         required time                         30.059    
                         arrival time                         -11.015    
  -------------------------------------------------------------------
                         slack                                 19.045    

Slack (MET) :             19.156ns  (required time - arrival time)
  Source:                 design_1_i/DCT_2D_0/inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/tmp_reg[12]/D
                            (null)[0].del/tmp_reg[12]
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.258ns  (clk_out1_design_1_clk_wiz_0_0 rise@32.258ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.100ns  (logic 3.821ns (29.167%)  route 9.279ns (70.833%))
  Logic Levels:           11  (CARRY4=6 LUT4=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.774ns = ( 30.484 - 32.258 ) 
    Source Clock Delay      (SCD):    -2.197ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.670    -2.197    design_1_i/DCT_2D_0/inst/clk
    SLICE_X24Y10         FDRE                                         r  design_1_i/DCT_2D_0/inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y10         FDRE (Prop_fdre_C_Q)         0.478    -1.719 r  design_1_i/DCT_2D_0/inst/cnt_reg[2]/Q
                         net (fo=145, routed)         5.177     3.458    design_1_i/DCT_2D_0/inst/mod_2/fabric_RAM/Q[2]
    SLICE_X40Y1          MUXF7 (Prop_muxf7_S_O)       0.473     3.931 r  design_1_i/DCT_2D_0/inst/mod_2/fabric_RAM/data_reg[3][2]_i_6/O
                         net (fo=1, routed)           0.000     3.931    design_1_i/DCT_2D_0/inst/mod_2/fabric_RAM/data_reg[3][2]_i_6_n_0
    SLICE_X40Y1          MUXF8 (Prop_muxf8_I0_O)      0.104     4.035 r  design_1_i/DCT_2D_0/inst/mod_2/fabric_RAM/data_reg[3][2]_i_2/O
                         net (fo=3, routed)           1.781     5.816    design_1_i/DCT_2D_0/inst/mod_2/fabric_RAM/data_reg[3][2]_i_2_n_0
    SLICE_X28Y6          LUT6 (Prop_lut6_I5_O)        0.316     6.132 r  design_1_i/DCT_2D_0/inst/mod_2/fabric_RAM/S_carry_i_2__12/O
                         net (fo=1, routed)           0.000     6.132    design_1_i/DCT_2D_0/inst/mod_2/a1/S[2]
    SLICE_X28Y6          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     6.484 r  design_1_i/DCT_2D_0/inst/mod_2/a1/S_carry/O[3]
                         net (fo=5, routed)           0.784     7.268    design_1_i/DCT_2D_0/inst/mod_2/r12/(null)[1].del/O[3]
    SLICE_X31Y7          LUT4 (Prop_lut4_I2_O)        0.307     7.575 r  design_1_i/DCT_2D_0/inst/mod_2/r12/(null)[1].del/S_carry_i_5__5/O
                         net (fo=1, routed)           0.000     7.575    design_1_i/DCT_2D_0/inst/mod_2/s2/S[3]
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.976 r  design_1_i/DCT_2D_0/inst/mod_2/s2/S_carry/CO[3]
                         net (fo=1, routed)           0.000     7.976    design_1_i/DCT_2D_0/inst/mod_2/s2/S_carry_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.198 r  design_1_i/DCT_2D_0/inst/mod_2/s2/S_carry__0/O[0]
                         net (fo=2, routed)           1.538     9.736    design_1_i/DCT_2D_0/inst/mod_2/s2/tmp_reg[7][0]
    SLICE_X36Y7          LUT4 (Prop_lut4_I1_O)        0.299    10.035 r  design_1_i/DCT_2D_0/inst/mod_2/s2/S_carry__0_i_4__13/O
                         net (fo=1, routed)           0.000    10.035    design_1_i/DCT_2D_0/inst/mod_2/a4/code_mo3_reg[1][0]
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.567 r  design_1_i/DCT_2D_0/inst/mod_2/a4/S_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.567    design_1_i/DCT_2D_0/inst/mod_2/a4/S_carry__0_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.681 r  design_1_i/DCT_2D_0/inst/mod_2/a4/S_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.681    design_1_i/DCT_2D_0/inst/mod_2/a4/S_carry__1_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.904 r  design_1_i/DCT_2D_0/inst/mod_2/a4/S_carry__2/O[0]
                         net (fo=1, routed)           0.000    10.904    design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/D[12]
    SLICE_X36Y9          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/tmp_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.258    32.258 r  
    L16                                               0.000    32.258 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.258    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.679 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.860    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    27.223 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.908 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.576    30.484    design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/clk
    SLICE_X36Y9          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/tmp_reg[12]/C
                         clock pessimism             -0.402    30.082    
                         clock uncertainty           -0.085    29.997    
    SLICE_X36Y9          FDRE (Setup_fdre_C_D)        0.062    30.059    design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/tmp_reg[12]
  -------------------------------------------------------------------
                         required time                         30.059    
                         arrival time                         -10.904    
  -------------------------------------------------------------------
                         slack                                 19.156    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/zig_zag_0/inst/selector_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.635%)  route 0.224ns (61.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.173ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.561    -0.448    design_1_i/zig_zag_0/inst/clk
    SLICE_X35Y14         FDRE                                         r  design_1_i/zig_zag_0/inst/selector_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.307 r  design_1_i/zig_zag_0/inst/selector_in_reg[5]/Q
                         net (fo=3, routed)           0.224    -0.083    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X2Y7          RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.869    -0.173    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y7          RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.220    -0.392    
    RAMB18_X2Y7          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.209    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/tmp_reg[13]/C
                            (null)[0].del/tmp_reg[13]
            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[1].del/tmp_reg[13]/D
                            (null)[1].del/tmp_reg[13]
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.182ns
    Source Clock Delay      (SCD):    -0.418ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.591    -0.418    design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/clk
    SLICE_X36Y9          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/tmp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.277 r  design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/tmp_reg[13]/Q
                         net (fo=1, routed)           0.058    -0.219    design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[1].del/D[13]
    SLICE_X36Y9          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[1].del/tmp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.860    -0.182    design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[1].del/clk
    SLICE_X36Y9          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[1].del/tmp_reg[13]/C
                         clock pessimism             -0.236    -0.418    
    SLICE_X36Y9          FDRE (Hold_fdre_C_D)         0.071    -0.347    design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[1].del/tmp_reg[13]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/zig_zag_0/inst/selector_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.635%)  route 0.224ns (61.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.175ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.561    -0.448    design_1_i/zig_zag_0/inst/clk
    SLICE_X35Y14         FDRE                                         r  design_1_i/zig_zag_0/inst/selector_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.307 r  design_1_i/zig_zag_0/inst/selector_in_reg[5]/Q
                         net (fo=3, routed)           0.224    -0.083    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X2Y7          RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.867    -0.175    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y7          RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.220    -0.394    
    RAMB18_X2Y7          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.211    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/tmp_reg[12]/C
                            (null)[0].del/tmp_reg[12]
            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[1].del/tmp_reg[12]/D
                            (null)[1].del/tmp_reg[12]
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.182ns
    Source Clock Delay      (SCD):    -0.418ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.591    -0.418    design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/clk
    SLICE_X36Y9          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/tmp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.277 r  design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/tmp_reg[12]/Q
                         net (fo=1, routed)           0.065    -0.212    design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[1].del/D[12]
    SLICE_X36Y9          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[1].del/tmp_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.860    -0.182    design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[1].del/clk
    SLICE_X36Y9          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[1].del/tmp_reg[12]/C
                         clock pessimism             -0.236    -0.418    
    SLICE_X36Y9          FDRE (Hold_fdre_C_D)         0.075    -0.343    design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[1].del/tmp_reg[12]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/tmp_reg[1]/C
                            (null)[0].del/tmp_reg[1]
            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[1].del/tmp_reg[1]/D
                            (null)[1].del/tmp_reg[1]
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.141ns (73.465%)  route 0.051ns (26.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.210ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.564    -0.445    design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/clk
    SLICE_X18Y8          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.304 r  design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/tmp_reg[1]/Q
                         net (fo=1, routed)           0.051    -0.253    design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[1].del/D[1]
    SLICE_X19Y8          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[1].del/tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.832    -0.210    design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[1].del/clk
    SLICE_X19Y8          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[1].del/tmp_reg[1]/C
                         clock pessimism             -0.222    -0.432    
    SLICE_X19Y8          FDRE (Hold_fdre_C_D)         0.047    -0.385    design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[1].del/tmp_reg[1]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/tmp_reg[5]/C
                            (null)[0].del/tmp_reg[5]
            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[1].del/tmp_reg[5]/D
                            (null)[1].del/tmp_reg[5]
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.334%)  route 0.054ns (27.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.210ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.564    -0.445    design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/clk
    SLICE_X18Y9          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/tmp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.304 r  design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/tmp_reg[5]/Q
                         net (fo=1, routed)           0.054    -0.250    design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[1].del/D[5]
    SLICE_X19Y9          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[1].del/tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.832    -0.210    design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[1].del/clk
    SLICE_X19Y9          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[1].del/tmp_reg[5]/C
                         clock pessimism             -0.222    -0.432    
    SLICE_X19Y9          FDRE (Hold_fdre_C_D)         0.047    -0.385    design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[1].del/tmp_reg[5]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/controller_0/inst/_addr_quant_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/quant_0/inst/cbcr/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.257%)  route 0.224ns (57.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.173ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.561    -0.448    design_1_i/controller_0/inst/clk
    SLICE_X34Y14         FDSE                                         r  design_1_i/controller_0/inst/_addr_quant_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDSE (Prop_fdse_C_Q)         0.164    -0.284 r  design_1_i/controller_0/inst/_addr_quant_reg[5]/Q
                         net (fo=3, routed)           0.224    -0.060    design_1_i/quant_0/inst/cbcr/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X2Y6          RAMB18E1                                     r  design_1_i/quant_0/inst/cbcr/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.869    -0.173    design_1_i/quant_0/inst/cbcr/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y6          RAMB18E1                                     r  design_1_i/quant_0/inst/cbcr/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.220    -0.392    
    RAMB18_X2Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.209    design_1_i/quant_0/inst/cbcr/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/controller_0/inst/_addr_quant_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/quant_0/inst/cbcr/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.257%)  route 0.224ns (57.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.175ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.561    -0.448    design_1_i/controller_0/inst/clk
    SLICE_X34Y14         FDSE                                         r  design_1_i/controller_0/inst/_addr_quant_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDSE (Prop_fdse_C_Q)         0.164    -0.284 r  design_1_i/controller_0/inst/_addr_quant_reg[5]/Q
                         net (fo=3, routed)           0.224    -0.060    design_1_i/quant_0/inst/cbcr/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X2Y6          RAMB18E1                                     r  design_1_i/quant_0/inst/cbcr/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.867    -0.175    design_1_i/quant_0/inst/cbcr/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y6          RAMB18E1                                     r  design_1_i/quant_0/inst/cbcr/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.220    -0.394    
    RAMB18_X2Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.211    design_1_i/quant_0/inst/cbcr/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/DCT_2D_0/inst/mod_2/r11/(null)[0].del/tmp_reg[12]/C
                            (null)[0].del/tmp_reg[12]
            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/DCT_2D_0/inst/mod_2/r11/(null)[1].del/tmp_reg[12]/D
                            (null)[1].del/tmp_reg[12]
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.984%)  route 0.102ns (42.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.181ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.592    -0.417    design_1_i/DCT_2D_0/inst/mod_2/r11/(null)[0].del/clk
    SLICE_X41Y10         FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_2/r11/(null)[0].del/tmp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.276 r  design_1_i/DCT_2D_0/inst/mod_2/r11/(null)[0].del/tmp_reg[12]/Q
                         net (fo=1, routed)           0.102    -0.174    design_1_i/DCT_2D_0/inst/mod_2/r11/(null)[1].del/D[12]
    SLICE_X42Y10         FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_2/r11/(null)[1].del/tmp_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.861    -0.181    design_1_i/DCT_2D_0/inst/mod_2/r11/(null)[1].del/clk
    SLICE_X42Y10         FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_2/r11/(null)[1].del/tmp_reg[12]/C
                         clock pessimism             -0.220    -0.401    
    SLICE_X42Y10         FDRE (Hold_fdre_C_D)         0.075    -0.326    design_1_i/DCT_2D_0/inst/mod_2/r11/(null)[1].del/tmp_reg[12]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/DCT_2D_0/inst/mod_2/r7/(null)[0].del/tmp_reg[2]/C
                            (null)[0].del/tmp_reg[2]
            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/DCT_2D_0/inst/mod_2/r7/(null)[1].del/tmp_reg[2]/D
                            (null)[1].del/tmp_reg[2]
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.209ns
    Source Clock Delay      (SCD):    -0.444ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.565    -0.444    design_1_i/DCT_2D_0/inst/mod_2/r7/(null)[0].del/clk
    SLICE_X32Y6          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_2/r7/(null)[0].del/tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.280 r  design_1_i/DCT_2D_0/inst/mod_2/r7/(null)[0].del/tmp_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.224    design_1_i/DCT_2D_0/inst/mod_2/r7/(null)[1].del/D[2]
    SLICE_X32Y6          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_2/r7/(null)[1].del/tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.833    -0.209    design_1_i/DCT_2D_0/inst/mod_2/r7/(null)[1].del/clk
    SLICE_X32Y6          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_2/r7/(null)[1].del/tmp_reg[2]/C
                         clock pessimism             -0.235    -0.444    
    SLICE_X32Y6          FDRE (Hold_fdre_C_D)         0.064    -0.380    design_1_i/DCT_2D_0/inst/mod_2/r7/(null)[1].del/tmp_reg[2]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 16.129 }
Period(ns):         32.258
Sources:            { design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         32.258      29.682     RAMB18_X0Y2     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         32.258      29.682     RAMB18_X0Y2     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         32.258      29.682     RAMB18_X2Y7     design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         32.258      29.682     RAMB18_X2Y7     design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         32.258      29.682     RAMB18_X2Y9     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         32.258      29.682     RAMB18_X2Y9     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         32.258      29.682     RAMB18_X2Y6     design_1_i/quant_0/inst/cbcr/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         32.258      29.682     RAMB18_X2Y6     design_1_i/quant_0/inst/cbcr/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         32.258      30.103     BUFGCTRL_X0Y16  design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         32.258      31.009     PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       32.258      127.742    PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.129      15.629     SLICE_X42Y9     design_1_i/DCT_2D_0/inst/mod_2/r10/(null)[0].del/tmp_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.129      15.629     SLICE_X40Y7     design_1_i/DCT_2D_0/inst/mod_2/r10/(null)[0].del/tmp_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.129      15.629     SLICE_X40Y7     design_1_i/DCT_2D_0/inst/mod_2/r10/(null)[0].del/tmp_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.129      15.629     SLICE_X40Y8     design_1_i/DCT_2D_0/inst/mod_2/r10/(null)[0].del/tmp_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.129      15.629     SLICE_X40Y8     design_1_i/DCT_2D_0/inst/mod_2/r10/(null)[0].del/tmp_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.129      15.629     SLICE_X39Y8     design_1_i/DCT_2D_0/inst/mod_2/r10/(null)[0].del/tmp_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.129      15.629     SLICE_X42Y9     design_1_i/DCT_2D_0/inst/mod_2/r10/(null)[0].del/tmp_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.129      15.629     SLICE_X43Y9     design_1_i/DCT_2D_0/inst/mod_2/r10/(null)[0].del/tmp_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.129      15.629     SLICE_X42Y9     design_1_i/DCT_2D_0/inst/mod_2/r10/(null)[1].del/tmp_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.129      15.629     SLICE_X40Y7     design_1_i/DCT_2D_0/inst/mod_2/r10/(null)[1].del/tmp_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.129      15.629     SLICE_X25Y11    design_1_i/DCT_2D_0/inst/cnt_reg[0]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.129      15.629     SLICE_X25Y11    design_1_i/DCT_2D_0/inst/cnt_reg[1]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.129      15.629     SLICE_X25Y11    design_1_i/DCT_2D_0/inst/cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.129      15.629     SLICE_X25Y11    design_1_i/DCT_2D_0/inst/cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.129      15.629     SLICE_X25Y11    design_1_i/DCT_2D_0/inst/cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.129      15.629     SLICE_X10Y13    design_1_i/DCT_2D_0/inst/mod_1/FSM_sequential_STATE_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.129      15.629     SLICE_X10Y12    design_1_i/DCT_2D_0/inst/mod_1/FSM_sequential_STATE_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.129      15.629     SLICE_X10Y13    design_1_i/DCT_2D_0/inst/mod_1/FSM_sequential_STATE_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.129      15.629     SLICE_X10Y12    design_1_i/DCT_2D_0/inst/mod_1/FSM_sequential_STATE_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.129      15.629     SLICE_X19Y7     design_1_i/DCT_2D_0/inst/mod_1/r10/(null)[0].del/tmp_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.512ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.512ns  (required time - arrival time)
  Source:                 design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.258ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@32.258ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        30.646ns  (logic 18.114ns (59.107%)  route 12.532ns (40.893%))
  Logic Levels:           45  (CARRY4=30 LUT1=13 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 30.442 - 32.258 ) 
    Source Clock Delay      (SCD):    -2.116ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.751    -2.116    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/aclk
    SLICE_X37Y12         FDRE                                         r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDRE (Prop_fdre_C_Q)         0.456    -1.660 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/Q
                         net (fo=2, routed)           0.587    -1.072    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/Q[13]
    SLICE_X37Y13         LUT2 (Prop_lut2_I0_O)        0.124    -0.948 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_simple_model.carrymux0_i_1__0/O
                         net (fo=1, routed)           0.000    -0.948    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[13]
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.416 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.416    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.103 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.538     0.435    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7][0]
    SLICE_X39Y14         LUT1 (Prop_lut1_I0_O)        0.306     0.741 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__12/O
                         net (fo=1, routed)           0.332     1.072    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X38Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.667 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.667    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.982 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.375     2.358    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_0[0]
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.307     2.665 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__11/O
                         net (fo=1, routed)           0.470     3.134    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X36Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.714 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.714    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.027 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.322     4.349    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_1[0]
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.306     4.655 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__10/O
                         net (fo=1, routed)           0.476     5.131    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X37Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.711 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.711    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.024 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.473     6.497    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_2[0]
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.306     6.803 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__9/O
                         net (fo=1, routed)           0.477     7.280    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X37Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.860 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.860    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.173 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.385     8.558    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_3[0]
    SLICE_X36Y18         LUT1 (Prop_lut1_I0_O)        0.306     8.864 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__8/O
                         net (fo=1, routed)           0.339     9.203    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X36Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.783 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.783    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.096 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.610    10.706    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_4[0]
    SLICE_X34Y15         LUT1 (Prop_lut1_I0_O)        0.306    11.012 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__7/O
                         net (fo=1, routed)           0.379    11.391    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.971 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.971    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.284 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.376    12.660    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_5[0]
    SLICE_X32Y16         LUT1 (Prop_lut1_I0_O)        0.306    12.966 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__6/O
                         net (fo=1, routed)           0.336    13.302    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.897 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.897    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.212 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.737    14.949    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]_1[7]
    SLICE_X33Y14         LUT3 (Prop_lut3_I2_O)        0.307    15.256 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000    15.256    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[1]
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.806 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.806    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.119 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.511    16.630    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_7[0]
    SLICE_X32Y18         LUT1 (Prop_lut1_I0_O)        0.306    16.936 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__4/O
                         net (fo=1, routed)           0.379    17.315    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X33Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.895 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.895    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.208 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.349    18.557    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_8[0]
    SLICE_X33Y17         LUT1 (Prop_lut1_I0_O)        0.306    18.863 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__3/O
                         net (fo=1, routed)           0.339    19.201    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    19.796 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.796    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.111 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.378    20.489    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_9[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.307    20.796 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__2/O
                         net (fo=1, routed)           0.480    21.276    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    21.856 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.856    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.169 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.552    22.721    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_10[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.306    23.027 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__1/O
                         net (fo=1, routed)           0.494    23.522    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.102 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    24.102    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.415 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.351    24.766    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_11[0]
    SLICE_X33Y20         LUT1 (Prop_lut1_I0_O)        0.306    25.072 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__0__0/O
                         net (fo=1, routed)           0.489    25.561    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    26.156 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.156    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.471 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=2, routed)           0.454    26.925    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[7]
    SLICE_X35Y21         LUT1 (Prop_lut1_I0_O)        0.307    27.232 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/m_axis_dout_tdata[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    27.232    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/S[0]
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.764 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/m_axis_dout_tdata[2]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    27.764    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/m_axis_dout_tdata[2]_INST_0_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.986 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/m_axis_dout_tdata[6]_INST_0/O[0]
                         net (fo=1, routed)           0.544    28.530    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4]
    RAMB18_X2Y9          RAMB18E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     32.258    32.258 r  
    L16                                               0.000    32.258 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.258    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.679 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.860    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    27.223 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.908 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.534    30.442    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y9          RAMB18E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.402    30.040    
                         clock uncertainty           -0.085    29.955    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                     -0.912    29.043    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.043    
                         arrival time                         -28.530    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.597ns  (required time - arrival time)
  Source:                 design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.258ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@32.258ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        30.559ns  (logic 18.131ns (59.332%)  route 12.428ns (40.668%))
  Logic Levels:           45  (CARRY4=30 LUT1=13 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 30.442 - 32.258 ) 
    Source Clock Delay      (SCD):    -2.116ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.751    -2.116    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/aclk
    SLICE_X37Y12         FDRE                                         r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDRE (Prop_fdre_C_Q)         0.456    -1.660 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/Q
                         net (fo=2, routed)           0.587    -1.072    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/Q[13]
    SLICE_X37Y13         LUT2 (Prop_lut2_I0_O)        0.124    -0.948 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_simple_model.carrymux0_i_1__0/O
                         net (fo=1, routed)           0.000    -0.948    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[13]
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.416 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.416    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.103 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.538     0.435    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7][0]
    SLICE_X39Y14         LUT1 (Prop_lut1_I0_O)        0.306     0.741 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__12/O
                         net (fo=1, routed)           0.332     1.072    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X38Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.667 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.667    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.982 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.375     2.358    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_0[0]
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.307     2.665 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__11/O
                         net (fo=1, routed)           0.470     3.134    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X36Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.714 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.714    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.027 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.322     4.349    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_1[0]
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.306     4.655 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__10/O
                         net (fo=1, routed)           0.476     5.131    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X37Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.711 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.711    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.024 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.473     6.497    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_2[0]
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.306     6.803 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__9/O
                         net (fo=1, routed)           0.477     7.280    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X37Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.860 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.860    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.173 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.385     8.558    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_3[0]
    SLICE_X36Y18         LUT1 (Prop_lut1_I0_O)        0.306     8.864 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__8/O
                         net (fo=1, routed)           0.339     9.203    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X36Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.783 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.783    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.096 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.610    10.706    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_4[0]
    SLICE_X34Y15         LUT1 (Prop_lut1_I0_O)        0.306    11.012 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__7/O
                         net (fo=1, routed)           0.379    11.391    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.971 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.971    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.284 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.376    12.660    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_5[0]
    SLICE_X32Y16         LUT1 (Prop_lut1_I0_O)        0.306    12.966 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__6/O
                         net (fo=1, routed)           0.336    13.302    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.897 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.897    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.212 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.737    14.949    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]_1[7]
    SLICE_X33Y14         LUT3 (Prop_lut3_I2_O)        0.307    15.256 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000    15.256    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[1]
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.806 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.806    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.119 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.511    16.630    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_7[0]
    SLICE_X32Y18         LUT1 (Prop_lut1_I0_O)        0.306    16.936 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__4/O
                         net (fo=1, routed)           0.379    17.315    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X33Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.895 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.895    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.208 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.349    18.557    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_8[0]
    SLICE_X33Y17         LUT1 (Prop_lut1_I0_O)        0.306    18.863 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__3/O
                         net (fo=1, routed)           0.339    19.201    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    19.796 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.796    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.111 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.378    20.489    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_9[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.307    20.796 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__2/O
                         net (fo=1, routed)           0.480    21.276    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    21.856 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.856    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.169 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.552    22.721    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_10[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.306    23.027 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__1/O
                         net (fo=1, routed)           0.494    23.522    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.102 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    24.102    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.415 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.351    24.766    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_11[0]
    SLICE_X33Y20         LUT1 (Prop_lut1_I0_O)        0.306    25.072 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__0__0/O
                         net (fo=1, routed)           0.489    25.561    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    26.156 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.156    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.471 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=2, routed)           0.454    26.925    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[7]
    SLICE_X35Y21         LUT1 (Prop_lut1_I0_O)        0.307    27.232 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/m_axis_dout_tdata[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    27.232    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/S[0]
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.764 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/m_axis_dout_tdata[2]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    27.764    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/m_axis_dout_tdata[2]_INST_0_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.003 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/m_axis_dout_tdata[6]_INST_0/O[2]
                         net (fo=1, routed)           0.440    28.443    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB18_X2Y9          RAMB18E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     32.258    32.258 r  
    L16                                               0.000    32.258 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.258    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.679 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.860    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    27.223 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.908 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.534    30.442    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y9          RAMB18E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.402    30.040    
                         clock uncertainty           -0.085    29.955    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                     -0.915    29.040    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.040    
                         arrival time                         -28.443    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.619ns  (required time - arrival time)
  Source:                 design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.258ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@32.258ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        30.533ns  (logic 17.966ns (58.842%)  route 12.567ns (41.158%))
  Logic Levels:           44  (CARRY4=29 LUT1=13 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 30.442 - 32.258 ) 
    Source Clock Delay      (SCD):    -2.116ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.751    -2.116    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/aclk
    SLICE_X37Y12         FDRE                                         r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDRE (Prop_fdre_C_Q)         0.456    -1.660 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/Q
                         net (fo=2, routed)           0.587    -1.072    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/Q[13]
    SLICE_X37Y13         LUT2 (Prop_lut2_I0_O)        0.124    -0.948 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_simple_model.carrymux0_i_1__0/O
                         net (fo=1, routed)           0.000    -0.948    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[13]
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.416 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.416    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.103 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.538     0.435    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7][0]
    SLICE_X39Y14         LUT1 (Prop_lut1_I0_O)        0.306     0.741 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__12/O
                         net (fo=1, routed)           0.332     1.072    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X38Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.667 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.667    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.982 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.375     2.358    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_0[0]
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.307     2.665 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__11/O
                         net (fo=1, routed)           0.470     3.134    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X36Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.714 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.714    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.027 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.322     4.349    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_1[0]
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.306     4.655 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__10/O
                         net (fo=1, routed)           0.476     5.131    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X37Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.711 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.711    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.024 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.473     6.497    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_2[0]
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.306     6.803 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__9/O
                         net (fo=1, routed)           0.477     7.280    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X37Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.860 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.860    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.173 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.385     8.558    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_3[0]
    SLICE_X36Y18         LUT1 (Prop_lut1_I0_O)        0.306     8.864 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__8/O
                         net (fo=1, routed)           0.339     9.203    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X36Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.783 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.783    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.096 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.610    10.706    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_4[0]
    SLICE_X34Y15         LUT1 (Prop_lut1_I0_O)        0.306    11.012 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__7/O
                         net (fo=1, routed)           0.379    11.391    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.971 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.971    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.284 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.376    12.660    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_5[0]
    SLICE_X32Y16         LUT1 (Prop_lut1_I0_O)        0.306    12.966 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__6/O
                         net (fo=1, routed)           0.336    13.302    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.897 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.897    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.212 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.737    14.949    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]_1[7]
    SLICE_X33Y14         LUT3 (Prop_lut3_I2_O)        0.307    15.256 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000    15.256    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[1]
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.806 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.806    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.119 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.511    16.630    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_7[0]
    SLICE_X32Y18         LUT1 (Prop_lut1_I0_O)        0.306    16.936 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__4/O
                         net (fo=1, routed)           0.379    17.315    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X33Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.895 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.895    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.208 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.349    18.557    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_8[0]
    SLICE_X33Y17         LUT1 (Prop_lut1_I0_O)        0.306    18.863 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__3/O
                         net (fo=1, routed)           0.339    19.201    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    19.796 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.796    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.111 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.378    20.489    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_9[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.307    20.796 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__2/O
                         net (fo=1, routed)           0.480    21.276    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    21.856 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.856    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.169 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.552    22.721    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_10[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.306    23.027 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__1/O
                         net (fo=1, routed)           0.494    23.522    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.102 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    24.102    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.415 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.351    24.766    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_11[0]
    SLICE_X33Y20         LUT1 (Prop_lut1_I0_O)        0.306    25.072 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__0__0/O
                         net (fo=1, routed)           0.489    25.561    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    26.156 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.156    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.471 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=2, routed)           0.454    26.925    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[7]
    SLICE_X35Y21         LUT1 (Prop_lut1_I0_O)        0.307    27.232 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/m_axis_dout_tdata[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    27.232    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/S[0]
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    27.838 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/m_axis_dout_tdata[2]_INST_0/O[3]
                         net (fo=1, routed)           0.579    28.417    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[3]
    RAMB18_X2Y9          RAMB18E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     32.258    32.258 r  
    L16                                               0.000    32.258 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.258    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.679 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.860    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    27.223 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.908 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.534    30.442    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y9          RAMB18E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.402    30.040    
                         clock uncertainty           -0.085    29.955    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[9])
                                                     -0.919    29.036    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.036    
                         arrival time                         -28.417    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.640ns  (required time - arrival time)
  Source:                 design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.258ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@32.258ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        30.514ns  (logic 18.226ns (59.730%)  route 12.288ns (40.270%))
  Logic Levels:           45  (CARRY4=30 LUT1=13 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 30.442 - 32.258 ) 
    Source Clock Delay      (SCD):    -2.116ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.751    -2.116    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/aclk
    SLICE_X37Y12         FDRE                                         r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDRE (Prop_fdre_C_Q)         0.456    -1.660 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/Q
                         net (fo=2, routed)           0.587    -1.072    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/Q[13]
    SLICE_X37Y13         LUT2 (Prop_lut2_I0_O)        0.124    -0.948 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_simple_model.carrymux0_i_1__0/O
                         net (fo=1, routed)           0.000    -0.948    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[13]
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.416 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.416    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.103 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.538     0.435    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7][0]
    SLICE_X39Y14         LUT1 (Prop_lut1_I0_O)        0.306     0.741 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__12/O
                         net (fo=1, routed)           0.332     1.072    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X38Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.667 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.667    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.982 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.375     2.358    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_0[0]
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.307     2.665 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__11/O
                         net (fo=1, routed)           0.470     3.134    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X36Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.714 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.714    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.027 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.322     4.349    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_1[0]
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.306     4.655 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__10/O
                         net (fo=1, routed)           0.476     5.131    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X37Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.711 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.711    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.024 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.473     6.497    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_2[0]
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.306     6.803 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__9/O
                         net (fo=1, routed)           0.477     7.280    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X37Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.860 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.860    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.173 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.385     8.558    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_3[0]
    SLICE_X36Y18         LUT1 (Prop_lut1_I0_O)        0.306     8.864 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__8/O
                         net (fo=1, routed)           0.339     9.203    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X36Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.783 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.783    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.096 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.610    10.706    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_4[0]
    SLICE_X34Y15         LUT1 (Prop_lut1_I0_O)        0.306    11.012 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__7/O
                         net (fo=1, routed)           0.379    11.391    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.971 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.971    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.284 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.376    12.660    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_5[0]
    SLICE_X32Y16         LUT1 (Prop_lut1_I0_O)        0.306    12.966 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__6/O
                         net (fo=1, routed)           0.336    13.302    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.897 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.897    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.212 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.737    14.949    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]_1[7]
    SLICE_X33Y14         LUT3 (Prop_lut3_I2_O)        0.307    15.256 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000    15.256    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[1]
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.806 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.806    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.119 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.511    16.630    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_7[0]
    SLICE_X32Y18         LUT1 (Prop_lut1_I0_O)        0.306    16.936 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__4/O
                         net (fo=1, routed)           0.379    17.315    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X33Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.895 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.895    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.208 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.349    18.557    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_8[0]
    SLICE_X33Y17         LUT1 (Prop_lut1_I0_O)        0.306    18.863 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__3/O
                         net (fo=1, routed)           0.339    19.201    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    19.796 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.796    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.111 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.378    20.489    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_9[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.307    20.796 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__2/O
                         net (fo=1, routed)           0.480    21.276    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    21.856 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.856    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.169 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.552    22.721    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_10[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.306    23.027 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__1/O
                         net (fo=1, routed)           0.494    23.522    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.102 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    24.102    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.415 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.351    24.766    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_11[0]
    SLICE_X33Y20         LUT1 (Prop_lut1_I0_O)        0.306    25.072 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__0__0/O
                         net (fo=1, routed)           0.489    25.561    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    26.156 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.156    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.471 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=2, routed)           0.454    26.925    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[7]
    SLICE_X35Y21         LUT1 (Prop_lut1_I0_O)        0.307    27.232 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/m_axis_dout_tdata[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    27.232    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/S[0]
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.764 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/m_axis_dout_tdata[2]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    27.764    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/m_axis_dout_tdata[2]_INST_0_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.098 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/m_axis_dout_tdata[6]_INST_0/O[1]
                         net (fo=1, routed)           0.301    28.398    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[5]
    RAMB18_X2Y9          RAMB18E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     32.258    32.258 r  
    L16                                               0.000    32.258 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.258    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.679 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.860    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    27.223 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.908 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.534    30.442    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y9          RAMB18E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.402    30.040    
                         clock uncertainty           -0.085    29.955    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                     -0.916    29.039    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.039    
                         arrival time                         -28.398    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.648ns  (required time - arrival time)
  Source:                 design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.258ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@32.258ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        30.503ns  (logic 18.205ns (59.683%)  route 12.298ns (40.317%))
  Logic Levels:           45  (CARRY4=30 LUT1=13 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 30.442 - 32.258 ) 
    Source Clock Delay      (SCD):    -2.116ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.751    -2.116    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/aclk
    SLICE_X37Y12         FDRE                                         r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDRE (Prop_fdre_C_Q)         0.456    -1.660 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/Q
                         net (fo=2, routed)           0.587    -1.072    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/Q[13]
    SLICE_X37Y13         LUT2 (Prop_lut2_I0_O)        0.124    -0.948 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_simple_model.carrymux0_i_1__0/O
                         net (fo=1, routed)           0.000    -0.948    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[13]
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.416 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.416    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.103 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.538     0.435    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7][0]
    SLICE_X39Y14         LUT1 (Prop_lut1_I0_O)        0.306     0.741 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__12/O
                         net (fo=1, routed)           0.332     1.072    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X38Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.667 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.667    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.982 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.375     2.358    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_0[0]
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.307     2.665 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__11/O
                         net (fo=1, routed)           0.470     3.134    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X36Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.714 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.714    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.027 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.322     4.349    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_1[0]
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.306     4.655 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__10/O
                         net (fo=1, routed)           0.476     5.131    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X37Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.711 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.711    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.024 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.473     6.497    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_2[0]
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.306     6.803 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__9/O
                         net (fo=1, routed)           0.477     7.280    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X37Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.860 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.860    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.173 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.385     8.558    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_3[0]
    SLICE_X36Y18         LUT1 (Prop_lut1_I0_O)        0.306     8.864 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__8/O
                         net (fo=1, routed)           0.339     9.203    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X36Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.783 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.783    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.096 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.610    10.706    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_4[0]
    SLICE_X34Y15         LUT1 (Prop_lut1_I0_O)        0.306    11.012 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__7/O
                         net (fo=1, routed)           0.379    11.391    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.971 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.971    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.284 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.376    12.660    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_5[0]
    SLICE_X32Y16         LUT1 (Prop_lut1_I0_O)        0.306    12.966 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__6/O
                         net (fo=1, routed)           0.336    13.302    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.897 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.897    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.212 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.737    14.949    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]_1[7]
    SLICE_X33Y14         LUT3 (Prop_lut3_I2_O)        0.307    15.256 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000    15.256    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[1]
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.806 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.806    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.119 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.511    16.630    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_7[0]
    SLICE_X32Y18         LUT1 (Prop_lut1_I0_O)        0.306    16.936 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__4/O
                         net (fo=1, routed)           0.379    17.315    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X33Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.895 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.895    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.208 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.349    18.557    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_8[0]
    SLICE_X33Y17         LUT1 (Prop_lut1_I0_O)        0.306    18.863 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__3/O
                         net (fo=1, routed)           0.339    19.201    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    19.796 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.796    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.111 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.378    20.489    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_9[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.307    20.796 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__2/O
                         net (fo=1, routed)           0.480    21.276    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    21.856 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.856    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.169 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.552    22.721    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_10[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.306    23.027 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__1/O
                         net (fo=1, routed)           0.494    23.522    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.102 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    24.102    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.415 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.351    24.766    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_11[0]
    SLICE_X33Y20         LUT1 (Prop_lut1_I0_O)        0.306    25.072 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__0__0/O
                         net (fo=1, routed)           0.489    25.561    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    26.156 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.156    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.471 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=2, routed)           0.454    26.925    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[7]
    SLICE_X35Y21         LUT1 (Prop_lut1_I0_O)        0.307    27.232 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/m_axis_dout_tdata[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    27.232    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/S[0]
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.764 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/m_axis_dout_tdata[2]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    27.764    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/m_axis_dout_tdata[2]_INST_0_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.077 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/m_axis_dout_tdata[6]_INST_0/O[3]
                         net (fo=1, routed)           0.310    28.387    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB18_X2Y9          RAMB18E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     32.258    32.258 r  
    L16                                               0.000    32.258 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.258    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.679 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.860    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    27.223 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.908 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.534    30.442    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y9          RAMB18E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.402    30.040    
                         clock uncertainty           -0.085    29.955    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                     -0.919    29.036    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.036    
                         arrival time                         -28.387    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.819ns  (required time - arrival time)
  Source:                 design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.258ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@32.258ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        30.336ns  (logic 17.907ns (59.029%)  route 12.429ns (40.971%))
  Logic Levels:           44  (CARRY4=29 LUT1=13 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 30.442 - 32.258 ) 
    Source Clock Delay      (SCD):    -2.116ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.751    -2.116    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/aclk
    SLICE_X37Y12         FDRE                                         r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDRE (Prop_fdre_C_Q)         0.456    -1.660 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/Q
                         net (fo=2, routed)           0.587    -1.072    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/Q[13]
    SLICE_X37Y13         LUT2 (Prop_lut2_I0_O)        0.124    -0.948 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_simple_model.carrymux0_i_1__0/O
                         net (fo=1, routed)           0.000    -0.948    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[13]
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.416 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.416    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.103 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.538     0.435    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7][0]
    SLICE_X39Y14         LUT1 (Prop_lut1_I0_O)        0.306     0.741 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__12/O
                         net (fo=1, routed)           0.332     1.072    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X38Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.667 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.667    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.982 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.375     2.358    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_0[0]
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.307     2.665 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__11/O
                         net (fo=1, routed)           0.470     3.134    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X36Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.714 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.714    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.027 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.322     4.349    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_1[0]
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.306     4.655 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__10/O
                         net (fo=1, routed)           0.476     5.131    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X37Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.711 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.711    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.024 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.473     6.497    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_2[0]
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.306     6.803 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__9/O
                         net (fo=1, routed)           0.477     7.280    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X37Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.860 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.860    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.173 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.385     8.558    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_3[0]
    SLICE_X36Y18         LUT1 (Prop_lut1_I0_O)        0.306     8.864 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__8/O
                         net (fo=1, routed)           0.339     9.203    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X36Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.783 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.783    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.096 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.610    10.706    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_4[0]
    SLICE_X34Y15         LUT1 (Prop_lut1_I0_O)        0.306    11.012 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__7/O
                         net (fo=1, routed)           0.379    11.391    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.971 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.971    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.284 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.376    12.660    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_5[0]
    SLICE_X32Y16         LUT1 (Prop_lut1_I0_O)        0.306    12.966 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__6/O
                         net (fo=1, routed)           0.336    13.302    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.897 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.897    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.212 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.737    14.949    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]_1[7]
    SLICE_X33Y14         LUT3 (Prop_lut3_I2_O)        0.307    15.256 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000    15.256    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[1]
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.806 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.806    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.119 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.511    16.630    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_7[0]
    SLICE_X32Y18         LUT1 (Prop_lut1_I0_O)        0.306    16.936 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__4/O
                         net (fo=1, routed)           0.379    17.315    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X33Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.895 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.895    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.208 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.349    18.557    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_8[0]
    SLICE_X33Y17         LUT1 (Prop_lut1_I0_O)        0.306    18.863 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__3/O
                         net (fo=1, routed)           0.339    19.201    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    19.796 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.796    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.111 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.378    20.489    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_9[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.307    20.796 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__2/O
                         net (fo=1, routed)           0.480    21.276    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    21.856 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.856    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.169 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.552    22.721    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_10[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.306    23.027 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__1/O
                         net (fo=1, routed)           0.494    23.522    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.102 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    24.102    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.415 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.351    24.766    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_11[0]
    SLICE_X33Y20         LUT1 (Prop_lut1_I0_O)        0.306    25.072 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__0__0/O
                         net (fo=1, routed)           0.489    25.561    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    26.156 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.156    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.471 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=2, routed)           0.454    26.925    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[7]
    SLICE_X35Y21         LUT1 (Prop_lut1_I0_O)        0.307    27.232 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/m_axis_dout_tdata[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    27.232    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/S[0]
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    27.779 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/m_axis_dout_tdata[2]_INST_0/O[2]
                         net (fo=1, routed)           0.441    28.220    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB18_X2Y9          RAMB18E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     32.258    32.258 r  
    L16                                               0.000    32.258 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.258    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.679 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.860    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    27.223 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.908 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.534    30.442    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y9          RAMB18E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.402    30.040    
                         clock uncertainty           -0.085    29.955    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[8])
                                                     -0.915    29.040    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.040    
                         arrival time                         -28.220    
  -------------------------------------------------------------------
                         slack                                  0.819    

Slack (MET) :             0.940ns  (required time - arrival time)
  Source:                 design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.258ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@32.258ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        30.214ns  (logic 17.784ns (58.860%)  route 12.430ns (41.140%))
  Logic Levels:           44  (CARRY4=29 LUT1=13 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 30.442 - 32.258 ) 
    Source Clock Delay      (SCD):    -2.116ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.751    -2.116    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/aclk
    SLICE_X37Y12         FDRE                                         r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDRE (Prop_fdre_C_Q)         0.456    -1.660 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/Q
                         net (fo=2, routed)           0.587    -1.072    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/Q[13]
    SLICE_X37Y13         LUT2 (Prop_lut2_I0_O)        0.124    -0.948 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_simple_model.carrymux0_i_1__0/O
                         net (fo=1, routed)           0.000    -0.948    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[13]
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.416 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.416    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.103 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.538     0.435    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7][0]
    SLICE_X39Y14         LUT1 (Prop_lut1_I0_O)        0.306     0.741 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__12/O
                         net (fo=1, routed)           0.332     1.072    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X38Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.667 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.667    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.982 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.375     2.358    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_0[0]
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.307     2.665 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__11/O
                         net (fo=1, routed)           0.470     3.134    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X36Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.714 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.714    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.027 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.322     4.349    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_1[0]
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.306     4.655 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__10/O
                         net (fo=1, routed)           0.476     5.131    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X37Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.711 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.711    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.024 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.473     6.497    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_2[0]
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.306     6.803 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__9/O
                         net (fo=1, routed)           0.477     7.280    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X37Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.860 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.860    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.173 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.385     8.558    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_3[0]
    SLICE_X36Y18         LUT1 (Prop_lut1_I0_O)        0.306     8.864 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__8/O
                         net (fo=1, routed)           0.339     9.203    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X36Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.783 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.783    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.096 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.610    10.706    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_4[0]
    SLICE_X34Y15         LUT1 (Prop_lut1_I0_O)        0.306    11.012 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__7/O
                         net (fo=1, routed)           0.379    11.391    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.971 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.971    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.284 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.376    12.660    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_5[0]
    SLICE_X32Y16         LUT1 (Prop_lut1_I0_O)        0.306    12.966 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__6/O
                         net (fo=1, routed)           0.336    13.302    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.897 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.897    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.212 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.737    14.949    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]_1[7]
    SLICE_X33Y14         LUT3 (Prop_lut3_I2_O)        0.307    15.256 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000    15.256    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[1]
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.806 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.806    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.119 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.511    16.630    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_7[0]
    SLICE_X32Y18         LUT1 (Prop_lut1_I0_O)        0.306    16.936 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__4/O
                         net (fo=1, routed)           0.379    17.315    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X33Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.895 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.895    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.208 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.349    18.557    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_8[0]
    SLICE_X33Y17         LUT1 (Prop_lut1_I0_O)        0.306    18.863 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__3/O
                         net (fo=1, routed)           0.339    19.201    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    19.796 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.796    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.111 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.378    20.489    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_9[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.307    20.796 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__2/O
                         net (fo=1, routed)           0.480    21.276    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    21.856 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.856    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.169 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.552    22.721    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_10[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.306    23.027 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__1/O
                         net (fo=1, routed)           0.494    23.522    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.102 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    24.102    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.415 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.351    24.766    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_11[0]
    SLICE_X33Y20         LUT1 (Prop_lut1_I0_O)        0.306    25.072 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__0__0/O
                         net (fo=1, routed)           0.489    25.561    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    26.156 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.156    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.471 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=2, routed)           0.454    26.925    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[7]
    SLICE_X35Y21         LUT1 (Prop_lut1_I0_O)        0.307    27.232 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/m_axis_dout_tdata[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    27.232    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/S[0]
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    27.656 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/m_axis_dout_tdata[2]_INST_0/O[1]
                         net (fo=1, routed)           0.442    28.098    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X2Y9          RAMB18E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     32.258    32.258 r  
    L16                                               0.000    32.258 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.258    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.679 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.860    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    27.223 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.908 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.534    30.442    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y9          RAMB18E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.402    30.040    
                         clock uncertainty           -0.085    29.955    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[1])
                                                     -0.916    29.039    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.039    
                         arrival time                         -28.098    
  -------------------------------------------------------------------
                         slack                                  0.940    

Slack (MET) :             1.036ns  (required time - arrival time)
  Source:                 design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.258ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@32.258ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        30.122ns  (logic 17.607ns (58.452%)  route 12.515ns (41.548%))
  Logic Levels:           44  (CARRY4=29 LUT1=13 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 30.442 - 32.258 ) 
    Source Clock Delay      (SCD):    -2.116ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.751    -2.116    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/aclk
    SLICE_X37Y12         FDRE                                         r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDRE (Prop_fdre_C_Q)         0.456    -1.660 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/Q
                         net (fo=2, routed)           0.587    -1.072    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/Q[13]
    SLICE_X37Y13         LUT2 (Prop_lut2_I0_O)        0.124    -0.948 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_simple_model.carrymux0_i_1__0/O
                         net (fo=1, routed)           0.000    -0.948    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[13]
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.416 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.416    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.103 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.538     0.435    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7][0]
    SLICE_X39Y14         LUT1 (Prop_lut1_I0_O)        0.306     0.741 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__12/O
                         net (fo=1, routed)           0.332     1.072    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X38Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.667 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.667    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.982 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.375     2.358    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_0[0]
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.307     2.665 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__11/O
                         net (fo=1, routed)           0.470     3.134    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X36Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.714 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.714    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.027 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.322     4.349    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_1[0]
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.306     4.655 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__10/O
                         net (fo=1, routed)           0.476     5.131    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X37Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.711 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.711    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.024 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.473     6.497    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_2[0]
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.306     6.803 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__9/O
                         net (fo=1, routed)           0.477     7.280    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X37Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.860 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.860    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.173 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.385     8.558    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_3[0]
    SLICE_X36Y18         LUT1 (Prop_lut1_I0_O)        0.306     8.864 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__8/O
                         net (fo=1, routed)           0.339     9.203    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X36Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.783 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.783    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.096 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.610    10.706    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_4[0]
    SLICE_X34Y15         LUT1 (Prop_lut1_I0_O)        0.306    11.012 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__7/O
                         net (fo=1, routed)           0.379    11.391    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.971 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.971    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.284 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.376    12.660    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_5[0]
    SLICE_X32Y16         LUT1 (Prop_lut1_I0_O)        0.306    12.966 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__6/O
                         net (fo=1, routed)           0.336    13.302    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.897 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.897    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.212 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.737    14.949    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]_1[7]
    SLICE_X33Y14         LUT3 (Prop_lut3_I2_O)        0.307    15.256 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000    15.256    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[1]
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.806 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.806    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.119 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.511    16.630    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_7[0]
    SLICE_X32Y18         LUT1 (Prop_lut1_I0_O)        0.306    16.936 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__4/O
                         net (fo=1, routed)           0.379    17.315    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X33Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.895 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.895    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.208 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.349    18.557    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_8[0]
    SLICE_X33Y17         LUT1 (Prop_lut1_I0_O)        0.306    18.863 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__3/O
                         net (fo=1, routed)           0.339    19.201    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    19.796 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.796    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.111 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.378    20.489    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_9[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.307    20.796 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__2/O
                         net (fo=1, routed)           0.480    21.276    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    21.856 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.856    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.169 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.552    22.721    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_10[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.306    23.027 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__1/O
                         net (fo=1, routed)           0.494    23.522    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.102 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    24.102    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.415 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.351    24.766    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_11[0]
    SLICE_X33Y20         LUT1 (Prop_lut1_I0_O)        0.306    25.072 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__0__0/O
                         net (fo=1, routed)           0.489    25.561    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    26.156 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.156    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.471 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=2, routed)           0.454    26.925    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[7]
    SLICE_X35Y21         LUT1 (Prop_lut1_I0_O)        0.307    27.232 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/m_axis_dout_tdata[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    27.232    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/S[0]
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    27.479 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/m_axis_dout_tdata[2]_INST_0/O[0]
                         net (fo=1, routed)           0.528    28.006    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB18_X2Y9          RAMB18E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     32.258    32.258 r  
    L16                                               0.000    32.258 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.258    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.679 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.860    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    27.223 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.908 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.534    30.442    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y9          RAMB18E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.402    30.040    
                         clock uncertainty           -0.085    29.955    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[0])
                                                     -0.912    29.043    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.043    
                         arrival time                         -28.006    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             19.045ns  (required time - arrival time)
  Source:                 design_1_i/DCT_2D_0/inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/tmp_reg[13]/D
                            (null)[0].del/tmp_reg[13]
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.258ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@32.258ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.211ns  (logic 3.932ns (29.762%)  route 9.279ns (70.238%))
  Logic Levels:           11  (CARRY4=6 LUT4=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.774ns = ( 30.484 - 32.258 ) 
    Source Clock Delay      (SCD):    -2.197ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.670    -2.197    design_1_i/DCT_2D_0/inst/clk
    SLICE_X24Y10         FDRE                                         r  design_1_i/DCT_2D_0/inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y10         FDRE (Prop_fdre_C_Q)         0.478    -1.719 r  design_1_i/DCT_2D_0/inst/cnt_reg[2]/Q
                         net (fo=145, routed)         5.177     3.458    design_1_i/DCT_2D_0/inst/mod_2/fabric_RAM/Q[2]
    SLICE_X40Y1          MUXF7 (Prop_muxf7_S_O)       0.473     3.931 r  design_1_i/DCT_2D_0/inst/mod_2/fabric_RAM/data_reg[3][2]_i_6/O
                         net (fo=1, routed)           0.000     3.931    design_1_i/DCT_2D_0/inst/mod_2/fabric_RAM/data_reg[3][2]_i_6_n_0
    SLICE_X40Y1          MUXF8 (Prop_muxf8_I0_O)      0.104     4.035 r  design_1_i/DCT_2D_0/inst/mod_2/fabric_RAM/data_reg[3][2]_i_2/O
                         net (fo=3, routed)           1.781     5.816    design_1_i/DCT_2D_0/inst/mod_2/fabric_RAM/data_reg[3][2]_i_2_n_0
    SLICE_X28Y6          LUT6 (Prop_lut6_I5_O)        0.316     6.132 r  design_1_i/DCT_2D_0/inst/mod_2/fabric_RAM/S_carry_i_2__12/O
                         net (fo=1, routed)           0.000     6.132    design_1_i/DCT_2D_0/inst/mod_2/a1/S[2]
    SLICE_X28Y6          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     6.484 r  design_1_i/DCT_2D_0/inst/mod_2/a1/S_carry/O[3]
                         net (fo=5, routed)           0.784     7.268    design_1_i/DCT_2D_0/inst/mod_2/r12/(null)[1].del/O[3]
    SLICE_X31Y7          LUT4 (Prop_lut4_I2_O)        0.307     7.575 r  design_1_i/DCT_2D_0/inst/mod_2/r12/(null)[1].del/S_carry_i_5__5/O
                         net (fo=1, routed)           0.000     7.575    design_1_i/DCT_2D_0/inst/mod_2/s2/S[3]
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.976 r  design_1_i/DCT_2D_0/inst/mod_2/s2/S_carry/CO[3]
                         net (fo=1, routed)           0.000     7.976    design_1_i/DCT_2D_0/inst/mod_2/s2/S_carry_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.198 r  design_1_i/DCT_2D_0/inst/mod_2/s2/S_carry__0/O[0]
                         net (fo=2, routed)           1.538     9.736    design_1_i/DCT_2D_0/inst/mod_2/s2/tmp_reg[7][0]
    SLICE_X36Y7          LUT4 (Prop_lut4_I1_O)        0.299    10.035 r  design_1_i/DCT_2D_0/inst/mod_2/s2/S_carry__0_i_4__13/O
                         net (fo=1, routed)           0.000    10.035    design_1_i/DCT_2D_0/inst/mod_2/a4/code_mo3_reg[1][0]
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.567 r  design_1_i/DCT_2D_0/inst/mod_2/a4/S_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.567    design_1_i/DCT_2D_0/inst/mod_2/a4/S_carry__0_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.681 r  design_1_i/DCT_2D_0/inst/mod_2/a4/S_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.681    design_1_i/DCT_2D_0/inst/mod_2/a4/S_carry__1_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.015 r  design_1_i/DCT_2D_0/inst/mod_2/a4/S_carry__2/O[1]
                         net (fo=1, routed)           0.000    11.015    design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/D[13]
    SLICE_X36Y9          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/tmp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     32.258    32.258 r  
    L16                                               0.000    32.258 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.258    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.679 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.860    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    27.223 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.908 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.576    30.484    design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/clk
    SLICE_X36Y9          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/tmp_reg[13]/C
                         clock pessimism             -0.402    30.082    
                         clock uncertainty           -0.085    29.997    
    SLICE_X36Y9          FDRE (Setup_fdre_C_D)        0.062    30.059    design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/tmp_reg[13]
  -------------------------------------------------------------------
                         required time                         30.059    
                         arrival time                         -11.015    
  -------------------------------------------------------------------
                         slack                                 19.045    

Slack (MET) :             19.156ns  (required time - arrival time)
  Source:                 design_1_i/DCT_2D_0/inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/tmp_reg[12]/D
                            (null)[0].del/tmp_reg[12]
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.258ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@32.258ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.100ns  (logic 3.821ns (29.167%)  route 9.279ns (70.833%))
  Logic Levels:           11  (CARRY4=6 LUT4=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.774ns = ( 30.484 - 32.258 ) 
    Source Clock Delay      (SCD):    -2.197ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.670    -2.197    design_1_i/DCT_2D_0/inst/clk
    SLICE_X24Y10         FDRE                                         r  design_1_i/DCT_2D_0/inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y10         FDRE (Prop_fdre_C_Q)         0.478    -1.719 r  design_1_i/DCT_2D_0/inst/cnt_reg[2]/Q
                         net (fo=145, routed)         5.177     3.458    design_1_i/DCT_2D_0/inst/mod_2/fabric_RAM/Q[2]
    SLICE_X40Y1          MUXF7 (Prop_muxf7_S_O)       0.473     3.931 r  design_1_i/DCT_2D_0/inst/mod_2/fabric_RAM/data_reg[3][2]_i_6/O
                         net (fo=1, routed)           0.000     3.931    design_1_i/DCT_2D_0/inst/mod_2/fabric_RAM/data_reg[3][2]_i_6_n_0
    SLICE_X40Y1          MUXF8 (Prop_muxf8_I0_O)      0.104     4.035 r  design_1_i/DCT_2D_0/inst/mod_2/fabric_RAM/data_reg[3][2]_i_2/O
                         net (fo=3, routed)           1.781     5.816    design_1_i/DCT_2D_0/inst/mod_2/fabric_RAM/data_reg[3][2]_i_2_n_0
    SLICE_X28Y6          LUT6 (Prop_lut6_I5_O)        0.316     6.132 r  design_1_i/DCT_2D_0/inst/mod_2/fabric_RAM/S_carry_i_2__12/O
                         net (fo=1, routed)           0.000     6.132    design_1_i/DCT_2D_0/inst/mod_2/a1/S[2]
    SLICE_X28Y6          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     6.484 r  design_1_i/DCT_2D_0/inst/mod_2/a1/S_carry/O[3]
                         net (fo=5, routed)           0.784     7.268    design_1_i/DCT_2D_0/inst/mod_2/r12/(null)[1].del/O[3]
    SLICE_X31Y7          LUT4 (Prop_lut4_I2_O)        0.307     7.575 r  design_1_i/DCT_2D_0/inst/mod_2/r12/(null)[1].del/S_carry_i_5__5/O
                         net (fo=1, routed)           0.000     7.575    design_1_i/DCT_2D_0/inst/mod_2/s2/S[3]
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.976 r  design_1_i/DCT_2D_0/inst/mod_2/s2/S_carry/CO[3]
                         net (fo=1, routed)           0.000     7.976    design_1_i/DCT_2D_0/inst/mod_2/s2/S_carry_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.198 r  design_1_i/DCT_2D_0/inst/mod_2/s2/S_carry__0/O[0]
                         net (fo=2, routed)           1.538     9.736    design_1_i/DCT_2D_0/inst/mod_2/s2/tmp_reg[7][0]
    SLICE_X36Y7          LUT4 (Prop_lut4_I1_O)        0.299    10.035 r  design_1_i/DCT_2D_0/inst/mod_2/s2/S_carry__0_i_4__13/O
                         net (fo=1, routed)           0.000    10.035    design_1_i/DCT_2D_0/inst/mod_2/a4/code_mo3_reg[1][0]
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.567 r  design_1_i/DCT_2D_0/inst/mod_2/a4/S_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.567    design_1_i/DCT_2D_0/inst/mod_2/a4/S_carry__0_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.681 r  design_1_i/DCT_2D_0/inst/mod_2/a4/S_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.681    design_1_i/DCT_2D_0/inst/mod_2/a4/S_carry__1_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.904 r  design_1_i/DCT_2D_0/inst/mod_2/a4/S_carry__2/O[0]
                         net (fo=1, routed)           0.000    10.904    design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/D[12]
    SLICE_X36Y9          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/tmp_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     32.258    32.258 r  
    L16                                               0.000    32.258 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.258    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.679 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.860    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    27.223 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.908 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.576    30.484    design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/clk
    SLICE_X36Y9          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/tmp_reg[12]/C
                         clock pessimism             -0.402    30.082    
                         clock uncertainty           -0.085    29.997    
    SLICE_X36Y9          FDRE (Setup_fdre_C_D)        0.062    30.059    design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/tmp_reg[12]
  -------------------------------------------------------------------
                         required time                         30.059    
                         arrival time                         -10.904    
  -------------------------------------------------------------------
                         slack                                 19.156    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/zig_zag_0/inst/selector_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.635%)  route 0.224ns (61.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.173ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.561    -0.448    design_1_i/zig_zag_0/inst/clk
    SLICE_X35Y14         FDRE                                         r  design_1_i/zig_zag_0/inst/selector_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.307 r  design_1_i/zig_zag_0/inst/selector_in_reg[5]/Q
                         net (fo=3, routed)           0.224    -0.083    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X2Y7          RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.869    -0.173    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y7          RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.220    -0.392    
                         clock uncertainty            0.085    -0.307    
    RAMB18_X2Y7          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.124    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/tmp_reg[13]/C
                            (null)[0].del/tmp_reg[13]
            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[1].del/tmp_reg[13]/D
                            (null)[1].del/tmp_reg[13]
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.182ns
    Source Clock Delay      (SCD):    -0.418ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.591    -0.418    design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/clk
    SLICE_X36Y9          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/tmp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.277 r  design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/tmp_reg[13]/Q
                         net (fo=1, routed)           0.058    -0.219    design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[1].del/D[13]
    SLICE_X36Y9          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[1].del/tmp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.860    -0.182    design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[1].del/clk
    SLICE_X36Y9          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[1].del/tmp_reg[13]/C
                         clock pessimism             -0.236    -0.418    
                         clock uncertainty            0.085    -0.333    
    SLICE_X36Y9          FDRE (Hold_fdre_C_D)         0.071    -0.262    design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[1].del/tmp_reg[13]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/zig_zag_0/inst/selector_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.635%)  route 0.224ns (61.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.175ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.561    -0.448    design_1_i/zig_zag_0/inst/clk
    SLICE_X35Y14         FDRE                                         r  design_1_i/zig_zag_0/inst/selector_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.307 r  design_1_i/zig_zag_0/inst/selector_in_reg[5]/Q
                         net (fo=3, routed)           0.224    -0.083    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X2Y7          RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.867    -0.175    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y7          RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.220    -0.394    
                         clock uncertainty            0.085    -0.309    
    RAMB18_X2Y7          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.126    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/tmp_reg[12]/C
                            (null)[0].del/tmp_reg[12]
            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[1].del/tmp_reg[12]/D
                            (null)[1].del/tmp_reg[12]
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.182ns
    Source Clock Delay      (SCD):    -0.418ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.591    -0.418    design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/clk
    SLICE_X36Y9          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/tmp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.277 r  design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/tmp_reg[12]/Q
                         net (fo=1, routed)           0.065    -0.212    design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[1].del/D[12]
    SLICE_X36Y9          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[1].del/tmp_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.860    -0.182    design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[1].del/clk
    SLICE_X36Y9          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[1].del/tmp_reg[12]/C
                         clock pessimism             -0.236    -0.418    
                         clock uncertainty            0.085    -0.333    
    SLICE_X36Y9          FDRE (Hold_fdre_C_D)         0.075    -0.258    design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[1].del/tmp_reg[12]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/tmp_reg[1]/C
                            (null)[0].del/tmp_reg[1]
            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[1].del/tmp_reg[1]/D
                            (null)[1].del/tmp_reg[1]
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.141ns (73.465%)  route 0.051ns (26.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.210ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.564    -0.445    design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/clk
    SLICE_X18Y8          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.304 r  design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/tmp_reg[1]/Q
                         net (fo=1, routed)           0.051    -0.253    design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[1].del/D[1]
    SLICE_X19Y8          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[1].del/tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.832    -0.210    design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[1].del/clk
    SLICE_X19Y8          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[1].del/tmp_reg[1]/C
                         clock pessimism             -0.222    -0.432    
                         clock uncertainty            0.085    -0.347    
    SLICE_X19Y8          FDRE (Hold_fdre_C_D)         0.047    -0.300    design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[1].del/tmp_reg[1]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/tmp_reg[5]/C
                            (null)[0].del/tmp_reg[5]
            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[1].del/tmp_reg[5]/D
                            (null)[1].del/tmp_reg[5]
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.334%)  route 0.054ns (27.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.210ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.564    -0.445    design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/clk
    SLICE_X18Y9          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/tmp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.304 r  design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/tmp_reg[5]/Q
                         net (fo=1, routed)           0.054    -0.250    design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[1].del/D[5]
    SLICE_X19Y9          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[1].del/tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.832    -0.210    design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[1].del/clk
    SLICE_X19Y9          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[1].del/tmp_reg[5]/C
                         clock pessimism             -0.222    -0.432    
                         clock uncertainty            0.085    -0.347    
    SLICE_X19Y9          FDRE (Hold_fdre_C_D)         0.047    -0.300    design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[1].del/tmp_reg[5]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/controller_0/inst/_addr_quant_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/quant_0/inst/cbcr/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.257%)  route 0.224ns (57.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.173ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.561    -0.448    design_1_i/controller_0/inst/clk
    SLICE_X34Y14         FDSE                                         r  design_1_i/controller_0/inst/_addr_quant_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDSE (Prop_fdse_C_Q)         0.164    -0.284 r  design_1_i/controller_0/inst/_addr_quant_reg[5]/Q
                         net (fo=3, routed)           0.224    -0.060    design_1_i/quant_0/inst/cbcr/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X2Y6          RAMB18E1                                     r  design_1_i/quant_0/inst/cbcr/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.869    -0.173    design_1_i/quant_0/inst/cbcr/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y6          RAMB18E1                                     r  design_1_i/quant_0/inst/cbcr/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.220    -0.392    
                         clock uncertainty            0.085    -0.307    
    RAMB18_X2Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.124    design_1_i/quant_0/inst/cbcr/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/controller_0/inst/_addr_quant_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/quant_0/inst/cbcr/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.257%)  route 0.224ns (57.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.175ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.561    -0.448    design_1_i/controller_0/inst/clk
    SLICE_X34Y14         FDSE                                         r  design_1_i/controller_0/inst/_addr_quant_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDSE (Prop_fdse_C_Q)         0.164    -0.284 r  design_1_i/controller_0/inst/_addr_quant_reg[5]/Q
                         net (fo=3, routed)           0.224    -0.060    design_1_i/quant_0/inst/cbcr/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X2Y6          RAMB18E1                                     r  design_1_i/quant_0/inst/cbcr/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.867    -0.175    design_1_i/quant_0/inst/cbcr/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y6          RAMB18E1                                     r  design_1_i/quant_0/inst/cbcr/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.220    -0.394    
                         clock uncertainty            0.085    -0.309    
    RAMB18_X2Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.126    design_1_i/quant_0/inst/cbcr/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/DCT_2D_0/inst/mod_2/r11/(null)[0].del/tmp_reg[12]/C
                            (null)[0].del/tmp_reg[12]
            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/DCT_2D_0/inst/mod_2/r11/(null)[1].del/tmp_reg[12]/D
                            (null)[1].del/tmp_reg[12]
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.984%)  route 0.102ns (42.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.181ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.592    -0.417    design_1_i/DCT_2D_0/inst/mod_2/r11/(null)[0].del/clk
    SLICE_X41Y10         FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_2/r11/(null)[0].del/tmp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.276 r  design_1_i/DCT_2D_0/inst/mod_2/r11/(null)[0].del/tmp_reg[12]/Q
                         net (fo=1, routed)           0.102    -0.174    design_1_i/DCT_2D_0/inst/mod_2/r11/(null)[1].del/D[12]
    SLICE_X42Y10         FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_2/r11/(null)[1].del/tmp_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.861    -0.181    design_1_i/DCT_2D_0/inst/mod_2/r11/(null)[1].del/clk
    SLICE_X42Y10         FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_2/r11/(null)[1].del/tmp_reg[12]/C
                         clock pessimism             -0.220    -0.401    
                         clock uncertainty            0.085    -0.316    
    SLICE_X42Y10         FDRE (Hold_fdre_C_D)         0.075    -0.241    design_1_i/DCT_2D_0/inst/mod_2/r11/(null)[1].del/tmp_reg[12]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/DCT_2D_0/inst/mod_2/r7/(null)[0].del/tmp_reg[2]/C
                            (null)[0].del/tmp_reg[2]
            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/DCT_2D_0/inst/mod_2/r7/(null)[1].del/tmp_reg[2]/D
                            (null)[1].del/tmp_reg[2]
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.209ns
    Source Clock Delay      (SCD):    -0.444ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.565    -0.444    design_1_i/DCT_2D_0/inst/mod_2/r7/(null)[0].del/clk
    SLICE_X32Y6          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_2/r7/(null)[0].del/tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.280 r  design_1_i/DCT_2D_0/inst/mod_2/r7/(null)[0].del/tmp_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.224    design_1_i/DCT_2D_0/inst/mod_2/r7/(null)[1].del/D[2]
    SLICE_X32Y6          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_2/r7/(null)[1].del/tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.833    -0.209    design_1_i/DCT_2D_0/inst/mod_2/r7/(null)[1].del/clk
    SLICE_X32Y6          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_2/r7/(null)[1].del/tmp_reg[2]/C
                         clock pessimism             -0.235    -0.444    
                         clock uncertainty            0.085    -0.359    
    SLICE_X32Y6          FDRE (Hold_fdre_C_D)         0.064    -0.295    design_1_i/DCT_2D_0/inst/mod_2/r7/(null)[1].del/tmp_reg[2]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.071    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.512ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.512ns  (required time - arrival time)
  Source:                 design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.258ns  (clk_out1_design_1_clk_wiz_0_0 rise@32.258ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        30.646ns  (logic 18.114ns (59.107%)  route 12.532ns (40.893%))
  Logic Levels:           45  (CARRY4=30 LUT1=13 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 30.442 - 32.258 ) 
    Source Clock Delay      (SCD):    -2.116ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.751    -2.116    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/aclk
    SLICE_X37Y12         FDRE                                         r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDRE (Prop_fdre_C_Q)         0.456    -1.660 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/Q
                         net (fo=2, routed)           0.587    -1.072    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/Q[13]
    SLICE_X37Y13         LUT2 (Prop_lut2_I0_O)        0.124    -0.948 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_simple_model.carrymux0_i_1__0/O
                         net (fo=1, routed)           0.000    -0.948    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[13]
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.416 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.416    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.103 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.538     0.435    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7][0]
    SLICE_X39Y14         LUT1 (Prop_lut1_I0_O)        0.306     0.741 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__12/O
                         net (fo=1, routed)           0.332     1.072    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X38Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.667 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.667    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.982 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.375     2.358    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_0[0]
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.307     2.665 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__11/O
                         net (fo=1, routed)           0.470     3.134    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X36Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.714 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.714    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.027 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.322     4.349    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_1[0]
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.306     4.655 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__10/O
                         net (fo=1, routed)           0.476     5.131    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X37Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.711 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.711    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.024 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.473     6.497    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_2[0]
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.306     6.803 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__9/O
                         net (fo=1, routed)           0.477     7.280    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X37Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.860 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.860    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.173 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.385     8.558    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_3[0]
    SLICE_X36Y18         LUT1 (Prop_lut1_I0_O)        0.306     8.864 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__8/O
                         net (fo=1, routed)           0.339     9.203    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X36Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.783 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.783    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.096 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.610    10.706    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_4[0]
    SLICE_X34Y15         LUT1 (Prop_lut1_I0_O)        0.306    11.012 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__7/O
                         net (fo=1, routed)           0.379    11.391    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.971 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.971    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.284 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.376    12.660    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_5[0]
    SLICE_X32Y16         LUT1 (Prop_lut1_I0_O)        0.306    12.966 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__6/O
                         net (fo=1, routed)           0.336    13.302    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.897 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.897    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.212 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.737    14.949    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]_1[7]
    SLICE_X33Y14         LUT3 (Prop_lut3_I2_O)        0.307    15.256 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000    15.256    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[1]
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.806 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.806    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.119 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.511    16.630    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_7[0]
    SLICE_X32Y18         LUT1 (Prop_lut1_I0_O)        0.306    16.936 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__4/O
                         net (fo=1, routed)           0.379    17.315    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X33Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.895 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.895    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.208 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.349    18.557    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_8[0]
    SLICE_X33Y17         LUT1 (Prop_lut1_I0_O)        0.306    18.863 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__3/O
                         net (fo=1, routed)           0.339    19.201    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    19.796 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.796    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.111 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.378    20.489    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_9[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.307    20.796 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__2/O
                         net (fo=1, routed)           0.480    21.276    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    21.856 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.856    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.169 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.552    22.721    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_10[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.306    23.027 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__1/O
                         net (fo=1, routed)           0.494    23.522    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.102 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    24.102    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.415 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.351    24.766    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_11[0]
    SLICE_X33Y20         LUT1 (Prop_lut1_I0_O)        0.306    25.072 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__0__0/O
                         net (fo=1, routed)           0.489    25.561    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    26.156 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.156    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.471 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=2, routed)           0.454    26.925    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[7]
    SLICE_X35Y21         LUT1 (Prop_lut1_I0_O)        0.307    27.232 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/m_axis_dout_tdata[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    27.232    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/S[0]
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.764 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/m_axis_dout_tdata[2]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    27.764    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/m_axis_dout_tdata[2]_INST_0_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.986 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/m_axis_dout_tdata[6]_INST_0/O[0]
                         net (fo=1, routed)           0.544    28.530    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4]
    RAMB18_X2Y9          RAMB18E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.258    32.258 r  
    L16                                               0.000    32.258 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.258    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.679 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.860    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    27.223 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.908 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.534    30.442    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y9          RAMB18E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.402    30.040    
                         clock uncertainty           -0.085    29.955    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                     -0.912    29.043    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.043    
                         arrival time                         -28.530    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.597ns  (required time - arrival time)
  Source:                 design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.258ns  (clk_out1_design_1_clk_wiz_0_0 rise@32.258ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        30.559ns  (logic 18.131ns (59.332%)  route 12.428ns (40.668%))
  Logic Levels:           45  (CARRY4=30 LUT1=13 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 30.442 - 32.258 ) 
    Source Clock Delay      (SCD):    -2.116ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.751    -2.116    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/aclk
    SLICE_X37Y12         FDRE                                         r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDRE (Prop_fdre_C_Q)         0.456    -1.660 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/Q
                         net (fo=2, routed)           0.587    -1.072    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/Q[13]
    SLICE_X37Y13         LUT2 (Prop_lut2_I0_O)        0.124    -0.948 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_simple_model.carrymux0_i_1__0/O
                         net (fo=1, routed)           0.000    -0.948    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[13]
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.416 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.416    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.103 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.538     0.435    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7][0]
    SLICE_X39Y14         LUT1 (Prop_lut1_I0_O)        0.306     0.741 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__12/O
                         net (fo=1, routed)           0.332     1.072    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X38Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.667 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.667    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.982 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.375     2.358    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_0[0]
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.307     2.665 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__11/O
                         net (fo=1, routed)           0.470     3.134    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X36Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.714 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.714    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.027 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.322     4.349    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_1[0]
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.306     4.655 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__10/O
                         net (fo=1, routed)           0.476     5.131    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X37Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.711 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.711    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.024 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.473     6.497    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_2[0]
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.306     6.803 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__9/O
                         net (fo=1, routed)           0.477     7.280    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X37Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.860 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.860    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.173 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.385     8.558    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_3[0]
    SLICE_X36Y18         LUT1 (Prop_lut1_I0_O)        0.306     8.864 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__8/O
                         net (fo=1, routed)           0.339     9.203    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X36Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.783 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.783    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.096 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.610    10.706    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_4[0]
    SLICE_X34Y15         LUT1 (Prop_lut1_I0_O)        0.306    11.012 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__7/O
                         net (fo=1, routed)           0.379    11.391    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.971 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.971    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.284 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.376    12.660    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_5[0]
    SLICE_X32Y16         LUT1 (Prop_lut1_I0_O)        0.306    12.966 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__6/O
                         net (fo=1, routed)           0.336    13.302    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.897 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.897    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.212 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.737    14.949    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]_1[7]
    SLICE_X33Y14         LUT3 (Prop_lut3_I2_O)        0.307    15.256 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000    15.256    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[1]
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.806 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.806    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.119 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.511    16.630    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_7[0]
    SLICE_X32Y18         LUT1 (Prop_lut1_I0_O)        0.306    16.936 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__4/O
                         net (fo=1, routed)           0.379    17.315    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X33Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.895 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.895    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.208 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.349    18.557    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_8[0]
    SLICE_X33Y17         LUT1 (Prop_lut1_I0_O)        0.306    18.863 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__3/O
                         net (fo=1, routed)           0.339    19.201    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    19.796 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.796    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.111 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.378    20.489    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_9[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.307    20.796 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__2/O
                         net (fo=1, routed)           0.480    21.276    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    21.856 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.856    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.169 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.552    22.721    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_10[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.306    23.027 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__1/O
                         net (fo=1, routed)           0.494    23.522    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.102 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    24.102    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.415 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.351    24.766    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_11[0]
    SLICE_X33Y20         LUT1 (Prop_lut1_I0_O)        0.306    25.072 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__0__0/O
                         net (fo=1, routed)           0.489    25.561    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    26.156 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.156    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.471 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=2, routed)           0.454    26.925    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[7]
    SLICE_X35Y21         LUT1 (Prop_lut1_I0_O)        0.307    27.232 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/m_axis_dout_tdata[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    27.232    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/S[0]
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.764 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/m_axis_dout_tdata[2]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    27.764    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/m_axis_dout_tdata[2]_INST_0_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.003 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/m_axis_dout_tdata[6]_INST_0/O[2]
                         net (fo=1, routed)           0.440    28.443    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB18_X2Y9          RAMB18E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.258    32.258 r  
    L16                                               0.000    32.258 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.258    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.679 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.860    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    27.223 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.908 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.534    30.442    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y9          RAMB18E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.402    30.040    
                         clock uncertainty           -0.085    29.955    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                     -0.915    29.040    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.040    
                         arrival time                         -28.443    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.619ns  (required time - arrival time)
  Source:                 design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.258ns  (clk_out1_design_1_clk_wiz_0_0 rise@32.258ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        30.533ns  (logic 17.966ns (58.842%)  route 12.567ns (41.158%))
  Logic Levels:           44  (CARRY4=29 LUT1=13 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 30.442 - 32.258 ) 
    Source Clock Delay      (SCD):    -2.116ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.751    -2.116    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/aclk
    SLICE_X37Y12         FDRE                                         r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDRE (Prop_fdre_C_Q)         0.456    -1.660 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/Q
                         net (fo=2, routed)           0.587    -1.072    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/Q[13]
    SLICE_X37Y13         LUT2 (Prop_lut2_I0_O)        0.124    -0.948 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_simple_model.carrymux0_i_1__0/O
                         net (fo=1, routed)           0.000    -0.948    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[13]
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.416 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.416    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.103 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.538     0.435    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7][0]
    SLICE_X39Y14         LUT1 (Prop_lut1_I0_O)        0.306     0.741 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__12/O
                         net (fo=1, routed)           0.332     1.072    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X38Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.667 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.667    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.982 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.375     2.358    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_0[0]
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.307     2.665 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__11/O
                         net (fo=1, routed)           0.470     3.134    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X36Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.714 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.714    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.027 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.322     4.349    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_1[0]
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.306     4.655 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__10/O
                         net (fo=1, routed)           0.476     5.131    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X37Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.711 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.711    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.024 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.473     6.497    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_2[0]
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.306     6.803 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__9/O
                         net (fo=1, routed)           0.477     7.280    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X37Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.860 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.860    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.173 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.385     8.558    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_3[0]
    SLICE_X36Y18         LUT1 (Prop_lut1_I0_O)        0.306     8.864 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__8/O
                         net (fo=1, routed)           0.339     9.203    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X36Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.783 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.783    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.096 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.610    10.706    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_4[0]
    SLICE_X34Y15         LUT1 (Prop_lut1_I0_O)        0.306    11.012 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__7/O
                         net (fo=1, routed)           0.379    11.391    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.971 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.971    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.284 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.376    12.660    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_5[0]
    SLICE_X32Y16         LUT1 (Prop_lut1_I0_O)        0.306    12.966 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__6/O
                         net (fo=1, routed)           0.336    13.302    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.897 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.897    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.212 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.737    14.949    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]_1[7]
    SLICE_X33Y14         LUT3 (Prop_lut3_I2_O)        0.307    15.256 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000    15.256    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[1]
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.806 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.806    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.119 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.511    16.630    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_7[0]
    SLICE_X32Y18         LUT1 (Prop_lut1_I0_O)        0.306    16.936 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__4/O
                         net (fo=1, routed)           0.379    17.315    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X33Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.895 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.895    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.208 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.349    18.557    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_8[0]
    SLICE_X33Y17         LUT1 (Prop_lut1_I0_O)        0.306    18.863 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__3/O
                         net (fo=1, routed)           0.339    19.201    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    19.796 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.796    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.111 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.378    20.489    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_9[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.307    20.796 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__2/O
                         net (fo=1, routed)           0.480    21.276    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    21.856 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.856    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.169 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.552    22.721    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_10[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.306    23.027 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__1/O
                         net (fo=1, routed)           0.494    23.522    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.102 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    24.102    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.415 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.351    24.766    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_11[0]
    SLICE_X33Y20         LUT1 (Prop_lut1_I0_O)        0.306    25.072 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__0__0/O
                         net (fo=1, routed)           0.489    25.561    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    26.156 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.156    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.471 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=2, routed)           0.454    26.925    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[7]
    SLICE_X35Y21         LUT1 (Prop_lut1_I0_O)        0.307    27.232 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/m_axis_dout_tdata[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    27.232    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/S[0]
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    27.838 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/m_axis_dout_tdata[2]_INST_0/O[3]
                         net (fo=1, routed)           0.579    28.417    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[3]
    RAMB18_X2Y9          RAMB18E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.258    32.258 r  
    L16                                               0.000    32.258 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.258    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.679 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.860    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    27.223 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.908 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.534    30.442    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y9          RAMB18E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.402    30.040    
                         clock uncertainty           -0.085    29.955    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[9])
                                                     -0.919    29.036    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.036    
                         arrival time                         -28.417    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.640ns  (required time - arrival time)
  Source:                 design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.258ns  (clk_out1_design_1_clk_wiz_0_0 rise@32.258ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        30.514ns  (logic 18.226ns (59.730%)  route 12.288ns (40.270%))
  Logic Levels:           45  (CARRY4=30 LUT1=13 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 30.442 - 32.258 ) 
    Source Clock Delay      (SCD):    -2.116ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.751    -2.116    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/aclk
    SLICE_X37Y12         FDRE                                         r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDRE (Prop_fdre_C_Q)         0.456    -1.660 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/Q
                         net (fo=2, routed)           0.587    -1.072    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/Q[13]
    SLICE_X37Y13         LUT2 (Prop_lut2_I0_O)        0.124    -0.948 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_simple_model.carrymux0_i_1__0/O
                         net (fo=1, routed)           0.000    -0.948    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[13]
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.416 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.416    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.103 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.538     0.435    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7][0]
    SLICE_X39Y14         LUT1 (Prop_lut1_I0_O)        0.306     0.741 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__12/O
                         net (fo=1, routed)           0.332     1.072    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X38Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.667 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.667    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.982 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.375     2.358    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_0[0]
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.307     2.665 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__11/O
                         net (fo=1, routed)           0.470     3.134    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X36Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.714 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.714    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.027 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.322     4.349    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_1[0]
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.306     4.655 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__10/O
                         net (fo=1, routed)           0.476     5.131    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X37Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.711 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.711    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.024 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.473     6.497    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_2[0]
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.306     6.803 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__9/O
                         net (fo=1, routed)           0.477     7.280    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X37Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.860 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.860    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.173 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.385     8.558    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_3[0]
    SLICE_X36Y18         LUT1 (Prop_lut1_I0_O)        0.306     8.864 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__8/O
                         net (fo=1, routed)           0.339     9.203    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X36Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.783 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.783    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.096 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.610    10.706    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_4[0]
    SLICE_X34Y15         LUT1 (Prop_lut1_I0_O)        0.306    11.012 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__7/O
                         net (fo=1, routed)           0.379    11.391    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.971 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.971    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.284 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.376    12.660    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_5[0]
    SLICE_X32Y16         LUT1 (Prop_lut1_I0_O)        0.306    12.966 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__6/O
                         net (fo=1, routed)           0.336    13.302    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.897 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.897    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.212 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.737    14.949    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]_1[7]
    SLICE_X33Y14         LUT3 (Prop_lut3_I2_O)        0.307    15.256 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000    15.256    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[1]
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.806 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.806    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.119 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.511    16.630    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_7[0]
    SLICE_X32Y18         LUT1 (Prop_lut1_I0_O)        0.306    16.936 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__4/O
                         net (fo=1, routed)           0.379    17.315    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X33Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.895 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.895    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.208 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.349    18.557    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_8[0]
    SLICE_X33Y17         LUT1 (Prop_lut1_I0_O)        0.306    18.863 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__3/O
                         net (fo=1, routed)           0.339    19.201    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    19.796 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.796    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.111 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.378    20.489    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_9[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.307    20.796 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__2/O
                         net (fo=1, routed)           0.480    21.276    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    21.856 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.856    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.169 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.552    22.721    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_10[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.306    23.027 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__1/O
                         net (fo=1, routed)           0.494    23.522    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.102 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    24.102    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.415 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.351    24.766    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_11[0]
    SLICE_X33Y20         LUT1 (Prop_lut1_I0_O)        0.306    25.072 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__0__0/O
                         net (fo=1, routed)           0.489    25.561    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    26.156 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.156    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.471 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=2, routed)           0.454    26.925    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[7]
    SLICE_X35Y21         LUT1 (Prop_lut1_I0_O)        0.307    27.232 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/m_axis_dout_tdata[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    27.232    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/S[0]
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.764 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/m_axis_dout_tdata[2]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    27.764    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/m_axis_dout_tdata[2]_INST_0_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.098 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/m_axis_dout_tdata[6]_INST_0/O[1]
                         net (fo=1, routed)           0.301    28.398    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[5]
    RAMB18_X2Y9          RAMB18E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.258    32.258 r  
    L16                                               0.000    32.258 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.258    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.679 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.860    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    27.223 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.908 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.534    30.442    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y9          RAMB18E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.402    30.040    
                         clock uncertainty           -0.085    29.955    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                     -0.916    29.039    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.039    
                         arrival time                         -28.398    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.648ns  (required time - arrival time)
  Source:                 design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.258ns  (clk_out1_design_1_clk_wiz_0_0 rise@32.258ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        30.503ns  (logic 18.205ns (59.683%)  route 12.298ns (40.317%))
  Logic Levels:           45  (CARRY4=30 LUT1=13 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 30.442 - 32.258 ) 
    Source Clock Delay      (SCD):    -2.116ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.751    -2.116    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/aclk
    SLICE_X37Y12         FDRE                                         r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDRE (Prop_fdre_C_Q)         0.456    -1.660 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/Q
                         net (fo=2, routed)           0.587    -1.072    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/Q[13]
    SLICE_X37Y13         LUT2 (Prop_lut2_I0_O)        0.124    -0.948 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_simple_model.carrymux0_i_1__0/O
                         net (fo=1, routed)           0.000    -0.948    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[13]
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.416 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.416    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.103 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.538     0.435    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7][0]
    SLICE_X39Y14         LUT1 (Prop_lut1_I0_O)        0.306     0.741 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__12/O
                         net (fo=1, routed)           0.332     1.072    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X38Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.667 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.667    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.982 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.375     2.358    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_0[0]
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.307     2.665 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__11/O
                         net (fo=1, routed)           0.470     3.134    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X36Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.714 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.714    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.027 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.322     4.349    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_1[0]
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.306     4.655 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__10/O
                         net (fo=1, routed)           0.476     5.131    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X37Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.711 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.711    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.024 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.473     6.497    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_2[0]
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.306     6.803 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__9/O
                         net (fo=1, routed)           0.477     7.280    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X37Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.860 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.860    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.173 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.385     8.558    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_3[0]
    SLICE_X36Y18         LUT1 (Prop_lut1_I0_O)        0.306     8.864 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__8/O
                         net (fo=1, routed)           0.339     9.203    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X36Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.783 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.783    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.096 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.610    10.706    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_4[0]
    SLICE_X34Y15         LUT1 (Prop_lut1_I0_O)        0.306    11.012 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__7/O
                         net (fo=1, routed)           0.379    11.391    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.971 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.971    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.284 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.376    12.660    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_5[0]
    SLICE_X32Y16         LUT1 (Prop_lut1_I0_O)        0.306    12.966 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__6/O
                         net (fo=1, routed)           0.336    13.302    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.897 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.897    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.212 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.737    14.949    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]_1[7]
    SLICE_X33Y14         LUT3 (Prop_lut3_I2_O)        0.307    15.256 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000    15.256    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[1]
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.806 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.806    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.119 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.511    16.630    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_7[0]
    SLICE_X32Y18         LUT1 (Prop_lut1_I0_O)        0.306    16.936 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__4/O
                         net (fo=1, routed)           0.379    17.315    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X33Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.895 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.895    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.208 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.349    18.557    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_8[0]
    SLICE_X33Y17         LUT1 (Prop_lut1_I0_O)        0.306    18.863 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__3/O
                         net (fo=1, routed)           0.339    19.201    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    19.796 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.796    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.111 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.378    20.489    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_9[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.307    20.796 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__2/O
                         net (fo=1, routed)           0.480    21.276    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    21.856 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.856    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.169 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.552    22.721    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_10[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.306    23.027 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__1/O
                         net (fo=1, routed)           0.494    23.522    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.102 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    24.102    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.415 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.351    24.766    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_11[0]
    SLICE_X33Y20         LUT1 (Prop_lut1_I0_O)        0.306    25.072 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__0__0/O
                         net (fo=1, routed)           0.489    25.561    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    26.156 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.156    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.471 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=2, routed)           0.454    26.925    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[7]
    SLICE_X35Y21         LUT1 (Prop_lut1_I0_O)        0.307    27.232 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/m_axis_dout_tdata[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    27.232    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/S[0]
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.764 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/m_axis_dout_tdata[2]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    27.764    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/m_axis_dout_tdata[2]_INST_0_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.077 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/m_axis_dout_tdata[6]_INST_0/O[3]
                         net (fo=1, routed)           0.310    28.387    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB18_X2Y9          RAMB18E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.258    32.258 r  
    L16                                               0.000    32.258 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.258    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.679 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.860    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    27.223 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.908 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.534    30.442    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y9          RAMB18E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.402    30.040    
                         clock uncertainty           -0.085    29.955    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                     -0.919    29.036    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.036    
                         arrival time                         -28.387    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.819ns  (required time - arrival time)
  Source:                 design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.258ns  (clk_out1_design_1_clk_wiz_0_0 rise@32.258ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        30.336ns  (logic 17.907ns (59.029%)  route 12.429ns (40.971%))
  Logic Levels:           44  (CARRY4=29 LUT1=13 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 30.442 - 32.258 ) 
    Source Clock Delay      (SCD):    -2.116ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.751    -2.116    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/aclk
    SLICE_X37Y12         FDRE                                         r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDRE (Prop_fdre_C_Q)         0.456    -1.660 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/Q
                         net (fo=2, routed)           0.587    -1.072    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/Q[13]
    SLICE_X37Y13         LUT2 (Prop_lut2_I0_O)        0.124    -0.948 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_simple_model.carrymux0_i_1__0/O
                         net (fo=1, routed)           0.000    -0.948    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[13]
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.416 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.416    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.103 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.538     0.435    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7][0]
    SLICE_X39Y14         LUT1 (Prop_lut1_I0_O)        0.306     0.741 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__12/O
                         net (fo=1, routed)           0.332     1.072    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X38Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.667 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.667    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.982 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.375     2.358    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_0[0]
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.307     2.665 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__11/O
                         net (fo=1, routed)           0.470     3.134    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X36Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.714 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.714    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.027 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.322     4.349    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_1[0]
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.306     4.655 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__10/O
                         net (fo=1, routed)           0.476     5.131    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X37Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.711 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.711    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.024 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.473     6.497    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_2[0]
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.306     6.803 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__9/O
                         net (fo=1, routed)           0.477     7.280    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X37Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.860 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.860    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.173 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.385     8.558    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_3[0]
    SLICE_X36Y18         LUT1 (Prop_lut1_I0_O)        0.306     8.864 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__8/O
                         net (fo=1, routed)           0.339     9.203    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X36Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.783 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.783    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.096 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.610    10.706    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_4[0]
    SLICE_X34Y15         LUT1 (Prop_lut1_I0_O)        0.306    11.012 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__7/O
                         net (fo=1, routed)           0.379    11.391    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.971 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.971    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.284 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.376    12.660    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_5[0]
    SLICE_X32Y16         LUT1 (Prop_lut1_I0_O)        0.306    12.966 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__6/O
                         net (fo=1, routed)           0.336    13.302    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.897 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.897    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.212 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.737    14.949    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]_1[7]
    SLICE_X33Y14         LUT3 (Prop_lut3_I2_O)        0.307    15.256 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000    15.256    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[1]
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.806 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.806    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.119 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.511    16.630    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_7[0]
    SLICE_X32Y18         LUT1 (Prop_lut1_I0_O)        0.306    16.936 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__4/O
                         net (fo=1, routed)           0.379    17.315    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X33Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.895 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.895    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.208 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.349    18.557    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_8[0]
    SLICE_X33Y17         LUT1 (Prop_lut1_I0_O)        0.306    18.863 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__3/O
                         net (fo=1, routed)           0.339    19.201    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    19.796 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.796    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.111 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.378    20.489    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_9[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.307    20.796 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__2/O
                         net (fo=1, routed)           0.480    21.276    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    21.856 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.856    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.169 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.552    22.721    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_10[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.306    23.027 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__1/O
                         net (fo=1, routed)           0.494    23.522    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.102 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    24.102    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.415 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.351    24.766    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_11[0]
    SLICE_X33Y20         LUT1 (Prop_lut1_I0_O)        0.306    25.072 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__0__0/O
                         net (fo=1, routed)           0.489    25.561    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    26.156 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.156    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.471 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=2, routed)           0.454    26.925    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[7]
    SLICE_X35Y21         LUT1 (Prop_lut1_I0_O)        0.307    27.232 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/m_axis_dout_tdata[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    27.232    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/S[0]
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    27.779 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/m_axis_dout_tdata[2]_INST_0/O[2]
                         net (fo=1, routed)           0.441    28.220    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB18_X2Y9          RAMB18E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.258    32.258 r  
    L16                                               0.000    32.258 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.258    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.679 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.860    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    27.223 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.908 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.534    30.442    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y9          RAMB18E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.402    30.040    
                         clock uncertainty           -0.085    29.955    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[8])
                                                     -0.915    29.040    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.040    
                         arrival time                         -28.220    
  -------------------------------------------------------------------
                         slack                                  0.819    

Slack (MET) :             0.940ns  (required time - arrival time)
  Source:                 design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.258ns  (clk_out1_design_1_clk_wiz_0_0 rise@32.258ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        30.214ns  (logic 17.784ns (58.860%)  route 12.430ns (41.140%))
  Logic Levels:           44  (CARRY4=29 LUT1=13 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 30.442 - 32.258 ) 
    Source Clock Delay      (SCD):    -2.116ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.751    -2.116    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/aclk
    SLICE_X37Y12         FDRE                                         r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDRE (Prop_fdre_C_Q)         0.456    -1.660 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/Q
                         net (fo=2, routed)           0.587    -1.072    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/Q[13]
    SLICE_X37Y13         LUT2 (Prop_lut2_I0_O)        0.124    -0.948 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_simple_model.carrymux0_i_1__0/O
                         net (fo=1, routed)           0.000    -0.948    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[13]
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.416 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.416    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.103 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.538     0.435    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7][0]
    SLICE_X39Y14         LUT1 (Prop_lut1_I0_O)        0.306     0.741 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__12/O
                         net (fo=1, routed)           0.332     1.072    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X38Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.667 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.667    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.982 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.375     2.358    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_0[0]
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.307     2.665 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__11/O
                         net (fo=1, routed)           0.470     3.134    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X36Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.714 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.714    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.027 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.322     4.349    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_1[0]
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.306     4.655 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__10/O
                         net (fo=1, routed)           0.476     5.131    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X37Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.711 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.711    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.024 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.473     6.497    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_2[0]
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.306     6.803 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__9/O
                         net (fo=1, routed)           0.477     7.280    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X37Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.860 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.860    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.173 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.385     8.558    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_3[0]
    SLICE_X36Y18         LUT1 (Prop_lut1_I0_O)        0.306     8.864 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__8/O
                         net (fo=1, routed)           0.339     9.203    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X36Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.783 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.783    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.096 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.610    10.706    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_4[0]
    SLICE_X34Y15         LUT1 (Prop_lut1_I0_O)        0.306    11.012 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__7/O
                         net (fo=1, routed)           0.379    11.391    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.971 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.971    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.284 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.376    12.660    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_5[0]
    SLICE_X32Y16         LUT1 (Prop_lut1_I0_O)        0.306    12.966 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__6/O
                         net (fo=1, routed)           0.336    13.302    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.897 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.897    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.212 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.737    14.949    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]_1[7]
    SLICE_X33Y14         LUT3 (Prop_lut3_I2_O)        0.307    15.256 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000    15.256    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[1]
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.806 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.806    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.119 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.511    16.630    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_7[0]
    SLICE_X32Y18         LUT1 (Prop_lut1_I0_O)        0.306    16.936 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__4/O
                         net (fo=1, routed)           0.379    17.315    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X33Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.895 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.895    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.208 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.349    18.557    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_8[0]
    SLICE_X33Y17         LUT1 (Prop_lut1_I0_O)        0.306    18.863 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__3/O
                         net (fo=1, routed)           0.339    19.201    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    19.796 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.796    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.111 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.378    20.489    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_9[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.307    20.796 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__2/O
                         net (fo=1, routed)           0.480    21.276    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    21.856 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.856    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.169 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.552    22.721    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_10[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.306    23.027 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__1/O
                         net (fo=1, routed)           0.494    23.522    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.102 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    24.102    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.415 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.351    24.766    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_11[0]
    SLICE_X33Y20         LUT1 (Prop_lut1_I0_O)        0.306    25.072 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__0__0/O
                         net (fo=1, routed)           0.489    25.561    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    26.156 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.156    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.471 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=2, routed)           0.454    26.925    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[7]
    SLICE_X35Y21         LUT1 (Prop_lut1_I0_O)        0.307    27.232 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/m_axis_dout_tdata[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    27.232    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/S[0]
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    27.656 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/m_axis_dout_tdata[2]_INST_0/O[1]
                         net (fo=1, routed)           0.442    28.098    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X2Y9          RAMB18E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.258    32.258 r  
    L16                                               0.000    32.258 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.258    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.679 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.860    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    27.223 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.908 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.534    30.442    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y9          RAMB18E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.402    30.040    
                         clock uncertainty           -0.085    29.955    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[1])
                                                     -0.916    29.039    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.039    
                         arrival time                         -28.098    
  -------------------------------------------------------------------
                         slack                                  0.940    

Slack (MET) :             1.036ns  (required time - arrival time)
  Source:                 design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.258ns  (clk_out1_design_1_clk_wiz_0_0 rise@32.258ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        30.122ns  (logic 17.607ns (58.452%)  route 12.515ns (41.548%))
  Logic Levels:           44  (CARRY4=29 LUT1=13 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 30.442 - 32.258 ) 
    Source Clock Delay      (SCD):    -2.116ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.751    -2.116    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/aclk
    SLICE_X37Y12         FDRE                                         r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDRE (Prop_fdre_C_Q)         0.456    -1.660 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[13]/Q
                         net (fo=2, routed)           0.587    -1.072    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/Q[13]
    SLICE_X37Y13         LUT2 (Prop_lut2_I0_O)        0.124    -0.948 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_simple_model.carrymux0_i_1__0/O
                         net (fo=1, routed)           0.000    -0.948    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[13]
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.416 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.416    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.103 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.538     0.435    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7][0]
    SLICE_X39Y14         LUT1 (Prop_lut1_I0_O)        0.306     0.741 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__12/O
                         net (fo=1, routed)           0.332     1.072    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X38Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.667 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.667    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.982 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.375     2.358    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_0[0]
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.307     2.665 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__11/O
                         net (fo=1, routed)           0.470     3.134    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X36Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.714 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.714    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.027 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.322     4.349    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_1[0]
    SLICE_X39Y15         LUT1 (Prop_lut1_I0_O)        0.306     4.655 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__10/O
                         net (fo=1, routed)           0.476     5.131    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X37Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.711 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.711    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.024 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.473     6.497    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_2[0]
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.306     6.803 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__9/O
                         net (fo=1, routed)           0.477     7.280    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X37Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.860 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.860    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.173 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.385     8.558    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_3[0]
    SLICE_X36Y18         LUT1 (Prop_lut1_I0_O)        0.306     8.864 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__8/O
                         net (fo=1, routed)           0.339     9.203    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X36Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.783 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.783    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.096 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=9, routed)           0.610    10.706    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_4[0]
    SLICE_X34Y15         LUT1 (Prop_lut1_I0_O)        0.306    11.012 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__7/O
                         net (fo=1, routed)           0.379    11.391    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.971 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.971    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.284 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.376    12.660    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_5[0]
    SLICE_X32Y16         LUT1 (Prop_lut1_I0_O)        0.306    12.966 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__6/O
                         net (fo=1, routed)           0.336    13.302    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    13.897 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.897    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.212 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.737    14.949    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]_1[7]
    SLICE_X33Y14         LUT3 (Prop_lut3_I2_O)        0.307    15.256 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000    15.256    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[1]
    SLICE_X33Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.806 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.806    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.119 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.511    16.630    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_7[0]
    SLICE_X32Y18         LUT1 (Prop_lut1_I0_O)        0.306    16.936 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__4/O
                         net (fo=1, routed)           0.379    17.315    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X33Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.895 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.895    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.208 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.349    18.557    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_8[0]
    SLICE_X33Y17         LUT1 (Prop_lut1_I0_O)        0.306    18.863 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__3/O
                         net (fo=1, routed)           0.339    19.201    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    19.796 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.796    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.111 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.378    20.489    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_9[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.307    20.796 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__2/O
                         net (fo=1, routed)           0.480    21.276    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    21.856 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.856    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.169 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.552    22.721    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_10[0]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.306    23.027 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__1/O
                         net (fo=1, routed)           0.494    23.522    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X35Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.102 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    24.102    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.415 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=10, routed)          0.351    24.766    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q_reg[7]_11[0]
    SLICE_X33Y20         LUT1 (Prop_lut1_I0_O)        0.306    25.072 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/i_simple_model.carrymux0_i_2__0__0/O
                         net (fo=1, routed)           0.489    25.561    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_reg_arch_simp.i_q.q_i_reg[6]
    SLICE_X34Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    26.156 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.156    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.471 f  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=2, routed)           0.454    26.925    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[7]
    SLICE_X35Y21         LUT1 (Prop_lut1_I0_O)        0.307    27.232 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/m_axis_dout_tdata[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    27.232    design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/S[0]
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    27.479 r  design_1_i/quant_0/inst/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/m_axis_dout_tdata[2]_INST_0/O[0]
                         net (fo=1, routed)           0.528    28.006    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB18_X2Y9          RAMB18E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.258    32.258 r  
    L16                                               0.000    32.258 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.258    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.679 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.860    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    27.223 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.908 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.534    30.442    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y9          RAMB18E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.402    30.040    
                         clock uncertainty           -0.085    29.955    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[0])
                                                     -0.912    29.043    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         29.043    
                         arrival time                         -28.006    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             19.045ns  (required time - arrival time)
  Source:                 design_1_i/DCT_2D_0/inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/tmp_reg[13]/D
                            (null)[0].del/tmp_reg[13]
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.258ns  (clk_out1_design_1_clk_wiz_0_0 rise@32.258ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        13.211ns  (logic 3.932ns (29.762%)  route 9.279ns (70.238%))
  Logic Levels:           11  (CARRY4=6 LUT4=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.774ns = ( 30.484 - 32.258 ) 
    Source Clock Delay      (SCD):    -2.197ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.670    -2.197    design_1_i/DCT_2D_0/inst/clk
    SLICE_X24Y10         FDRE                                         r  design_1_i/DCT_2D_0/inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y10         FDRE (Prop_fdre_C_Q)         0.478    -1.719 r  design_1_i/DCT_2D_0/inst/cnt_reg[2]/Q
                         net (fo=145, routed)         5.177     3.458    design_1_i/DCT_2D_0/inst/mod_2/fabric_RAM/Q[2]
    SLICE_X40Y1          MUXF7 (Prop_muxf7_S_O)       0.473     3.931 r  design_1_i/DCT_2D_0/inst/mod_2/fabric_RAM/data_reg[3][2]_i_6/O
                         net (fo=1, routed)           0.000     3.931    design_1_i/DCT_2D_0/inst/mod_2/fabric_RAM/data_reg[3][2]_i_6_n_0
    SLICE_X40Y1          MUXF8 (Prop_muxf8_I0_O)      0.104     4.035 r  design_1_i/DCT_2D_0/inst/mod_2/fabric_RAM/data_reg[3][2]_i_2/O
                         net (fo=3, routed)           1.781     5.816    design_1_i/DCT_2D_0/inst/mod_2/fabric_RAM/data_reg[3][2]_i_2_n_0
    SLICE_X28Y6          LUT6 (Prop_lut6_I5_O)        0.316     6.132 r  design_1_i/DCT_2D_0/inst/mod_2/fabric_RAM/S_carry_i_2__12/O
                         net (fo=1, routed)           0.000     6.132    design_1_i/DCT_2D_0/inst/mod_2/a1/S[2]
    SLICE_X28Y6          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     6.484 r  design_1_i/DCT_2D_0/inst/mod_2/a1/S_carry/O[3]
                         net (fo=5, routed)           0.784     7.268    design_1_i/DCT_2D_0/inst/mod_2/r12/(null)[1].del/O[3]
    SLICE_X31Y7          LUT4 (Prop_lut4_I2_O)        0.307     7.575 r  design_1_i/DCT_2D_0/inst/mod_2/r12/(null)[1].del/S_carry_i_5__5/O
                         net (fo=1, routed)           0.000     7.575    design_1_i/DCT_2D_0/inst/mod_2/s2/S[3]
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.976 r  design_1_i/DCT_2D_0/inst/mod_2/s2/S_carry/CO[3]
                         net (fo=1, routed)           0.000     7.976    design_1_i/DCT_2D_0/inst/mod_2/s2/S_carry_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.198 r  design_1_i/DCT_2D_0/inst/mod_2/s2/S_carry__0/O[0]
                         net (fo=2, routed)           1.538     9.736    design_1_i/DCT_2D_0/inst/mod_2/s2/tmp_reg[7][0]
    SLICE_X36Y7          LUT4 (Prop_lut4_I1_O)        0.299    10.035 r  design_1_i/DCT_2D_0/inst/mod_2/s2/S_carry__0_i_4__13/O
                         net (fo=1, routed)           0.000    10.035    design_1_i/DCT_2D_0/inst/mod_2/a4/code_mo3_reg[1][0]
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.567 r  design_1_i/DCT_2D_0/inst/mod_2/a4/S_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.567    design_1_i/DCT_2D_0/inst/mod_2/a4/S_carry__0_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.681 r  design_1_i/DCT_2D_0/inst/mod_2/a4/S_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.681    design_1_i/DCT_2D_0/inst/mod_2/a4/S_carry__1_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.015 r  design_1_i/DCT_2D_0/inst/mod_2/a4/S_carry__2/O[1]
                         net (fo=1, routed)           0.000    11.015    design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/D[13]
    SLICE_X36Y9          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/tmp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.258    32.258 r  
    L16                                               0.000    32.258 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.258    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.679 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.860    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    27.223 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.908 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.576    30.484    design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/clk
    SLICE_X36Y9          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/tmp_reg[13]/C
                         clock pessimism             -0.402    30.082    
                         clock uncertainty           -0.085    29.997    
    SLICE_X36Y9          FDRE (Setup_fdre_C_D)        0.062    30.059    design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/tmp_reg[13]
  -------------------------------------------------------------------
                         required time                         30.059    
                         arrival time                         -11.015    
  -------------------------------------------------------------------
                         slack                                 19.045    

Slack (MET) :             19.156ns  (required time - arrival time)
  Source:                 design_1_i/DCT_2D_0/inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/tmp_reg[12]/D
                            (null)[0].del/tmp_reg[12]
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.258ns  (clk_out1_design_1_clk_wiz_0_0 rise@32.258ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        13.100ns  (logic 3.821ns (29.167%)  route 9.279ns (70.833%))
  Logic Levels:           11  (CARRY4=6 LUT4=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.774ns = ( 30.484 - 32.258 ) 
    Source Clock Delay      (SCD):    -2.197ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.670    -2.197    design_1_i/DCT_2D_0/inst/clk
    SLICE_X24Y10         FDRE                                         r  design_1_i/DCT_2D_0/inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y10         FDRE (Prop_fdre_C_Q)         0.478    -1.719 r  design_1_i/DCT_2D_0/inst/cnt_reg[2]/Q
                         net (fo=145, routed)         5.177     3.458    design_1_i/DCT_2D_0/inst/mod_2/fabric_RAM/Q[2]
    SLICE_X40Y1          MUXF7 (Prop_muxf7_S_O)       0.473     3.931 r  design_1_i/DCT_2D_0/inst/mod_2/fabric_RAM/data_reg[3][2]_i_6/O
                         net (fo=1, routed)           0.000     3.931    design_1_i/DCT_2D_0/inst/mod_2/fabric_RAM/data_reg[3][2]_i_6_n_0
    SLICE_X40Y1          MUXF8 (Prop_muxf8_I0_O)      0.104     4.035 r  design_1_i/DCT_2D_0/inst/mod_2/fabric_RAM/data_reg[3][2]_i_2/O
                         net (fo=3, routed)           1.781     5.816    design_1_i/DCT_2D_0/inst/mod_2/fabric_RAM/data_reg[3][2]_i_2_n_0
    SLICE_X28Y6          LUT6 (Prop_lut6_I5_O)        0.316     6.132 r  design_1_i/DCT_2D_0/inst/mod_2/fabric_RAM/S_carry_i_2__12/O
                         net (fo=1, routed)           0.000     6.132    design_1_i/DCT_2D_0/inst/mod_2/a1/S[2]
    SLICE_X28Y6          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     6.484 r  design_1_i/DCT_2D_0/inst/mod_2/a1/S_carry/O[3]
                         net (fo=5, routed)           0.784     7.268    design_1_i/DCT_2D_0/inst/mod_2/r12/(null)[1].del/O[3]
    SLICE_X31Y7          LUT4 (Prop_lut4_I2_O)        0.307     7.575 r  design_1_i/DCT_2D_0/inst/mod_2/r12/(null)[1].del/S_carry_i_5__5/O
                         net (fo=1, routed)           0.000     7.575    design_1_i/DCT_2D_0/inst/mod_2/s2/S[3]
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.976 r  design_1_i/DCT_2D_0/inst/mod_2/s2/S_carry/CO[3]
                         net (fo=1, routed)           0.000     7.976    design_1_i/DCT_2D_0/inst/mod_2/s2/S_carry_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.198 r  design_1_i/DCT_2D_0/inst/mod_2/s2/S_carry__0/O[0]
                         net (fo=2, routed)           1.538     9.736    design_1_i/DCT_2D_0/inst/mod_2/s2/tmp_reg[7][0]
    SLICE_X36Y7          LUT4 (Prop_lut4_I1_O)        0.299    10.035 r  design_1_i/DCT_2D_0/inst/mod_2/s2/S_carry__0_i_4__13/O
                         net (fo=1, routed)           0.000    10.035    design_1_i/DCT_2D_0/inst/mod_2/a4/code_mo3_reg[1][0]
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.567 r  design_1_i/DCT_2D_0/inst/mod_2/a4/S_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.567    design_1_i/DCT_2D_0/inst/mod_2/a4/S_carry__0_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.681 r  design_1_i/DCT_2D_0/inst/mod_2/a4/S_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.681    design_1_i/DCT_2D_0/inst/mod_2/a4/S_carry__1_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.904 r  design_1_i/DCT_2D_0/inst/mod_2/a4/S_carry__2/O[0]
                         net (fo=1, routed)           0.000    10.904    design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/D[12]
    SLICE_X36Y9          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/tmp_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     32.258    32.258 r  
    L16                                               0.000    32.258 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.258    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.679 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.860    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    27.223 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.908 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        1.576    30.484    design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/clk
    SLICE_X36Y9          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/tmp_reg[12]/C
                         clock pessimism             -0.402    30.082    
                         clock uncertainty           -0.085    29.997    
    SLICE_X36Y9          FDRE (Setup_fdre_C_D)        0.062    30.059    design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/tmp_reg[12]
  -------------------------------------------------------------------
                         required time                         30.059    
                         arrival time                         -10.904    
  -------------------------------------------------------------------
                         slack                                 19.156    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/zig_zag_0/inst/selector_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.635%)  route 0.224ns (61.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.173ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.561    -0.448    design_1_i/zig_zag_0/inst/clk
    SLICE_X35Y14         FDRE                                         r  design_1_i/zig_zag_0/inst/selector_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.307 r  design_1_i/zig_zag_0/inst/selector_in_reg[5]/Q
                         net (fo=3, routed)           0.224    -0.083    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X2Y7          RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.869    -0.173    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y7          RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.220    -0.392    
                         clock uncertainty            0.085    -0.307    
    RAMB18_X2Y7          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.124    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/tmp_reg[13]/C
                            (null)[0].del/tmp_reg[13]
            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[1].del/tmp_reg[13]/D
                            (null)[1].del/tmp_reg[13]
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.182ns
    Source Clock Delay      (SCD):    -0.418ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.591    -0.418    design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/clk
    SLICE_X36Y9          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/tmp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.277 r  design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/tmp_reg[13]/Q
                         net (fo=1, routed)           0.058    -0.219    design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[1].del/D[13]
    SLICE_X36Y9          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[1].del/tmp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.860    -0.182    design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[1].del/clk
    SLICE_X36Y9          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[1].del/tmp_reg[13]/C
                         clock pessimism             -0.236    -0.418    
                         clock uncertainty            0.085    -0.333    
    SLICE_X36Y9          FDRE (Hold_fdre_C_D)         0.071    -0.262    design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[1].del/tmp_reg[13]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/zig_zag_0/inst/selector_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.635%)  route 0.224ns (61.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.175ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.561    -0.448    design_1_i/zig_zag_0/inst/clk
    SLICE_X35Y14         FDRE                                         r  design_1_i/zig_zag_0/inst/selector_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.307 r  design_1_i/zig_zag_0/inst/selector_in_reg[5]/Q
                         net (fo=3, routed)           0.224    -0.083    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X2Y7          RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.867    -0.175    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y7          RAMB18E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.220    -0.394    
                         clock uncertainty            0.085    -0.309    
    RAMB18_X2Y7          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.126    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/tmp_reg[12]/C
                            (null)[0].del/tmp_reg[12]
            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[1].del/tmp_reg[12]/D
                            (null)[1].del/tmp_reg[12]
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.182ns
    Source Clock Delay      (SCD):    -0.418ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.591    -0.418    design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/clk
    SLICE_X36Y9          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/tmp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.277 r  design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[0].del/tmp_reg[12]/Q
                         net (fo=1, routed)           0.065    -0.212    design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[1].del/D[12]
    SLICE_X36Y9          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[1].del/tmp_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.860    -0.182    design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[1].del/clk
    SLICE_X36Y9          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[1].del/tmp_reg[12]/C
                         clock pessimism             -0.236    -0.418    
                         clock uncertainty            0.085    -0.333    
    SLICE_X36Y9          FDRE (Hold_fdre_C_D)         0.075    -0.258    design_1_i/DCT_2D_0/inst/mod_2/r19/(null)[1].del/tmp_reg[12]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/tmp_reg[1]/C
                            (null)[0].del/tmp_reg[1]
            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[1].del/tmp_reg[1]/D
                            (null)[1].del/tmp_reg[1]
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.141ns (73.465%)  route 0.051ns (26.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.210ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.564    -0.445    design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/clk
    SLICE_X18Y8          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.304 r  design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/tmp_reg[1]/Q
                         net (fo=1, routed)           0.051    -0.253    design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[1].del/D[1]
    SLICE_X19Y8          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[1].del/tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.832    -0.210    design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[1].del/clk
    SLICE_X19Y8          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[1].del/tmp_reg[1]/C
                         clock pessimism             -0.222    -0.432    
                         clock uncertainty            0.085    -0.347    
    SLICE_X19Y8          FDRE (Hold_fdre_C_D)         0.047    -0.300    design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[1].del/tmp_reg[1]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/tmp_reg[5]/C
                            (null)[0].del/tmp_reg[5]
            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[1].del/tmp_reg[5]/D
                            (null)[1].del/tmp_reg[5]
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.334%)  route 0.054ns (27.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.210ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.564    -0.445    design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/clk
    SLICE_X18Y9          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/tmp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.304 r  design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/tmp_reg[5]/Q
                         net (fo=1, routed)           0.054    -0.250    design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[1].del/D[5]
    SLICE_X19Y9          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[1].del/tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.832    -0.210    design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[1].del/clk
    SLICE_X19Y9          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[1].del/tmp_reg[5]/C
                         clock pessimism             -0.222    -0.432    
                         clock uncertainty            0.085    -0.347    
    SLICE_X19Y9          FDRE (Hold_fdre_C_D)         0.047    -0.300    design_1_i/DCT_2D_0/inst/mod_1/r11/(null)[1].del/tmp_reg[5]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/controller_0/inst/_addr_quant_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/quant_0/inst/cbcr/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.257%)  route 0.224ns (57.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.173ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.561    -0.448    design_1_i/controller_0/inst/clk
    SLICE_X34Y14         FDSE                                         r  design_1_i/controller_0/inst/_addr_quant_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDSE (Prop_fdse_C_Q)         0.164    -0.284 r  design_1_i/controller_0/inst/_addr_quant_reg[5]/Q
                         net (fo=3, routed)           0.224    -0.060    design_1_i/quant_0/inst/cbcr/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X2Y6          RAMB18E1                                     r  design_1_i/quant_0/inst/cbcr/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.869    -0.173    design_1_i/quant_0/inst/cbcr/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y6          RAMB18E1                                     r  design_1_i/quant_0/inst/cbcr/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.220    -0.392    
                         clock uncertainty            0.085    -0.307    
    RAMB18_X2Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.124    design_1_i/quant_0/inst/cbcr/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/controller_0/inst/_addr_quant_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/quant_0/inst/cbcr/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.257%)  route 0.224ns (57.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.175ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.561    -0.448    design_1_i/controller_0/inst/clk
    SLICE_X34Y14         FDSE                                         r  design_1_i/controller_0/inst/_addr_quant_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDSE (Prop_fdse_C_Q)         0.164    -0.284 r  design_1_i/controller_0/inst/_addr_quant_reg[5]/Q
                         net (fo=3, routed)           0.224    -0.060    design_1_i/quant_0/inst/cbcr/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X2Y6          RAMB18E1                                     r  design_1_i/quant_0/inst/cbcr/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.867    -0.175    design_1_i/quant_0/inst/cbcr/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y6          RAMB18E1                                     r  design_1_i/quant_0/inst/cbcr/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.220    -0.394    
                         clock uncertainty            0.085    -0.309    
    RAMB18_X2Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.126    design_1_i/quant_0/inst/cbcr/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/DCT_2D_0/inst/mod_2/r11/(null)[0].del/tmp_reg[12]/C
                            (null)[0].del/tmp_reg[12]
            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/DCT_2D_0/inst/mod_2/r11/(null)[1].del/tmp_reg[12]/D
                            (null)[1].del/tmp_reg[12]
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.984%)  route 0.102ns (42.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.181ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.592    -0.417    design_1_i/DCT_2D_0/inst/mod_2/r11/(null)[0].del/clk
    SLICE_X41Y10         FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_2/r11/(null)[0].del/tmp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.276 r  design_1_i/DCT_2D_0/inst/mod_2/r11/(null)[0].del/tmp_reg[12]/Q
                         net (fo=1, routed)           0.102    -0.174    design_1_i/DCT_2D_0/inst/mod_2/r11/(null)[1].del/D[12]
    SLICE_X42Y10         FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_2/r11/(null)[1].del/tmp_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.861    -0.181    design_1_i/DCT_2D_0/inst/mod_2/r11/(null)[1].del/clk
    SLICE_X42Y10         FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_2/r11/(null)[1].del/tmp_reg[12]/C
                         clock pessimism             -0.220    -0.401    
                         clock uncertainty            0.085    -0.316    
    SLICE_X42Y10         FDRE (Hold_fdre_C_D)         0.075    -0.241    design_1_i/DCT_2D_0/inst/mod_2/r11/(null)[1].del/tmp_reg[12]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/DCT_2D_0/inst/mod_2/r7/(null)[0].del/tmp_reg[2]/C
                            (null)[0].del/tmp_reg[2]
            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@16.129ns period=32.258ns})
  Destination:            design_1_i/DCT_2D_0/inst/mod_2/r7/(null)[1].del/tmp_reg[2]/D
                            (null)[1].del/tmp_reg[2]
          (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@16.129ns period=32.258ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.209ns
    Source Clock Delay      (SCD):    -0.444ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.565    -0.444    design_1_i/DCT_2D_0/inst/mod_2/r7/(null)[0].del/clk
    SLICE_X32Y6          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_2/r7/(null)[0].del/tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.280 r  design_1_i/DCT_2D_0/inst/mod_2/r7/(null)[0].del/tmp_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.224    design_1_i/DCT_2D_0/inst/mod_2/r7/(null)[1].del/D[2]
    SLICE_X32Y6          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_2/r7/(null)[1].del/tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1541, routed)        0.833    -0.209    design_1_i/DCT_2D_0/inst/mod_2/r7/(null)[1].del/clk
    SLICE_X32Y6          FDRE                                         r  design_1_i/DCT_2D_0/inst/mod_2/r7/(null)[1].del/tmp_reg[2]/C
                         clock pessimism             -0.235    -0.444    
                         clock uncertainty            0.085    -0.359    
    SLICE_X32Y6          FDRE (Hold_fdre_C_D)         0.064    -0.295    design_1_i/DCT_2D_0/inst/mod_2/r7/(null)[1].del/tmp_reg[2]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.071    





