# autosave R5.3	Automatically generated - DO NOT MODIFY - 200209-160012
TE:NDW2127:AS:CAENV895_01:vmeconfigMenu:currName ioctestdefaults
TE:NDW2127:AS:CAENV895_01:vmeconfigMenu:currDesc 
TE:NDW2127:CAENV895_01:CR0:C0:CH0:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C0:CH1:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C0:CH2:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C0:CH3:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C0:CH4:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C0:CH5:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C0:CH6:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C0:CH7:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C0:CH8:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C0:CH9:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C0:CH10:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C0:CH11:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C0:CH12:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C0:CH13:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C0:CH14:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C0:CH15:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C1:CH0:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C1:CH1:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C1:CH2:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C1:CH3:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C1:CH4:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C0:OUT:WIDTH:0_TO_7:SP.VAL 0
TE:NDW2127:CAENV895_01:CR0:C0:OUT:WIDTH:8_TO_15:SP.VAL 0
TE:NDW2127:CAENV895_01:CR0:C0:CH0:THOLD:SP.VAL 75
TE:NDW2127:CAENV895_01:CR0:C0:CH1:THOLD:SP.VAL 50
TE:NDW2127:CAENV895_01:CR0:C0:CH2:THOLD:SP.VAL 50
TE:NDW2127:CAENV895_01:CR0:C0:CH3:THOLD:SP.VAL 75
TE:NDW2127:CAENV895_01:CR0:C0:CH4:THOLD:SP.VAL 50
TE:NDW2127:CAENV895_01:CR0:C0:CH5:THOLD:SP.VAL 50
TE:NDW2127:CAENV895_01:CR0:C0:CH6:THOLD:SP.VAL 75
TE:NDW2127:CAENV895_01:CR0:C0:CH7:THOLD:SP.VAL 50
TE:NDW2127:CAENV895_01:CR0:C0:CH8:THOLD:SP.VAL 50
TE:NDW2127:CAENV895_01:CR0:C0:CH9:THOLD:SP.VAL 75
TE:NDW2127:CAENV895_01:CR0:C0:CH10:THOLD:SP.VAL 50
TE:NDW2127:CAENV895_01:CR0:C0:CH11:THOLD:SP.VAL 50
TE:NDW2127:CAENV895_01:CR0:C0:CH12:THOLD:SP.VAL 75
TE:NDW2127:CAENV895_01:CR0:C0:CH13:THOLD:SP.VAL 50
TE:NDW2127:CAENV895_01:CR0:C0:CH14:THOLD:SP.VAL 50
TE:NDW2127:CAENV895_01:CR0:C0:CH15:THOLD:SP.VAL 75
TE:NDW2127:CAENV895_01:CR0:C1:OUT:WIDTH:0_TO_7:SP.VAL 0
TE:NDW2127:CAENV895_01:CR0:C1:OUT:WIDTH:8_TO_15:SP.VAL 0
TE:NDW2127:CAENV895_01:CR0:C1:CH0:THOLD:SP.VAL 50
TE:NDW2127:CAENV895_01:CR0:C1:CH1:THOLD:SP.VAL 50
TE:NDW2127:CAENV895_01:CR0:C1:CH2:THOLD:SP.VAL 75
TE:NDW2127:CAENV895_01:CR0:C1:CH3:THOLD:SP.VAL 50
TE:NDW2127:CAENV895_01:CR0:C1:CH4:THOLD:SP.VAL 50
TE:NDW2127:CAENV895_01:CR0:C1:CH5:THOLD:SP.VAL 75
TE:NDW2127:CAENV895_01:CR0:C1:CH6:THOLD:SP.VAL 50
TE:NDW2127:CAENV895_01:CR0:C1:CH7:THOLD:SP.VAL 50
TE:NDW2127:CAENV895_01:CR0:C1:CH8:THOLD:SP.VAL 75
TE:NDW2127:CAENV895_01:CR0:C1:CH9:THOLD:SP.VAL 50
TE:NDW2127:CAENV895_01:CR0:C1:CH10:THOLD:SP.VAL 50
TE:NDW2127:CAENV895_01:CR0:C1:CH11:THOLD:SP.VAL 75
TE:NDW2127:CAENV895_01:CR0:C1:CH12:THOLD:SP.VAL 50
TE:NDW2127:CAENV895_01:CR0:C1:CH13:THOLD:SP.VAL 50
TE:NDW2127:CAENV895_01:CR0:C1:CH14:THOLD:SP.VAL 75
TE:NDW2127:CAENV895_01:CR0:C1:CH15:THOLD:SP.VAL 50
TE:NDW2127:CAENV895_01:CR0:C2:OUT:WIDTH:0_TO_7:SP.VAL 0
TE:NDW2127:CAENV895_01:CR0:C2:OUT:WIDTH:8_TO_15:SP.VAL 0
TE:NDW2127:CAENV895_01:CR0:C2:CH0:THOLD:SP.VAL 50
TE:NDW2127:CAENV895_01:CR0:C2:CH1:THOLD:SP.VAL 75
TE:NDW2127:CAENV895_01:CR0:C2:CH2:THOLD:SP.VAL 50
TE:NDW2127:CAENV895_01:CR0:C2:CH3:THOLD:SP.VAL 50
TE:NDW2127:CAENV895_01:CR0:C2:CH4:THOLD:SP.VAL 75
TE:NDW2127:CAENV895_01:CR0:C2:CH5:THOLD:SP.VAL 50
TE:NDW2127:CAENV895_01:CR0:C2:CH6:THOLD:SP.VAL 50
TE:NDW2127:CAENV895_01:CR0:C2:CH7:THOLD:SP.VAL 75
TE:NDW2127:CAENV895_01:CR0:C2:CH8:THOLD:SP.VAL 50
TE:NDW2127:CAENV895_01:CR0:C2:CH9:THOLD:SP.VAL 50
TE:NDW2127:CAENV895_01:CR0:C2:CH10:THOLD:SP.VAL 75
TE:NDW2127:CAENV895_01:CR0:C2:CH11:THOLD:SP.VAL 50
TE:NDW2127:CAENV895_01:CR0:C2:CH12:THOLD:SP.VAL 50
TE:NDW2127:CAENV895_01:CR0:C2:CH13:THOLD:SP.VAL 50
TE:NDW2127:CAENV895_01:CR0:C2:CH14:THOLD:SP.VAL 50
TE:NDW2127:CAENV895_01:CR0:C2:CH15:THOLD:SP.VAL 50
TE:NDW2127:CAENV895_01:CR0:C3:OUT:WIDTH:0_TO_7:SP.VAL 0
TE:NDW2127:CAENV895_01:CR0:C3:OUT:WIDTH:8_TO_15:SP.VAL 0
TE:NDW2127:CAENV895_01:CR0:C3:CH0:THOLD:SP.VAL 75
TE:NDW2127:CAENV895_01:CR0:C3:CH1:THOLD:SP.VAL 50
TE:NDW2127:CAENV895_01:CR0:C3:CH2:THOLD:SP.VAL 50
TE:NDW2127:CAENV895_01:CR0:C3:CH3:THOLD:SP.VAL 75
TE:NDW2127:CAENV895_01:CR0:C3:CH4:THOLD:SP.VAL 50
TE:NDW2127:CAENV895_01:CR0:C3:CH5:THOLD:SP.VAL 50
TE:NDW2127:CAENV895_01:CR0:C3:CH6:THOLD:SP.VAL 75
TE:NDW2127:CAENV895_01:CR0:C3:CH7:THOLD:SP.VAL 50
TE:NDW2127:CAENV895_01:CR0:C3:CH8:THOLD:SP.VAL 50
TE:NDW2127:CAENV895_01:CR0:C3:CH9:THOLD:SP.VAL 75
TE:NDW2127:CAENV895_01:CR0:C3:CH10:THOLD:SP.VAL 50
TE:NDW2127:CAENV895_01:CR0:C3:CH11:THOLD:SP.VAL 50
TE:NDW2127:CAENV895_01:CR0:C3:CH12:THOLD:SP.VAL 75
TE:NDW2127:CAENV895_01:CR0:C3:CH13:THOLD:SP.VAL 50
TE:NDW2127:CAENV895_01:CR0:C3:CH14:THOLD:SP.VAL 50
TE:NDW2127:CAENV895_01:CR0:C3:CH15:THOLD:SP.VAL 75
TE:NDW2127:CAENV895_01:CR0:C4:OUT:WIDTH:0_TO_7:SP.VAL 0
TE:NDW2127:CAENV895_01:CR0:C4:OUT:WIDTH:8_TO_15:SP.VAL 0
TE:NDW2127:CAENV895_01:CR0:C4:CH0:THOLD:SP.VAL 50
TE:NDW2127:CAENV895_01:CR0:C4:CH1:THOLD:SP.VAL 50
TE:NDW2127:CAENV895_01:CR0:C4:CH2:THOLD:SP.VAL 75
TE:NDW2127:CAENV895_01:CR0:C4:CH3:THOLD:SP.VAL 50
TE:NDW2127:CAENV895_01:CR0:C4:CH4:THOLD:SP.VAL 50
TE:NDW2127:CAENV895_01:CR0:C4:CH5:THOLD:SP.VAL 75
TE:NDW2127:CAENV895_01:CR0:C4:CH6:THOLD:SP.VAL 50
TE:NDW2127:CAENV895_01:CR0:C4:CH7:THOLD:SP.VAL 50
TE:NDW2127:CAENV895_01:CR0:C4:CH8:THOLD:SP.VAL 75
TE:NDW2127:CAENV895_01:CR0:C4:CH9:THOLD:SP.VAL 50
TE:NDW2127:CAENV895_01:CR0:C4:CH10:THOLD:SP.VAL 50
TE:NDW2127:CAENV895_01:CR0:C4:CH11:THOLD:SP.VAL 75
TE:NDW2127:CAENV895_01:CR0:C4:CH12:THOLD:SP.VAL 50
TE:NDW2127:CAENV895_01:CR0:C4:CH13:THOLD:SP.VAL 50
TE:NDW2127:CAENV895_01:CR0:C4:CH14:THOLD:SP.VAL 75
TE:NDW2127:CAENV895_01:CR0:C4:CH15:THOLD:SP.VAL 50
TE:NDW2127:CAENV895_01:CR0:C5:OUT:WIDTH:0_TO_7:SP.VAL 0
TE:NDW2127:CAENV895_01:CR0:C5:OUT:WIDTH:8_TO_15:SP.VAL 0
TE:NDW2127:CAENV895_01:CR0:C5:CH0:THOLD:SP.VAL 50
TE:NDW2127:CAENV895_01:CR0:C5:CH1:THOLD:SP.VAL 75
TE:NDW2127:CAENV895_01:CR0:C5:CH2:THOLD:SP.VAL 50
TE:NDW2127:CAENV895_01:CR0:C5:CH3:THOLD:SP.VAL 50
TE:NDW2127:CAENV895_01:CR0:C5:CH4:THOLD:SP.VAL 75
TE:NDW2127:CAENV895_01:CR0:C5:CH5:THOLD:SP.VAL 50
TE:NDW2127:CAENV895_01:CR0:C5:CH6:THOLD:SP.VAL 50
TE:NDW2127:CAENV895_01:CR0:C5:CH7:THOLD:SP.VAL 75
TE:NDW2127:CAENV895_01:CR0:C5:CH8:THOLD:SP.VAL 50
TE:NDW2127:CAENV895_01:CR0:C5:CH9:THOLD:SP.VAL 50
TE:NDW2127:CAENV895_01:CR0:C5:CH10:THOLD:SP.VAL 75
TE:NDW2127:CAENV895_01:CR0:C5:CH11:THOLD:SP.VAL 50
TE:NDW2127:CAENV895_01:CR0:C5:CH12:THOLD:SP.VAL 50
TE:NDW2127:CAENV895_01:CR0:C5:CH13:THOLD:SP.VAL 75
TE:NDW2127:CAENV895_01:CR0:C5:CH14:THOLD:SP.VAL 50
TE:NDW2127:CAENV895_01:CR0:C5:CH15:THOLD:SP.VAL 50
TE:NDW2127:CAENV895_01:CR0:C6:OUT:WIDTH:0_TO_7:SP.VAL 0
TE:NDW2127:CAENV895_01:CR0:C6:OUT:WIDTH:8_TO_15:SP.VAL 0
TE:NDW2127:CAENV895_01:CR0:C6:CH0:THOLD:SP.VAL 60
TE:NDW2127:CAENV895_01:CR0:C6:CH1:THOLD:SP.VAL 30
TE:NDW2127:CAENV895_01:CR0:C6:CH2:THOLD:SP.VAL 180
TE:NDW2127:CAENV895_01:CR0:C6:CH3:THOLD:SP.VAL 10
TE:NDW2127:CAENV895_01:CR0:C6:CH4:THOLD:SP.VAL 10
TE:NDW2127:CAENV895_01:CR0:C6:CH5:THOLD:SP.VAL 10
TE:NDW2127:CAENV895_01:CR0:C6:CH6:THOLD:SP.VAL 10
TE:NDW2127:CAENV895_01:CR0:C6:CH7:THOLD:SP.VAL 10
TE:NDW2127:CAENV895_01:CR0:C6:CH8:THOLD:SP.VAL 10
TE:NDW2127:CAENV895_01:CR0:C6:CH9:THOLD:SP.VAL 10
TE:NDW2127:CAENV895_01:CR0:C6:CH10:THOLD:SP.VAL 10
TE:NDW2127:CAENV895_01:CR0:C6:CH11:THOLD:SP.VAL 10
TE:NDW2127:CAENV895_01:CR0:C6:CH12:THOLD:SP.VAL 10
TE:NDW2127:CAENV895_01:CR0:C6:CH13:THOLD:SP.VAL 10
TE:NDW2127:CAENV895_01:CR0:C6:CH14:THOLD:SP.VAL 10
TE:NDW2127:CAENV895_01:CR0:C6:CH15:THOLD:SP.VAL 10
TE:NDW2127:CAENV895_01:CR0:C1:CH5:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C1:CH6:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C1:CH7:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C1:CH8:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C1:CH9:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C1:CH10:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C1:CH11:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C1:CH12:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C1:CH13:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C1:CH14:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C1:CH15:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C2:CH0:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C2:CH1:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C2:CH2:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C2:CH3:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C2:CH4:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C2:CH5:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C2:CH6:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C2:CH7:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C2:CH8:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C2:CH9:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C2:CH10:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C2:CH11:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C2:CH12:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C2:CH13:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C2:CH14:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C2:CH15:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C3:CH0:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C3:CH1:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C3:CH2:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C3:CH3:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C3:CH4:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C3:CH5:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C3:CH6:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C3:CH7:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C3:CH8:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C3:CH9:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C3:CH10:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C3:CH11:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C3:CH12:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C3:CH13:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C3:CH14:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C3:CH15:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C4:CH0:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C4:CH1:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C4:CH2:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C4:CH3:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C4:CH4:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C4:CH5:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C4:CH6:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C4:CH7:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C4:CH8:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C4:CH9:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C4:CH10:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C4:CH11:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C4:CH12:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C4:CH13:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C4:CH14:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C4:CH15:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C5:CH0:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C5:CH1:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C5:CH2:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C5:CH3:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C5:CH4:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C5:CH5:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C5:CH6:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C5:CH7:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C5:CH8:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C5:CH9:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C5:CH10:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C5:CH11:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C5:CH12:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C5:CH13:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C5:CH14:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C5:CH15:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C6:CH0:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C6:CH1:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C6:CH2:ENABLE:SP.VAL 1
TE:NDW2127:CAENV895_01:CR0:C6:CH3:ENABLE:SP.VAL 0
TE:NDW2127:CAENV895_01:CR0:C6:CH4:ENABLE:SP.VAL 0
TE:NDW2127:CAENV895_01:CR0:C6:CH5:ENABLE:SP.VAL 0
TE:NDW2127:CAENV895_01:CR0:C6:CH6:ENABLE:SP.VAL 0
TE:NDW2127:CAENV895_01:CR0:C6:CH7:ENABLE:SP.VAL 0
TE:NDW2127:CAENV895_01:CR0:C6:CH8:ENABLE:SP.VAL 0
TE:NDW2127:CAENV895_01:CR0:C6:CH9:ENABLE:SP.VAL 0
TE:NDW2127:CAENV895_01:CR0:C6:CH10:ENABLE:SP.VAL 0
TE:NDW2127:CAENV895_01:CR0:C6:CH11:ENABLE:SP.VAL 0
TE:NDW2127:CAENV895_01:CR0:C6:CH12:ENABLE:SP.VAL 0
TE:NDW2127:CAENV895_01:CR0:C6:CH13:ENABLE:SP.VAL 0
TE:NDW2127:CAENV895_01:CR0:C6:CH14:ENABLE:SP.VAL 0
TE:NDW2127:CAENV895_01:CR0:C6:CH15:ENABLE:SP.VAL 0
<END>
