-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
-- Date        : Wed Oct 13 13:50:28 2021
-- Host        : jsilva-kde running 64-bit KDE neon User Edition 5.22
-- Command     : write_vhdl -force -mode funcsim
--               /media/joao/SSD/Development/icyradio/firmware/icyradio.gen/sources_1/bd/icyradio/ip/icyradio_picorv32_0_0/icyradio_picorv32_0_0_sim_netlist.vhdl
-- Design      : icyradio_picorv32_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tfgg484-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity icyradio_picorv32_0_0_picorv32 is
  port (
    is_lui_auipc_jal_jalr_addi_add_sub0 : out STD_LOGIC;
    instr_lui0 : out STD_LOGIC;
    instr_retirq : out STD_LOGIC;
    instr_lui_reg_0 : out STD_LOGIC;
    instr_sub : out STD_LOGIC;
    instr_add : out STD_LOGIC;
    instr_addi : out STD_LOGIC;
    instr_jalr : out STD_LOGIC;
    compressed_instr : out STD_LOGIC;
    is_lbu_lhu_lw : out STD_LOGIC;
    clear_prefetched_high_word : out STD_LOGIC;
    trap_reg_0 : out STD_LOGIC;
    irq_active_reg_0 : out STD_LOGIC;
    instr_lh : out STD_LOGIC;
    instr_lb : out STD_LOGIC;
    is_beq_bne_blt_bge_bltu_bgeu : out STD_LOGIC;
    latched_branch_reg_0 : out STD_LOGIC;
    latched_store_reg_0 : out STD_LOGIC;
    latched_compr_reg_0 : out STD_LOGIC;
    mem_do_wdata : out STD_LOGIC;
    mem_do_rdata : out STD_LOGIC;
    latched_stalu_reg_0 : out STD_LOGIC;
    latched_is_lb_reg_0 : out STD_LOGIC;
    latched_is_lh_reg_0 : out STD_LOGIC;
    latched_is_lu_reg_0 : out STD_LOGIC;
    mem_do_prefetch_reg_0 : out STD_LOGIC;
    mem_valid : out STD_LOGIC;
    prefetched_high_word_reg_0 : out STD_LOGIC;
    mem_axi_arprot : out STD_LOGIC_VECTOR ( 0 to 0 );
    mem_la_firstword1 : out STD_LOGIC;
    \mem_axi_rdata[15]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    mem_axi_rdata_0_sp_1 : out STD_LOGIC;
    mem_axi_rready : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cpu_state_reg[6]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    mem_axi_awvalid : out STD_LOGIC;
    mem_axi_wvalid : out STD_LOGIC;
    mem_axi_bready : out STD_LOGIC;
    mem_axi_arvalid : out STD_LOGIC;
    mem_valid_reg_0 : out STD_LOGIC;
    \irq_state_reg[0]_0\ : out STD_LOGIC;
    irq_delay_reg_0 : out STD_LOGIC;
    mem_axi_awaddr : out STD_LOGIC_VECTOR ( 29 downto 0 );
    mem_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    eoi : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \mem_state_reg[0]_0\ : out STD_LOGIC;
    resetn_0 : out STD_LOGIC;
    \mem_state_reg[0]_1\ : out STD_LOGIC;
    mem_axi_rdata_1_sp_1 : out STD_LOGIC;
    trap_reg_1 : out STD_LOGIC;
    mem_do_rdata_reg_0 : out STD_LOGIC;
    mem_done : out STD_LOGIC;
    is_beq_bne_blt_bge_bltu_bgeu_reg_0 : out STD_LOGIC;
    decoder_trigger1 : out STD_LOGIC;
    mem_axi_rdata_4_sp_1 : out STD_LOGIC;
    mem_do_wdata_reg_0 : out STD_LOGIC;
    instr_waitirq_reg_0 : out STD_LOGIC;
    instr_jalr_reg_0 : out STD_LOGIC;
    \mem_state_reg[0]_2\ : out STD_LOGIC;
    \cpu_state_reg[3]_0\ : out STD_LOGIC;
    latched_branch : out STD_LOGIC;
    latched_store : out STD_LOGIC;
    \mem_state_reg[0]_3\ : out STD_LOGIC;
    alu_out_0 : out STD_LOGIC;
    \cpu_state_reg[3]_1\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    is_beq_bne_blt_bge_bltu_bgeu_reg_1 : in STD_LOGIC;
    latched_branch_reg_1 : in STD_LOGIC;
    irq_active_reg_1 : in STD_LOGIC;
    latched_store_reg_1 : in STD_LOGIC;
    latched_compr_reg_1 : in STD_LOGIC;
    mem_do_wdata_reg_1 : in STD_LOGIC;
    mem_do_rdata_reg_1 : in STD_LOGIC;
    latched_stalu_reg_1 : in STD_LOGIC;
    latched_is_lb_reg_1 : in STD_LOGIC;
    latched_is_lh_reg_1 : in STD_LOGIC;
    latched_is_lu_reg_1 : in STD_LOGIC;
    is_lui_auipc_jal_jalr_addi_add_sub_reg_0 : in STD_LOGIC;
    prefetched_high_word_reg_1 : in STD_LOGIC;
    mem_instr_reg_0 : in STD_LOGIC;
    irq : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ack_awvalid : in STD_LOGIC;
    mem_axi_wvalid_0 : in STD_LOGIC;
    mem_axi_arvalid_0 : in STD_LOGIC;
    resetn : in STD_LOGIC;
    mem_axi_rvalid : in STD_LOGIC;
    mem_axi_bvalid : in STD_LOGIC;
    xfer_done : in STD_LOGIC;
    mem_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    mem_valid_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of icyradio_picorv32_0_0_picorv32 : entity is "picorv32";
end icyradio_picorv32_0_0_picorv32;

architecture STRUCTURE of icyradio_picorv32_0_0_picorv32 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal alu_eq : STD_LOGIC;
  signal alu_lts : STD_LOGIC;
  signal alu_ltu : STD_LOGIC;
  signal \^alu_out_0\ : STD_LOGIC;
  signal alu_out_q : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \alu_out_q[0]_i_10_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_11_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_15_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_16_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_17_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_19_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_1_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_20_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_21_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_22_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_23_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_24_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_25_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_26_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_28_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_29_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_30_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_31_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_32_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_33_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_34_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_35_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_37_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_38_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_39_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_40_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_42_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_43_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_44_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_45_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_46_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_47_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_48_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_49_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_51_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_52_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_53_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_54_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_55_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_56_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_57_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_58_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_59_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_5_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_60_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_61_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_62_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_64_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_65_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_66_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_67_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_68_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_69_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_70_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_71_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_73_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_74_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_75_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_76_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_77_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_78_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_79_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_7_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_80_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_81_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_82_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_83_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_84_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_85_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_86_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_87_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_88_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_89_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_8_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_90_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_91_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_92_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_93_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_94_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_95_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_96_n_0\ : STD_LOGIC;
  signal \alu_out_q[0]_i_9_n_0\ : STD_LOGIC;
  signal \alu_out_q[10]_i_1_n_0\ : STD_LOGIC;
  signal \alu_out_q[10]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[11]_i_1_n_0\ : STD_LOGIC;
  signal \alu_out_q[11]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[11]_i_4_n_0\ : STD_LOGIC;
  signal \alu_out_q[11]_i_5_n_0\ : STD_LOGIC;
  signal \alu_out_q[11]_i_6_n_0\ : STD_LOGIC;
  signal \alu_out_q[11]_i_7_n_0\ : STD_LOGIC;
  signal \alu_out_q[12]_i_1_n_0\ : STD_LOGIC;
  signal \alu_out_q[12]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[13]_i_1_n_0\ : STD_LOGIC;
  signal \alu_out_q[13]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[14]_i_1_n_0\ : STD_LOGIC;
  signal \alu_out_q[14]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[15]_i_1_n_0\ : STD_LOGIC;
  signal \alu_out_q[15]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[15]_i_4_n_0\ : STD_LOGIC;
  signal \alu_out_q[15]_i_5_n_0\ : STD_LOGIC;
  signal \alu_out_q[15]_i_6_n_0\ : STD_LOGIC;
  signal \alu_out_q[15]_i_7_n_0\ : STD_LOGIC;
  signal \alu_out_q[16]_i_1_n_0\ : STD_LOGIC;
  signal \alu_out_q[16]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[17]_i_1_n_0\ : STD_LOGIC;
  signal \alu_out_q[17]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[18]_i_1_n_0\ : STD_LOGIC;
  signal \alu_out_q[18]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[19]_i_1_n_0\ : STD_LOGIC;
  signal \alu_out_q[19]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[19]_i_4_n_0\ : STD_LOGIC;
  signal \alu_out_q[19]_i_5_n_0\ : STD_LOGIC;
  signal \alu_out_q[19]_i_6_n_0\ : STD_LOGIC;
  signal \alu_out_q[19]_i_7_n_0\ : STD_LOGIC;
  signal \alu_out_q[1]_i_1_n_0\ : STD_LOGIC;
  signal \alu_out_q[1]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[20]_i_1_n_0\ : STD_LOGIC;
  signal \alu_out_q[20]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[21]_i_1_n_0\ : STD_LOGIC;
  signal \alu_out_q[21]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[22]_i_1_n_0\ : STD_LOGIC;
  signal \alu_out_q[22]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[23]_i_1_n_0\ : STD_LOGIC;
  signal \alu_out_q[23]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[23]_i_4_n_0\ : STD_LOGIC;
  signal \alu_out_q[23]_i_5_n_0\ : STD_LOGIC;
  signal \alu_out_q[23]_i_6_n_0\ : STD_LOGIC;
  signal \alu_out_q[23]_i_7_n_0\ : STD_LOGIC;
  signal \alu_out_q[24]_i_1_n_0\ : STD_LOGIC;
  signal \alu_out_q[24]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[25]_i_1_n_0\ : STD_LOGIC;
  signal \alu_out_q[25]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[26]_i_1_n_0\ : STD_LOGIC;
  signal \alu_out_q[26]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[27]_i_1_n_0\ : STD_LOGIC;
  signal \alu_out_q[27]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[27]_i_4_n_0\ : STD_LOGIC;
  signal \alu_out_q[27]_i_5_n_0\ : STD_LOGIC;
  signal \alu_out_q[27]_i_6_n_0\ : STD_LOGIC;
  signal \alu_out_q[27]_i_7_n_0\ : STD_LOGIC;
  signal \alu_out_q[28]_i_1_n_0\ : STD_LOGIC;
  signal \alu_out_q[28]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[29]_i_1_n_0\ : STD_LOGIC;
  signal \alu_out_q[29]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[2]_i_1_n_0\ : STD_LOGIC;
  signal \alu_out_q[2]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[30]_i_1_n_0\ : STD_LOGIC;
  signal \alu_out_q[30]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[31]_i_10_n_0\ : STD_LOGIC;
  signal \alu_out_q[31]_i_1_n_0\ : STD_LOGIC;
  signal \alu_out_q[31]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[31]_i_3_n_0\ : STD_LOGIC;
  signal \alu_out_q[31]_i_4_n_0\ : STD_LOGIC;
  signal \alu_out_q[31]_i_5_n_0\ : STD_LOGIC;
  signal \alu_out_q[31]_i_7_n_0\ : STD_LOGIC;
  signal \alu_out_q[31]_i_8_n_0\ : STD_LOGIC;
  signal \alu_out_q[31]_i_9_n_0\ : STD_LOGIC;
  signal \alu_out_q[3]_i_1_n_0\ : STD_LOGIC;
  signal \alu_out_q[3]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[4]_i_1_n_0\ : STD_LOGIC;
  signal \alu_out_q[4]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[5]_i_1_n_0\ : STD_LOGIC;
  signal \alu_out_q[5]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[6]_i_1_n_0\ : STD_LOGIC;
  signal \alu_out_q[6]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[7]_i_1_n_0\ : STD_LOGIC;
  signal \alu_out_q[7]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[7]_i_4_n_0\ : STD_LOGIC;
  signal \alu_out_q[7]_i_5_n_0\ : STD_LOGIC;
  signal \alu_out_q[7]_i_6_n_0\ : STD_LOGIC;
  signal \alu_out_q[7]_i_7_n_0\ : STD_LOGIC;
  signal \alu_out_q[8]_i_1_n_0\ : STD_LOGIC;
  signal \alu_out_q[8]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q[9]_i_1_n_0\ : STD_LOGIC;
  signal \alu_out_q[9]_i_2_n_0\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_12_n_1\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_12_n_2\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_12_n_3\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_13_n_1\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_13_n_2\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_13_n_3\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_14_n_0\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_14_n_1\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_14_n_2\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_14_n_3\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_18_n_0\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_18_n_1\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_18_n_2\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_18_n_3\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_27_n_0\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_27_n_1\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_27_n_2\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_27_n_3\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_36_n_0\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_36_n_1\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_36_n_2\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_36_n_3\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_41_n_0\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_41_n_1\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_41_n_2\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_41_n_3\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_4_n_1\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_4_n_2\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_4_n_3\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_4_n_4\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_4_n_5\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_4_n_6\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_4_n_7\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_50_n_0\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_50_n_1\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_50_n_2\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_50_n_3\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_63_n_0\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_63_n_1\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_63_n_2\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_63_n_3\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_6_n_2\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_6_n_3\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_72_n_0\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_72_n_1\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_72_n_2\ : STD_LOGIC;
  signal \alu_out_q_reg[0]_i_72_n_3\ : STD_LOGIC;
  signal \alu_out_q_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \alu_out_q_reg[11]_i_3_n_1\ : STD_LOGIC;
  signal \alu_out_q_reg[11]_i_3_n_2\ : STD_LOGIC;
  signal \alu_out_q_reg[11]_i_3_n_3\ : STD_LOGIC;
  signal \alu_out_q_reg[11]_i_3_n_4\ : STD_LOGIC;
  signal \alu_out_q_reg[11]_i_3_n_5\ : STD_LOGIC;
  signal \alu_out_q_reg[11]_i_3_n_6\ : STD_LOGIC;
  signal \alu_out_q_reg[11]_i_3_n_7\ : STD_LOGIC;
  signal \alu_out_q_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \alu_out_q_reg[15]_i_3_n_1\ : STD_LOGIC;
  signal \alu_out_q_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \alu_out_q_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \alu_out_q_reg[15]_i_3_n_4\ : STD_LOGIC;
  signal \alu_out_q_reg[15]_i_3_n_5\ : STD_LOGIC;
  signal \alu_out_q_reg[15]_i_3_n_6\ : STD_LOGIC;
  signal \alu_out_q_reg[15]_i_3_n_7\ : STD_LOGIC;
  signal \alu_out_q_reg[19]_i_3_n_0\ : STD_LOGIC;
  signal \alu_out_q_reg[19]_i_3_n_1\ : STD_LOGIC;
  signal \alu_out_q_reg[19]_i_3_n_2\ : STD_LOGIC;
  signal \alu_out_q_reg[19]_i_3_n_3\ : STD_LOGIC;
  signal \alu_out_q_reg[19]_i_3_n_4\ : STD_LOGIC;
  signal \alu_out_q_reg[19]_i_3_n_5\ : STD_LOGIC;
  signal \alu_out_q_reg[19]_i_3_n_6\ : STD_LOGIC;
  signal \alu_out_q_reg[19]_i_3_n_7\ : STD_LOGIC;
  signal \alu_out_q_reg[23]_i_3_n_0\ : STD_LOGIC;
  signal \alu_out_q_reg[23]_i_3_n_1\ : STD_LOGIC;
  signal \alu_out_q_reg[23]_i_3_n_2\ : STD_LOGIC;
  signal \alu_out_q_reg[23]_i_3_n_3\ : STD_LOGIC;
  signal \alu_out_q_reg[23]_i_3_n_4\ : STD_LOGIC;
  signal \alu_out_q_reg[23]_i_3_n_5\ : STD_LOGIC;
  signal \alu_out_q_reg[23]_i_3_n_6\ : STD_LOGIC;
  signal \alu_out_q_reg[23]_i_3_n_7\ : STD_LOGIC;
  signal \alu_out_q_reg[27]_i_3_n_0\ : STD_LOGIC;
  signal \alu_out_q_reg[27]_i_3_n_1\ : STD_LOGIC;
  signal \alu_out_q_reg[27]_i_3_n_2\ : STD_LOGIC;
  signal \alu_out_q_reg[27]_i_3_n_3\ : STD_LOGIC;
  signal \alu_out_q_reg[27]_i_3_n_4\ : STD_LOGIC;
  signal \alu_out_q_reg[27]_i_3_n_5\ : STD_LOGIC;
  signal \alu_out_q_reg[27]_i_3_n_6\ : STD_LOGIC;
  signal \alu_out_q_reg[27]_i_3_n_7\ : STD_LOGIC;
  signal \alu_out_q_reg[31]_i_6_n_1\ : STD_LOGIC;
  signal \alu_out_q_reg[31]_i_6_n_2\ : STD_LOGIC;
  signal \alu_out_q_reg[31]_i_6_n_3\ : STD_LOGIC;
  signal \alu_out_q_reg[31]_i_6_n_4\ : STD_LOGIC;
  signal \alu_out_q_reg[31]_i_6_n_5\ : STD_LOGIC;
  signal \alu_out_q_reg[31]_i_6_n_6\ : STD_LOGIC;
  signal \alu_out_q_reg[31]_i_6_n_7\ : STD_LOGIC;
  signal \alu_out_q_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \alu_out_q_reg[7]_i_3_n_1\ : STD_LOGIC;
  signal \alu_out_q_reg[7]_i_3_n_2\ : STD_LOGIC;
  signal \alu_out_q_reg[7]_i_3_n_3\ : STD_LOGIC;
  signal \alu_out_q_reg[7]_i_3_n_4\ : STD_LOGIC;
  signal \alu_out_q_reg[7]_i_3_n_5\ : STD_LOGIC;
  signal \alu_out_q_reg[7]_i_3_n_6\ : STD_LOGIC;
  signal \alu_out_q_reg[7]_i_3_n_7\ : STD_LOGIC;
  signal \^clear_prefetched_high_word\ : STD_LOGIC;
  signal clear_prefetched_high_word_q : STD_LOGIC;
  signal \^compressed_instr\ : STD_LOGIC;
  signal compressed_instr_i_1_n_0 : STD_LOGIC;
  signal compressed_instr_i_2_n_0 : STD_LOGIC;
  signal compressed_instr_i_3_n_0 : STD_LOGIC;
  signal \count_cycle[0]_i_2_n_0\ : STD_LOGIC;
  signal count_cycle_reg : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \count_cycle_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_cycle_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \count_cycle_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \count_cycle_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \count_cycle_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \count_cycle_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \count_cycle_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \count_cycle_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \count_cycle_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \count_cycle_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \count_cycle_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \count_cycle_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \count_cycle_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \count_cycle_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \count_cycle_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \count_cycle_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \count_cycle_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \count_cycle_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \count_cycle_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \count_cycle_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \count_cycle_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \count_cycle_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \count_cycle_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \count_cycle_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \count_cycle_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \count_cycle_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \count_cycle_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \count_cycle_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \count_cycle_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \count_cycle_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \count_cycle_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \count_cycle_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \count_cycle_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \count_cycle_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \count_cycle_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \count_cycle_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \count_cycle_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \count_cycle_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \count_cycle_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \count_cycle_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \count_cycle_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \count_cycle_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \count_cycle_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \count_cycle_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \count_cycle_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \count_cycle_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \count_cycle_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \count_cycle_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \count_cycle_reg[32]_i_1_n_0\ : STD_LOGIC;
  signal \count_cycle_reg[32]_i_1_n_1\ : STD_LOGIC;
  signal \count_cycle_reg[32]_i_1_n_2\ : STD_LOGIC;
  signal \count_cycle_reg[32]_i_1_n_3\ : STD_LOGIC;
  signal \count_cycle_reg[32]_i_1_n_4\ : STD_LOGIC;
  signal \count_cycle_reg[32]_i_1_n_5\ : STD_LOGIC;
  signal \count_cycle_reg[32]_i_1_n_6\ : STD_LOGIC;
  signal \count_cycle_reg[32]_i_1_n_7\ : STD_LOGIC;
  signal \count_cycle_reg[36]_i_1_n_0\ : STD_LOGIC;
  signal \count_cycle_reg[36]_i_1_n_1\ : STD_LOGIC;
  signal \count_cycle_reg[36]_i_1_n_2\ : STD_LOGIC;
  signal \count_cycle_reg[36]_i_1_n_3\ : STD_LOGIC;
  signal \count_cycle_reg[36]_i_1_n_4\ : STD_LOGIC;
  signal \count_cycle_reg[36]_i_1_n_5\ : STD_LOGIC;
  signal \count_cycle_reg[36]_i_1_n_6\ : STD_LOGIC;
  signal \count_cycle_reg[36]_i_1_n_7\ : STD_LOGIC;
  signal \count_cycle_reg[40]_i_1_n_0\ : STD_LOGIC;
  signal \count_cycle_reg[40]_i_1_n_1\ : STD_LOGIC;
  signal \count_cycle_reg[40]_i_1_n_2\ : STD_LOGIC;
  signal \count_cycle_reg[40]_i_1_n_3\ : STD_LOGIC;
  signal \count_cycle_reg[40]_i_1_n_4\ : STD_LOGIC;
  signal \count_cycle_reg[40]_i_1_n_5\ : STD_LOGIC;
  signal \count_cycle_reg[40]_i_1_n_6\ : STD_LOGIC;
  signal \count_cycle_reg[40]_i_1_n_7\ : STD_LOGIC;
  signal \count_cycle_reg[44]_i_1_n_0\ : STD_LOGIC;
  signal \count_cycle_reg[44]_i_1_n_1\ : STD_LOGIC;
  signal \count_cycle_reg[44]_i_1_n_2\ : STD_LOGIC;
  signal \count_cycle_reg[44]_i_1_n_3\ : STD_LOGIC;
  signal \count_cycle_reg[44]_i_1_n_4\ : STD_LOGIC;
  signal \count_cycle_reg[44]_i_1_n_5\ : STD_LOGIC;
  signal \count_cycle_reg[44]_i_1_n_6\ : STD_LOGIC;
  signal \count_cycle_reg[44]_i_1_n_7\ : STD_LOGIC;
  signal \count_cycle_reg[48]_i_1_n_0\ : STD_LOGIC;
  signal \count_cycle_reg[48]_i_1_n_1\ : STD_LOGIC;
  signal \count_cycle_reg[48]_i_1_n_2\ : STD_LOGIC;
  signal \count_cycle_reg[48]_i_1_n_3\ : STD_LOGIC;
  signal \count_cycle_reg[48]_i_1_n_4\ : STD_LOGIC;
  signal \count_cycle_reg[48]_i_1_n_5\ : STD_LOGIC;
  signal \count_cycle_reg[48]_i_1_n_6\ : STD_LOGIC;
  signal \count_cycle_reg[48]_i_1_n_7\ : STD_LOGIC;
  signal \count_cycle_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_cycle_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \count_cycle_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \count_cycle_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \count_cycle_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \count_cycle_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \count_cycle_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \count_cycle_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \count_cycle_reg[52]_i_1_n_0\ : STD_LOGIC;
  signal \count_cycle_reg[52]_i_1_n_1\ : STD_LOGIC;
  signal \count_cycle_reg[52]_i_1_n_2\ : STD_LOGIC;
  signal \count_cycle_reg[52]_i_1_n_3\ : STD_LOGIC;
  signal \count_cycle_reg[52]_i_1_n_4\ : STD_LOGIC;
  signal \count_cycle_reg[52]_i_1_n_5\ : STD_LOGIC;
  signal \count_cycle_reg[52]_i_1_n_6\ : STD_LOGIC;
  signal \count_cycle_reg[52]_i_1_n_7\ : STD_LOGIC;
  signal \count_cycle_reg[56]_i_1_n_0\ : STD_LOGIC;
  signal \count_cycle_reg[56]_i_1_n_1\ : STD_LOGIC;
  signal \count_cycle_reg[56]_i_1_n_2\ : STD_LOGIC;
  signal \count_cycle_reg[56]_i_1_n_3\ : STD_LOGIC;
  signal \count_cycle_reg[56]_i_1_n_4\ : STD_LOGIC;
  signal \count_cycle_reg[56]_i_1_n_5\ : STD_LOGIC;
  signal \count_cycle_reg[56]_i_1_n_6\ : STD_LOGIC;
  signal \count_cycle_reg[56]_i_1_n_7\ : STD_LOGIC;
  signal \count_cycle_reg[60]_i_1_n_1\ : STD_LOGIC;
  signal \count_cycle_reg[60]_i_1_n_2\ : STD_LOGIC;
  signal \count_cycle_reg[60]_i_1_n_3\ : STD_LOGIC;
  signal \count_cycle_reg[60]_i_1_n_4\ : STD_LOGIC;
  signal \count_cycle_reg[60]_i_1_n_5\ : STD_LOGIC;
  signal \count_cycle_reg[60]_i_1_n_6\ : STD_LOGIC;
  signal \count_cycle_reg[60]_i_1_n_7\ : STD_LOGIC;
  signal \count_cycle_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_cycle_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \count_cycle_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \count_cycle_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \count_cycle_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \count_cycle_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \count_cycle_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \count_cycle_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \count_instr[0]_i_3_n_0\ : STD_LOGIC;
  signal count_instr_reg : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \count_instr_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \count_instr_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \count_instr_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \count_instr_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \count_instr_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \count_instr_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \count_instr_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \count_instr_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \count_instr_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \count_instr_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \count_instr_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \count_instr_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \count_instr_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \count_instr_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \count_instr_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \count_instr_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \count_instr_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \count_instr_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \count_instr_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \count_instr_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \count_instr_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \count_instr_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \count_instr_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \count_instr_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \count_instr_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \count_instr_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \count_instr_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \count_instr_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \count_instr_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \count_instr_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \count_instr_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \count_instr_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \count_instr_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \count_instr_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \count_instr_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \count_instr_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \count_instr_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \count_instr_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \count_instr_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \count_instr_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \count_instr_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \count_instr_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \count_instr_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \count_instr_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \count_instr_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \count_instr_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \count_instr_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \count_instr_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \count_instr_reg[32]_i_1_n_0\ : STD_LOGIC;
  signal \count_instr_reg[32]_i_1_n_1\ : STD_LOGIC;
  signal \count_instr_reg[32]_i_1_n_2\ : STD_LOGIC;
  signal \count_instr_reg[32]_i_1_n_3\ : STD_LOGIC;
  signal \count_instr_reg[32]_i_1_n_4\ : STD_LOGIC;
  signal \count_instr_reg[32]_i_1_n_5\ : STD_LOGIC;
  signal \count_instr_reg[32]_i_1_n_6\ : STD_LOGIC;
  signal \count_instr_reg[32]_i_1_n_7\ : STD_LOGIC;
  signal \count_instr_reg[36]_i_1_n_0\ : STD_LOGIC;
  signal \count_instr_reg[36]_i_1_n_1\ : STD_LOGIC;
  signal \count_instr_reg[36]_i_1_n_2\ : STD_LOGIC;
  signal \count_instr_reg[36]_i_1_n_3\ : STD_LOGIC;
  signal \count_instr_reg[36]_i_1_n_4\ : STD_LOGIC;
  signal \count_instr_reg[36]_i_1_n_5\ : STD_LOGIC;
  signal \count_instr_reg[36]_i_1_n_6\ : STD_LOGIC;
  signal \count_instr_reg[36]_i_1_n_7\ : STD_LOGIC;
  signal \count_instr_reg[40]_i_1_n_0\ : STD_LOGIC;
  signal \count_instr_reg[40]_i_1_n_1\ : STD_LOGIC;
  signal \count_instr_reg[40]_i_1_n_2\ : STD_LOGIC;
  signal \count_instr_reg[40]_i_1_n_3\ : STD_LOGIC;
  signal \count_instr_reg[40]_i_1_n_4\ : STD_LOGIC;
  signal \count_instr_reg[40]_i_1_n_5\ : STD_LOGIC;
  signal \count_instr_reg[40]_i_1_n_6\ : STD_LOGIC;
  signal \count_instr_reg[40]_i_1_n_7\ : STD_LOGIC;
  signal \count_instr_reg[44]_i_1_n_0\ : STD_LOGIC;
  signal \count_instr_reg[44]_i_1_n_1\ : STD_LOGIC;
  signal \count_instr_reg[44]_i_1_n_2\ : STD_LOGIC;
  signal \count_instr_reg[44]_i_1_n_3\ : STD_LOGIC;
  signal \count_instr_reg[44]_i_1_n_4\ : STD_LOGIC;
  signal \count_instr_reg[44]_i_1_n_5\ : STD_LOGIC;
  signal \count_instr_reg[44]_i_1_n_6\ : STD_LOGIC;
  signal \count_instr_reg[44]_i_1_n_7\ : STD_LOGIC;
  signal \count_instr_reg[48]_i_1_n_0\ : STD_LOGIC;
  signal \count_instr_reg[48]_i_1_n_1\ : STD_LOGIC;
  signal \count_instr_reg[48]_i_1_n_2\ : STD_LOGIC;
  signal \count_instr_reg[48]_i_1_n_3\ : STD_LOGIC;
  signal \count_instr_reg[48]_i_1_n_4\ : STD_LOGIC;
  signal \count_instr_reg[48]_i_1_n_5\ : STD_LOGIC;
  signal \count_instr_reg[48]_i_1_n_6\ : STD_LOGIC;
  signal \count_instr_reg[48]_i_1_n_7\ : STD_LOGIC;
  signal \count_instr_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_instr_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \count_instr_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \count_instr_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \count_instr_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \count_instr_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \count_instr_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \count_instr_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \count_instr_reg[52]_i_1_n_0\ : STD_LOGIC;
  signal \count_instr_reg[52]_i_1_n_1\ : STD_LOGIC;
  signal \count_instr_reg[52]_i_1_n_2\ : STD_LOGIC;
  signal \count_instr_reg[52]_i_1_n_3\ : STD_LOGIC;
  signal \count_instr_reg[52]_i_1_n_4\ : STD_LOGIC;
  signal \count_instr_reg[52]_i_1_n_5\ : STD_LOGIC;
  signal \count_instr_reg[52]_i_1_n_6\ : STD_LOGIC;
  signal \count_instr_reg[52]_i_1_n_7\ : STD_LOGIC;
  signal \count_instr_reg[56]_i_1_n_0\ : STD_LOGIC;
  signal \count_instr_reg[56]_i_1_n_1\ : STD_LOGIC;
  signal \count_instr_reg[56]_i_1_n_2\ : STD_LOGIC;
  signal \count_instr_reg[56]_i_1_n_3\ : STD_LOGIC;
  signal \count_instr_reg[56]_i_1_n_4\ : STD_LOGIC;
  signal \count_instr_reg[56]_i_1_n_5\ : STD_LOGIC;
  signal \count_instr_reg[56]_i_1_n_6\ : STD_LOGIC;
  signal \count_instr_reg[56]_i_1_n_7\ : STD_LOGIC;
  signal \count_instr_reg[60]_i_1_n_1\ : STD_LOGIC;
  signal \count_instr_reg[60]_i_1_n_2\ : STD_LOGIC;
  signal \count_instr_reg[60]_i_1_n_3\ : STD_LOGIC;
  signal \count_instr_reg[60]_i_1_n_4\ : STD_LOGIC;
  signal \count_instr_reg[60]_i_1_n_5\ : STD_LOGIC;
  signal \count_instr_reg[60]_i_1_n_6\ : STD_LOGIC;
  signal \count_instr_reg[60]_i_1_n_7\ : STD_LOGIC;
  signal \count_instr_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_instr_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \count_instr_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \count_instr_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \count_instr_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \count_instr_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \count_instr_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \count_instr_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal cpu_state : STD_LOGIC;
  signal cpu_state1_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \cpu_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \cpu_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \cpu_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \cpu_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \cpu_state[2]_i_3_n_0\ : STD_LOGIC;
  signal \cpu_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \cpu_state[3]_i_3_n_0\ : STD_LOGIC;
  signal \cpu_state[6]_i_2_n_0\ : STD_LOGIC;
  signal \cpu_state[6]_i_3_n_0\ : STD_LOGIC;
  signal \cpu_state[6]_i_5_n_0\ : STD_LOGIC;
  signal \cpu_state[7]_i_10_n_0\ : STD_LOGIC;
  signal \cpu_state[7]_i_11_n_0\ : STD_LOGIC;
  signal \cpu_state[7]_i_12_n_0\ : STD_LOGIC;
  signal \cpu_state[7]_i_13_n_0\ : STD_LOGIC;
  signal \cpu_state[7]_i_14_n_0\ : STD_LOGIC;
  signal \cpu_state[7]_i_15_n_0\ : STD_LOGIC;
  signal \cpu_state[7]_i_16_n_0\ : STD_LOGIC;
  signal \cpu_state[7]_i_3_n_0\ : STD_LOGIC;
  signal \cpu_state[7]_i_5_n_0\ : STD_LOGIC;
  signal \cpu_state[7]_i_6_n_0\ : STD_LOGIC;
  signal \cpu_state[7]_i_7_n_0\ : STD_LOGIC;
  signal \cpu_state[7]_i_8_n_0\ : STD_LOGIC;
  signal \cpu_state[7]_i_9_n_0\ : STD_LOGIC;
  signal \^cpu_state_reg[6]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \cpu_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \cpu_state_reg_n_0_[7]\ : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_0_2_i_10_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_0_2_i_11_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_0_2_i_12_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_0_2_i_12_n_1 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_0_2_i_12_n_2 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_0_2_i_12_n_3 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_0_2_i_12_n_4 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_0_2_i_12_n_5 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_0_2_i_12_n_6 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_0_2_i_13_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_0_2_i_14_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_0_2_i_1_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_0_2_i_2_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_0_2_i_3_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_0_2_i_5_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_0_2_i_6_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_0_2_i_7_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_0_2_i_8_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_0_2_i_9_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_12_14_i_1_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_12_14_i_2_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_12_14_i_3_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_12_14_i_4_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_12_14_i_5_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_12_14_i_6_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_12_14_i_7_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_12_14_i_7_n_1 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_12_14_i_7_n_2 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_12_14_i_7_n_3 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_12_14_i_7_n_4 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_12_14_i_7_n_5 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_12_14_i_7_n_6 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_12_14_i_7_n_7 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_15_17_i_1_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_15_17_i_2_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_15_17_i_3_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_15_17_i_4_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_15_17_i_5_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_15_17_i_6_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_15_17_i_7_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_15_17_i_7_n_1 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_15_17_i_7_n_2 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_15_17_i_7_n_3 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_15_17_i_7_n_4 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_15_17_i_7_n_5 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_15_17_i_7_n_6 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_15_17_i_7_n_7 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_18_20_i_1_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_18_20_i_2_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_18_20_i_3_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_18_20_i_4_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_18_20_i_5_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_18_20_i_6_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_18_20_i_7_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_18_20_i_7_n_1 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_18_20_i_7_n_2 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_18_20_i_7_n_3 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_18_20_i_7_n_4 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_18_20_i_7_n_5 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_18_20_i_7_n_6 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_18_20_i_7_n_7 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_21_23_i_1_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_21_23_i_2_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_21_23_i_3_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_21_23_i_4_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_21_23_i_5_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_21_23_i_6_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_24_26_i_1_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_24_26_i_2_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_24_26_i_3_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_24_26_i_4_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_24_26_i_5_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_24_26_i_6_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_24_26_i_7_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_24_26_i_7_n_1 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_24_26_i_7_n_2 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_24_26_i_7_n_3 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_24_26_i_7_n_4 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_24_26_i_7_n_5 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_24_26_i_7_n_6 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_24_26_i_7_n_7 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_27_29_i_1_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_27_29_i_2_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_27_29_i_3_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_27_29_i_4_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_27_29_i_5_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_27_29_i_6_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_27_29_i_7_n_1 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_27_29_i_7_n_2 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_27_29_i_7_n_3 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_27_29_i_7_n_4 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_27_29_i_7_n_5 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_27_29_i_7_n_6 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_27_29_i_7_n_7 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_30_31_i_1_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_30_31_i_2_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_30_31_i_3_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_30_31_i_4_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_3_5_i_1_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_3_5_i_2_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_3_5_i_3_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_3_5_i_4_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_3_5_i_5_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_3_5_i_6_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_3_5_i_7_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_3_5_i_7_n_1 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_3_5_i_7_n_2 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_3_5_i_7_n_3 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_3_5_i_7_n_4 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_3_5_i_7_n_5 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_3_5_i_7_n_6 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_3_5_i_7_n_7 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_6_8_i_1_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_6_8_i_2_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_6_8_i_3_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_6_8_i_4_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_6_8_i_5_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_6_8_i_6_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_6_8_i_7_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_6_8_i_7_n_1 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_6_8_i_7_n_2 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_6_8_i_7_n_3 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_6_8_i_7_n_4 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_6_8_i_7_n_5 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_6_8_i_7_n_6 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_6_8_i_7_n_7 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_9_11_i_1_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_9_11_i_2_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_9_11_i_3_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_9_11_i_4_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_9_11_i_5_n_0 : STD_LOGIC;
  signal cpuregs_reg_r1_0_63_9_11_i_6_n_0 : STD_LOGIC;
  signal current_pc : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal data0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal data10 : STD_LOGIC;
  signal decoded_imm : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \decoded_imm[0]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[10]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[10]_i_2_n_0\ : STD_LOGIC;
  signal \decoded_imm[11]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[11]_i_2_n_0\ : STD_LOGIC;
  signal \decoded_imm[12]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[13]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[14]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[15]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[16]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[17]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[18]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[19]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[1]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[20]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[21]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[22]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[23]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[24]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[25]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[26]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[27]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[28]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[29]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[2]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[30]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[30]_i_2_n_0\ : STD_LOGIC;
  signal \decoded_imm[31]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[31]_i_2_n_0\ : STD_LOGIC;
  signal \decoded_imm[3]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[4]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[4]_i_2_n_0\ : STD_LOGIC;
  signal \decoded_imm[4]_i_3_n_0\ : STD_LOGIC;
  signal \decoded_imm[5]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[6]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[7]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[8]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm[9]_i_1_n_0\ : STD_LOGIC;
  signal decoded_imm_uj : STD_LOGIC_VECTOR ( 20 downto 1 );
  signal \decoded_imm_uj[10]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm_uj[11]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm_uj[12]_i_2_n_0\ : STD_LOGIC;
  signal \decoded_imm_uj[13]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm_uj[14]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm_uj[15]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm_uj[16]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm_uj[17]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm_uj[18]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm_uj[19]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm_uj[1]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm_uj[20]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm_uj[20]_i_2_n_0\ : STD_LOGIC;
  signal \decoded_imm_uj[20]_i_3_n_0\ : STD_LOGIC;
  signal \decoded_imm_uj[2]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm_uj[3]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm_uj[4]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm_uj[4]_i_2_n_0\ : STD_LOGIC;
  signal \decoded_imm_uj[4]_i_3_n_0\ : STD_LOGIC;
  signal \decoded_imm_uj[5]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm_uj[6]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm_uj[7]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm_uj[8]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_imm_uj[9]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_rd[0]_i_10_n_0\ : STD_LOGIC;
  signal \decoded_rd[0]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_rd[0]_i_2_n_0\ : STD_LOGIC;
  signal \decoded_rd[0]_i_3_n_0\ : STD_LOGIC;
  signal \decoded_rd[0]_i_4_n_0\ : STD_LOGIC;
  signal \decoded_rd[0]_i_5_n_0\ : STD_LOGIC;
  signal \decoded_rd[0]_i_6_n_0\ : STD_LOGIC;
  signal \decoded_rd[0]_i_7_n_0\ : STD_LOGIC;
  signal \decoded_rd[0]_i_8_n_0\ : STD_LOGIC;
  signal \decoded_rd[0]_i_9_n_0\ : STD_LOGIC;
  signal \decoded_rd[1]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_rd[1]_i_2_n_0\ : STD_LOGIC;
  signal \decoded_rd[2]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_rd[2]_i_2_n_0\ : STD_LOGIC;
  signal \decoded_rd[2]_i_3_n_0\ : STD_LOGIC;
  signal \decoded_rd[3]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_rd[3]_i_2_n_0\ : STD_LOGIC;
  signal \decoded_rd[3]_i_3_n_0\ : STD_LOGIC;
  signal \decoded_rd[3]_i_4_n_0\ : STD_LOGIC;
  signal \decoded_rd[4]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_rd[4]_i_2_n_0\ : STD_LOGIC;
  signal \decoded_rd[4]_i_3_n_0\ : STD_LOGIC;
  signal \decoded_rd[4]_i_4_n_0\ : STD_LOGIC;
  signal \decoded_rd[4]_i_5_n_0\ : STD_LOGIC;
  signal \decoded_rd[4]_i_6_n_0\ : STD_LOGIC;
  signal \decoded_rd[4]_i_7_n_0\ : STD_LOGIC;
  signal \decoded_rd[4]_i_8_n_0\ : STD_LOGIC;
  signal \decoded_rd_reg_n_0_[0]\ : STD_LOGIC;
  signal \decoded_rd_reg_n_0_[1]\ : STD_LOGIC;
  signal \decoded_rd_reg_n_0_[2]\ : STD_LOGIC;
  signal \decoded_rd_reg_n_0_[3]\ : STD_LOGIC;
  signal \decoded_rd_reg_n_0_[4]\ : STD_LOGIC;
  signal \decoded_rs1[0]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_rs1[0]_i_2_n_0\ : STD_LOGIC;
  signal \decoded_rs1[0]_i_3_n_0\ : STD_LOGIC;
  signal \decoded_rs1[0]_i_4_n_0\ : STD_LOGIC;
  signal \decoded_rs1[0]_i_5_n_0\ : STD_LOGIC;
  signal \decoded_rs1[0]_i_6_n_0\ : STD_LOGIC;
  signal \decoded_rs1[0]_i_7_n_0\ : STD_LOGIC;
  signal \decoded_rs1[0]_i_8_n_0\ : STD_LOGIC;
  signal \decoded_rs1[1]_i_10_n_0\ : STD_LOGIC;
  signal \decoded_rs1[1]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_rs1[1]_i_2_n_0\ : STD_LOGIC;
  signal \decoded_rs1[1]_i_3_n_0\ : STD_LOGIC;
  signal \decoded_rs1[1]_i_4_n_0\ : STD_LOGIC;
  signal \decoded_rs1[1]_i_5_n_0\ : STD_LOGIC;
  signal \decoded_rs1[1]_i_6_n_0\ : STD_LOGIC;
  signal \decoded_rs1[1]_i_7_n_0\ : STD_LOGIC;
  signal \decoded_rs1[1]_i_8_n_0\ : STD_LOGIC;
  signal \decoded_rs1[1]_i_9_n_0\ : STD_LOGIC;
  signal \decoded_rs1[2]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_rs1[2]_i_2_n_0\ : STD_LOGIC;
  signal \decoded_rs1[2]_i_3_n_0\ : STD_LOGIC;
  signal \decoded_rs1[3]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_rs1[3]_i_2_n_0\ : STD_LOGIC;
  signal \decoded_rs1[3]_i_3_n_0\ : STD_LOGIC;
  signal \decoded_rs1[4]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_rs1[4]_i_2_n_0\ : STD_LOGIC;
  signal \decoded_rs1[5]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_rs1_reg_n_0_[0]\ : STD_LOGIC;
  signal \decoded_rs1_reg_n_0_[1]\ : STD_LOGIC;
  signal \decoded_rs1_reg_n_0_[2]\ : STD_LOGIC;
  signal \decoded_rs1_reg_n_0_[3]\ : STD_LOGIC;
  signal \decoded_rs1_reg_n_0_[4]\ : STD_LOGIC;
  signal \decoded_rs1_reg_n_0_[5]\ : STD_LOGIC;
  signal \decoded_rs2[0]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_rs2[0]_i_2_n_0\ : STD_LOGIC;
  signal \decoded_rs2[0]_i_3_n_0\ : STD_LOGIC;
  signal \decoded_rs2[1]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_rs2[2]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_rs2[3]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_rs2[3]_i_2_n_0\ : STD_LOGIC;
  signal \decoded_rs2[3]_i_3_n_0\ : STD_LOGIC;
  signal \decoded_rs2[3]_i_4_n_0\ : STD_LOGIC;
  signal \decoded_rs2[3]_i_5_n_0\ : STD_LOGIC;
  signal \decoded_rs2[3]_i_6_n_0\ : STD_LOGIC;
  signal \decoded_rs2[3]_i_7_n_0\ : STD_LOGIC;
  signal \decoded_rs2[4]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_rs2[4]_i_2_n_0\ : STD_LOGIC;
  signal \decoded_rs2[4]_i_3_n_0\ : STD_LOGIC;
  signal \decoded_rs2[5]_i_1_n_0\ : STD_LOGIC;
  signal \decoded_rs2__1\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \decoded_rs2_reg_n_0_[0]\ : STD_LOGIC;
  signal \decoded_rs2_reg_n_0_[1]\ : STD_LOGIC;
  signal \decoded_rs2_reg_n_0_[2]\ : STD_LOGIC;
  signal \decoded_rs2_reg_n_0_[3]\ : STD_LOGIC;
  signal \decoded_rs2_reg_n_0_[4]\ : STD_LOGIC;
  signal decoder_pseudo_trigger : STD_LOGIC;
  signal decoder_pseudo_trigger_i_2_n_0 : STD_LOGIC;
  signal decoder_pseudo_trigger_reg_n_0 : STD_LOGIC;
  signal decoder_trigger_i_1_n_0 : STD_LOGIC;
  signal decoder_trigger_i_3_n_0 : STD_LOGIC;
  signal decoder_trigger_reg_n_0 : STD_LOGIC;
  signal do_waitirq : STD_LOGIC;
  signal do_waitirq1 : STD_LOGIC;
  signal do_waitirq130_out : STD_LOGIC;
  signal do_waitirq4 : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal do_waitirq_i_3_n_0 : STD_LOGIC;
  signal do_waitirq_i_4_n_0 : STD_LOGIC;
  signal do_waitirq_i_5_n_0 : STD_LOGIC;
  signal do_waitirq_i_6_n_0 : STD_LOGIC;
  signal do_waitirq_i_7_n_0 : STD_LOGIC;
  signal do_waitirq_i_8_n_0 : STD_LOGIC;
  signal do_waitirq_i_9_n_0 : STD_LOGIC;
  signal do_waitirq_reg_n_0 : STD_LOGIC;
  signal \eoi[0]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[10]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[11]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[12]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[13]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[14]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[15]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[16]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[17]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[18]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[19]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[1]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[20]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[21]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[22]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[23]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[24]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[25]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[26]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[27]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[28]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[29]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[2]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[30]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[31]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[31]_i_2_n_0\ : STD_LOGIC;
  signal \eoi[3]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[4]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[5]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[6]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[7]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[8]_i_1_n_0\ : STD_LOGIC;
  signal \eoi[9]_i_1_n_0\ : STD_LOGIC;
  signal \^instr_add\ : STD_LOGIC;
  signal instr_add0 : STD_LOGIC;
  signal \^instr_addi\ : STD_LOGIC;
  signal instr_addi0 : STD_LOGIC;
  signal instr_and : STD_LOGIC;
  signal instr_and0 : STD_LOGIC;
  signal instr_andi : STD_LOGIC;
  signal instr_andi0 : STD_LOGIC;
  signal instr_auipc : STD_LOGIC;
  signal instr_auipc_i_1_n_0 : STD_LOGIC;
  signal instr_auipc_i_2_n_0 : STD_LOGIC;
  signal instr_beq : STD_LOGIC;
  signal instr_beq0 : STD_LOGIC;
  signal instr_bge : STD_LOGIC;
  signal instr_bge0 : STD_LOGIC;
  signal instr_bgeu : STD_LOGIC;
  signal instr_bgeu0 : STD_LOGIC;
  signal instr_blt : STD_LOGIC;
  signal instr_blt0 : STD_LOGIC;
  signal instr_bltu : STD_LOGIC;
  signal instr_bltu0 : STD_LOGIC;
  signal instr_bne : STD_LOGIC;
  signal instr_bne0 : STD_LOGIC;
  signal instr_getq : STD_LOGIC;
  signal instr_jal : STD_LOGIC;
  signal instr_jal_i_1_n_0 : STD_LOGIC;
  signal instr_jal_i_4_n_0 : STD_LOGIC;
  signal instr_jal_i_5_n_0 : STD_LOGIC;
  signal instr_jal_i_6_n_0 : STD_LOGIC;
  signal \^instr_jalr\ : STD_LOGIC;
  signal instr_jalr_i_1_n_0 : STD_LOGIC;
  signal instr_jalr_i_3_n_0 : STD_LOGIC;
  signal instr_jalr_i_4_n_0 : STD_LOGIC;
  signal instr_jalr_i_5_n_0 : STD_LOGIC;
  signal instr_jalr_i_6_n_0 : STD_LOGIC;
  signal \^instr_lb\ : STD_LOGIC;
  signal instr_lb_i_1_n_0 : STD_LOGIC;
  signal instr_lbu : STD_LOGIC;
  signal instr_lbu_i_1_n_0 : STD_LOGIC;
  signal \^instr_lh\ : STD_LOGIC;
  signal instr_lh_i_1_n_0 : STD_LOGIC;
  signal instr_lhu : STD_LOGIC;
  signal instr_lhu_i_1_n_0 : STD_LOGIC;
  signal instr_lhu_i_2_n_0 : STD_LOGIC;
  signal instr_lui : STD_LOGIC;
  signal \^instr_lui0\ : STD_LOGIC;
  signal instr_lui_i_1_n_0 : STD_LOGIC;
  signal instr_lui_i_2_n_0 : STD_LOGIC;
  signal instr_lui_i_3_n_0 : STD_LOGIC;
  signal instr_lui_i_4_n_0 : STD_LOGIC;
  signal instr_lui_i_6_n_0 : STD_LOGIC;
  signal \^instr_lui_reg_0\ : STD_LOGIC;
  signal instr_lw : STD_LOGIC;
  signal instr_lw_i_1_n_0 : STD_LOGIC;
  signal instr_maskirq : STD_LOGIC;
  signal instr_maskirq_i_1_n_0 : STD_LOGIC;
  signal instr_or : STD_LOGIC;
  signal instr_or0 : STD_LOGIC;
  signal instr_ori : STD_LOGIC;
  signal instr_ori0 : STD_LOGIC;
  signal instr_rdcycle : STD_LOGIC;
  signal instr_rdcycle0 : STD_LOGIC;
  signal instr_rdcycle_i_2_n_0 : STD_LOGIC;
  signal instr_rdcycle_i_3_n_0 : STD_LOGIC;
  signal instr_rdcycle_i_4_n_0 : STD_LOGIC;
  signal instr_rdcycleh : STD_LOGIC;
  signal instr_rdcycleh0 : STD_LOGIC;
  signal instr_rdcycleh_i_2_n_0 : STD_LOGIC;
  signal instr_rdcycleh_i_3_n_0 : STD_LOGIC;
  signal instr_rdcycleh_i_4_n_0 : STD_LOGIC;
  signal instr_rdcycleh_i_5_n_0 : STD_LOGIC;
  signal instr_rdinstr : STD_LOGIC;
  signal instr_rdinstr0 : STD_LOGIC;
  signal instr_rdinstr_i_2_n_0 : STD_LOGIC;
  signal instr_rdinstr_i_3_n_0 : STD_LOGIC;
  signal instr_rdinstr_i_4_n_0 : STD_LOGIC;
  signal instr_rdinstr_i_5_n_0 : STD_LOGIC;
  signal instr_rdinstrh : STD_LOGIC;
  signal instr_rdinstrh0 : STD_LOGIC;
  signal instr_rdinstrh_i_2_n_0 : STD_LOGIC;
  signal instr_rdinstrh_i_3_n_0 : STD_LOGIC;
  signal instr_rdinstrh_i_4_n_0 : STD_LOGIC;
  signal \^instr_retirq\ : STD_LOGIC;
  signal instr_retirq0 : STD_LOGIC;
  signal instr_retirq_i_2_n_0 : STD_LOGIC;
  signal instr_retirq_i_3_n_0 : STD_LOGIC;
  signal instr_retirq_i_4_n_0 : STD_LOGIC;
  signal instr_retirq_i_5_n_0 : STD_LOGIC;
  signal instr_retirq_i_6_n_0 : STD_LOGIC;
  signal instr_retirq_i_7_n_0 : STD_LOGIC;
  signal instr_retirq_i_8_n_0 : STD_LOGIC;
  signal instr_sb : STD_LOGIC;
  signal instr_sb0 : STD_LOGIC;
  signal instr_setq : STD_LOGIC;
  signal instr_setq_i_1_n_0 : STD_LOGIC;
  signal instr_sh : STD_LOGIC;
  signal instr_sh0 : STD_LOGIC;
  signal instr_sll : STD_LOGIC;
  signal instr_sll0 : STD_LOGIC;
  signal instr_slli : STD_LOGIC;
  signal instr_slli0 : STD_LOGIC;
  signal instr_slli1 : STD_LOGIC;
  signal instr_slt : STD_LOGIC;
  signal instr_slt0 : STD_LOGIC;
  signal instr_slti : STD_LOGIC;
  signal instr_slti0 : STD_LOGIC;
  signal instr_sltiu : STD_LOGIC;
  signal instr_sltiu0 : STD_LOGIC;
  signal instr_sltu : STD_LOGIC;
  signal instr_sltu0 : STD_LOGIC;
  signal instr_sra : STD_LOGIC;
  signal instr_sra0 : STD_LOGIC;
  signal instr_srai : STD_LOGIC;
  signal instr_srai0 : STD_LOGIC;
  signal instr_srl : STD_LOGIC;
  signal instr_srl0 : STD_LOGIC;
  signal instr_srli : STD_LOGIC;
  signal instr_srli0 : STD_LOGIC;
  signal \^instr_sub\ : STD_LOGIC;
  signal instr_sub0 : STD_LOGIC;
  signal instr_sw : STD_LOGIC;
  signal instr_sw0 : STD_LOGIC;
  signal instr_timer : STD_LOGIC;
  signal instr_timer_i_1_n_0 : STD_LOGIC;
  signal instr_timer_i_2_n_0 : STD_LOGIC;
  signal instr_timer_i_3_n_0 : STD_LOGIC;
  signal instr_timer_i_4_n_0 : STD_LOGIC;
  signal instr_timer_i_5_n_0 : STD_LOGIC;
  signal instr_trap : STD_LOGIC;
  signal instr_waitirq : STD_LOGIC;
  signal instr_waitirq0 : STD_LOGIC;
  signal instr_waitirq_i_2_n_0 : STD_LOGIC;
  signal instr_waitirq_i_3_n_0 : STD_LOGIC;
  signal instr_waitirq_i_4_n_0 : STD_LOGIC;
  signal instr_waitirq_i_5_n_0 : STD_LOGIC;
  signal instr_waitirq_i_6_n_0 : STD_LOGIC;
  signal instr_xor : STD_LOGIC;
  signal instr_xor0 : STD_LOGIC;
  signal instr_xori : STD_LOGIC;
  signal instr_xori0 : STD_LOGIC;
  signal \^irq_active_reg_0\ : STD_LOGIC;
  signal irq_delay : STD_LOGIC;
  signal \^irq_delay_reg_0\ : STD_LOGIC;
  signal irq_delay_reg_n_0 : STD_LOGIC;
  signal irq_mask : STD_LOGIC;
  signal \irq_mask[0]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[10]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[11]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[12]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[13]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[14]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[15]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[16]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[17]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[18]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[19]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[1]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[20]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[21]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[22]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[23]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[24]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[25]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[26]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[27]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[28]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[29]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[2]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[30]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[31]_i_2_n_0\ : STD_LOGIC;
  signal \irq_mask[3]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[4]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[5]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[6]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[7]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[8]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask[9]_i_1_n_0\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[0]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[10]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[11]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[12]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[13]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[14]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[15]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[16]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[17]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[18]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[19]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[1]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[20]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[21]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[22]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[23]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[24]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[25]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[26]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[27]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[28]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[29]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[2]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[30]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[31]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[3]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[4]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[5]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[6]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[7]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[8]\ : STD_LOGIC;
  signal \irq_mask_reg_n_0_[9]\ : STD_LOGIC;
  signal irq_pending : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \irq_pending[0]_i_10_n_0\ : STD_LOGIC;
  signal \irq_pending[0]_i_11_n_0\ : STD_LOGIC;
  signal \irq_pending[0]_i_2_n_0\ : STD_LOGIC;
  signal \irq_pending[0]_i_3_n_0\ : STD_LOGIC;
  signal \irq_pending[0]_i_4_n_0\ : STD_LOGIC;
  signal \irq_pending[0]_i_5_n_0\ : STD_LOGIC;
  signal \irq_pending[0]_i_6_n_0\ : STD_LOGIC;
  signal \irq_pending[0]_i_7_n_0\ : STD_LOGIC;
  signal \irq_pending[0]_i_8_n_0\ : STD_LOGIC;
  signal \irq_pending[0]_i_9_n_0\ : STD_LOGIC;
  signal \irq_pending[1]_i_2_n_0\ : STD_LOGIC;
  signal \irq_pending[1]_i_3_n_0\ : STD_LOGIC;
  signal \irq_pending[31]_i_2_n_0\ : STD_LOGIC;
  signal \irq_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \irq_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \^irq_state_reg[0]_0\ : STD_LOGIC;
  signal \irq_state_reg_n_0_[1]\ : STD_LOGIC;
  signal is_alu_reg_imm : STD_LOGIC;
  signal is_alu_reg_imm1 : STD_LOGIC;
  signal is_alu_reg_imm_i_10_n_0 : STD_LOGIC;
  signal is_alu_reg_imm_i_11_n_0 : STD_LOGIC;
  signal is_alu_reg_imm_i_13_n_0 : STD_LOGIC;
  signal is_alu_reg_imm_i_14_n_0 : STD_LOGIC;
  signal is_alu_reg_imm_i_15_n_0 : STD_LOGIC;
  signal is_alu_reg_imm_i_16_n_0 : STD_LOGIC;
  signal is_alu_reg_imm_i_1_n_0 : STD_LOGIC;
  signal is_alu_reg_imm_i_2_n_0 : STD_LOGIC;
  signal is_alu_reg_imm_i_3_n_0 : STD_LOGIC;
  signal is_alu_reg_imm_i_4_n_0 : STD_LOGIC;
  signal is_alu_reg_imm_i_5_n_0 : STD_LOGIC;
  signal is_alu_reg_imm_i_6_n_0 : STD_LOGIC;
  signal is_alu_reg_imm_i_7_n_0 : STD_LOGIC;
  signal is_alu_reg_imm_i_8_n_0 : STD_LOGIC;
  signal is_alu_reg_imm_i_9_n_0 : STD_LOGIC;
  signal is_alu_reg_reg : STD_LOGIC;
  signal is_alu_reg_reg_i_1_n_0 : STD_LOGIC;
  signal is_alu_reg_reg_i_2_n_0 : STD_LOGIC;
  signal is_alu_reg_reg_i_3_n_0 : STD_LOGIC;
  signal is_alu_reg_reg_i_4_n_0 : STD_LOGIC;
  signal is_alu_reg_reg_i_5_n_0 : STD_LOGIC;
  signal \^is_beq_bne_blt_bge_bltu_bgeu\ : STD_LOGIC;
  signal \^is_beq_bne_blt_bge_bltu_bgeu_reg_0\ : STD_LOGIC;
  signal is_compare : STD_LOGIC;
  signal is_compare_i_1_n_0 : STD_LOGIC;
  signal is_compare_i_2_n_0 : STD_LOGIC;
  signal is_jalr_addi_slti_sltiu_xori_ori_andi : STD_LOGIC;
  signal is_jalr_addi_slti_sltiu_xori_ori_andi0 : STD_LOGIC;
  signal is_lb_lh_lw_lbu_lhu : STD_LOGIC;
  signal is_lb_lh_lw_lbu_lhu_i_1_n_0 : STD_LOGIC;
  signal is_lb_lh_lw_lbu_lhu_i_2_n_0 : STD_LOGIC;
  signal is_lb_lh_lw_lbu_lhu_i_3_n_0 : STD_LOGIC;
  signal is_lb_lh_lw_lbu_lhu_i_4_n_0 : STD_LOGIC;
  signal is_lb_lh_lw_lbu_lhu_i_5_n_0 : STD_LOGIC;
  signal is_lbu_lhu_lw_i_1_n_0 : STD_LOGIC;
  signal is_lui_auipc_jal : STD_LOGIC;
  signal is_lui_auipc_jal_jalr_addi_add_sub : STD_LOGIC;
  signal \^is_lui_auipc_jal_jalr_addi_add_sub0\ : STD_LOGIC;
  signal is_rdcycle_rdcycleh_rdinstr_rdinstrh : STD_LOGIC;
  signal is_sb_sh_sw : STD_LOGIC;
  signal is_sb_sh_sw_i_2_n_0 : STD_LOGIC;
  signal is_sb_sh_sw_i_4_n_0 : STD_LOGIC;
  signal is_sb_sh_sw_i_5_n_0 : STD_LOGIC;
  signal is_sll_srl_sra : STD_LOGIC;
  signal is_sll_srl_sra0 : STD_LOGIC;
  signal is_sll_srl_sra_i_3_n_0 : STD_LOGIC;
  signal is_sll_srl_sra_i_4_n_0 : STD_LOGIC;
  signal is_slli_srli_srai : STD_LOGIC;
  signal is_slli_srli_srai0 : STD_LOGIC;
  signal is_slti_blt_slt : STD_LOGIC;
  signal is_slti_blt_slt_i_1_n_0 : STD_LOGIC;
  signal is_sltiu_bltu_sltu : STD_LOGIC;
  signal is_sltiu_bltu_sltu_i_1_n_0 : STD_LOGIC;
  signal last_mem_valid : STD_LOGIC;
  signal last_mem_valid0 : STD_LOGIC;
  signal latched_branch_i_4_n_0 : STD_LOGIC;
  signal \^latched_branch_reg_0\ : STD_LOGIC;
  signal \^latched_compr_reg_0\ : STD_LOGIC;
  signal \^latched_is_lb_reg_0\ : STD_LOGIC;
  signal \^latched_is_lh_reg_0\ : STD_LOGIC;
  signal \^latched_is_lu_reg_0\ : STD_LOGIC;
  signal latched_rd : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \latched_rd[5]_i_10_n_0\ : STD_LOGIC;
  signal \latched_rd[5]_i_1_n_0\ : STD_LOGIC;
  signal \latched_rd[5]_i_22_n_0\ : STD_LOGIC;
  signal \latched_rd[5]_i_23_n_0\ : STD_LOGIC;
  signal \latched_rd[5]_i_24_n_0\ : STD_LOGIC;
  signal \latched_rd[5]_i_4_n_0\ : STD_LOGIC;
  signal \latched_rd[5]_i_5_n_0\ : STD_LOGIC;
  signal \latched_rd[5]_i_6_n_0\ : STD_LOGIC;
  signal \latched_rd[5]_i_7_n_0\ : STD_LOGIC;
  signal \latched_rd[5]_i_8_n_0\ : STD_LOGIC;
  signal \latched_rd[5]_i_9_n_0\ : STD_LOGIC;
  signal \latched_rd__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^latched_stalu_reg_0\ : STD_LOGIC;
  signal \^latched_store_reg_0\ : STD_LOGIC;
  signal mem_16bit_buffer : STD_LOGIC;
  signal \mem_16bit_buffer_reg_n_0_[0]\ : STD_LOGIC;
  signal \mem_16bit_buffer_reg_n_0_[10]\ : STD_LOGIC;
  signal \mem_16bit_buffer_reg_n_0_[11]\ : STD_LOGIC;
  signal \mem_16bit_buffer_reg_n_0_[12]\ : STD_LOGIC;
  signal \mem_16bit_buffer_reg_n_0_[13]\ : STD_LOGIC;
  signal \mem_16bit_buffer_reg_n_0_[14]\ : STD_LOGIC;
  signal \mem_16bit_buffer_reg_n_0_[15]\ : STD_LOGIC;
  signal \mem_16bit_buffer_reg_n_0_[1]\ : STD_LOGIC;
  signal \mem_16bit_buffer_reg_n_0_[2]\ : STD_LOGIC;
  signal \mem_16bit_buffer_reg_n_0_[3]\ : STD_LOGIC;
  signal \mem_16bit_buffer_reg_n_0_[4]\ : STD_LOGIC;
  signal \mem_16bit_buffer_reg_n_0_[5]\ : STD_LOGIC;
  signal \mem_16bit_buffer_reg_n_0_[6]\ : STD_LOGIC;
  signal \mem_16bit_buffer_reg_n_0_[7]\ : STD_LOGIC;
  signal \mem_16bit_buffer_reg_n_0_[8]\ : STD_LOGIC;
  signal \mem_16bit_buffer_reg_n_0_[9]\ : STD_LOGIC;
  signal \mem_addr[10]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[11]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[12]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[13]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[14]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[15]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[16]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[17]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[18]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[19]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[20]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[21]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[22]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[23]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[24]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[25]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[26]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[27]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[28]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[29]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[2]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[30]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[31]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[31]_i_2_n_0\ : STD_LOGIC;
  signal \mem_addr[31]_i_5_n_0\ : STD_LOGIC;
  signal \mem_addr[3]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[4]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[5]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[5]_i_7_n_0\ : STD_LOGIC;
  signal \mem_addr[6]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[7]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[8]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[9]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \mem_addr_reg[13]_i_2_n_1\ : STD_LOGIC;
  signal \mem_addr_reg[13]_i_2_n_2\ : STD_LOGIC;
  signal \mem_addr_reg[13]_i_2_n_3\ : STD_LOGIC;
  signal \mem_addr_reg[17]_i_2_n_0\ : STD_LOGIC;
  signal \mem_addr_reg[17]_i_2_n_1\ : STD_LOGIC;
  signal \mem_addr_reg[17]_i_2_n_2\ : STD_LOGIC;
  signal \mem_addr_reg[17]_i_2_n_3\ : STD_LOGIC;
  signal \mem_addr_reg[21]_i_2_n_0\ : STD_LOGIC;
  signal \mem_addr_reg[21]_i_2_n_1\ : STD_LOGIC;
  signal \mem_addr_reg[21]_i_2_n_2\ : STD_LOGIC;
  signal \mem_addr_reg[21]_i_2_n_3\ : STD_LOGIC;
  signal \mem_addr_reg[25]_i_2_n_0\ : STD_LOGIC;
  signal \mem_addr_reg[25]_i_2_n_1\ : STD_LOGIC;
  signal \mem_addr_reg[25]_i_2_n_2\ : STD_LOGIC;
  signal \mem_addr_reg[25]_i_2_n_3\ : STD_LOGIC;
  signal \mem_addr_reg[29]_i_2_n_0\ : STD_LOGIC;
  signal \mem_addr_reg[29]_i_2_n_1\ : STD_LOGIC;
  signal \mem_addr_reg[29]_i_2_n_2\ : STD_LOGIC;
  signal \mem_addr_reg[29]_i_2_n_3\ : STD_LOGIC;
  signal \mem_addr_reg[31]_i_4_n_3\ : STD_LOGIC;
  signal \mem_addr_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \mem_addr_reg[5]_i_2_n_1\ : STD_LOGIC;
  signal \mem_addr_reg[5]_i_2_n_2\ : STD_LOGIC;
  signal \mem_addr_reg[5]_i_2_n_3\ : STD_LOGIC;
  signal \mem_addr_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \mem_addr_reg[9]_i_2_n_1\ : STD_LOGIC;
  signal \mem_addr_reg[9]_i_2_n_2\ : STD_LOGIC;
  signal \mem_addr_reg[9]_i_2_n_3\ : STD_LOGIC;
  signal \^mem_axi_rdata[15]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mem_axi_rdata_0_sn_1 : STD_LOGIC;
  signal mem_axi_rdata_1_sn_1 : STD_LOGIC;
  signal mem_axi_rdata_4_sn_1 : STD_LOGIC;
  signal mem_do_prefetch_i_1_n_0 : STD_LOGIC;
  signal mem_do_prefetch_i_2_n_0 : STD_LOGIC;
  signal mem_do_prefetch_i_3_n_0 : STD_LOGIC;
  signal \^mem_do_prefetch_reg_0\ : STD_LOGIC;
  signal \^mem_do_rdata\ : STD_LOGIC;
  signal mem_do_rinst4_out : STD_LOGIC;
  signal mem_do_rinst_i_10_n_0 : STD_LOGIC;
  signal mem_do_rinst_i_11_n_0 : STD_LOGIC;
  signal mem_do_rinst_i_12_n_0 : STD_LOGIC;
  signal mem_do_rinst_i_13_n_0 : STD_LOGIC;
  signal mem_do_rinst_i_14_n_0 : STD_LOGIC;
  signal mem_do_rinst_i_1_n_0 : STD_LOGIC;
  signal mem_do_rinst_i_2_n_0 : STD_LOGIC;
  signal mem_do_rinst_i_4_n_0 : STD_LOGIC;
  signal mem_do_rinst_i_5_n_0 : STD_LOGIC;
  signal mem_do_rinst_i_6_n_0 : STD_LOGIC;
  signal mem_do_rinst_i_7_n_0 : STD_LOGIC;
  signal mem_do_rinst_i_8_n_0 : STD_LOGIC;
  signal mem_do_rinst_reg_n_0 : STD_LOGIC;
  signal \^mem_do_wdata\ : STD_LOGIC;
  signal \^mem_done\ : STD_LOGIC;
  signal mem_done17_out : STD_LOGIC;
  signal mem_la_addr0 : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \^mem_la_firstword1\ : STD_LOGIC;
  signal mem_la_firstword_reg : STD_LOGIC;
  signal mem_la_firstword_reg_reg_n_0 : STD_LOGIC;
  signal mem_la_secondword : STD_LOGIC;
  signal mem_la_secondword_i_1_n_0 : STD_LOGIC;
  signal mem_la_use_prefetched_high_word : STD_LOGIC;
  signal mem_rdata_q1 : STD_LOGIC;
  signal mem_rdata_q164_out : STD_LOGIC;
  signal mem_rdata_q3 : STD_LOGIC;
  signal \mem_rdata_q[0]_i_1_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[0]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[10]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[11]_i_1_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[11]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[11]_i_4_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[11]_i_5_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[11]_i_6_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[11]_i_7_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[11]_i_8_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[11]_i_9_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[12]_i_1_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[12]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[12]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[12]_i_4_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[12]_i_5_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[12]_i_6_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[12]_i_7_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[13]_i_1_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[13]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[13]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[13]_i_4_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[13]_i_5_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[13]_i_6_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[14]_i_1_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[14]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[14]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[14]_i_4_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[14]_i_5_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[15]_i_1_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[16]_i_1_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[16]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[16]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[17]_i_1_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[17]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[17]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[18]_i_1_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[18]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[18]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[19]_i_1_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[19]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[19]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[19]_i_4_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[19]_i_6_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[19]_i_7_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[19]_i_8_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[19]_i_9_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[1]_i_1_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[1]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[20]_i_1_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[20]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[20]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[20]_i_4_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[21]_i_10_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[21]_i_1_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[21]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[21]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[21]_i_4_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[21]_i_5_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[21]_i_6_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[21]_i_7_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[21]_i_8_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[21]_i_9_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[22]_i_1_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[22]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[22]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[22]_i_4_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[22]_i_5_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[22]_i_6_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[23]_i_10_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[23]_i_1_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[23]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[23]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[23]_i_4_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[23]_i_5_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[23]_i_6_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[23]_i_7_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[23]_i_8_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[23]_i_9_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[24]_i_10_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[24]_i_11_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[24]_i_12_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[24]_i_13_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[24]_i_14_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[24]_i_15_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[24]_i_16_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[24]_i_1_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[24]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[24]_i_4_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[24]_i_5_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[24]_i_6_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[24]_i_7_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[24]_i_8_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[24]_i_9_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[25]_i_1_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[25]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[25]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[25]_i_4_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[25]_i_5_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[25]_i_6_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[25]_i_7_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[25]_i_8_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[26]_i_10_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[26]_i_11_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[26]_i_12_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[26]_i_13_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[26]_i_1_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[26]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[26]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[26]_i_4_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[26]_i_5_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[26]_i_6_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[26]_i_7_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[26]_i_8_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[26]_i_9_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[27]_i_1_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[27]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[27]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[27]_i_4_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[27]_i_5_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[27]_i_6_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[27]_i_7_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[27]_i_8_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[27]_i_9_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[28]_i_1_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[28]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[28]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[28]_i_4_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[28]_i_5_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[28]_i_6_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[28]_i_7_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[28]_i_8_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[28]_i_9_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[29]_i_10_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[29]_i_11_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[29]_i_1_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[29]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[29]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[29]_i_4_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[29]_i_5_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[29]_i_6_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[29]_i_7_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[29]_i_8_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[29]_i_9_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[2]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[30]_i_1_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[30]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[30]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[30]_i_4_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[30]_i_5_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[30]_i_6_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_10_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_11_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_12_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_13_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_14_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_15_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_16_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_17_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_18_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_19_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_1_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_20_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_21_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_22_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_23_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_24_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_25_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_26_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_27_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_28_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_29_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_30_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_31_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_4_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_5_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_6_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_7_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_8_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[31]_i_9_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[3]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[4]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[5]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[6]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[6]_i_4_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[6]_i_5_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[6]_i_6_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[7]_i_1_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[7]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[7]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[8]_i_1_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[8]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[8]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[8]_i_4_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[8]_i_5_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[9]_i_1_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[9]_i_2_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[9]_i_3_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[9]_i_4_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[9]_i_5_n_0\ : STD_LOGIC;
  signal \mem_rdata_q[9]_i_6_n_0\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[10]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[11]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[12]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[13]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[14]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[15]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[16]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[17]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[18]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[19]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[20]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[21]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[22]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[23]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[24]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[25]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[26]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[27]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[28]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[29]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[30]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[31]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[4]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[5]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[6]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[7]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[8]\ : STD_LOGIC;
  signal \mem_rdata_q_reg_n_0_[9]\ : STD_LOGIC;
  signal mem_rdata_word : STD_LOGIC_VECTOR ( 7 to 7 );
  signal mem_state : STD_LOGIC;
  signal \mem_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \mem_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \mem_state[1]_i_4_n_0\ : STD_LOGIC;
  signal \^mem_state_reg[0]_0\ : STD_LOGIC;
  signal \^mem_state_reg[0]_1\ : STD_LOGIC;
  signal \mem_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \mem_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \^mem_valid\ : STD_LOGIC;
  signal mem_valid_i_1_n_0 : STD_LOGIC;
  signal \mem_wdata[10]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[11]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[12]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[13]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[14]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[15]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[16]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[17]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[18]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[19]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[20]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[21]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[22]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[23]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[24]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[25]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[26]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[27]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[28]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[29]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[30]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[31]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[31]_i_2_n_0\ : STD_LOGIC;
  signal \mem_wdata[8]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[9]_i_1_n_0\ : STD_LOGIC;
  signal mem_wordsize : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mem_wordsize[0]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wordsize[1]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wordsize[1]_i_3_n_0\ : STD_LOGIC;
  signal \mem_wordsize[1]_i_4_n_0\ : STD_LOGIC;
  signal \mem_wordsize[1]_i_5_n_0\ : STD_LOGIC;
  signal \mem_wordsize[1]_i_6_n_0\ : STD_LOGIC;
  signal \mem_wordsize_reg_n_0_[0]\ : STD_LOGIC;
  signal \mem_wordsize_reg_n_0_[1]\ : STD_LOGIC;
  signal \mem_wstrb[0]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wstrb[1]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wstrb[1]_i_2_n_0\ : STD_LOGIC;
  signal \mem_wstrb[2]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wstrb[3]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wstrb[3]_i_2_n_0\ : STD_LOGIC;
  signal \mem_wstrb[3]_i_5_n_0\ : STD_LOGIC;
  signal \mem_wstrb[3]_i_6_n_0\ : STD_LOGIC;
  signal next_irq_pending : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal p_10_in : STD_LOGIC;
  signal p_11_in : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_13_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_3_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_5_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_5_out : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal p_72_in : STD_LOGIC;
  signal \^prefetched_high_word_reg_0\ : STD_LOGIC;
  signal \reg_next_pc[10]_i_2_n_0\ : STD_LOGIC;
  signal \reg_next_pc[11]_i_2_n_0\ : STD_LOGIC;
  signal \reg_next_pc[12]_i_10_n_0\ : STD_LOGIC;
  signal \reg_next_pc[12]_i_11_n_0\ : STD_LOGIC;
  signal \reg_next_pc[12]_i_2_n_0\ : STD_LOGIC;
  signal \reg_next_pc[12]_i_4_n_0\ : STD_LOGIC;
  signal \reg_next_pc[12]_i_5_n_0\ : STD_LOGIC;
  signal \reg_next_pc[12]_i_6_n_0\ : STD_LOGIC;
  signal \reg_next_pc[12]_i_7_n_0\ : STD_LOGIC;
  signal \reg_next_pc[12]_i_8_n_0\ : STD_LOGIC;
  signal \reg_next_pc[12]_i_9_n_0\ : STD_LOGIC;
  signal \reg_next_pc[13]_i_2_n_0\ : STD_LOGIC;
  signal \reg_next_pc[14]_i_2_n_0\ : STD_LOGIC;
  signal \reg_next_pc[15]_i_2_n_0\ : STD_LOGIC;
  signal \reg_next_pc[16]_i_10_n_0\ : STD_LOGIC;
  signal \reg_next_pc[16]_i_11_n_0\ : STD_LOGIC;
  signal \reg_next_pc[16]_i_2_n_0\ : STD_LOGIC;
  signal \reg_next_pc[16]_i_4_n_0\ : STD_LOGIC;
  signal \reg_next_pc[16]_i_5_n_0\ : STD_LOGIC;
  signal \reg_next_pc[16]_i_6_n_0\ : STD_LOGIC;
  signal \reg_next_pc[16]_i_7_n_0\ : STD_LOGIC;
  signal \reg_next_pc[16]_i_8_n_0\ : STD_LOGIC;
  signal \reg_next_pc[16]_i_9_n_0\ : STD_LOGIC;
  signal \reg_next_pc[17]_i_2_n_0\ : STD_LOGIC;
  signal \reg_next_pc[18]_i_2_n_0\ : STD_LOGIC;
  signal \reg_next_pc[19]_i_2_n_0\ : STD_LOGIC;
  signal \reg_next_pc[1]_i_2_n_0\ : STD_LOGIC;
  signal \reg_next_pc[20]_i_10_n_0\ : STD_LOGIC;
  signal \reg_next_pc[20]_i_11_n_0\ : STD_LOGIC;
  signal \reg_next_pc[20]_i_2_n_0\ : STD_LOGIC;
  signal \reg_next_pc[20]_i_4_n_0\ : STD_LOGIC;
  signal \reg_next_pc[20]_i_5_n_0\ : STD_LOGIC;
  signal \reg_next_pc[20]_i_6_n_0\ : STD_LOGIC;
  signal \reg_next_pc[20]_i_7_n_0\ : STD_LOGIC;
  signal \reg_next_pc[20]_i_8_n_0\ : STD_LOGIC;
  signal \reg_next_pc[20]_i_9_n_0\ : STD_LOGIC;
  signal \reg_next_pc[21]_i_2_n_0\ : STD_LOGIC;
  signal \reg_next_pc[22]_i_2_n_0\ : STD_LOGIC;
  signal \reg_next_pc[23]_i_2_n_0\ : STD_LOGIC;
  signal \reg_next_pc[24]_i_10_n_0\ : STD_LOGIC;
  signal \reg_next_pc[24]_i_11_n_0\ : STD_LOGIC;
  signal \reg_next_pc[24]_i_2_n_0\ : STD_LOGIC;
  signal \reg_next_pc[24]_i_4_n_0\ : STD_LOGIC;
  signal \reg_next_pc[24]_i_5_n_0\ : STD_LOGIC;
  signal \reg_next_pc[24]_i_6_n_0\ : STD_LOGIC;
  signal \reg_next_pc[24]_i_7_n_0\ : STD_LOGIC;
  signal \reg_next_pc[24]_i_8_n_0\ : STD_LOGIC;
  signal \reg_next_pc[24]_i_9_n_0\ : STD_LOGIC;
  signal \reg_next_pc[25]_i_2_n_0\ : STD_LOGIC;
  signal \reg_next_pc[26]_i_2_n_0\ : STD_LOGIC;
  signal \reg_next_pc[27]_i_2_n_0\ : STD_LOGIC;
  signal \reg_next_pc[28]_i_2_n_0\ : STD_LOGIC;
  signal \reg_next_pc[29]_i_2_n_0\ : STD_LOGIC;
  signal \reg_next_pc[2]_i_2_n_0\ : STD_LOGIC;
  signal \reg_next_pc[30]_i_2_n_0\ : STD_LOGIC;
  signal \reg_next_pc[30]_i_3_n_0\ : STD_LOGIC;
  signal \reg_next_pc[30]_i_4_n_0\ : STD_LOGIC;
  signal \reg_next_pc[31]_i_10_n_0\ : STD_LOGIC;
  signal \reg_next_pc[31]_i_11_n_0\ : STD_LOGIC;
  signal \reg_next_pc[31]_i_12_n_0\ : STD_LOGIC;
  signal \reg_next_pc[31]_i_13_n_0\ : STD_LOGIC;
  signal \reg_next_pc[31]_i_14_n_0\ : STD_LOGIC;
  signal \reg_next_pc[31]_i_15_n_0\ : STD_LOGIC;
  signal \reg_next_pc[31]_i_16_n_0\ : STD_LOGIC;
  signal \reg_next_pc[31]_i_4_n_0\ : STD_LOGIC;
  signal \reg_next_pc[31]_i_5_n_0\ : STD_LOGIC;
  signal \reg_next_pc[31]_i_6_n_0\ : STD_LOGIC;
  signal \reg_next_pc[31]_i_7_n_0\ : STD_LOGIC;
  signal \reg_next_pc[31]_i_8_n_0\ : STD_LOGIC;
  signal \reg_next_pc[31]_i_9_n_0\ : STD_LOGIC;
  signal \reg_next_pc[3]_i_2_n_0\ : STD_LOGIC;
  signal \reg_next_pc[4]_i_10_n_0\ : STD_LOGIC;
  signal \reg_next_pc[4]_i_11_n_0\ : STD_LOGIC;
  signal \reg_next_pc[4]_i_12_n_0\ : STD_LOGIC;
  signal \reg_next_pc[4]_i_2_n_0\ : STD_LOGIC;
  signal \reg_next_pc[4]_i_4_n_0\ : STD_LOGIC;
  signal \reg_next_pc[4]_i_5_n_0\ : STD_LOGIC;
  signal \reg_next_pc[4]_i_6_n_0\ : STD_LOGIC;
  signal \reg_next_pc[4]_i_7_n_0\ : STD_LOGIC;
  signal \reg_next_pc[4]_i_8_n_0\ : STD_LOGIC;
  signal \reg_next_pc[4]_i_9_n_0\ : STD_LOGIC;
  signal \reg_next_pc[5]_i_2_n_0\ : STD_LOGIC;
  signal \reg_next_pc[6]_i_2_n_0\ : STD_LOGIC;
  signal \reg_next_pc[7]_i_2_n_0\ : STD_LOGIC;
  signal \reg_next_pc[8]_i_10_n_0\ : STD_LOGIC;
  signal \reg_next_pc[8]_i_11_n_0\ : STD_LOGIC;
  signal \reg_next_pc[8]_i_2_n_0\ : STD_LOGIC;
  signal \reg_next_pc[8]_i_4_n_0\ : STD_LOGIC;
  signal \reg_next_pc[8]_i_5_n_0\ : STD_LOGIC;
  signal \reg_next_pc[8]_i_6_n_0\ : STD_LOGIC;
  signal \reg_next_pc[8]_i_7_n_0\ : STD_LOGIC;
  signal \reg_next_pc[8]_i_8_n_0\ : STD_LOGIC;
  signal \reg_next_pc[8]_i_9_n_0\ : STD_LOGIC;
  signal \reg_next_pc[9]_i_2_n_0\ : STD_LOGIC;
  signal \reg_next_pc_reg[12]_i_3_n_0\ : STD_LOGIC;
  signal \reg_next_pc_reg[12]_i_3_n_1\ : STD_LOGIC;
  signal \reg_next_pc_reg[12]_i_3_n_2\ : STD_LOGIC;
  signal \reg_next_pc_reg[12]_i_3_n_3\ : STD_LOGIC;
  signal \reg_next_pc_reg[12]_i_3_n_4\ : STD_LOGIC;
  signal \reg_next_pc_reg[12]_i_3_n_5\ : STD_LOGIC;
  signal \reg_next_pc_reg[12]_i_3_n_6\ : STD_LOGIC;
  signal \reg_next_pc_reg[12]_i_3_n_7\ : STD_LOGIC;
  signal \reg_next_pc_reg[16]_i_3_n_0\ : STD_LOGIC;
  signal \reg_next_pc_reg[16]_i_3_n_1\ : STD_LOGIC;
  signal \reg_next_pc_reg[16]_i_3_n_2\ : STD_LOGIC;
  signal \reg_next_pc_reg[16]_i_3_n_3\ : STD_LOGIC;
  signal \reg_next_pc_reg[16]_i_3_n_4\ : STD_LOGIC;
  signal \reg_next_pc_reg[16]_i_3_n_5\ : STD_LOGIC;
  signal \reg_next_pc_reg[16]_i_3_n_6\ : STD_LOGIC;
  signal \reg_next_pc_reg[16]_i_3_n_7\ : STD_LOGIC;
  signal \reg_next_pc_reg[20]_i_3_n_0\ : STD_LOGIC;
  signal \reg_next_pc_reg[20]_i_3_n_1\ : STD_LOGIC;
  signal \reg_next_pc_reg[20]_i_3_n_2\ : STD_LOGIC;
  signal \reg_next_pc_reg[20]_i_3_n_3\ : STD_LOGIC;
  signal \reg_next_pc_reg[20]_i_3_n_4\ : STD_LOGIC;
  signal \reg_next_pc_reg[20]_i_3_n_5\ : STD_LOGIC;
  signal \reg_next_pc_reg[20]_i_3_n_6\ : STD_LOGIC;
  signal \reg_next_pc_reg[20]_i_3_n_7\ : STD_LOGIC;
  signal \reg_next_pc_reg[24]_i_3_n_0\ : STD_LOGIC;
  signal \reg_next_pc_reg[24]_i_3_n_1\ : STD_LOGIC;
  signal \reg_next_pc_reg[24]_i_3_n_2\ : STD_LOGIC;
  signal \reg_next_pc_reg[24]_i_3_n_3\ : STD_LOGIC;
  signal \reg_next_pc_reg[24]_i_3_n_4\ : STD_LOGIC;
  signal \reg_next_pc_reg[24]_i_3_n_5\ : STD_LOGIC;
  signal \reg_next_pc_reg[24]_i_3_n_6\ : STD_LOGIC;
  signal \reg_next_pc_reg[24]_i_3_n_7\ : STD_LOGIC;
  signal \reg_next_pc_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \reg_next_pc_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \reg_next_pc_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \reg_next_pc_reg[31]_i_2_n_6\ : STD_LOGIC;
  signal \reg_next_pc_reg[31]_i_2_n_7\ : STD_LOGIC;
  signal \reg_next_pc_reg[31]_i_3_n_0\ : STD_LOGIC;
  signal \reg_next_pc_reg[31]_i_3_n_1\ : STD_LOGIC;
  signal \reg_next_pc_reg[31]_i_3_n_2\ : STD_LOGIC;
  signal \reg_next_pc_reg[31]_i_3_n_3\ : STD_LOGIC;
  signal \reg_next_pc_reg[31]_i_3_n_4\ : STD_LOGIC;
  signal \reg_next_pc_reg[31]_i_3_n_5\ : STD_LOGIC;
  signal \reg_next_pc_reg[31]_i_3_n_6\ : STD_LOGIC;
  signal \reg_next_pc_reg[31]_i_3_n_7\ : STD_LOGIC;
  signal \reg_next_pc_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \reg_next_pc_reg[4]_i_3_n_1\ : STD_LOGIC;
  signal \reg_next_pc_reg[4]_i_3_n_2\ : STD_LOGIC;
  signal \reg_next_pc_reg[4]_i_3_n_3\ : STD_LOGIC;
  signal \reg_next_pc_reg[4]_i_3_n_4\ : STD_LOGIC;
  signal \reg_next_pc_reg[4]_i_3_n_5\ : STD_LOGIC;
  signal \reg_next_pc_reg[4]_i_3_n_6\ : STD_LOGIC;
  signal \reg_next_pc_reg[4]_i_3_n_7\ : STD_LOGIC;
  signal \reg_next_pc_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \reg_next_pc_reg[8]_i_3_n_1\ : STD_LOGIC;
  signal \reg_next_pc_reg[8]_i_3_n_2\ : STD_LOGIC;
  signal \reg_next_pc_reg[8]_i_3_n_3\ : STD_LOGIC;
  signal \reg_next_pc_reg[8]_i_3_n_4\ : STD_LOGIC;
  signal \reg_next_pc_reg[8]_i_3_n_5\ : STD_LOGIC;
  signal \reg_next_pc_reg[8]_i_3_n_6\ : STD_LOGIC;
  signal \reg_next_pc_reg[8]_i_3_n_7\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[10]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[11]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[12]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[13]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[14]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[15]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[16]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[17]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[18]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[19]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[1]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[20]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[21]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[22]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[23]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[24]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[25]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[26]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[27]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[28]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[29]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[2]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[30]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[31]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[3]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[4]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[5]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[6]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[7]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[8]\ : STD_LOGIC;
  signal \reg_next_pc_reg_n_0_[9]\ : STD_LOGIC;
  signal reg_op1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \reg_op1[0]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op1[10]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op1[10]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op1[10]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op1[11]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op1[11]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op1[11]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op1[11]_i_6_n_0\ : STD_LOGIC;
  signal \reg_op1[11]_i_7_n_0\ : STD_LOGIC;
  signal \reg_op1[11]_i_8_n_0\ : STD_LOGIC;
  signal \reg_op1[11]_i_9_n_0\ : STD_LOGIC;
  signal \reg_op1[12]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op1[12]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op1[12]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op1[13]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op1[13]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op1[13]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op1[14]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op1[14]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op1[14]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op1[15]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op1[15]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op1[15]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op1[15]_i_6_n_0\ : STD_LOGIC;
  signal \reg_op1[15]_i_7_n_0\ : STD_LOGIC;
  signal \reg_op1[15]_i_8_n_0\ : STD_LOGIC;
  signal \reg_op1[15]_i_9_n_0\ : STD_LOGIC;
  signal \reg_op1[16]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op1[16]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op1[16]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op1[17]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op1[17]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op1[17]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op1[18]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op1[18]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op1[18]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op1[19]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op1[19]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op1[19]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op1[19]_i_6_n_0\ : STD_LOGIC;
  signal \reg_op1[19]_i_7_n_0\ : STD_LOGIC;
  signal \reg_op1[19]_i_8_n_0\ : STD_LOGIC;
  signal \reg_op1[19]_i_9_n_0\ : STD_LOGIC;
  signal \reg_op1[1]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op1[1]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op1[20]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op1[20]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op1[20]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op1[21]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op1[21]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op1[21]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op1[22]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op1[22]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op1[22]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op1[23]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op1[23]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op1[23]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op1[23]_i_6_n_0\ : STD_LOGIC;
  signal \reg_op1[23]_i_7_n_0\ : STD_LOGIC;
  signal \reg_op1[23]_i_8_n_0\ : STD_LOGIC;
  signal \reg_op1[23]_i_9_n_0\ : STD_LOGIC;
  signal \reg_op1[24]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op1[24]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op1[24]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op1[25]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op1[25]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op1[25]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op1[26]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op1[26]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op1[26]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op1[27]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op1[27]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op1[27]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op1[27]_i_6_n_0\ : STD_LOGIC;
  signal \reg_op1[27]_i_7_n_0\ : STD_LOGIC;
  signal \reg_op1[27]_i_8_n_0\ : STD_LOGIC;
  signal \reg_op1[27]_i_9_n_0\ : STD_LOGIC;
  signal \reg_op1[28]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op1[28]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op1[29]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op1[29]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op1[2]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op1[2]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op1[30]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op1[30]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op1[30]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op1[30]_i_5_n_0\ : STD_LOGIC;
  signal \reg_op1[30]_i_6_n_0\ : STD_LOGIC;
  signal \reg_op1[30]_i_7_n_0\ : STD_LOGIC;
  signal \reg_op1[31]_i_10_n_0\ : STD_LOGIC;
  signal \reg_op1[31]_i_12_n_0\ : STD_LOGIC;
  signal \reg_op1[31]_i_13_n_0\ : STD_LOGIC;
  signal \reg_op1[31]_i_14_n_0\ : STD_LOGIC;
  signal \reg_op1[31]_i_15_n_0\ : STD_LOGIC;
  signal \reg_op1[31]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op1[31]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op1[31]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op1[31]_i_5_n_0\ : STD_LOGIC;
  signal \reg_op1[31]_i_6_n_0\ : STD_LOGIC;
  signal \reg_op1[31]_i_7_n_0\ : STD_LOGIC;
  signal \reg_op1[31]_i_8_n_0\ : STD_LOGIC;
  signal \reg_op1[31]_i_9_n_0\ : STD_LOGIC;
  signal \reg_op1[3]_i_10_n_0\ : STD_LOGIC;
  signal \reg_op1[3]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op1[3]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op1[3]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op1[3]_i_5_n_0\ : STD_LOGIC;
  signal \reg_op1[3]_i_7_n_0\ : STD_LOGIC;
  signal \reg_op1[3]_i_8_n_0\ : STD_LOGIC;
  signal \reg_op1[3]_i_9_n_0\ : STD_LOGIC;
  signal \reg_op1[4]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op1[4]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op1[4]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op1[5]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op1[5]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op1[5]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op1[6]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op1[6]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op1[6]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op1[7]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op1[7]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op1[7]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op1[7]_i_6_n_0\ : STD_LOGIC;
  signal \reg_op1[7]_i_7_n_0\ : STD_LOGIC;
  signal \reg_op1[7]_i_8_n_0\ : STD_LOGIC;
  signal \reg_op1[7]_i_9_n_0\ : STD_LOGIC;
  signal \reg_op1[8]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op1[8]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op1[8]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op1[9]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op1[9]_i_3_n_0\ : STD_LOGIC;
  signal \reg_op1[9]_i_4_n_0\ : STD_LOGIC;
  signal \reg_op1_reg[11]_i_5_n_0\ : STD_LOGIC;
  signal \reg_op1_reg[11]_i_5_n_1\ : STD_LOGIC;
  signal \reg_op1_reg[11]_i_5_n_2\ : STD_LOGIC;
  signal \reg_op1_reg[11]_i_5_n_3\ : STD_LOGIC;
  signal \reg_op1_reg[11]_i_5_n_4\ : STD_LOGIC;
  signal \reg_op1_reg[11]_i_5_n_5\ : STD_LOGIC;
  signal \reg_op1_reg[11]_i_5_n_6\ : STD_LOGIC;
  signal \reg_op1_reg[11]_i_5_n_7\ : STD_LOGIC;
  signal \reg_op1_reg[15]_i_5_n_0\ : STD_LOGIC;
  signal \reg_op1_reg[15]_i_5_n_1\ : STD_LOGIC;
  signal \reg_op1_reg[15]_i_5_n_2\ : STD_LOGIC;
  signal \reg_op1_reg[15]_i_5_n_3\ : STD_LOGIC;
  signal \reg_op1_reg[15]_i_5_n_4\ : STD_LOGIC;
  signal \reg_op1_reg[15]_i_5_n_5\ : STD_LOGIC;
  signal \reg_op1_reg[15]_i_5_n_6\ : STD_LOGIC;
  signal \reg_op1_reg[15]_i_5_n_7\ : STD_LOGIC;
  signal \reg_op1_reg[19]_i_5_n_0\ : STD_LOGIC;
  signal \reg_op1_reg[19]_i_5_n_1\ : STD_LOGIC;
  signal \reg_op1_reg[19]_i_5_n_2\ : STD_LOGIC;
  signal \reg_op1_reg[19]_i_5_n_3\ : STD_LOGIC;
  signal \reg_op1_reg[19]_i_5_n_4\ : STD_LOGIC;
  signal \reg_op1_reg[19]_i_5_n_5\ : STD_LOGIC;
  signal \reg_op1_reg[19]_i_5_n_6\ : STD_LOGIC;
  signal \reg_op1_reg[19]_i_5_n_7\ : STD_LOGIC;
  signal \reg_op1_reg[23]_i_5_n_0\ : STD_LOGIC;
  signal \reg_op1_reg[23]_i_5_n_1\ : STD_LOGIC;
  signal \reg_op1_reg[23]_i_5_n_2\ : STD_LOGIC;
  signal \reg_op1_reg[23]_i_5_n_3\ : STD_LOGIC;
  signal \reg_op1_reg[23]_i_5_n_4\ : STD_LOGIC;
  signal \reg_op1_reg[23]_i_5_n_5\ : STD_LOGIC;
  signal \reg_op1_reg[23]_i_5_n_6\ : STD_LOGIC;
  signal \reg_op1_reg[23]_i_5_n_7\ : STD_LOGIC;
  signal \reg_op1_reg[27]_i_5_n_0\ : STD_LOGIC;
  signal \reg_op1_reg[27]_i_5_n_1\ : STD_LOGIC;
  signal \reg_op1_reg[27]_i_5_n_2\ : STD_LOGIC;
  signal \reg_op1_reg[27]_i_5_n_3\ : STD_LOGIC;
  signal \reg_op1_reg[27]_i_5_n_4\ : STD_LOGIC;
  signal \reg_op1_reg[27]_i_5_n_5\ : STD_LOGIC;
  signal \reg_op1_reg[27]_i_5_n_6\ : STD_LOGIC;
  signal \reg_op1_reg[27]_i_5_n_7\ : STD_LOGIC;
  signal \reg_op1_reg[31]_i_11_n_1\ : STD_LOGIC;
  signal \reg_op1_reg[31]_i_11_n_2\ : STD_LOGIC;
  signal \reg_op1_reg[31]_i_11_n_3\ : STD_LOGIC;
  signal \reg_op1_reg[31]_i_11_n_4\ : STD_LOGIC;
  signal \reg_op1_reg[31]_i_11_n_5\ : STD_LOGIC;
  signal \reg_op1_reg[31]_i_11_n_6\ : STD_LOGIC;
  signal \reg_op1_reg[31]_i_11_n_7\ : STD_LOGIC;
  signal \reg_op1_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \reg_op1_reg[3]_i_6_n_1\ : STD_LOGIC;
  signal \reg_op1_reg[3]_i_6_n_2\ : STD_LOGIC;
  signal \reg_op1_reg[3]_i_6_n_3\ : STD_LOGIC;
  signal \reg_op1_reg[3]_i_6_n_4\ : STD_LOGIC;
  signal \reg_op1_reg[3]_i_6_n_5\ : STD_LOGIC;
  signal \reg_op1_reg[3]_i_6_n_6\ : STD_LOGIC;
  signal \reg_op1_reg[3]_i_6_n_7\ : STD_LOGIC;
  signal \reg_op1_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \reg_op1_reg[7]_i_5_n_1\ : STD_LOGIC;
  signal \reg_op1_reg[7]_i_5_n_2\ : STD_LOGIC;
  signal \reg_op1_reg[7]_i_5_n_3\ : STD_LOGIC;
  signal \reg_op1_reg[7]_i_5_n_4\ : STD_LOGIC;
  signal \reg_op1_reg[7]_i_5_n_5\ : STD_LOGIC;
  signal \reg_op1_reg[7]_i_5_n_6\ : STD_LOGIC;
  signal \reg_op1_reg[7]_i_5_n_7\ : STD_LOGIC;
  signal \reg_op1_reg_n_0_[0]\ : STD_LOGIC;
  signal \reg_op1_reg_n_0_[10]\ : STD_LOGIC;
  signal \reg_op1_reg_n_0_[11]\ : STD_LOGIC;
  signal \reg_op1_reg_n_0_[12]\ : STD_LOGIC;
  signal \reg_op1_reg_n_0_[13]\ : STD_LOGIC;
  signal \reg_op1_reg_n_0_[14]\ : STD_LOGIC;
  signal \reg_op1_reg_n_0_[15]\ : STD_LOGIC;
  signal \reg_op1_reg_n_0_[16]\ : STD_LOGIC;
  signal \reg_op1_reg_n_0_[17]\ : STD_LOGIC;
  signal \reg_op1_reg_n_0_[18]\ : STD_LOGIC;
  signal \reg_op1_reg_n_0_[19]\ : STD_LOGIC;
  signal \reg_op1_reg_n_0_[1]\ : STD_LOGIC;
  signal \reg_op1_reg_n_0_[20]\ : STD_LOGIC;
  signal \reg_op1_reg_n_0_[21]\ : STD_LOGIC;
  signal \reg_op1_reg_n_0_[22]\ : STD_LOGIC;
  signal \reg_op1_reg_n_0_[23]\ : STD_LOGIC;
  signal \reg_op1_reg_n_0_[24]\ : STD_LOGIC;
  signal \reg_op1_reg_n_0_[25]\ : STD_LOGIC;
  signal \reg_op1_reg_n_0_[26]\ : STD_LOGIC;
  signal \reg_op1_reg_n_0_[27]\ : STD_LOGIC;
  signal \reg_op1_reg_n_0_[28]\ : STD_LOGIC;
  signal \reg_op1_reg_n_0_[29]\ : STD_LOGIC;
  signal \reg_op1_reg_n_0_[2]\ : STD_LOGIC;
  signal \reg_op1_reg_n_0_[30]\ : STD_LOGIC;
  signal \reg_op1_reg_n_0_[31]\ : STD_LOGIC;
  signal \reg_op1_reg_n_0_[3]\ : STD_LOGIC;
  signal \reg_op1_reg_n_0_[4]\ : STD_LOGIC;
  signal \reg_op1_reg_n_0_[5]\ : STD_LOGIC;
  signal \reg_op1_reg_n_0_[6]\ : STD_LOGIC;
  signal \reg_op1_reg_n_0_[7]\ : STD_LOGIC;
  signal \reg_op1_reg_n_0_[8]\ : STD_LOGIC;
  signal \reg_op1_reg_n_0_[9]\ : STD_LOGIC;
  signal \reg_op2[0]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[10]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[11]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[12]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[13]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[14]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[15]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[16]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[17]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[18]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[19]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[1]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[20]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[21]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[22]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[23]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[24]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[25]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[26]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[27]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[28]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[29]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[2]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[30]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[31]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[31]_i_2_n_0\ : STD_LOGIC;
  signal \reg_op2[3]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[4]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[5]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[6]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[7]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[8]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2[9]_i_1_n_0\ : STD_LOGIC;
  signal \reg_op2_reg_n_0_[0]\ : STD_LOGIC;
  signal \reg_op2_reg_n_0_[10]\ : STD_LOGIC;
  signal \reg_op2_reg_n_0_[11]\ : STD_LOGIC;
  signal \reg_op2_reg_n_0_[12]\ : STD_LOGIC;
  signal \reg_op2_reg_n_0_[13]\ : STD_LOGIC;
  signal \reg_op2_reg_n_0_[14]\ : STD_LOGIC;
  signal \reg_op2_reg_n_0_[15]\ : STD_LOGIC;
  signal \reg_op2_reg_n_0_[16]\ : STD_LOGIC;
  signal \reg_op2_reg_n_0_[17]\ : STD_LOGIC;
  signal \reg_op2_reg_n_0_[18]\ : STD_LOGIC;
  signal \reg_op2_reg_n_0_[19]\ : STD_LOGIC;
  signal \reg_op2_reg_n_0_[1]\ : STD_LOGIC;
  signal \reg_op2_reg_n_0_[20]\ : STD_LOGIC;
  signal \reg_op2_reg_n_0_[21]\ : STD_LOGIC;
  signal \reg_op2_reg_n_0_[22]\ : STD_LOGIC;
  signal \reg_op2_reg_n_0_[23]\ : STD_LOGIC;
  signal \reg_op2_reg_n_0_[24]\ : STD_LOGIC;
  signal \reg_op2_reg_n_0_[25]\ : STD_LOGIC;
  signal \reg_op2_reg_n_0_[26]\ : STD_LOGIC;
  signal \reg_op2_reg_n_0_[27]\ : STD_LOGIC;
  signal \reg_op2_reg_n_0_[28]\ : STD_LOGIC;
  signal \reg_op2_reg_n_0_[29]\ : STD_LOGIC;
  signal \reg_op2_reg_n_0_[2]\ : STD_LOGIC;
  signal \reg_op2_reg_n_0_[30]\ : STD_LOGIC;
  signal \reg_op2_reg_n_0_[31]\ : STD_LOGIC;
  signal \reg_op2_reg_n_0_[3]\ : STD_LOGIC;
  signal \reg_op2_reg_n_0_[4]\ : STD_LOGIC;
  signal \reg_op2_reg_n_0_[5]\ : STD_LOGIC;
  signal \reg_op2_reg_n_0_[6]\ : STD_LOGIC;
  signal \reg_op2_reg_n_0_[7]\ : STD_LOGIC;
  signal \reg_op2_reg_n_0_[8]\ : STD_LOGIC;
  signal \reg_op2_reg_n_0_[9]\ : STD_LOGIC;
  signal reg_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal reg_out1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \reg_out[0]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[0]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[0]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[0]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[0]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[0]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out[10]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[10]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[10]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[10]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[10]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[10]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out[10]_i_8_n_0\ : STD_LOGIC;
  signal \reg_out[11]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[11]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[11]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[11]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[11]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[11]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out[11]_i_8_n_0\ : STD_LOGIC;
  signal \reg_out[12]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[12]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[12]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[12]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[12]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[12]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out[12]_i_8_n_0\ : STD_LOGIC;
  signal \reg_out[13]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[13]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[13]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[13]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[13]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[13]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out[13]_i_8_n_0\ : STD_LOGIC;
  signal \reg_out[14]_i_10_n_0\ : STD_LOGIC;
  signal \reg_out[14]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[14]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[14]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[14]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[14]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[14]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out[14]_i_8_n_0\ : STD_LOGIC;
  signal \reg_out[14]_i_9_n_0\ : STD_LOGIC;
  signal \reg_out[15]_i_10_n_0\ : STD_LOGIC;
  signal \reg_out[15]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[15]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[15]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[15]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[15]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[15]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out[15]_i_8_n_0\ : STD_LOGIC;
  signal \reg_out[15]_i_9_n_0\ : STD_LOGIC;
  signal \reg_out[16]_i_10_n_0\ : STD_LOGIC;
  signal \reg_out[16]_i_11_n_0\ : STD_LOGIC;
  signal \reg_out[16]_i_12_n_0\ : STD_LOGIC;
  signal \reg_out[16]_i_13_n_0\ : STD_LOGIC;
  signal \reg_out[16]_i_14_n_0\ : STD_LOGIC;
  signal \reg_out[16]_i_15_n_0\ : STD_LOGIC;
  signal \reg_out[16]_i_16_n_0\ : STD_LOGIC;
  signal \reg_out[16]_i_17_n_0\ : STD_LOGIC;
  signal \reg_out[16]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[16]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[16]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[16]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[16]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[16]_i_8_n_0\ : STD_LOGIC;
  signal \reg_out[17]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[17]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[17]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[17]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[17]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[17]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out[18]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[18]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[18]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[18]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[18]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[18]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out[19]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[19]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[19]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[19]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[19]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[19]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out[1]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[1]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[1]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[1]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[1]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[1]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out[20]_i_10_n_0\ : STD_LOGIC;
  signal \reg_out[20]_i_11_n_0\ : STD_LOGIC;
  signal \reg_out[20]_i_12_n_0\ : STD_LOGIC;
  signal \reg_out[20]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[20]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[20]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[20]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[20]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[20]_i_8_n_0\ : STD_LOGIC;
  signal \reg_out[20]_i_9_n_0\ : STD_LOGIC;
  signal \reg_out[21]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[21]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[21]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[21]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[21]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[21]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out[22]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[22]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[22]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[22]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[22]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[22]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out[23]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[23]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[23]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[23]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[23]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[23]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out[24]_i_10_n_0\ : STD_LOGIC;
  signal \reg_out[24]_i_11_n_0\ : STD_LOGIC;
  signal \reg_out[24]_i_12_n_0\ : STD_LOGIC;
  signal \reg_out[24]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[24]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[24]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[24]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[24]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[24]_i_8_n_0\ : STD_LOGIC;
  signal \reg_out[24]_i_9_n_0\ : STD_LOGIC;
  signal \reg_out[25]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[25]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[25]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[25]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[25]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[25]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out[26]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[26]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[26]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[26]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[26]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[26]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out[27]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[27]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[27]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[27]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[27]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[27]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out[28]_i_10_n_0\ : STD_LOGIC;
  signal \reg_out[28]_i_11_n_0\ : STD_LOGIC;
  signal \reg_out[28]_i_12_n_0\ : STD_LOGIC;
  signal \reg_out[28]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[28]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[28]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[28]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[28]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[28]_i_8_n_0\ : STD_LOGIC;
  signal \reg_out[28]_i_9_n_0\ : STD_LOGIC;
  signal \reg_out[29]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[29]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[29]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[29]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[29]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[29]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out[2]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[2]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[2]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[2]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[2]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[2]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out[30]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[30]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[30]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[30]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[30]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[30]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out[31]_i_10_n_0\ : STD_LOGIC;
  signal \reg_out[31]_i_12_n_0\ : STD_LOGIC;
  signal \reg_out[31]_i_13_n_0\ : STD_LOGIC;
  signal \reg_out[31]_i_14_n_0\ : STD_LOGIC;
  signal \reg_out[31]_i_15_n_0\ : STD_LOGIC;
  signal \reg_out[31]_i_16_n_0\ : STD_LOGIC;
  signal \reg_out[31]_i_17_n_0\ : STD_LOGIC;
  signal \reg_out[31]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[31]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[31]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[31]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[31]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[31]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out[31]_i_8_n_0\ : STD_LOGIC;
  signal \reg_out[3]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[3]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[3]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[3]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[3]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[3]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out[4]_i_10_n_0\ : STD_LOGIC;
  signal \reg_out[4]_i_11_n_0\ : STD_LOGIC;
  signal \reg_out[4]_i_12_n_0\ : STD_LOGIC;
  signal \reg_out[4]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[4]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[4]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[4]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[4]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out[4]_i_8_n_0\ : STD_LOGIC;
  signal \reg_out[4]_i_9_n_0\ : STD_LOGIC;
  signal \reg_out[5]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[5]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[5]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[5]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[5]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[5]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out[6]_i_10_n_0\ : STD_LOGIC;
  signal \reg_out[6]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[6]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[6]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[6]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[6]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[6]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out[6]_i_8_n_0\ : STD_LOGIC;
  signal \reg_out[6]_i_9_n_0\ : STD_LOGIC;
  signal \reg_out[7]_i_10_n_0\ : STD_LOGIC;
  signal \reg_out[7]_i_11_n_0\ : STD_LOGIC;
  signal \reg_out[7]_i_12_n_0\ : STD_LOGIC;
  signal \reg_out[7]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[7]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[7]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[7]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[7]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out[7]_i_8_n_0\ : STD_LOGIC;
  signal \reg_out[7]_i_9_n_0\ : STD_LOGIC;
  signal \reg_out[8]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[8]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[8]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[8]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[8]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[8]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out[8]_i_8_n_0\ : STD_LOGIC;
  signal \reg_out[9]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out[9]_i_3_n_0\ : STD_LOGIC;
  signal \reg_out[9]_i_4_n_0\ : STD_LOGIC;
  signal \reg_out[9]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out[9]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out[9]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out[9]_i_8_n_0\ : STD_LOGIC;
  signal \reg_out_reg[16]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out_reg[16]_i_7_n_1\ : STD_LOGIC;
  signal \reg_out_reg[16]_i_7_n_2\ : STD_LOGIC;
  signal \reg_out_reg[16]_i_7_n_3\ : STD_LOGIC;
  signal \reg_out_reg[16]_i_7_n_4\ : STD_LOGIC;
  signal \reg_out_reg[16]_i_7_n_5\ : STD_LOGIC;
  signal \reg_out_reg[16]_i_7_n_6\ : STD_LOGIC;
  signal \reg_out_reg[16]_i_7_n_7\ : STD_LOGIC;
  signal \reg_out_reg[16]_i_9_n_0\ : STD_LOGIC;
  signal \reg_out_reg[16]_i_9_n_1\ : STD_LOGIC;
  signal \reg_out_reg[16]_i_9_n_2\ : STD_LOGIC;
  signal \reg_out_reg[16]_i_9_n_3\ : STD_LOGIC;
  signal \reg_out_reg[16]_i_9_n_4\ : STD_LOGIC;
  signal \reg_out_reg[16]_i_9_n_5\ : STD_LOGIC;
  signal \reg_out_reg[16]_i_9_n_6\ : STD_LOGIC;
  signal \reg_out_reg[16]_i_9_n_7\ : STD_LOGIC;
  signal \reg_out_reg[20]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out_reg[20]_i_7_n_1\ : STD_LOGIC;
  signal \reg_out_reg[20]_i_7_n_2\ : STD_LOGIC;
  signal \reg_out_reg[20]_i_7_n_3\ : STD_LOGIC;
  signal \reg_out_reg[20]_i_7_n_4\ : STD_LOGIC;
  signal \reg_out_reg[20]_i_7_n_5\ : STD_LOGIC;
  signal \reg_out_reg[20]_i_7_n_6\ : STD_LOGIC;
  signal \reg_out_reg[20]_i_7_n_7\ : STD_LOGIC;
  signal \reg_out_reg[24]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out_reg[24]_i_7_n_1\ : STD_LOGIC;
  signal \reg_out_reg[24]_i_7_n_2\ : STD_LOGIC;
  signal \reg_out_reg[24]_i_7_n_3\ : STD_LOGIC;
  signal \reg_out_reg[24]_i_7_n_4\ : STD_LOGIC;
  signal \reg_out_reg[24]_i_7_n_5\ : STD_LOGIC;
  signal \reg_out_reg[24]_i_7_n_6\ : STD_LOGIC;
  signal \reg_out_reg[24]_i_7_n_7\ : STD_LOGIC;
  signal \reg_out_reg[28]_i_7_n_0\ : STD_LOGIC;
  signal \reg_out_reg[28]_i_7_n_1\ : STD_LOGIC;
  signal \reg_out_reg[28]_i_7_n_2\ : STD_LOGIC;
  signal \reg_out_reg[28]_i_7_n_3\ : STD_LOGIC;
  signal \reg_out_reg[28]_i_7_n_4\ : STD_LOGIC;
  signal \reg_out_reg[28]_i_7_n_5\ : STD_LOGIC;
  signal \reg_out_reg[28]_i_7_n_6\ : STD_LOGIC;
  signal \reg_out_reg[28]_i_7_n_7\ : STD_LOGIC;
  signal \reg_out_reg[31]_i_11_n_2\ : STD_LOGIC;
  signal \reg_out_reg[31]_i_11_n_3\ : STD_LOGIC;
  signal \reg_out_reg[31]_i_11_n_5\ : STD_LOGIC;
  signal \reg_out_reg[31]_i_11_n_6\ : STD_LOGIC;
  signal \reg_out_reg[31]_i_11_n_7\ : STD_LOGIC;
  signal \reg_out_reg[4]_i_6_n_0\ : STD_LOGIC;
  signal \reg_out_reg[4]_i_6_n_1\ : STD_LOGIC;
  signal \reg_out_reg[4]_i_6_n_2\ : STD_LOGIC;
  signal \reg_out_reg[4]_i_6_n_3\ : STD_LOGIC;
  signal \reg_out_reg[4]_i_6_n_4\ : STD_LOGIC;
  signal \reg_out_reg[4]_i_6_n_5\ : STD_LOGIC;
  signal \reg_out_reg[4]_i_6_n_6\ : STD_LOGIC;
  signal \reg_out_reg[4]_i_6_n_7\ : STD_LOGIC;
  signal \reg_out_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \reg_out_reg[7]_i_5_n_1\ : STD_LOGIC;
  signal \reg_out_reg[7]_i_5_n_2\ : STD_LOGIC;
  signal \reg_out_reg[7]_i_5_n_3\ : STD_LOGIC;
  signal \reg_out_reg[7]_i_5_n_4\ : STD_LOGIC;
  signal \reg_out_reg[7]_i_5_n_5\ : STD_LOGIC;
  signal \reg_out_reg[7]_i_5_n_6\ : STD_LOGIC;
  signal \reg_out_reg[7]_i_5_n_7\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[0]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[10]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[11]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[12]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[13]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[14]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[15]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[16]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[17]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[18]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[19]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[1]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[20]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[21]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[22]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[23]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[24]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[25]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[26]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[27]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[28]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[29]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[2]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[30]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[31]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[3]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[4]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[5]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[6]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[7]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[8]\ : STD_LOGIC;
  signal \reg_out_reg_n_0_[9]\ : STD_LOGIC;
  signal \reg_pc[31]_i_2_n_0\ : STD_LOGIC;
  signal \reg_pc[31]_i_3_n_0\ : STD_LOGIC;
  signal \reg_pc[4]_i_2_n_0\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[10]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[11]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[12]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[13]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[14]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[15]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[16]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[17]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[18]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[19]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[1]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[20]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[21]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[22]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[23]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[24]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[25]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[26]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[27]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[28]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[29]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[2]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[30]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[31]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[3]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[4]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[5]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[6]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[7]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[8]\ : STD_LOGIC;
  signal \reg_pc_reg_n_0_[9]\ : STD_LOGIC;
  signal reg_sh : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal reg_sh1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \reg_sh[0]_i_2_n_0\ : STD_LOGIC;
  signal \reg_sh[1]_i_2_n_0\ : STD_LOGIC;
  signal \reg_sh[2]_i_2_n_0\ : STD_LOGIC;
  signal \reg_sh[3]_i_2_n_0\ : STD_LOGIC;
  signal \reg_sh[3]_i_3_n_0\ : STD_LOGIC;
  signal \reg_sh[4]_i_2_n_0\ : STD_LOGIC;
  signal \reg_sh[4]_i_3_n_0\ : STD_LOGIC;
  signal \reg_sh_reg_n_0_[0]\ : STD_LOGIC;
  signal \reg_sh_reg_n_0_[1]\ : STD_LOGIC;
  signal \reg_sh_reg_n_0_[2]\ : STD_LOGIC;
  signal \reg_sh_reg_n_0_[3]\ : STD_LOGIC;
  signal \reg_sh_reg_n_0_[4]\ : STD_LOGIC;
  signal \^resetn_0\ : STD_LOGIC;
  signal timer : STD_LOGIC;
  signal \timer[0]_i_1_n_0\ : STD_LOGIC;
  signal \timer[10]_i_1_n_0\ : STD_LOGIC;
  signal \timer[11]_i_1_n_0\ : STD_LOGIC;
  signal \timer[12]_i_1_n_0\ : STD_LOGIC;
  signal \timer[12]_i_3_n_0\ : STD_LOGIC;
  signal \timer[12]_i_4_n_0\ : STD_LOGIC;
  signal \timer[12]_i_5_n_0\ : STD_LOGIC;
  signal \timer[12]_i_6_n_0\ : STD_LOGIC;
  signal \timer[13]_i_1_n_0\ : STD_LOGIC;
  signal \timer[14]_i_1_n_0\ : STD_LOGIC;
  signal \timer[15]_i_1_n_0\ : STD_LOGIC;
  signal \timer[16]_i_1_n_0\ : STD_LOGIC;
  signal \timer[16]_i_3_n_0\ : STD_LOGIC;
  signal \timer[16]_i_4_n_0\ : STD_LOGIC;
  signal \timer[16]_i_5_n_0\ : STD_LOGIC;
  signal \timer[16]_i_6_n_0\ : STD_LOGIC;
  signal \timer[17]_i_1_n_0\ : STD_LOGIC;
  signal \timer[18]_i_1_n_0\ : STD_LOGIC;
  signal \timer[19]_i_1_n_0\ : STD_LOGIC;
  signal \timer[1]_i_1_n_0\ : STD_LOGIC;
  signal \timer[20]_i_1_n_0\ : STD_LOGIC;
  signal \timer[20]_i_3_n_0\ : STD_LOGIC;
  signal \timer[20]_i_4_n_0\ : STD_LOGIC;
  signal \timer[20]_i_5_n_0\ : STD_LOGIC;
  signal \timer[20]_i_6_n_0\ : STD_LOGIC;
  signal \timer[21]_i_1_n_0\ : STD_LOGIC;
  signal \timer[22]_i_1_n_0\ : STD_LOGIC;
  signal \timer[23]_i_1_n_0\ : STD_LOGIC;
  signal \timer[24]_i_1_n_0\ : STD_LOGIC;
  signal \timer[24]_i_3_n_0\ : STD_LOGIC;
  signal \timer[24]_i_4_n_0\ : STD_LOGIC;
  signal \timer[24]_i_5_n_0\ : STD_LOGIC;
  signal \timer[24]_i_6_n_0\ : STD_LOGIC;
  signal \timer[25]_i_1_n_0\ : STD_LOGIC;
  signal \timer[26]_i_1_n_0\ : STD_LOGIC;
  signal \timer[27]_i_1_n_0\ : STD_LOGIC;
  signal \timer[28]_i_1_n_0\ : STD_LOGIC;
  signal \timer[28]_i_3_n_0\ : STD_LOGIC;
  signal \timer[28]_i_4_n_0\ : STD_LOGIC;
  signal \timer[28]_i_5_n_0\ : STD_LOGIC;
  signal \timer[28]_i_6_n_0\ : STD_LOGIC;
  signal \timer[29]_i_1_n_0\ : STD_LOGIC;
  signal \timer[2]_i_1_n_0\ : STD_LOGIC;
  signal \timer[30]_i_1_n_0\ : STD_LOGIC;
  signal \timer[31]_i_10_n_0\ : STD_LOGIC;
  signal \timer[31]_i_11_n_0\ : STD_LOGIC;
  signal \timer[31]_i_12_n_0\ : STD_LOGIC;
  signal \timer[31]_i_13_n_0\ : STD_LOGIC;
  signal \timer[31]_i_14_n_0\ : STD_LOGIC;
  signal \timer[31]_i_15_n_0\ : STD_LOGIC;
  signal \timer[31]_i_2_n_0\ : STD_LOGIC;
  signal \timer[31]_i_3_n_0\ : STD_LOGIC;
  signal \timer[31]_i_4_n_0\ : STD_LOGIC;
  signal \timer[31]_i_5_n_0\ : STD_LOGIC;
  signal \timer[31]_i_7_n_0\ : STD_LOGIC;
  signal \timer[31]_i_8_n_0\ : STD_LOGIC;
  signal \timer[31]_i_9_n_0\ : STD_LOGIC;
  signal \timer[3]_i_1_n_0\ : STD_LOGIC;
  signal \timer[4]_i_1_n_0\ : STD_LOGIC;
  signal \timer[4]_i_3_n_0\ : STD_LOGIC;
  signal \timer[4]_i_4_n_0\ : STD_LOGIC;
  signal \timer[4]_i_5_n_0\ : STD_LOGIC;
  signal \timer[4]_i_6_n_0\ : STD_LOGIC;
  signal \timer[5]_i_1_n_0\ : STD_LOGIC;
  signal \timer[6]_i_1_n_0\ : STD_LOGIC;
  signal \timer[7]_i_1_n_0\ : STD_LOGIC;
  signal \timer[8]_i_1_n_0\ : STD_LOGIC;
  signal \timer[8]_i_3_n_0\ : STD_LOGIC;
  signal \timer[8]_i_4_n_0\ : STD_LOGIC;
  signal \timer[8]_i_5_n_0\ : STD_LOGIC;
  signal \timer[8]_i_6_n_0\ : STD_LOGIC;
  signal \timer[9]_i_1_n_0\ : STD_LOGIC;
  signal \timer_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \timer_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \timer_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \timer_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \timer_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \timer_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \timer_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \timer_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \timer_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \timer_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \timer_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \timer_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \timer_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \timer_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \timer_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \timer_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \timer_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \timer_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \timer_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \timer_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \timer_reg[31]_i_6_n_2\ : STD_LOGIC;
  signal \timer_reg[31]_i_6_n_3\ : STD_LOGIC;
  signal \timer_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \timer_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \timer_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \timer_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \timer_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \timer_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \timer_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \timer_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \timer_reg_n_0_[0]\ : STD_LOGIC;
  signal \timer_reg_n_0_[10]\ : STD_LOGIC;
  signal \timer_reg_n_0_[11]\ : STD_LOGIC;
  signal \timer_reg_n_0_[12]\ : STD_LOGIC;
  signal \timer_reg_n_0_[13]\ : STD_LOGIC;
  signal \timer_reg_n_0_[14]\ : STD_LOGIC;
  signal \timer_reg_n_0_[15]\ : STD_LOGIC;
  signal \timer_reg_n_0_[16]\ : STD_LOGIC;
  signal \timer_reg_n_0_[17]\ : STD_LOGIC;
  signal \timer_reg_n_0_[18]\ : STD_LOGIC;
  signal \timer_reg_n_0_[19]\ : STD_LOGIC;
  signal \timer_reg_n_0_[1]\ : STD_LOGIC;
  signal \timer_reg_n_0_[20]\ : STD_LOGIC;
  signal \timer_reg_n_0_[21]\ : STD_LOGIC;
  signal \timer_reg_n_0_[22]\ : STD_LOGIC;
  signal \timer_reg_n_0_[23]\ : STD_LOGIC;
  signal \timer_reg_n_0_[24]\ : STD_LOGIC;
  signal \timer_reg_n_0_[25]\ : STD_LOGIC;
  signal \timer_reg_n_0_[26]\ : STD_LOGIC;
  signal \timer_reg_n_0_[27]\ : STD_LOGIC;
  signal \timer_reg_n_0_[28]\ : STD_LOGIC;
  signal \timer_reg_n_0_[29]\ : STD_LOGIC;
  signal \timer_reg_n_0_[2]\ : STD_LOGIC;
  signal \timer_reg_n_0_[30]\ : STD_LOGIC;
  signal \timer_reg_n_0_[31]\ : STD_LOGIC;
  signal \timer_reg_n_0_[3]\ : STD_LOGIC;
  signal \timer_reg_n_0_[4]\ : STD_LOGIC;
  signal \timer_reg_n_0_[5]\ : STD_LOGIC;
  signal \timer_reg_n_0_[6]\ : STD_LOGIC;
  signal \timer_reg_n_0_[7]\ : STD_LOGIC;
  signal \timer_reg_n_0_[8]\ : STD_LOGIC;
  signal \timer_reg_n_0_[9]\ : STD_LOGIC;
  signal trap_i_1_n_0 : STD_LOGIC;
  signal \^trap_reg_0\ : STD_LOGIC;
  signal \^trap_reg_1\ : STD_LOGIC;
  signal \NLW_alu_out_q_reg[0]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_alu_out_q_reg[0]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_alu_out_q_reg[0]_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_alu_out_q_reg[0]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_alu_out_q_reg[0]_i_27_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_alu_out_q_reg[0]_i_36_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_alu_out_q_reg[0]_i_41_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_alu_out_q_reg[0]_i_50_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_alu_out_q_reg[0]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_alu_out_q_reg[0]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_alu_out_q_reg[0]_i_63_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_alu_out_q_reg[0]_i_72_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_alu_out_q_reg[31]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_count_cycle_reg[60]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_count_instr_reg[60]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_cpuregs_reg_r1_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_cpuregs_reg_r1_0_63_0_2_i_12_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_cpuregs_reg_r1_0_63_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_cpuregs_reg_r1_0_63_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_cpuregs_reg_r1_0_63_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_cpuregs_reg_r1_0_63_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_cpuregs_reg_r1_0_63_24_26_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_cpuregs_reg_r1_0_63_27_29_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_cpuregs_reg_r1_0_63_27_29_i_7_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_cpuregs_reg_r1_0_63_30_31_DOC_UNCONNECTED : STD_LOGIC;
  signal NLW_cpuregs_reg_r1_0_63_30_31_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_cpuregs_reg_r1_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_cpuregs_reg_r1_0_63_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_cpuregs_reg_r1_0_63_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_cpuregs_reg_r2_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_cpuregs_reg_r2_0_63_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_cpuregs_reg_r2_0_63_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_cpuregs_reg_r2_0_63_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_cpuregs_reg_r2_0_63_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_cpuregs_reg_r2_0_63_24_26_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_cpuregs_reg_r2_0_63_27_29_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_cpuregs_reg_r2_0_63_30_31_DOC_UNCONNECTED : STD_LOGIC;
  signal NLW_cpuregs_reg_r2_0_63_30_31_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_cpuregs_reg_r2_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_cpuregs_reg_r2_0_63_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_cpuregs_reg_r2_0_63_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal \NLW_mem_addr_reg[31]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mem_addr_reg[31]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_reg_next_pc_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_reg_next_pc_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_reg_op1_reg[31]_i_11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_reg_out_reg[31]_i_11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_reg_out_reg[31]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_timer_reg[31]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_timer_reg[31]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \alu_out_q_reg[0]_i_12\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \alu_out_q_reg[0]_i_12\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \alu_out_q_reg[0]_i_13\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \alu_out_q_reg[0]_i_13\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \alu_out_q_reg[0]_i_14\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \alu_out_q_reg[0]_i_18\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \alu_out_q_reg[0]_i_18\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \alu_out_q_reg[0]_i_27\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \alu_out_q_reg[0]_i_27\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \alu_out_q_reg[0]_i_36\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \alu_out_q_reg[0]_i_4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \alu_out_q_reg[0]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \alu_out_q_reg[0]_i_41\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \alu_out_q_reg[0]_i_41\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \alu_out_q_reg[0]_i_50\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \alu_out_q_reg[0]_i_50\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \alu_out_q_reg[0]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \alu_out_q_reg[0]_i_63\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \alu_out_q_reg[0]_i_63\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \alu_out_q_reg[0]_i_72\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \alu_out_q_reg[0]_i_72\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \alu_out_q_reg[11]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \alu_out_q_reg[11]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \alu_out_q_reg[15]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \alu_out_q_reg[15]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \alu_out_q_reg[19]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \alu_out_q_reg[19]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \alu_out_q_reg[23]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \alu_out_q_reg[23]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \alu_out_q_reg[27]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \alu_out_q_reg[27]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \alu_out_q_reg[31]_i_6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \alu_out_q_reg[31]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \alu_out_q_reg[7]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \alu_out_q_reg[7]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \count_cycle_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_cycle_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_cycle_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_cycle_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_cycle_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_cycle_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_cycle_reg[32]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_cycle_reg[36]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_cycle_reg[40]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_cycle_reg[44]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_cycle_reg[48]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_cycle_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_cycle_reg[52]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_cycle_reg[56]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_cycle_reg[60]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_cycle_reg[8]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_instr_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \count_instr_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_instr_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_instr_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_instr_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_instr_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_instr_reg[32]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_instr_reg[36]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_instr_reg[40]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_instr_reg[44]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_instr_reg[48]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_instr_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_instr_reg[52]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_instr_reg[56]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_instr_reg[60]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_instr_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cpu_state[0]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \cpu_state[0]_i_2\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \cpu_state[1]_i_2\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \cpu_state[2]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \cpu_state[2]_i_3\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \cpu_state[6]_i_2\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \cpu_state[6]_i_5\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \cpu_state[7]_i_11\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \cpu_state[7]_i_2\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \cpu_state[7]_i_5\ : label is "soft_lutpair41";
  attribute METHODOLOGY_DRC_VIOS of cpuregs_reg_r1_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of cpuregs_reg_r1_0_63_0_2 : label is 1152;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of cpuregs_reg_r1_0_63_0_2 : label is "cpuregs";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of cpuregs_reg_r1_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of cpuregs_reg_r1_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of cpuregs_reg_r1_0_63_0_2 : label is 35;
  attribute ram_offset : integer;
  attribute ram_offset of cpuregs_reg_r1_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of cpuregs_reg_r1_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of cpuregs_reg_r1_0_63_0_2 : label is 2;
  attribute ADDER_THRESHOLD of cpuregs_reg_r1_0_63_0_2_i_12 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of cpuregs_reg_r1_0_63_0_2_i_12 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of cpuregs_reg_r1_0_63_12_14 : label is "";
  attribute RTL_RAM_BITS of cpuregs_reg_r1_0_63_12_14 : label is 1152;
  attribute RTL_RAM_NAME of cpuregs_reg_r1_0_63_12_14 : label is "cpuregs";
  attribute RTL_RAM_TYPE of cpuregs_reg_r1_0_63_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of cpuregs_reg_r1_0_63_12_14 : label is 0;
  attribute ram_addr_end of cpuregs_reg_r1_0_63_12_14 : label is 35;
  attribute ram_offset of cpuregs_reg_r1_0_63_12_14 : label is 0;
  attribute ram_slice_begin of cpuregs_reg_r1_0_63_12_14 : label is 12;
  attribute ram_slice_end of cpuregs_reg_r1_0_63_12_14 : label is 14;
  attribute ADDER_THRESHOLD of cpuregs_reg_r1_0_63_12_14_i_7 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of cpuregs_reg_r1_0_63_12_14_i_7 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of cpuregs_reg_r1_0_63_15_17 : label is "";
  attribute RTL_RAM_BITS of cpuregs_reg_r1_0_63_15_17 : label is 1152;
  attribute RTL_RAM_NAME of cpuregs_reg_r1_0_63_15_17 : label is "cpuregs";
  attribute RTL_RAM_TYPE of cpuregs_reg_r1_0_63_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of cpuregs_reg_r1_0_63_15_17 : label is 0;
  attribute ram_addr_end of cpuregs_reg_r1_0_63_15_17 : label is 35;
  attribute ram_offset of cpuregs_reg_r1_0_63_15_17 : label is 0;
  attribute ram_slice_begin of cpuregs_reg_r1_0_63_15_17 : label is 15;
  attribute ram_slice_end of cpuregs_reg_r1_0_63_15_17 : label is 17;
  attribute ADDER_THRESHOLD of cpuregs_reg_r1_0_63_15_17_i_7 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of cpuregs_reg_r1_0_63_15_17_i_7 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of cpuregs_reg_r1_0_63_18_20 : label is "";
  attribute RTL_RAM_BITS of cpuregs_reg_r1_0_63_18_20 : label is 1152;
  attribute RTL_RAM_NAME of cpuregs_reg_r1_0_63_18_20 : label is "cpuregs";
  attribute RTL_RAM_TYPE of cpuregs_reg_r1_0_63_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of cpuregs_reg_r1_0_63_18_20 : label is 0;
  attribute ram_addr_end of cpuregs_reg_r1_0_63_18_20 : label is 35;
  attribute ram_offset of cpuregs_reg_r1_0_63_18_20 : label is 0;
  attribute ram_slice_begin of cpuregs_reg_r1_0_63_18_20 : label is 18;
  attribute ram_slice_end of cpuregs_reg_r1_0_63_18_20 : label is 20;
  attribute ADDER_THRESHOLD of cpuregs_reg_r1_0_63_18_20_i_7 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of cpuregs_reg_r1_0_63_18_20_i_7 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of cpuregs_reg_r1_0_63_21_23 : label is "";
  attribute RTL_RAM_BITS of cpuregs_reg_r1_0_63_21_23 : label is 1152;
  attribute RTL_RAM_NAME of cpuregs_reg_r1_0_63_21_23 : label is "cpuregs";
  attribute RTL_RAM_TYPE of cpuregs_reg_r1_0_63_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of cpuregs_reg_r1_0_63_21_23 : label is 0;
  attribute ram_addr_end of cpuregs_reg_r1_0_63_21_23 : label is 35;
  attribute ram_offset of cpuregs_reg_r1_0_63_21_23 : label is 0;
  attribute ram_slice_begin of cpuregs_reg_r1_0_63_21_23 : label is 21;
  attribute ram_slice_end of cpuregs_reg_r1_0_63_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of cpuregs_reg_r1_0_63_24_26 : label is "";
  attribute RTL_RAM_BITS of cpuregs_reg_r1_0_63_24_26 : label is 1152;
  attribute RTL_RAM_NAME of cpuregs_reg_r1_0_63_24_26 : label is "cpuregs";
  attribute RTL_RAM_TYPE of cpuregs_reg_r1_0_63_24_26 : label is "RAM_SDP";
  attribute ram_addr_begin of cpuregs_reg_r1_0_63_24_26 : label is 0;
  attribute ram_addr_end of cpuregs_reg_r1_0_63_24_26 : label is 35;
  attribute ram_offset of cpuregs_reg_r1_0_63_24_26 : label is 0;
  attribute ram_slice_begin of cpuregs_reg_r1_0_63_24_26 : label is 24;
  attribute ram_slice_end of cpuregs_reg_r1_0_63_24_26 : label is 26;
  attribute ADDER_THRESHOLD of cpuregs_reg_r1_0_63_24_26_i_7 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of cpuregs_reg_r1_0_63_24_26_i_7 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of cpuregs_reg_r1_0_63_27_29 : label is "";
  attribute RTL_RAM_BITS of cpuregs_reg_r1_0_63_27_29 : label is 1152;
  attribute RTL_RAM_NAME of cpuregs_reg_r1_0_63_27_29 : label is "cpuregs";
  attribute RTL_RAM_TYPE of cpuregs_reg_r1_0_63_27_29 : label is "RAM_SDP";
  attribute ram_addr_begin of cpuregs_reg_r1_0_63_27_29 : label is 0;
  attribute ram_addr_end of cpuregs_reg_r1_0_63_27_29 : label is 35;
  attribute ram_offset of cpuregs_reg_r1_0_63_27_29 : label is 0;
  attribute ram_slice_begin of cpuregs_reg_r1_0_63_27_29 : label is 27;
  attribute ram_slice_end of cpuregs_reg_r1_0_63_27_29 : label is 29;
  attribute ADDER_THRESHOLD of cpuregs_reg_r1_0_63_27_29_i_7 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of cpuregs_reg_r1_0_63_27_29_i_7 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of cpuregs_reg_r1_0_63_30_31 : label is "";
  attribute RTL_RAM_BITS of cpuregs_reg_r1_0_63_30_31 : label is 1152;
  attribute RTL_RAM_NAME of cpuregs_reg_r1_0_63_30_31 : label is "cpuregs";
  attribute RTL_RAM_TYPE of cpuregs_reg_r1_0_63_30_31 : label is "RAM_SDP";
  attribute ram_addr_begin of cpuregs_reg_r1_0_63_30_31 : label is 0;
  attribute ram_addr_end of cpuregs_reg_r1_0_63_30_31 : label is 35;
  attribute ram_offset of cpuregs_reg_r1_0_63_30_31 : label is 0;
  attribute ram_slice_begin of cpuregs_reg_r1_0_63_30_31 : label is 30;
  attribute ram_slice_end of cpuregs_reg_r1_0_63_30_31 : label is 31;
  attribute METHODOLOGY_DRC_VIOS of cpuregs_reg_r1_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of cpuregs_reg_r1_0_63_3_5 : label is 1152;
  attribute RTL_RAM_NAME of cpuregs_reg_r1_0_63_3_5 : label is "cpuregs";
  attribute RTL_RAM_TYPE of cpuregs_reg_r1_0_63_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of cpuregs_reg_r1_0_63_3_5 : label is 0;
  attribute ram_addr_end of cpuregs_reg_r1_0_63_3_5 : label is 35;
  attribute ram_offset of cpuregs_reg_r1_0_63_3_5 : label is 0;
  attribute ram_slice_begin of cpuregs_reg_r1_0_63_3_5 : label is 3;
  attribute ram_slice_end of cpuregs_reg_r1_0_63_3_5 : label is 5;
  attribute ADDER_THRESHOLD of cpuregs_reg_r1_0_63_3_5_i_7 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of cpuregs_reg_r1_0_63_3_5_i_7 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of cpuregs_reg_r1_0_63_6_8 : label is "";
  attribute RTL_RAM_BITS of cpuregs_reg_r1_0_63_6_8 : label is 1152;
  attribute RTL_RAM_NAME of cpuregs_reg_r1_0_63_6_8 : label is "cpuregs";
  attribute RTL_RAM_TYPE of cpuregs_reg_r1_0_63_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of cpuregs_reg_r1_0_63_6_8 : label is 0;
  attribute ram_addr_end of cpuregs_reg_r1_0_63_6_8 : label is 35;
  attribute ram_offset of cpuregs_reg_r1_0_63_6_8 : label is 0;
  attribute ram_slice_begin of cpuregs_reg_r1_0_63_6_8 : label is 6;
  attribute ram_slice_end of cpuregs_reg_r1_0_63_6_8 : label is 8;
  attribute ADDER_THRESHOLD of cpuregs_reg_r1_0_63_6_8_i_7 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of cpuregs_reg_r1_0_63_6_8_i_7 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of cpuregs_reg_r1_0_63_9_11 : label is "";
  attribute RTL_RAM_BITS of cpuregs_reg_r1_0_63_9_11 : label is 1152;
  attribute RTL_RAM_NAME of cpuregs_reg_r1_0_63_9_11 : label is "cpuregs";
  attribute RTL_RAM_TYPE of cpuregs_reg_r1_0_63_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of cpuregs_reg_r1_0_63_9_11 : label is 0;
  attribute ram_addr_end of cpuregs_reg_r1_0_63_9_11 : label is 35;
  attribute ram_offset of cpuregs_reg_r1_0_63_9_11 : label is 0;
  attribute ram_slice_begin of cpuregs_reg_r1_0_63_9_11 : label is 9;
  attribute ram_slice_end of cpuregs_reg_r1_0_63_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of cpuregs_reg_r2_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS of cpuregs_reg_r2_0_63_0_2 : label is 1152;
  attribute RTL_RAM_NAME of cpuregs_reg_r2_0_63_0_2 : label is "cpuregs";
  attribute RTL_RAM_TYPE of cpuregs_reg_r2_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of cpuregs_reg_r2_0_63_0_2 : label is 0;
  attribute ram_addr_end of cpuregs_reg_r2_0_63_0_2 : label is 35;
  attribute ram_offset of cpuregs_reg_r2_0_63_0_2 : label is 0;
  attribute ram_slice_begin of cpuregs_reg_r2_0_63_0_2 : label is 0;
  attribute ram_slice_end of cpuregs_reg_r2_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of cpuregs_reg_r2_0_63_12_14 : label is "";
  attribute RTL_RAM_BITS of cpuregs_reg_r2_0_63_12_14 : label is 1152;
  attribute RTL_RAM_NAME of cpuregs_reg_r2_0_63_12_14 : label is "cpuregs";
  attribute RTL_RAM_TYPE of cpuregs_reg_r2_0_63_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of cpuregs_reg_r2_0_63_12_14 : label is 0;
  attribute ram_addr_end of cpuregs_reg_r2_0_63_12_14 : label is 35;
  attribute ram_offset of cpuregs_reg_r2_0_63_12_14 : label is 0;
  attribute ram_slice_begin of cpuregs_reg_r2_0_63_12_14 : label is 12;
  attribute ram_slice_end of cpuregs_reg_r2_0_63_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of cpuregs_reg_r2_0_63_15_17 : label is "";
  attribute RTL_RAM_BITS of cpuregs_reg_r2_0_63_15_17 : label is 1152;
  attribute RTL_RAM_NAME of cpuregs_reg_r2_0_63_15_17 : label is "cpuregs";
  attribute RTL_RAM_TYPE of cpuregs_reg_r2_0_63_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of cpuregs_reg_r2_0_63_15_17 : label is 0;
  attribute ram_addr_end of cpuregs_reg_r2_0_63_15_17 : label is 35;
  attribute ram_offset of cpuregs_reg_r2_0_63_15_17 : label is 0;
  attribute ram_slice_begin of cpuregs_reg_r2_0_63_15_17 : label is 15;
  attribute ram_slice_end of cpuregs_reg_r2_0_63_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of cpuregs_reg_r2_0_63_18_20 : label is "";
  attribute RTL_RAM_BITS of cpuregs_reg_r2_0_63_18_20 : label is 1152;
  attribute RTL_RAM_NAME of cpuregs_reg_r2_0_63_18_20 : label is "cpuregs";
  attribute RTL_RAM_TYPE of cpuregs_reg_r2_0_63_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of cpuregs_reg_r2_0_63_18_20 : label is 0;
  attribute ram_addr_end of cpuregs_reg_r2_0_63_18_20 : label is 35;
  attribute ram_offset of cpuregs_reg_r2_0_63_18_20 : label is 0;
  attribute ram_slice_begin of cpuregs_reg_r2_0_63_18_20 : label is 18;
  attribute ram_slice_end of cpuregs_reg_r2_0_63_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of cpuregs_reg_r2_0_63_21_23 : label is "";
  attribute RTL_RAM_BITS of cpuregs_reg_r2_0_63_21_23 : label is 1152;
  attribute RTL_RAM_NAME of cpuregs_reg_r2_0_63_21_23 : label is "cpuregs";
  attribute RTL_RAM_TYPE of cpuregs_reg_r2_0_63_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of cpuregs_reg_r2_0_63_21_23 : label is 0;
  attribute ram_addr_end of cpuregs_reg_r2_0_63_21_23 : label is 35;
  attribute ram_offset of cpuregs_reg_r2_0_63_21_23 : label is 0;
  attribute ram_slice_begin of cpuregs_reg_r2_0_63_21_23 : label is 21;
  attribute ram_slice_end of cpuregs_reg_r2_0_63_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of cpuregs_reg_r2_0_63_24_26 : label is "";
  attribute RTL_RAM_BITS of cpuregs_reg_r2_0_63_24_26 : label is 1152;
  attribute RTL_RAM_NAME of cpuregs_reg_r2_0_63_24_26 : label is "cpuregs";
  attribute RTL_RAM_TYPE of cpuregs_reg_r2_0_63_24_26 : label is "RAM_SDP";
  attribute ram_addr_begin of cpuregs_reg_r2_0_63_24_26 : label is 0;
  attribute ram_addr_end of cpuregs_reg_r2_0_63_24_26 : label is 35;
  attribute ram_offset of cpuregs_reg_r2_0_63_24_26 : label is 0;
  attribute ram_slice_begin of cpuregs_reg_r2_0_63_24_26 : label is 24;
  attribute ram_slice_end of cpuregs_reg_r2_0_63_24_26 : label is 26;
  attribute METHODOLOGY_DRC_VIOS of cpuregs_reg_r2_0_63_27_29 : label is "";
  attribute RTL_RAM_BITS of cpuregs_reg_r2_0_63_27_29 : label is 1152;
  attribute RTL_RAM_NAME of cpuregs_reg_r2_0_63_27_29 : label is "cpuregs";
  attribute RTL_RAM_TYPE of cpuregs_reg_r2_0_63_27_29 : label is "RAM_SDP";
  attribute ram_addr_begin of cpuregs_reg_r2_0_63_27_29 : label is 0;
  attribute ram_addr_end of cpuregs_reg_r2_0_63_27_29 : label is 35;
  attribute ram_offset of cpuregs_reg_r2_0_63_27_29 : label is 0;
  attribute ram_slice_begin of cpuregs_reg_r2_0_63_27_29 : label is 27;
  attribute ram_slice_end of cpuregs_reg_r2_0_63_27_29 : label is 29;
  attribute METHODOLOGY_DRC_VIOS of cpuregs_reg_r2_0_63_30_31 : label is "";
  attribute RTL_RAM_BITS of cpuregs_reg_r2_0_63_30_31 : label is 1152;
  attribute RTL_RAM_NAME of cpuregs_reg_r2_0_63_30_31 : label is "cpuregs";
  attribute RTL_RAM_TYPE of cpuregs_reg_r2_0_63_30_31 : label is "RAM_SDP";
  attribute ram_addr_begin of cpuregs_reg_r2_0_63_30_31 : label is 0;
  attribute ram_addr_end of cpuregs_reg_r2_0_63_30_31 : label is 35;
  attribute ram_offset of cpuregs_reg_r2_0_63_30_31 : label is 0;
  attribute ram_slice_begin of cpuregs_reg_r2_0_63_30_31 : label is 30;
  attribute ram_slice_end of cpuregs_reg_r2_0_63_30_31 : label is 31;
  attribute METHODOLOGY_DRC_VIOS of cpuregs_reg_r2_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of cpuregs_reg_r2_0_63_3_5 : label is 1152;
  attribute RTL_RAM_NAME of cpuregs_reg_r2_0_63_3_5 : label is "cpuregs";
  attribute RTL_RAM_TYPE of cpuregs_reg_r2_0_63_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of cpuregs_reg_r2_0_63_3_5 : label is 0;
  attribute ram_addr_end of cpuregs_reg_r2_0_63_3_5 : label is 35;
  attribute ram_offset of cpuregs_reg_r2_0_63_3_5 : label is 0;
  attribute ram_slice_begin of cpuregs_reg_r2_0_63_3_5 : label is 3;
  attribute ram_slice_end of cpuregs_reg_r2_0_63_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of cpuregs_reg_r2_0_63_6_8 : label is "";
  attribute RTL_RAM_BITS of cpuregs_reg_r2_0_63_6_8 : label is 1152;
  attribute RTL_RAM_NAME of cpuregs_reg_r2_0_63_6_8 : label is "cpuregs";
  attribute RTL_RAM_TYPE of cpuregs_reg_r2_0_63_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of cpuregs_reg_r2_0_63_6_8 : label is 0;
  attribute ram_addr_end of cpuregs_reg_r2_0_63_6_8 : label is 35;
  attribute ram_offset of cpuregs_reg_r2_0_63_6_8 : label is 0;
  attribute ram_slice_begin of cpuregs_reg_r2_0_63_6_8 : label is 6;
  attribute ram_slice_end of cpuregs_reg_r2_0_63_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of cpuregs_reg_r2_0_63_9_11 : label is "";
  attribute RTL_RAM_BITS of cpuregs_reg_r2_0_63_9_11 : label is 1152;
  attribute RTL_RAM_NAME of cpuregs_reg_r2_0_63_9_11 : label is "cpuregs";
  attribute RTL_RAM_TYPE of cpuregs_reg_r2_0_63_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of cpuregs_reg_r2_0_63_9_11 : label is 0;
  attribute ram_addr_end of cpuregs_reg_r2_0_63_9_11 : label is 35;
  attribute ram_offset of cpuregs_reg_r2_0_63_9_11 : label is 0;
  attribute ram_slice_begin of cpuregs_reg_r2_0_63_9_11 : label is 9;
  attribute ram_slice_end of cpuregs_reg_r2_0_63_9_11 : label is 11;
  attribute SOFT_HLUTNM of \decoded_imm[10]_i_2\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \decoded_imm[11]_i_2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \decoded_imm[20]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \decoded_imm[21]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \decoded_imm[22]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \decoded_imm[23]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \decoded_imm[24]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \decoded_imm[25]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \decoded_imm[26]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \decoded_imm[27]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \decoded_imm[28]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \decoded_imm[29]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \decoded_imm[30]_i_2\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \decoded_imm[4]_i_2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \decoded_imm[4]_i_3\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \decoded_imm[5]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \decoded_imm_uj[10]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \decoded_imm_uj[11]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \decoded_imm_uj[13]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \decoded_imm_uj[14]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \decoded_imm_uj[15]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \decoded_imm_uj[16]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \decoded_imm_uj[17]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \decoded_imm_uj[18]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \decoded_imm_uj[19]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \decoded_imm_uj[1]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \decoded_imm_uj[20]_i_2\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \decoded_imm_uj[20]_i_3\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \decoded_imm_uj[2]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \decoded_imm_uj[3]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \decoded_imm_uj[4]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \decoded_imm_uj[5]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \decoded_imm_uj[6]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \decoded_imm_uj[7]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \decoded_imm_uj[8]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \decoded_imm_uj[9]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \decoded_rd[0]_i_10\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \decoded_rd[0]_i_2\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \decoded_rd[0]_i_3\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \decoded_rd[0]_i_6\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \decoded_rd[0]_i_7\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \decoded_rd[0]_i_8\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \decoded_rd[0]_i_9\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \decoded_rd[1]_i_2\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \decoded_rd[2]_i_2\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \decoded_rd[3]_i_2\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \decoded_rd[3]_i_3\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \decoded_rd[3]_i_4\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \decoded_rd[4]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \decoded_rd[4]_i_4\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \decoded_rd[4]_i_5\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \decoded_rd[4]_i_6\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \decoded_rs1[0]_i_3\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \decoded_rs1[0]_i_4\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \decoded_rs1[0]_i_6\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \decoded_rs1[1]_i_10\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \decoded_rs1[1]_i_2\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \decoded_rs1[1]_i_4\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \decoded_rs1[1]_i_8\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \decoded_rs1[1]_i_9\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \decoded_rs1[2]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \decoded_rs1[2]_i_3\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \decoded_rs1[3]_i_3\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \decoded_rs1[4]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \decoded_rs2[0]_i_3\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \decoded_rs2[3]_i_2\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \decoded_rs2[3]_i_5\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \decoded_rs2[3]_i_7\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of decoder_pseudo_trigger_i_2 : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of decoder_trigger_i_3 : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \eoi[0]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \eoi[10]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \eoi[11]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \eoi[12]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \eoi[13]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \eoi[14]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \eoi[15]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \eoi[16]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \eoi[17]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \eoi[18]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \eoi[19]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \eoi[1]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \eoi[20]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \eoi[21]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \eoi[22]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \eoi[23]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \eoi[24]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \eoi[25]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \eoi[26]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \eoi[27]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \eoi[28]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \eoi[29]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \eoi[2]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \eoi[30]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \eoi[31]_i_2\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \eoi[3]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \eoi[4]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \eoi[5]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \eoi[6]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \eoi[7]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \eoi[8]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \eoi[9]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of instr_add_i_1 : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of instr_addi_i_1 : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of instr_and_i_1 : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of instr_andi_i_1 : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of instr_auipc_i_1 : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of instr_auipc_i_2 : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of instr_beq_i_1 : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of instr_bge_i_1 : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of instr_bgeu_i_1 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of instr_blt_i_1 : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of instr_bltu_i_1 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of instr_bne_i_1 : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of instr_getq_i_1 : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of instr_jal_i_1 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of instr_jalr_i_2 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of instr_jalr_i_3 : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of instr_jalr_i_4 : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of instr_jalr_i_5 : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of instr_lb_i_1 : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of instr_lbu_i_1 : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of instr_lh_i_1 : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of instr_lhu_i_2 : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of instr_lui_i_6 : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of instr_maskirq_i_1 : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of instr_or_i_1 : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of instr_ori_i_1 : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of instr_rdcycle_i_2 : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of instr_rdcycle_i_3 : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of instr_rdcycle_i_4 : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of instr_rdcycleh_i_2 : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of instr_rdcycleh_i_3 : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of instr_rdcycleh_i_4 : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of instr_rdcycleh_i_5 : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of instr_rdinstr_i_2 : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of instr_rdinstr_i_3 : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of instr_rdinstr_i_4 : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of instr_rdinstr_i_5 : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of instr_retirq_i_1 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of instr_retirq_i_3 : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of instr_retirq_i_6 : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of instr_sb_i_1 : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of instr_setq_i_1 : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of instr_sh_i_1 : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of instr_sll_i_1 : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of instr_slli_i_1 : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of instr_slt_i_1 : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of instr_slti_i_1 : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of instr_sltiu_i_1 : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of instr_sltu_i_1 : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of instr_srl_i_1 : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of instr_srli_i_1 : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of instr_sw_i_1 : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of instr_timer_i_2 : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of instr_timer_i_4 : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of instr_timer_i_5 : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of instr_waitirq_i_4 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of instr_xor_i_1 : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of instr_xori_i_1 : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \irq_mask[0]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \irq_mask[10]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \irq_mask[11]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \irq_mask[12]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \irq_mask[13]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \irq_mask[14]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \irq_mask[15]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \irq_mask[16]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \irq_mask[17]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \irq_mask[18]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \irq_mask[19]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \irq_mask[1]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \irq_mask[20]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \irq_mask[21]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \irq_mask[22]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \irq_mask[23]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \irq_mask[24]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \irq_mask[25]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \irq_mask[26]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \irq_mask[27]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \irq_mask[28]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \irq_mask[29]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \irq_mask[2]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \irq_mask[30]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \irq_mask[31]_i_2\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \irq_mask[3]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \irq_mask[4]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \irq_mask[5]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \irq_mask[6]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \irq_mask[7]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \irq_mask[8]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \irq_mask[9]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \irq_pending[0]_i_6\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \irq_pending[10]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \irq_pending[13]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \irq_pending[18]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \irq_pending[1]_i_2\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \irq_pending[1]_i_3\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \irq_pending[21]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \irq_pending[22]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \irq_pending[25]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \irq_pending[26]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \irq_pending[28]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \irq_pending[29]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \irq_pending[2]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \irq_pending[31]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \irq_pending[5]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \irq_pending[6]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \irq_pending[8]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \irq_pending[9]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \irq_state[0]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \irq_state[1]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of is_alu_reg_imm_i_11 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of is_alu_reg_imm_i_12 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of is_alu_reg_imm_i_13 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of is_alu_reg_imm_i_14 : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of is_alu_reg_imm_i_15 : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of is_alu_reg_imm_i_16 : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of is_alu_reg_imm_i_7 : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of is_alu_reg_imm_i_9 : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of is_alu_reg_reg_i_4 : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of is_alu_reg_reg_i_5 : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of is_beq_bne_blt_bge_bltu_bgeu_i_2 : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of is_compare_i_1 : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of is_compare_i_2 : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of is_jalr_addi_slti_sltiu_xori_ori_andi_i_1 : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of is_lb_lh_lw_lbu_lhu_i_3 : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of is_lui_auipc_jal_i_1 : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of is_sb_sh_sw_i_2 : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of is_sb_sh_sw_i_4 : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of is_sb_sh_sw_i_5 : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of is_sll_srl_sra_i_3 : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of is_sll_srl_sra_i_4 : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of is_sltiu_bltu_sltu_i_1 : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of last_mem_valid_i_1 : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of latched_branch_i_2 : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of latched_branch_i_3 : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of latched_branch_i_4 : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of latched_is_lb_i_2 : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \latched_rd[1]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \latched_rd[5]_i_11\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \latched_rd[5]_i_12\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \latched_rd[5]_i_13\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \latched_rd[5]_i_14\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \latched_rd[5]_i_15\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \latched_rd[5]_i_16\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \latched_rd[5]_i_17\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \latched_rd[5]_i_18\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \latched_rd[5]_i_19\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \latched_rd[5]_i_2\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \latched_rd[5]_i_20\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \latched_rd[5]_i_21\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \latched_rd[5]_i_23\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \latched_rd[5]_i_25\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \latched_rd[5]_i_26\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \latched_rd[5]_i_27\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \latched_rd[5]_i_28\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \mem_16bit_buffer[15]_i_4\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \mem_addr[2]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \mem_addr[3]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \mem_addr[4]_i_1\ : label is "soft_lutpair98";
  attribute ADDER_THRESHOLD of \mem_addr_reg[13]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \mem_addr_reg[13]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \mem_addr_reg[17]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \mem_addr_reg[17]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \mem_addr_reg[21]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \mem_addr_reg[21]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \mem_addr_reg[25]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \mem_addr_reg[25]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \mem_addr_reg[29]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \mem_addr_reg[29]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \mem_addr_reg[31]_i_4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \mem_addr_reg[31]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \mem_addr_reg[5]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \mem_addr_reg[5]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \mem_addr_reg[9]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \mem_addr_reg[9]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of mem_axi_bready_INST_0 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of mem_axi_rready_INST_0 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of mem_do_prefetch_i_2 : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of mem_do_prefetch_i_3 : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of mem_do_rinst_i_11 : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of mem_do_rinst_i_12 : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of mem_do_rinst_i_14 : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of mem_do_rinst_i_8 : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of mem_do_rinst_i_9 : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of mem_instr_i_2 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \mem_rdata_q[12]_i_2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \mem_rdata_q[12]_i_5\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \mem_rdata_q[12]_i_6\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \mem_rdata_q[12]_i_7\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \mem_rdata_q[13]_i_2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \mem_rdata_q[13]_i_5\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \mem_rdata_q[13]_i_6\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \mem_rdata_q[14]_i_2\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \mem_rdata_q[14]_i_4\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \mem_rdata_q[16]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \mem_rdata_q[17]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \mem_rdata_q[18]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \mem_rdata_q[19]_i_2\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \mem_rdata_q[19]_i_4\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \mem_rdata_q[19]_i_7\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \mem_rdata_q[20]_i_2\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \mem_rdata_q[21]_i_10\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \mem_rdata_q[21]_i_3\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \mem_rdata_q[21]_i_4\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \mem_rdata_q[21]_i_9\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \mem_rdata_q[23]_i_10\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \mem_rdata_q[23]_i_8\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \mem_rdata_q[24]_i_13\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \mem_rdata_q[24]_i_15\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \mem_rdata_q[24]_i_4\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \mem_rdata_q[24]_i_5\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \mem_rdata_q[24]_i_8\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \mem_rdata_q[24]_i_9\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \mem_rdata_q[25]_i_4\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \mem_rdata_q[25]_i_7\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \mem_rdata_q[25]_i_8\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \mem_rdata_q[26]_i_2\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \mem_rdata_q[27]_i_7\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \mem_rdata_q[27]_i_9\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \mem_rdata_q[28]_i_6\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \mem_rdata_q[28]_i_7\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \mem_rdata_q[28]_i_8\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \mem_rdata_q[29]_i_2\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \mem_rdata_q[29]_i_7\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \mem_rdata_q[29]_i_8\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \mem_rdata_q[29]_i_9\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \mem_rdata_q[2]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \mem_rdata_q[30]_i_4\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \mem_rdata_q[31]_i_10\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \mem_rdata_q[31]_i_19\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \mem_rdata_q[31]_i_21\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \mem_rdata_q[31]_i_24\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \mem_rdata_q[31]_i_25\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \mem_rdata_q[31]_i_29\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \mem_rdata_q[31]_i_30\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \mem_rdata_q[31]_i_31\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \mem_rdata_q[31]_i_4\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \mem_rdata_q[31]_i_6\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \mem_rdata_q[3]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \mem_rdata_q[4]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \mem_rdata_q[5]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \mem_rdata_q[6]_i_2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \mem_rdata_q[6]_i_5\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \mem_rdata_q[7]_i_2\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \mem_rdata_q[8]_i_4\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \mem_rdata_q[9]_i_3\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \mem_rdata_q[9]_i_4\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \mem_state[1]_i_4\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of mem_valid_i_1 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of mem_valid_i_3 : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of mem_valid_i_4 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \mem_wdata[10]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \mem_wdata[11]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \mem_wdata[12]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \mem_wdata[13]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \mem_wdata[14]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \mem_wdata[15]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \mem_wdata[24]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \mem_wdata[25]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \mem_wdata[26]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \mem_wdata[27]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \mem_wdata[28]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \mem_wdata[29]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \mem_wdata[30]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \mem_wdata[31]_i_2\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \mem_wdata[8]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \mem_wdata[9]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \mem_wordsize[1]_i_3\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \mem_wordsize[1]_i_5\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \mem_wstrb[0]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \mem_wstrb[1]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \mem_wstrb[3]_i_3\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \mem_wstrb[3]_i_4\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \mem_wstrb[3]_i_5\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \mem_wstrb[3]_i_6\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of prefetched_high_word_i_2 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \reg_next_pc[31]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \reg_next_pc[4]_i_12\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \reg_next_pc[4]_i_2\ : label is "soft_lutpair189";
  attribute ADDER_THRESHOLD of \reg_next_pc_reg[12]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \reg_next_pc_reg[12]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \reg_next_pc_reg[16]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \reg_next_pc_reg[16]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \reg_next_pc_reg[20]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \reg_next_pc_reg[20]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \reg_next_pc_reg[24]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \reg_next_pc_reg[24]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \reg_next_pc_reg[31]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \reg_next_pc_reg[31]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \reg_next_pc_reg[31]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \reg_next_pc_reg[31]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \reg_next_pc_reg[4]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \reg_next_pc_reg[4]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \reg_next_pc_reg[8]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \reg_next_pc_reg[8]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \reg_op1[0]_i_2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \reg_op1[10]_i_4\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \reg_op1[11]_i_4\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \reg_op1[12]_i_4\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \reg_op1[13]_i_4\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \reg_op1[14]_i_4\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \reg_op1[15]_i_4\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \reg_op1[16]_i_4\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \reg_op1[17]_i_4\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \reg_op1[18]_i_4\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \reg_op1[19]_i_4\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \reg_op1[1]_i_2\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \reg_op1[20]_i_4\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \reg_op1[21]_i_4\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \reg_op1[22]_i_4\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \reg_op1[23]_i_4\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \reg_op1[24]_i_4\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \reg_op1[25]_i_4\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \reg_op1[26]_i_4\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \reg_op1[27]_i_4\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \reg_op1[28]_i_2\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \reg_op1[2]_i_2\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \reg_op1[30]_i_7\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \reg_op1[31]_i_6\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \reg_op1[31]_i_8\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \reg_op1[31]_i_9\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \reg_op1[3]_i_2\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \reg_op1[3]_i_3\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \reg_op1[4]_i_4\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \reg_op1[5]_i_4\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \reg_op1[6]_i_4\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \reg_op1[7]_i_4\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \reg_op1[8]_i_4\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \reg_op1[9]_i_4\ : label is "soft_lutpair138";
  attribute ADDER_THRESHOLD of \reg_op1_reg[11]_i_5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \reg_op1_reg[11]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \reg_op1_reg[15]_i_5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \reg_op1_reg[15]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \reg_op1_reg[19]_i_5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \reg_op1_reg[19]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \reg_op1_reg[23]_i_5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \reg_op1_reg[23]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \reg_op1_reg[27]_i_5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \reg_op1_reg[27]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \reg_op1_reg[31]_i_11\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \reg_op1_reg[31]_i_11\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \reg_op1_reg[3]_i_6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \reg_op1_reg[3]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \reg_op1_reg[7]_i_5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \reg_op1_reg[7]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \reg_op2[31]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \reg_out[10]_i_4\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \reg_out[11]_i_4\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \reg_out[12]_i_4\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \reg_out[13]_i_4\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \reg_out[14]_i_10\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \reg_out[14]_i_2\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \reg_out[14]_i_5\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \reg_out[15]_i_10\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \reg_out[15]_i_4\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \reg_out[16]_i_4\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \reg_out[17]_i_4\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \reg_out[18]_i_4\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \reg_out[19]_i_4\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \reg_out[20]_i_4\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \reg_out[21]_i_4\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \reg_out[22]_i_4\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \reg_out[23]_i_4\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \reg_out[24]_i_4\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \reg_out[25]_i_4\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \reg_out[26]_i_4\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \reg_out[27]_i_4\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \reg_out[28]_i_4\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \reg_out[29]_i_4\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \reg_out[30]_i_4\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \reg_out[31]_i_13\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \reg_out[31]_i_5\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \reg_out[31]_i_8\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \reg_out[6]_i_6\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \reg_out[6]_i_8\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \reg_out[6]_i_9\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \reg_out[7]_i_6\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \reg_out[8]_i_4\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \reg_out[8]_i_8\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \reg_out[9]_i_4\ : label is "soft_lutpair58";
  attribute ADDER_THRESHOLD of \reg_out_reg[16]_i_7\ : label is 35;
  attribute ADDER_THRESHOLD of \reg_out_reg[16]_i_9\ : label is 35;
  attribute ADDER_THRESHOLD of \reg_out_reg[20]_i_7\ : label is 35;
  attribute ADDER_THRESHOLD of \reg_out_reg[24]_i_7\ : label is 35;
  attribute ADDER_THRESHOLD of \reg_out_reg[28]_i_7\ : label is 35;
  attribute ADDER_THRESHOLD of \reg_out_reg[31]_i_11\ : label is 35;
  attribute ADDER_THRESHOLD of \reg_out_reg[4]_i_6\ : label is 35;
  attribute ADDER_THRESHOLD of \reg_out_reg[7]_i_5\ : label is 35;
  attribute SOFT_HLUTNM of \reg_pc[4]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \reg_sh[4]_i_3\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \timer[31]_i_10\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \timer[31]_i_15\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \timer[31]_i_9\ : label is "soft_lutpair54";
  attribute ADDER_THRESHOLD of \timer_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \timer_reg[16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \timer_reg[20]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \timer_reg[24]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \timer_reg[28]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \timer_reg[31]_i_6\ : label is 35;
  attribute ADDER_THRESHOLD of \timer_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \timer_reg[8]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of xfer_done_i_1 : label is "soft_lutpair3";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  alu_out_0 <= \^alu_out_0\;
  clear_prefetched_high_word <= \^clear_prefetched_high_word\;
  compressed_instr <= \^compressed_instr\;
  \cpu_state_reg[6]_0\(4 downto 0) <= \^cpu_state_reg[6]_0\(4 downto 0);
  instr_add <= \^instr_add\;
  instr_addi <= \^instr_addi\;
  instr_jalr <= \^instr_jalr\;
  instr_lb <= \^instr_lb\;
  instr_lh <= \^instr_lh\;
  instr_lui0 <= \^instr_lui0\;
  instr_lui_reg_0 <= \^instr_lui_reg_0\;
  instr_retirq <= \^instr_retirq\;
  instr_sub <= \^instr_sub\;
  irq_active_reg_0 <= \^irq_active_reg_0\;
  irq_delay_reg_0 <= \^irq_delay_reg_0\;
  \irq_state_reg[0]_0\ <= \^irq_state_reg[0]_0\;
  is_beq_bne_blt_bge_bltu_bgeu <= \^is_beq_bne_blt_bge_bltu_bgeu\;
  is_beq_bne_blt_bge_bltu_bgeu_reg_0 <= \^is_beq_bne_blt_bge_bltu_bgeu_reg_0\;
  is_lui_auipc_jal_jalr_addi_add_sub0 <= \^is_lui_auipc_jal_jalr_addi_add_sub0\;
  latched_branch_reg_0 <= \^latched_branch_reg_0\;
  latched_compr_reg_0 <= \^latched_compr_reg_0\;
  latched_is_lb_reg_0 <= \^latched_is_lb_reg_0\;
  latched_is_lh_reg_0 <= \^latched_is_lh_reg_0\;
  latched_is_lu_reg_0 <= \^latched_is_lu_reg_0\;
  latched_stalu_reg_0 <= \^latched_stalu_reg_0\;
  latched_store_reg_0 <= \^latched_store_reg_0\;
  \mem_axi_rdata[15]\(1 downto 0) <= \^mem_axi_rdata[15]\(1 downto 0);
  mem_axi_rdata_0_sp_1 <= mem_axi_rdata_0_sn_1;
  mem_axi_rdata_1_sp_1 <= mem_axi_rdata_1_sn_1;
  mem_axi_rdata_4_sp_1 <= mem_axi_rdata_4_sn_1;
  mem_do_prefetch_reg_0 <= \^mem_do_prefetch_reg_0\;
  mem_do_rdata <= \^mem_do_rdata\;
  mem_do_wdata <= \^mem_do_wdata\;
  mem_done <= \^mem_done\;
  mem_la_firstword1 <= \^mem_la_firstword1\;
  \mem_state_reg[0]_0\ <= \^mem_state_reg[0]_0\;
  \mem_state_reg[0]_1\ <= \^mem_state_reg[0]_1\;
  mem_valid <= \^mem_valid\;
  prefetched_high_word_reg_0 <= \^prefetched_high_word_reg_0\;
  resetn_0 <= \^resetn_0\;
  trap_reg_0 <= \^trap_reg_0\;
  trap_reg_1 <= \^trap_reg_1\;
\alu_out_q[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFAAEAA"
    )
        port map (
      I0 => \alu_out_q[0]_i_2_n_0\,
      I1 => is_compare,
      I2 => is_lui_auipc_jal_jalr_addi_add_sub,
      I3 => \^alu_out_0\,
      I4 => \alu_out_q_reg[0]_i_4_n_7\,
      O => \alu_out_q[0]_i_1_n_0\
    );
\alu_out_q[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[1]\,
      I1 => \^instr_sub\,
      I2 => \reg_op1_reg_n_0_[1]\,
      O => \alu_out_q[0]_i_10_n_0\
    );
\alu_out_q[0]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[0]\,
      O => \alu_out_q[0]_i_11_n_0\
    );
\alu_out_q[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[30]\,
      I1 => \reg_op2_reg_n_0_[30]\,
      I2 => \reg_op2_reg_n_0_[31]\,
      I3 => \reg_op1_reg_n_0_[31]\,
      O => \alu_out_q[0]_i_15_n_0\
    );
\alu_out_q[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[27]\,
      I1 => \reg_op2_reg_n_0_[27]\,
      I2 => \reg_op1_reg_n_0_[28]\,
      I3 => \reg_op2_reg_n_0_[28]\,
      I4 => \reg_op2_reg_n_0_[29]\,
      I5 => \reg_op1_reg_n_0_[29]\,
      O => \alu_out_q[0]_i_16_n_0\
    );
\alu_out_q[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[24]\,
      I1 => \reg_op2_reg_n_0_[24]\,
      I2 => \reg_op1_reg_n_0_[25]\,
      I3 => \reg_op2_reg_n_0_[25]\,
      I4 => \reg_op2_reg_n_0_[26]\,
      I5 => \reg_op1_reg_n_0_[26]\,
      O => \alu_out_q[0]_i_17_n_0\
    );
\alu_out_q[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[30]\,
      I1 => \reg_op1_reg_n_0_[30]\,
      I2 => \reg_op1_reg_n_0_[31]\,
      I3 => \reg_op2_reg_n_0_[31]\,
      O => \alu_out_q[0]_i_19_n_0\
    );
\alu_out_q[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAFCFC00"
    )
        port map (
      I0 => \alu_out_q[31]_i_3_n_0\,
      I1 => \alu_out_q[31]_i_4_n_0\,
      I2 => \alu_out_q[31]_i_5_n_0\,
      I3 => \reg_op2_reg_n_0_[0]\,
      I4 => \reg_op1_reg_n_0_[0]\,
      O => \alu_out_q[0]_i_2_n_0\
    );
\alu_out_q[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[29]\,
      I1 => \reg_op1_reg_n_0_[29]\,
      I2 => \reg_op2_reg_n_0_[28]\,
      I3 => \reg_op1_reg_n_0_[28]\,
      O => \alu_out_q[0]_i_20_n_0\
    );
\alu_out_q[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[27]\,
      I1 => \reg_op1_reg_n_0_[27]\,
      I2 => \reg_op2_reg_n_0_[26]\,
      I3 => \reg_op1_reg_n_0_[26]\,
      O => \alu_out_q[0]_i_21_n_0\
    );
\alu_out_q[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[25]\,
      I1 => \reg_op1_reg_n_0_[25]\,
      I2 => \reg_op2_reg_n_0_[24]\,
      I3 => \reg_op1_reg_n_0_[24]\,
      O => \alu_out_q[0]_i_22_n_0\
    );
\alu_out_q[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[30]\,
      I1 => \reg_op2_reg_n_0_[30]\,
      I2 => \reg_op2_reg_n_0_[31]\,
      I3 => \reg_op1_reg_n_0_[31]\,
      O => \alu_out_q[0]_i_23_n_0\
    );
\alu_out_q[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[29]\,
      I1 => \reg_op1_reg_n_0_[29]\,
      I2 => \reg_op2_reg_n_0_[28]\,
      I3 => \reg_op1_reg_n_0_[28]\,
      O => \alu_out_q[0]_i_24_n_0\
    );
\alu_out_q[0]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[26]\,
      I1 => \reg_op1_reg_n_0_[26]\,
      I2 => \reg_op2_reg_n_0_[27]\,
      I3 => \reg_op1_reg_n_0_[27]\,
      O => \alu_out_q[0]_i_25_n_0\
    );
\alu_out_q[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[25]\,
      I1 => \reg_op1_reg_n_0_[25]\,
      I2 => \reg_op2_reg_n_0_[24]\,
      I3 => \reg_op1_reg_n_0_[24]\,
      O => \alu_out_q[0]_i_26_n_0\
    );
\alu_out_q[0]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[30]\,
      I1 => \reg_op1_reg_n_0_[30]\,
      I2 => \reg_op2_reg_n_0_[31]\,
      I3 => \reg_op1_reg_n_0_[31]\,
      O => \alu_out_q[0]_i_28_n_0\
    );
\alu_out_q[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[29]\,
      I1 => \reg_op1_reg_n_0_[29]\,
      I2 => \reg_op2_reg_n_0_[28]\,
      I3 => \reg_op1_reg_n_0_[28]\,
      O => \alu_out_q[0]_i_29_n_0\
    );
\alu_out_q[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFEA"
    )
        port map (
      I0 => \alu_out_q[0]_i_5_n_0\,
      I1 => instr_beq,
      I2 => alu_eq,
      I3 => instr_bne,
      I4 => \alu_out_q[0]_i_7_n_0\,
      O => \^alu_out_0\
    );
\alu_out_q[0]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[27]\,
      I1 => \reg_op1_reg_n_0_[27]\,
      I2 => \reg_op2_reg_n_0_[26]\,
      I3 => \reg_op1_reg_n_0_[26]\,
      O => \alu_out_q[0]_i_30_n_0\
    );
\alu_out_q[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[25]\,
      I1 => \reg_op1_reg_n_0_[25]\,
      I2 => \reg_op2_reg_n_0_[24]\,
      I3 => \reg_op1_reg_n_0_[24]\,
      O => \alu_out_q[0]_i_31_n_0\
    );
\alu_out_q[0]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[30]\,
      I1 => \reg_op2_reg_n_0_[30]\,
      I2 => \reg_op2_reg_n_0_[31]\,
      I3 => \reg_op1_reg_n_0_[31]\,
      O => \alu_out_q[0]_i_32_n_0\
    );
\alu_out_q[0]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[29]\,
      I1 => \reg_op1_reg_n_0_[29]\,
      I2 => \reg_op2_reg_n_0_[28]\,
      I3 => \reg_op1_reg_n_0_[28]\,
      O => \alu_out_q[0]_i_33_n_0\
    );
\alu_out_q[0]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[26]\,
      I1 => \reg_op1_reg_n_0_[26]\,
      I2 => \reg_op2_reg_n_0_[27]\,
      I3 => \reg_op1_reg_n_0_[27]\,
      O => \alu_out_q[0]_i_34_n_0\
    );
\alu_out_q[0]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[25]\,
      I1 => \reg_op1_reg_n_0_[25]\,
      I2 => \reg_op2_reg_n_0_[24]\,
      I3 => \reg_op1_reg_n_0_[24]\,
      O => \alu_out_q[0]_i_35_n_0\
    );
\alu_out_q[0]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[21]\,
      I1 => \reg_op2_reg_n_0_[21]\,
      I2 => \reg_op1_reg_n_0_[22]\,
      I3 => \reg_op2_reg_n_0_[22]\,
      I4 => \reg_op2_reg_n_0_[23]\,
      I5 => \reg_op1_reg_n_0_[23]\,
      O => \alu_out_q[0]_i_37_n_0\
    );
\alu_out_q[0]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[18]\,
      I1 => \reg_op2_reg_n_0_[18]\,
      I2 => \reg_op1_reg_n_0_[19]\,
      I3 => \reg_op2_reg_n_0_[19]\,
      I4 => \reg_op2_reg_n_0_[20]\,
      I5 => \reg_op1_reg_n_0_[20]\,
      O => \alu_out_q[0]_i_38_n_0\
    );
\alu_out_q[0]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[15]\,
      I1 => \reg_op2_reg_n_0_[15]\,
      I2 => \reg_op1_reg_n_0_[16]\,
      I3 => \reg_op2_reg_n_0_[16]\,
      I4 => \reg_op2_reg_n_0_[17]\,
      I5 => \reg_op1_reg_n_0_[17]\,
      O => \alu_out_q[0]_i_39_n_0\
    );
\alu_out_q[0]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[12]\,
      I1 => \reg_op2_reg_n_0_[12]\,
      I2 => \reg_op1_reg_n_0_[13]\,
      I3 => \reg_op2_reg_n_0_[13]\,
      I4 => \reg_op2_reg_n_0_[14]\,
      I5 => \reg_op1_reg_n_0_[14]\,
      O => \alu_out_q[0]_i_40_n_0\
    );
\alu_out_q[0]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[23]\,
      I1 => \reg_op1_reg_n_0_[23]\,
      I2 => \reg_op2_reg_n_0_[22]\,
      I3 => \reg_op1_reg_n_0_[22]\,
      O => \alu_out_q[0]_i_42_n_0\
    );
\alu_out_q[0]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[21]\,
      I1 => \reg_op1_reg_n_0_[21]\,
      I2 => \reg_op2_reg_n_0_[20]\,
      I3 => \reg_op1_reg_n_0_[20]\,
      O => \alu_out_q[0]_i_43_n_0\
    );
\alu_out_q[0]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[19]\,
      I1 => \reg_op1_reg_n_0_[19]\,
      I2 => \reg_op2_reg_n_0_[18]\,
      I3 => \reg_op1_reg_n_0_[18]\,
      O => \alu_out_q[0]_i_44_n_0\
    );
\alu_out_q[0]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[17]\,
      I1 => \reg_op1_reg_n_0_[17]\,
      I2 => \reg_op2_reg_n_0_[16]\,
      I3 => \reg_op1_reg_n_0_[16]\,
      O => \alu_out_q[0]_i_45_n_0\
    );
\alu_out_q[0]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[23]\,
      I1 => \reg_op1_reg_n_0_[23]\,
      I2 => \reg_op2_reg_n_0_[22]\,
      I3 => \reg_op1_reg_n_0_[22]\,
      O => \alu_out_q[0]_i_46_n_0\
    );
\alu_out_q[0]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[20]\,
      I1 => \reg_op1_reg_n_0_[20]\,
      I2 => \reg_op2_reg_n_0_[21]\,
      I3 => \reg_op1_reg_n_0_[21]\,
      O => \alu_out_q[0]_i_47_n_0\
    );
\alu_out_q[0]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[19]\,
      I1 => \reg_op1_reg_n_0_[19]\,
      I2 => \reg_op2_reg_n_0_[18]\,
      I3 => \reg_op1_reg_n_0_[18]\,
      O => \alu_out_q[0]_i_48_n_0\
    );
\alu_out_q[0]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[17]\,
      I1 => \reg_op1_reg_n_0_[17]\,
      I2 => \reg_op2_reg_n_0_[16]\,
      I3 => \reg_op1_reg_n_0_[16]\,
      O => \alu_out_q[0]_i_49_n_0\
    );
\alu_out_q[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => alu_lts,
      I1 => instr_bge,
      I2 => alu_ltu,
      I3 => instr_bgeu,
      O => \alu_out_q[0]_i_5_n_0\
    );
\alu_out_q[0]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[23]\,
      I1 => \reg_op1_reg_n_0_[23]\,
      I2 => \reg_op2_reg_n_0_[22]\,
      I3 => \reg_op1_reg_n_0_[22]\,
      O => \alu_out_q[0]_i_51_n_0\
    );
\alu_out_q[0]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[21]\,
      I1 => \reg_op1_reg_n_0_[21]\,
      I2 => \reg_op2_reg_n_0_[20]\,
      I3 => \reg_op1_reg_n_0_[20]\,
      O => \alu_out_q[0]_i_52_n_0\
    );
\alu_out_q[0]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[19]\,
      I1 => \reg_op1_reg_n_0_[19]\,
      I2 => \reg_op2_reg_n_0_[18]\,
      I3 => \reg_op1_reg_n_0_[18]\,
      O => \alu_out_q[0]_i_53_n_0\
    );
\alu_out_q[0]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[17]\,
      I1 => \reg_op1_reg_n_0_[17]\,
      I2 => \reg_op2_reg_n_0_[16]\,
      I3 => \reg_op1_reg_n_0_[16]\,
      O => \alu_out_q[0]_i_54_n_0\
    );
\alu_out_q[0]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[23]\,
      I1 => \reg_op1_reg_n_0_[23]\,
      I2 => \reg_op2_reg_n_0_[22]\,
      I3 => \reg_op1_reg_n_0_[22]\,
      O => \alu_out_q[0]_i_55_n_0\
    );
\alu_out_q[0]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[20]\,
      I1 => \reg_op1_reg_n_0_[20]\,
      I2 => \reg_op2_reg_n_0_[21]\,
      I3 => \reg_op1_reg_n_0_[21]\,
      O => \alu_out_q[0]_i_56_n_0\
    );
\alu_out_q[0]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[19]\,
      I1 => \reg_op1_reg_n_0_[19]\,
      I2 => \reg_op2_reg_n_0_[18]\,
      I3 => \reg_op1_reg_n_0_[18]\,
      O => \alu_out_q[0]_i_57_n_0\
    );
\alu_out_q[0]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[17]\,
      I1 => \reg_op1_reg_n_0_[17]\,
      I2 => \reg_op2_reg_n_0_[16]\,
      I3 => \reg_op1_reg_n_0_[16]\,
      O => \alu_out_q[0]_i_58_n_0\
    );
\alu_out_q[0]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[9]\,
      I1 => \reg_op2_reg_n_0_[9]\,
      I2 => \reg_op1_reg_n_0_[10]\,
      I3 => \reg_op2_reg_n_0_[10]\,
      I4 => \reg_op2_reg_n_0_[11]\,
      I5 => \reg_op1_reg_n_0_[11]\,
      O => \alu_out_q[0]_i_59_n_0\
    );
\alu_out_q[0]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[6]\,
      I1 => \reg_op2_reg_n_0_[6]\,
      I2 => \reg_op1_reg_n_0_[7]\,
      I3 => \reg_op2_reg_n_0_[7]\,
      I4 => \reg_op2_reg_n_0_[8]\,
      I5 => \reg_op1_reg_n_0_[8]\,
      O => \alu_out_q[0]_i_60_n_0\
    );
\alu_out_q[0]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[3]\,
      I1 => \reg_op2_reg_n_0_[3]\,
      I2 => \reg_op1_reg_n_0_[4]\,
      I3 => \reg_op2_reg_n_0_[4]\,
      I4 => \reg_op2_reg_n_0_[5]\,
      I5 => \reg_op1_reg_n_0_[5]\,
      O => \alu_out_q[0]_i_61_n_0\
    );
\alu_out_q[0]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[0]\,
      I1 => \reg_op2_reg_n_0_[0]\,
      I2 => \reg_op1_reg_n_0_[1]\,
      I3 => \reg_op2_reg_n_0_[1]\,
      I4 => \reg_op2_reg_n_0_[2]\,
      I5 => \reg_op1_reg_n_0_[2]\,
      O => \alu_out_q[0]_i_62_n_0\
    );
\alu_out_q[0]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[15]\,
      I1 => \reg_op1_reg_n_0_[15]\,
      I2 => \reg_op2_reg_n_0_[14]\,
      I3 => \reg_op1_reg_n_0_[14]\,
      O => \alu_out_q[0]_i_64_n_0\
    );
\alu_out_q[0]_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[13]\,
      I1 => \reg_op1_reg_n_0_[13]\,
      I2 => \reg_op2_reg_n_0_[12]\,
      I3 => \reg_op1_reg_n_0_[12]\,
      O => \alu_out_q[0]_i_65_n_0\
    );
\alu_out_q[0]_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[11]\,
      I1 => \reg_op1_reg_n_0_[11]\,
      I2 => \reg_op2_reg_n_0_[10]\,
      I3 => \reg_op1_reg_n_0_[10]\,
      O => \alu_out_q[0]_i_66_n_0\
    );
\alu_out_q[0]_i_67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[9]\,
      I1 => \reg_op1_reg_n_0_[9]\,
      I2 => \reg_op2_reg_n_0_[8]\,
      I3 => \reg_op1_reg_n_0_[8]\,
      O => \alu_out_q[0]_i_67_n_0\
    );
\alu_out_q[0]_i_68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[14]\,
      I1 => \reg_op1_reg_n_0_[14]\,
      I2 => \reg_op2_reg_n_0_[15]\,
      I3 => \reg_op1_reg_n_0_[15]\,
      O => \alu_out_q[0]_i_68_n_0\
    );
\alu_out_q[0]_i_69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[13]\,
      I1 => \reg_op1_reg_n_0_[13]\,
      I2 => \reg_op2_reg_n_0_[12]\,
      I3 => \reg_op1_reg_n_0_[12]\,
      O => \alu_out_q[0]_i_69_n_0\
    );
\alu_out_q[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => alu_lts,
      I1 => is_slti_blt_slt,
      I2 => alu_ltu,
      I3 => is_sltiu_bltu_sltu,
      O => \alu_out_q[0]_i_7_n_0\
    );
\alu_out_q[0]_i_70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[11]\,
      I1 => \reg_op1_reg_n_0_[11]\,
      I2 => \reg_op2_reg_n_0_[10]\,
      I3 => \reg_op1_reg_n_0_[10]\,
      O => \alu_out_q[0]_i_70_n_0\
    );
\alu_out_q[0]_i_71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[8]\,
      I1 => \reg_op1_reg_n_0_[8]\,
      I2 => \reg_op2_reg_n_0_[9]\,
      I3 => \reg_op1_reg_n_0_[9]\,
      O => \alu_out_q[0]_i_71_n_0\
    );
\alu_out_q[0]_i_73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[15]\,
      I1 => \reg_op1_reg_n_0_[15]\,
      I2 => \reg_op2_reg_n_0_[14]\,
      I3 => \reg_op1_reg_n_0_[14]\,
      O => \alu_out_q[0]_i_73_n_0\
    );
\alu_out_q[0]_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[13]\,
      I1 => \reg_op1_reg_n_0_[13]\,
      I2 => \reg_op2_reg_n_0_[12]\,
      I3 => \reg_op1_reg_n_0_[12]\,
      O => \alu_out_q[0]_i_74_n_0\
    );
\alu_out_q[0]_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[11]\,
      I1 => \reg_op1_reg_n_0_[11]\,
      I2 => \reg_op2_reg_n_0_[10]\,
      I3 => \reg_op1_reg_n_0_[10]\,
      O => \alu_out_q[0]_i_75_n_0\
    );
\alu_out_q[0]_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[9]\,
      I1 => \reg_op1_reg_n_0_[9]\,
      I2 => \reg_op2_reg_n_0_[8]\,
      I3 => \reg_op1_reg_n_0_[8]\,
      O => \alu_out_q[0]_i_76_n_0\
    );
\alu_out_q[0]_i_77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[14]\,
      I1 => \reg_op1_reg_n_0_[14]\,
      I2 => \reg_op2_reg_n_0_[15]\,
      I3 => \reg_op1_reg_n_0_[15]\,
      O => \alu_out_q[0]_i_77_n_0\
    );
\alu_out_q[0]_i_78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[13]\,
      I1 => \reg_op1_reg_n_0_[13]\,
      I2 => \reg_op2_reg_n_0_[12]\,
      I3 => \reg_op1_reg_n_0_[12]\,
      O => \alu_out_q[0]_i_78_n_0\
    );
\alu_out_q[0]_i_79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[11]\,
      I1 => \reg_op1_reg_n_0_[11]\,
      I2 => \reg_op2_reg_n_0_[10]\,
      I3 => \reg_op1_reg_n_0_[10]\,
      O => \alu_out_q[0]_i_79_n_0\
    );
\alu_out_q[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[3]\,
      I1 => \^instr_sub\,
      I2 => \reg_op1_reg_n_0_[3]\,
      O => \alu_out_q[0]_i_8_n_0\
    );
\alu_out_q[0]_i_80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[8]\,
      I1 => \reg_op1_reg_n_0_[8]\,
      I2 => \reg_op2_reg_n_0_[9]\,
      I3 => \reg_op1_reg_n_0_[9]\,
      O => \alu_out_q[0]_i_80_n_0\
    );
\alu_out_q[0]_i_81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[7]\,
      I1 => \reg_op1_reg_n_0_[7]\,
      I2 => \reg_op2_reg_n_0_[6]\,
      I3 => \reg_op1_reg_n_0_[6]\,
      O => \alu_out_q[0]_i_81_n_0\
    );
\alu_out_q[0]_i_82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[5]\,
      I1 => \reg_op1_reg_n_0_[5]\,
      I2 => \reg_op2_reg_n_0_[4]\,
      I3 => \reg_op1_reg_n_0_[4]\,
      O => \alu_out_q[0]_i_82_n_0\
    );
\alu_out_q[0]_i_83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[3]\,
      I1 => \reg_op1_reg_n_0_[3]\,
      I2 => \reg_op2_reg_n_0_[2]\,
      I3 => \reg_op1_reg_n_0_[2]\,
      O => \alu_out_q[0]_i_83_n_0\
    );
\alu_out_q[0]_i_84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[1]\,
      I1 => \reg_op1_reg_n_0_[1]\,
      I2 => \reg_op2_reg_n_0_[0]\,
      I3 => \reg_op1_reg_n_0_[0]\,
      O => \alu_out_q[0]_i_84_n_0\
    );
\alu_out_q[0]_i_85\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[7]\,
      I1 => \reg_op1_reg_n_0_[7]\,
      I2 => \reg_op2_reg_n_0_[6]\,
      I3 => \reg_op1_reg_n_0_[6]\,
      O => \alu_out_q[0]_i_85_n_0\
    );
\alu_out_q[0]_i_86\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[5]\,
      I1 => \reg_op1_reg_n_0_[5]\,
      I2 => \reg_op2_reg_n_0_[4]\,
      I3 => \reg_op1_reg_n_0_[4]\,
      O => \alu_out_q[0]_i_86_n_0\
    );
\alu_out_q[0]_i_87\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[2]\,
      I1 => \reg_op1_reg_n_0_[2]\,
      I2 => \reg_op2_reg_n_0_[3]\,
      I3 => \reg_op1_reg_n_0_[3]\,
      O => \alu_out_q[0]_i_87_n_0\
    );
\alu_out_q[0]_i_88\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[1]\,
      I1 => \reg_op1_reg_n_0_[1]\,
      I2 => \reg_op2_reg_n_0_[0]\,
      I3 => \reg_op1_reg_n_0_[0]\,
      O => \alu_out_q[0]_i_88_n_0\
    );
\alu_out_q[0]_i_89\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[7]\,
      I1 => \reg_op1_reg_n_0_[7]\,
      I2 => \reg_op2_reg_n_0_[6]\,
      I3 => \reg_op1_reg_n_0_[6]\,
      O => \alu_out_q[0]_i_89_n_0\
    );
\alu_out_q[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[2]\,
      I1 => \^instr_sub\,
      I2 => \reg_op1_reg_n_0_[2]\,
      O => \alu_out_q[0]_i_9_n_0\
    );
\alu_out_q[0]_i_90\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[5]\,
      I1 => \reg_op1_reg_n_0_[5]\,
      I2 => \reg_op2_reg_n_0_[4]\,
      I3 => \reg_op1_reg_n_0_[4]\,
      O => \alu_out_q[0]_i_90_n_0\
    );
\alu_out_q[0]_i_91\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[3]\,
      I1 => \reg_op1_reg_n_0_[3]\,
      I2 => \reg_op2_reg_n_0_[2]\,
      I3 => \reg_op1_reg_n_0_[2]\,
      O => \alu_out_q[0]_i_91_n_0\
    );
\alu_out_q[0]_i_92\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[1]\,
      I1 => \reg_op1_reg_n_0_[1]\,
      I2 => \reg_op2_reg_n_0_[0]\,
      I3 => \reg_op1_reg_n_0_[0]\,
      O => \alu_out_q[0]_i_92_n_0\
    );
\alu_out_q[0]_i_93\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[7]\,
      I1 => \reg_op1_reg_n_0_[7]\,
      I2 => \reg_op2_reg_n_0_[6]\,
      I3 => \reg_op1_reg_n_0_[6]\,
      O => \alu_out_q[0]_i_93_n_0\
    );
\alu_out_q[0]_i_94\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[5]\,
      I1 => \reg_op1_reg_n_0_[5]\,
      I2 => \reg_op2_reg_n_0_[4]\,
      I3 => \reg_op1_reg_n_0_[4]\,
      O => \alu_out_q[0]_i_94_n_0\
    );
\alu_out_q[0]_i_95\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[2]\,
      I1 => \reg_op1_reg_n_0_[2]\,
      I2 => \reg_op2_reg_n_0_[3]\,
      I3 => \reg_op1_reg_n_0_[3]\,
      O => \alu_out_q[0]_i_95_n_0\
    );
\alu_out_q[0]_i_96\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[1]\,
      I1 => \reg_op1_reg_n_0_[1]\,
      I2 => \reg_op2_reg_n_0_[0]\,
      I3 => \reg_op1_reg_n_0_[0]\,
      O => \alu_out_q[0]_i_96_n_0\
    );
\alu_out_q[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEBEEAAA"
    )
        port map (
      I0 => \alu_out_q[10]_i_2_n_0\,
      I1 => \reg_op1_reg_n_0_[10]\,
      I2 => \reg_op2_reg_n_0_[10]\,
      I3 => \alu_out_q[31]_i_3_n_0\,
      I4 => \alu_out_q[31]_i_4_n_0\,
      O => \alu_out_q[10]_i_1_n_0\
    );
\alu_out_q[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA8A8A8"
    )
        port map (
      I0 => \alu_out_q[31]_i_5_n_0\,
      I1 => \reg_op2_reg_n_0_[10]\,
      I2 => \reg_op1_reg_n_0_[10]\,
      I3 => \alu_out_q_reg[11]_i_3_n_5\,
      I4 => is_lui_auipc_jal_jalr_addi_add_sub,
      O => \alu_out_q[10]_i_2_n_0\
    );
\alu_out_q[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEBEEAAA"
    )
        port map (
      I0 => \alu_out_q[11]_i_2_n_0\,
      I1 => \reg_op1_reg_n_0_[11]\,
      I2 => \reg_op2_reg_n_0_[11]\,
      I3 => \alu_out_q[31]_i_3_n_0\,
      I4 => \alu_out_q[31]_i_4_n_0\,
      O => \alu_out_q[11]_i_1_n_0\
    );
\alu_out_q[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA8A8A8"
    )
        port map (
      I0 => \alu_out_q[31]_i_5_n_0\,
      I1 => \reg_op2_reg_n_0_[11]\,
      I2 => \reg_op1_reg_n_0_[11]\,
      I3 => \alu_out_q_reg[11]_i_3_n_4\,
      I4 => is_lui_auipc_jal_jalr_addi_add_sub,
      O => \alu_out_q[11]_i_2_n_0\
    );
\alu_out_q[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[11]\,
      I1 => \^instr_sub\,
      I2 => \reg_op1_reg_n_0_[11]\,
      O => \alu_out_q[11]_i_4_n_0\
    );
\alu_out_q[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[10]\,
      I1 => \^instr_sub\,
      I2 => \reg_op1_reg_n_0_[10]\,
      O => \alu_out_q[11]_i_5_n_0\
    );
\alu_out_q[11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[9]\,
      I1 => \^instr_sub\,
      I2 => \reg_op1_reg_n_0_[9]\,
      O => \alu_out_q[11]_i_6_n_0\
    );
\alu_out_q[11]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[8]\,
      I1 => \^instr_sub\,
      I2 => \reg_op1_reg_n_0_[8]\,
      O => \alu_out_q[11]_i_7_n_0\
    );
\alu_out_q[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEBEEAAA"
    )
        port map (
      I0 => \alu_out_q[12]_i_2_n_0\,
      I1 => \reg_op1_reg_n_0_[12]\,
      I2 => \reg_op2_reg_n_0_[12]\,
      I3 => \alu_out_q[31]_i_3_n_0\,
      I4 => \alu_out_q[31]_i_4_n_0\,
      O => \alu_out_q[12]_i_1_n_0\
    );
\alu_out_q[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA8A8A8"
    )
        port map (
      I0 => \alu_out_q[31]_i_5_n_0\,
      I1 => \reg_op2_reg_n_0_[12]\,
      I2 => \reg_op1_reg_n_0_[12]\,
      I3 => \alu_out_q_reg[15]_i_3_n_7\,
      I4 => is_lui_auipc_jal_jalr_addi_add_sub,
      O => \alu_out_q[12]_i_2_n_0\
    );
\alu_out_q[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEBEEAAA"
    )
        port map (
      I0 => \alu_out_q[13]_i_2_n_0\,
      I1 => \reg_op1_reg_n_0_[13]\,
      I2 => \reg_op2_reg_n_0_[13]\,
      I3 => \alu_out_q[31]_i_3_n_0\,
      I4 => \alu_out_q[31]_i_4_n_0\,
      O => \alu_out_q[13]_i_1_n_0\
    );
\alu_out_q[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA8A8A8"
    )
        port map (
      I0 => \alu_out_q[31]_i_5_n_0\,
      I1 => \reg_op2_reg_n_0_[13]\,
      I2 => \reg_op1_reg_n_0_[13]\,
      I3 => \alu_out_q_reg[15]_i_3_n_6\,
      I4 => is_lui_auipc_jal_jalr_addi_add_sub,
      O => \alu_out_q[13]_i_2_n_0\
    );
\alu_out_q[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEBEEAAA"
    )
        port map (
      I0 => \alu_out_q[14]_i_2_n_0\,
      I1 => \reg_op1_reg_n_0_[14]\,
      I2 => \reg_op2_reg_n_0_[14]\,
      I3 => \alu_out_q[31]_i_3_n_0\,
      I4 => \alu_out_q[31]_i_4_n_0\,
      O => \alu_out_q[14]_i_1_n_0\
    );
\alu_out_q[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA8A8A8"
    )
        port map (
      I0 => \alu_out_q[31]_i_5_n_0\,
      I1 => \reg_op2_reg_n_0_[14]\,
      I2 => \reg_op1_reg_n_0_[14]\,
      I3 => \alu_out_q_reg[15]_i_3_n_5\,
      I4 => is_lui_auipc_jal_jalr_addi_add_sub,
      O => \alu_out_q[14]_i_2_n_0\
    );
\alu_out_q[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEBEEAAA"
    )
        port map (
      I0 => \alu_out_q[15]_i_2_n_0\,
      I1 => \reg_op1_reg_n_0_[15]\,
      I2 => \reg_op2_reg_n_0_[15]\,
      I3 => \alu_out_q[31]_i_3_n_0\,
      I4 => \alu_out_q[31]_i_4_n_0\,
      O => \alu_out_q[15]_i_1_n_0\
    );
\alu_out_q[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA8A8A8"
    )
        port map (
      I0 => \alu_out_q[31]_i_5_n_0\,
      I1 => \reg_op2_reg_n_0_[15]\,
      I2 => \reg_op1_reg_n_0_[15]\,
      I3 => \alu_out_q_reg[15]_i_3_n_4\,
      I4 => is_lui_auipc_jal_jalr_addi_add_sub,
      O => \alu_out_q[15]_i_2_n_0\
    );
\alu_out_q[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[15]\,
      I1 => \^instr_sub\,
      I2 => \reg_op1_reg_n_0_[15]\,
      O => \alu_out_q[15]_i_4_n_0\
    );
\alu_out_q[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[14]\,
      I1 => \^instr_sub\,
      I2 => \reg_op1_reg_n_0_[14]\,
      O => \alu_out_q[15]_i_5_n_0\
    );
\alu_out_q[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[13]\,
      I1 => \^instr_sub\,
      I2 => \reg_op1_reg_n_0_[13]\,
      O => \alu_out_q[15]_i_6_n_0\
    );
\alu_out_q[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[12]\,
      I1 => \^instr_sub\,
      I2 => \reg_op1_reg_n_0_[12]\,
      O => \alu_out_q[15]_i_7_n_0\
    );
\alu_out_q[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEBEEAAA"
    )
        port map (
      I0 => \alu_out_q[16]_i_2_n_0\,
      I1 => \reg_op1_reg_n_0_[16]\,
      I2 => \reg_op2_reg_n_0_[16]\,
      I3 => \alu_out_q[31]_i_3_n_0\,
      I4 => \alu_out_q[31]_i_4_n_0\,
      O => \alu_out_q[16]_i_1_n_0\
    );
\alu_out_q[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA8A8A8"
    )
        port map (
      I0 => \alu_out_q[31]_i_5_n_0\,
      I1 => \reg_op2_reg_n_0_[16]\,
      I2 => \reg_op1_reg_n_0_[16]\,
      I3 => \alu_out_q_reg[19]_i_3_n_7\,
      I4 => is_lui_auipc_jal_jalr_addi_add_sub,
      O => \alu_out_q[16]_i_2_n_0\
    );
\alu_out_q[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEBEEAAA"
    )
        port map (
      I0 => \alu_out_q[17]_i_2_n_0\,
      I1 => \reg_op1_reg_n_0_[17]\,
      I2 => \reg_op2_reg_n_0_[17]\,
      I3 => \alu_out_q[31]_i_3_n_0\,
      I4 => \alu_out_q[31]_i_4_n_0\,
      O => \alu_out_q[17]_i_1_n_0\
    );
\alu_out_q[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA8A8A8"
    )
        port map (
      I0 => \alu_out_q[31]_i_5_n_0\,
      I1 => \reg_op2_reg_n_0_[17]\,
      I2 => \reg_op1_reg_n_0_[17]\,
      I3 => \alu_out_q_reg[19]_i_3_n_6\,
      I4 => is_lui_auipc_jal_jalr_addi_add_sub,
      O => \alu_out_q[17]_i_2_n_0\
    );
\alu_out_q[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEBEEAAA"
    )
        port map (
      I0 => \alu_out_q[18]_i_2_n_0\,
      I1 => \reg_op1_reg_n_0_[18]\,
      I2 => \reg_op2_reg_n_0_[18]\,
      I3 => \alu_out_q[31]_i_3_n_0\,
      I4 => \alu_out_q[31]_i_4_n_0\,
      O => \alu_out_q[18]_i_1_n_0\
    );
\alu_out_q[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA8A8A8"
    )
        port map (
      I0 => \alu_out_q[31]_i_5_n_0\,
      I1 => \reg_op2_reg_n_0_[18]\,
      I2 => \reg_op1_reg_n_0_[18]\,
      I3 => \alu_out_q_reg[19]_i_3_n_5\,
      I4 => is_lui_auipc_jal_jalr_addi_add_sub,
      O => \alu_out_q[18]_i_2_n_0\
    );
\alu_out_q[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEBEEAAA"
    )
        port map (
      I0 => \alu_out_q[19]_i_2_n_0\,
      I1 => \reg_op1_reg_n_0_[19]\,
      I2 => \reg_op2_reg_n_0_[19]\,
      I3 => \alu_out_q[31]_i_3_n_0\,
      I4 => \alu_out_q[31]_i_4_n_0\,
      O => \alu_out_q[19]_i_1_n_0\
    );
\alu_out_q[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA8A8A8"
    )
        port map (
      I0 => \alu_out_q[31]_i_5_n_0\,
      I1 => \reg_op2_reg_n_0_[19]\,
      I2 => \reg_op1_reg_n_0_[19]\,
      I3 => \alu_out_q_reg[19]_i_3_n_4\,
      I4 => is_lui_auipc_jal_jalr_addi_add_sub,
      O => \alu_out_q[19]_i_2_n_0\
    );
\alu_out_q[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[19]\,
      I1 => \^instr_sub\,
      I2 => \reg_op1_reg_n_0_[19]\,
      O => \alu_out_q[19]_i_4_n_0\
    );
\alu_out_q[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[18]\,
      I1 => \^instr_sub\,
      I2 => \reg_op1_reg_n_0_[18]\,
      O => \alu_out_q[19]_i_5_n_0\
    );
\alu_out_q[19]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[17]\,
      I1 => \^instr_sub\,
      I2 => \reg_op1_reg_n_0_[17]\,
      O => \alu_out_q[19]_i_6_n_0\
    );
\alu_out_q[19]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[16]\,
      I1 => \^instr_sub\,
      I2 => \reg_op1_reg_n_0_[16]\,
      O => \alu_out_q[19]_i_7_n_0\
    );
\alu_out_q[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEBEEAAA"
    )
        port map (
      I0 => \alu_out_q[1]_i_2_n_0\,
      I1 => \reg_op1_reg_n_0_[1]\,
      I2 => \reg_op2_reg_n_0_[1]\,
      I3 => \alu_out_q[31]_i_3_n_0\,
      I4 => \alu_out_q[31]_i_4_n_0\,
      O => \alu_out_q[1]_i_1_n_0\
    );
\alu_out_q[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA8A8A8"
    )
        port map (
      I0 => \alu_out_q[31]_i_5_n_0\,
      I1 => \reg_op2_reg_n_0_[1]\,
      I2 => \reg_op1_reg_n_0_[1]\,
      I3 => \alu_out_q_reg[0]_i_4_n_6\,
      I4 => is_lui_auipc_jal_jalr_addi_add_sub,
      O => \alu_out_q[1]_i_2_n_0\
    );
\alu_out_q[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEBEEAAA"
    )
        port map (
      I0 => \alu_out_q[20]_i_2_n_0\,
      I1 => \reg_op1_reg_n_0_[20]\,
      I2 => \reg_op2_reg_n_0_[20]\,
      I3 => \alu_out_q[31]_i_3_n_0\,
      I4 => \alu_out_q[31]_i_4_n_0\,
      O => \alu_out_q[20]_i_1_n_0\
    );
\alu_out_q[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA8A8A8"
    )
        port map (
      I0 => \alu_out_q[31]_i_5_n_0\,
      I1 => \reg_op2_reg_n_0_[20]\,
      I2 => \reg_op1_reg_n_0_[20]\,
      I3 => \alu_out_q_reg[23]_i_3_n_7\,
      I4 => is_lui_auipc_jal_jalr_addi_add_sub,
      O => \alu_out_q[20]_i_2_n_0\
    );
\alu_out_q[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEBEEAAA"
    )
        port map (
      I0 => \alu_out_q[21]_i_2_n_0\,
      I1 => \reg_op1_reg_n_0_[21]\,
      I2 => \reg_op2_reg_n_0_[21]\,
      I3 => \alu_out_q[31]_i_3_n_0\,
      I4 => \alu_out_q[31]_i_4_n_0\,
      O => \alu_out_q[21]_i_1_n_0\
    );
\alu_out_q[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA8A8A8"
    )
        port map (
      I0 => \alu_out_q[31]_i_5_n_0\,
      I1 => \reg_op2_reg_n_0_[21]\,
      I2 => \reg_op1_reg_n_0_[21]\,
      I3 => \alu_out_q_reg[23]_i_3_n_6\,
      I4 => is_lui_auipc_jal_jalr_addi_add_sub,
      O => \alu_out_q[21]_i_2_n_0\
    );
\alu_out_q[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEBEEAAA"
    )
        port map (
      I0 => \alu_out_q[22]_i_2_n_0\,
      I1 => \reg_op1_reg_n_0_[22]\,
      I2 => \reg_op2_reg_n_0_[22]\,
      I3 => \alu_out_q[31]_i_3_n_0\,
      I4 => \alu_out_q[31]_i_4_n_0\,
      O => \alu_out_q[22]_i_1_n_0\
    );
\alu_out_q[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA8A8A8"
    )
        port map (
      I0 => \alu_out_q[31]_i_5_n_0\,
      I1 => \reg_op2_reg_n_0_[22]\,
      I2 => \reg_op1_reg_n_0_[22]\,
      I3 => \alu_out_q_reg[23]_i_3_n_5\,
      I4 => is_lui_auipc_jal_jalr_addi_add_sub,
      O => \alu_out_q[22]_i_2_n_0\
    );
\alu_out_q[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEBEEAAA"
    )
        port map (
      I0 => \alu_out_q[23]_i_2_n_0\,
      I1 => \reg_op1_reg_n_0_[23]\,
      I2 => \reg_op2_reg_n_0_[23]\,
      I3 => \alu_out_q[31]_i_3_n_0\,
      I4 => \alu_out_q[31]_i_4_n_0\,
      O => \alu_out_q[23]_i_1_n_0\
    );
\alu_out_q[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA8A8A8"
    )
        port map (
      I0 => \alu_out_q[31]_i_5_n_0\,
      I1 => \reg_op2_reg_n_0_[23]\,
      I2 => \reg_op1_reg_n_0_[23]\,
      I3 => \alu_out_q_reg[23]_i_3_n_4\,
      I4 => is_lui_auipc_jal_jalr_addi_add_sub,
      O => \alu_out_q[23]_i_2_n_0\
    );
\alu_out_q[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[23]\,
      I1 => \^instr_sub\,
      I2 => \reg_op1_reg_n_0_[23]\,
      O => \alu_out_q[23]_i_4_n_0\
    );
\alu_out_q[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[22]\,
      I1 => \^instr_sub\,
      I2 => \reg_op1_reg_n_0_[22]\,
      O => \alu_out_q[23]_i_5_n_0\
    );
\alu_out_q[23]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[21]\,
      I1 => \^instr_sub\,
      I2 => \reg_op1_reg_n_0_[21]\,
      O => \alu_out_q[23]_i_6_n_0\
    );
\alu_out_q[23]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[20]\,
      I1 => \^instr_sub\,
      I2 => \reg_op1_reg_n_0_[20]\,
      O => \alu_out_q[23]_i_7_n_0\
    );
\alu_out_q[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEBEEAAA"
    )
        port map (
      I0 => \alu_out_q[24]_i_2_n_0\,
      I1 => \reg_op1_reg_n_0_[24]\,
      I2 => \reg_op2_reg_n_0_[24]\,
      I3 => \alu_out_q[31]_i_3_n_0\,
      I4 => \alu_out_q[31]_i_4_n_0\,
      O => \alu_out_q[24]_i_1_n_0\
    );
\alu_out_q[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA8A8A8"
    )
        port map (
      I0 => \alu_out_q[31]_i_5_n_0\,
      I1 => \reg_op2_reg_n_0_[24]\,
      I2 => \reg_op1_reg_n_0_[24]\,
      I3 => \alu_out_q_reg[27]_i_3_n_7\,
      I4 => is_lui_auipc_jal_jalr_addi_add_sub,
      O => \alu_out_q[24]_i_2_n_0\
    );
\alu_out_q[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEBEEAAA"
    )
        port map (
      I0 => \alu_out_q[25]_i_2_n_0\,
      I1 => \reg_op1_reg_n_0_[25]\,
      I2 => \reg_op2_reg_n_0_[25]\,
      I3 => \alu_out_q[31]_i_3_n_0\,
      I4 => \alu_out_q[31]_i_4_n_0\,
      O => \alu_out_q[25]_i_1_n_0\
    );
\alu_out_q[25]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA8A8A8"
    )
        port map (
      I0 => \alu_out_q[31]_i_5_n_0\,
      I1 => \reg_op2_reg_n_0_[25]\,
      I2 => \reg_op1_reg_n_0_[25]\,
      I3 => \alu_out_q_reg[27]_i_3_n_6\,
      I4 => is_lui_auipc_jal_jalr_addi_add_sub,
      O => \alu_out_q[25]_i_2_n_0\
    );
\alu_out_q[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEBEEAAA"
    )
        port map (
      I0 => \alu_out_q[26]_i_2_n_0\,
      I1 => \reg_op1_reg_n_0_[26]\,
      I2 => \reg_op2_reg_n_0_[26]\,
      I3 => \alu_out_q[31]_i_3_n_0\,
      I4 => \alu_out_q[31]_i_4_n_0\,
      O => \alu_out_q[26]_i_1_n_0\
    );
\alu_out_q[26]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA8A8A8"
    )
        port map (
      I0 => \alu_out_q[31]_i_5_n_0\,
      I1 => \reg_op2_reg_n_0_[26]\,
      I2 => \reg_op1_reg_n_0_[26]\,
      I3 => \alu_out_q_reg[27]_i_3_n_5\,
      I4 => is_lui_auipc_jal_jalr_addi_add_sub,
      O => \alu_out_q[26]_i_2_n_0\
    );
\alu_out_q[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEBEEAAA"
    )
        port map (
      I0 => \alu_out_q[27]_i_2_n_0\,
      I1 => \reg_op1_reg_n_0_[27]\,
      I2 => \reg_op2_reg_n_0_[27]\,
      I3 => \alu_out_q[31]_i_3_n_0\,
      I4 => \alu_out_q[31]_i_4_n_0\,
      O => \alu_out_q[27]_i_1_n_0\
    );
\alu_out_q[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA8A8A8"
    )
        port map (
      I0 => \alu_out_q[31]_i_5_n_0\,
      I1 => \reg_op2_reg_n_0_[27]\,
      I2 => \reg_op1_reg_n_0_[27]\,
      I3 => \alu_out_q_reg[27]_i_3_n_4\,
      I4 => is_lui_auipc_jal_jalr_addi_add_sub,
      O => \alu_out_q[27]_i_2_n_0\
    );
\alu_out_q[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[27]\,
      I1 => \^instr_sub\,
      I2 => \reg_op1_reg_n_0_[27]\,
      O => \alu_out_q[27]_i_4_n_0\
    );
\alu_out_q[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[26]\,
      I1 => \^instr_sub\,
      I2 => \reg_op1_reg_n_0_[26]\,
      O => \alu_out_q[27]_i_5_n_0\
    );
\alu_out_q[27]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[25]\,
      I1 => \^instr_sub\,
      I2 => \reg_op1_reg_n_0_[25]\,
      O => \alu_out_q[27]_i_6_n_0\
    );
\alu_out_q[27]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[24]\,
      I1 => \^instr_sub\,
      I2 => \reg_op1_reg_n_0_[24]\,
      O => \alu_out_q[27]_i_7_n_0\
    );
\alu_out_q[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEBEEAAA"
    )
        port map (
      I0 => \alu_out_q[28]_i_2_n_0\,
      I1 => \reg_op1_reg_n_0_[28]\,
      I2 => \reg_op2_reg_n_0_[28]\,
      I3 => \alu_out_q[31]_i_3_n_0\,
      I4 => \alu_out_q[31]_i_4_n_0\,
      O => \alu_out_q[28]_i_1_n_0\
    );
\alu_out_q[28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA8A8A8"
    )
        port map (
      I0 => \alu_out_q[31]_i_5_n_0\,
      I1 => \reg_op2_reg_n_0_[28]\,
      I2 => \reg_op1_reg_n_0_[28]\,
      I3 => \alu_out_q_reg[31]_i_6_n_7\,
      I4 => is_lui_auipc_jal_jalr_addi_add_sub,
      O => \alu_out_q[28]_i_2_n_0\
    );
\alu_out_q[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEBEEAAA"
    )
        port map (
      I0 => \alu_out_q[29]_i_2_n_0\,
      I1 => \reg_op1_reg_n_0_[29]\,
      I2 => \reg_op2_reg_n_0_[29]\,
      I3 => \alu_out_q[31]_i_3_n_0\,
      I4 => \alu_out_q[31]_i_4_n_0\,
      O => \alu_out_q[29]_i_1_n_0\
    );
\alu_out_q[29]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA8A8A8"
    )
        port map (
      I0 => \alu_out_q[31]_i_5_n_0\,
      I1 => \reg_op2_reg_n_0_[29]\,
      I2 => \reg_op1_reg_n_0_[29]\,
      I3 => \alu_out_q_reg[31]_i_6_n_6\,
      I4 => is_lui_auipc_jal_jalr_addi_add_sub,
      O => \alu_out_q[29]_i_2_n_0\
    );
\alu_out_q[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEBEEAAA"
    )
        port map (
      I0 => \alu_out_q[2]_i_2_n_0\,
      I1 => \reg_op1_reg_n_0_[2]\,
      I2 => \reg_op2_reg_n_0_[2]\,
      I3 => \alu_out_q[31]_i_3_n_0\,
      I4 => \alu_out_q[31]_i_4_n_0\,
      O => \alu_out_q[2]_i_1_n_0\
    );
\alu_out_q[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA8A8A8"
    )
        port map (
      I0 => \alu_out_q[31]_i_5_n_0\,
      I1 => \reg_op2_reg_n_0_[2]\,
      I2 => \reg_op1_reg_n_0_[2]\,
      I3 => \alu_out_q_reg[0]_i_4_n_5\,
      I4 => is_lui_auipc_jal_jalr_addi_add_sub,
      O => \alu_out_q[2]_i_2_n_0\
    );
\alu_out_q[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEBEEAAA"
    )
        port map (
      I0 => \alu_out_q[30]_i_2_n_0\,
      I1 => \reg_op1_reg_n_0_[30]\,
      I2 => \reg_op2_reg_n_0_[30]\,
      I3 => \alu_out_q[31]_i_3_n_0\,
      I4 => \alu_out_q[31]_i_4_n_0\,
      O => \alu_out_q[30]_i_1_n_0\
    );
\alu_out_q[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA8A8A8"
    )
        port map (
      I0 => \alu_out_q[31]_i_5_n_0\,
      I1 => \reg_op2_reg_n_0_[30]\,
      I2 => \reg_op1_reg_n_0_[30]\,
      I3 => \alu_out_q_reg[31]_i_6_n_5\,
      I4 => is_lui_auipc_jal_jalr_addi_add_sub,
      O => \alu_out_q[30]_i_2_n_0\
    );
\alu_out_q[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEBEEAAA"
    )
        port map (
      I0 => \alu_out_q[31]_i_2_n_0\,
      I1 => \reg_op1_reg_n_0_[31]\,
      I2 => \reg_op2_reg_n_0_[31]\,
      I3 => \alu_out_q[31]_i_3_n_0\,
      I4 => \alu_out_q[31]_i_4_n_0\,
      O => \alu_out_q[31]_i_1_n_0\
    );
\alu_out_q[31]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[28]\,
      I1 => \^instr_sub\,
      I2 => \reg_op1_reg_n_0_[28]\,
      O => \alu_out_q[31]_i_10_n_0\
    );
\alu_out_q[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA8A8A8"
    )
        port map (
      I0 => \alu_out_q[31]_i_5_n_0\,
      I1 => \reg_op1_reg_n_0_[31]\,
      I2 => \reg_op2_reg_n_0_[31]\,
      I3 => \alu_out_q_reg[31]_i_6_n_4\,
      I4 => is_lui_auipc_jal_jalr_addi_add_sub,
      O => \alu_out_q[31]_i_2_n_0\
    );
\alu_out_q[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000100010000"
    )
        port map (
      I0 => is_compare,
      I1 => is_lui_auipc_jal_jalr_addi_add_sub,
      I2 => instr_xori,
      I3 => instr_xor,
      I4 => instr_and,
      I5 => instr_andi,
      O => \alu_out_q[31]_i_3_n_0\
    );
\alu_out_q[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1110"
    )
        port map (
      I0 => is_compare,
      I1 => is_lui_auipc_jal_jalr_addi_add_sub,
      I2 => instr_xori,
      I3 => instr_xor,
      O => \alu_out_q[31]_i_4_n_0\
    );
\alu_out_q[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000100010000"
    )
        port map (
      I0 => is_compare,
      I1 => is_lui_auipc_jal_jalr_addi_add_sub,
      I2 => instr_xori,
      I3 => instr_xor,
      I4 => instr_or,
      I5 => instr_ori,
      O => \alu_out_q[31]_i_5_n_0\
    );
\alu_out_q[31]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[31]\,
      I1 => \reg_op1_reg_n_0_[31]\,
      I2 => \^instr_sub\,
      O => \alu_out_q[31]_i_7_n_0\
    );
\alu_out_q[31]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[30]\,
      I1 => \^instr_sub\,
      I2 => \reg_op1_reg_n_0_[30]\,
      O => \alu_out_q[31]_i_8_n_0\
    );
\alu_out_q[31]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[29]\,
      I1 => \^instr_sub\,
      I2 => \reg_op1_reg_n_0_[29]\,
      O => \alu_out_q[31]_i_9_n_0\
    );
\alu_out_q[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEBEEAAA"
    )
        port map (
      I0 => \alu_out_q[3]_i_2_n_0\,
      I1 => \reg_op1_reg_n_0_[3]\,
      I2 => \reg_op2_reg_n_0_[3]\,
      I3 => \alu_out_q[31]_i_3_n_0\,
      I4 => \alu_out_q[31]_i_4_n_0\,
      O => \alu_out_q[3]_i_1_n_0\
    );
\alu_out_q[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA8A8A8"
    )
        port map (
      I0 => \alu_out_q[31]_i_5_n_0\,
      I1 => \reg_op2_reg_n_0_[3]\,
      I2 => \reg_op1_reg_n_0_[3]\,
      I3 => \alu_out_q_reg[0]_i_4_n_4\,
      I4 => is_lui_auipc_jal_jalr_addi_add_sub,
      O => \alu_out_q[3]_i_2_n_0\
    );
\alu_out_q[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEBEEAAA"
    )
        port map (
      I0 => \alu_out_q[4]_i_2_n_0\,
      I1 => \reg_op1_reg_n_0_[4]\,
      I2 => \reg_op2_reg_n_0_[4]\,
      I3 => \alu_out_q[31]_i_3_n_0\,
      I4 => \alu_out_q[31]_i_4_n_0\,
      O => \alu_out_q[4]_i_1_n_0\
    );
\alu_out_q[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA8A8A8"
    )
        port map (
      I0 => \alu_out_q[31]_i_5_n_0\,
      I1 => \reg_op2_reg_n_0_[4]\,
      I2 => \reg_op1_reg_n_0_[4]\,
      I3 => \alu_out_q_reg[7]_i_3_n_7\,
      I4 => is_lui_auipc_jal_jalr_addi_add_sub,
      O => \alu_out_q[4]_i_2_n_0\
    );
\alu_out_q[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEBEEAAA"
    )
        port map (
      I0 => \alu_out_q[5]_i_2_n_0\,
      I1 => \reg_op1_reg_n_0_[5]\,
      I2 => \reg_op2_reg_n_0_[5]\,
      I3 => \alu_out_q[31]_i_3_n_0\,
      I4 => \alu_out_q[31]_i_4_n_0\,
      O => \alu_out_q[5]_i_1_n_0\
    );
\alu_out_q[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA8A8A8"
    )
        port map (
      I0 => \alu_out_q[31]_i_5_n_0\,
      I1 => \reg_op2_reg_n_0_[5]\,
      I2 => \reg_op1_reg_n_0_[5]\,
      I3 => \alu_out_q_reg[7]_i_3_n_6\,
      I4 => is_lui_auipc_jal_jalr_addi_add_sub,
      O => \alu_out_q[5]_i_2_n_0\
    );
\alu_out_q[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEBEEAAA"
    )
        port map (
      I0 => \alu_out_q[6]_i_2_n_0\,
      I1 => \reg_op1_reg_n_0_[6]\,
      I2 => \reg_op2_reg_n_0_[6]\,
      I3 => \alu_out_q[31]_i_3_n_0\,
      I4 => \alu_out_q[31]_i_4_n_0\,
      O => \alu_out_q[6]_i_1_n_0\
    );
\alu_out_q[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA8A8A8"
    )
        port map (
      I0 => \alu_out_q[31]_i_5_n_0\,
      I1 => \reg_op2_reg_n_0_[6]\,
      I2 => \reg_op1_reg_n_0_[6]\,
      I3 => \alu_out_q_reg[7]_i_3_n_5\,
      I4 => is_lui_auipc_jal_jalr_addi_add_sub,
      O => \alu_out_q[6]_i_2_n_0\
    );
\alu_out_q[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEBEEAAA"
    )
        port map (
      I0 => \alu_out_q[7]_i_2_n_0\,
      I1 => \reg_op1_reg_n_0_[7]\,
      I2 => \reg_op2_reg_n_0_[7]\,
      I3 => \alu_out_q[31]_i_3_n_0\,
      I4 => \alu_out_q[31]_i_4_n_0\,
      O => \alu_out_q[7]_i_1_n_0\
    );
\alu_out_q[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA8A8A8"
    )
        port map (
      I0 => \alu_out_q[31]_i_5_n_0\,
      I1 => \reg_op2_reg_n_0_[7]\,
      I2 => \reg_op1_reg_n_0_[7]\,
      I3 => \alu_out_q_reg[7]_i_3_n_4\,
      I4 => is_lui_auipc_jal_jalr_addi_add_sub,
      O => \alu_out_q[7]_i_2_n_0\
    );
\alu_out_q[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[7]\,
      I1 => \^instr_sub\,
      I2 => \reg_op1_reg_n_0_[7]\,
      O => \alu_out_q[7]_i_4_n_0\
    );
\alu_out_q[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[6]\,
      I1 => \^instr_sub\,
      I2 => \reg_op1_reg_n_0_[6]\,
      O => \alu_out_q[7]_i_5_n_0\
    );
\alu_out_q[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[5]\,
      I1 => \^instr_sub\,
      I2 => \reg_op1_reg_n_0_[5]\,
      O => \alu_out_q[7]_i_6_n_0\
    );
\alu_out_q[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[4]\,
      I1 => \^instr_sub\,
      I2 => \reg_op1_reg_n_0_[4]\,
      O => \alu_out_q[7]_i_7_n_0\
    );
\alu_out_q[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEBEEAAA"
    )
        port map (
      I0 => \alu_out_q[8]_i_2_n_0\,
      I1 => \reg_op1_reg_n_0_[8]\,
      I2 => \reg_op2_reg_n_0_[8]\,
      I3 => \alu_out_q[31]_i_3_n_0\,
      I4 => \alu_out_q[31]_i_4_n_0\,
      O => \alu_out_q[8]_i_1_n_0\
    );
\alu_out_q[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA8A8A8"
    )
        port map (
      I0 => \alu_out_q[31]_i_5_n_0\,
      I1 => \reg_op2_reg_n_0_[8]\,
      I2 => \reg_op1_reg_n_0_[8]\,
      I3 => \alu_out_q_reg[11]_i_3_n_7\,
      I4 => is_lui_auipc_jal_jalr_addi_add_sub,
      O => \alu_out_q[8]_i_2_n_0\
    );
\alu_out_q[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEBEEAAA"
    )
        port map (
      I0 => \alu_out_q[9]_i_2_n_0\,
      I1 => \reg_op1_reg_n_0_[9]\,
      I2 => \reg_op2_reg_n_0_[9]\,
      I3 => \alu_out_q[31]_i_3_n_0\,
      I4 => \alu_out_q[31]_i_4_n_0\,
      O => \alu_out_q[9]_i_1_n_0\
    );
\alu_out_q[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA8A8A8"
    )
        port map (
      I0 => \alu_out_q[31]_i_5_n_0\,
      I1 => \reg_op2_reg_n_0_[9]\,
      I2 => \reg_op1_reg_n_0_[9]\,
      I3 => \alu_out_q_reg[11]_i_3_n_6\,
      I4 => is_lui_auipc_jal_jalr_addi_add_sub,
      O => \alu_out_q[9]_i_2_n_0\
    );
\alu_out_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \alu_out_q[0]_i_1_n_0\,
      Q => alu_out_q(0),
      R => '0'
    );
\alu_out_q_reg[0]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \alu_out_q_reg[0]_i_18_n_0\,
      CO(3) => alu_lts,
      CO(2) => \alu_out_q_reg[0]_i_12_n_1\,
      CO(1) => \alu_out_q_reg[0]_i_12_n_2\,
      CO(0) => \alu_out_q_reg[0]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \alu_out_q[0]_i_19_n_0\,
      DI(2) => \alu_out_q[0]_i_20_n_0\,
      DI(1) => \alu_out_q[0]_i_21_n_0\,
      DI(0) => \alu_out_q[0]_i_22_n_0\,
      O(3 downto 0) => \NLW_alu_out_q_reg[0]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \alu_out_q[0]_i_23_n_0\,
      S(2) => \alu_out_q[0]_i_24_n_0\,
      S(1) => \alu_out_q[0]_i_25_n_0\,
      S(0) => \alu_out_q[0]_i_26_n_0\
    );
\alu_out_q_reg[0]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \alu_out_q_reg[0]_i_27_n_0\,
      CO(3) => alu_ltu,
      CO(2) => \alu_out_q_reg[0]_i_13_n_1\,
      CO(1) => \alu_out_q_reg[0]_i_13_n_2\,
      CO(0) => \alu_out_q_reg[0]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \alu_out_q[0]_i_28_n_0\,
      DI(2) => \alu_out_q[0]_i_29_n_0\,
      DI(1) => \alu_out_q[0]_i_30_n_0\,
      DI(0) => \alu_out_q[0]_i_31_n_0\,
      O(3 downto 0) => \NLW_alu_out_q_reg[0]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \alu_out_q[0]_i_32_n_0\,
      S(2) => \alu_out_q[0]_i_33_n_0\,
      S(1) => \alu_out_q[0]_i_34_n_0\,
      S(0) => \alu_out_q[0]_i_35_n_0\
    );
\alu_out_q_reg[0]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \alu_out_q_reg[0]_i_36_n_0\,
      CO(3) => \alu_out_q_reg[0]_i_14_n_0\,
      CO(2) => \alu_out_q_reg[0]_i_14_n_1\,
      CO(1) => \alu_out_q_reg[0]_i_14_n_2\,
      CO(0) => \alu_out_q_reg[0]_i_14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_alu_out_q_reg[0]_i_14_O_UNCONNECTED\(3 downto 0),
      S(3) => \alu_out_q[0]_i_37_n_0\,
      S(2) => \alu_out_q[0]_i_38_n_0\,
      S(1) => \alu_out_q[0]_i_39_n_0\,
      S(0) => \alu_out_q[0]_i_40_n_0\
    );
\alu_out_q_reg[0]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \alu_out_q_reg[0]_i_41_n_0\,
      CO(3) => \alu_out_q_reg[0]_i_18_n_0\,
      CO(2) => \alu_out_q_reg[0]_i_18_n_1\,
      CO(1) => \alu_out_q_reg[0]_i_18_n_2\,
      CO(0) => \alu_out_q_reg[0]_i_18_n_3\,
      CYINIT => '0',
      DI(3) => \alu_out_q[0]_i_42_n_0\,
      DI(2) => \alu_out_q[0]_i_43_n_0\,
      DI(1) => \alu_out_q[0]_i_44_n_0\,
      DI(0) => \alu_out_q[0]_i_45_n_0\,
      O(3 downto 0) => \NLW_alu_out_q_reg[0]_i_18_O_UNCONNECTED\(3 downto 0),
      S(3) => \alu_out_q[0]_i_46_n_0\,
      S(2) => \alu_out_q[0]_i_47_n_0\,
      S(1) => \alu_out_q[0]_i_48_n_0\,
      S(0) => \alu_out_q[0]_i_49_n_0\
    );
\alu_out_q_reg[0]_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => \alu_out_q_reg[0]_i_50_n_0\,
      CO(3) => \alu_out_q_reg[0]_i_27_n_0\,
      CO(2) => \alu_out_q_reg[0]_i_27_n_1\,
      CO(1) => \alu_out_q_reg[0]_i_27_n_2\,
      CO(0) => \alu_out_q_reg[0]_i_27_n_3\,
      CYINIT => '0',
      DI(3) => \alu_out_q[0]_i_51_n_0\,
      DI(2) => \alu_out_q[0]_i_52_n_0\,
      DI(1) => \alu_out_q[0]_i_53_n_0\,
      DI(0) => \alu_out_q[0]_i_54_n_0\,
      O(3 downto 0) => \NLW_alu_out_q_reg[0]_i_27_O_UNCONNECTED\(3 downto 0),
      S(3) => \alu_out_q[0]_i_55_n_0\,
      S(2) => \alu_out_q[0]_i_56_n_0\,
      S(1) => \alu_out_q[0]_i_57_n_0\,
      S(0) => \alu_out_q[0]_i_58_n_0\
    );
\alu_out_q_reg[0]_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \alu_out_q_reg[0]_i_36_n_0\,
      CO(2) => \alu_out_q_reg[0]_i_36_n_1\,
      CO(1) => \alu_out_q_reg[0]_i_36_n_2\,
      CO(0) => \alu_out_q_reg[0]_i_36_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_alu_out_q_reg[0]_i_36_O_UNCONNECTED\(3 downto 0),
      S(3) => \alu_out_q[0]_i_59_n_0\,
      S(2) => \alu_out_q[0]_i_60_n_0\,
      S(1) => \alu_out_q[0]_i_61_n_0\,
      S(0) => \alu_out_q[0]_i_62_n_0\
    );
\alu_out_q_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \alu_out_q_reg[0]_i_4_n_0\,
      CO(2) => \alu_out_q_reg[0]_i_4_n_1\,
      CO(1) => \alu_out_q_reg[0]_i_4_n_2\,
      CO(0) => \alu_out_q_reg[0]_i_4_n_3\,
      CYINIT => \reg_op1_reg_n_0_[0]\,
      DI(3) => \reg_op1_reg_n_0_[3]\,
      DI(2) => \reg_op1_reg_n_0_[2]\,
      DI(1) => \reg_op1_reg_n_0_[1]\,
      DI(0) => \^instr_sub\,
      O(3) => \alu_out_q_reg[0]_i_4_n_4\,
      O(2) => \alu_out_q_reg[0]_i_4_n_5\,
      O(1) => \alu_out_q_reg[0]_i_4_n_6\,
      O(0) => \alu_out_q_reg[0]_i_4_n_7\,
      S(3) => \alu_out_q[0]_i_8_n_0\,
      S(2) => \alu_out_q[0]_i_9_n_0\,
      S(1) => \alu_out_q[0]_i_10_n_0\,
      S(0) => \alu_out_q[0]_i_11_n_0\
    );
\alu_out_q_reg[0]_i_41\: unisim.vcomponents.CARRY4
     port map (
      CI => \alu_out_q_reg[0]_i_63_n_0\,
      CO(3) => \alu_out_q_reg[0]_i_41_n_0\,
      CO(2) => \alu_out_q_reg[0]_i_41_n_1\,
      CO(1) => \alu_out_q_reg[0]_i_41_n_2\,
      CO(0) => \alu_out_q_reg[0]_i_41_n_3\,
      CYINIT => '0',
      DI(3) => \alu_out_q[0]_i_64_n_0\,
      DI(2) => \alu_out_q[0]_i_65_n_0\,
      DI(1) => \alu_out_q[0]_i_66_n_0\,
      DI(0) => \alu_out_q[0]_i_67_n_0\,
      O(3 downto 0) => \NLW_alu_out_q_reg[0]_i_41_O_UNCONNECTED\(3 downto 0),
      S(3) => \alu_out_q[0]_i_68_n_0\,
      S(2) => \alu_out_q[0]_i_69_n_0\,
      S(1) => \alu_out_q[0]_i_70_n_0\,
      S(0) => \alu_out_q[0]_i_71_n_0\
    );
\alu_out_q_reg[0]_i_50\: unisim.vcomponents.CARRY4
     port map (
      CI => \alu_out_q_reg[0]_i_72_n_0\,
      CO(3) => \alu_out_q_reg[0]_i_50_n_0\,
      CO(2) => \alu_out_q_reg[0]_i_50_n_1\,
      CO(1) => \alu_out_q_reg[0]_i_50_n_2\,
      CO(0) => \alu_out_q_reg[0]_i_50_n_3\,
      CYINIT => '0',
      DI(3) => \alu_out_q[0]_i_73_n_0\,
      DI(2) => \alu_out_q[0]_i_74_n_0\,
      DI(1) => \alu_out_q[0]_i_75_n_0\,
      DI(0) => \alu_out_q[0]_i_76_n_0\,
      O(3 downto 0) => \NLW_alu_out_q_reg[0]_i_50_O_UNCONNECTED\(3 downto 0),
      S(3) => \alu_out_q[0]_i_77_n_0\,
      S(2) => \alu_out_q[0]_i_78_n_0\,
      S(1) => \alu_out_q[0]_i_79_n_0\,
      S(0) => \alu_out_q[0]_i_80_n_0\
    );
\alu_out_q_reg[0]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \alu_out_q_reg[0]_i_14_n_0\,
      CO(3) => \NLW_alu_out_q_reg[0]_i_6_CO_UNCONNECTED\(3),
      CO(2) => alu_eq,
      CO(1) => \alu_out_q_reg[0]_i_6_n_2\,
      CO(0) => \alu_out_q_reg[0]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_alu_out_q_reg[0]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \alu_out_q[0]_i_15_n_0\,
      S(1) => \alu_out_q[0]_i_16_n_0\,
      S(0) => \alu_out_q[0]_i_17_n_0\
    );
\alu_out_q_reg[0]_i_63\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \alu_out_q_reg[0]_i_63_n_0\,
      CO(2) => \alu_out_q_reg[0]_i_63_n_1\,
      CO(1) => \alu_out_q_reg[0]_i_63_n_2\,
      CO(0) => \alu_out_q_reg[0]_i_63_n_3\,
      CYINIT => '0',
      DI(3) => \alu_out_q[0]_i_81_n_0\,
      DI(2) => \alu_out_q[0]_i_82_n_0\,
      DI(1) => \alu_out_q[0]_i_83_n_0\,
      DI(0) => \alu_out_q[0]_i_84_n_0\,
      O(3 downto 0) => \NLW_alu_out_q_reg[0]_i_63_O_UNCONNECTED\(3 downto 0),
      S(3) => \alu_out_q[0]_i_85_n_0\,
      S(2) => \alu_out_q[0]_i_86_n_0\,
      S(1) => \alu_out_q[0]_i_87_n_0\,
      S(0) => \alu_out_q[0]_i_88_n_0\
    );
\alu_out_q_reg[0]_i_72\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \alu_out_q_reg[0]_i_72_n_0\,
      CO(2) => \alu_out_q_reg[0]_i_72_n_1\,
      CO(1) => \alu_out_q_reg[0]_i_72_n_2\,
      CO(0) => \alu_out_q_reg[0]_i_72_n_3\,
      CYINIT => '0',
      DI(3) => \alu_out_q[0]_i_89_n_0\,
      DI(2) => \alu_out_q[0]_i_90_n_0\,
      DI(1) => \alu_out_q[0]_i_91_n_0\,
      DI(0) => \alu_out_q[0]_i_92_n_0\,
      O(3 downto 0) => \NLW_alu_out_q_reg[0]_i_72_O_UNCONNECTED\(3 downto 0),
      S(3) => \alu_out_q[0]_i_93_n_0\,
      S(2) => \alu_out_q[0]_i_94_n_0\,
      S(1) => \alu_out_q[0]_i_95_n_0\,
      S(0) => \alu_out_q[0]_i_96_n_0\
    );
\alu_out_q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \alu_out_q[10]_i_1_n_0\,
      Q => alu_out_q(10),
      R => '0'
    );
\alu_out_q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \alu_out_q[11]_i_1_n_0\,
      Q => alu_out_q(11),
      R => '0'
    );
\alu_out_q_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \alu_out_q_reg[7]_i_3_n_0\,
      CO(3) => \alu_out_q_reg[11]_i_3_n_0\,
      CO(2) => \alu_out_q_reg[11]_i_3_n_1\,
      CO(1) => \alu_out_q_reg[11]_i_3_n_2\,
      CO(0) => \alu_out_q_reg[11]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \reg_op1_reg_n_0_[11]\,
      DI(2) => \reg_op1_reg_n_0_[10]\,
      DI(1) => \reg_op1_reg_n_0_[9]\,
      DI(0) => \reg_op1_reg_n_0_[8]\,
      O(3) => \alu_out_q_reg[11]_i_3_n_4\,
      O(2) => \alu_out_q_reg[11]_i_3_n_5\,
      O(1) => \alu_out_q_reg[11]_i_3_n_6\,
      O(0) => \alu_out_q_reg[11]_i_3_n_7\,
      S(3) => \alu_out_q[11]_i_4_n_0\,
      S(2) => \alu_out_q[11]_i_5_n_0\,
      S(1) => \alu_out_q[11]_i_6_n_0\,
      S(0) => \alu_out_q[11]_i_7_n_0\
    );
\alu_out_q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \alu_out_q[12]_i_1_n_0\,
      Q => alu_out_q(12),
      R => '0'
    );
\alu_out_q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \alu_out_q[13]_i_1_n_0\,
      Q => alu_out_q(13),
      R => '0'
    );
\alu_out_q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \alu_out_q[14]_i_1_n_0\,
      Q => alu_out_q(14),
      R => '0'
    );
\alu_out_q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \alu_out_q[15]_i_1_n_0\,
      Q => alu_out_q(15),
      R => '0'
    );
\alu_out_q_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \alu_out_q_reg[11]_i_3_n_0\,
      CO(3) => \alu_out_q_reg[15]_i_3_n_0\,
      CO(2) => \alu_out_q_reg[15]_i_3_n_1\,
      CO(1) => \alu_out_q_reg[15]_i_3_n_2\,
      CO(0) => \alu_out_q_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \reg_op1_reg_n_0_[15]\,
      DI(2) => \reg_op1_reg_n_0_[14]\,
      DI(1) => \reg_op1_reg_n_0_[13]\,
      DI(0) => \reg_op1_reg_n_0_[12]\,
      O(3) => \alu_out_q_reg[15]_i_3_n_4\,
      O(2) => \alu_out_q_reg[15]_i_3_n_5\,
      O(1) => \alu_out_q_reg[15]_i_3_n_6\,
      O(0) => \alu_out_q_reg[15]_i_3_n_7\,
      S(3) => \alu_out_q[15]_i_4_n_0\,
      S(2) => \alu_out_q[15]_i_5_n_0\,
      S(1) => \alu_out_q[15]_i_6_n_0\,
      S(0) => \alu_out_q[15]_i_7_n_0\
    );
\alu_out_q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \alu_out_q[16]_i_1_n_0\,
      Q => alu_out_q(16),
      R => '0'
    );
\alu_out_q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \alu_out_q[17]_i_1_n_0\,
      Q => alu_out_q(17),
      R => '0'
    );
\alu_out_q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \alu_out_q[18]_i_1_n_0\,
      Q => alu_out_q(18),
      R => '0'
    );
\alu_out_q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \alu_out_q[19]_i_1_n_0\,
      Q => alu_out_q(19),
      R => '0'
    );
\alu_out_q_reg[19]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \alu_out_q_reg[15]_i_3_n_0\,
      CO(3) => \alu_out_q_reg[19]_i_3_n_0\,
      CO(2) => \alu_out_q_reg[19]_i_3_n_1\,
      CO(1) => \alu_out_q_reg[19]_i_3_n_2\,
      CO(0) => \alu_out_q_reg[19]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \reg_op1_reg_n_0_[19]\,
      DI(2) => \reg_op1_reg_n_0_[18]\,
      DI(1) => \reg_op1_reg_n_0_[17]\,
      DI(0) => \reg_op1_reg_n_0_[16]\,
      O(3) => \alu_out_q_reg[19]_i_3_n_4\,
      O(2) => \alu_out_q_reg[19]_i_3_n_5\,
      O(1) => \alu_out_q_reg[19]_i_3_n_6\,
      O(0) => \alu_out_q_reg[19]_i_3_n_7\,
      S(3) => \alu_out_q[19]_i_4_n_0\,
      S(2) => \alu_out_q[19]_i_5_n_0\,
      S(1) => \alu_out_q[19]_i_6_n_0\,
      S(0) => \alu_out_q[19]_i_7_n_0\
    );
\alu_out_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \alu_out_q[1]_i_1_n_0\,
      Q => alu_out_q(1),
      R => '0'
    );
\alu_out_q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \alu_out_q[20]_i_1_n_0\,
      Q => alu_out_q(20),
      R => '0'
    );
\alu_out_q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \alu_out_q[21]_i_1_n_0\,
      Q => alu_out_q(21),
      R => '0'
    );
\alu_out_q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \alu_out_q[22]_i_1_n_0\,
      Q => alu_out_q(22),
      R => '0'
    );
\alu_out_q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \alu_out_q[23]_i_1_n_0\,
      Q => alu_out_q(23),
      R => '0'
    );
\alu_out_q_reg[23]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \alu_out_q_reg[19]_i_3_n_0\,
      CO(3) => \alu_out_q_reg[23]_i_3_n_0\,
      CO(2) => \alu_out_q_reg[23]_i_3_n_1\,
      CO(1) => \alu_out_q_reg[23]_i_3_n_2\,
      CO(0) => \alu_out_q_reg[23]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \reg_op1_reg_n_0_[23]\,
      DI(2) => \reg_op1_reg_n_0_[22]\,
      DI(1) => \reg_op1_reg_n_0_[21]\,
      DI(0) => \reg_op1_reg_n_0_[20]\,
      O(3) => \alu_out_q_reg[23]_i_3_n_4\,
      O(2) => \alu_out_q_reg[23]_i_3_n_5\,
      O(1) => \alu_out_q_reg[23]_i_3_n_6\,
      O(0) => \alu_out_q_reg[23]_i_3_n_7\,
      S(3) => \alu_out_q[23]_i_4_n_0\,
      S(2) => \alu_out_q[23]_i_5_n_0\,
      S(1) => \alu_out_q[23]_i_6_n_0\,
      S(0) => \alu_out_q[23]_i_7_n_0\
    );
\alu_out_q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \alu_out_q[24]_i_1_n_0\,
      Q => alu_out_q(24),
      R => '0'
    );
\alu_out_q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \alu_out_q[25]_i_1_n_0\,
      Q => alu_out_q(25),
      R => '0'
    );
\alu_out_q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \alu_out_q[26]_i_1_n_0\,
      Q => alu_out_q(26),
      R => '0'
    );
\alu_out_q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \alu_out_q[27]_i_1_n_0\,
      Q => alu_out_q(27),
      R => '0'
    );
\alu_out_q_reg[27]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \alu_out_q_reg[23]_i_3_n_0\,
      CO(3) => \alu_out_q_reg[27]_i_3_n_0\,
      CO(2) => \alu_out_q_reg[27]_i_3_n_1\,
      CO(1) => \alu_out_q_reg[27]_i_3_n_2\,
      CO(0) => \alu_out_q_reg[27]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \reg_op1_reg_n_0_[27]\,
      DI(2) => \reg_op1_reg_n_0_[26]\,
      DI(1) => \reg_op1_reg_n_0_[25]\,
      DI(0) => \reg_op1_reg_n_0_[24]\,
      O(3) => \alu_out_q_reg[27]_i_3_n_4\,
      O(2) => \alu_out_q_reg[27]_i_3_n_5\,
      O(1) => \alu_out_q_reg[27]_i_3_n_6\,
      O(0) => \alu_out_q_reg[27]_i_3_n_7\,
      S(3) => \alu_out_q[27]_i_4_n_0\,
      S(2) => \alu_out_q[27]_i_5_n_0\,
      S(1) => \alu_out_q[27]_i_6_n_0\,
      S(0) => \alu_out_q[27]_i_7_n_0\
    );
\alu_out_q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \alu_out_q[28]_i_1_n_0\,
      Q => alu_out_q(28),
      R => '0'
    );
\alu_out_q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \alu_out_q[29]_i_1_n_0\,
      Q => alu_out_q(29),
      R => '0'
    );
\alu_out_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \alu_out_q[2]_i_1_n_0\,
      Q => alu_out_q(2),
      R => '0'
    );
\alu_out_q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \alu_out_q[30]_i_1_n_0\,
      Q => alu_out_q(30),
      R => '0'
    );
\alu_out_q_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \alu_out_q[31]_i_1_n_0\,
      Q => alu_out_q(31),
      R => '0'
    );
\alu_out_q_reg[31]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \alu_out_q_reg[27]_i_3_n_0\,
      CO(3) => \NLW_alu_out_q_reg[31]_i_6_CO_UNCONNECTED\(3),
      CO(2) => \alu_out_q_reg[31]_i_6_n_1\,
      CO(1) => \alu_out_q_reg[31]_i_6_n_2\,
      CO(0) => \alu_out_q_reg[31]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \reg_op1_reg_n_0_[30]\,
      DI(1) => \reg_op1_reg_n_0_[29]\,
      DI(0) => \reg_op1_reg_n_0_[28]\,
      O(3) => \alu_out_q_reg[31]_i_6_n_4\,
      O(2) => \alu_out_q_reg[31]_i_6_n_5\,
      O(1) => \alu_out_q_reg[31]_i_6_n_6\,
      O(0) => \alu_out_q_reg[31]_i_6_n_7\,
      S(3) => \alu_out_q[31]_i_7_n_0\,
      S(2) => \alu_out_q[31]_i_8_n_0\,
      S(1) => \alu_out_q[31]_i_9_n_0\,
      S(0) => \alu_out_q[31]_i_10_n_0\
    );
\alu_out_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \alu_out_q[3]_i_1_n_0\,
      Q => alu_out_q(3),
      R => '0'
    );
\alu_out_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \alu_out_q[4]_i_1_n_0\,
      Q => alu_out_q(4),
      R => '0'
    );
\alu_out_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \alu_out_q[5]_i_1_n_0\,
      Q => alu_out_q(5),
      R => '0'
    );
\alu_out_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \alu_out_q[6]_i_1_n_0\,
      Q => alu_out_q(6),
      R => '0'
    );
\alu_out_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \alu_out_q[7]_i_1_n_0\,
      Q => alu_out_q(7),
      R => '0'
    );
\alu_out_q_reg[7]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \alu_out_q_reg[0]_i_4_n_0\,
      CO(3) => \alu_out_q_reg[7]_i_3_n_0\,
      CO(2) => \alu_out_q_reg[7]_i_3_n_1\,
      CO(1) => \alu_out_q_reg[7]_i_3_n_2\,
      CO(0) => \alu_out_q_reg[7]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \reg_op1_reg_n_0_[7]\,
      DI(2) => \reg_op1_reg_n_0_[6]\,
      DI(1) => \reg_op1_reg_n_0_[5]\,
      DI(0) => \reg_op1_reg_n_0_[4]\,
      O(3) => \alu_out_q_reg[7]_i_3_n_4\,
      O(2) => \alu_out_q_reg[7]_i_3_n_5\,
      O(1) => \alu_out_q_reg[7]_i_3_n_6\,
      O(0) => \alu_out_q_reg[7]_i_3_n_7\,
      S(3) => \alu_out_q[7]_i_4_n_0\,
      S(2) => \alu_out_q[7]_i_5_n_0\,
      S(1) => \alu_out_q[7]_i_6_n_0\,
      S(0) => \alu_out_q[7]_i_7_n_0\
    );
\alu_out_q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \alu_out_q[8]_i_1_n_0\,
      Q => alu_out_q(8),
      R => '0'
    );
\alu_out_q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \alu_out_q[9]_i_1_n_0\,
      Q => alu_out_q(9),
      R => '0'
    );
clear_prefetched_high_word_q_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFD5"
    )
        port map (
      I0 => resetn,
      I1 => clear_prefetched_high_word_q,
      I2 => \^prefetched_high_word_reg_0\,
      I3 => \^irq_state_reg[0]_0\,
      I4 => \irq_state_reg_n_0_[1]\,
      I5 => \^latched_branch_reg_0\,
      O => \^clear_prefetched_high_word\
    );
clear_prefetched_high_word_q_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^clear_prefetched_high_word\,
      Q => clear_prefetched_high_word_q,
      R => '0'
    );
compressed_instr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"111F"
    )
        port map (
      I0 => compressed_instr_i_2_n_0,
      I1 => \mem_rdata_q[0]_i_2_n_0\,
      I2 => compressed_instr_i_3_n_0,
      I3 => \mem_rdata_q[1]_i_2_n_0\,
      O => compressed_instr_i_1_n_0
    );
compressed_instr_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => mem_axi_rdata(16),
      I1 => \mem_rdata_q[11]_i_6_n_0\,
      I2 => mem_axi_rdata(0),
      I3 => \mem_rdata_q[11]_i_5_n_0\,
      O => compressed_instr_i_2_n_0
    );
compressed_instr_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => mem_axi_rdata(17),
      I1 => \mem_rdata_q[11]_i_6_n_0\,
      I2 => mem_axi_rdata(1),
      I3 => \mem_rdata_q[11]_i_5_n_0\,
      O => compressed_instr_i_3_n_0
    );
compressed_instr_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => compressed_instr_i_1_n_0,
      Q => \^compressed_instr\,
      R => '0'
    );
\count_cycle[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_cycle_reg(0),
      O => \count_cycle[0]_i_2_n_0\
    );
\count_cycle_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[0]_i_1_n_7\,
      Q => count_cycle_reg(0),
      R => trap_i_1_n_0
    );
\count_cycle_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_cycle_reg[0]_i_1_n_0\,
      CO(2) => \count_cycle_reg[0]_i_1_n_1\,
      CO(1) => \count_cycle_reg[0]_i_1_n_2\,
      CO(0) => \count_cycle_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \count_cycle_reg[0]_i_1_n_4\,
      O(2) => \count_cycle_reg[0]_i_1_n_5\,
      O(1) => \count_cycle_reg[0]_i_1_n_6\,
      O(0) => \count_cycle_reg[0]_i_1_n_7\,
      S(3 downto 1) => count_cycle_reg(3 downto 1),
      S(0) => \count_cycle[0]_i_2_n_0\
    );
\count_cycle_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[8]_i_1_n_5\,
      Q => count_cycle_reg(10),
      R => trap_i_1_n_0
    );
\count_cycle_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[8]_i_1_n_4\,
      Q => count_cycle_reg(11),
      R => trap_i_1_n_0
    );
\count_cycle_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[12]_i_1_n_7\,
      Q => count_cycle_reg(12),
      R => trap_i_1_n_0
    );
\count_cycle_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_cycle_reg[8]_i_1_n_0\,
      CO(3) => \count_cycle_reg[12]_i_1_n_0\,
      CO(2) => \count_cycle_reg[12]_i_1_n_1\,
      CO(1) => \count_cycle_reg[12]_i_1_n_2\,
      CO(0) => \count_cycle_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_cycle_reg[12]_i_1_n_4\,
      O(2) => \count_cycle_reg[12]_i_1_n_5\,
      O(1) => \count_cycle_reg[12]_i_1_n_6\,
      O(0) => \count_cycle_reg[12]_i_1_n_7\,
      S(3 downto 0) => count_cycle_reg(15 downto 12)
    );
\count_cycle_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[12]_i_1_n_6\,
      Q => count_cycle_reg(13),
      R => trap_i_1_n_0
    );
\count_cycle_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[12]_i_1_n_5\,
      Q => count_cycle_reg(14),
      R => trap_i_1_n_0
    );
\count_cycle_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[12]_i_1_n_4\,
      Q => count_cycle_reg(15),
      R => trap_i_1_n_0
    );
\count_cycle_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[16]_i_1_n_7\,
      Q => count_cycle_reg(16),
      R => trap_i_1_n_0
    );
\count_cycle_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_cycle_reg[12]_i_1_n_0\,
      CO(3) => \count_cycle_reg[16]_i_1_n_0\,
      CO(2) => \count_cycle_reg[16]_i_1_n_1\,
      CO(1) => \count_cycle_reg[16]_i_1_n_2\,
      CO(0) => \count_cycle_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_cycle_reg[16]_i_1_n_4\,
      O(2) => \count_cycle_reg[16]_i_1_n_5\,
      O(1) => \count_cycle_reg[16]_i_1_n_6\,
      O(0) => \count_cycle_reg[16]_i_1_n_7\,
      S(3 downto 0) => count_cycle_reg(19 downto 16)
    );
\count_cycle_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[16]_i_1_n_6\,
      Q => count_cycle_reg(17),
      R => trap_i_1_n_0
    );
\count_cycle_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[16]_i_1_n_5\,
      Q => count_cycle_reg(18),
      R => trap_i_1_n_0
    );
\count_cycle_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[16]_i_1_n_4\,
      Q => count_cycle_reg(19),
      R => trap_i_1_n_0
    );
\count_cycle_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[0]_i_1_n_6\,
      Q => count_cycle_reg(1),
      R => trap_i_1_n_0
    );
\count_cycle_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[20]_i_1_n_7\,
      Q => count_cycle_reg(20),
      R => trap_i_1_n_0
    );
\count_cycle_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_cycle_reg[16]_i_1_n_0\,
      CO(3) => \count_cycle_reg[20]_i_1_n_0\,
      CO(2) => \count_cycle_reg[20]_i_1_n_1\,
      CO(1) => \count_cycle_reg[20]_i_1_n_2\,
      CO(0) => \count_cycle_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_cycle_reg[20]_i_1_n_4\,
      O(2) => \count_cycle_reg[20]_i_1_n_5\,
      O(1) => \count_cycle_reg[20]_i_1_n_6\,
      O(0) => \count_cycle_reg[20]_i_1_n_7\,
      S(3 downto 0) => count_cycle_reg(23 downto 20)
    );
\count_cycle_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[20]_i_1_n_6\,
      Q => count_cycle_reg(21),
      R => trap_i_1_n_0
    );
\count_cycle_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[20]_i_1_n_5\,
      Q => count_cycle_reg(22),
      R => trap_i_1_n_0
    );
\count_cycle_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[20]_i_1_n_4\,
      Q => count_cycle_reg(23),
      R => trap_i_1_n_0
    );
\count_cycle_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[24]_i_1_n_7\,
      Q => count_cycle_reg(24),
      R => trap_i_1_n_0
    );
\count_cycle_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_cycle_reg[20]_i_1_n_0\,
      CO(3) => \count_cycle_reg[24]_i_1_n_0\,
      CO(2) => \count_cycle_reg[24]_i_1_n_1\,
      CO(1) => \count_cycle_reg[24]_i_1_n_2\,
      CO(0) => \count_cycle_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_cycle_reg[24]_i_1_n_4\,
      O(2) => \count_cycle_reg[24]_i_1_n_5\,
      O(1) => \count_cycle_reg[24]_i_1_n_6\,
      O(0) => \count_cycle_reg[24]_i_1_n_7\,
      S(3 downto 0) => count_cycle_reg(27 downto 24)
    );
\count_cycle_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[24]_i_1_n_6\,
      Q => count_cycle_reg(25),
      R => trap_i_1_n_0
    );
\count_cycle_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[24]_i_1_n_5\,
      Q => count_cycle_reg(26),
      R => trap_i_1_n_0
    );
\count_cycle_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[24]_i_1_n_4\,
      Q => count_cycle_reg(27),
      R => trap_i_1_n_0
    );
\count_cycle_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[28]_i_1_n_7\,
      Q => count_cycle_reg(28),
      R => trap_i_1_n_0
    );
\count_cycle_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_cycle_reg[24]_i_1_n_0\,
      CO(3) => \count_cycle_reg[28]_i_1_n_0\,
      CO(2) => \count_cycle_reg[28]_i_1_n_1\,
      CO(1) => \count_cycle_reg[28]_i_1_n_2\,
      CO(0) => \count_cycle_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_cycle_reg[28]_i_1_n_4\,
      O(2) => \count_cycle_reg[28]_i_1_n_5\,
      O(1) => \count_cycle_reg[28]_i_1_n_6\,
      O(0) => \count_cycle_reg[28]_i_1_n_7\,
      S(3 downto 0) => count_cycle_reg(31 downto 28)
    );
\count_cycle_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[28]_i_1_n_6\,
      Q => count_cycle_reg(29),
      R => trap_i_1_n_0
    );
\count_cycle_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[0]_i_1_n_5\,
      Q => count_cycle_reg(2),
      R => trap_i_1_n_0
    );
\count_cycle_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[28]_i_1_n_5\,
      Q => count_cycle_reg(30),
      R => trap_i_1_n_0
    );
\count_cycle_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[28]_i_1_n_4\,
      Q => count_cycle_reg(31),
      R => trap_i_1_n_0
    );
\count_cycle_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[32]_i_1_n_7\,
      Q => count_cycle_reg(32),
      R => trap_i_1_n_0
    );
\count_cycle_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_cycle_reg[28]_i_1_n_0\,
      CO(3) => \count_cycle_reg[32]_i_1_n_0\,
      CO(2) => \count_cycle_reg[32]_i_1_n_1\,
      CO(1) => \count_cycle_reg[32]_i_1_n_2\,
      CO(0) => \count_cycle_reg[32]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_cycle_reg[32]_i_1_n_4\,
      O(2) => \count_cycle_reg[32]_i_1_n_5\,
      O(1) => \count_cycle_reg[32]_i_1_n_6\,
      O(0) => \count_cycle_reg[32]_i_1_n_7\,
      S(3 downto 0) => count_cycle_reg(35 downto 32)
    );
\count_cycle_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[32]_i_1_n_6\,
      Q => count_cycle_reg(33),
      R => trap_i_1_n_0
    );
\count_cycle_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[32]_i_1_n_5\,
      Q => count_cycle_reg(34),
      R => trap_i_1_n_0
    );
\count_cycle_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[32]_i_1_n_4\,
      Q => count_cycle_reg(35),
      R => trap_i_1_n_0
    );
\count_cycle_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[36]_i_1_n_7\,
      Q => count_cycle_reg(36),
      R => trap_i_1_n_0
    );
\count_cycle_reg[36]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_cycle_reg[32]_i_1_n_0\,
      CO(3) => \count_cycle_reg[36]_i_1_n_0\,
      CO(2) => \count_cycle_reg[36]_i_1_n_1\,
      CO(1) => \count_cycle_reg[36]_i_1_n_2\,
      CO(0) => \count_cycle_reg[36]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_cycle_reg[36]_i_1_n_4\,
      O(2) => \count_cycle_reg[36]_i_1_n_5\,
      O(1) => \count_cycle_reg[36]_i_1_n_6\,
      O(0) => \count_cycle_reg[36]_i_1_n_7\,
      S(3 downto 0) => count_cycle_reg(39 downto 36)
    );
\count_cycle_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[36]_i_1_n_6\,
      Q => count_cycle_reg(37),
      R => trap_i_1_n_0
    );
\count_cycle_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[36]_i_1_n_5\,
      Q => count_cycle_reg(38),
      R => trap_i_1_n_0
    );
\count_cycle_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[36]_i_1_n_4\,
      Q => count_cycle_reg(39),
      R => trap_i_1_n_0
    );
\count_cycle_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[0]_i_1_n_4\,
      Q => count_cycle_reg(3),
      R => trap_i_1_n_0
    );
\count_cycle_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[40]_i_1_n_7\,
      Q => count_cycle_reg(40),
      R => trap_i_1_n_0
    );
\count_cycle_reg[40]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_cycle_reg[36]_i_1_n_0\,
      CO(3) => \count_cycle_reg[40]_i_1_n_0\,
      CO(2) => \count_cycle_reg[40]_i_1_n_1\,
      CO(1) => \count_cycle_reg[40]_i_1_n_2\,
      CO(0) => \count_cycle_reg[40]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_cycle_reg[40]_i_1_n_4\,
      O(2) => \count_cycle_reg[40]_i_1_n_5\,
      O(1) => \count_cycle_reg[40]_i_1_n_6\,
      O(0) => \count_cycle_reg[40]_i_1_n_7\,
      S(3 downto 0) => count_cycle_reg(43 downto 40)
    );
\count_cycle_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[40]_i_1_n_6\,
      Q => count_cycle_reg(41),
      R => trap_i_1_n_0
    );
\count_cycle_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[40]_i_1_n_5\,
      Q => count_cycle_reg(42),
      R => trap_i_1_n_0
    );
\count_cycle_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[40]_i_1_n_4\,
      Q => count_cycle_reg(43),
      R => trap_i_1_n_0
    );
\count_cycle_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[44]_i_1_n_7\,
      Q => count_cycle_reg(44),
      R => trap_i_1_n_0
    );
\count_cycle_reg[44]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_cycle_reg[40]_i_1_n_0\,
      CO(3) => \count_cycle_reg[44]_i_1_n_0\,
      CO(2) => \count_cycle_reg[44]_i_1_n_1\,
      CO(1) => \count_cycle_reg[44]_i_1_n_2\,
      CO(0) => \count_cycle_reg[44]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_cycle_reg[44]_i_1_n_4\,
      O(2) => \count_cycle_reg[44]_i_1_n_5\,
      O(1) => \count_cycle_reg[44]_i_1_n_6\,
      O(0) => \count_cycle_reg[44]_i_1_n_7\,
      S(3 downto 0) => count_cycle_reg(47 downto 44)
    );
\count_cycle_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[44]_i_1_n_6\,
      Q => count_cycle_reg(45),
      R => trap_i_1_n_0
    );
\count_cycle_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[44]_i_1_n_5\,
      Q => count_cycle_reg(46),
      R => trap_i_1_n_0
    );
\count_cycle_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[44]_i_1_n_4\,
      Q => count_cycle_reg(47),
      R => trap_i_1_n_0
    );
\count_cycle_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[48]_i_1_n_7\,
      Q => count_cycle_reg(48),
      R => trap_i_1_n_0
    );
\count_cycle_reg[48]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_cycle_reg[44]_i_1_n_0\,
      CO(3) => \count_cycle_reg[48]_i_1_n_0\,
      CO(2) => \count_cycle_reg[48]_i_1_n_1\,
      CO(1) => \count_cycle_reg[48]_i_1_n_2\,
      CO(0) => \count_cycle_reg[48]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_cycle_reg[48]_i_1_n_4\,
      O(2) => \count_cycle_reg[48]_i_1_n_5\,
      O(1) => \count_cycle_reg[48]_i_1_n_6\,
      O(0) => \count_cycle_reg[48]_i_1_n_7\,
      S(3 downto 0) => count_cycle_reg(51 downto 48)
    );
\count_cycle_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[48]_i_1_n_6\,
      Q => count_cycle_reg(49),
      R => trap_i_1_n_0
    );
\count_cycle_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[4]_i_1_n_7\,
      Q => count_cycle_reg(4),
      R => trap_i_1_n_0
    );
\count_cycle_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_cycle_reg[0]_i_1_n_0\,
      CO(3) => \count_cycle_reg[4]_i_1_n_0\,
      CO(2) => \count_cycle_reg[4]_i_1_n_1\,
      CO(1) => \count_cycle_reg[4]_i_1_n_2\,
      CO(0) => \count_cycle_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_cycle_reg[4]_i_1_n_4\,
      O(2) => \count_cycle_reg[4]_i_1_n_5\,
      O(1) => \count_cycle_reg[4]_i_1_n_6\,
      O(0) => \count_cycle_reg[4]_i_1_n_7\,
      S(3 downto 0) => count_cycle_reg(7 downto 4)
    );
\count_cycle_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[48]_i_1_n_5\,
      Q => count_cycle_reg(50),
      R => trap_i_1_n_0
    );
\count_cycle_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[48]_i_1_n_4\,
      Q => count_cycle_reg(51),
      R => trap_i_1_n_0
    );
\count_cycle_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[52]_i_1_n_7\,
      Q => count_cycle_reg(52),
      R => trap_i_1_n_0
    );
\count_cycle_reg[52]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_cycle_reg[48]_i_1_n_0\,
      CO(3) => \count_cycle_reg[52]_i_1_n_0\,
      CO(2) => \count_cycle_reg[52]_i_1_n_1\,
      CO(1) => \count_cycle_reg[52]_i_1_n_2\,
      CO(0) => \count_cycle_reg[52]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_cycle_reg[52]_i_1_n_4\,
      O(2) => \count_cycle_reg[52]_i_1_n_5\,
      O(1) => \count_cycle_reg[52]_i_1_n_6\,
      O(0) => \count_cycle_reg[52]_i_1_n_7\,
      S(3 downto 0) => count_cycle_reg(55 downto 52)
    );
\count_cycle_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[52]_i_1_n_6\,
      Q => count_cycle_reg(53),
      R => trap_i_1_n_0
    );
\count_cycle_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[52]_i_1_n_5\,
      Q => count_cycle_reg(54),
      R => trap_i_1_n_0
    );
\count_cycle_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[52]_i_1_n_4\,
      Q => count_cycle_reg(55),
      R => trap_i_1_n_0
    );
\count_cycle_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[56]_i_1_n_7\,
      Q => count_cycle_reg(56),
      R => trap_i_1_n_0
    );
\count_cycle_reg[56]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_cycle_reg[52]_i_1_n_0\,
      CO(3) => \count_cycle_reg[56]_i_1_n_0\,
      CO(2) => \count_cycle_reg[56]_i_1_n_1\,
      CO(1) => \count_cycle_reg[56]_i_1_n_2\,
      CO(0) => \count_cycle_reg[56]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_cycle_reg[56]_i_1_n_4\,
      O(2) => \count_cycle_reg[56]_i_1_n_5\,
      O(1) => \count_cycle_reg[56]_i_1_n_6\,
      O(0) => \count_cycle_reg[56]_i_1_n_7\,
      S(3 downto 0) => count_cycle_reg(59 downto 56)
    );
\count_cycle_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[56]_i_1_n_6\,
      Q => count_cycle_reg(57),
      R => trap_i_1_n_0
    );
\count_cycle_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[56]_i_1_n_5\,
      Q => count_cycle_reg(58),
      R => trap_i_1_n_0
    );
\count_cycle_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[56]_i_1_n_4\,
      Q => count_cycle_reg(59),
      R => trap_i_1_n_0
    );
\count_cycle_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[4]_i_1_n_6\,
      Q => count_cycle_reg(5),
      R => trap_i_1_n_0
    );
\count_cycle_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[60]_i_1_n_7\,
      Q => count_cycle_reg(60),
      R => trap_i_1_n_0
    );
\count_cycle_reg[60]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_cycle_reg[56]_i_1_n_0\,
      CO(3) => \NLW_count_cycle_reg[60]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \count_cycle_reg[60]_i_1_n_1\,
      CO(1) => \count_cycle_reg[60]_i_1_n_2\,
      CO(0) => \count_cycle_reg[60]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_cycle_reg[60]_i_1_n_4\,
      O(2) => \count_cycle_reg[60]_i_1_n_5\,
      O(1) => \count_cycle_reg[60]_i_1_n_6\,
      O(0) => \count_cycle_reg[60]_i_1_n_7\,
      S(3 downto 0) => count_cycle_reg(63 downto 60)
    );
\count_cycle_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[60]_i_1_n_6\,
      Q => count_cycle_reg(61),
      R => trap_i_1_n_0
    );
\count_cycle_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[60]_i_1_n_5\,
      Q => count_cycle_reg(62),
      R => trap_i_1_n_0
    );
\count_cycle_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[60]_i_1_n_4\,
      Q => count_cycle_reg(63),
      R => trap_i_1_n_0
    );
\count_cycle_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[4]_i_1_n_5\,
      Q => count_cycle_reg(6),
      R => trap_i_1_n_0
    );
\count_cycle_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[4]_i_1_n_4\,
      Q => count_cycle_reg(7),
      R => trap_i_1_n_0
    );
\count_cycle_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[8]_i_1_n_7\,
      Q => count_cycle_reg(8),
      R => trap_i_1_n_0
    );
\count_cycle_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_cycle_reg[4]_i_1_n_0\,
      CO(3) => \count_cycle_reg[8]_i_1_n_0\,
      CO(2) => \count_cycle_reg[8]_i_1_n_1\,
      CO(1) => \count_cycle_reg[8]_i_1_n_2\,
      CO(0) => \count_cycle_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_cycle_reg[8]_i_1_n_4\,
      O(2) => \count_cycle_reg[8]_i_1_n_5\,
      O(1) => \count_cycle_reg[8]_i_1_n_6\,
      O(0) => \count_cycle_reg[8]_i_1_n_7\,
      S(3 downto 0) => count_cycle_reg(11 downto 8)
    );
\count_cycle_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \count_cycle_reg[8]_i_1_n_6\,
      Q => count_cycle_reg(9),
      R => trap_i_1_n_0
    );
\count_instr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^irq_delay_reg_0\,
      I1 => \^cpu_state_reg[6]_0\(4),
      I2 => decoder_trigger_reg_n_0,
      I3 => instr_waitirq,
      O => irq_delay
    );
\count_instr[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_instr_reg(0),
      O => \count_instr[0]_i_3_n_0\
    );
\count_instr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => irq_delay,
      D => \count_instr_reg[0]_i_2_n_7\,
      Q => count_instr_reg(0),
      R => trap_i_1_n_0
    );
\count_instr_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_instr_reg[0]_i_2_n_0\,
      CO(2) => \count_instr_reg[0]_i_2_n_1\,
      CO(1) => \count_instr_reg[0]_i_2_n_2\,
      CO(0) => \count_instr_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \count_instr_reg[0]_i_2_n_4\,
      O(2) => \count_instr_reg[0]_i_2_n_5\,
      O(1) => \count_instr_reg[0]_i_2_n_6\,
      O(0) => \count_instr_reg[0]_i_2_n_7\,
      S(3 downto 1) => count_instr_reg(3 downto 1),
      S(0) => \count_instr[0]_i_3_n_0\
    );
\count_instr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => irq_delay,
      D => \count_instr_reg[8]_i_1_n_5\,
      Q => count_instr_reg(10),
      R => trap_i_1_n_0
    );
\count_instr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => irq_delay,
      D => \count_instr_reg[8]_i_1_n_4\,
      Q => count_instr_reg(11),
      R => trap_i_1_n_0
    );
\count_instr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => irq_delay,
      D => \count_instr_reg[12]_i_1_n_7\,
      Q => count_instr_reg(12),
      R => trap_i_1_n_0
    );
\count_instr_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_instr_reg[8]_i_1_n_0\,
      CO(3) => \count_instr_reg[12]_i_1_n_0\,
      CO(2) => \count_instr_reg[12]_i_1_n_1\,
      CO(1) => \count_instr_reg[12]_i_1_n_2\,
      CO(0) => \count_instr_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_instr_reg[12]_i_1_n_4\,
      O(2) => \count_instr_reg[12]_i_1_n_5\,
      O(1) => \count_instr_reg[12]_i_1_n_6\,
      O(0) => \count_instr_reg[12]_i_1_n_7\,
      S(3 downto 0) => count_instr_reg(15 downto 12)
    );
\count_instr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => irq_delay,
      D => \count_instr_reg[12]_i_1_n_6\,
      Q => count_instr_reg(13),
      R => trap_i_1_n_0
    );
\count_instr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => irq_delay,
      D => \count_instr_reg[12]_i_1_n_5\,
      Q => count_instr_reg(14),
      R => trap_i_1_n_0
    );
\count_instr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => irq_delay,
      D => \count_instr_reg[12]_i_1_n_4\,
      Q => count_instr_reg(15),
      R => trap_i_1_n_0
    );
\count_instr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => irq_delay,
      D => \count_instr_reg[16]_i_1_n_7\,
      Q => count_instr_reg(16),
      R => trap_i_1_n_0
    );
\count_instr_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_instr_reg[12]_i_1_n_0\,
      CO(3) => \count_instr_reg[16]_i_1_n_0\,
      CO(2) => \count_instr_reg[16]_i_1_n_1\,
      CO(1) => \count_instr_reg[16]_i_1_n_2\,
      CO(0) => \count_instr_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_instr_reg[16]_i_1_n_4\,
      O(2) => \count_instr_reg[16]_i_1_n_5\,
      O(1) => \count_instr_reg[16]_i_1_n_6\,
      O(0) => \count_instr_reg[16]_i_1_n_7\,
      S(3 downto 0) => count_instr_reg(19 downto 16)
    );
\count_instr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => irq_delay,
      D => \count_instr_reg[16]_i_1_n_6\,
      Q => count_instr_reg(17),
      R => trap_i_1_n_0
    );
\count_instr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => irq_delay,
      D => \count_instr_reg[16]_i_1_n_5\,
      Q => count_instr_reg(18),
      R => trap_i_1_n_0
    );
\count_instr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => irq_delay,
      D => \count_instr_reg[16]_i_1_n_4\,
      Q => count_instr_reg(19),
      R => trap_i_1_n_0
    );
\count_instr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => irq_delay,
      D => \count_instr_reg[0]_i_2_n_6\,
      Q => count_instr_reg(1),
      R => trap_i_1_n_0
    );
\count_instr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => irq_delay,
      D => \count_instr_reg[20]_i_1_n_7\,
      Q => count_instr_reg(20),
      R => trap_i_1_n_0
    );
\count_instr_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_instr_reg[16]_i_1_n_0\,
      CO(3) => \count_instr_reg[20]_i_1_n_0\,
      CO(2) => \count_instr_reg[20]_i_1_n_1\,
      CO(1) => \count_instr_reg[20]_i_1_n_2\,
      CO(0) => \count_instr_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_instr_reg[20]_i_1_n_4\,
      O(2) => \count_instr_reg[20]_i_1_n_5\,
      O(1) => \count_instr_reg[20]_i_1_n_6\,
      O(0) => \count_instr_reg[20]_i_1_n_7\,
      S(3 downto 0) => count_instr_reg(23 downto 20)
    );
\count_instr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => irq_delay,
      D => \count_instr_reg[20]_i_1_n_6\,
      Q => count_instr_reg(21),
      R => trap_i_1_n_0
    );
\count_instr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => irq_delay,
      D => \count_instr_reg[20]_i_1_n_5\,
      Q => count_instr_reg(22),
      R => trap_i_1_n_0
    );
\count_instr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => irq_delay,
      D => \count_instr_reg[20]_i_1_n_4\,
      Q => count_instr_reg(23),
      R => trap_i_1_n_0
    );
\count_instr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => irq_delay,
      D => \count_instr_reg[24]_i_1_n_7\,
      Q => count_instr_reg(24),
      R => trap_i_1_n_0
    );
\count_instr_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_instr_reg[20]_i_1_n_0\,
      CO(3) => \count_instr_reg[24]_i_1_n_0\,
      CO(2) => \count_instr_reg[24]_i_1_n_1\,
      CO(1) => \count_instr_reg[24]_i_1_n_2\,
      CO(0) => \count_instr_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_instr_reg[24]_i_1_n_4\,
      O(2) => \count_instr_reg[24]_i_1_n_5\,
      O(1) => \count_instr_reg[24]_i_1_n_6\,
      O(0) => \count_instr_reg[24]_i_1_n_7\,
      S(3 downto 0) => count_instr_reg(27 downto 24)
    );
\count_instr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => irq_delay,
      D => \count_instr_reg[24]_i_1_n_6\,
      Q => count_instr_reg(25),
      R => trap_i_1_n_0
    );
\count_instr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => irq_delay,
      D => \count_instr_reg[24]_i_1_n_5\,
      Q => count_instr_reg(26),
      R => trap_i_1_n_0
    );
\count_instr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => irq_delay,
      D => \count_instr_reg[24]_i_1_n_4\,
      Q => count_instr_reg(27),
      R => trap_i_1_n_0
    );
\count_instr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => irq_delay,
      D => \count_instr_reg[28]_i_1_n_7\,
      Q => count_instr_reg(28),
      R => trap_i_1_n_0
    );
\count_instr_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_instr_reg[24]_i_1_n_0\,
      CO(3) => \count_instr_reg[28]_i_1_n_0\,
      CO(2) => \count_instr_reg[28]_i_1_n_1\,
      CO(1) => \count_instr_reg[28]_i_1_n_2\,
      CO(0) => \count_instr_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_instr_reg[28]_i_1_n_4\,
      O(2) => \count_instr_reg[28]_i_1_n_5\,
      O(1) => \count_instr_reg[28]_i_1_n_6\,
      O(0) => \count_instr_reg[28]_i_1_n_7\,
      S(3 downto 0) => count_instr_reg(31 downto 28)
    );
\count_instr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => irq_delay,
      D => \count_instr_reg[28]_i_1_n_6\,
      Q => count_instr_reg(29),
      R => trap_i_1_n_0
    );
\count_instr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => irq_delay,
      D => \count_instr_reg[0]_i_2_n_5\,
      Q => count_instr_reg(2),
      R => trap_i_1_n_0
    );
\count_instr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => irq_delay,
      D => \count_instr_reg[28]_i_1_n_5\,
      Q => count_instr_reg(30),
      R => trap_i_1_n_0
    );
\count_instr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => irq_delay,
      D => \count_instr_reg[28]_i_1_n_4\,
      Q => count_instr_reg(31),
      R => trap_i_1_n_0
    );
\count_instr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => irq_delay,
      D => \count_instr_reg[32]_i_1_n_7\,
      Q => count_instr_reg(32),
      R => trap_i_1_n_0
    );
\count_instr_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_instr_reg[28]_i_1_n_0\,
      CO(3) => \count_instr_reg[32]_i_1_n_0\,
      CO(2) => \count_instr_reg[32]_i_1_n_1\,
      CO(1) => \count_instr_reg[32]_i_1_n_2\,
      CO(0) => \count_instr_reg[32]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_instr_reg[32]_i_1_n_4\,
      O(2) => \count_instr_reg[32]_i_1_n_5\,
      O(1) => \count_instr_reg[32]_i_1_n_6\,
      O(0) => \count_instr_reg[32]_i_1_n_7\,
      S(3 downto 0) => count_instr_reg(35 downto 32)
    );
\count_instr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => irq_delay,
      D => \count_instr_reg[32]_i_1_n_6\,
      Q => count_instr_reg(33),
      R => trap_i_1_n_0
    );
\count_instr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => irq_delay,
      D => \count_instr_reg[32]_i_1_n_5\,
      Q => count_instr_reg(34),
      R => trap_i_1_n_0
    );
\count_instr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => irq_delay,
      D => \count_instr_reg[32]_i_1_n_4\,
      Q => count_instr_reg(35),
      R => trap_i_1_n_0
    );
\count_instr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => irq_delay,
      D => \count_instr_reg[36]_i_1_n_7\,
      Q => count_instr_reg(36),
      R => trap_i_1_n_0
    );
\count_instr_reg[36]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_instr_reg[32]_i_1_n_0\,
      CO(3) => \count_instr_reg[36]_i_1_n_0\,
      CO(2) => \count_instr_reg[36]_i_1_n_1\,
      CO(1) => \count_instr_reg[36]_i_1_n_2\,
      CO(0) => \count_instr_reg[36]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_instr_reg[36]_i_1_n_4\,
      O(2) => \count_instr_reg[36]_i_1_n_5\,
      O(1) => \count_instr_reg[36]_i_1_n_6\,
      O(0) => \count_instr_reg[36]_i_1_n_7\,
      S(3 downto 0) => count_instr_reg(39 downto 36)
    );
\count_instr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => irq_delay,
      D => \count_instr_reg[36]_i_1_n_6\,
      Q => count_instr_reg(37),
      R => trap_i_1_n_0
    );
\count_instr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => irq_delay,
      D => \count_instr_reg[36]_i_1_n_5\,
      Q => count_instr_reg(38),
      R => trap_i_1_n_0
    );
\count_instr_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => irq_delay,
      D => \count_instr_reg[36]_i_1_n_4\,
      Q => count_instr_reg(39),
      R => trap_i_1_n_0
    );
\count_instr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => irq_delay,
      D => \count_instr_reg[0]_i_2_n_4\,
      Q => count_instr_reg(3),
      R => trap_i_1_n_0
    );
\count_instr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => irq_delay,
      D => \count_instr_reg[40]_i_1_n_7\,
      Q => count_instr_reg(40),
      R => trap_i_1_n_0
    );
\count_instr_reg[40]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_instr_reg[36]_i_1_n_0\,
      CO(3) => \count_instr_reg[40]_i_1_n_0\,
      CO(2) => \count_instr_reg[40]_i_1_n_1\,
      CO(1) => \count_instr_reg[40]_i_1_n_2\,
      CO(0) => \count_instr_reg[40]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_instr_reg[40]_i_1_n_4\,
      O(2) => \count_instr_reg[40]_i_1_n_5\,
      O(1) => \count_instr_reg[40]_i_1_n_6\,
      O(0) => \count_instr_reg[40]_i_1_n_7\,
      S(3 downto 0) => count_instr_reg(43 downto 40)
    );
\count_instr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => irq_delay,
      D => \count_instr_reg[40]_i_1_n_6\,
      Q => count_instr_reg(41),
      R => trap_i_1_n_0
    );
\count_instr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => irq_delay,
      D => \count_instr_reg[40]_i_1_n_5\,
      Q => count_instr_reg(42),
      R => trap_i_1_n_0
    );
\count_instr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => irq_delay,
      D => \count_instr_reg[40]_i_1_n_4\,
      Q => count_instr_reg(43),
      R => trap_i_1_n_0
    );
\count_instr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => irq_delay,
      D => \count_instr_reg[44]_i_1_n_7\,
      Q => count_instr_reg(44),
      R => trap_i_1_n_0
    );
\count_instr_reg[44]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_instr_reg[40]_i_1_n_0\,
      CO(3) => \count_instr_reg[44]_i_1_n_0\,
      CO(2) => \count_instr_reg[44]_i_1_n_1\,
      CO(1) => \count_instr_reg[44]_i_1_n_2\,
      CO(0) => \count_instr_reg[44]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_instr_reg[44]_i_1_n_4\,
      O(2) => \count_instr_reg[44]_i_1_n_5\,
      O(1) => \count_instr_reg[44]_i_1_n_6\,
      O(0) => \count_instr_reg[44]_i_1_n_7\,
      S(3 downto 0) => count_instr_reg(47 downto 44)
    );
\count_instr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => irq_delay,
      D => \count_instr_reg[44]_i_1_n_6\,
      Q => count_instr_reg(45),
      R => trap_i_1_n_0
    );
\count_instr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => irq_delay,
      D => \count_instr_reg[44]_i_1_n_5\,
      Q => count_instr_reg(46),
      R => trap_i_1_n_0
    );
\count_instr_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => irq_delay,
      D => \count_instr_reg[44]_i_1_n_4\,
      Q => count_instr_reg(47),
      R => trap_i_1_n_0
    );
\count_instr_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => irq_delay,
      D => \count_instr_reg[48]_i_1_n_7\,
      Q => count_instr_reg(48),
      R => trap_i_1_n_0
    );
\count_instr_reg[48]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_instr_reg[44]_i_1_n_0\,
      CO(3) => \count_instr_reg[48]_i_1_n_0\,
      CO(2) => \count_instr_reg[48]_i_1_n_1\,
      CO(1) => \count_instr_reg[48]_i_1_n_2\,
      CO(0) => \count_instr_reg[48]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_instr_reg[48]_i_1_n_4\,
      O(2) => \count_instr_reg[48]_i_1_n_5\,
      O(1) => \count_instr_reg[48]_i_1_n_6\,
      O(0) => \count_instr_reg[48]_i_1_n_7\,
      S(3 downto 0) => count_instr_reg(51 downto 48)
    );
\count_instr_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => irq_delay,
      D => \count_instr_reg[48]_i_1_n_6\,
      Q => count_instr_reg(49),
      R => trap_i_1_n_0
    );
\count_instr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => irq_delay,
      D => \count_instr_reg[4]_i_1_n_7\,
      Q => count_instr_reg(4),
      R => trap_i_1_n_0
    );
\count_instr_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_instr_reg[0]_i_2_n_0\,
      CO(3) => \count_instr_reg[4]_i_1_n_0\,
      CO(2) => \count_instr_reg[4]_i_1_n_1\,
      CO(1) => \count_instr_reg[4]_i_1_n_2\,
      CO(0) => \count_instr_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_instr_reg[4]_i_1_n_4\,
      O(2) => \count_instr_reg[4]_i_1_n_5\,
      O(1) => \count_instr_reg[4]_i_1_n_6\,
      O(0) => \count_instr_reg[4]_i_1_n_7\,
      S(3 downto 0) => count_instr_reg(7 downto 4)
    );
\count_instr_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => irq_delay,
      D => \count_instr_reg[48]_i_1_n_5\,
      Q => count_instr_reg(50),
      R => trap_i_1_n_0
    );
\count_instr_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => irq_delay,
      D => \count_instr_reg[48]_i_1_n_4\,
      Q => count_instr_reg(51),
      R => trap_i_1_n_0
    );
\count_instr_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => irq_delay,
      D => \count_instr_reg[52]_i_1_n_7\,
      Q => count_instr_reg(52),
      R => trap_i_1_n_0
    );
\count_instr_reg[52]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_instr_reg[48]_i_1_n_0\,
      CO(3) => \count_instr_reg[52]_i_1_n_0\,
      CO(2) => \count_instr_reg[52]_i_1_n_1\,
      CO(1) => \count_instr_reg[52]_i_1_n_2\,
      CO(0) => \count_instr_reg[52]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_instr_reg[52]_i_1_n_4\,
      O(2) => \count_instr_reg[52]_i_1_n_5\,
      O(1) => \count_instr_reg[52]_i_1_n_6\,
      O(0) => \count_instr_reg[52]_i_1_n_7\,
      S(3 downto 0) => count_instr_reg(55 downto 52)
    );
\count_instr_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => irq_delay,
      D => \count_instr_reg[52]_i_1_n_6\,
      Q => count_instr_reg(53),
      R => trap_i_1_n_0
    );
\count_instr_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => irq_delay,
      D => \count_instr_reg[52]_i_1_n_5\,
      Q => count_instr_reg(54),
      R => trap_i_1_n_0
    );
\count_instr_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => irq_delay,
      D => \count_instr_reg[52]_i_1_n_4\,
      Q => count_instr_reg(55),
      R => trap_i_1_n_0
    );
\count_instr_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => irq_delay,
      D => \count_instr_reg[56]_i_1_n_7\,
      Q => count_instr_reg(56),
      R => trap_i_1_n_0
    );
\count_instr_reg[56]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_instr_reg[52]_i_1_n_0\,
      CO(3) => \count_instr_reg[56]_i_1_n_0\,
      CO(2) => \count_instr_reg[56]_i_1_n_1\,
      CO(1) => \count_instr_reg[56]_i_1_n_2\,
      CO(0) => \count_instr_reg[56]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_instr_reg[56]_i_1_n_4\,
      O(2) => \count_instr_reg[56]_i_1_n_5\,
      O(1) => \count_instr_reg[56]_i_1_n_6\,
      O(0) => \count_instr_reg[56]_i_1_n_7\,
      S(3 downto 0) => count_instr_reg(59 downto 56)
    );
\count_instr_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => irq_delay,
      D => \count_instr_reg[56]_i_1_n_6\,
      Q => count_instr_reg(57),
      R => trap_i_1_n_0
    );
\count_instr_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => irq_delay,
      D => \count_instr_reg[56]_i_1_n_5\,
      Q => count_instr_reg(58),
      R => trap_i_1_n_0
    );
\count_instr_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => irq_delay,
      D => \count_instr_reg[56]_i_1_n_4\,
      Q => count_instr_reg(59),
      R => trap_i_1_n_0
    );
\count_instr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => irq_delay,
      D => \count_instr_reg[4]_i_1_n_6\,
      Q => count_instr_reg(5),
      R => trap_i_1_n_0
    );
\count_instr_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => irq_delay,
      D => \count_instr_reg[60]_i_1_n_7\,
      Q => count_instr_reg(60),
      R => trap_i_1_n_0
    );
\count_instr_reg[60]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_instr_reg[56]_i_1_n_0\,
      CO(3) => \NLW_count_instr_reg[60]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \count_instr_reg[60]_i_1_n_1\,
      CO(1) => \count_instr_reg[60]_i_1_n_2\,
      CO(0) => \count_instr_reg[60]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_instr_reg[60]_i_1_n_4\,
      O(2) => \count_instr_reg[60]_i_1_n_5\,
      O(1) => \count_instr_reg[60]_i_1_n_6\,
      O(0) => \count_instr_reg[60]_i_1_n_7\,
      S(3 downto 0) => count_instr_reg(63 downto 60)
    );
\count_instr_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => irq_delay,
      D => \count_instr_reg[60]_i_1_n_6\,
      Q => count_instr_reg(61),
      R => trap_i_1_n_0
    );
\count_instr_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => irq_delay,
      D => \count_instr_reg[60]_i_1_n_5\,
      Q => count_instr_reg(62),
      R => trap_i_1_n_0
    );
\count_instr_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => irq_delay,
      D => \count_instr_reg[60]_i_1_n_4\,
      Q => count_instr_reg(63),
      R => trap_i_1_n_0
    );
\count_instr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => irq_delay,
      D => \count_instr_reg[4]_i_1_n_5\,
      Q => count_instr_reg(6),
      R => trap_i_1_n_0
    );
\count_instr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => irq_delay,
      D => \count_instr_reg[4]_i_1_n_4\,
      Q => count_instr_reg(7),
      R => trap_i_1_n_0
    );
\count_instr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => irq_delay,
      D => \count_instr_reg[8]_i_1_n_7\,
      Q => count_instr_reg(8),
      R => trap_i_1_n_0
    );
\count_instr_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_instr_reg[4]_i_1_n_0\,
      CO(3) => \count_instr_reg[8]_i_1_n_0\,
      CO(2) => \count_instr_reg[8]_i_1_n_1\,
      CO(1) => \count_instr_reg[8]_i_1_n_2\,
      CO(0) => \count_instr_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_instr_reg[8]_i_1_n_4\,
      O(2) => \count_instr_reg[8]_i_1_n_5\,
      O(1) => \count_instr_reg[8]_i_1_n_6\,
      O(0) => \count_instr_reg[8]_i_1_n_7\,
      S(3 downto 0) => count_instr_reg(11 downto 8)
    );
\count_instr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => irq_delay,
      D => \count_instr_reg[8]_i_1_n_6\,
      Q => count_instr_reg(9),
      R => trap_i_1_n_0
    );
\cpu_state[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^cpu_state_reg[6]_0\(3),
      I1 => \cpu_state[0]_i_2_n_0\,
      O => cpu_state1_in(0)
    );
\cpu_state[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => is_lb_lh_lw_lbu_lhu,
      I1 => instr_trap,
      O => \cpu_state[0]_i_2_n_0\
    );
\cpu_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \cpu_state[1]_i_2_n_0\,
      I1 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I2 => is_lui_auipc_jal,
      I3 => is_sb_sh_sw,
      I4 => \cpu_state[1]_i_3_n_0\,
      I5 => \cpu_state[3]_i_3_n_0\,
      O => cpu_state1_in(1)
    );
\cpu_state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => instr_trap,
      I1 => \^cpu_state_reg[6]_0\(3),
      O => \cpu_state[1]_i_2_n_0\
    );
\cpu_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^instr_retirq\,
      I1 => instr_maskirq,
      I2 => is_rdcycle_rdcycleh_rdinstr_rdinstrh,
      I3 => instr_setq,
      I4 => instr_getq,
      I5 => instr_timer,
      O => \cpu_state[1]_i_3_n_0\
    );
\cpu_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => instr_trap,
      I1 => \cpu_state[2]_i_2_n_0\,
      I2 => is_lb_lh_lw_lbu_lhu,
      I3 => \^cpu_state_reg[6]_0\(3),
      I4 => is_slli_srli_srai,
      O => cpu_state1_in(2)
    );
\cpu_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => \cpu_state[6]_i_2_n_0\,
      I1 => is_sll_srl_sra,
      I2 => \cpu_state[2]_i_3_n_0\,
      I3 => \^cpu_state_reg[6]_0\(3),
      I4 => instr_maskirq,
      I5 => \^instr_retirq\,
      O => \cpu_state[2]_i_2_n_0\
    );
\cpu_state[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I1 => is_lui_auipc_jal,
      O => \cpu_state[2]_i_3_n_0\
    );
\cpu_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8C8C8C8C8FFC8C8"
    )
        port map (
      I0 => is_lui_auipc_jal,
      I1 => \^cpu_state_reg[6]_0\(3),
      I2 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I3 => instr_trap,
      I4 => \cpu_state[3]_i_2_n_0\,
      I5 => \cpu_state[3]_i_3_n_0\,
      O => cpu_state1_in(3)
    );
\cpu_state[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \cpu_state[6]_i_2_n_0\,
      I1 => is_sll_srl_sra,
      I2 => is_sb_sh_sw,
      I3 => \^cpu_state_reg[6]_0\(3),
      I4 => instr_maskirq,
      I5 => \^instr_retirq\,
      O => \cpu_state[3]_i_2_n_0\
    );
\cpu_state[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => is_slli_srli_srai,
      I1 => \cpu_state[0]_i_2_n_0\,
      O => \cpu_state[3]_i_3_n_0\
    );
\cpu_state[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCEEEEEEFE"
    )
        port map (
      I0 => \cpu_state[6]_i_2_n_0\,
      I1 => \cpu_state[6]_i_3_n_0\,
      I2 => instr_trap,
      I3 => \irq_mask_reg_n_0_[1]\,
      I4 => \^irq_active_reg_0\,
      I5 => \^cpu_state_reg[6]_0\(4),
      O => cpu_state1_in(6)
    );
\cpu_state[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => instr_timer,
      I1 => instr_getq,
      I2 => instr_setq,
      I3 => is_rdcycle_rdcycleh_rdinstr_rdinstrh,
      O => \cpu_state[6]_i_2_n_0\
    );
\cpu_state[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFEFFFE"
    )
        port map (
      I0 => \^cpu_state_reg[6]_0\(2),
      I1 => \cpu_state_reg_n_0_[2]\,
      I2 => \^cpu_state_reg[6]_0\(0),
      I3 => \^cpu_state_reg[6]_0\(1),
      I4 => \^cpu_state_reg[6]_0\(4),
      I5 => \cpu_state[6]_i_5_n_0\,
      O => \cpu_state[6]_i_3_n_0\
    );
\cpu_state[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => instr_rdcycle,
      I1 => instr_rdcycleh,
      I2 => instr_rdinstr,
      I3 => instr_rdinstrh,
      O => is_rdcycle_rdcycleh_rdinstr_rdinstrh
    );
\cpu_state[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => instr_maskirq,
      I1 => \^instr_retirq\,
      O => \cpu_state[6]_i_5_n_0\
    );
\cpu_state[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAFFEA"
    )
        port map (
      I0 => \cpu_state[7]_i_3_n_0\,
      I1 => \^cpu_state_reg[6]_0\(2),
      I2 => \^mem_done\,
      I3 => irq_delay,
      I4 => instr_jal,
      O => cpu_state
    );
\cpu_state[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^instr_add\,
      I1 => instr_slli,
      I2 => is_compare_i_2_n_0,
      I3 => \^instr_sub\,
      I4 => \cpu_state[7]_i_15_n_0\,
      I5 => \cpu_state[7]_i_16_n_0\,
      O => \cpu_state[7]_i_10_n_0\
    );
\cpu_state[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => instr_rdcycleh,
      I1 => instr_rdinstr,
      I2 => instr_maskirq,
      I3 => \^instr_retirq\,
      I4 => instr_waitirq,
      O => \cpu_state[7]_i_11_n_0\
    );
\cpu_state[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => instr_and,
      I1 => instr_rdcycle,
      I2 => instr_setq,
      I3 => instr_getq,
      I4 => instr_timer,
      I5 => instr_rdinstrh,
      O => \cpu_state[7]_i_12_n_0\
    );
\cpu_state[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => instr_bne,
      I1 => instr_blt,
      I2 => instr_bge,
      I3 => instr_bltu,
      O => \cpu_state[7]_i_13_n_0\
    );
\cpu_state[7]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => instr_auipc,
      I1 => instr_lui,
      O => \cpu_state[7]_i_14_n_0\
    );
\cpu_state[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => instr_andi,
      I1 => instr_xori,
      I2 => instr_srli,
      I3 => instr_ori,
      O => \cpu_state[7]_i_15_n_0\
    );
\cpu_state[7]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => instr_sw,
      I1 => instr_srai,
      I2 => instr_sll,
      I3 => \^instr_addi\,
      I4 => instr_sh,
      O => \cpu_state[7]_i_16_n_0\
    );
\cpu_state[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
        port map (
      I0 => \^cpu_state_reg[6]_0\(3),
      I1 => \^irq_active_reg_0\,
      I2 => \irq_mask_reg_n_0_[1]\,
      I3 => instr_trap,
      O => cpu_state1_in(7)
    );
\cpu_state[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFFFEFEFE"
    )
        port map (
      I0 => \cpu_state[7]_i_5_n_0\,
      I1 => \^cpu_state_reg[6]_0\(3),
      I2 => \cpu_state[7]_i_6_n_0\,
      I3 => \^mem_done\,
      I4 => decoder_trigger_i_3_n_0,
      I5 => \^mem_do_prefetch_reg_0\,
      O => \cpu_state[7]_i_3_n_0\
    );
\cpu_state[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \cpu_state[7]_i_7_n_0\,
      I1 => \cpu_state[7]_i_8_n_0\,
      I2 => \cpu_state[7]_i_9_n_0\,
      I3 => \cpu_state[7]_i_10_n_0\,
      O => instr_trap
    );
\cpu_state[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^cpu_state_reg[6]_0\(2),
      I1 => \^is_beq_bne_blt_bge_bltu_bgeu\,
      O => \cpu_state[7]_i_5_n_0\
    );
\cpu_state[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[2]\,
      I1 => \reg_sh_reg_n_0_[0]\,
      I2 => \reg_sh_reg_n_0_[1]\,
      I3 => \reg_sh_reg_n_0_[2]\,
      I4 => \reg_sh_reg_n_0_[3]\,
      I5 => \reg_sh_reg_n_0_[4]\,
      O => \cpu_state[7]_i_6_n_0\
    );
\cpu_state[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \cpu_state[7]_i_11_n_0\,
      I1 => instr_xor,
      I2 => instr_srl,
      I3 => instr_sra,
      I4 => instr_or,
      I5 => \cpu_state[7]_i_12_n_0\,
      O => \cpu_state[7]_i_7_n_0\
    );
\cpu_state[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \cpu_state[7]_i_13_n_0\,
      I1 => instr_bgeu,
      I2 => instr_lw,
      I3 => instr_sb,
      I4 => instr_jal,
      I5 => \cpu_state[7]_i_14_n_0\,
      O => \cpu_state[7]_i_8_n_0\
    );
\cpu_state[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^instr_lh\,
      I1 => instr_lhu,
      I2 => instr_beq,
      I3 => \^instr_jalr\,
      I4 => instr_lbu,
      I5 => \^instr_lb\,
      O => \cpu_state[7]_i_9_n_0\
    );
\cpu_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cpu_state,
      D => cpu_state1_in(0),
      Q => \^cpu_state_reg[6]_0\(0),
      R => trap_i_1_n_0
    );
\cpu_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cpu_state,
      D => cpu_state1_in(1),
      Q => \^cpu_state_reg[6]_0\(1),
      R => trap_i_1_n_0
    );
\cpu_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cpu_state,
      D => cpu_state1_in(2),
      Q => \cpu_state_reg_n_0_[2]\,
      R => trap_i_1_n_0
    );
\cpu_state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cpu_state,
      D => cpu_state1_in(3),
      Q => \^cpu_state_reg[6]_0\(2),
      R => trap_i_1_n_0
    );
\cpu_state_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cpu_state,
      D => \^cpu_state_reg[6]_0\(4),
      Q => \^cpu_state_reg[6]_0\(3),
      R => trap_i_1_n_0
    );
\cpu_state_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => cpu_state,
      D => cpu_state1_in(6),
      Q => \^cpu_state_reg[6]_0\(4),
      S => trap_i_1_n_0
    );
\cpu_state_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => cpu_state,
      D => cpu_state1_in(7),
      Q => \cpu_state_reg_n_0_[7]\,
      R => trap_i_1_n_0
    );
cpuregs_reg_r1_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \decoded_rs2__1\(5),
      ADDRA(4) => \decoded_rs2_reg_n_0_[4]\,
      ADDRA(3) => \decoded_rs2_reg_n_0_[3]\,
      ADDRA(2) => \decoded_rs2_reg_n_0_[2]\,
      ADDRA(1) => \decoded_rs2_reg_n_0_[1]\,
      ADDRA(0) => \decoded_rs2_reg_n_0_[0]\,
      ADDRB(5) => \decoded_rs2__1\(5),
      ADDRB(4) => \decoded_rs2_reg_n_0_[4]\,
      ADDRB(3) => \decoded_rs2_reg_n_0_[3]\,
      ADDRB(2) => \decoded_rs2_reg_n_0_[2]\,
      ADDRB(1) => \decoded_rs2_reg_n_0_[1]\,
      ADDRB(0) => \decoded_rs2_reg_n_0_[0]\,
      ADDRC(5) => \decoded_rs2__1\(5),
      ADDRC(4) => \decoded_rs2_reg_n_0_[4]\,
      ADDRC(3) => \decoded_rs2_reg_n_0_[3]\,
      ADDRC(2) => \decoded_rs2_reg_n_0_[2]\,
      ADDRC(1) => \decoded_rs2_reg_n_0_[1]\,
      ADDRC(0) => \decoded_rs2_reg_n_0_[0]\,
      ADDRD(5 downto 0) => latched_rd(5 downto 0),
      DIA => cpuregs_reg_r1_0_63_0_2_i_1_n_0,
      DIB => cpuregs_reg_r1_0_63_0_2_i_2_n_0,
      DIC => cpuregs_reg_r1_0_63_0_2_i_3_n_0,
      DID => '0',
      DOA => reg_sh1(0),
      DOB => reg_sh1(1),
      DOC => reg_sh1(2),
      DOD => NLW_cpuregs_reg_r1_0_63_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => p_0_in
    );
cpuregs_reg_r1_0_63_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF404040"
    )
        port map (
      I0 => \irq_mask_reg_n_0_[0]\,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => irq_pending(0),
      I3 => cpuregs_reg_r1_0_63_0_2_i_5_n_0,
      I4 => alu_out_q(0),
      I5 => cpuregs_reg_r1_0_63_0_2_i_6_n_0,
      O => cpuregs_reg_r1_0_63_0_2_i_1_n_0
    );
cpuregs_reg_r1_0_63_0_2_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \^cpu_state_reg[6]_0\(3),
      I1 => \cpu_state_reg_n_0_[2]\,
      I2 => \cpu_state_reg_n_0_[7]\,
      I3 => \^cpu_state_reg[6]_0\(4),
      I4 => \^cpu_state_reg[6]_0\(2),
      I5 => \reg_op1[31]_i_9_n_0\,
      O => cpuregs_reg_r1_0_63_0_2_i_10_n_0
    );
cpuregs_reg_r1_0_63_0_2_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => latched_rd(1),
      I1 => latched_rd(0),
      I2 => latched_rd(4),
      I3 => latched_rd(5),
      I4 => latched_rd(2),
      I5 => latched_rd(3),
      O => cpuregs_reg_r1_0_63_0_2_i_11_n_0
    );
cpuregs_reg_r1_0_63_0_2_i_12: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cpuregs_reg_r1_0_63_0_2_i_12_n_0,
      CO(2) => cpuregs_reg_r1_0_63_0_2_i_12_n_1,
      CO(1) => cpuregs_reg_r1_0_63_0_2_i_12_n_2,
      CO(0) => cpuregs_reg_r1_0_63_0_2_i_12_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \reg_pc_reg_n_0_[2]\,
      DI(1) => \reg_pc_reg_n_0_[1]\,
      DI(0) => '0',
      O(3) => cpuregs_reg_r1_0_63_0_2_i_12_n_4,
      O(2) => cpuregs_reg_r1_0_63_0_2_i_12_n_5,
      O(1) => cpuregs_reg_r1_0_63_0_2_i_12_n_6,
      O(0) => NLW_cpuregs_reg_r1_0_63_0_2_i_12_O_UNCONNECTED(0),
      S(3) => \reg_pc_reg_n_0_[3]\,
      S(2) => cpuregs_reg_r1_0_63_0_2_i_13_n_0,
      S(1) => cpuregs_reg_r1_0_63_0_2_i_14_n_0,
      S(0) => '0'
    );
cpuregs_reg_r1_0_63_0_2_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[2]\,
      I1 => \^latched_compr_reg_0\,
      O => cpuregs_reg_r1_0_63_0_2_i_13_n_0
    );
cpuregs_reg_r1_0_63_0_2_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[1]\,
      I1 => \^latched_compr_reg_0\,
      O => cpuregs_reg_r1_0_63_0_2_i_14_n_0
    );
cpuregs_reg_r1_0_63_0_2_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFFEAEAEAEAEAEA"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_0_2_i_7_n_0,
      I1 => cpuregs_reg_r1_0_63_0_2_i_8_n_0,
      I2 => \reg_out_reg_n_0_[1]\,
      I3 => \irq_mask_reg_n_0_[1]\,
      I4 => \irq_state_reg_n_0_[1]\,
      I5 => irq_pending(1),
      O => cpuregs_reg_r1_0_63_0_2_i_2_n_0
    );
cpuregs_reg_r1_0_63_0_2_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFFEAEAEAEAEAEA"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_0_2_i_9_n_0,
      I1 => cpuregs_reg_r1_0_63_0_2_i_8_n_0,
      I2 => \reg_out_reg_n_0_[2]\,
      I3 => \irq_mask_reg_n_0_[2]\,
      I4 => irq_pending(2),
      I5 => \irq_state_reg_n_0_[1]\,
      O => cpuregs_reg_r1_0_63_0_2_i_3_n_0
    );
cpuregs_reg_r1_0_63_0_2_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => \^irq_state_reg[0]_0\,
      I1 => \^latched_store_reg_0\,
      I2 => \^latched_branch_reg_0\,
      I3 => \irq_state_reg_n_0_[1]\,
      I4 => cpuregs_reg_r1_0_63_0_2_i_10_n_0,
      I5 => cpuregs_reg_r1_0_63_0_2_i_11_n_0,
      O => p_0_in
    );
cpuregs_reg_r1_0_63_0_2_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^latched_stalu_reg_0\,
      I1 => \^latched_branch_reg_0\,
      I2 => \^latched_store_reg_0\,
      O => cpuregs_reg_r1_0_63_0_2_i_5_n_0
    );
cpuregs_reg_r1_0_63_0_2_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888F88888"
    )
        port map (
      I0 => \^irq_state_reg[0]_0\,
      I1 => \^latched_compr_reg_0\,
      I2 => \reg_out_reg_n_0_[0]\,
      I3 => \^latched_branch_reg_0\,
      I4 => \^latched_store_reg_0\,
      I5 => \^latched_stalu_reg_0\,
      O => cpuregs_reg_r1_0_63_0_2_i_6_n_0
    );
cpuregs_reg_r1_0_63_0_2_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_0_2_i_12_n_6,
      I1 => \^latched_branch_reg_0\,
      I2 => \^irq_state_reg[0]_0\,
      I3 => \reg_next_pc_reg_n_0_[1]\,
      I4 => alu_out_q(1),
      I5 => cpuregs_reg_r1_0_63_0_2_i_5_n_0,
      O => cpuregs_reg_r1_0_63_0_2_i_7_n_0
    );
cpuregs_reg_r1_0_63_0_2_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^latched_branch_reg_0\,
      I1 => \^latched_store_reg_0\,
      I2 => \^latched_stalu_reg_0\,
      O => cpuregs_reg_r1_0_63_0_2_i_8_n_0
    );
cpuregs_reg_r1_0_63_0_2_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_0_2_i_12_n_5,
      I1 => \^latched_branch_reg_0\,
      I2 => \reg_next_pc_reg_n_0_[2]\,
      I3 => \^irq_state_reg[0]_0\,
      I4 => alu_out_q(2),
      I5 => cpuregs_reg_r1_0_63_0_2_i_5_n_0,
      O => cpuregs_reg_r1_0_63_0_2_i_9_n_0
    );
cpuregs_reg_r1_0_63_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \decoded_rs2__1\(5),
      ADDRA(4) => \decoded_rs2_reg_n_0_[4]\,
      ADDRA(3) => \decoded_rs2_reg_n_0_[3]\,
      ADDRA(2) => \decoded_rs2_reg_n_0_[2]\,
      ADDRA(1) => \decoded_rs2_reg_n_0_[1]\,
      ADDRA(0) => \decoded_rs2_reg_n_0_[0]\,
      ADDRB(5) => \decoded_rs2__1\(5),
      ADDRB(4) => \decoded_rs2_reg_n_0_[4]\,
      ADDRB(3) => \decoded_rs2_reg_n_0_[3]\,
      ADDRB(2) => \decoded_rs2_reg_n_0_[2]\,
      ADDRB(1) => \decoded_rs2_reg_n_0_[1]\,
      ADDRB(0) => \decoded_rs2_reg_n_0_[0]\,
      ADDRC(5) => \decoded_rs2__1\(5),
      ADDRC(4) => \decoded_rs2_reg_n_0_[4]\,
      ADDRC(3) => \decoded_rs2_reg_n_0_[3]\,
      ADDRC(2) => \decoded_rs2_reg_n_0_[2]\,
      ADDRC(1) => \decoded_rs2_reg_n_0_[1]\,
      ADDRC(0) => \decoded_rs2_reg_n_0_[0]\,
      ADDRD(5 downto 0) => latched_rd(5 downto 0),
      DIA => cpuregs_reg_r1_0_63_12_14_i_1_n_0,
      DIB => cpuregs_reg_r1_0_63_12_14_i_2_n_0,
      DIC => cpuregs_reg_r1_0_63_12_14_i_3_n_0,
      DID => '0',
      DOA => reg_sh1(12),
      DOB => reg_sh1(13),
      DOC => reg_sh1(14),
      DOD => NLW_cpuregs_reg_r1_0_63_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => p_0_in
    );
cpuregs_reg_r1_0_63_12_14_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFFEAEAEAEAEAEA"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_12_14_i_4_n_0,
      I1 => cpuregs_reg_r1_0_63_0_2_i_8_n_0,
      I2 => \reg_out_reg_n_0_[12]\,
      I3 => \irq_mask_reg_n_0_[12]\,
      I4 => irq_pending(12),
      I5 => \irq_state_reg_n_0_[1]\,
      O => cpuregs_reg_r1_0_63_12_14_i_1_n_0
    );
cpuregs_reg_r1_0_63_12_14_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFFEAEAEAEAEAEA"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_12_14_i_5_n_0,
      I1 => cpuregs_reg_r1_0_63_0_2_i_8_n_0,
      I2 => \reg_out_reg_n_0_[13]\,
      I3 => \irq_mask_reg_n_0_[13]\,
      I4 => irq_pending(13),
      I5 => \irq_state_reg_n_0_[1]\,
      O => cpuregs_reg_r1_0_63_12_14_i_2_n_0
    );
cpuregs_reg_r1_0_63_12_14_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFFEAEAEAEAEAEA"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_12_14_i_6_n_0,
      I1 => cpuregs_reg_r1_0_63_0_2_i_8_n_0,
      I2 => \reg_out_reg_n_0_[14]\,
      I3 => \irq_mask_reg_n_0_[14]\,
      I4 => irq_pending(14),
      I5 => \irq_state_reg_n_0_[1]\,
      O => cpuregs_reg_r1_0_63_12_14_i_3_n_0
    );
cpuregs_reg_r1_0_63_12_14_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_12_14_i_7_n_7,
      I1 => \^latched_branch_reg_0\,
      I2 => \reg_next_pc_reg_n_0_[12]\,
      I3 => \^irq_state_reg[0]_0\,
      I4 => alu_out_q(12),
      I5 => cpuregs_reg_r1_0_63_0_2_i_5_n_0,
      O => cpuregs_reg_r1_0_63_12_14_i_4_n_0
    );
cpuregs_reg_r1_0_63_12_14_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_12_14_i_7_n_6,
      I1 => \^latched_branch_reg_0\,
      I2 => \reg_next_pc_reg_n_0_[13]\,
      I3 => \^irq_state_reg[0]_0\,
      I4 => alu_out_q(13),
      I5 => cpuregs_reg_r1_0_63_0_2_i_5_n_0,
      O => cpuregs_reg_r1_0_63_12_14_i_5_n_0
    );
cpuregs_reg_r1_0_63_12_14_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_12_14_i_7_n_5,
      I1 => \^latched_branch_reg_0\,
      I2 => \reg_next_pc_reg_n_0_[14]\,
      I3 => \^irq_state_reg[0]_0\,
      I4 => alu_out_q(14),
      I5 => cpuregs_reg_r1_0_63_0_2_i_5_n_0,
      O => cpuregs_reg_r1_0_63_12_14_i_6_n_0
    );
cpuregs_reg_r1_0_63_12_14_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => cpuregs_reg_r1_0_63_6_8_i_7_n_0,
      CO(3) => cpuregs_reg_r1_0_63_12_14_i_7_n_0,
      CO(2) => cpuregs_reg_r1_0_63_12_14_i_7_n_1,
      CO(1) => cpuregs_reg_r1_0_63_12_14_i_7_n_2,
      CO(0) => cpuregs_reg_r1_0_63_12_14_i_7_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => cpuregs_reg_r1_0_63_12_14_i_7_n_4,
      O(2) => cpuregs_reg_r1_0_63_12_14_i_7_n_5,
      O(1) => cpuregs_reg_r1_0_63_12_14_i_7_n_6,
      O(0) => cpuregs_reg_r1_0_63_12_14_i_7_n_7,
      S(3) => \reg_pc_reg_n_0_[15]\,
      S(2) => \reg_pc_reg_n_0_[14]\,
      S(1) => \reg_pc_reg_n_0_[13]\,
      S(0) => \reg_pc_reg_n_0_[12]\
    );
cpuregs_reg_r1_0_63_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \decoded_rs2__1\(5),
      ADDRA(4) => \decoded_rs2_reg_n_0_[4]\,
      ADDRA(3) => \decoded_rs2_reg_n_0_[3]\,
      ADDRA(2) => \decoded_rs2_reg_n_0_[2]\,
      ADDRA(1) => \decoded_rs2_reg_n_0_[1]\,
      ADDRA(0) => \decoded_rs2_reg_n_0_[0]\,
      ADDRB(5) => \decoded_rs2__1\(5),
      ADDRB(4) => \decoded_rs2_reg_n_0_[4]\,
      ADDRB(3) => \decoded_rs2_reg_n_0_[3]\,
      ADDRB(2) => \decoded_rs2_reg_n_0_[2]\,
      ADDRB(1) => \decoded_rs2_reg_n_0_[1]\,
      ADDRB(0) => \decoded_rs2_reg_n_0_[0]\,
      ADDRC(5) => \decoded_rs2__1\(5),
      ADDRC(4) => \decoded_rs2_reg_n_0_[4]\,
      ADDRC(3) => \decoded_rs2_reg_n_0_[3]\,
      ADDRC(2) => \decoded_rs2_reg_n_0_[2]\,
      ADDRC(1) => \decoded_rs2_reg_n_0_[1]\,
      ADDRC(0) => \decoded_rs2_reg_n_0_[0]\,
      ADDRD(5 downto 0) => latched_rd(5 downto 0),
      DIA => cpuregs_reg_r1_0_63_15_17_i_1_n_0,
      DIB => cpuregs_reg_r1_0_63_15_17_i_2_n_0,
      DIC => cpuregs_reg_r1_0_63_15_17_i_3_n_0,
      DID => '0',
      DOA => reg_sh1(15),
      DOB => reg_sh1(16),
      DOC => reg_sh1(17),
      DOD => NLW_cpuregs_reg_r1_0_63_15_17_DOD_UNCONNECTED,
      WCLK => clk,
      WE => p_0_in
    );
cpuregs_reg_r1_0_63_15_17_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFFEAEAEAEAEAEA"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_15_17_i_4_n_0,
      I1 => cpuregs_reg_r1_0_63_0_2_i_8_n_0,
      I2 => \reg_out_reg_n_0_[15]\,
      I3 => \irq_mask_reg_n_0_[15]\,
      I4 => irq_pending(15),
      I5 => \irq_state_reg_n_0_[1]\,
      O => cpuregs_reg_r1_0_63_15_17_i_1_n_0
    );
cpuregs_reg_r1_0_63_15_17_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFFEAEAEAEAEAEA"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_15_17_i_5_n_0,
      I1 => cpuregs_reg_r1_0_63_0_2_i_8_n_0,
      I2 => \reg_out_reg_n_0_[16]\,
      I3 => \irq_mask_reg_n_0_[16]\,
      I4 => irq_pending(16),
      I5 => \irq_state_reg_n_0_[1]\,
      O => cpuregs_reg_r1_0_63_15_17_i_2_n_0
    );
cpuregs_reg_r1_0_63_15_17_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEAEAFFEAEAEA"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_15_17_i_6_n_0,
      I1 => cpuregs_reg_r1_0_63_0_2_i_8_n_0,
      I2 => \reg_out_reg_n_0_[17]\,
      I3 => \irq_state_reg_n_0_[1]\,
      I4 => irq_pending(17),
      I5 => \irq_mask_reg_n_0_[17]\,
      O => cpuregs_reg_r1_0_63_15_17_i_3_n_0
    );
cpuregs_reg_r1_0_63_15_17_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_12_14_i_7_n_4,
      I1 => \^latched_branch_reg_0\,
      I2 => \reg_next_pc_reg_n_0_[15]\,
      I3 => \^irq_state_reg[0]_0\,
      I4 => alu_out_q(15),
      I5 => cpuregs_reg_r1_0_63_0_2_i_5_n_0,
      O => cpuregs_reg_r1_0_63_15_17_i_4_n_0
    );
cpuregs_reg_r1_0_63_15_17_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_15_17_i_7_n_7,
      I1 => \^latched_branch_reg_0\,
      I2 => \reg_next_pc_reg_n_0_[16]\,
      I3 => \^irq_state_reg[0]_0\,
      I4 => alu_out_q(16),
      I5 => cpuregs_reg_r1_0_63_0_2_i_5_n_0,
      O => cpuregs_reg_r1_0_63_15_17_i_5_n_0
    );
cpuregs_reg_r1_0_63_15_17_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_15_17_i_7_n_6,
      I1 => \^latched_branch_reg_0\,
      I2 => \reg_next_pc_reg_n_0_[17]\,
      I3 => \^irq_state_reg[0]_0\,
      I4 => alu_out_q(17),
      I5 => cpuregs_reg_r1_0_63_0_2_i_5_n_0,
      O => cpuregs_reg_r1_0_63_15_17_i_6_n_0
    );
cpuregs_reg_r1_0_63_15_17_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => cpuregs_reg_r1_0_63_12_14_i_7_n_0,
      CO(3) => cpuregs_reg_r1_0_63_15_17_i_7_n_0,
      CO(2) => cpuregs_reg_r1_0_63_15_17_i_7_n_1,
      CO(1) => cpuregs_reg_r1_0_63_15_17_i_7_n_2,
      CO(0) => cpuregs_reg_r1_0_63_15_17_i_7_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => cpuregs_reg_r1_0_63_15_17_i_7_n_4,
      O(2) => cpuregs_reg_r1_0_63_15_17_i_7_n_5,
      O(1) => cpuregs_reg_r1_0_63_15_17_i_7_n_6,
      O(0) => cpuregs_reg_r1_0_63_15_17_i_7_n_7,
      S(3) => \reg_pc_reg_n_0_[19]\,
      S(2) => \reg_pc_reg_n_0_[18]\,
      S(1) => \reg_pc_reg_n_0_[17]\,
      S(0) => \reg_pc_reg_n_0_[16]\
    );
cpuregs_reg_r1_0_63_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \decoded_rs2__1\(5),
      ADDRA(4) => \decoded_rs2_reg_n_0_[4]\,
      ADDRA(3) => \decoded_rs2_reg_n_0_[3]\,
      ADDRA(2) => \decoded_rs2_reg_n_0_[2]\,
      ADDRA(1) => \decoded_rs2_reg_n_0_[1]\,
      ADDRA(0) => \decoded_rs2_reg_n_0_[0]\,
      ADDRB(5) => \decoded_rs2__1\(5),
      ADDRB(4) => \decoded_rs2_reg_n_0_[4]\,
      ADDRB(3) => \decoded_rs2_reg_n_0_[3]\,
      ADDRB(2) => \decoded_rs2_reg_n_0_[2]\,
      ADDRB(1) => \decoded_rs2_reg_n_0_[1]\,
      ADDRB(0) => \decoded_rs2_reg_n_0_[0]\,
      ADDRC(5) => \decoded_rs2__1\(5),
      ADDRC(4) => \decoded_rs2_reg_n_0_[4]\,
      ADDRC(3) => \decoded_rs2_reg_n_0_[3]\,
      ADDRC(2) => \decoded_rs2_reg_n_0_[2]\,
      ADDRC(1) => \decoded_rs2_reg_n_0_[1]\,
      ADDRC(0) => \decoded_rs2_reg_n_0_[0]\,
      ADDRD(5 downto 0) => latched_rd(5 downto 0),
      DIA => cpuregs_reg_r1_0_63_18_20_i_1_n_0,
      DIB => cpuregs_reg_r1_0_63_18_20_i_2_n_0,
      DIC => cpuregs_reg_r1_0_63_18_20_i_3_n_0,
      DID => '0',
      DOA => reg_sh1(18),
      DOB => reg_sh1(19),
      DOC => reg_sh1(20),
      DOD => NLW_cpuregs_reg_r1_0_63_18_20_DOD_UNCONNECTED,
      WCLK => clk,
      WE => p_0_in
    );
cpuregs_reg_r1_0_63_18_20_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFFEAEAEAEAEAEA"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_18_20_i_4_n_0,
      I1 => cpuregs_reg_r1_0_63_0_2_i_8_n_0,
      I2 => \reg_out_reg_n_0_[18]\,
      I3 => \irq_mask_reg_n_0_[18]\,
      I4 => irq_pending(18),
      I5 => \irq_state_reg_n_0_[1]\,
      O => cpuregs_reg_r1_0_63_18_20_i_1_n_0
    );
cpuregs_reg_r1_0_63_18_20_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFFEAEAEAEAEAEA"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_18_20_i_5_n_0,
      I1 => cpuregs_reg_r1_0_63_0_2_i_8_n_0,
      I2 => \reg_out_reg_n_0_[19]\,
      I3 => \irq_mask_reg_n_0_[19]\,
      I4 => irq_pending(19),
      I5 => \irq_state_reg_n_0_[1]\,
      O => cpuregs_reg_r1_0_63_18_20_i_2_n_0
    );
cpuregs_reg_r1_0_63_18_20_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFFEAEAEAEAEAEA"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_18_20_i_6_n_0,
      I1 => cpuregs_reg_r1_0_63_0_2_i_8_n_0,
      I2 => \reg_out_reg_n_0_[20]\,
      I3 => \irq_mask_reg_n_0_[20]\,
      I4 => irq_pending(20),
      I5 => \irq_state_reg_n_0_[1]\,
      O => cpuregs_reg_r1_0_63_18_20_i_3_n_0
    );
cpuregs_reg_r1_0_63_18_20_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_15_17_i_7_n_5,
      I1 => \^latched_branch_reg_0\,
      I2 => \reg_next_pc_reg_n_0_[18]\,
      I3 => \^irq_state_reg[0]_0\,
      I4 => alu_out_q(18),
      I5 => cpuregs_reg_r1_0_63_0_2_i_5_n_0,
      O => cpuregs_reg_r1_0_63_18_20_i_4_n_0
    );
cpuregs_reg_r1_0_63_18_20_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_15_17_i_7_n_4,
      I1 => \^latched_branch_reg_0\,
      I2 => \reg_next_pc_reg_n_0_[19]\,
      I3 => \^irq_state_reg[0]_0\,
      I4 => alu_out_q(19),
      I5 => cpuregs_reg_r1_0_63_0_2_i_5_n_0,
      O => cpuregs_reg_r1_0_63_18_20_i_5_n_0
    );
cpuregs_reg_r1_0_63_18_20_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_18_20_i_7_n_7,
      I1 => \^latched_branch_reg_0\,
      I2 => \reg_next_pc_reg_n_0_[20]\,
      I3 => \^irq_state_reg[0]_0\,
      I4 => alu_out_q(20),
      I5 => cpuregs_reg_r1_0_63_0_2_i_5_n_0,
      O => cpuregs_reg_r1_0_63_18_20_i_6_n_0
    );
cpuregs_reg_r1_0_63_18_20_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => cpuregs_reg_r1_0_63_15_17_i_7_n_0,
      CO(3) => cpuregs_reg_r1_0_63_18_20_i_7_n_0,
      CO(2) => cpuregs_reg_r1_0_63_18_20_i_7_n_1,
      CO(1) => cpuregs_reg_r1_0_63_18_20_i_7_n_2,
      CO(0) => cpuregs_reg_r1_0_63_18_20_i_7_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => cpuregs_reg_r1_0_63_18_20_i_7_n_4,
      O(2) => cpuregs_reg_r1_0_63_18_20_i_7_n_5,
      O(1) => cpuregs_reg_r1_0_63_18_20_i_7_n_6,
      O(0) => cpuregs_reg_r1_0_63_18_20_i_7_n_7,
      S(3) => \reg_pc_reg_n_0_[23]\,
      S(2) => \reg_pc_reg_n_0_[22]\,
      S(1) => \reg_pc_reg_n_0_[21]\,
      S(0) => \reg_pc_reg_n_0_[20]\
    );
cpuregs_reg_r1_0_63_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \decoded_rs2__1\(5),
      ADDRA(4) => \decoded_rs2_reg_n_0_[4]\,
      ADDRA(3) => \decoded_rs2_reg_n_0_[3]\,
      ADDRA(2) => \decoded_rs2_reg_n_0_[2]\,
      ADDRA(1) => \decoded_rs2_reg_n_0_[1]\,
      ADDRA(0) => \decoded_rs2_reg_n_0_[0]\,
      ADDRB(5) => \decoded_rs2__1\(5),
      ADDRB(4) => \decoded_rs2_reg_n_0_[4]\,
      ADDRB(3) => \decoded_rs2_reg_n_0_[3]\,
      ADDRB(2) => \decoded_rs2_reg_n_0_[2]\,
      ADDRB(1) => \decoded_rs2_reg_n_0_[1]\,
      ADDRB(0) => \decoded_rs2_reg_n_0_[0]\,
      ADDRC(5) => \decoded_rs2__1\(5),
      ADDRC(4) => \decoded_rs2_reg_n_0_[4]\,
      ADDRC(3) => \decoded_rs2_reg_n_0_[3]\,
      ADDRC(2) => \decoded_rs2_reg_n_0_[2]\,
      ADDRC(1) => \decoded_rs2_reg_n_0_[1]\,
      ADDRC(0) => \decoded_rs2_reg_n_0_[0]\,
      ADDRD(5 downto 0) => latched_rd(5 downto 0),
      DIA => cpuregs_reg_r1_0_63_21_23_i_1_n_0,
      DIB => cpuregs_reg_r1_0_63_21_23_i_2_n_0,
      DIC => cpuregs_reg_r1_0_63_21_23_i_3_n_0,
      DID => '0',
      DOA => reg_sh1(21),
      DOB => reg_sh1(22),
      DOC => reg_sh1(23),
      DOD => NLW_cpuregs_reg_r1_0_63_21_23_DOD_UNCONNECTED,
      WCLK => clk,
      WE => p_0_in
    );
cpuregs_reg_r1_0_63_21_23_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFFEAEAEAEAEAEA"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_21_23_i_4_n_0,
      I1 => cpuregs_reg_r1_0_63_0_2_i_8_n_0,
      I2 => \reg_out_reg_n_0_[21]\,
      I3 => \irq_mask_reg_n_0_[21]\,
      I4 => irq_pending(21),
      I5 => \irq_state_reg_n_0_[1]\,
      O => cpuregs_reg_r1_0_63_21_23_i_1_n_0
    );
cpuregs_reg_r1_0_63_21_23_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFFEAEAEAEAEAEA"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_21_23_i_5_n_0,
      I1 => cpuregs_reg_r1_0_63_0_2_i_8_n_0,
      I2 => \reg_out_reg_n_0_[22]\,
      I3 => \irq_mask_reg_n_0_[22]\,
      I4 => irq_pending(22),
      I5 => \irq_state_reg_n_0_[1]\,
      O => cpuregs_reg_r1_0_63_21_23_i_2_n_0
    );
cpuregs_reg_r1_0_63_21_23_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFFEAEAEAEAEAEA"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_21_23_i_6_n_0,
      I1 => cpuregs_reg_r1_0_63_0_2_i_8_n_0,
      I2 => \reg_out_reg_n_0_[23]\,
      I3 => \irq_mask_reg_n_0_[23]\,
      I4 => irq_pending(23),
      I5 => \irq_state_reg_n_0_[1]\,
      O => cpuregs_reg_r1_0_63_21_23_i_3_n_0
    );
cpuregs_reg_r1_0_63_21_23_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_18_20_i_7_n_6,
      I1 => \^latched_branch_reg_0\,
      I2 => \reg_next_pc_reg_n_0_[21]\,
      I3 => \^irq_state_reg[0]_0\,
      I4 => alu_out_q(21),
      I5 => cpuregs_reg_r1_0_63_0_2_i_5_n_0,
      O => cpuregs_reg_r1_0_63_21_23_i_4_n_0
    );
cpuregs_reg_r1_0_63_21_23_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_18_20_i_7_n_5,
      I1 => \^latched_branch_reg_0\,
      I2 => \reg_next_pc_reg_n_0_[22]\,
      I3 => \^irq_state_reg[0]_0\,
      I4 => alu_out_q(22),
      I5 => cpuregs_reg_r1_0_63_0_2_i_5_n_0,
      O => cpuregs_reg_r1_0_63_21_23_i_5_n_0
    );
cpuregs_reg_r1_0_63_21_23_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_18_20_i_7_n_4,
      I1 => \^latched_branch_reg_0\,
      I2 => \reg_next_pc_reg_n_0_[23]\,
      I3 => \^irq_state_reg[0]_0\,
      I4 => alu_out_q(23),
      I5 => cpuregs_reg_r1_0_63_0_2_i_5_n_0,
      O => cpuregs_reg_r1_0_63_21_23_i_6_n_0
    );
cpuregs_reg_r1_0_63_24_26: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \decoded_rs2__1\(5),
      ADDRA(4) => \decoded_rs2_reg_n_0_[4]\,
      ADDRA(3) => \decoded_rs2_reg_n_0_[3]\,
      ADDRA(2) => \decoded_rs2_reg_n_0_[2]\,
      ADDRA(1) => \decoded_rs2_reg_n_0_[1]\,
      ADDRA(0) => \decoded_rs2_reg_n_0_[0]\,
      ADDRB(5) => \decoded_rs2__1\(5),
      ADDRB(4) => \decoded_rs2_reg_n_0_[4]\,
      ADDRB(3) => \decoded_rs2_reg_n_0_[3]\,
      ADDRB(2) => \decoded_rs2_reg_n_0_[2]\,
      ADDRB(1) => \decoded_rs2_reg_n_0_[1]\,
      ADDRB(0) => \decoded_rs2_reg_n_0_[0]\,
      ADDRC(5) => \decoded_rs2__1\(5),
      ADDRC(4) => \decoded_rs2_reg_n_0_[4]\,
      ADDRC(3) => \decoded_rs2_reg_n_0_[3]\,
      ADDRC(2) => \decoded_rs2_reg_n_0_[2]\,
      ADDRC(1) => \decoded_rs2_reg_n_0_[1]\,
      ADDRC(0) => \decoded_rs2_reg_n_0_[0]\,
      ADDRD(5 downto 0) => latched_rd(5 downto 0),
      DIA => cpuregs_reg_r1_0_63_24_26_i_1_n_0,
      DIB => cpuregs_reg_r1_0_63_24_26_i_2_n_0,
      DIC => cpuregs_reg_r1_0_63_24_26_i_3_n_0,
      DID => '0',
      DOA => reg_sh1(24),
      DOB => reg_sh1(25),
      DOC => reg_sh1(26),
      DOD => NLW_cpuregs_reg_r1_0_63_24_26_DOD_UNCONNECTED,
      WCLK => clk,
      WE => p_0_in
    );
cpuregs_reg_r1_0_63_24_26_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFFEAEAEAEAEAEA"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_24_26_i_4_n_0,
      I1 => cpuregs_reg_r1_0_63_0_2_i_8_n_0,
      I2 => \reg_out_reg_n_0_[24]\,
      I3 => \irq_mask_reg_n_0_[24]\,
      I4 => irq_pending(24),
      I5 => \irq_state_reg_n_0_[1]\,
      O => cpuregs_reg_r1_0_63_24_26_i_1_n_0
    );
cpuregs_reg_r1_0_63_24_26_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFFEAEAEAEAEAEA"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_24_26_i_5_n_0,
      I1 => cpuregs_reg_r1_0_63_0_2_i_8_n_0,
      I2 => \reg_out_reg_n_0_[25]\,
      I3 => \irq_mask_reg_n_0_[25]\,
      I4 => irq_pending(25),
      I5 => \irq_state_reg_n_0_[1]\,
      O => cpuregs_reg_r1_0_63_24_26_i_2_n_0
    );
cpuregs_reg_r1_0_63_24_26_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFFEAEAEAEAEAEA"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_24_26_i_6_n_0,
      I1 => cpuregs_reg_r1_0_63_0_2_i_8_n_0,
      I2 => \reg_out_reg_n_0_[26]\,
      I3 => \irq_mask_reg_n_0_[26]\,
      I4 => irq_pending(26),
      I5 => \irq_state_reg_n_0_[1]\,
      O => cpuregs_reg_r1_0_63_24_26_i_3_n_0
    );
cpuregs_reg_r1_0_63_24_26_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_24_26_i_7_n_7,
      I1 => \^latched_branch_reg_0\,
      I2 => \reg_next_pc_reg_n_0_[24]\,
      I3 => \^irq_state_reg[0]_0\,
      I4 => alu_out_q(24),
      I5 => cpuregs_reg_r1_0_63_0_2_i_5_n_0,
      O => cpuregs_reg_r1_0_63_24_26_i_4_n_0
    );
cpuregs_reg_r1_0_63_24_26_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_24_26_i_7_n_6,
      I1 => \^latched_branch_reg_0\,
      I2 => \reg_next_pc_reg_n_0_[25]\,
      I3 => \^irq_state_reg[0]_0\,
      I4 => alu_out_q(25),
      I5 => cpuregs_reg_r1_0_63_0_2_i_5_n_0,
      O => cpuregs_reg_r1_0_63_24_26_i_5_n_0
    );
cpuregs_reg_r1_0_63_24_26_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_24_26_i_7_n_5,
      I1 => \^latched_branch_reg_0\,
      I2 => \reg_next_pc_reg_n_0_[26]\,
      I3 => \^irq_state_reg[0]_0\,
      I4 => alu_out_q(26),
      I5 => cpuregs_reg_r1_0_63_0_2_i_5_n_0,
      O => cpuregs_reg_r1_0_63_24_26_i_6_n_0
    );
cpuregs_reg_r1_0_63_24_26_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => cpuregs_reg_r1_0_63_18_20_i_7_n_0,
      CO(3) => cpuregs_reg_r1_0_63_24_26_i_7_n_0,
      CO(2) => cpuregs_reg_r1_0_63_24_26_i_7_n_1,
      CO(1) => cpuregs_reg_r1_0_63_24_26_i_7_n_2,
      CO(0) => cpuregs_reg_r1_0_63_24_26_i_7_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => cpuregs_reg_r1_0_63_24_26_i_7_n_4,
      O(2) => cpuregs_reg_r1_0_63_24_26_i_7_n_5,
      O(1) => cpuregs_reg_r1_0_63_24_26_i_7_n_6,
      O(0) => cpuregs_reg_r1_0_63_24_26_i_7_n_7,
      S(3) => \reg_pc_reg_n_0_[27]\,
      S(2) => \reg_pc_reg_n_0_[26]\,
      S(1) => \reg_pc_reg_n_0_[25]\,
      S(0) => \reg_pc_reg_n_0_[24]\
    );
cpuregs_reg_r1_0_63_27_29: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \decoded_rs2__1\(5),
      ADDRA(4) => \decoded_rs2_reg_n_0_[4]\,
      ADDRA(3) => \decoded_rs2_reg_n_0_[3]\,
      ADDRA(2) => \decoded_rs2_reg_n_0_[2]\,
      ADDRA(1) => \decoded_rs2_reg_n_0_[1]\,
      ADDRA(0) => \decoded_rs2_reg_n_0_[0]\,
      ADDRB(5) => \decoded_rs2__1\(5),
      ADDRB(4) => \decoded_rs2_reg_n_0_[4]\,
      ADDRB(3) => \decoded_rs2_reg_n_0_[3]\,
      ADDRB(2) => \decoded_rs2_reg_n_0_[2]\,
      ADDRB(1) => \decoded_rs2_reg_n_0_[1]\,
      ADDRB(0) => \decoded_rs2_reg_n_0_[0]\,
      ADDRC(5) => \decoded_rs2__1\(5),
      ADDRC(4) => \decoded_rs2_reg_n_0_[4]\,
      ADDRC(3) => \decoded_rs2_reg_n_0_[3]\,
      ADDRC(2) => \decoded_rs2_reg_n_0_[2]\,
      ADDRC(1) => \decoded_rs2_reg_n_0_[1]\,
      ADDRC(0) => \decoded_rs2_reg_n_0_[0]\,
      ADDRD(5 downto 0) => latched_rd(5 downto 0),
      DIA => cpuregs_reg_r1_0_63_27_29_i_1_n_0,
      DIB => cpuregs_reg_r1_0_63_27_29_i_2_n_0,
      DIC => cpuregs_reg_r1_0_63_27_29_i_3_n_0,
      DID => '0',
      DOA => reg_sh1(27),
      DOB => reg_sh1(28),
      DOC => reg_sh1(29),
      DOD => NLW_cpuregs_reg_r1_0_63_27_29_DOD_UNCONNECTED,
      WCLK => clk,
      WE => p_0_in
    );
cpuregs_reg_r1_0_63_27_29_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFFEAEAEAEAEAEA"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_27_29_i_4_n_0,
      I1 => cpuregs_reg_r1_0_63_0_2_i_8_n_0,
      I2 => \reg_out_reg_n_0_[27]\,
      I3 => \irq_mask_reg_n_0_[27]\,
      I4 => irq_pending(27),
      I5 => \irq_state_reg_n_0_[1]\,
      O => cpuregs_reg_r1_0_63_27_29_i_1_n_0
    );
cpuregs_reg_r1_0_63_27_29_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFFEAEAEAEAEAEA"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_27_29_i_5_n_0,
      I1 => cpuregs_reg_r1_0_63_0_2_i_8_n_0,
      I2 => \reg_out_reg_n_0_[28]\,
      I3 => \irq_mask_reg_n_0_[28]\,
      I4 => irq_pending(28),
      I5 => \irq_state_reg_n_0_[1]\,
      O => cpuregs_reg_r1_0_63_27_29_i_2_n_0
    );
cpuregs_reg_r1_0_63_27_29_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFFEAEAEAEAEAEA"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_27_29_i_6_n_0,
      I1 => cpuregs_reg_r1_0_63_0_2_i_8_n_0,
      I2 => \reg_out_reg_n_0_[29]\,
      I3 => \irq_mask_reg_n_0_[29]\,
      I4 => irq_pending(29),
      I5 => \irq_state_reg_n_0_[1]\,
      O => cpuregs_reg_r1_0_63_27_29_i_3_n_0
    );
cpuregs_reg_r1_0_63_27_29_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_24_26_i_7_n_4,
      I1 => \^latched_branch_reg_0\,
      I2 => \reg_next_pc_reg_n_0_[27]\,
      I3 => \^irq_state_reg[0]_0\,
      I4 => alu_out_q(27),
      I5 => cpuregs_reg_r1_0_63_0_2_i_5_n_0,
      O => cpuregs_reg_r1_0_63_27_29_i_4_n_0
    );
cpuregs_reg_r1_0_63_27_29_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_27_29_i_7_n_7,
      I1 => \^latched_branch_reg_0\,
      I2 => \reg_next_pc_reg_n_0_[28]\,
      I3 => \^irq_state_reg[0]_0\,
      I4 => alu_out_q(28),
      I5 => cpuregs_reg_r1_0_63_0_2_i_5_n_0,
      O => cpuregs_reg_r1_0_63_27_29_i_5_n_0
    );
cpuregs_reg_r1_0_63_27_29_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_27_29_i_7_n_6,
      I1 => \^latched_branch_reg_0\,
      I2 => \reg_next_pc_reg_n_0_[29]\,
      I3 => \^irq_state_reg[0]_0\,
      I4 => alu_out_q(29),
      I5 => cpuregs_reg_r1_0_63_0_2_i_5_n_0,
      O => cpuregs_reg_r1_0_63_27_29_i_6_n_0
    );
cpuregs_reg_r1_0_63_27_29_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => cpuregs_reg_r1_0_63_24_26_i_7_n_0,
      CO(3) => NLW_cpuregs_reg_r1_0_63_27_29_i_7_CO_UNCONNECTED(3),
      CO(2) => cpuregs_reg_r1_0_63_27_29_i_7_n_1,
      CO(1) => cpuregs_reg_r1_0_63_27_29_i_7_n_2,
      CO(0) => cpuregs_reg_r1_0_63_27_29_i_7_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => cpuregs_reg_r1_0_63_27_29_i_7_n_4,
      O(2) => cpuregs_reg_r1_0_63_27_29_i_7_n_5,
      O(1) => cpuregs_reg_r1_0_63_27_29_i_7_n_6,
      O(0) => cpuregs_reg_r1_0_63_27_29_i_7_n_7,
      S(3) => \reg_pc_reg_n_0_[31]\,
      S(2) => \reg_pc_reg_n_0_[30]\,
      S(1) => \reg_pc_reg_n_0_[29]\,
      S(0) => \reg_pc_reg_n_0_[28]\
    );
cpuregs_reg_r1_0_63_30_31: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \decoded_rs2__1\(5),
      ADDRA(4) => \decoded_rs2_reg_n_0_[4]\,
      ADDRA(3) => \decoded_rs2_reg_n_0_[3]\,
      ADDRA(2) => \decoded_rs2_reg_n_0_[2]\,
      ADDRA(1) => \decoded_rs2_reg_n_0_[1]\,
      ADDRA(0) => \decoded_rs2_reg_n_0_[0]\,
      ADDRB(5) => \decoded_rs2__1\(5),
      ADDRB(4) => \decoded_rs2_reg_n_0_[4]\,
      ADDRB(3) => \decoded_rs2_reg_n_0_[3]\,
      ADDRB(2) => \decoded_rs2_reg_n_0_[2]\,
      ADDRB(1) => \decoded_rs2_reg_n_0_[1]\,
      ADDRB(0) => \decoded_rs2_reg_n_0_[0]\,
      ADDRC(5) => \decoded_rs2__1\(5),
      ADDRC(4) => \decoded_rs2_reg_n_0_[4]\,
      ADDRC(3) => \decoded_rs2_reg_n_0_[3]\,
      ADDRC(2) => \decoded_rs2_reg_n_0_[2]\,
      ADDRC(1) => \decoded_rs2_reg_n_0_[1]\,
      ADDRC(0) => \decoded_rs2_reg_n_0_[0]\,
      ADDRD(5 downto 0) => latched_rd(5 downto 0),
      DIA => cpuregs_reg_r1_0_63_30_31_i_1_n_0,
      DIB => cpuregs_reg_r1_0_63_30_31_i_2_n_0,
      DIC => '0',
      DID => '0',
      DOA => reg_sh1(30),
      DOB => reg_sh1(31),
      DOC => NLW_cpuregs_reg_r1_0_63_30_31_DOC_UNCONNECTED,
      DOD => NLW_cpuregs_reg_r1_0_63_30_31_DOD_UNCONNECTED,
      WCLK => clk,
      WE => p_0_in
    );
cpuregs_reg_r1_0_63_30_31_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFFEAEAEAEAEAEA"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_30_31_i_3_n_0,
      I1 => cpuregs_reg_r1_0_63_0_2_i_8_n_0,
      I2 => \reg_out_reg_n_0_[30]\,
      I3 => \irq_mask_reg_n_0_[30]\,
      I4 => irq_pending(30),
      I5 => \irq_state_reg_n_0_[1]\,
      O => cpuregs_reg_r1_0_63_30_31_i_1_n_0
    );
cpuregs_reg_r1_0_63_30_31_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFFEAEAEAEAEAEA"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_30_31_i_4_n_0,
      I1 => cpuregs_reg_r1_0_63_0_2_i_8_n_0,
      I2 => \reg_out_reg_n_0_[31]\,
      I3 => \irq_mask_reg_n_0_[31]\,
      I4 => irq_pending(31),
      I5 => \irq_state_reg_n_0_[1]\,
      O => cpuregs_reg_r1_0_63_30_31_i_2_n_0
    );
cpuregs_reg_r1_0_63_30_31_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_27_29_i_7_n_5,
      I1 => \^latched_branch_reg_0\,
      I2 => \reg_next_pc_reg_n_0_[30]\,
      I3 => \^irq_state_reg[0]_0\,
      I4 => alu_out_q(30),
      I5 => cpuregs_reg_r1_0_63_0_2_i_5_n_0,
      O => cpuregs_reg_r1_0_63_30_31_i_3_n_0
    );
cpuregs_reg_r1_0_63_30_31_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_27_29_i_7_n_4,
      I1 => \^latched_branch_reg_0\,
      I2 => \reg_next_pc_reg_n_0_[31]\,
      I3 => \^irq_state_reg[0]_0\,
      I4 => alu_out_q(31),
      I5 => cpuregs_reg_r1_0_63_0_2_i_5_n_0,
      O => cpuregs_reg_r1_0_63_30_31_i_4_n_0
    );
cpuregs_reg_r1_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \decoded_rs2__1\(5),
      ADDRA(4) => \decoded_rs2_reg_n_0_[4]\,
      ADDRA(3) => \decoded_rs2_reg_n_0_[3]\,
      ADDRA(2) => \decoded_rs2_reg_n_0_[2]\,
      ADDRA(1) => \decoded_rs2_reg_n_0_[1]\,
      ADDRA(0) => \decoded_rs2_reg_n_0_[0]\,
      ADDRB(5) => \decoded_rs2__1\(5),
      ADDRB(4) => \decoded_rs2_reg_n_0_[4]\,
      ADDRB(3) => \decoded_rs2_reg_n_0_[3]\,
      ADDRB(2) => \decoded_rs2_reg_n_0_[2]\,
      ADDRB(1) => \decoded_rs2_reg_n_0_[1]\,
      ADDRB(0) => \decoded_rs2_reg_n_0_[0]\,
      ADDRC(5) => \decoded_rs2__1\(5),
      ADDRC(4) => \decoded_rs2_reg_n_0_[4]\,
      ADDRC(3) => \decoded_rs2_reg_n_0_[3]\,
      ADDRC(2) => \decoded_rs2_reg_n_0_[2]\,
      ADDRC(1) => \decoded_rs2_reg_n_0_[1]\,
      ADDRC(0) => \decoded_rs2_reg_n_0_[0]\,
      ADDRD(5 downto 0) => latched_rd(5 downto 0),
      DIA => cpuregs_reg_r1_0_63_3_5_i_1_n_0,
      DIB => cpuregs_reg_r1_0_63_3_5_i_2_n_0,
      DIC => cpuregs_reg_r1_0_63_3_5_i_3_n_0,
      DID => '0',
      DOA => reg_sh1(3),
      DOB => reg_sh1(4),
      DOC => reg_sh1(5),
      DOD => NLW_cpuregs_reg_r1_0_63_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => p_0_in
    );
cpuregs_reg_r1_0_63_3_5_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFFEAEAEAEAEAEA"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_3_5_i_4_n_0,
      I1 => cpuregs_reg_r1_0_63_0_2_i_8_n_0,
      I2 => \reg_out_reg_n_0_[3]\,
      I3 => \irq_mask_reg_n_0_[3]\,
      I4 => \irq_state_reg_n_0_[1]\,
      I5 => irq_pending(3),
      O => cpuregs_reg_r1_0_63_3_5_i_1_n_0
    );
cpuregs_reg_r1_0_63_3_5_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFFEAEAEAEAEAEA"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_3_5_i_5_n_0,
      I1 => cpuregs_reg_r1_0_63_0_2_i_8_n_0,
      I2 => \reg_out_reg_n_0_[4]\,
      I3 => \irq_mask_reg_n_0_[4]\,
      I4 => irq_pending(4),
      I5 => \irq_state_reg_n_0_[1]\,
      O => cpuregs_reg_r1_0_63_3_5_i_2_n_0
    );
cpuregs_reg_r1_0_63_3_5_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFFEAEAEAEAEAEA"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_3_5_i_6_n_0,
      I1 => cpuregs_reg_r1_0_63_0_2_i_8_n_0,
      I2 => \reg_out_reg_n_0_[5]\,
      I3 => \irq_mask_reg_n_0_[5]\,
      I4 => irq_pending(5),
      I5 => \irq_state_reg_n_0_[1]\,
      O => cpuregs_reg_r1_0_63_3_5_i_3_n_0
    );
cpuregs_reg_r1_0_63_3_5_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_0_2_i_12_n_4,
      I1 => \^latched_branch_reg_0\,
      I2 => \reg_next_pc_reg_n_0_[3]\,
      I3 => \^irq_state_reg[0]_0\,
      I4 => alu_out_q(3),
      I5 => cpuregs_reg_r1_0_63_0_2_i_5_n_0,
      O => cpuregs_reg_r1_0_63_3_5_i_4_n_0
    );
cpuregs_reg_r1_0_63_3_5_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_3_5_i_7_n_7,
      I1 => \^latched_branch_reg_0\,
      I2 => \reg_next_pc_reg_n_0_[4]\,
      I3 => \^irq_state_reg[0]_0\,
      I4 => alu_out_q(4),
      I5 => cpuregs_reg_r1_0_63_0_2_i_5_n_0,
      O => cpuregs_reg_r1_0_63_3_5_i_5_n_0
    );
cpuregs_reg_r1_0_63_3_5_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_3_5_i_7_n_6,
      I1 => \^latched_branch_reg_0\,
      I2 => \reg_next_pc_reg_n_0_[5]\,
      I3 => \^irq_state_reg[0]_0\,
      I4 => alu_out_q(5),
      I5 => cpuregs_reg_r1_0_63_0_2_i_5_n_0,
      O => cpuregs_reg_r1_0_63_3_5_i_6_n_0
    );
cpuregs_reg_r1_0_63_3_5_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => cpuregs_reg_r1_0_63_0_2_i_12_n_0,
      CO(3) => cpuregs_reg_r1_0_63_3_5_i_7_n_0,
      CO(2) => cpuregs_reg_r1_0_63_3_5_i_7_n_1,
      CO(1) => cpuregs_reg_r1_0_63_3_5_i_7_n_2,
      CO(0) => cpuregs_reg_r1_0_63_3_5_i_7_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => cpuregs_reg_r1_0_63_3_5_i_7_n_4,
      O(2) => cpuregs_reg_r1_0_63_3_5_i_7_n_5,
      O(1) => cpuregs_reg_r1_0_63_3_5_i_7_n_6,
      O(0) => cpuregs_reg_r1_0_63_3_5_i_7_n_7,
      S(3) => \reg_pc_reg_n_0_[7]\,
      S(2) => \reg_pc_reg_n_0_[6]\,
      S(1) => \reg_pc_reg_n_0_[5]\,
      S(0) => \reg_pc_reg_n_0_[4]\
    );
cpuregs_reg_r1_0_63_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \decoded_rs2__1\(5),
      ADDRA(4) => \decoded_rs2_reg_n_0_[4]\,
      ADDRA(3) => \decoded_rs2_reg_n_0_[3]\,
      ADDRA(2) => \decoded_rs2_reg_n_0_[2]\,
      ADDRA(1) => \decoded_rs2_reg_n_0_[1]\,
      ADDRA(0) => \decoded_rs2_reg_n_0_[0]\,
      ADDRB(5) => \decoded_rs2__1\(5),
      ADDRB(4) => \decoded_rs2_reg_n_0_[4]\,
      ADDRB(3) => \decoded_rs2_reg_n_0_[3]\,
      ADDRB(2) => \decoded_rs2_reg_n_0_[2]\,
      ADDRB(1) => \decoded_rs2_reg_n_0_[1]\,
      ADDRB(0) => \decoded_rs2_reg_n_0_[0]\,
      ADDRC(5) => \decoded_rs2__1\(5),
      ADDRC(4) => \decoded_rs2_reg_n_0_[4]\,
      ADDRC(3) => \decoded_rs2_reg_n_0_[3]\,
      ADDRC(2) => \decoded_rs2_reg_n_0_[2]\,
      ADDRC(1) => \decoded_rs2_reg_n_0_[1]\,
      ADDRC(0) => \decoded_rs2_reg_n_0_[0]\,
      ADDRD(5 downto 0) => latched_rd(5 downto 0),
      DIA => cpuregs_reg_r1_0_63_6_8_i_1_n_0,
      DIB => cpuregs_reg_r1_0_63_6_8_i_2_n_0,
      DIC => cpuregs_reg_r1_0_63_6_8_i_3_n_0,
      DID => '0',
      DOA => reg_sh1(6),
      DOB => reg_sh1(7),
      DOC => reg_sh1(8),
      DOD => NLW_cpuregs_reg_r1_0_63_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => p_0_in
    );
cpuregs_reg_r1_0_63_6_8_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFFEAEAEAEAEAEA"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_6_8_i_4_n_0,
      I1 => cpuregs_reg_r1_0_63_0_2_i_8_n_0,
      I2 => \reg_out_reg_n_0_[6]\,
      I3 => \irq_mask_reg_n_0_[6]\,
      I4 => irq_pending(6),
      I5 => \irq_state_reg_n_0_[1]\,
      O => cpuregs_reg_r1_0_63_6_8_i_1_n_0
    );
cpuregs_reg_r1_0_63_6_8_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFFEAEAEAEAEAEA"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_6_8_i_5_n_0,
      I1 => cpuregs_reg_r1_0_63_0_2_i_8_n_0,
      I2 => \reg_out_reg_n_0_[7]\,
      I3 => \irq_mask_reg_n_0_[7]\,
      I4 => irq_pending(7),
      I5 => \irq_state_reg_n_0_[1]\,
      O => cpuregs_reg_r1_0_63_6_8_i_2_n_0
    );
cpuregs_reg_r1_0_63_6_8_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFFEAEAEAEAEAEA"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_6_8_i_6_n_0,
      I1 => cpuregs_reg_r1_0_63_0_2_i_8_n_0,
      I2 => \reg_out_reg_n_0_[8]\,
      I3 => \irq_mask_reg_n_0_[8]\,
      I4 => irq_pending(8),
      I5 => \irq_state_reg_n_0_[1]\,
      O => cpuregs_reg_r1_0_63_6_8_i_3_n_0
    );
cpuregs_reg_r1_0_63_6_8_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_3_5_i_7_n_5,
      I1 => \^latched_branch_reg_0\,
      I2 => \reg_next_pc_reg_n_0_[6]\,
      I3 => \^irq_state_reg[0]_0\,
      I4 => alu_out_q(6),
      I5 => cpuregs_reg_r1_0_63_0_2_i_5_n_0,
      O => cpuregs_reg_r1_0_63_6_8_i_4_n_0
    );
cpuregs_reg_r1_0_63_6_8_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_3_5_i_7_n_4,
      I1 => \^latched_branch_reg_0\,
      I2 => \reg_next_pc_reg_n_0_[7]\,
      I3 => \^irq_state_reg[0]_0\,
      I4 => alu_out_q(7),
      I5 => cpuregs_reg_r1_0_63_0_2_i_5_n_0,
      O => cpuregs_reg_r1_0_63_6_8_i_5_n_0
    );
cpuregs_reg_r1_0_63_6_8_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_6_8_i_7_n_7,
      I1 => \^latched_branch_reg_0\,
      I2 => \reg_next_pc_reg_n_0_[8]\,
      I3 => \^irq_state_reg[0]_0\,
      I4 => alu_out_q(8),
      I5 => cpuregs_reg_r1_0_63_0_2_i_5_n_0,
      O => cpuregs_reg_r1_0_63_6_8_i_6_n_0
    );
cpuregs_reg_r1_0_63_6_8_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => cpuregs_reg_r1_0_63_3_5_i_7_n_0,
      CO(3) => cpuregs_reg_r1_0_63_6_8_i_7_n_0,
      CO(2) => cpuregs_reg_r1_0_63_6_8_i_7_n_1,
      CO(1) => cpuregs_reg_r1_0_63_6_8_i_7_n_2,
      CO(0) => cpuregs_reg_r1_0_63_6_8_i_7_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => cpuregs_reg_r1_0_63_6_8_i_7_n_4,
      O(2) => cpuregs_reg_r1_0_63_6_8_i_7_n_5,
      O(1) => cpuregs_reg_r1_0_63_6_8_i_7_n_6,
      O(0) => cpuregs_reg_r1_0_63_6_8_i_7_n_7,
      S(3) => \reg_pc_reg_n_0_[11]\,
      S(2) => \reg_pc_reg_n_0_[10]\,
      S(1) => \reg_pc_reg_n_0_[9]\,
      S(0) => \reg_pc_reg_n_0_[8]\
    );
cpuregs_reg_r1_0_63_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \decoded_rs2__1\(5),
      ADDRA(4) => \decoded_rs2_reg_n_0_[4]\,
      ADDRA(3) => \decoded_rs2_reg_n_0_[3]\,
      ADDRA(2) => \decoded_rs2_reg_n_0_[2]\,
      ADDRA(1) => \decoded_rs2_reg_n_0_[1]\,
      ADDRA(0) => \decoded_rs2_reg_n_0_[0]\,
      ADDRB(5) => \decoded_rs2__1\(5),
      ADDRB(4) => \decoded_rs2_reg_n_0_[4]\,
      ADDRB(3) => \decoded_rs2_reg_n_0_[3]\,
      ADDRB(2) => \decoded_rs2_reg_n_0_[2]\,
      ADDRB(1) => \decoded_rs2_reg_n_0_[1]\,
      ADDRB(0) => \decoded_rs2_reg_n_0_[0]\,
      ADDRC(5) => \decoded_rs2__1\(5),
      ADDRC(4) => \decoded_rs2_reg_n_0_[4]\,
      ADDRC(3) => \decoded_rs2_reg_n_0_[3]\,
      ADDRC(2) => \decoded_rs2_reg_n_0_[2]\,
      ADDRC(1) => \decoded_rs2_reg_n_0_[1]\,
      ADDRC(0) => \decoded_rs2_reg_n_0_[0]\,
      ADDRD(5 downto 0) => latched_rd(5 downto 0),
      DIA => cpuregs_reg_r1_0_63_9_11_i_1_n_0,
      DIB => cpuregs_reg_r1_0_63_9_11_i_2_n_0,
      DIC => cpuregs_reg_r1_0_63_9_11_i_3_n_0,
      DID => '0',
      DOA => reg_sh1(9),
      DOB => reg_sh1(10),
      DOC => reg_sh1(11),
      DOD => NLW_cpuregs_reg_r1_0_63_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => p_0_in
    );
cpuregs_reg_r1_0_63_9_11_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFFEAEAEAEAEAEA"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_9_11_i_4_n_0,
      I1 => cpuregs_reg_r1_0_63_0_2_i_8_n_0,
      I2 => \reg_out_reg_n_0_[9]\,
      I3 => \irq_mask_reg_n_0_[9]\,
      I4 => irq_pending(9),
      I5 => \irq_state_reg_n_0_[1]\,
      O => cpuregs_reg_r1_0_63_9_11_i_1_n_0
    );
cpuregs_reg_r1_0_63_9_11_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFFEAEAEAEAEAEA"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_9_11_i_5_n_0,
      I1 => cpuregs_reg_r1_0_63_0_2_i_8_n_0,
      I2 => \reg_out_reg_n_0_[10]\,
      I3 => \irq_mask_reg_n_0_[10]\,
      I4 => irq_pending(10),
      I5 => \irq_state_reg_n_0_[1]\,
      O => cpuregs_reg_r1_0_63_9_11_i_2_n_0
    );
cpuregs_reg_r1_0_63_9_11_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFFEAEAEAEAEAEA"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_9_11_i_6_n_0,
      I1 => cpuregs_reg_r1_0_63_0_2_i_8_n_0,
      I2 => \reg_out_reg_n_0_[11]\,
      I3 => \irq_mask_reg_n_0_[11]\,
      I4 => irq_pending(11),
      I5 => \irq_state_reg_n_0_[1]\,
      O => cpuregs_reg_r1_0_63_9_11_i_3_n_0
    );
cpuregs_reg_r1_0_63_9_11_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_6_8_i_7_n_6,
      I1 => \^latched_branch_reg_0\,
      I2 => \reg_next_pc_reg_n_0_[9]\,
      I3 => \^irq_state_reg[0]_0\,
      I4 => alu_out_q(9),
      I5 => cpuregs_reg_r1_0_63_0_2_i_5_n_0,
      O => cpuregs_reg_r1_0_63_9_11_i_4_n_0
    );
cpuregs_reg_r1_0_63_9_11_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_6_8_i_7_n_5,
      I1 => \^latched_branch_reg_0\,
      I2 => \reg_next_pc_reg_n_0_[10]\,
      I3 => \^irq_state_reg[0]_0\,
      I4 => alu_out_q(10),
      I5 => cpuregs_reg_r1_0_63_0_2_i_5_n_0,
      O => cpuregs_reg_r1_0_63_9_11_i_5_n_0
    );
cpuregs_reg_r1_0_63_9_11_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => cpuregs_reg_r1_0_63_6_8_i_7_n_4,
      I1 => \^latched_branch_reg_0\,
      I2 => \reg_next_pc_reg_n_0_[11]\,
      I3 => \^irq_state_reg[0]_0\,
      I4 => alu_out_q(11),
      I5 => cpuregs_reg_r1_0_63_0_2_i_5_n_0,
      O => cpuregs_reg_r1_0_63_9_11_i_6_n_0
    );
cpuregs_reg_r2_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \decoded_rs1_reg_n_0_[5]\,
      ADDRA(4) => \decoded_rs1_reg_n_0_[4]\,
      ADDRA(3) => \decoded_rs1_reg_n_0_[3]\,
      ADDRA(2) => \decoded_rs1_reg_n_0_[2]\,
      ADDRA(1) => \decoded_rs1_reg_n_0_[1]\,
      ADDRA(0) => \decoded_rs1_reg_n_0_[0]\,
      ADDRB(5) => \decoded_rs1_reg_n_0_[5]\,
      ADDRB(4) => \decoded_rs1_reg_n_0_[4]\,
      ADDRB(3) => \decoded_rs1_reg_n_0_[3]\,
      ADDRB(2) => \decoded_rs1_reg_n_0_[2]\,
      ADDRB(1) => \decoded_rs1_reg_n_0_[1]\,
      ADDRB(0) => \decoded_rs1_reg_n_0_[0]\,
      ADDRC(5) => \decoded_rs1_reg_n_0_[5]\,
      ADDRC(4) => \decoded_rs1_reg_n_0_[4]\,
      ADDRC(3) => \decoded_rs1_reg_n_0_[3]\,
      ADDRC(2) => \decoded_rs1_reg_n_0_[2]\,
      ADDRC(1) => \decoded_rs1_reg_n_0_[1]\,
      ADDRC(0) => \decoded_rs1_reg_n_0_[0]\,
      ADDRD(5 downto 0) => latched_rd(5 downto 0),
      DIA => cpuregs_reg_r1_0_63_0_2_i_1_n_0,
      DIB => cpuregs_reg_r1_0_63_0_2_i_2_n_0,
      DIC => cpuregs_reg_r1_0_63_0_2_i_3_n_0,
      DID => '0',
      DOA => reg_out1(0),
      DOB => reg_out1(1),
      DOC => reg_out1(2),
      DOD => NLW_cpuregs_reg_r2_0_63_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => p_0_in
    );
cpuregs_reg_r2_0_63_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \decoded_rs1_reg_n_0_[5]\,
      ADDRA(4) => \decoded_rs1_reg_n_0_[4]\,
      ADDRA(3) => \decoded_rs1_reg_n_0_[3]\,
      ADDRA(2) => \decoded_rs1_reg_n_0_[2]\,
      ADDRA(1) => \decoded_rs1_reg_n_0_[1]\,
      ADDRA(0) => \decoded_rs1_reg_n_0_[0]\,
      ADDRB(5) => \decoded_rs1_reg_n_0_[5]\,
      ADDRB(4) => \decoded_rs1_reg_n_0_[4]\,
      ADDRB(3) => \decoded_rs1_reg_n_0_[3]\,
      ADDRB(2) => \decoded_rs1_reg_n_0_[2]\,
      ADDRB(1) => \decoded_rs1_reg_n_0_[1]\,
      ADDRB(0) => \decoded_rs1_reg_n_0_[0]\,
      ADDRC(5) => \decoded_rs1_reg_n_0_[5]\,
      ADDRC(4) => \decoded_rs1_reg_n_0_[4]\,
      ADDRC(3) => \decoded_rs1_reg_n_0_[3]\,
      ADDRC(2) => \decoded_rs1_reg_n_0_[2]\,
      ADDRC(1) => \decoded_rs1_reg_n_0_[1]\,
      ADDRC(0) => \decoded_rs1_reg_n_0_[0]\,
      ADDRD(5 downto 0) => latched_rd(5 downto 0),
      DIA => cpuregs_reg_r1_0_63_12_14_i_1_n_0,
      DIB => cpuregs_reg_r1_0_63_12_14_i_2_n_0,
      DIC => cpuregs_reg_r1_0_63_12_14_i_3_n_0,
      DID => '0',
      DOA => reg_out1(12),
      DOB => reg_out1(13),
      DOC => reg_out1(14),
      DOD => NLW_cpuregs_reg_r2_0_63_12_14_DOD_UNCONNECTED,
      WCLK => clk,
      WE => p_0_in
    );
cpuregs_reg_r2_0_63_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \decoded_rs1_reg_n_0_[5]\,
      ADDRA(4) => \decoded_rs1_reg_n_0_[4]\,
      ADDRA(3) => \decoded_rs1_reg_n_0_[3]\,
      ADDRA(2) => \decoded_rs1_reg_n_0_[2]\,
      ADDRA(1) => \decoded_rs1_reg_n_0_[1]\,
      ADDRA(0) => \decoded_rs1_reg_n_0_[0]\,
      ADDRB(5) => \decoded_rs1_reg_n_0_[5]\,
      ADDRB(4) => \decoded_rs1_reg_n_0_[4]\,
      ADDRB(3) => \decoded_rs1_reg_n_0_[3]\,
      ADDRB(2) => \decoded_rs1_reg_n_0_[2]\,
      ADDRB(1) => \decoded_rs1_reg_n_0_[1]\,
      ADDRB(0) => \decoded_rs1_reg_n_0_[0]\,
      ADDRC(5) => \decoded_rs1_reg_n_0_[5]\,
      ADDRC(4) => \decoded_rs1_reg_n_0_[4]\,
      ADDRC(3) => \decoded_rs1_reg_n_0_[3]\,
      ADDRC(2) => \decoded_rs1_reg_n_0_[2]\,
      ADDRC(1) => \decoded_rs1_reg_n_0_[1]\,
      ADDRC(0) => \decoded_rs1_reg_n_0_[0]\,
      ADDRD(5 downto 0) => latched_rd(5 downto 0),
      DIA => cpuregs_reg_r1_0_63_15_17_i_1_n_0,
      DIB => cpuregs_reg_r1_0_63_15_17_i_2_n_0,
      DIC => cpuregs_reg_r1_0_63_15_17_i_3_n_0,
      DID => '0',
      DOA => reg_out1(15),
      DOB => reg_out1(16),
      DOC => reg_out1(17),
      DOD => NLW_cpuregs_reg_r2_0_63_15_17_DOD_UNCONNECTED,
      WCLK => clk,
      WE => p_0_in
    );
cpuregs_reg_r2_0_63_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \decoded_rs1_reg_n_0_[5]\,
      ADDRA(4) => \decoded_rs1_reg_n_0_[4]\,
      ADDRA(3) => \decoded_rs1_reg_n_0_[3]\,
      ADDRA(2) => \decoded_rs1_reg_n_0_[2]\,
      ADDRA(1) => \decoded_rs1_reg_n_0_[1]\,
      ADDRA(0) => \decoded_rs1_reg_n_0_[0]\,
      ADDRB(5) => \decoded_rs1_reg_n_0_[5]\,
      ADDRB(4) => \decoded_rs1_reg_n_0_[4]\,
      ADDRB(3) => \decoded_rs1_reg_n_0_[3]\,
      ADDRB(2) => \decoded_rs1_reg_n_0_[2]\,
      ADDRB(1) => \decoded_rs1_reg_n_0_[1]\,
      ADDRB(0) => \decoded_rs1_reg_n_0_[0]\,
      ADDRC(5) => \decoded_rs1_reg_n_0_[5]\,
      ADDRC(4) => \decoded_rs1_reg_n_0_[4]\,
      ADDRC(3) => \decoded_rs1_reg_n_0_[3]\,
      ADDRC(2) => \decoded_rs1_reg_n_0_[2]\,
      ADDRC(1) => \decoded_rs1_reg_n_0_[1]\,
      ADDRC(0) => \decoded_rs1_reg_n_0_[0]\,
      ADDRD(5 downto 0) => latched_rd(5 downto 0),
      DIA => cpuregs_reg_r1_0_63_18_20_i_1_n_0,
      DIB => cpuregs_reg_r1_0_63_18_20_i_2_n_0,
      DIC => cpuregs_reg_r1_0_63_18_20_i_3_n_0,
      DID => '0',
      DOA => reg_out1(18),
      DOB => reg_out1(19),
      DOC => reg_out1(20),
      DOD => NLW_cpuregs_reg_r2_0_63_18_20_DOD_UNCONNECTED,
      WCLK => clk,
      WE => p_0_in
    );
cpuregs_reg_r2_0_63_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \decoded_rs1_reg_n_0_[5]\,
      ADDRA(4) => \decoded_rs1_reg_n_0_[4]\,
      ADDRA(3) => \decoded_rs1_reg_n_0_[3]\,
      ADDRA(2) => \decoded_rs1_reg_n_0_[2]\,
      ADDRA(1) => \decoded_rs1_reg_n_0_[1]\,
      ADDRA(0) => \decoded_rs1_reg_n_0_[0]\,
      ADDRB(5) => \decoded_rs1_reg_n_0_[5]\,
      ADDRB(4) => \decoded_rs1_reg_n_0_[4]\,
      ADDRB(3) => \decoded_rs1_reg_n_0_[3]\,
      ADDRB(2) => \decoded_rs1_reg_n_0_[2]\,
      ADDRB(1) => \decoded_rs1_reg_n_0_[1]\,
      ADDRB(0) => \decoded_rs1_reg_n_0_[0]\,
      ADDRC(5) => \decoded_rs1_reg_n_0_[5]\,
      ADDRC(4) => \decoded_rs1_reg_n_0_[4]\,
      ADDRC(3) => \decoded_rs1_reg_n_0_[3]\,
      ADDRC(2) => \decoded_rs1_reg_n_0_[2]\,
      ADDRC(1) => \decoded_rs1_reg_n_0_[1]\,
      ADDRC(0) => \decoded_rs1_reg_n_0_[0]\,
      ADDRD(5 downto 0) => latched_rd(5 downto 0),
      DIA => cpuregs_reg_r1_0_63_21_23_i_1_n_0,
      DIB => cpuregs_reg_r1_0_63_21_23_i_2_n_0,
      DIC => cpuregs_reg_r1_0_63_21_23_i_3_n_0,
      DID => '0',
      DOA => reg_out1(21),
      DOB => reg_out1(22),
      DOC => reg_out1(23),
      DOD => NLW_cpuregs_reg_r2_0_63_21_23_DOD_UNCONNECTED,
      WCLK => clk,
      WE => p_0_in
    );
cpuregs_reg_r2_0_63_24_26: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \decoded_rs1_reg_n_0_[5]\,
      ADDRA(4) => \decoded_rs1_reg_n_0_[4]\,
      ADDRA(3) => \decoded_rs1_reg_n_0_[3]\,
      ADDRA(2) => \decoded_rs1_reg_n_0_[2]\,
      ADDRA(1) => \decoded_rs1_reg_n_0_[1]\,
      ADDRA(0) => \decoded_rs1_reg_n_0_[0]\,
      ADDRB(5) => \decoded_rs1_reg_n_0_[5]\,
      ADDRB(4) => \decoded_rs1_reg_n_0_[4]\,
      ADDRB(3) => \decoded_rs1_reg_n_0_[3]\,
      ADDRB(2) => \decoded_rs1_reg_n_0_[2]\,
      ADDRB(1) => \decoded_rs1_reg_n_0_[1]\,
      ADDRB(0) => \decoded_rs1_reg_n_0_[0]\,
      ADDRC(5) => \decoded_rs1_reg_n_0_[5]\,
      ADDRC(4) => \decoded_rs1_reg_n_0_[4]\,
      ADDRC(3) => \decoded_rs1_reg_n_0_[3]\,
      ADDRC(2) => \decoded_rs1_reg_n_0_[2]\,
      ADDRC(1) => \decoded_rs1_reg_n_0_[1]\,
      ADDRC(0) => \decoded_rs1_reg_n_0_[0]\,
      ADDRD(5 downto 0) => latched_rd(5 downto 0),
      DIA => cpuregs_reg_r1_0_63_24_26_i_1_n_0,
      DIB => cpuregs_reg_r1_0_63_24_26_i_2_n_0,
      DIC => cpuregs_reg_r1_0_63_24_26_i_3_n_0,
      DID => '0',
      DOA => reg_out1(24),
      DOB => reg_out1(25),
      DOC => reg_out1(26),
      DOD => NLW_cpuregs_reg_r2_0_63_24_26_DOD_UNCONNECTED,
      WCLK => clk,
      WE => p_0_in
    );
cpuregs_reg_r2_0_63_27_29: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \decoded_rs1_reg_n_0_[5]\,
      ADDRA(4) => \decoded_rs1_reg_n_0_[4]\,
      ADDRA(3) => \decoded_rs1_reg_n_0_[3]\,
      ADDRA(2) => \decoded_rs1_reg_n_0_[2]\,
      ADDRA(1) => \decoded_rs1_reg_n_0_[1]\,
      ADDRA(0) => \decoded_rs1_reg_n_0_[0]\,
      ADDRB(5) => \decoded_rs1_reg_n_0_[5]\,
      ADDRB(4) => \decoded_rs1_reg_n_0_[4]\,
      ADDRB(3) => \decoded_rs1_reg_n_0_[3]\,
      ADDRB(2) => \decoded_rs1_reg_n_0_[2]\,
      ADDRB(1) => \decoded_rs1_reg_n_0_[1]\,
      ADDRB(0) => \decoded_rs1_reg_n_0_[0]\,
      ADDRC(5) => \decoded_rs1_reg_n_0_[5]\,
      ADDRC(4) => \decoded_rs1_reg_n_0_[4]\,
      ADDRC(3) => \decoded_rs1_reg_n_0_[3]\,
      ADDRC(2) => \decoded_rs1_reg_n_0_[2]\,
      ADDRC(1) => \decoded_rs1_reg_n_0_[1]\,
      ADDRC(0) => \decoded_rs1_reg_n_0_[0]\,
      ADDRD(5 downto 0) => latched_rd(5 downto 0),
      DIA => cpuregs_reg_r1_0_63_27_29_i_1_n_0,
      DIB => cpuregs_reg_r1_0_63_27_29_i_2_n_0,
      DIC => cpuregs_reg_r1_0_63_27_29_i_3_n_0,
      DID => '0',
      DOA => reg_out1(27),
      DOB => reg_out1(28),
      DOC => reg_out1(29),
      DOD => NLW_cpuregs_reg_r2_0_63_27_29_DOD_UNCONNECTED,
      WCLK => clk,
      WE => p_0_in
    );
cpuregs_reg_r2_0_63_30_31: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \decoded_rs1_reg_n_0_[5]\,
      ADDRA(4) => \decoded_rs1_reg_n_0_[4]\,
      ADDRA(3) => \decoded_rs1_reg_n_0_[3]\,
      ADDRA(2) => \decoded_rs1_reg_n_0_[2]\,
      ADDRA(1) => \decoded_rs1_reg_n_0_[1]\,
      ADDRA(0) => \decoded_rs1_reg_n_0_[0]\,
      ADDRB(5) => \decoded_rs1_reg_n_0_[5]\,
      ADDRB(4) => \decoded_rs1_reg_n_0_[4]\,
      ADDRB(3) => \decoded_rs1_reg_n_0_[3]\,
      ADDRB(2) => \decoded_rs1_reg_n_0_[2]\,
      ADDRB(1) => \decoded_rs1_reg_n_0_[1]\,
      ADDRB(0) => \decoded_rs1_reg_n_0_[0]\,
      ADDRC(5) => \decoded_rs1_reg_n_0_[5]\,
      ADDRC(4) => \decoded_rs1_reg_n_0_[4]\,
      ADDRC(3) => \decoded_rs1_reg_n_0_[3]\,
      ADDRC(2) => \decoded_rs1_reg_n_0_[2]\,
      ADDRC(1) => \decoded_rs1_reg_n_0_[1]\,
      ADDRC(0) => \decoded_rs1_reg_n_0_[0]\,
      ADDRD(5 downto 0) => latched_rd(5 downto 0),
      DIA => cpuregs_reg_r1_0_63_30_31_i_1_n_0,
      DIB => cpuregs_reg_r1_0_63_30_31_i_2_n_0,
      DIC => '0',
      DID => '0',
      DOA => reg_out1(30),
      DOB => reg_out1(31),
      DOC => NLW_cpuregs_reg_r2_0_63_30_31_DOC_UNCONNECTED,
      DOD => NLW_cpuregs_reg_r2_0_63_30_31_DOD_UNCONNECTED,
      WCLK => clk,
      WE => p_0_in
    );
cpuregs_reg_r2_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \decoded_rs1_reg_n_0_[5]\,
      ADDRA(4) => \decoded_rs1_reg_n_0_[4]\,
      ADDRA(3) => \decoded_rs1_reg_n_0_[3]\,
      ADDRA(2) => \decoded_rs1_reg_n_0_[2]\,
      ADDRA(1) => \decoded_rs1_reg_n_0_[1]\,
      ADDRA(0) => \decoded_rs1_reg_n_0_[0]\,
      ADDRB(5) => \decoded_rs1_reg_n_0_[5]\,
      ADDRB(4) => \decoded_rs1_reg_n_0_[4]\,
      ADDRB(3) => \decoded_rs1_reg_n_0_[3]\,
      ADDRB(2) => \decoded_rs1_reg_n_0_[2]\,
      ADDRB(1) => \decoded_rs1_reg_n_0_[1]\,
      ADDRB(0) => \decoded_rs1_reg_n_0_[0]\,
      ADDRC(5) => \decoded_rs1_reg_n_0_[5]\,
      ADDRC(4) => \decoded_rs1_reg_n_0_[4]\,
      ADDRC(3) => \decoded_rs1_reg_n_0_[3]\,
      ADDRC(2) => \decoded_rs1_reg_n_0_[2]\,
      ADDRC(1) => \decoded_rs1_reg_n_0_[1]\,
      ADDRC(0) => \decoded_rs1_reg_n_0_[0]\,
      ADDRD(5 downto 0) => latched_rd(5 downto 0),
      DIA => cpuregs_reg_r1_0_63_3_5_i_1_n_0,
      DIB => cpuregs_reg_r1_0_63_3_5_i_2_n_0,
      DIC => cpuregs_reg_r1_0_63_3_5_i_3_n_0,
      DID => '0',
      DOA => reg_out1(3),
      DOB => reg_out1(4),
      DOC => reg_out1(5),
      DOD => NLW_cpuregs_reg_r2_0_63_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => p_0_in
    );
cpuregs_reg_r2_0_63_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \decoded_rs1_reg_n_0_[5]\,
      ADDRA(4) => \decoded_rs1_reg_n_0_[4]\,
      ADDRA(3) => \decoded_rs1_reg_n_0_[3]\,
      ADDRA(2) => \decoded_rs1_reg_n_0_[2]\,
      ADDRA(1) => \decoded_rs1_reg_n_0_[1]\,
      ADDRA(0) => \decoded_rs1_reg_n_0_[0]\,
      ADDRB(5) => \decoded_rs1_reg_n_0_[5]\,
      ADDRB(4) => \decoded_rs1_reg_n_0_[4]\,
      ADDRB(3) => \decoded_rs1_reg_n_0_[3]\,
      ADDRB(2) => \decoded_rs1_reg_n_0_[2]\,
      ADDRB(1) => \decoded_rs1_reg_n_0_[1]\,
      ADDRB(0) => \decoded_rs1_reg_n_0_[0]\,
      ADDRC(5) => \decoded_rs1_reg_n_0_[5]\,
      ADDRC(4) => \decoded_rs1_reg_n_0_[4]\,
      ADDRC(3) => \decoded_rs1_reg_n_0_[3]\,
      ADDRC(2) => \decoded_rs1_reg_n_0_[2]\,
      ADDRC(1) => \decoded_rs1_reg_n_0_[1]\,
      ADDRC(0) => \decoded_rs1_reg_n_0_[0]\,
      ADDRD(5 downto 0) => latched_rd(5 downto 0),
      DIA => cpuregs_reg_r1_0_63_6_8_i_1_n_0,
      DIB => cpuregs_reg_r1_0_63_6_8_i_2_n_0,
      DIC => cpuregs_reg_r1_0_63_6_8_i_3_n_0,
      DID => '0',
      DOA => reg_out1(6),
      DOB => reg_out1(7),
      DOC => reg_out1(8),
      DOD => NLW_cpuregs_reg_r2_0_63_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => p_0_in
    );
cpuregs_reg_r2_0_63_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \decoded_rs1_reg_n_0_[5]\,
      ADDRA(4) => \decoded_rs1_reg_n_0_[4]\,
      ADDRA(3) => \decoded_rs1_reg_n_0_[3]\,
      ADDRA(2) => \decoded_rs1_reg_n_0_[2]\,
      ADDRA(1) => \decoded_rs1_reg_n_0_[1]\,
      ADDRA(0) => \decoded_rs1_reg_n_0_[0]\,
      ADDRB(5) => \decoded_rs1_reg_n_0_[5]\,
      ADDRB(4) => \decoded_rs1_reg_n_0_[4]\,
      ADDRB(3) => \decoded_rs1_reg_n_0_[3]\,
      ADDRB(2) => \decoded_rs1_reg_n_0_[2]\,
      ADDRB(1) => \decoded_rs1_reg_n_0_[1]\,
      ADDRB(0) => \decoded_rs1_reg_n_0_[0]\,
      ADDRC(5) => \decoded_rs1_reg_n_0_[5]\,
      ADDRC(4) => \decoded_rs1_reg_n_0_[4]\,
      ADDRC(3) => \decoded_rs1_reg_n_0_[3]\,
      ADDRC(2) => \decoded_rs1_reg_n_0_[2]\,
      ADDRC(1) => \decoded_rs1_reg_n_0_[1]\,
      ADDRC(0) => \decoded_rs1_reg_n_0_[0]\,
      ADDRD(5 downto 0) => latched_rd(5 downto 0),
      DIA => cpuregs_reg_r1_0_63_9_11_i_1_n_0,
      DIB => cpuregs_reg_r1_0_63_9_11_i_2_n_0,
      DIC => cpuregs_reg_r1_0_63_9_11_i_3_n_0,
      DID => '0',
      DOA => reg_out1(9),
      DOB => reg_out1(10),
      DOC => reg_out1(11),
      DOD => NLW_cpuregs_reg_r2_0_63_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => p_0_in
    );
\decoded_imm[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F8F8F8F888"
    )
        port map (
      I0 => is_sb_sh_sw,
      I1 => \mem_rdata_q_reg_n_0_[7]\,
      I2 => \mem_rdata_q_reg_n_0_[20]\,
      I3 => is_alu_reg_imm,
      I4 => is_lb_lh_lw_lbu_lhu,
      I5 => \^instr_jalr\,
      O => \decoded_imm[0]_i_1_n_0\
    );
\decoded_imm[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \decoded_imm[10]_i_2_n_0\,
      I1 => \mem_rdata_q_reg_n_0_[30]\,
      I2 => decoded_imm_uj(10),
      I3 => instr_jal,
      O => \decoded_imm[10]_i_1_n_0\
    );
\decoded_imm[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => is_sb_sh_sw,
      I1 => \^is_beq_bne_blt_bge_bltu_bgeu\,
      I2 => \^instr_jalr\,
      I3 => is_lb_lh_lw_lbu_lhu,
      I4 => is_alu_reg_imm,
      O => \decoded_imm[10]_i_2_n_0\
    );
\decoded_imm[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \decoded_imm[11]_i_2_n_0\,
      I1 => \mem_rdata_q_reg_n_0_[7]\,
      I2 => \^is_beq_bne_blt_bge_bltu_bgeu\,
      I3 => decoded_imm_uj(11),
      I4 => instr_jal,
      O => \decoded_imm[11]_i_1_n_0\
    );
\decoded_imm[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCC8"
    )
        port map (
      I0 => is_sb_sh_sw,
      I1 => \mem_rdata_q_reg_n_0_[31]\,
      I2 => is_alu_reg_imm,
      I3 => is_lb_lh_lw_lbu_lhu,
      I4 => \^instr_jalr\,
      O => \decoded_imm[11]_i_2_n_0\
    );
\decoded_imm[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAAFEAAFEAA"
    )
        port map (
      I0 => \decoded_imm[31]_i_2_n_0\,
      I1 => instr_lui,
      I2 => instr_auipc,
      I3 => \mem_rdata_q_reg_n_0_[12]\,
      I4 => instr_jal,
      I5 => decoded_imm_uj(12),
      O => \decoded_imm[12]_i_1_n_0\
    );
\decoded_imm[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAAFEAAFEAA"
    )
        port map (
      I0 => \decoded_imm[31]_i_2_n_0\,
      I1 => instr_lui,
      I2 => instr_auipc,
      I3 => \mem_rdata_q_reg_n_0_[13]\,
      I4 => instr_jal,
      I5 => decoded_imm_uj(13),
      O => \decoded_imm[13]_i_1_n_0\
    );
\decoded_imm[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAAFEAAFEAA"
    )
        port map (
      I0 => \decoded_imm[31]_i_2_n_0\,
      I1 => instr_lui,
      I2 => instr_auipc,
      I3 => \mem_rdata_q_reg_n_0_[14]\,
      I4 => instr_jal,
      I5 => decoded_imm_uj(14),
      O => \decoded_imm[14]_i_1_n_0\
    );
\decoded_imm[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEEAEEEAEEEA"
    )
        port map (
      I0 => \decoded_imm[31]_i_2_n_0\,
      I1 => \mem_rdata_q_reg_n_0_[15]\,
      I2 => instr_lui,
      I3 => instr_auipc,
      I4 => instr_jal,
      I5 => decoded_imm_uj(15),
      O => \decoded_imm[15]_i_1_n_0\
    );
\decoded_imm[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAAFEAAFEAA"
    )
        port map (
      I0 => \decoded_imm[31]_i_2_n_0\,
      I1 => instr_lui,
      I2 => instr_auipc,
      I3 => \mem_rdata_q_reg_n_0_[16]\,
      I4 => instr_jal,
      I5 => decoded_imm_uj(16),
      O => \decoded_imm[16]_i_1_n_0\
    );
\decoded_imm[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAAFEAAFEAA"
    )
        port map (
      I0 => \decoded_imm[31]_i_2_n_0\,
      I1 => instr_lui,
      I2 => instr_auipc,
      I3 => \mem_rdata_q_reg_n_0_[17]\,
      I4 => instr_jal,
      I5 => decoded_imm_uj(17),
      O => \decoded_imm[17]_i_1_n_0\
    );
\decoded_imm[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEEAEEEAEEEA"
    )
        port map (
      I0 => \decoded_imm[31]_i_2_n_0\,
      I1 => \mem_rdata_q_reg_n_0_[18]\,
      I2 => instr_lui,
      I3 => instr_auipc,
      I4 => instr_jal,
      I5 => decoded_imm_uj(18),
      O => \decoded_imm[18]_i_1_n_0\
    );
\decoded_imm[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEEAEEEAEEEA"
    )
        port map (
      I0 => \decoded_imm[31]_i_2_n_0\,
      I1 => \mem_rdata_q_reg_n_0_[19]\,
      I2 => instr_lui,
      I3 => instr_auipc,
      I4 => instr_jal,
      I5 => decoded_imm_uj(19),
      O => \decoded_imm[19]_i_1_n_0\
    );
\decoded_imm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \decoded_imm[4]_i_2_n_0\,
      I1 => \mem_rdata_q_reg_n_0_[21]\,
      I2 => decoded_imm_uj(1),
      I3 => instr_jal,
      I4 => \mem_rdata_q_reg_n_0_[8]\,
      I5 => \decoded_imm[4]_i_3_n_0\,
      O => \decoded_imm[1]_i_1_n_0\
    );
\decoded_imm[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[20]\,
      I1 => instr_lui,
      I2 => instr_auipc,
      O => \decoded_imm[20]_i_1_n_0\
    );
\decoded_imm[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[21]\,
      I1 => instr_lui,
      I2 => instr_auipc,
      O => \decoded_imm[21]_i_1_n_0\
    );
\decoded_imm[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[22]\,
      I1 => instr_lui,
      I2 => instr_auipc,
      O => \decoded_imm[22]_i_1_n_0\
    );
\decoded_imm[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[23]\,
      I1 => instr_lui,
      I2 => instr_auipc,
      O => \decoded_imm[23]_i_1_n_0\
    );
\decoded_imm[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[24]\,
      I1 => instr_lui,
      I2 => instr_auipc,
      O => \decoded_imm[24]_i_1_n_0\
    );
\decoded_imm[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => instr_lui,
      I1 => instr_auipc,
      I2 => \mem_rdata_q_reg_n_0_[25]\,
      O => \decoded_imm[25]_i_1_n_0\
    );
\decoded_imm[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => instr_lui,
      I1 => instr_auipc,
      I2 => \mem_rdata_q_reg_n_0_[26]\,
      O => \decoded_imm[26]_i_1_n_0\
    );
\decoded_imm[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => instr_lui,
      I1 => instr_auipc,
      I2 => \mem_rdata_q_reg_n_0_[27]\,
      O => \decoded_imm[27]_i_1_n_0\
    );
\decoded_imm[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => instr_lui,
      I1 => instr_auipc,
      I2 => \mem_rdata_q_reg_n_0_[28]\,
      O => \decoded_imm[28]_i_1_n_0\
    );
\decoded_imm[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => instr_lui,
      I1 => instr_auipc,
      I2 => \mem_rdata_q_reg_n_0_[29]\,
      O => \decoded_imm[29]_i_1_n_0\
    );
\decoded_imm[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \decoded_imm[4]_i_2_n_0\,
      I1 => \mem_rdata_q_reg_n_0_[22]\,
      I2 => decoded_imm_uj(2),
      I3 => instr_jal,
      I4 => \mem_rdata_q_reg_n_0_[9]\,
      I5 => \decoded_imm[4]_i_3_n_0\,
      O => \decoded_imm[2]_i_1_n_0\
    );
\decoded_imm[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F800"
    )
        port map (
      I0 => decoded_imm_uj(20),
      I1 => instr_jal,
      I2 => \decoded_imm[31]_i_2_n_0\,
      I3 => decoder_trigger_reg_n_0,
      I4 => decoder_pseudo_trigger_reg_n_0,
      O => \decoded_imm[30]_i_1_n_0\
    );
\decoded_imm[30]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => instr_lui,
      I1 => instr_auipc,
      I2 => \mem_rdata_q_reg_n_0_[30]\,
      O => \decoded_imm[30]_i_2_n_0\
    );
\decoded_imm[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF88888"
    )
        port map (
      I0 => decoded_imm_uj(20),
      I1 => instr_jal,
      I2 => instr_lui,
      I3 => instr_auipc,
      I4 => \mem_rdata_q_reg_n_0_[31]\,
      I5 => \decoded_imm[31]_i_2_n_0\,
      O => \decoded_imm[31]_i_1_n_0\
    );
\decoded_imm[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => is_alu_reg_imm,
      I1 => is_lb_lh_lw_lbu_lhu,
      I2 => \^instr_jalr\,
      I3 => \^is_beq_bne_blt_bge_bltu_bgeu\,
      I4 => is_sb_sh_sw,
      I5 => \mem_rdata_q_reg_n_0_[31]\,
      O => \decoded_imm[31]_i_2_n_0\
    );
\decoded_imm[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \decoded_imm[4]_i_2_n_0\,
      I1 => \mem_rdata_q_reg_n_0_[23]\,
      I2 => decoded_imm_uj(3),
      I3 => instr_jal,
      I4 => \mem_rdata_q_reg_n_0_[10]\,
      I5 => \decoded_imm[4]_i_3_n_0\,
      O => \decoded_imm[3]_i_1_n_0\
    );
\decoded_imm[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \decoded_imm[4]_i_2_n_0\,
      I1 => \mem_rdata_q_reg_n_0_[24]\,
      I2 => decoded_imm_uj(4),
      I3 => instr_jal,
      I4 => \mem_rdata_q_reg_n_0_[11]\,
      I5 => \decoded_imm[4]_i_3_n_0\,
      O => \decoded_imm[4]_i_1_n_0\
    );
\decoded_imm[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => is_alu_reg_imm,
      I1 => is_lb_lh_lw_lbu_lhu,
      I2 => \^instr_jalr\,
      O => \decoded_imm[4]_i_2_n_0\
    );
\decoded_imm[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^is_beq_bne_blt_bge_bltu_bgeu\,
      I1 => is_sb_sh_sw,
      O => \decoded_imm[4]_i_3_n_0\
    );
\decoded_imm[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \decoded_imm[10]_i_2_n_0\,
      I1 => \mem_rdata_q_reg_n_0_[25]\,
      I2 => decoded_imm_uj(5),
      I3 => instr_jal,
      O => \decoded_imm[5]_i_1_n_0\
    );
\decoded_imm[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \decoded_imm[10]_i_2_n_0\,
      I1 => \mem_rdata_q_reg_n_0_[26]\,
      I2 => decoded_imm_uj(6),
      I3 => instr_jal,
      O => \decoded_imm[6]_i_1_n_0\
    );
\decoded_imm[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \decoded_imm[10]_i_2_n_0\,
      I1 => \mem_rdata_q_reg_n_0_[27]\,
      I2 => decoded_imm_uj(7),
      I3 => instr_jal,
      O => \decoded_imm[7]_i_1_n_0\
    );
\decoded_imm[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \decoded_imm[10]_i_2_n_0\,
      I1 => \mem_rdata_q_reg_n_0_[28]\,
      I2 => decoded_imm_uj(8),
      I3 => instr_jal,
      O => \decoded_imm[8]_i_1_n_0\
    );
\decoded_imm[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \decoded_imm[10]_i_2_n_0\,
      I1 => \mem_rdata_q_reg_n_0_[29]\,
      I2 => decoded_imm_uj(9),
      I3 => instr_jal,
      O => \decoded_imm[9]_i_1_n_0\
    );
\decoded_imm_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => \decoded_imm[0]_i_1_n_0\,
      Q => decoded_imm(0),
      R => '0'
    );
\decoded_imm_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => \decoded_imm[10]_i_1_n_0\,
      Q => decoded_imm(10),
      R => '0'
    );
\decoded_imm_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => \decoded_imm[11]_i_1_n_0\,
      Q => decoded_imm(11),
      R => '0'
    );
\decoded_imm_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => \decoded_imm[12]_i_1_n_0\,
      Q => decoded_imm(12),
      R => '0'
    );
\decoded_imm_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => \decoded_imm[13]_i_1_n_0\,
      Q => decoded_imm(13),
      R => '0'
    );
\decoded_imm_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => \decoded_imm[14]_i_1_n_0\,
      Q => decoded_imm(14),
      R => '0'
    );
\decoded_imm_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => \decoded_imm[15]_i_1_n_0\,
      Q => decoded_imm(15),
      R => '0'
    );
\decoded_imm_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => \decoded_imm[16]_i_1_n_0\,
      Q => decoded_imm(16),
      R => '0'
    );
\decoded_imm_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => \decoded_imm[17]_i_1_n_0\,
      Q => decoded_imm(17),
      R => '0'
    );
\decoded_imm_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => \decoded_imm[18]_i_1_n_0\,
      Q => decoded_imm(18),
      R => '0'
    );
\decoded_imm_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => \decoded_imm[19]_i_1_n_0\,
      Q => decoded_imm(19),
      R => '0'
    );
\decoded_imm_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => \decoded_imm[1]_i_1_n_0\,
      Q => decoded_imm(1),
      R => '0'
    );
\decoded_imm_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => \decoded_imm[20]_i_1_n_0\,
      Q => decoded_imm(20),
      S => \decoded_imm[30]_i_1_n_0\
    );
\decoded_imm_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => \decoded_imm[21]_i_1_n_0\,
      Q => decoded_imm(21),
      S => \decoded_imm[30]_i_1_n_0\
    );
\decoded_imm_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => \decoded_imm[22]_i_1_n_0\,
      Q => decoded_imm(22),
      S => \decoded_imm[30]_i_1_n_0\
    );
\decoded_imm_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => \decoded_imm[23]_i_1_n_0\,
      Q => decoded_imm(23),
      S => \decoded_imm[30]_i_1_n_0\
    );
\decoded_imm_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => \decoded_imm[24]_i_1_n_0\,
      Q => decoded_imm(24),
      S => \decoded_imm[30]_i_1_n_0\
    );
\decoded_imm_reg[25]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => \decoded_imm[25]_i_1_n_0\,
      Q => decoded_imm(25),
      S => \decoded_imm[30]_i_1_n_0\
    );
\decoded_imm_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => \decoded_imm[26]_i_1_n_0\,
      Q => decoded_imm(26),
      S => \decoded_imm[30]_i_1_n_0\
    );
\decoded_imm_reg[27]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => \decoded_imm[27]_i_1_n_0\,
      Q => decoded_imm(27),
      S => \decoded_imm[30]_i_1_n_0\
    );
\decoded_imm_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => \decoded_imm[28]_i_1_n_0\,
      Q => decoded_imm(28),
      S => \decoded_imm[30]_i_1_n_0\
    );
\decoded_imm_reg[29]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => \decoded_imm[29]_i_1_n_0\,
      Q => decoded_imm(29),
      S => \decoded_imm[30]_i_1_n_0\
    );
\decoded_imm_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => \decoded_imm[2]_i_1_n_0\,
      Q => decoded_imm(2),
      R => '0'
    );
\decoded_imm_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => \decoded_imm[30]_i_2_n_0\,
      Q => decoded_imm(30),
      S => \decoded_imm[30]_i_1_n_0\
    );
\decoded_imm_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => \decoded_imm[31]_i_1_n_0\,
      Q => decoded_imm(31),
      R => '0'
    );
\decoded_imm_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => \decoded_imm[3]_i_1_n_0\,
      Q => decoded_imm(3),
      R => '0'
    );
\decoded_imm_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => \decoded_imm[4]_i_1_n_0\,
      Q => decoded_imm(4),
      R => '0'
    );
\decoded_imm_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => \decoded_imm[5]_i_1_n_0\,
      Q => decoded_imm(5),
      R => '0'
    );
\decoded_imm_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => \decoded_imm[6]_i_1_n_0\,
      Q => decoded_imm(6),
      R => '0'
    );
\decoded_imm_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => \decoded_imm[7]_i_1_n_0\,
      Q => decoded_imm(7),
      R => '0'
    );
\decoded_imm_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => \decoded_imm[8]_i_1_n_0\,
      Q => decoded_imm(8),
      R => '0'
    );
\decoded_imm_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => \decoded_imm[9]_i_1_n_0\,
      Q => decoded_imm(9),
      R => '0'
    );
\decoded_imm_uj[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_rdata_q[8]_i_2_n_0\,
      I1 => compressed_instr_i_1_n_0,
      I2 => instr_retirq_i_4_n_0,
      O => \decoded_imm_uj[10]_i_1_n_0\
    );
\decoded_imm_uj[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_rdata_q[20]_i_3_n_0\,
      I1 => compressed_instr_i_1_n_0,
      O => \decoded_imm_uj[11]_i_1_n_0\
    );
\decoded_imm_uj[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \decoded_imm_uj[12]_i_2_n_0\,
      I1 => \mem_rdata_q[11]_i_5_n_0\,
      I2 => mem_axi_rdata(12),
      I3 => \mem_rdata_q[11]_i_6_n_0\,
      I4 => mem_axi_rdata(28),
      O => p_3_in(2)
    );
\decoded_imm_uj[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_7_n_0\,
      I1 => \mem_rdata_q_reg_n_0_[12]\,
      I2 => \mem_rdata_q[11]_i_8_n_0\,
      I3 => \mem_rdata_q_reg_n_0_[28]\,
      I4 => \mem_16bit_buffer_reg_n_0_[12]\,
      I5 => \mem_rdata_q[11]_i_9_n_0\,
      O => \decoded_imm_uj[12]_i_2_n_0\
    );
\decoded_imm_uj[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_5_in(0),
      I1 => compressed_instr_i_1_n_0,
      O => \decoded_imm_uj[13]_i_1_n_0\
    );
\decoded_imm_uj[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^mem_axi_rdata[15]\(0),
      I1 => compressed_instr_i_1_n_0,
      O => \decoded_imm_uj[14]_i_1_n_0\
    );
\decoded_imm_uj[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^mem_axi_rdata[15]\(1),
      I1 => compressed_instr_i_1_n_0,
      O => \decoded_imm_uj[15]_i_1_n_0\
    );
\decoded_imm_uj[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_rdata_q[16]_i_2_n_0\,
      I1 => compressed_instr_i_1_n_0,
      O => \decoded_imm_uj[16]_i_1_n_0\
    );
\decoded_imm_uj[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_rdata_q[17]_i_2_n_0\,
      I1 => compressed_instr_i_1_n_0,
      O => \decoded_imm_uj[17]_i_1_n_0\
    );
\decoded_imm_uj[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_rdata_q[18]_i_2_n_0\,
      I1 => compressed_instr_i_1_n_0,
      O => \decoded_imm_uj[18]_i_1_n_0\
    );
\decoded_imm_uj[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_rdata_q[19]_i_6_n_0\,
      I1 => compressed_instr_i_1_n_0,
      O => \decoded_imm_uj[19]_i_1_n_0\
    );
\decoded_imm_uj[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_13_in(0),
      I1 => compressed_instr_i_1_n_0,
      I2 => \mem_rdata_q[21]_i_5_n_0\,
      O => \decoded_imm_uj[1]_i_1_n_0\
    );
\decoded_imm_uj[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => compressed_instr_i_1_n_0,
      I1 => p_3_in(2),
      I2 => \decoded_imm_uj[20]_i_3_n_0\,
      O => \decoded_imm_uj[20]_i_1_n_0\
    );
\decoded_imm_uj[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_12_n_0\,
      I1 => compressed_instr_i_1_n_0,
      O => \decoded_imm_uj[20]_i_2_n_0\
    );
\decoded_imm_uj[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^mem_done\,
      I1 => mem_do_rinst_reg_n_0,
      O => \decoded_imm_uj[20]_i_3_n_0\
    );
\decoded_imm_uj[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_13_in(1),
      I1 => compressed_instr_i_1_n_0,
      I2 => \mem_rdata_q[22]_i_4_n_0\,
      O => \decoded_imm_uj[2]_i_1_n_0\
    );
\decoded_imm_uj[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_in,
      I1 => compressed_instr_i_1_n_0,
      I2 => \mem_rdata_q[23]_i_4_n_0\,
      O => \decoded_imm_uj[3]_i_1_n_0\
    );
\decoded_imm_uj[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_3_in(1),
      I1 => compressed_instr_i_1_n_0,
      I2 => \decoded_imm_uj[4]_i_2_n_0\,
      O => \decoded_imm_uj[4]_i_1_n_0\
    );
\decoded_imm_uj[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_5_n_0\,
      I1 => mem_axi_rdata(24),
      I2 => instr_retirq_i_6_n_0,
      I3 => mem_axi_rdata(8),
      I4 => \decoded_imm_uj[4]_i_3_n_0\,
      O => \decoded_imm_uj[4]_i_2_n_0\
    );
\decoded_imm_uj[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF404040"
    )
        port map (
      I0 => \mem_rdata_q[6]_i_5_n_0\,
      I1 => mem_la_secondword,
      I2 => \mem_rdata_q_reg_n_0_[8]\,
      I3 => \mem_rdata_q_reg_n_0_[24]\,
      I4 => \mem_rdata_q[11]_i_7_n_0\,
      O => \decoded_imm_uj[4]_i_3_n_0\
    );
\decoded_imm_uj[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_11_in,
      I1 => compressed_instr_i_1_n_0,
      I2 => instr_waitirq_i_2_n_0,
      O => \decoded_imm_uj[5]_i_1_n_0\
    );
\decoded_imm_uj[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_rdata_q[7]_i_2_n_0\,
      I1 => compressed_instr_i_1_n_0,
      I2 => instr_retirq_i_5_n_0,
      O => \decoded_imm_uj[6]_i_1_n_0\
    );
\decoded_imm_uj[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_10_in,
      I1 => compressed_instr_i_1_n_0,
      I2 => instr_waitirq_i_3_n_0,
      O => \decoded_imm_uj[7]_i_1_n_0\
    );
\decoded_imm_uj[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_rdata_q[9]_i_3_n_0\,
      I1 => compressed_instr_i_1_n_0,
      I2 => \mem_rdata_q[28]_i_5_n_0\,
      O => \decoded_imm_uj[8]_i_1_n_0\
    );
\decoded_imm_uj[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_3_in(0),
      I1 => compressed_instr_i_1_n_0,
      I2 => \mem_rdata_q[29]_i_5_n_0\,
      O => \decoded_imm_uj[9]_i_1_n_0\
    );
\decoded_imm_uj_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => \decoded_imm_uj[10]_i_1_n_0\,
      Q => decoded_imm_uj(10),
      R => '0'
    );
\decoded_imm_uj_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => \decoded_imm_uj[11]_i_1_n_0\,
      Q => decoded_imm_uj(11),
      S => \decoded_imm_uj[20]_i_1_n_0\
    );
\decoded_imm_uj_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => p_3_in(2),
      Q => decoded_imm_uj(12),
      R => '0'
    );
\decoded_imm_uj_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => \decoded_imm_uj[13]_i_1_n_0\,
      Q => decoded_imm_uj(13),
      S => \decoded_imm_uj[20]_i_1_n_0\
    );
\decoded_imm_uj_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => \decoded_imm_uj[14]_i_1_n_0\,
      Q => decoded_imm_uj(14),
      S => \decoded_imm_uj[20]_i_1_n_0\
    );
\decoded_imm_uj_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => \decoded_imm_uj[15]_i_1_n_0\,
      Q => decoded_imm_uj(15),
      S => \decoded_imm_uj[20]_i_1_n_0\
    );
\decoded_imm_uj_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => \decoded_imm_uj[16]_i_1_n_0\,
      Q => decoded_imm_uj(16),
      S => \decoded_imm_uj[20]_i_1_n_0\
    );
\decoded_imm_uj_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => \decoded_imm_uj[17]_i_1_n_0\,
      Q => decoded_imm_uj(17),
      S => \decoded_imm_uj[20]_i_1_n_0\
    );
\decoded_imm_uj_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => \decoded_imm_uj[18]_i_1_n_0\,
      Q => decoded_imm_uj(18),
      S => \decoded_imm_uj[20]_i_1_n_0\
    );
\decoded_imm_uj_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => \decoded_imm_uj[19]_i_1_n_0\,
      Q => decoded_imm_uj(19),
      S => \decoded_imm_uj[20]_i_1_n_0\
    );
\decoded_imm_uj_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => \decoded_imm_uj[1]_i_1_n_0\,
      Q => decoded_imm_uj(1),
      R => '0'
    );
\decoded_imm_uj_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => \decoded_imm_uj[20]_i_2_n_0\,
      Q => decoded_imm_uj(20),
      S => \decoded_imm_uj[20]_i_1_n_0\
    );
\decoded_imm_uj_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => \decoded_imm_uj[2]_i_1_n_0\,
      Q => decoded_imm_uj(2),
      R => '0'
    );
\decoded_imm_uj_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => \decoded_imm_uj[3]_i_1_n_0\,
      Q => decoded_imm_uj(3),
      R => '0'
    );
\decoded_imm_uj_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => \decoded_imm_uj[4]_i_1_n_0\,
      Q => decoded_imm_uj(4),
      R => '0'
    );
\decoded_imm_uj_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => \decoded_imm_uj[5]_i_1_n_0\,
      Q => decoded_imm_uj(5),
      R => '0'
    );
\decoded_imm_uj_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => \decoded_imm_uj[6]_i_1_n_0\,
      Q => decoded_imm_uj(6),
      R => '0'
    );
\decoded_imm_uj_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => \decoded_imm_uj[7]_i_1_n_0\,
      Q => decoded_imm_uj(7),
      R => '0'
    );
\decoded_imm_uj_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => \decoded_imm_uj[8]_i_1_n_0\,
      Q => decoded_imm_uj(8),
      R => '0'
    );
\decoded_imm_uj_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => \decoded_imm_uj[9]_i_1_n_0\,
      Q => decoded_imm_uj(9),
      R => '0'
    );
\decoded_rd[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
        port map (
      I0 => \decoded_rd[0]_i_2_n_0\,
      I1 => \mem_rdata_q[7]_i_2_n_0\,
      I2 => \decoded_rd[0]_i_3_n_0\,
      I3 => \decoded_rd[0]_i_4_n_0\,
      I4 => \decoded_rd[0]_i_5_n_0\,
      I5 => \decoded_rd[0]_i_6_n_0\,
      O => \decoded_rd[0]_i_1_n_0\
    );
\decoded_rd[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \mem_rdata_q[7]_i_2_n_0\,
      I1 => \mem_rdata_q[0]_i_1_n_0\,
      I2 => \mem_rdata_q[1]_i_1_n_0\,
      O => \decoded_rd[0]_i_10_n_0\
    );
\decoded_rd[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^mem_axi_rdata[15]\(1),
      I1 => p_11_in,
      I2 => \decoded_rd[2]_i_2_n_0\,
      O => \decoded_rd[0]_i_2_n_0\
    );
\decoded_rd[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B00FFFF"
    )
        port map (
      I0 => mem_rdata_q3,
      I1 => \^mem_axi_rdata[15]\(0),
      I2 => p_3_in(2),
      I3 => \decoded_rd[4]_i_6_n_0\,
      I4 => compressed_instr_i_1_n_0,
      O => \decoded_rd[0]_i_3_n_0\
    );
\decoded_rd[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40000000"
    )
        port map (
      I0 => instr_jalr_i_3_n_0,
      I1 => p_3_in(2),
      I2 => mem_rdata_q3,
      I3 => \decoded_rd[0]_i_7_n_0\,
      I4 => \decoded_rd[0]_i_8_n_0\,
      I5 => \decoded_rd[0]_i_9_n_0\,
      O => \decoded_rd[0]_i_4_n_0\
    );
\decoded_rd[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002A002A222A002A"
    )
        port map (
      I0 => \decoded_rd[0]_i_10_n_0\,
      I1 => p_5_in(0),
      I2 => mem_rdata_q1,
      I3 => \^mem_axi_rdata[15]\(1),
      I4 => \decoded_rd[3]_i_3_n_0\,
      I5 => \^mem_axi_rdata[15]\(0),
      O => \decoded_rd[0]_i_5_n_0\
    );
\decoded_rd[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \mem_rdata_q[7]_i_2_n_0\,
      I1 => \decoded_rd[4]_i_4_n_0\,
      I2 => is_alu_reg_reg_i_5_n_0,
      O => \decoded_rd[0]_i_6_n_0\
    );
\decoded_rd[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \mem_rdata_q[1]_i_1_n_0\,
      I1 => \^mem_axi_rdata[15]\(1),
      I2 => \^mem_axi_rdata[15]\(0),
      O => \decoded_rd[0]_i_7_n_0\
    );
\decoded_rd[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => compressed_instr_i_1_n_0,
      I1 => \mem_rdata_q[0]_i_1_n_0\,
      I2 => p_5_in(0),
      O => \decoded_rd[0]_i_8_n_0\
    );
\decoded_rd[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \^mem_axi_rdata[15]\(1),
      I1 => \mem_rdata_q[0]_i_1_n_0\,
      I2 => \mem_rdata_q[1]_i_1_n_0\,
      I3 => \^mem_axi_rdata[15]\(0),
      I4 => p_5_in(0),
      O => \decoded_rd[0]_i_9_n_0\
    );
\decoded_rd[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8888F8888888"
    )
        port map (
      I0 => \decoded_rd[1]_i_2_n_0\,
      I1 => \decoded_rd[2]_i_2_n_0\,
      I2 => \decoded_rd[3]_i_2_n_0\,
      I3 => \decoded_rd[3]_i_3_n_0\,
      I4 => \mem_rdata_q[8]_i_2_n_0\,
      I5 => \decoded_rd[4]_i_2_n_0\,
      O => \decoded_rd[1]_i_1_n_0\
    );
\decoded_rd[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_13_in(0),
      I1 => \^mem_axi_rdata[15]\(1),
      O => \decoded_rd[1]_i_2_n_0\
    );
\decoded_rd[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF40FF40FF40"
    )
        port map (
      I0 => \^mem_axi_rdata[15]\(1),
      I1 => p_13_in(1),
      I2 => \decoded_rd[2]_i_2_n_0\,
      I3 => \decoded_rd[2]_i_3_n_0\,
      I4 => \mem_rdata_q[9]_i_3_n_0\,
      I5 => \decoded_rd[4]_i_2_n_0\,
      O => \decoded_rd[2]_i_1_n_0\
    );
\decoded_rd[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => p_5_in(0),
      I1 => \mem_rdata_q[0]_i_1_n_0\,
      I2 => \mem_rdata_q[1]_i_1_n_0\,
      O => \decoded_rd[2]_i_2_n_0\
    );
\decoded_rd[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \mem_rdata_q[9]_i_3_n_0\,
      I1 => \^mem_axi_rdata[15]\(0),
      I2 => p_5_in(0),
      I3 => \mem_rdata_q[0]_i_1_n_0\,
      I4 => \mem_rdata_q[1]_i_1_n_0\,
      I5 => \decoded_rd[3]_i_3_n_0\,
      O => \decoded_rd[2]_i_3_n_0\
    );
\decoded_rd[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \mem_rdata_q[24]_i_4_n_0\,
      I1 => compressed_instr_i_1_n_0,
      I2 => \decoded_rd[3]_i_2_n_0\,
      I3 => \decoded_rd[3]_i_3_n_0\,
      I4 => p_3_in(0),
      I5 => \decoded_rd[4]_i_2_n_0\,
      O => \decoded_rd[3]_i_1_n_0\
    );
\decoded_rd[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \decoded_rd[3]_i_4_n_0\,
      I1 => \^mem_axi_rdata[15]\(1),
      O => \decoded_rd[3]_i_2_n_0\
    );
\decoded_rd[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5D"
    )
        port map (
      I0 => p_3_in(2),
      I1 => p_3_in(1),
      I2 => p_3_in(0),
      O => \decoded_rd[3]_i_3_n_0\
    );
\decoded_rd[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \mem_rdata_q[1]_i_1_n_0\,
      I1 => \mem_rdata_q[0]_i_1_n_0\,
      I2 => \^mem_axi_rdata[15]\(0),
      I3 => p_5_in(0),
      O => \decoded_rd[3]_i_4_n_0\
    );
\decoded_rd[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \decoded_rd[4]_i_2_n_0\,
      I1 => p_3_in(1),
      O => \decoded_rd[4]_i_1_n_0\
    );
\decoded_rd[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF888FFFF"
    )
        port map (
      I0 => \decoded_rd[4]_i_3_n_0\,
      I1 => \decoded_rd[4]_i_4_n_0\,
      I2 => \decoded_rd[4]_i_5_n_0\,
      I3 => \decoded_rd[4]_i_6_n_0\,
      I4 => compressed_instr_i_1_n_0,
      I5 => \decoded_rd[4]_i_7_n_0\,
      O => \decoded_rd[4]_i_2_n_0\
    );
\decoded_rd[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_26_n_0\,
      I1 => is_alu_reg_imm_i_8_n_0,
      O => \decoded_rd[4]_i_3_n_0\
    );
\decoded_rd[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \^mem_axi_rdata[15]\(0),
      I1 => \^mem_axi_rdata[15]\(1),
      I2 => \mem_rdata_q[1]_i_1_n_0\,
      I3 => \mem_rdata_q[0]_i_1_n_0\,
      I4 => p_5_in(0),
      O => \decoded_rd[4]_i_4_n_0\
    );
\decoded_rd[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE00FEFF"
    )
        port map (
      I0 => p_3_in(1),
      I1 => \mem_rdata_q[21]_i_6_n_0\,
      I2 => \mem_rdata_q[8]_i_2_n_0\,
      I3 => \^mem_axi_rdata[15]\(0),
      I4 => p_3_in(2),
      O => \decoded_rd[4]_i_5_n_0\
    );
\decoded_rd[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^mem_axi_rdata[15]\(1),
      I1 => \mem_rdata_q[1]_i_1_n_0\,
      I2 => \mem_rdata_q[0]_i_1_n_0\,
      I3 => p_5_in(0),
      O => \decoded_rd[4]_i_6_n_0\
    );
\decoded_rd[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A2A222"
    )
        port map (
      I0 => \decoded_rd[4]_i_8_n_0\,
      I1 => p_5_in(0),
      I2 => \^mem_axi_rdata[15]\(0),
      I3 => p_3_in(2),
      I4 => \mem_rdata_q[31]_i_26_n_0\,
      I5 => is_alu_reg_imm_i_8_n_0,
      O => \decoded_rd[4]_i_7_n_0\
    );
\decoded_rd[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001110"
    )
        port map (
      I0 => is_lb_lh_lw_lbu_lhu_i_5_n_0,
      I1 => \mem_rdata_q[19]_i_8_n_0\,
      I2 => \mem_rdata_q[0]_i_2_n_0\,
      I3 => compressed_instr_i_2_n_0,
      I4 => \mem_rdata_q[1]_i_2_n_0\,
      I5 => compressed_instr_i_3_n_0,
      O => \decoded_rd[4]_i_8_n_0\
    );
\decoded_rd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => \decoded_rd[0]_i_1_n_0\,
      Q => \decoded_rd_reg_n_0_[0]\,
      R => '0'
    );
\decoded_rd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => \decoded_rd[1]_i_1_n_0\,
      Q => \decoded_rd_reg_n_0_[1]\,
      R => '0'
    );
\decoded_rd_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => \decoded_rd[2]_i_1_n_0\,
      Q => \decoded_rd_reg_n_0_[2]\,
      R => '0'
    );
\decoded_rd_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => \decoded_rd[3]_i_1_n_0\,
      Q => \decoded_rd_reg_n_0_[3]\,
      R => '0'
    );
\decoded_rd_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => \decoded_rd[4]_i_1_n_0\,
      Q => \decoded_rd_reg_n_0_[4]\,
      R => '0'
    );
\decoded_rs1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \decoded_rs1[0]_i_3_n_0\,
      I1 => instr_retirq_i_2_n_0,
      I2 => compressed_instr_i_1_n_0,
      I3 => \decoded_imm_uj[20]_i_3_n_0\,
      O => \decoded_rs1[0]_i_1_n_0\
    );
\decoded_rs1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF00FF80FF00"
    )
        port map (
      I0 => \decoded_rs1[0]_i_4_n_0\,
      I1 => \decoded_rs1[0]_i_5_n_0\,
      I2 => \decoded_rs1[0]_i_6_n_0\,
      I3 => \decoded_rs1[0]_i_7_n_0\,
      I4 => \mem_rdata_q[7]_i_2_n_0\,
      I5 => \decoded_rs1[0]_i_8_n_0\,
      O => \decoded_rs1[0]_i_2_n_0\
    );
\decoded_rs1[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => instr_retirq_i_5_n_0,
      I1 => instr_retirq_i_4_n_0,
      I2 => instr_retirq_i_3_n_0,
      I3 => p_13_in(0),
      O => \decoded_rs1[0]_i_3_n_0\
    );
\decoded_rs1[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^mem_axi_rdata[15]\(0),
      I1 => p_5_in(0),
      I2 => \mem_rdata_q[0]_i_1_n_0\,
      O => \decoded_rs1[0]_i_4_n_0\
    );
\decoded_rs1[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEE0"
    )
        port map (
      I0 => is_lb_lh_lw_lbu_lhu_i_5_n_0,
      I1 => \mem_rdata_q[19]_i_8_n_0\,
      I2 => compressed_instr_i_3_n_0,
      I3 => \mem_rdata_q[1]_i_2_n_0\,
      O => \decoded_rs1[0]_i_5_n_0\
    );
\decoded_rs1[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D8"
    )
        port map (
      I0 => instr_jalr_i_3_n_0,
      I1 => p_3_in(2),
      I2 => mem_rdata_q3,
      O => \decoded_rs1[0]_i_6_n_0\
    );
\decoded_rs1[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00000000100000"
    )
        port map (
      I0 => \mem_rdata_q[13]_i_6_n_0\,
      I1 => p_3_in(2),
      I2 => \mem_rdata_q[7]_i_2_n_0\,
      I3 => \mem_rdata_q[0]_i_1_n_0\,
      I4 => \mem_rdata_q[1]_i_1_n_0\,
      I5 => \^mem_axi_rdata[15]\(1),
      O => \decoded_rs1[0]_i_7_n_0\
    );
\decoded_rs1[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3033002000030030"
    )
        port map (
      I0 => \decoded_rd[3]_i_3_n_0\,
      I1 => \mem_rdata_q[1]_i_1_n_0\,
      I2 => \mem_rdata_q[0]_i_1_n_0\,
      I3 => p_5_in(0),
      I4 => \^mem_axi_rdata[15]\(0),
      I5 => \^mem_axi_rdata[15]\(1),
      O => \decoded_rs1[0]_i_8_n_0\
    );
\decoded_rs1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFEFEEE"
    )
        port map (
      I0 => \decoded_rs1[1]_i_2_n_0\,
      I1 => \decoded_rs1[1]_i_3_n_0\,
      I2 => \decoded_rs1[1]_i_4_n_0\,
      I3 => \decoded_rs1[1]_i_5_n_0\,
      I4 => \decoded_rs1[1]_i_6_n_0\,
      I5 => \decoded_rs1[1]_i_7_n_0\,
      O => \decoded_rs1[1]_i_1_n_0\
    );
\decoded_rs1[1]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => p_5_in(0),
      I1 => \^mem_axi_rdata[15]\(1),
      I2 => \mem_rdata_q[1]_i_1_n_0\,
      I3 => \mem_rdata_q[8]_i_2_n_0\,
      O => \decoded_rs1[1]_i_10_n_0\
    );
\decoded_rs1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \mem_rdata_q[19]_i_4_n_0\,
      I1 => mem_rdata_q1,
      I2 => \^mem_axi_rdata[15]\(0),
      I3 => mem_axi_rdata_0_sn_1,
      I4 => p_5_in(0),
      O => \decoded_rs1[1]_i_2_n_0\
    );
\decoded_rs1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFB00F000F000F0"
    )
        port map (
      I0 => \^mem_axi_rdata[15]\(0),
      I1 => \^mem_axi_rdata[15]\(1),
      I2 => \mem_rdata_q[16]_i_2_n_0\,
      I3 => compressed_instr_i_1_n_0,
      I4 => \decoded_rd[3]_i_4_n_0\,
      I5 => \mem_rdata_q[8]_i_2_n_0\,
      O => \decoded_rs1[1]_i_3_n_0\
    );
\decoded_rs1[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => compressed_instr_i_1_n_0,
      I1 => \mem_rdata_q[0]_i_1_n_0\,
      O => \decoded_rs1[1]_i_4_n_0\
    );
\decoded_rs1[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F000004F"
    )
        port map (
      I0 => p_3_in(2),
      I1 => \mem_rdata_q[8]_i_2_n_0\,
      I2 => \mem_rdata_q[1]_i_1_n_0\,
      I3 => \^mem_axi_rdata[15]\(1),
      I4 => \^mem_axi_rdata[15]\(0),
      I5 => p_5_in(0),
      O => \decoded_rs1[1]_i_5_n_0\
    );
\decoded_rs1[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFAAAEEEEAAAA"
    )
        port map (
      I0 => \decoded_rs1[1]_i_8_n_0\,
      I1 => \decoded_rs1[1]_i_9_n_0\,
      I2 => instr_jalr_i_3_n_0,
      I3 => p_3_in(2),
      I4 => mem_rdata_q3,
      I5 => \decoded_rs1[1]_i_10_n_0\,
      O => \decoded_rs1[1]_i_6_n_0\
    );
\decoded_rs1[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0000040000000"
    )
        port map (
      I0 => p_5_in(0),
      I1 => mem_axi_rdata_0_sn_1,
      I2 => \mem_rdata_q[8]_i_2_n_0\,
      I3 => \decoded_rd[3]_i_3_n_0\,
      I4 => \^mem_axi_rdata[15]\(1),
      I5 => \^mem_axi_rdata[15]\(0),
      O => \decoded_rs1[1]_i_7_n_0\
    );
\decoded_rs1[1]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \mem_rdata_q[1]_i_1_n_0\,
      I1 => \^mem_axi_rdata[15]\(0),
      I2 => p_5_in(0),
      I3 => \mem_rdata_q[8]_i_2_n_0\,
      O => \decoded_rs1[1]_i_8_n_0\
    );
\decoded_rs1[1]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \mem_rdata_q[1]_i_1_n_0\,
      I1 => p_5_in(0),
      I2 => \^mem_axi_rdata[15]\(0),
      O => \decoded_rs1[1]_i_9_n_0\
    );
\decoded_rs1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF2F2F222222222"
    )
        port map (
      I0 => \mem_rdata_q[17]_i_2_n_0\,
      I1 => compressed_instr_i_1_n_0,
      I2 => \decoded_rs1[0]_i_8_n_0\,
      I3 => \decoded_rs1[2]_i_2_n_0\,
      I4 => \decoded_rs1[2]_i_3_n_0\,
      I5 => \mem_rdata_q[9]_i_3_n_0\,
      O => \decoded_rs1[2]_i_1_n_0\
    );
\decoded_rs1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E4000F00"
    )
        port map (
      I0 => instr_jalr_i_3_n_0,
      I1 => mem_rdata_q3,
      I2 => p_3_in(2),
      I3 => \mem_rdata_q[1]_i_1_n_0\,
      I4 => \^mem_axi_rdata[15]\(1),
      O => \decoded_rs1[2]_i_2_n_0\
    );
\decoded_rs1[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \mem_rdata_q[0]_i_1_n_0\,
      I1 => p_5_in(0),
      I2 => \^mem_axi_rdata[15]\(0),
      I3 => compressed_instr_i_1_n_0,
      O => \decoded_rs1[2]_i_3_n_0\
    );
\decoded_rs1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEAAA"
    )
        port map (
      I0 => \decoded_rs1[3]_i_2_n_0\,
      I1 => p_3_in(0),
      I2 => \decoded_rs1[2]_i_3_n_0\,
      I3 => \decoded_rs1[2]_i_2_n_0\,
      I4 => \decoded_rs1[3]_i_3_n_0\,
      O => \decoded_rs1[3]_i_1_n_0\
    );
\decoded_rs1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFEEEAAAAFAAA"
    )
        port map (
      I0 => \decoded_imm_uj[18]_i_1_n_0\,
      I1 => \decoded_rd[2]_i_2_n_0\,
      I2 => \decoded_rd[3]_i_4_n_0\,
      I3 => p_3_in(0),
      I4 => \^mem_axi_rdata[15]\(1),
      I5 => \^mem_axi_rdata[15]\(0),
      O => \decoded_rs1[3]_i_2_n_0\
    );
\decoded_rs1[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C400C000"
    )
        port map (
      I0 => p_5_in(0),
      I1 => mem_axi_rdata_0_sn_1,
      I2 => \^mem_axi_rdata[15]\(0),
      I3 => \^mem_axi_rdata[15]\(1),
      I4 => \decoded_rd[3]_i_3_n_0\,
      O => \decoded_rs1[3]_i_3_n_0\
    );
\decoded_rs1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \decoded_rs1[4]_i_2_n_0\,
      I1 => \decoded_rs1[2]_i_2_n_0\,
      I2 => \decoded_rs1[2]_i_3_n_0\,
      I3 => p_3_in(1),
      O => \decoded_rs1[4]_i_1_n_0\
    );
\decoded_rs1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01000000"
    )
        port map (
      I0 => \^mem_axi_rdata[15]\(0),
      I1 => p_5_in(0),
      I2 => \^mem_axi_rdata[15]\(1),
      I3 => p_3_in(1),
      I4 => mem_axi_rdata_0_sn_1,
      I5 => \decoded_imm_uj[19]_i_1_n_0\,
      O => \decoded_rs1[4]_i_2_n_0\
    );
\decoded_rs1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFAA00AA0CAA00"
    )
        port map (
      I0 => \decoded_rs1_reg_n_0_[5]\,
      I1 => \decoded_rs1[0]_i_3_n_0\,
      I2 => compressed_instr_i_1_n_0,
      I3 => \decoded_imm_uj[20]_i_3_n_0\,
      I4 => instr_retirq_i_2_n_0,
      I5 => instr_waitirq_i_4_n_0,
      O => \decoded_rs1[5]_i_1_n_0\
    );
\decoded_rs1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => \decoded_rs1[0]_i_2_n_0\,
      Q => \decoded_rs1_reg_n_0_[0]\,
      R => \decoded_rs1[0]_i_1_n_0\
    );
\decoded_rs1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => \decoded_rs1[1]_i_1_n_0\,
      Q => \decoded_rs1_reg_n_0_[1]\,
      R => \decoded_rs1[0]_i_1_n_0\
    );
\decoded_rs1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => \decoded_rs1[2]_i_1_n_0\,
      Q => \decoded_rs1_reg_n_0_[2]\,
      R => \decoded_rs1[0]_i_1_n_0\
    );
\decoded_rs1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => \decoded_rs1[3]_i_1_n_0\,
      Q => \decoded_rs1_reg_n_0_[3]\,
      R => \decoded_rs1[0]_i_1_n_0\
    );
\decoded_rs1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => \decoded_rs1[4]_i_1_n_0\,
      Q => \decoded_rs1_reg_n_0_[4]\,
      R => \decoded_rs1[0]_i_1_n_0\
    );
\decoded_rs1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \decoded_rs1[5]_i_1_n_0\,
      Q => \decoded_rs1_reg_n_0_[5]\,
      R => '0'
    );
\decoded_rs2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A888FFFFA888A888"
    )
        port map (
      I0 => p_11_in,
      I1 => \decoded_rs2[0]_i_2_n_0\,
      I2 => \decoded_rs2[0]_i_3_n_0\,
      I3 => \decoded_rd[3]_i_2_n_0\,
      I4 => compressed_instr_i_1_n_0,
      I5 => \mem_rdata_q[20]_i_3_n_0\,
      O => \decoded_rs2[0]_i_1_n_0\
    );
\decoded_rs2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00A02200000000"
    )
        port map (
      I0 => \mem_rdata_q[1]_i_1_n_0\,
      I1 => p_3_in(2),
      I2 => instr_jalr_i_3_n_0,
      I3 => \^mem_axi_rdata[15]\(1),
      I4 => \^mem_axi_rdata[15]\(0),
      I5 => \decoded_rd[0]_i_8_n_0\,
      O => \decoded_rs2[0]_i_2_n_0\
    );
\decoded_rs2[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => p_3_in(2),
      I1 => p_3_in(0),
      I2 => p_3_in(1),
      O => \decoded_rs2[0]_i_3_n_0\
    );
\decoded_rs2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A888FFFFA888A888"
    )
        port map (
      I0 => p_13_in(0),
      I1 => \decoded_rs2[0]_i_2_n_0\,
      I2 => \decoded_rs2[0]_i_3_n_0\,
      I3 => \decoded_rd[3]_i_2_n_0\,
      I4 => compressed_instr_i_1_n_0,
      I5 => \mem_rdata_q[21]_i_5_n_0\,
      O => \decoded_rs2[1]_i_1_n_0\
    );
\decoded_rs2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A888FFFFA888A888"
    )
        port map (
      I0 => p_13_in(1),
      I1 => \decoded_rs2[0]_i_2_n_0\,
      I2 => \decoded_rs2[0]_i_3_n_0\,
      I3 => \decoded_rd[3]_i_2_n_0\,
      I4 => compressed_instr_i_1_n_0,
      I5 => \mem_rdata_q[22]_i_4_n_0\,
      O => \decoded_rs2[2]_i_1_n_0\
    );
\decoded_rs2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF80"
    )
        port map (
      I0 => p_12_in,
      I1 => \decoded_rs2[3]_i_2_n_0\,
      I2 => \decoded_rs2[3]_i_3_n_0\,
      I3 => \decoded_rs2[3]_i_4_n_0\,
      I4 => \decoded_rs2[3]_i_5_n_0\,
      I5 => \decoded_rs2[3]_i_6_n_0\,
      O => \decoded_rs2[3]_i_1_n_0\
    );
\decoded_rs2[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => p_5_in(0),
      I1 => \mem_rdata_q[0]_i_1_n_0\,
      I2 => \mem_rdata_q[1]_i_1_n_0\,
      I3 => \^mem_axi_rdata[15]\(1),
      O => \decoded_rs2[3]_i_2_n_0\
    );
\decoded_rs2[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => is_alu_reg_imm_i_8_n_0,
      I1 => p_13_in(1),
      I2 => p_11_in,
      I3 => p_13_in(0),
      I4 => \^mem_axi_rdata[15]\(0),
      O => \decoded_rs2[3]_i_3_n_0\
    );
\decoded_rs2[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2000000000000"
    )
        port map (
      I0 => p_12_in,
      I1 => p_3_in(1),
      I2 => p_3_in(0),
      I3 => p_3_in(2),
      I4 => \decoded_rd[3]_i_4_n_0\,
      I5 => \^mem_axi_rdata[15]\(1),
      O => \decoded_rs2[3]_i_4_n_0\
    );
\decoded_rs2[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => p_12_in,
      I1 => \decoded_rd[0]_i_8_n_0\,
      I2 => \^mem_axi_rdata[15]\(0),
      I3 => \decoded_rs2[3]_i_7_n_0\,
      O => \decoded_rs2[3]_i_5_n_0\
    );
\decoded_rs2[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00000800000008"
    )
        port map (
      I0 => \^mem_axi_rdata[15]\(1),
      I1 => \^mem_axi_rdata[15]\(0),
      I2 => p_5_in(0),
      I3 => \mem_rdata_q[0]_i_1_n_0\,
      I4 => \mem_rdata_q[1]_i_1_n_0\,
      I5 => \mem_rdata_q[23]_i_4_n_0\,
      O => \decoded_rs2[3]_i_6_n_0\
    );
\decoded_rs2[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^mem_axi_rdata[15]\(1),
      I1 => \mem_rdata_q[1]_i_1_n_0\,
      I2 => p_3_in(2),
      O => \decoded_rs2[3]_i_7_n_0\
    );
\decoded_rs2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAA808080"
    )
        port map (
      I0 => p_10_in,
      I1 => \decoded_rs2[4]_i_2_n_0\,
      I2 => \decoded_rd[3]_i_2_n_0\,
      I3 => \decoded_rs2[3]_i_2_n_0\,
      I4 => \decoded_rs2[3]_i_3_n_0\,
      I5 => \decoded_rs2[4]_i_3_n_0\,
      O => \decoded_rs2[4]_i_1_n_0\
    );
\decoded_rs2[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_3_in(2),
      I1 => p_3_in(1),
      O => \decoded_rs2[4]_i_2_n_0\
    );
\decoded_rs2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000FFFF20002000"
    )
        port map (
      I0 => \decoded_rs2[3]_i_7_n_0\,
      I1 => \^mem_axi_rdata[15]\(0),
      I2 => \decoded_rd[0]_i_8_n_0\,
      I3 => p_10_in,
      I4 => compressed_instr_i_1_n_0,
      I5 => \decoded_imm_uj[4]_i_2_n_0\,
      O => \decoded_rs2[4]_i_3_n_0\
    );
\decoded_rs2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800000008000"
    )
        port map (
      I0 => compressed_instr_i_1_n_0,
      I1 => \decoded_rd[3]_i_2_n_0\,
      I2 => \decoded_rs2[4]_i_2_n_0\,
      I3 => p_3_in(2),
      I4 => \decoded_imm_uj[20]_i_3_n_0\,
      I5 => \decoded_rs2__1\(5),
      O => \decoded_rs2[5]_i_1_n_0\
    );
\decoded_rs2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => \decoded_rs2[0]_i_1_n_0\,
      Q => \decoded_rs2_reg_n_0_[0]\,
      R => '0'
    );
\decoded_rs2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => \decoded_rs2[1]_i_1_n_0\,
      Q => \decoded_rs2_reg_n_0_[1]\,
      R => '0'
    );
\decoded_rs2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => \decoded_rs2[2]_i_1_n_0\,
      Q => \decoded_rs2_reg_n_0_[2]\,
      R => '0'
    );
\decoded_rs2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => \decoded_rs2[3]_i_1_n_0\,
      Q => \decoded_rs2_reg_n_0_[3]\,
      R => '0'
    );
\decoded_rs2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => \decoded_rs2[4]_i_1_n_0\,
      Q => \decoded_rs2_reg_n_0_[4]\,
      R => '0'
    );
\decoded_rs2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \decoded_rs2[5]_i_1_n_0\,
      Q => \decoded_rs2__1\(5),
      R => '0'
    );
decoder_pseudo_trigger_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => decoder_pseudo_trigger_i_2_n_0,
      I1 => \cpu_state_reg_n_0_[7]\,
      I2 => \^cpu_state_reg[6]_0\(4),
      I3 => \^cpu_state_reg[6]_0\(2),
      I4 => \^mem_do_prefetch_reg_0\,
      I5 => \^mem_done\,
      O => decoder_pseudo_trigger
    );
decoder_pseudo_trigger_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^cpu_state_reg[6]_0\(3),
      I1 => \cpu_state_reg_n_0_[2]\,
      O => decoder_pseudo_trigger_i_2_n_0
    );
decoder_pseudo_trigger_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => decoder_pseudo_trigger,
      Q => decoder_pseudo_trigger_reg_n_0,
      R => trap_i_1_n_0
    );
decoder_trigger_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF00CC008800CC00"
    )
        port map (
      I0 => \^is_beq_bne_blt_bge_bltu_bgeu_reg_0\,
      I1 => mem_do_rinst_reg_n_0,
      I2 => \^mem_do_prefetch_reg_0\,
      I3 => \^mem_done\,
      I4 => resetn,
      I5 => decoder_trigger_i_3_n_0,
      O => decoder_trigger_i_1_n_0
    );
decoder_trigger_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^is_beq_bne_blt_bge_bltu_bgeu\,
      I1 => \^cpu_state_reg[6]_0\(2),
      I2 => \^alu_out_0\,
      O => \^is_beq_bne_blt_bge_bltu_bgeu_reg_0\
    );
decoder_trigger_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^cpu_state_reg[6]_0\(0),
      I1 => \^cpu_state_reg[6]_0\(1),
      O => decoder_trigger_i_3_n_0
    );
decoder_trigger_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => decoder_trigger_i_1_n_0,
      Q => decoder_trigger_reg_n_0,
      R => '0'
    );
do_waitirq_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000E000"
    )
        port map (
      I0 => do_waitirq_reg_n_0,
      I1 => decoder_trigger_reg_n_0,
      I2 => instr_waitirq,
      I3 => \^cpu_state_reg[6]_0\(4),
      I4 => \^irq_delay_reg_0\,
      I5 => do_waitirq1,
      O => do_waitirq
    );
do_waitirq_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => do_waitirq_i_3_n_0,
      I1 => do_waitirq_i_4_n_0,
      I2 => irq_pending(25),
      I3 => irq_pending(24),
      I4 => irq_pending(23),
      I5 => irq_pending(22),
      O => do_waitirq1
    );
do_waitirq_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => do_waitirq_i_5_n_0,
      I1 => irq_pending(26),
      I2 => irq_pending(27),
      I3 => irq_pending(28),
      I4 => irq_pending(29),
      O => do_waitirq_i_3_n_0
    );
do_waitirq_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => irq_pending(17),
      I1 => irq_pending(16),
      I2 => do_waitirq_i_6_n_0,
      I3 => do_waitirq_i_7_n_0,
      I4 => do_waitirq_i_8_n_0,
      I5 => do_waitirq_i_9_n_0,
      O => do_waitirq_i_4_n_0
    );
do_waitirq_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => irq_pending(18),
      I1 => irq_pending(19),
      I2 => irq_pending(20),
      I3 => irq_pending(21),
      I4 => irq_pending(31),
      I5 => irq_pending(30),
      O => do_waitirq_i_5_n_0
    );
do_waitirq_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => irq_pending(7),
      I1 => irq_pending(6),
      I2 => irq_pending(5),
      I3 => irq_pending(4),
      O => do_waitirq_i_6_n_0
    );
do_waitirq_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => irq_pending(3),
      I1 => irq_pending(2),
      I2 => irq_pending(1),
      I3 => irq_pending(0),
      O => do_waitirq_i_7_n_0
    );
do_waitirq_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => irq_pending(15),
      I1 => irq_pending(14),
      I2 => irq_pending(13),
      I3 => irq_pending(12),
      O => do_waitirq_i_8_n_0
    );
do_waitirq_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => irq_pending(11),
      I1 => irq_pending(10),
      I2 => irq_pending(9),
      I3 => irq_pending(8),
      O => do_waitirq_i_9_n_0
    );
do_waitirq_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => do_waitirq,
      Q => do_waitirq_reg_n_0,
      R => trap_i_1_n_0
    );
\eoi[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \irq_mask_reg_n_0_[0]\,
      I1 => \^cpu_state_reg[6]_0\(4),
      I2 => irq_pending(0),
      O => \eoi[0]_i_1_n_0\
    );
\eoi[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^cpu_state_reg[6]_0\(4),
      I1 => \irq_mask_reg_n_0_[10]\,
      I2 => irq_pending(10),
      O => \eoi[10]_i_1_n_0\
    );
\eoi[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^cpu_state_reg[6]_0\(4),
      I1 => \irq_mask_reg_n_0_[11]\,
      I2 => irq_pending(11),
      O => \eoi[11]_i_1_n_0\
    );
\eoi[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^cpu_state_reg[6]_0\(4),
      I1 => \irq_mask_reg_n_0_[12]\,
      I2 => irq_pending(12),
      O => \eoi[12]_i_1_n_0\
    );
\eoi[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^cpu_state_reg[6]_0\(4),
      I1 => \irq_mask_reg_n_0_[13]\,
      I2 => irq_pending(13),
      O => \eoi[13]_i_1_n_0\
    );
\eoi[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^cpu_state_reg[6]_0\(4),
      I1 => \irq_mask_reg_n_0_[14]\,
      I2 => irq_pending(14),
      O => \eoi[14]_i_1_n_0\
    );
\eoi[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^cpu_state_reg[6]_0\(4),
      I1 => \irq_mask_reg_n_0_[15]\,
      I2 => irq_pending(15),
      O => \eoi[15]_i_1_n_0\
    );
\eoi[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^cpu_state_reg[6]_0\(4),
      I1 => \irq_mask_reg_n_0_[16]\,
      I2 => irq_pending(16),
      O => \eoi[16]_i_1_n_0\
    );
\eoi[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^cpu_state_reg[6]_0\(4),
      I1 => irq_pending(17),
      I2 => \irq_mask_reg_n_0_[17]\,
      O => \eoi[17]_i_1_n_0\
    );
\eoi[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^cpu_state_reg[6]_0\(4),
      I1 => \irq_mask_reg_n_0_[18]\,
      I2 => irq_pending(18),
      O => \eoi[18]_i_1_n_0\
    );
\eoi[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^cpu_state_reg[6]_0\(4),
      I1 => \irq_mask_reg_n_0_[19]\,
      I2 => irq_pending(19),
      O => \eoi[19]_i_1_n_0\
    );
\eoi[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \irq_mask_reg_n_0_[1]\,
      I1 => \^cpu_state_reg[6]_0\(4),
      I2 => irq_pending(1),
      O => \eoi[1]_i_1_n_0\
    );
\eoi[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^cpu_state_reg[6]_0\(4),
      I1 => \irq_mask_reg_n_0_[20]\,
      I2 => irq_pending(20),
      O => \eoi[20]_i_1_n_0\
    );
\eoi[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^cpu_state_reg[6]_0\(4),
      I1 => \irq_mask_reg_n_0_[21]\,
      I2 => irq_pending(21),
      O => \eoi[21]_i_1_n_0\
    );
\eoi[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^cpu_state_reg[6]_0\(4),
      I1 => \irq_mask_reg_n_0_[22]\,
      I2 => irq_pending(22),
      O => \eoi[22]_i_1_n_0\
    );
\eoi[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^cpu_state_reg[6]_0\(4),
      I1 => \irq_mask_reg_n_0_[23]\,
      I2 => irq_pending(23),
      O => \eoi[23]_i_1_n_0\
    );
\eoi[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^cpu_state_reg[6]_0\(4),
      I1 => \irq_mask_reg_n_0_[24]\,
      I2 => irq_pending(24),
      O => \eoi[24]_i_1_n_0\
    );
\eoi[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^cpu_state_reg[6]_0\(4),
      I1 => \irq_mask_reg_n_0_[25]\,
      I2 => irq_pending(25),
      O => \eoi[25]_i_1_n_0\
    );
\eoi[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^cpu_state_reg[6]_0\(4),
      I1 => \irq_mask_reg_n_0_[26]\,
      I2 => irq_pending(26),
      O => \eoi[26]_i_1_n_0\
    );
\eoi[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^cpu_state_reg[6]_0\(4),
      I1 => \irq_mask_reg_n_0_[27]\,
      I2 => irq_pending(27),
      O => \eoi[27]_i_1_n_0\
    );
\eoi[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^cpu_state_reg[6]_0\(4),
      I1 => \irq_mask_reg_n_0_[28]\,
      I2 => irq_pending(28),
      O => \eoi[28]_i_1_n_0\
    );
\eoi[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^cpu_state_reg[6]_0\(4),
      I1 => \irq_mask_reg_n_0_[29]\,
      I2 => irq_pending(29),
      O => \eoi[29]_i_1_n_0\
    );
\eoi[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^cpu_state_reg[6]_0\(4),
      I1 => \irq_mask_reg_n_0_[2]\,
      I2 => irq_pending(2),
      O => \eoi[2]_i_1_n_0\
    );
\eoi[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^cpu_state_reg[6]_0\(4),
      I1 => \irq_mask_reg_n_0_[30]\,
      I2 => irq_pending(30),
      O => \eoi[30]_i_1_n_0\
    );
\eoi[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \irq_state_reg_n_0_[1]\,
      I1 => \^cpu_state_reg[6]_0\(4),
      I2 => \^instr_retirq\,
      I3 => \^cpu_state_reg[6]_0\(3),
      O => \eoi[31]_i_1_n_0\
    );
\eoi[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^cpu_state_reg[6]_0\(4),
      I1 => \irq_mask_reg_n_0_[31]\,
      I2 => irq_pending(31),
      O => \eoi[31]_i_2_n_0\
    );
\eoi[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \irq_mask_reg_n_0_[3]\,
      I1 => \^cpu_state_reg[6]_0\(4),
      I2 => irq_pending(3),
      O => \eoi[3]_i_1_n_0\
    );
\eoi[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^cpu_state_reg[6]_0\(4),
      I1 => \irq_mask_reg_n_0_[4]\,
      I2 => irq_pending(4),
      O => \eoi[4]_i_1_n_0\
    );
\eoi[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^cpu_state_reg[6]_0\(4),
      I1 => \irq_mask_reg_n_0_[5]\,
      I2 => irq_pending(5),
      O => \eoi[5]_i_1_n_0\
    );
\eoi[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^cpu_state_reg[6]_0\(4),
      I1 => \irq_mask_reg_n_0_[6]\,
      I2 => irq_pending(6),
      O => \eoi[6]_i_1_n_0\
    );
\eoi[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^cpu_state_reg[6]_0\(4),
      I1 => \irq_mask_reg_n_0_[7]\,
      I2 => irq_pending(7),
      O => \eoi[7]_i_1_n_0\
    );
\eoi[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^cpu_state_reg[6]_0\(4),
      I1 => \irq_mask_reg_n_0_[8]\,
      I2 => irq_pending(8),
      O => \eoi[8]_i_1_n_0\
    );
\eoi[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^cpu_state_reg[6]_0\(4),
      I1 => \irq_mask_reg_n_0_[9]\,
      I2 => irq_pending(9),
      O => \eoi[9]_i_1_n_0\
    );
\eoi_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[0]_i_1_n_0\,
      Q => eoi(0),
      R => trap_i_1_n_0
    );
\eoi_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[10]_i_1_n_0\,
      Q => eoi(10),
      R => trap_i_1_n_0
    );
\eoi_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[11]_i_1_n_0\,
      Q => eoi(11),
      R => trap_i_1_n_0
    );
\eoi_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[12]_i_1_n_0\,
      Q => eoi(12),
      R => trap_i_1_n_0
    );
\eoi_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[13]_i_1_n_0\,
      Q => eoi(13),
      R => trap_i_1_n_0
    );
\eoi_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[14]_i_1_n_0\,
      Q => eoi(14),
      R => trap_i_1_n_0
    );
\eoi_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[15]_i_1_n_0\,
      Q => eoi(15),
      R => trap_i_1_n_0
    );
\eoi_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[16]_i_1_n_0\,
      Q => eoi(16),
      R => trap_i_1_n_0
    );
\eoi_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[17]_i_1_n_0\,
      Q => eoi(17),
      R => trap_i_1_n_0
    );
\eoi_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[18]_i_1_n_0\,
      Q => eoi(18),
      R => trap_i_1_n_0
    );
\eoi_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[19]_i_1_n_0\,
      Q => eoi(19),
      R => trap_i_1_n_0
    );
\eoi_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[1]_i_1_n_0\,
      Q => eoi(1),
      R => trap_i_1_n_0
    );
\eoi_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[20]_i_1_n_0\,
      Q => eoi(20),
      R => trap_i_1_n_0
    );
\eoi_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[21]_i_1_n_0\,
      Q => eoi(21),
      R => trap_i_1_n_0
    );
\eoi_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[22]_i_1_n_0\,
      Q => eoi(22),
      R => trap_i_1_n_0
    );
\eoi_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[23]_i_1_n_0\,
      Q => eoi(23),
      R => trap_i_1_n_0
    );
\eoi_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[24]_i_1_n_0\,
      Q => eoi(24),
      R => trap_i_1_n_0
    );
\eoi_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[25]_i_1_n_0\,
      Q => eoi(25),
      R => trap_i_1_n_0
    );
\eoi_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[26]_i_1_n_0\,
      Q => eoi(26),
      R => trap_i_1_n_0
    );
\eoi_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[27]_i_1_n_0\,
      Q => eoi(27),
      R => trap_i_1_n_0
    );
\eoi_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[28]_i_1_n_0\,
      Q => eoi(28),
      R => trap_i_1_n_0
    );
\eoi_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[29]_i_1_n_0\,
      Q => eoi(29),
      R => trap_i_1_n_0
    );
\eoi_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[2]_i_1_n_0\,
      Q => eoi(2),
      R => trap_i_1_n_0
    );
\eoi_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[30]_i_1_n_0\,
      Q => eoi(30),
      R => trap_i_1_n_0
    );
\eoi_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[31]_i_2_n_0\,
      Q => eoi(31),
      R => trap_i_1_n_0
    );
\eoi_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[3]_i_1_n_0\,
      Q => eoi(3),
      R => trap_i_1_n_0
    );
\eoi_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[4]_i_1_n_0\,
      Q => eoi(4),
      R => trap_i_1_n_0
    );
\eoi_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[5]_i_1_n_0\,
      Q => eoi(5),
      R => trap_i_1_n_0
    );
\eoi_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[6]_i_1_n_0\,
      Q => eoi(6),
      R => trap_i_1_n_0
    );
\eoi_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[7]_i_1_n_0\,
      Q => eoi(7),
      R => trap_i_1_n_0
    );
\eoi_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[8]_i_1_n_0\,
      Q => eoi(8),
      R => trap_i_1_n_0
    );
\eoi_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \eoi[31]_i_1_n_0\,
      D => \eoi[9]_i_1_n_0\,
      Q => eoi(9),
      R => trap_i_1_n_0
    );
instr_add_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[13]\,
      I1 => \mem_rdata_q_reg_n_0_[14]\,
      I2 => \mem_rdata_q_reg_n_0_[12]\,
      I3 => is_sll_srl_sra_i_4_n_0,
      O => instr_add0
    );
instr_add_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => instr_add0,
      Q => \^instr_add\,
      R => trap_i_1_n_0
    );
instr_addi_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[13]\,
      I1 => \mem_rdata_q_reg_n_0_[14]\,
      I2 => \mem_rdata_q_reg_n_0_[12]\,
      I3 => is_alu_reg_imm,
      O => instr_addi0
    );
instr_addi_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => instr_addi0,
      Q => \^instr_addi\,
      R => trap_i_1_n_0
    );
instr_and_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[14]\,
      I1 => \mem_rdata_q_reg_n_0_[13]\,
      I2 => \mem_rdata_q_reg_n_0_[12]\,
      I3 => is_sll_srl_sra_i_4_n_0,
      O => instr_and0
    );
instr_and_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => instr_and0,
      Q => instr_and,
      R => trap_i_1_n_0
    );
instr_andi_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => is_alu_reg_imm,
      I1 => \mem_rdata_q_reg_n_0_[14]\,
      I2 => \mem_rdata_q_reg_n_0_[12]\,
      I3 => \mem_rdata_q_reg_n_0_[13]\,
      O => instr_andi0
    );
instr_andi_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => instr_andi0,
      Q => instr_andi,
      R => trap_i_1_n_0
    );
instr_auipc_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => p_13_in(1),
      I1 => p_13_in(0),
      I2 => p_11_in,
      I3 => instr_auipc_i_2_n_0,
      O => instr_auipc_i_1_n_0
    );
instr_auipc_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => compressed_instr_i_1_n_0,
      I1 => p_10_in,
      I2 => p_12_in,
      O => instr_auipc_i_2_n_0
    );
instr_auipc_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => instr_auipc_i_1_n_0,
      Q => instr_auipc,
      R => '0'
    );
instr_beq_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[13]\,
      I1 => \mem_rdata_q_reg_n_0_[14]\,
      I2 => \mem_rdata_q_reg_n_0_[12]\,
      I3 => \^is_beq_bne_blt_bge_bltu_bgeu\,
      O => instr_beq0
    );
instr_beq_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => instr_beq0,
      Q => instr_beq,
      R => trap_i_1_n_0
    );
instr_bge_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[13]\,
      I1 => \mem_rdata_q_reg_n_0_[12]\,
      I2 => \mem_rdata_q_reg_n_0_[14]\,
      I3 => \^is_beq_bne_blt_bge_bltu_bgeu\,
      O => instr_bge0
    );
instr_bge_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => instr_bge0,
      Q => instr_bge,
      R => trap_i_1_n_0
    );
instr_bgeu_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^is_beq_bne_blt_bge_bltu_bgeu\,
      I1 => \mem_rdata_q_reg_n_0_[14]\,
      I2 => \mem_rdata_q_reg_n_0_[12]\,
      I3 => \mem_rdata_q_reg_n_0_[13]\,
      O => instr_bgeu0
    );
instr_bgeu_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => instr_bgeu0,
      Q => instr_bgeu,
      R => trap_i_1_n_0
    );
instr_blt_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[13]\,
      I1 => \mem_rdata_q_reg_n_0_[14]\,
      I2 => \mem_rdata_q_reg_n_0_[12]\,
      I3 => \^is_beq_bne_blt_bge_bltu_bgeu\,
      O => instr_blt0
    );
instr_blt_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => instr_blt0,
      Q => instr_blt,
      R => trap_i_1_n_0
    );
instr_bltu_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^is_beq_bne_blt_bge_bltu_bgeu\,
      I1 => \mem_rdata_q_reg_n_0_[13]\,
      I2 => \mem_rdata_q_reg_n_0_[12]\,
      I3 => \mem_rdata_q_reg_n_0_[14]\,
      O => instr_bltu0
    );
instr_bltu_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => instr_bltu0,
      Q => instr_bltu,
      R => trap_i_1_n_0
    );
instr_bne_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[14]\,
      I1 => \mem_rdata_q_reg_n_0_[13]\,
      I2 => \mem_rdata_q_reg_n_0_[12]\,
      I3 => \^is_beq_bne_blt_bge_bltu_bgeu\,
      O => instr_bne0
    );
instr_bne_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => instr_bne0,
      Q => instr_bne,
      R => trap_i_1_n_0
    );
instr_getq_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => instr_timer_i_5_n_0,
      I1 => \mem_rdata_q_reg_n_0_[27]\,
      I2 => \mem_rdata_q_reg_n_0_[25]\,
      I3 => \mem_rdata_q_reg_n_0_[26]\,
      O => instr_slli1
    );
instr_getq_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => instr_slli1,
      Q => instr_getq,
      R => instr_timer_i_1_n_0
    );
instr_jal_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0008"
    )
        port map (
      I0 => p_5_in(0),
      I1 => \mem_rdata_q[0]_i_1_n_0\,
      I2 => \mem_rdata_q[1]_i_1_n_0\,
      I3 => \^mem_axi_rdata[15]\(0),
      I4 => instr_jal_i_4_n_0,
      O => instr_jal_i_1_n_0
    );
instr_jal_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => instr_jal_i_5_n_0,
      I1 => \mem_rdata_q[11]_i_5_n_0\,
      I2 => mem_axi_rdata(13),
      I3 => \mem_rdata_q[11]_i_6_n_0\,
      I4 => mem_axi_rdata(29),
      O => p_5_in(0)
    );
instr_jal_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => instr_jal_i_6_n_0,
      I1 => \mem_rdata_q[11]_i_5_n_0\,
      I2 => mem_axi_rdata(14),
      I3 => \mem_rdata_q[11]_i_6_n_0\,
      I4 => mem_axi_rdata(30),
      O => \^mem_axi_rdata[15]\(0)
    );
instr_jal_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => p_13_in(1),
      I1 => p_11_in,
      I2 => p_13_in(0),
      I3 => p_10_in,
      I4 => p_12_in,
      I5 => compressed_instr_i_1_n_0,
      O => instr_jal_i_4_n_0
    );
instr_jal_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_7_n_0\,
      I1 => \mem_rdata_q_reg_n_0_[13]\,
      I2 => \mem_rdata_q[11]_i_8_n_0\,
      I3 => \mem_rdata_q_reg_n_0_[29]\,
      I4 => \mem_16bit_buffer_reg_n_0_[13]\,
      I5 => \mem_rdata_q[11]_i_9_n_0\,
      O => instr_jal_i_5_n_0
    );
instr_jal_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_7_n_0\,
      I1 => \mem_rdata_q_reg_n_0_[14]\,
      I2 => \mem_rdata_q[11]_i_8_n_0\,
      I3 => \mem_rdata_q_reg_n_0_[30]\,
      I4 => \mem_16bit_buffer_reg_n_0_[14]\,
      I5 => \mem_rdata_q[11]_i_9_n_0\,
      O => instr_jal_i_6_n_0
    );
instr_jal_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => instr_jal_i_1_n_0,
      Q => instr_jal,
      R => '0'
    );
instr_jalr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00800000"
    )
        port map (
      I0 => instr_lui_i_4_n_0,
      I1 => compressed_instr_i_1_n_0,
      I2 => mem_rdata_q3,
      I3 => instr_jalr_i_3_n_0,
      I4 => instr_jalr_i_4_n_0,
      I5 => instr_jalr_i_5_n_0,
      O => instr_jalr_i_1_n_0
    );
instr_jalr_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_3_in(1),
      I1 => p_3_in(0),
      I2 => \mem_rdata_q[7]_i_2_n_0\,
      I3 => \mem_rdata_q[9]_i_3_n_0\,
      I4 => \mem_rdata_q[8]_i_2_n_0\,
      O => mem_rdata_q3
    );
instr_jalr_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_13_in(0),
      I1 => p_11_in,
      I2 => p_13_in(1),
      I3 => p_10_in,
      I4 => p_12_in,
      O => instr_jalr_i_3_n_0
    );
instr_jalr_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^mem_axi_rdata[15]\(1),
      I1 => \^mem_axi_rdata[15]\(0),
      I2 => p_5_in(0),
      O => instr_jalr_i_4_n_0
    );
instr_jalr_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => instr_jalr_i_6_n_0,
      I1 => p_13_in(0),
      I2 => p_13_in(1),
      I3 => p_11_in,
      O => instr_jalr_i_5_n_0
    );
instr_jalr_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => p_5_in(0),
      I1 => \^mem_axi_rdata[15]\(0),
      I2 => p_10_in,
      I3 => p_12_in,
      I4 => compressed_instr_i_1_n_0,
      I5 => p_3_in(2),
      O => instr_jalr_i_6_n_0
    );
instr_jalr_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => instr_jalr_i_1_n_0,
      Q => \^instr_jalr\,
      R => '0'
    );
instr_lb_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[12]\,
      I1 => \mem_rdata_q_reg_n_0_[14]\,
      I2 => \mem_rdata_q_reg_n_0_[13]\,
      O => instr_lb_i_1_n_0
    );
instr_lb_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => instr_lb_i_1_n_0,
      Q => \^instr_lb\,
      R => instr_lhu_i_1_n_0
    );
instr_lbu_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[12]\,
      I1 => \mem_rdata_q_reg_n_0_[14]\,
      I2 => \mem_rdata_q_reg_n_0_[13]\,
      O => instr_lbu_i_1_n_0
    );
instr_lbu_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => instr_lbu_i_1_n_0,
      Q => instr_lbu,
      R => instr_lhu_i_1_n_0
    );
instr_lh_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[12]\,
      I1 => \mem_rdata_q_reg_n_0_[13]\,
      I2 => \mem_rdata_q_reg_n_0_[14]\,
      O => instr_lh_i_1_n_0
    );
instr_lh_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => instr_lh_i_1_n_0,
      Q => \^instr_lh\,
      R => instr_lhu_i_1_n_0
    );
instr_lhu_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => is_lb_lh_lw_lbu_lhu,
      I1 => decoder_trigger_reg_n_0,
      I2 => decoder_pseudo_trigger_reg_n_0,
      O => instr_lhu_i_1_n_0
    );
instr_lhu_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[14]\,
      I1 => \mem_rdata_q_reg_n_0_[12]\,
      I2 => \mem_rdata_q_reg_n_0_[13]\,
      O => instr_lhu_i_2_n_0
    );
instr_lhu_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => instr_lhu_i_2_n_0,
      Q => instr_lhu,
      R => instr_lhu_i_1_n_0
    );
instr_lui_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF00FFC7FF00"
    )
        port map (
      I0 => p_5_in(0),
      I1 => \mem_rdata_q[0]_i_1_n_0\,
      I2 => \mem_rdata_q[1]_i_1_n_0\,
      I3 => instr_lui_i_2_n_0,
      I4 => instr_lui_i_3_n_0,
      I5 => instr_lui_i_4_n_0,
      O => instr_lui_i_1_n_0
    );
instr_lui_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0A800000000"
    )
        port map (
      I0 => compressed_instr_i_1_n_0,
      I1 => \mem_rdata_q[19]_i_4_n_0\,
      I2 => instr_lui_i_3_n_0,
      I3 => mem_rdata_q1,
      I4 => instr_lui_i_6_n_0,
      I5 => is_alu_reg_reg_i_4_n_0,
      O => instr_lui_i_2_n_0
    );
instr_lui_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => p_12_in,
      I1 => p_10_in,
      I2 => compressed_instr_i_1_n_0,
      I3 => p_13_in(1),
      I4 => p_13_in(0),
      I5 => p_11_in,
      O => instr_lui_i_3_n_0
    );
instr_lui_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_rdata_q[1]_i_1_n_0\,
      I1 => \mem_rdata_q[0]_i_1_n_0\,
      O => instr_lui_i_4_n_0
    );
instr_lui_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => p_12_in,
      I1 => p_10_in,
      I2 => p_13_in(1),
      I3 => p_11_in,
      I4 => p_13_in(0),
      I5 => p_3_in(2),
      O => mem_rdata_q1
    );
instr_lui_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^mem_axi_rdata[15]\(1),
      I1 => \^mem_axi_rdata[15]\(0),
      O => instr_lui_i_6_n_0
    );
instr_lui_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => instr_lui_i_1_n_0,
      Q => instr_lui,
      R => '0'
    );
instr_lw_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[12]\,
      I1 => \mem_rdata_q_reg_n_0_[14]\,
      I2 => \mem_rdata_q_reg_n_0_[13]\,
      O => instr_lw_i_1_n_0
    );
instr_lw_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => instr_lw_i_1_n_0,
      Q => instr_lw,
      R => instr_lhu_i_1_n_0
    );
instr_maskirq_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[25]\,
      I1 => \mem_rdata_q_reg_n_0_[26]\,
      I2 => \mem_rdata_q_reg_n_0_[27]\,
      I3 => instr_timer_i_5_n_0,
      O => instr_maskirq_i_1_n_0
    );
instr_maskirq_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => instr_maskirq_i_1_n_0,
      Q => instr_maskirq,
      R => instr_timer_i_1_n_0
    );
instr_or_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[13]\,
      I1 => \mem_rdata_q_reg_n_0_[14]\,
      I2 => \mem_rdata_q_reg_n_0_[12]\,
      I3 => is_sll_srl_sra_i_4_n_0,
      O => instr_or0
    );
instr_or_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => instr_or0,
      Q => instr_or,
      R => trap_i_1_n_0
    );
instr_ori_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => is_alu_reg_imm,
      I1 => \mem_rdata_q_reg_n_0_[13]\,
      I2 => \mem_rdata_q_reg_n_0_[12]\,
      I3 => \mem_rdata_q_reg_n_0_[14]\,
      O => instr_ori0
    );
instr_ori_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => instr_ori0,
      Q => instr_ori,
      R => trap_i_1_n_0
    );
instr_rdcycle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0002000000000"
    )
        port map (
      I0 => instr_rdcycle_i_2_n_0,
      I1 => \mem_rdata_q_reg_n_0_[12]\,
      I2 => instr_rdinstr_i_5_n_0,
      I3 => instr_rdcycle_i_3_n_0,
      I4 => instr_rdcycle_i_4_n_0,
      I5 => instr_rdinstr_i_4_n_0,
      O => instr_rdcycle0
    );
instr_rdcycle_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[21]\,
      I1 => \mem_rdata_q_reg_n_0_[20]\,
      I2 => \mem_rdata_q_reg_n_0_[14]\,
      I3 => \mem_rdata_q_reg_n_0_[24]\,
      O => instr_rdcycle_i_2_n_0
    );
instr_rdcycle_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[28]\,
      I1 => \mem_rdata_q_reg_n_0_[29]\,
      I2 => \mem_rdata_q_reg_n_0_[15]\,
      O => instr_rdcycle_i_3_n_0
    );
instr_rdcycle_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[20]\,
      I1 => \mem_rdata_q_reg_n_0_[21]\,
      I2 => \mem_rdata_q_reg_n_0_[24]\,
      I3 => \mem_rdata_q_reg_n_0_[12]\,
      I4 => \mem_rdata_q_reg_n_0_[14]\,
      O => instr_rdcycle_i_4_n_0
    );
instr_rdcycle_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => instr_rdcycle0,
      Q => instr_rdcycle,
      R => '0'
    );
instr_rdcycleh_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000C0008"
    )
        port map (
      I0 => instr_rdcycleh_i_2_n_0,
      I1 => instr_rdinstrh_i_3_n_0,
      I2 => instr_rdcycleh_i_3_n_0,
      I3 => instr_rdcycleh_i_4_n_0,
      I4 => instr_rdcycleh_i_5_n_0,
      I5 => instr_rdinstr_i_2_n_0,
      O => instr_rdcycleh0
    );
instr_rdcycleh_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[21]\,
      I1 => \mem_rdata_q_reg_n_0_[20]\,
      I2 => \mem_rdata_q_reg_n_0_[30]\,
      I3 => \mem_rdata_q_reg_n_0_[27]\,
      O => instr_rdcycleh_i_2_n_0
    );
instr_rdcycleh_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[18]\,
      I1 => \mem_rdata_q_reg_n_0_[19]\,
      I2 => \mem_rdata_q_reg_n_0_[17]\,
      I3 => \mem_rdata_q_reg_n_0_[16]\,
      O => instr_rdcycleh_i_3_n_0
    );
instr_rdcycleh_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[14]\,
      I1 => \mem_rdata_q_reg_n_0_[24]\,
      I2 => \mem_rdata_q_reg_n_0_[26]\,
      I3 => \mem_rdata_q_reg_n_0_[25]\,
      O => instr_rdcycleh_i_4_n_0
    );
instr_rdcycleh_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[21]\,
      I1 => \mem_rdata_q_reg_n_0_[20]\,
      I2 => \mem_rdata_q_reg_n_0_[30]\,
      I3 => \mem_rdata_q_reg_n_0_[27]\,
      O => instr_rdcycleh_i_5_n_0
    );
instr_rdcycleh_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => instr_rdcycleh0,
      Q => instr_rdcycleh,
      R => '0'
    );
instr_rdinstr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => instr_rdinstr_i_2_n_0,
      I1 => instr_rdinstr_i_3_n_0,
      I2 => \mem_rdata_q_reg_n_0_[21]\,
      I3 => \mem_rdata_q_reg_n_0_[20]\,
      I4 => instr_rdinstr_i_4_n_0,
      I5 => instr_rdinstr_i_5_n_0,
      O => instr_rdinstr0
    );
instr_rdinstr_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[15]\,
      I1 => \mem_rdata_q_reg_n_0_[29]\,
      I2 => \mem_rdata_q_reg_n_0_[28]\,
      I3 => \mem_rdata_q_reg_n_0_[12]\,
      O => instr_rdinstr_i_2_n_0
    );
instr_rdinstr_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[24]\,
      I1 => \mem_rdata_q_reg_n_0_[14]\,
      O => instr_rdinstr_i_3_n_0
    );
instr_rdinstr_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[27]\,
      I1 => \mem_rdata_q_reg_n_0_[25]\,
      I2 => \mem_rdata_q_reg_n_0_[26]\,
      I3 => \mem_rdata_q_reg_n_0_[30]\,
      O => instr_rdinstr_i_4_n_0
    );
instr_rdinstr_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => instr_rdinstrh_i_3_n_0,
      I1 => \mem_rdata_q_reg_n_0_[16]\,
      I2 => \mem_rdata_q_reg_n_0_[17]\,
      I3 => \mem_rdata_q_reg_n_0_[19]\,
      I4 => \mem_rdata_q_reg_n_0_[18]\,
      O => instr_rdinstr_i_5_n_0
    );
instr_rdinstr_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => instr_rdinstr0,
      Q => instr_rdinstr,
      R => '0'
    );
instr_rdinstrh_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[15]\,
      I1 => \mem_rdata_q_reg_n_0_[29]\,
      I2 => \mem_rdata_q_reg_n_0_[28]\,
      I3 => \mem_rdata_q_reg_n_0_[12]\,
      I4 => instr_rdinstrh_i_2_n_0,
      I5 => instr_rdinstrh_i_3_n_0,
      O => instr_rdinstrh0
    );
instr_rdinstrh_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => instr_rdcycleh_i_4_n_0,
      I1 => \mem_rdata_q_reg_n_0_[20]\,
      I2 => \mem_rdata_q_reg_n_0_[21]\,
      I3 => \mem_rdata_q_reg_n_0_[30]\,
      I4 => \mem_rdata_q_reg_n_0_[27]\,
      I5 => instr_rdcycleh_i_3_n_0,
      O => instr_rdinstrh_i_2_n_0
    );
instr_rdinstrh_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[22]\,
      I1 => \mem_rdata_q_reg_n_0_[23]\,
      I2 => \mem_rdata_q_reg_n_0_[13]\,
      I3 => \mem_rdata_q_reg_n_0_[31]\,
      I4 => instr_rdinstrh_i_4_n_0,
      I5 => instr_timer_i_3_n_0,
      O => instr_rdinstrh_i_3_n_0
    );
instr_rdinstrh_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[3]\,
      I1 => \mem_rdata_q_reg_n_0_[4]\,
      I2 => \mem_rdata_q_reg_n_0_[6]\,
      I3 => \mem_rdata_q_reg_n_0_[5]\,
      O => instr_rdinstrh_i_4_n_0
    );
instr_rdinstrh_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => instr_rdinstrh0,
      Q => instr_rdinstrh,
      R => '0'
    );
instr_retirq_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => instr_retirq_i_2_n_0,
      I1 => p_13_in(0),
      I2 => instr_retirq_i_3_n_0,
      I3 => instr_retirq_i_4_n_0,
      I4 => instr_retirq_i_5_n_0,
      O => instr_retirq0
    );
instr_retirq_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \mem_rdata_q[29]_i_5_n_0\,
      I1 => \mem_rdata_q[28]_i_5_n_0\,
      I2 => instr_auipc_i_2_n_0,
      I3 => instr_waitirq_i_3_n_0,
      I4 => instr_waitirq_i_2_n_0,
      O => instr_retirq_i_2_n_0
    );
instr_retirq_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_12_n_0\,
      I1 => p_13_in(1),
      I2 => p_11_in,
      O => instr_retirq_i_3_n_0
    );
instr_retirq_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_5_n_0\,
      I1 => mem_axi_rdata(30),
      I2 => instr_retirq_i_6_n_0,
      I3 => mem_axi_rdata(14),
      I4 => instr_retirq_i_7_n_0,
      O => instr_retirq_i_4_n_0
    );
instr_retirq_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_5_n_0\,
      I1 => mem_axi_rdata(26),
      I2 => instr_retirq_i_6_n_0,
      I3 => mem_axi_rdata(10),
      I4 => instr_retirq_i_8_n_0,
      O => instr_retirq_i_5_n_0
    );
instr_retirq_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008880"
    )
        port map (
      I0 => mem_la_secondword,
      I1 => \^mem_valid\,
      I2 => mem_axi_rvalid,
      I3 => mem_axi_bvalid,
      I4 => mem_la_use_prefetched_high_word,
      O => instr_retirq_i_6_n_0
    );
instr_retirq_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF404040"
    )
        port map (
      I0 => \mem_rdata_q[6]_i_5_n_0\,
      I1 => mem_la_secondword,
      I2 => \mem_rdata_q_reg_n_0_[14]\,
      I3 => \mem_rdata_q_reg_n_0_[30]\,
      I4 => \mem_rdata_q[11]_i_7_n_0\,
      O => instr_retirq_i_7_n_0
    );
instr_retirq_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF404040"
    )
        port map (
      I0 => \mem_rdata_q[6]_i_5_n_0\,
      I1 => mem_la_secondword,
      I2 => \mem_rdata_q_reg_n_0_[10]\,
      I3 => \mem_rdata_q_reg_n_0_[26]\,
      I4 => \mem_rdata_q[11]_i_7_n_0\,
      O => instr_retirq_i_8_n_0
    );
instr_retirq_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => instr_retirq0,
      Q => \^instr_retirq\,
      R => '0'
    );
instr_sb_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[13]\,
      I1 => \mem_rdata_q_reg_n_0_[14]\,
      I2 => \mem_rdata_q_reg_n_0_[12]\,
      I3 => is_sb_sh_sw,
      O => instr_sb0
    );
instr_sb_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => instr_sb0,
      Q => instr_sb,
      R => '0'
    );
instr_setq_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[25]\,
      I1 => \mem_rdata_q_reg_n_0_[26]\,
      I2 => \mem_rdata_q_reg_n_0_[27]\,
      I3 => instr_timer_i_5_n_0,
      O => instr_setq_i_1_n_0
    );
instr_setq_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => instr_setq_i_1_n_0,
      Q => instr_setq,
      R => instr_timer_i_1_n_0
    );
instr_sh_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[14]\,
      I1 => \mem_rdata_q_reg_n_0_[13]\,
      I2 => \mem_rdata_q_reg_n_0_[12]\,
      I3 => is_sb_sh_sw,
      O => instr_sh0
    );
instr_sh_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => instr_sh0,
      Q => instr_sh,
      R => '0'
    );
instr_sll_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[14]\,
      I1 => \mem_rdata_q_reg_n_0_[13]\,
      I2 => \mem_rdata_q_reg_n_0_[12]\,
      I3 => is_sll_srl_sra_i_4_n_0,
      O => instr_sll0
    );
instr_sll_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => instr_sll0,
      Q => instr_sll,
      R => trap_i_1_n_0
    );
instr_slli_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => is_alu_reg_imm,
      I1 => \mem_rdata_q_reg_n_0_[12]\,
      I2 => \mem_rdata_q_reg_n_0_[13]\,
      I3 => \mem_rdata_q_reg_n_0_[14]\,
      I4 => instr_slli1,
      O => instr_slli0
    );
instr_slli_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => instr_slli0,
      Q => instr_slli,
      R => '0'
    );
instr_slt_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[13]\,
      I1 => \mem_rdata_q_reg_n_0_[14]\,
      I2 => \mem_rdata_q_reg_n_0_[12]\,
      I3 => is_sll_srl_sra_i_4_n_0,
      O => instr_slt0
    );
instr_slt_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => instr_slt0,
      Q => instr_slt,
      R => trap_i_1_n_0
    );
instr_slti_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[13]\,
      I1 => \mem_rdata_q_reg_n_0_[14]\,
      I2 => \mem_rdata_q_reg_n_0_[12]\,
      I3 => is_alu_reg_imm,
      O => instr_slti0
    );
instr_slti_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => instr_slti0,
      Q => instr_slti,
      R => trap_i_1_n_0
    );
instr_sltiu_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[14]\,
      I1 => is_alu_reg_imm,
      I2 => \mem_rdata_q_reg_n_0_[12]\,
      I3 => \mem_rdata_q_reg_n_0_[13]\,
      O => instr_sltiu0
    );
instr_sltiu_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => instr_sltiu0,
      Q => instr_sltiu,
      R => trap_i_1_n_0
    );
instr_sltu_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[14]\,
      I1 => \mem_rdata_q_reg_n_0_[13]\,
      I2 => \mem_rdata_q_reg_n_0_[12]\,
      I3 => is_sll_srl_sra_i_4_n_0,
      O => instr_sltu0
    );
instr_sltu_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => instr_sltu0,
      Q => instr_sltu,
      R => trap_i_1_n_0
    );
instr_sra_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => instr_lhu_i_2_n_0,
      I1 => instr_rdinstr_i_4_n_0,
      I2 => \mem_rdata_q_reg_n_0_[31]\,
      I3 => \mem_rdata_q_reg_n_0_[29]\,
      I4 => \mem_rdata_q_reg_n_0_[28]\,
      I5 => is_alu_reg_reg,
      O => instr_sra0
    );
instr_sra_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => instr_sra0,
      Q => instr_sra,
      R => trap_i_1_n_0
    );
instr_srai_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => instr_lhu_i_2_n_0,
      I1 => instr_rdinstr_i_4_n_0,
      I2 => \mem_rdata_q_reg_n_0_[31]\,
      I3 => \mem_rdata_q_reg_n_0_[29]\,
      I4 => \mem_rdata_q_reg_n_0_[28]\,
      I5 => is_alu_reg_imm,
      O => instr_srai0
    );
instr_srai_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => instr_srai0,
      Q => instr_srai,
      R => '0'
    );
instr_srl_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[13]\,
      I1 => \mem_rdata_q_reg_n_0_[12]\,
      I2 => \mem_rdata_q_reg_n_0_[14]\,
      I3 => is_sll_srl_sra_i_4_n_0,
      O => instr_srl0
    );
instr_srl_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => instr_srl0,
      Q => instr_srl,
      R => trap_i_1_n_0
    );
instr_srli_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => is_alu_reg_imm,
      I1 => \mem_rdata_q_reg_n_0_[14]\,
      I2 => \mem_rdata_q_reg_n_0_[12]\,
      I3 => \mem_rdata_q_reg_n_0_[13]\,
      I4 => instr_slli1,
      O => instr_srli0
    );
instr_srli_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => instr_srli0,
      Q => instr_srli,
      R => '0'
    );
instr_sub_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => is_alu_reg_reg,
      I1 => instr_lb_i_1_n_0,
      I2 => \mem_rdata_q_reg_n_0_[28]\,
      I3 => \mem_rdata_q_reg_n_0_[29]\,
      I4 => \mem_rdata_q_reg_n_0_[31]\,
      I5 => instr_rdinstr_i_4_n_0,
      O => instr_sub0
    );
instr_sub_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => instr_sub0,
      Q => \^instr_sub\,
      R => trap_i_1_n_0
    );
instr_sw_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[13]\,
      I1 => \mem_rdata_q_reg_n_0_[14]\,
      I2 => \mem_rdata_q_reg_n_0_[12]\,
      I3 => is_sb_sh_sw,
      O => instr_sw0
    );
instr_sw_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => instr_sw0,
      Q => instr_sw,
      R => '0'
    );
instr_timer_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFDFFFF"
    )
        port map (
      I0 => instr_timer_i_3_n_0,
      I1 => \mem_rdata_q_reg_n_0_[6]\,
      I2 => \mem_rdata_q_reg_n_0_[4]\,
      I3 => \mem_rdata_q_reg_n_0_[5]\,
      I4 => \mem_rdata_q_reg_n_0_[3]\,
      I5 => instr_timer_i_4_n_0,
      O => instr_timer_i_1_n_0
    );
instr_timer_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[25]\,
      I1 => \mem_rdata_q_reg_n_0_[27]\,
      I2 => \mem_rdata_q_reg_n_0_[26]\,
      I3 => instr_timer_i_5_n_0,
      O => instr_timer_i_2_n_0
    );
instr_timer_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[2]\,
      I1 => \mem_rdata_q_reg_n_0_[0]\,
      I2 => \mem_rdata_q_reg_n_0_[1]\,
      O => instr_timer_i_3_n_0
    );
instr_timer_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => decoder_pseudo_trigger_reg_n_0,
      I1 => decoder_trigger_reg_n_0,
      O => instr_timer_i_4_n_0
    );
instr_timer_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[31]\,
      I1 => \mem_rdata_q_reg_n_0_[29]\,
      I2 => \mem_rdata_q_reg_n_0_[28]\,
      I3 => \mem_rdata_q_reg_n_0_[30]\,
      O => instr_timer_i_5_n_0
    );
instr_timer_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => instr_timer_i_2_n_0,
      Q => instr_timer,
      R => instr_timer_i_1_n_0
    );
instr_waitirq_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \mem_rdata_q[29]_i_5_n_0\,
      I1 => \mem_rdata_q[28]_i_5_n_0\,
      I2 => instr_waitirq_i_2_n_0,
      I3 => instr_waitirq_i_3_n_0,
      I4 => instr_auipc_i_2_n_0,
      I5 => instr_waitirq_i_4_n_0,
      O => instr_waitirq0
    );
instr_waitirq_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_5_n_0\,
      I1 => mem_axi_rdata(25),
      I2 => instr_retirq_i_6_n_0,
      I3 => mem_axi_rdata(9),
      I4 => instr_waitirq_i_5_n_0,
      O => instr_waitirq_i_2_n_0
    );
instr_waitirq_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_5_n_0\,
      I1 => mem_axi_rdata(27),
      I2 => instr_retirq_i_6_n_0,
      I3 => mem_axi_rdata(11),
      I4 => instr_waitirq_i_6_n_0,
      O => instr_waitirq_i_3_n_0
    );
instr_waitirq_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => instr_retirq_i_5_n_0,
      I1 => instr_retirq_i_4_n_0,
      I2 => instr_retirq_i_3_n_0,
      I3 => p_13_in(0),
      O => instr_waitirq_i_4_n_0
    );
instr_waitirq_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF404040"
    )
        port map (
      I0 => \mem_rdata_q[6]_i_5_n_0\,
      I1 => mem_la_secondword,
      I2 => \mem_rdata_q_reg_n_0_[9]\,
      I3 => \mem_rdata_q_reg_n_0_[25]\,
      I4 => \mem_rdata_q[11]_i_7_n_0\,
      O => instr_waitirq_i_5_n_0
    );
instr_waitirq_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF404040"
    )
        port map (
      I0 => \mem_rdata_q[6]_i_5_n_0\,
      I1 => mem_la_secondword,
      I2 => \mem_rdata_q_reg_n_0_[11]\,
      I3 => \mem_rdata_q_reg_n_0_[27]\,
      I4 => \mem_rdata_q[11]_i_7_n_0\,
      O => instr_waitirq_i_6_n_0
    );
instr_waitirq_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => instr_waitirq0,
      Q => instr_waitirq,
      R => '0'
    );
instr_xor_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[13]\,
      I1 => \mem_rdata_q_reg_n_0_[14]\,
      I2 => \mem_rdata_q_reg_n_0_[12]\,
      I3 => is_sll_srl_sra_i_4_n_0,
      O => instr_xor0
    );
instr_xor_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => instr_xor0,
      Q => instr_xor,
      R => trap_i_1_n_0
    );
instr_xori_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \mem_rdata_q_reg_n_0_[13]\,
      I1 => \mem_rdata_q_reg_n_0_[14]\,
      I2 => \mem_rdata_q_reg_n_0_[12]\,
      I3 => is_alu_reg_imm,
      O => instr_xori0
    );
instr_xori_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => instr_xori0,
      Q => instr_xori,
      R => trap_i_1_n_0
    );
irq_active_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => irq_active_reg_1,
      Q => \^irq_active_reg_0\,
      R => trap_i_1_n_0
    );
irq_delay_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => irq_delay,
      D => \^irq_active_reg_0\,
      Q => irq_delay_reg_n_0,
      R => trap_i_1_n_0
    );
\irq_mask[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \timer[31]_i_5_n_0\,
      I1 => reg_out1(0),
      O => \irq_mask[0]_i_1_n_0\
    );
\irq_mask[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \timer[31]_i_5_n_0\,
      I1 => reg_out1(10),
      O => \irq_mask[10]_i_1_n_0\
    );
\irq_mask[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \timer[31]_i_5_n_0\,
      I1 => reg_out1(11),
      O => \irq_mask[11]_i_1_n_0\
    );
\irq_mask[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \timer[31]_i_5_n_0\,
      I1 => reg_out1(12),
      O => \irq_mask[12]_i_1_n_0\
    );
\irq_mask[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \timer[31]_i_5_n_0\,
      I1 => reg_out1(13),
      O => \irq_mask[13]_i_1_n_0\
    );
\irq_mask[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \timer[31]_i_5_n_0\,
      I1 => reg_out1(14),
      O => \irq_mask[14]_i_1_n_0\
    );
\irq_mask[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \timer[31]_i_5_n_0\,
      I1 => reg_out1(15),
      O => \irq_mask[15]_i_1_n_0\
    );
\irq_mask[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \timer[31]_i_5_n_0\,
      I1 => reg_out1(16),
      O => \irq_mask[16]_i_1_n_0\
    );
\irq_mask[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \timer[31]_i_5_n_0\,
      I1 => reg_out1(17),
      O => \irq_mask[17]_i_1_n_0\
    );
\irq_mask[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \timer[31]_i_5_n_0\,
      I1 => reg_out1(18),
      O => \irq_mask[18]_i_1_n_0\
    );
\irq_mask[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \timer[31]_i_5_n_0\,
      I1 => reg_out1(19),
      O => \irq_mask[19]_i_1_n_0\
    );
\irq_mask[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \timer[31]_i_5_n_0\,
      I1 => reg_out1(1),
      O => \irq_mask[1]_i_1_n_0\
    );
\irq_mask[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \timer[31]_i_5_n_0\,
      I1 => reg_out1(20),
      O => \irq_mask[20]_i_1_n_0\
    );
\irq_mask[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \timer[31]_i_5_n_0\,
      I1 => reg_out1(21),
      O => \irq_mask[21]_i_1_n_0\
    );
\irq_mask[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \timer[31]_i_5_n_0\,
      I1 => reg_out1(22),
      O => \irq_mask[22]_i_1_n_0\
    );
\irq_mask[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \timer[31]_i_5_n_0\,
      I1 => reg_out1(23),
      O => \irq_mask[23]_i_1_n_0\
    );
\irq_mask[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \timer[31]_i_5_n_0\,
      I1 => reg_out1(24),
      O => \irq_mask[24]_i_1_n_0\
    );
\irq_mask[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \timer[31]_i_5_n_0\,
      I1 => reg_out1(25),
      O => \irq_mask[25]_i_1_n_0\
    );
\irq_mask[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \timer[31]_i_5_n_0\,
      I1 => reg_out1(26),
      O => \irq_mask[26]_i_1_n_0\
    );
\irq_mask[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \timer[31]_i_5_n_0\,
      I1 => reg_out1(27),
      O => \irq_mask[27]_i_1_n_0\
    );
\irq_mask[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \timer[31]_i_5_n_0\,
      I1 => reg_out1(28),
      O => \irq_mask[28]_i_1_n_0\
    );
\irq_mask[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \timer[31]_i_5_n_0\,
      I1 => reg_out1(29),
      O => \irq_mask[29]_i_1_n_0\
    );
\irq_mask[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \timer[31]_i_5_n_0\,
      I1 => reg_out1(2),
      O => \irq_mask[2]_i_1_n_0\
    );
\irq_mask[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \timer[31]_i_5_n_0\,
      I1 => reg_out1(30),
      O => \irq_mask[30]_i_1_n_0\
    );
\irq_mask[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^cpu_state_reg[6]_0\(3),
      I1 => instr_maskirq,
      O => irq_mask
    );
\irq_mask[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \timer[31]_i_5_n_0\,
      I1 => reg_out1(31),
      O => \irq_mask[31]_i_2_n_0\
    );
\irq_mask[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \timer[31]_i_5_n_0\,
      I1 => reg_out1(3),
      O => \irq_mask[3]_i_1_n_0\
    );
\irq_mask[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \timer[31]_i_5_n_0\,
      I1 => reg_out1(4),
      O => \irq_mask[4]_i_1_n_0\
    );
\irq_mask[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \timer[31]_i_5_n_0\,
      I1 => reg_out1(5),
      O => \irq_mask[5]_i_1_n_0\
    );
\irq_mask[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \timer[31]_i_5_n_0\,
      I1 => reg_out1(6),
      O => \irq_mask[6]_i_1_n_0\
    );
\irq_mask[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \timer[31]_i_5_n_0\,
      I1 => reg_out1(7),
      O => \irq_mask[7]_i_1_n_0\
    );
\irq_mask[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \timer[31]_i_5_n_0\,
      I1 => reg_out1(8),
      O => \irq_mask[8]_i_1_n_0\
    );
\irq_mask[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \timer[31]_i_5_n_0\,
      I1 => reg_out1(9),
      O => \irq_mask[9]_i_1_n_0\
    );
\irq_mask_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[0]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[0]\,
      S => trap_i_1_n_0
    );
\irq_mask_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[10]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[10]\,
      S => trap_i_1_n_0
    );
\irq_mask_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[11]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[11]\,
      S => trap_i_1_n_0
    );
\irq_mask_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[12]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[12]\,
      S => trap_i_1_n_0
    );
\irq_mask_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[13]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[13]\,
      S => trap_i_1_n_0
    );
\irq_mask_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[14]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[14]\,
      S => trap_i_1_n_0
    );
\irq_mask_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[15]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[15]\,
      S => trap_i_1_n_0
    );
\irq_mask_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[16]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[16]\,
      S => trap_i_1_n_0
    );
\irq_mask_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[17]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[17]\,
      S => trap_i_1_n_0
    );
\irq_mask_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[18]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[18]\,
      S => trap_i_1_n_0
    );
\irq_mask_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[19]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[19]\,
      S => trap_i_1_n_0
    );
\irq_mask_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[1]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[1]\,
      S => trap_i_1_n_0
    );
\irq_mask_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[20]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[20]\,
      S => trap_i_1_n_0
    );
\irq_mask_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[21]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[21]\,
      S => trap_i_1_n_0
    );
\irq_mask_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[22]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[22]\,
      S => trap_i_1_n_0
    );
\irq_mask_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[23]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[23]\,
      S => trap_i_1_n_0
    );
\irq_mask_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[24]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[24]\,
      S => trap_i_1_n_0
    );
\irq_mask_reg[25]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[25]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[25]\,
      S => trap_i_1_n_0
    );
\irq_mask_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[26]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[26]\,
      S => trap_i_1_n_0
    );
\irq_mask_reg[27]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[27]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[27]\,
      S => trap_i_1_n_0
    );
\irq_mask_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[28]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[28]\,
      S => trap_i_1_n_0
    );
\irq_mask_reg[29]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[29]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[29]\,
      S => trap_i_1_n_0
    );
\irq_mask_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[2]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[2]\,
      S => trap_i_1_n_0
    );
\irq_mask_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[30]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[30]\,
      S => trap_i_1_n_0
    );
\irq_mask_reg[31]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[31]_i_2_n_0\,
      Q => \irq_mask_reg_n_0_[31]\,
      S => trap_i_1_n_0
    );
\irq_mask_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[3]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[3]\,
      S => trap_i_1_n_0
    );
\irq_mask_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[4]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[4]\,
      S => trap_i_1_n_0
    );
\irq_mask_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[5]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[5]\,
      S => trap_i_1_n_0
    );
\irq_mask_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[6]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[6]\,
      S => trap_i_1_n_0
    );
\irq_mask_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[7]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[7]\,
      S => trap_i_1_n_0
    );
\irq_mask_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[8]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[8]\,
      S => trap_i_1_n_0
    );
\irq_mask_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => irq_mask,
      D => \irq_mask[9]_i_1_n_0\,
      Q => \irq_mask_reg_n_0_[9]\,
      S => trap_i_1_n_0
    );
\irq_pending[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0E0F0A0F0A0F0A0"
    )
        port map (
      I0 => irq(0),
      I1 => \timer[31]_i_3_n_0\,
      I2 => \irq_pending[0]_i_2_n_0\,
      I3 => irq_pending(0),
      I4 => \irq_pending[0]_i_3_n_0\,
      I5 => \irq_pending[0]_i_4_n_0\,
      O => next_irq_pending(0)
    );
\irq_pending[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \timer_reg_n_0_[28]\,
      I1 => \timer_reg_n_0_[29]\,
      I2 => \timer_reg_n_0_[30]\,
      I3 => \timer_reg_n_0_[31]\,
      I4 => \irq_pending[0]_i_11_n_0\,
      O => \irq_pending[0]_i_10_n_0\
    );
\irq_pending[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \timer_reg_n_0_[27]\,
      I1 => \timer_reg_n_0_[26]\,
      I2 => \timer_reg_n_0_[25]\,
      I3 => \timer_reg_n_0_[24]\,
      O => \irq_pending[0]_i_11_n_0\
    );
\irq_pending[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFDFFFF"
    )
        port map (
      I0 => \^cpu_state_reg[6]_0\(4),
      I1 => \^irq_state_reg[0]_0\,
      I2 => \^latched_store_reg_0\,
      I3 => \^latched_branch_reg_0\,
      I4 => \irq_state_reg_n_0_[1]\,
      I5 => \irq_mask_reg_n_0_[0]\,
      O => \irq_pending[0]_i_2_n_0\
    );
\irq_pending[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \irq_pending[0]_i_5_n_0\,
      I1 => \timer_reg_n_0_[1]\,
      I2 => \timer_reg_n_0_[0]\,
      I3 => \irq_pending[0]_i_6_n_0\,
      I4 => \irq_pending[0]_i_7_n_0\,
      I5 => \irq_pending[0]_i_8_n_0\,
      O => \irq_pending[0]_i_3_n_0\
    );
\irq_pending[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \irq_pending[0]_i_9_n_0\,
      I1 => \timer_reg_n_0_[17]\,
      I2 => \timer_reg_n_0_[16]\,
      I3 => \timer_reg_n_0_[19]\,
      I4 => \timer_reg_n_0_[18]\,
      I5 => \irq_pending[0]_i_10_n_0\,
      O => \irq_pending[0]_i_4_n_0\
    );
\irq_pending[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \timer_reg_n_0_[7]\,
      I1 => \timer_reg_n_0_[6]\,
      I2 => \timer_reg_n_0_[5]\,
      I3 => \timer_reg_n_0_[4]\,
      O => \irq_pending[0]_i_5_n_0\
    );
\irq_pending[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \timer_reg_n_0_[2]\,
      I1 => \timer_reg_n_0_[3]\,
      O => \irq_pending[0]_i_6_n_0\
    );
\irq_pending[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \timer_reg_n_0_[11]\,
      I1 => \timer_reg_n_0_[10]\,
      I2 => \timer_reg_n_0_[9]\,
      I3 => \timer_reg_n_0_[8]\,
      O => \irq_pending[0]_i_7_n_0\
    );
\irq_pending[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \timer_reg_n_0_[15]\,
      I1 => \timer_reg_n_0_[14]\,
      I2 => \timer_reg_n_0_[13]\,
      I3 => \timer_reg_n_0_[12]\,
      O => \irq_pending[0]_i_8_n_0\
    );
\irq_pending[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \timer_reg_n_0_[23]\,
      I1 => \timer_reg_n_0_[22]\,
      I2 => \timer_reg_n_0_[21]\,
      I3 => \timer_reg_n_0_[20]\,
      O => \irq_pending[0]_i_9_n_0\
    );
\irq_pending[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEE0"
    )
        port map (
      I0 => \irq_pending[31]_i_2_n_0\,
      I1 => \irq_mask_reg_n_0_[10]\,
      I2 => irq(10),
      I3 => irq_pending(10),
      O => next_irq_pending(10)
    );
\irq_pending[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEE0"
    )
        port map (
      I0 => \irq_pending[31]_i_2_n_0\,
      I1 => \irq_mask_reg_n_0_[11]\,
      I2 => irq(11),
      I3 => irq_pending(11),
      O => next_irq_pending(11)
    );
\irq_pending[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEE0"
    )
        port map (
      I0 => \irq_pending[31]_i_2_n_0\,
      I1 => \irq_mask_reg_n_0_[12]\,
      I2 => irq(12),
      I3 => irq_pending(12),
      O => next_irq_pending(12)
    );
\irq_pending[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEE0"
    )
        port map (
      I0 => \irq_pending[31]_i_2_n_0\,
      I1 => \irq_mask_reg_n_0_[13]\,
      I2 => irq(13),
      I3 => irq_pending(13),
      O => next_irq_pending(13)
    );
\irq_pending[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEE0"
    )
        port map (
      I0 => \irq_pending[31]_i_2_n_0\,
      I1 => \irq_mask_reg_n_0_[14]\,
      I2 => irq(14),
      I3 => irq_pending(14),
      O => next_irq_pending(14)
    );
\irq_pending[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEE0"
    )
        port map (
      I0 => \irq_pending[31]_i_2_n_0\,
      I1 => \irq_mask_reg_n_0_[15]\,
      I2 => irq(15),
      I3 => irq_pending(15),
      O => next_irq_pending(15)
    );
\irq_pending[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEE0"
    )
        port map (
      I0 => \irq_pending[31]_i_2_n_0\,
      I1 => \irq_mask_reg_n_0_[16]\,
      I2 => irq(16),
      I3 => irq_pending(16),
      O => next_irq_pending(16)
    );
\irq_pending[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEE0"
    )
        port map (
      I0 => \irq_pending[31]_i_2_n_0\,
      I1 => \irq_mask_reg_n_0_[17]\,
      I2 => irq(17),
      I3 => irq_pending(17),
      O => next_irq_pending(17)
    );
\irq_pending[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEE0"
    )
        port map (
      I0 => \irq_pending[31]_i_2_n_0\,
      I1 => \irq_mask_reg_n_0_[18]\,
      I2 => irq(18),
      I3 => irq_pending(18),
      O => next_irq_pending(18)
    );
\irq_pending[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEE0"
    )
        port map (
      I0 => \irq_pending[31]_i_2_n_0\,
      I1 => \irq_mask_reg_n_0_[19]\,
      I2 => irq(19),
      I3 => irq_pending(19),
      O => next_irq_pending(19)
    );
\irq_pending[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEF0FEFEFEFE"
    )
        port map (
      I0 => irq(1),
      I1 => irq_pending(1),
      I2 => \irq_pending[1]_i_2_n_0\,
      I3 => \irq_pending[1]_i_3_n_0\,
      I4 => \irq_mask_reg_n_0_[1]\,
      I5 => \^cpu_state_reg[6]_0\(4),
      O => next_irq_pending(1)
    );
\irq_pending[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \^irq_active_reg_0\,
      I1 => \irq_mask_reg_n_0_[1]\,
      I2 => \^cpu_state_reg[6]_0\(3),
      I3 => \^cpu_state_reg[6]_0\(4),
      I4 => instr_trap,
      O => \irq_pending[1]_i_2_n_0\
    );
\irq_pending[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \^irq_state_reg[0]_0\,
      I1 => \^latched_store_reg_0\,
      I2 => \^latched_branch_reg_0\,
      I3 => \irq_state_reg_n_0_[1]\,
      O => \irq_pending[1]_i_3_n_0\
    );
\irq_pending[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEE0"
    )
        port map (
      I0 => \irq_pending[31]_i_2_n_0\,
      I1 => \irq_mask_reg_n_0_[20]\,
      I2 => irq(20),
      I3 => irq_pending(20),
      O => next_irq_pending(20)
    );
\irq_pending[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEE0"
    )
        port map (
      I0 => \irq_pending[31]_i_2_n_0\,
      I1 => \irq_mask_reg_n_0_[21]\,
      I2 => irq(21),
      I3 => irq_pending(21),
      O => next_irq_pending(21)
    );
\irq_pending[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEE0"
    )
        port map (
      I0 => \irq_pending[31]_i_2_n_0\,
      I1 => \irq_mask_reg_n_0_[22]\,
      I2 => irq(22),
      I3 => irq_pending(22),
      O => next_irq_pending(22)
    );
\irq_pending[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEE0"
    )
        port map (
      I0 => \irq_pending[31]_i_2_n_0\,
      I1 => \irq_mask_reg_n_0_[23]\,
      I2 => irq(23),
      I3 => irq_pending(23),
      O => next_irq_pending(23)
    );
\irq_pending[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEE0"
    )
        port map (
      I0 => \irq_pending[31]_i_2_n_0\,
      I1 => \irq_mask_reg_n_0_[24]\,
      I2 => irq(24),
      I3 => irq_pending(24),
      O => next_irq_pending(24)
    );
\irq_pending[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEE0"
    )
        port map (
      I0 => \irq_pending[31]_i_2_n_0\,
      I1 => \irq_mask_reg_n_0_[25]\,
      I2 => irq(25),
      I3 => irq_pending(25),
      O => next_irq_pending(25)
    );
\irq_pending[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEE0"
    )
        port map (
      I0 => \irq_pending[31]_i_2_n_0\,
      I1 => \irq_mask_reg_n_0_[26]\,
      I2 => irq(26),
      I3 => irq_pending(26),
      O => next_irq_pending(26)
    );
\irq_pending[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEE0"
    )
        port map (
      I0 => \irq_pending[31]_i_2_n_0\,
      I1 => \irq_mask_reg_n_0_[27]\,
      I2 => irq(27),
      I3 => irq_pending(27),
      O => next_irq_pending(27)
    );
\irq_pending[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEE0"
    )
        port map (
      I0 => \irq_pending[31]_i_2_n_0\,
      I1 => \irq_mask_reg_n_0_[28]\,
      I2 => irq(28),
      I3 => irq_pending(28),
      O => next_irq_pending(28)
    );
\irq_pending[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEE0"
    )
        port map (
      I0 => \irq_pending[31]_i_2_n_0\,
      I1 => \irq_mask_reg_n_0_[29]\,
      I2 => irq(29),
      I3 => irq_pending(29),
      O => next_irq_pending(29)
    );
\irq_pending[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEE0"
    )
        port map (
      I0 => \irq_pending[31]_i_2_n_0\,
      I1 => \irq_mask_reg_n_0_[2]\,
      I2 => irq(2),
      I3 => irq_pending(2),
      O => next_irq_pending(2)
    );
\irq_pending[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEE0"
    )
        port map (
      I0 => \irq_pending[31]_i_2_n_0\,
      I1 => \irq_mask_reg_n_0_[30]\,
      I2 => irq(30),
      I3 => irq_pending(30),
      O => next_irq_pending(30)
    );
\irq_pending[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEE0"
    )
        port map (
      I0 => \irq_pending[31]_i_2_n_0\,
      I1 => \irq_mask_reg_n_0_[31]\,
      I2 => irq(31),
      I3 => irq_pending(31),
      O => next_irq_pending(31)
    );
\irq_pending[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDFFFF"
    )
        port map (
      I0 => \irq_state_reg_n_0_[1]\,
      I1 => \^latched_branch_reg_0\,
      I2 => \^latched_store_reg_0\,
      I3 => \^irq_state_reg[0]_0\,
      I4 => \^cpu_state_reg[6]_0\(4),
      O => \irq_pending[31]_i_2_n_0\
    );
\irq_pending[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEE0"
    )
        port map (
      I0 => \irq_pending[31]_i_2_n_0\,
      I1 => \irq_mask_reg_n_0_[3]\,
      I2 => irq(3),
      I3 => irq_pending(3),
      O => next_irq_pending(3)
    );
\irq_pending[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEE0"
    )
        port map (
      I0 => \irq_pending[31]_i_2_n_0\,
      I1 => \irq_mask_reg_n_0_[4]\,
      I2 => irq(4),
      I3 => irq_pending(4),
      O => next_irq_pending(4)
    );
\irq_pending[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEE0"
    )
        port map (
      I0 => \irq_pending[31]_i_2_n_0\,
      I1 => \irq_mask_reg_n_0_[5]\,
      I2 => irq(5),
      I3 => irq_pending(5),
      O => next_irq_pending(5)
    );
\irq_pending[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEE0"
    )
        port map (
      I0 => \irq_pending[31]_i_2_n_0\,
      I1 => \irq_mask_reg_n_0_[6]\,
      I2 => irq(6),
      I3 => irq_pending(6),
      O => next_irq_pending(6)
    );
\irq_pending[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEE0"
    )
        port map (
      I0 => \irq_pending[31]_i_2_n_0\,
      I1 => \irq_mask_reg_n_0_[7]\,
      I2 => irq(7),
      I3 => irq_pending(7),
      O => next_irq_pending(7)
    );
\irq_pending[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEE0"
    )
        port map (
      I0 => \irq_pending[31]_i_2_n_0\,
      I1 => \irq_mask_reg_n_0_[8]\,
      I2 => irq(8),
      I3 => irq_pending(8),
      O => next_irq_pending(8)
    );
\irq_pending[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEE0"
    )
        port map (
      I0 => \irq_pending[31]_i_2_n_0\,
      I1 => \irq_mask_reg_n_0_[9]\,
      I2 => irq(9),
      I3 => irq_pending(9),
      O => next_irq_pending(9)
    );
\irq_pending_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => next_irq_pending(0),
      Q => irq_pending(0),
      R => trap_i_1_n_0
    );
\irq_pending_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => next_irq_pending(10),
      Q => irq_pending(10),
      R => trap_i_1_n_0
    );
\irq_pending_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => next_irq_pending(11),
      Q => irq_pending(11),
      R => trap_i_1_n_0
    );
\irq_pending_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => next_irq_pending(12),
      Q => irq_pending(12),
      R => trap_i_1_n_0
    );
\irq_pending_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => next_irq_pending(13),
      Q => irq_pending(13),
      R => trap_i_1_n_0
    );
\irq_pending_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => next_irq_pending(14),
      Q => irq_pending(14),
      R => trap_i_1_n_0
    );
\irq_pending_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => next_irq_pending(15),
      Q => irq_pending(15),
      R => trap_i_1_n_0
    );
\irq_pending_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => next_irq_pending(16),
      Q => irq_pending(16),
      R => trap_i_1_n_0
    );
\irq_pending_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => next_irq_pending(17),
      Q => irq_pending(17),
      R => trap_i_1_n_0
    );
\irq_pending_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => next_irq_pending(18),
      Q => irq_pending(18),
      R => trap_i_1_n_0
    );
\irq_pending_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => next_irq_pending(19),
      Q => irq_pending(19),
      R => trap_i_1_n_0
    );
\irq_pending_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => next_irq_pending(1),
      Q => irq_pending(1),
      R => trap_i_1_n_0
    );
\irq_pending_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => next_irq_pending(20),
      Q => irq_pending(20),
      R => trap_i_1_n_0
    );
\irq_pending_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => next_irq_pending(21),
      Q => irq_pending(21),
      R => trap_i_1_n_0
    );
\irq_pending_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => next_irq_pending(22),
      Q => irq_pending(22),
      R => trap_i_1_n_0
    );
\irq_pending_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => next_irq_pending(23),
      Q => irq_pending(23),
      R => trap_i_1_n_0
    );
\irq_pending_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => next_irq_pending(24),
      Q => irq_pending(24),
      R => trap_i_1_n_0
    );
\irq_pending_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => next_irq_pending(25),
      Q => irq_pending(25),
      R => trap_i_1_n_0
    );
\irq_pending_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => next_irq_pending(26),
      Q => irq_pending(26),
      R => trap_i_1_n_0
    );
\irq_pending_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => next_irq_pending(27),
      Q => irq_pending(27),
      R => trap_i_1_n_0
    );
\irq_pending_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => next_irq_pending(28),
      Q => irq_pending(28),
      R => trap_i_1_n_0
    );
\irq_pending_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => next_irq_pending(29),
      Q => irq_pending(29),
      R => trap_i_1_n_0
    );
\irq_pending_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => next_irq_pending(2),
      Q => irq_pending(2),
      R => trap_i_1_n_0
    );
\irq_pending_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => next_irq_pending(30),
      Q => irq_pending(30),
      R => trap_i_1_n_0
    );
\irq_pending_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => next_irq_pending(31),
      Q => irq_pending(31),
      R => trap_i_1_n_0
    );
\irq_pending_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => next_irq_pending(3),
      Q => irq_pending(3),
      R => trap_i_1_n_0
    );
\irq_pending_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => next_irq_pending(4),
      Q => irq_pending(4),
      R => trap_i_1_n_0
    );
\irq_pending_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => next_irq_pending(5),
      Q => irq_pending(5),
      R => trap_i_1_n_0
    );
\irq_pending_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => next_irq_pending(6),
      Q => irq_pending(6),
      R => trap_i_1_n_0
    );
\irq_pending_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => next_irq_pending(7),
      Q => irq_pending(7),
      R => trap_i_1_n_0
    );
\irq_pending_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => next_irq_pending(8),
      Q => irq_pending(8),
      R => trap_i_1_n_0
    );
\irq_pending_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => next_irq_pending(9),
      Q => irq_pending(9),
      R => trap_i_1_n_0
    );
\irq_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F40"
    )
        port map (
      I0 => \irq_state_reg_n_0_[1]\,
      I1 => \^cpu_state_reg[6]_0\(4),
      I2 => \^irq_delay_reg_0\,
      I3 => \^irq_state_reg[0]_0\,
      O => \irq_state[0]_i_1_n_0\
    );
\irq_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F80"
    )
        port map (
      I0 => \^irq_state_reg[0]_0\,
      I1 => \^cpu_state_reg[6]_0\(4),
      I2 => \^irq_delay_reg_0\,
      I3 => \irq_state_reg_n_0_[1]\,
      O => \irq_state[1]_i_1_n_0\
    );
\irq_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \irq_state[0]_i_1_n_0\,
      Q => \^irq_state_reg[0]_0\,
      R => trap_i_1_n_0
    );
\irq_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \irq_state[1]_i_1_n_0\,
      Q => \irq_state_reg_n_0_[1]\,
      R => trap_i_1_n_0
    );
is_alu_reg_imm_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFC00FCFEFC"
    )
        port map (
      I0 => is_alu_reg_imm_i_2_n_0,
      I1 => is_alu_reg_imm_i_3_n_0,
      I2 => is_alu_reg_imm_i_4_n_0,
      I3 => \mem_rdata_q[0]_i_1_n_0\,
      I4 => \mem_rdata_q[1]_i_1_n_0\,
      I5 => is_alu_reg_imm_i_5_n_0,
      O => is_alu_reg_imm_i_1_n_0
    );
is_alu_reg_imm_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010101010100"
    )
        port map (
      I0 => \mem_rdata_q[26]_i_7_n_0\,
      I1 => \mem_rdata_q[13]_i_6_n_0\,
      I2 => \^mem_axi_rdata[15]\(1),
      I3 => \mem_rdata_q[9]_i_3_n_0\,
      I4 => \mem_rdata_q[7]_i_2_n_0\,
      I5 => p_3_in(0),
      O => is_alu_reg_imm_i_10_n_0
    );
is_alu_reg_imm_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^mem_axi_rdata[15]\(1),
      I1 => p_5_in(0),
      I2 => \^mem_axi_rdata[15]\(0),
      I3 => \mem_rdata_q[1]_i_1_n_0\,
      I4 => \mem_rdata_q[0]_i_1_n_0\,
      O => is_alu_reg_imm_i_11_n_0
    );
is_alu_reg_imm_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_3_in(2),
      I1 => p_3_in(1),
      O => is_alu_reg_imm1
    );
is_alu_reg_imm_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000FE"
    )
        port map (
      I0 => \^mem_axi_rdata[15]\(0),
      I1 => p_5_in(0),
      I2 => \^mem_axi_rdata[15]\(1),
      I3 => \mem_rdata_q[1]_i_1_n_0\,
      I4 => \mem_rdata_q[0]_i_1_n_0\,
      O => is_alu_reg_imm_i_13_n_0
    );
is_alu_reg_imm_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \mem_rdata_q[0]_i_1_n_0\,
      I1 => \mem_rdata_q[1]_i_1_n_0\,
      O => is_alu_reg_imm_i_14_n_0
    );
is_alu_reg_imm_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => mem_axi_rdata(21),
      I1 => \mem_rdata_q[11]_i_6_n_0\,
      I2 => mem_axi_rdata(5),
      I3 => \mem_rdata_q[11]_i_5_n_0\,
      O => is_alu_reg_imm_i_15_n_0
    );
is_alu_reg_imm_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => mem_axi_rdata(22),
      I1 => \mem_rdata_q[11]_i_6_n_0\,
      I2 => mem_axi_rdata(6),
      I3 => \mem_rdata_q[11]_i_5_n_0\,
      O => is_alu_reg_imm_i_16_n_0
    );
is_alu_reg_imm_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF111F"
    )
        port map (
      I0 => is_alu_reg_imm_i_6_n_0,
      I1 => \mem_rdata_q[19]_i_4_n_0\,
      I2 => \^mem_axi_rdata[15]\(1),
      I3 => p_5_in(0),
      I4 => is_alu_reg_imm_i_5_n_0,
      I5 => is_alu_reg_imm_i_7_n_0,
      O => is_alu_reg_imm_i_2_n_0
    );
is_alu_reg_imm_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F000000EE00"
    )
        port map (
      I0 => \mem_rdata_q[8]_i_2_n_0\,
      I1 => is_alu_reg_imm_i_8_n_0,
      I2 => p_3_in(2),
      I3 => is_alu_reg_imm_i_9_n_0,
      I4 => \mem_rdata_q[0]_i_1_n_0\,
      I5 => \mem_rdata_q[1]_i_1_n_0\,
      O => is_alu_reg_imm_i_3_n_0
    );
is_alu_reg_imm_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEAEAEFFFFAEAE"
    )
        port map (
      I0 => is_alu_reg_imm_i_10_n_0,
      I1 => is_alu_reg_imm_i_11_n_0,
      I2 => is_alu_reg_imm1,
      I3 => is_alu_reg_imm_i_13_n_0,
      I4 => is_alu_reg_imm_i_5_n_0,
      I5 => is_alu_reg_imm_i_14_n_0,
      O => is_alu_reg_imm_i_4_n_0
    );
is_alu_reg_imm_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => p_11_in,
      I1 => p_13_in(1),
      I2 => p_13_in(0),
      I3 => p_12_in,
      I4 => p_10_in,
      I5 => compressed_instr_i_1_n_0,
      O => is_alu_reg_imm_i_5_n_0
    );
is_alu_reg_imm_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDDDDDDDDF"
    )
        port map (
      I0 => \^mem_axi_rdata[15]\(0),
      I1 => \^mem_axi_rdata[15]\(1),
      I2 => p_3_in(2),
      I3 => \mem_rdata_q[31]_i_26_n_0\,
      I4 => p_10_in,
      I5 => p_12_in,
      O => is_alu_reg_imm_i_6_n_0
    );
is_alu_reg_imm_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01010003"
    )
        port map (
      I0 => p_3_in(0),
      I1 => p_5_in(0),
      I2 => \^mem_axi_rdata[15]\(0),
      I3 => p_3_in(2),
      I4 => p_3_in(1),
      O => is_alu_reg_imm_i_7_n_0
    );
is_alu_reg_imm_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => is_alu_reg_imm_i_15_n_0,
      I1 => \mem_rdata_q[5]_i_2_n_0\,
      I2 => is_alu_reg_imm_i_16_n_0,
      I3 => \mem_rdata_q[6]_i_6_n_0\,
      O => is_alu_reg_imm_i_8_n_0
    );
is_alu_reg_imm_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^mem_axi_rdata[15]\(0),
      I1 => p_5_in(0),
      I2 => \^mem_axi_rdata[15]\(1),
      O => is_alu_reg_imm_i_9_n_0
    );
is_alu_reg_imm_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => is_alu_reg_imm_i_1_n_0,
      Q => is_alu_reg_imm,
      R => '0'
    );
is_alu_reg_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF00FFC7FF00"
    )
        port map (
      I0 => p_5_in(0),
      I1 => \mem_rdata_q[0]_i_1_n_0\,
      I2 => \mem_rdata_q[1]_i_1_n_0\,
      I3 => is_alu_reg_reg_i_2_n_0,
      I4 => is_alu_reg_reg_i_3_n_0,
      I5 => is_alu_reg_reg_i_4_n_0,
      O => is_alu_reg_reg_i_1_n_0
    );
is_alu_reg_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A0A0FCCC0000"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_17_n_0\,
      I1 => is_alu_reg_reg_i_3_n_0,
      I2 => instr_jalr_i_4_n_0,
      I3 => is_alu_reg_reg_i_5_n_0,
      I4 => \mem_rdata_q[1]_i_1_n_0\,
      I5 => \mem_rdata_q[0]_i_1_n_0\,
      O => is_alu_reg_reg_i_2_n_0
    );
is_alu_reg_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => p_12_in,
      I1 => p_10_in,
      I2 => compressed_instr_i_1_n_0,
      I3 => p_11_in,
      I4 => p_13_in(1),
      I5 => p_13_in(0),
      O => is_alu_reg_reg_i_3_n_0
    );
is_alu_reg_reg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => p_5_in(0),
      I1 => \mem_rdata_q[0]_i_1_n_0\,
      I2 => \mem_rdata_q[1]_i_1_n_0\,
      O => is_alu_reg_reg_i_4_n_0
    );
is_alu_reg_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_13_in(0),
      I1 => p_11_in,
      I2 => p_13_in(1),
      I3 => p_10_in,
      I4 => p_12_in,
      O => is_alu_reg_reg_i_5_n_0
    );
is_alu_reg_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => is_alu_reg_reg_i_1_n_0,
      Q => is_alu_reg_reg,
      R => '0'
    );
is_beq_bne_blt_bge_bltu_bgeu_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_rdata_q[0]_i_1_n_0\,
      I1 => \mem_rdata_q[1]_i_1_n_0\,
      O => mem_axi_rdata_0_sn_1
    );
is_beq_bne_blt_bge_bltu_bgeu_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => p_13_in(1),
      I1 => p_11_in,
      I2 => p_13_in(0),
      I3 => p_12_in,
      I4 => p_10_in,
      I5 => compressed_instr_i_1_n_0,
      O => mem_axi_rdata_4_sn_1
    );
is_beq_bne_blt_bge_bltu_bgeu_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => is_beq_bne_blt_bge_bltu_bgeu_reg_1,
      Q => \^is_beq_bne_blt_bge_bltu_bgeu\,
      R => trap_i_1_n_0
    );
is_compare_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A8A8A00"
    )
        port map (
      I0 => resetn,
      I1 => decoder_pseudo_trigger_reg_n_0,
      I2 => decoder_trigger_reg_n_0,
      I3 => \^is_beq_bne_blt_bge_bltu_bgeu\,
      I4 => is_compare_i_2_n_0,
      O => is_compare_i_1_n_0
    );
is_compare_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => instr_sltu,
      I1 => instr_sltiu,
      I2 => instr_slt,
      I3 => instr_slti,
      O => is_compare_i_2_n_0
    );
is_compare_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => is_compare_i_1_n_0,
      Q => is_compare,
      R => '0'
    );
is_jalr_addi_slti_sltiu_xori_ori_andi_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF8A"
    )
        port map (
      I0 => is_alu_reg_imm,
      I1 => \mem_rdata_q_reg_n_0_[13]\,
      I2 => \mem_rdata_q_reg_n_0_[12]\,
      I3 => \^instr_jalr\,
      O => is_jalr_addi_slti_sltiu_xori_ori_andi0
    );
is_jalr_addi_slti_sltiu_xori_ori_andi_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => is_jalr_addi_slti_sltiu_xori_ori_andi0,
      Q => is_jalr_addi_slti_sltiu_xori_ori_andi,
      R => '0'
    );
is_lb_lh_lw_lbu_lhu_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00FF80FFC0"
    )
        port map (
      I0 => mem_rdata_q3,
      I1 => \^mem_axi_rdata[15]\(0),
      I2 => is_lb_lh_lw_lbu_lhu_i_2_n_0,
      I3 => is_lb_lh_lw_lbu_lhu_i_3_n_0,
      I4 => \mem_rdata_q[1]_i_1_n_0\,
      I5 => \mem_rdata_q[0]_i_1_n_0\,
      O => is_lb_lh_lw_lbu_lhu_i_1_n_0
    );
is_lb_lh_lw_lbu_lhu_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => is_lb_lh_lw_lbu_lhu_i_4_n_0,
      I1 => instr_jal_i_5_n_0,
      I2 => is_lb_lh_lw_lbu_lhu_i_5_n_0,
      I3 => \mem_rdata_q[19]_i_8_n_0\,
      O => is_lb_lh_lw_lbu_lhu_i_2_n_0
    );
is_lb_lh_lw_lbu_lhu_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => instr_auipc_i_2_n_0,
      I1 => p_13_in(0),
      I2 => p_11_in,
      I3 => p_13_in(1),
      O => is_lb_lh_lw_lbu_lhu_i_3_n_0
    );
is_lb_lh_lw_lbu_lhu_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => mem_axi_rdata(29),
      I1 => \mem_rdata_q[11]_i_6_n_0\,
      I2 => mem_axi_rdata(13),
      I3 => \mem_rdata_q[11]_i_5_n_0\,
      O => is_lb_lh_lw_lbu_lhu_i_4_n_0
    );
is_lb_lh_lw_lbu_lhu_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => mem_axi_rdata(31),
      I1 => \mem_rdata_q[11]_i_6_n_0\,
      I2 => mem_axi_rdata(15),
      I3 => \mem_rdata_q[11]_i_5_n_0\,
      O => is_lb_lh_lw_lbu_lhu_i_5_n_0
    );
is_lb_lh_lw_lbu_lhu_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => is_lb_lh_lw_lbu_lhu_i_1_n_0,
      Q => is_lb_lh_lw_lbu_lhu,
      R => '0'
    );
is_lbu_lhu_lw_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => instr_lbu,
      I1 => instr_lhu,
      I2 => instr_lw,
      O => is_lbu_lhu_lw_i_1_n_0
    );
is_lbu_lhu_lw_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => is_lbu_lhu_lw_i_1_n_0,
      Q => is_lbu_lhu_lw,
      R => '0'
    );
is_lui_auipc_jal_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => instr_lui,
      I1 => instr_auipc,
      I2 => instr_jal,
      O => \^instr_lui_reg_0\
    );
is_lui_auipc_jal_jalr_addi_add_sub_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => is_lui_auipc_jal_jalr_addi_add_sub_reg_0,
      Q => is_lui_auipc_jal_jalr_addi_add_sub,
      R => '0'
    );
is_lui_auipc_jal_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^instr_lui_reg_0\,
      Q => is_lui_auipc_jal,
      R => '0'
    );
is_sb_sh_sw_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_do_rinst_reg_n_0,
      I1 => \^mem_done\,
      O => \^instr_lui0\
    );
is_sb_sh_sw_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2200F0F0"
    )
        port map (
      I0 => is_sb_sh_sw_i_4_n_0,
      I1 => p_10_in,
      I2 => is_sb_sh_sw_i_5_n_0,
      I3 => \mem_rdata_q[1]_i_1_n_0\,
      I4 => \mem_rdata_q[0]_i_1_n_0\,
      O => is_sb_sh_sw_i_2_n_0
    );
is_sb_sh_sw_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88080808"
    )
        port map (
      I0 => resetn,
      I1 => mem_done17_out,
      I2 => p_72_in,
      I3 => compressed_instr_i_1_n_0,
      I4 => data10,
      O => \^mem_done\
    );
is_sb_sh_sw_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => p_12_in,
      I1 => p_13_in(0),
      I2 => p_11_in,
      I3 => p_13_in(1),
      O => is_sb_sh_sw_i_4_n_0
    );
is_sb_sh_sw_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_5_in(0),
      I1 => \^mem_axi_rdata[15]\(0),
      I2 => \^mem_axi_rdata[15]\(1),
      O => is_sb_sh_sw_i_5_n_0
    );
is_sb_sh_sw_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAAA00A8A8A800"
    )
        port map (
      I0 => data10,
      I1 => \^mem_do_wdata\,
      I2 => \^mem_do_rdata\,
      I3 => \mem_state_reg_n_0_[0]\,
      I4 => \mem_state_reg_n_0_[1]\,
      I5 => mem_do_rinst_reg_n_0,
      O => mem_done17_out
    );
is_sb_sh_sw_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^instr_lui0\,
      D => is_sb_sh_sw_i_2_n_0,
      Q => is_sb_sh_sw,
      R => '0'
    );
is_sll_srl_sra_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => decoder_trigger_reg_n_0,
      I1 => decoder_pseudo_trigger_reg_n_0,
      O => \^is_lui_auipc_jal_jalr_addi_add_sub0\
    );
is_sll_srl_sra_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000800000"
    )
        port map (
      I0 => is_alu_reg_reg,
      I1 => is_sll_srl_sra_i_3_n_0,
      I2 => \mem_rdata_q_reg_n_0_[14]\,
      I3 => \mem_rdata_q_reg_n_0_[13]\,
      I4 => \mem_rdata_q_reg_n_0_[12]\,
      I5 => is_sll_srl_sra_i_4_n_0,
      O => is_sll_srl_sra0
    );
is_sll_srl_sra_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => instr_rdinstr_i_4_n_0,
      I1 => \mem_rdata_q_reg_n_0_[31]\,
      I2 => \mem_rdata_q_reg_n_0_[29]\,
      I3 => \mem_rdata_q_reg_n_0_[28]\,
      O => is_sll_srl_sra_i_3_n_0
    );
is_sll_srl_sra_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => is_alu_reg_reg,
      I1 => \mem_rdata_q_reg_n_0_[26]\,
      I2 => \mem_rdata_q_reg_n_0_[25]\,
      I3 => \mem_rdata_q_reg_n_0_[27]\,
      I4 => instr_timer_i_5_n_0,
      O => is_sll_srl_sra_i_4_n_0
    );
is_sll_srl_sra_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => is_sll_srl_sra0,
      Q => is_sll_srl_sra,
      R => '0'
    );
is_slli_srli_srai_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8000000"
    )
        port map (
      I0 => is_sll_srl_sra_i_3_n_0,
      I1 => \mem_rdata_q_reg_n_0_[14]\,
      I2 => instr_slli1,
      I3 => is_alu_reg_imm,
      I4 => \mem_rdata_q_reg_n_0_[12]\,
      I5 => \mem_rdata_q_reg_n_0_[13]\,
      O => is_slli_srli_srai0
    );
is_slli_srli_srai_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^is_lui_auipc_jal_jalr_addi_add_sub0\,
      D => is_slli_srli_srai0,
      Q => is_slli_srli_srai,
      R => '0'
    );
is_slti_blt_slt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => instr_slt,
      I1 => instr_slti,
      I2 => instr_blt,
      O => is_slti_blt_slt_i_1_n_0
    );
is_slti_blt_slt_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => is_slti_blt_slt_i_1_n_0,
      Q => is_slti_blt_slt,
      R => '0'
    );
is_sltiu_bltu_sltu_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => instr_sltu,
      I1 => instr_sltiu,
      I2 => instr_bltu,
      O => is_sltiu_bltu_sltu_i_1_n_0
    );
is_sltiu_bltu_sltu_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => is_sltiu_bltu_sltu_i_1_n_0,
      Q => is_sltiu_bltu_sltu,
      R => '0'
    );
last_mem_valid_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^mem_valid\,
      I1 => mem_axi_rvalid,
      I2 => mem_axi_bvalid,
      O => last_mem_valid0
    );
last_mem_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => last_mem_valid0,
      Q => last_mem_valid,
      R => trap_i_1_n_0
    );
latched_branch_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2222000F"
    )
        port map (
      I0 => \^instr_jalr\,
      I1 => \^is_beq_bne_blt_bge_bltu_bgeu\,
      I2 => \^irq_delay_reg_0\,
      I3 => latched_branch_i_4_n_0,
      I4 => \^cpu_state_reg[6]_0\(2),
      O => instr_jalr_reg_0
    );
latched_branch_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \^cpu_state_reg[6]_0\(3),
      I1 => \^instr_retirq\,
      I2 => \^cpu_state_reg[6]_0\(4),
      I3 => \^cpu_state_reg[6]_0\(2),
      O => latched_branch
    );
latched_branch_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => decoder_trigger_reg_n_0,
      I1 => instr_waitirq,
      I2 => instr_jal,
      O => latched_branch_i_4_n_0
    );
latched_branch_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => latched_branch_reg_1,
      Q => \^latched_branch_reg_0\,
      R => trap_i_1_n_0
    );
latched_compr_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => latched_compr_reg_1,
      Q => \^latched_compr_reg_0\,
      R => '0'
    );
latched_is_lb_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^mem_done\,
      I1 => \^mem_do_prefetch_reg_0\,
      O => decoder_trigger1
    );
latched_is_lb_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => latched_is_lb_reg_1,
      Q => \^latched_is_lb_reg_0\,
      R => trap_i_1_n_0
    );
latched_is_lh_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => latched_is_lh_reg_1,
      Q => \^latched_is_lh_reg_0\,
      R => trap_i_1_n_0
    );
latched_is_lu_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => latched_is_lu_reg_1,
      Q => \^latched_is_lu_reg_0\,
      R => trap_i_1_n_0
    );
\latched_rd[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF888888F8F88888"
    )
        port map (
      I0 => latched_rd(0),
      I1 => \^cpu_state_reg[6]_0\(3),
      I2 => \decoded_rd_reg_n_0_[0]\,
      I3 => \^irq_state_reg[0]_0\,
      I4 => \^cpu_state_reg[6]_0\(4),
      I5 => \^irq_delay_reg_0\,
      O => \latched_rd__0\(0)
    );
\latched_rd[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF080808"
    )
        port map (
      I0 => \decoded_rd_reg_n_0_[1]\,
      I1 => \^cpu_state_reg[6]_0\(4),
      I2 => \^irq_delay_reg_0\,
      I3 => \^cpu_state_reg[6]_0\(3),
      I4 => latched_rd(1),
      O => \latched_rd__0\(1)
    );
\latched_rd[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF080808"
    )
        port map (
      I0 => \decoded_rd_reg_n_0_[2]\,
      I1 => \^cpu_state_reg[6]_0\(4),
      I2 => \^irq_delay_reg_0\,
      I3 => \^cpu_state_reg[6]_0\(3),
      I4 => latched_rd(2),
      O => \latched_rd__0\(2)
    );
\latched_rd[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF080808"
    )
        port map (
      I0 => \decoded_rd_reg_n_0_[3]\,
      I1 => \^cpu_state_reg[6]_0\(4),
      I2 => \^irq_delay_reg_0\,
      I3 => \^cpu_state_reg[6]_0\(3),
      I4 => latched_rd(3),
      O => \latched_rd__0\(3)
    );
\latched_rd[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF080808"
    )
        port map (
      I0 => \decoded_rd_reg_n_0_[4]\,
      I1 => \^cpu_state_reg[6]_0\(4),
      I2 => \^irq_delay_reg_0\,
      I3 => \^cpu_state_reg[6]_0\(3),
      I4 => latched_rd(4),
      O => \latched_rd__0\(4)
    );
\latched_rd[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA00000000"
    )
        port map (
      I0 => \^cpu_state_reg[6]_0\(4),
      I1 => \^cpu_state_reg[6]_0\(3),
      I2 => instr_setq,
      I3 => \^cpu_state_reg[6]_0\(2),
      I4 => \^is_beq_bne_blt_bge_bltu_bgeu\,
      I5 => resetn,
      O => \latched_rd[5]_i_1_n_0\
    );
\latched_rd[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFBABA"
    )
        port map (
      I0 => \latched_rd[5]_i_23_n_0\,
      I1 => \irq_mask_reg_n_0_[1]\,
      I2 => irq_pending(1),
      I3 => \irq_mask_reg_n_0_[0]\,
      I4 => irq_pending(0),
      I5 => \latched_rd[5]_i_24_n_0\,
      O => \latched_rd[5]_i_10_n_0\
    );
\latched_rd[5]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => irq_pending(18),
      I1 => \irq_mask_reg_n_0_[18]\,
      O => do_waitirq4(18)
    );
\latched_rd[5]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => irq_pending(21),
      I1 => \irq_mask_reg_n_0_[21]\,
      O => do_waitirq4(21)
    );
\latched_rd[5]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => irq_pending(22),
      I1 => \irq_mask_reg_n_0_[22]\,
      O => do_waitirq4(22)
    );
\latched_rd[5]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => irq_pending(25),
      I1 => \irq_mask_reg_n_0_[25]\,
      O => do_waitirq4(25)
    );
\latched_rd[5]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => irq_pending(28),
      I1 => \irq_mask_reg_n_0_[28]\,
      O => do_waitirq4(28)
    );
\latched_rd[5]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => irq_pending(31),
      I1 => \irq_mask_reg_n_0_[31]\,
      O => do_waitirq4(31)
    );
\latched_rd[5]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => irq_pending(26),
      I1 => \irq_mask_reg_n_0_[26]\,
      O => do_waitirq4(26)
    );
\latched_rd[5]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => irq_pending(29),
      I1 => \irq_mask_reg_n_0_[29]\,
      O => do_waitirq4(29)
    );
\latched_rd[5]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => irq_pending(9),
      I1 => \irq_mask_reg_n_0_[9]\,
      O => do_waitirq4(9)
    );
\latched_rd[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^irq_delay_reg_0\,
      I1 => \^cpu_state_reg[6]_0\(4),
      I2 => \^cpu_state_reg[6]_0\(3),
      O => \latched_rd__0\(5)
    );
\latched_rd[5]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => irq_pending(6),
      I1 => \irq_mask_reg_n_0_[6]\,
      O => do_waitirq4(6)
    );
\latched_rd[5]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => irq_pending(8),
      I1 => \irq_mask_reg_n_0_[8]\,
      O => do_waitirq4(8)
    );
\latched_rd[5]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF22F2"
    )
        port map (
      I0 => irq_pending(4),
      I1 => \irq_mask_reg_n_0_[4]\,
      I2 => irq_pending(7),
      I3 => \irq_mask_reg_n_0_[7]\,
      I4 => do_waitirq4(2),
      I5 => do_waitirq4(5),
      O => \latched_rd[5]_i_22_n_0\
    );
\latched_rd[5]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \irq_mask_reg_n_0_[3]\,
      I1 => irq_pending(3),
      I2 => \irq_mask_reg_n_0_[14]\,
      I3 => irq_pending(14),
      O => \latched_rd[5]_i_23_n_0\
    );
\latched_rd[5]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF22F2"
    )
        port map (
      I0 => irq_pending(12),
      I1 => \irq_mask_reg_n_0_[12]\,
      I2 => irq_pending(15),
      I3 => \irq_mask_reg_n_0_[15]\,
      I4 => do_waitirq4(10),
      I5 => do_waitirq4(13),
      O => \latched_rd[5]_i_24_n_0\
    );
\latched_rd[5]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => irq_pending(2),
      I1 => \irq_mask_reg_n_0_[2]\,
      O => do_waitirq4(2)
    );
\latched_rd[5]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => irq_pending(5),
      I1 => \irq_mask_reg_n_0_[5]\,
      O => do_waitirq4(5)
    );
\latched_rd[5]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => irq_pending(10),
      I1 => \irq_mask_reg_n_0_[10]\,
      O => do_waitirq4(10)
    );
\latched_rd[5]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => irq_pending(13),
      I1 => \irq_mask_reg_n_0_[13]\,
      O => do_waitirq4(13)
    );
\latched_rd[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0010"
    )
        port map (
      I0 => \latched_rd[5]_i_4_n_0\,
      I1 => irq_delay_reg_n_0,
      I2 => decoder_trigger_reg_n_0,
      I3 => \^irq_active_reg_0\,
      I4 => \irq_state_reg_n_0_[1]\,
      I5 => \^irq_state_reg[0]_0\,
      O => \^irq_delay_reg_0\
    );
\latched_rd[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \latched_rd[5]_i_5_n_0\,
      I1 => \latched_rd[5]_i_6_n_0\,
      I2 => \latched_rd[5]_i_7_n_0\,
      I3 => \latched_rd[5]_i_8_n_0\,
      I4 => \latched_rd[5]_i_9_n_0\,
      I5 => \latched_rd[5]_i_10_n_0\,
      O => \latched_rd[5]_i_4_n_0\
    );
\latched_rd[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000DD0D"
    )
        port map (
      I0 => irq_pending(16),
      I1 => \irq_mask_reg_n_0_[16]\,
      I2 => irq_pending(19),
      I3 => \irq_mask_reg_n_0_[19]\,
      I4 => do_waitirq4(18),
      I5 => do_waitirq4(21),
      O => \latched_rd[5]_i_5_n_0\
    );
\latched_rd[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000DD0D"
    )
        port map (
      I0 => irq_pending(20),
      I1 => \irq_mask_reg_n_0_[20]\,
      I2 => irq_pending(23),
      I3 => \irq_mask_reg_n_0_[23]\,
      I4 => do_waitirq4(22),
      I5 => do_waitirq4(25),
      O => \latched_rd[5]_i_6_n_0\
    );
\latched_rd[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000D0DD"
    )
        port map (
      I0 => irq_pending(30),
      I1 => \irq_mask_reg_n_0_[30]\,
      I2 => \irq_mask_reg_n_0_[17]\,
      I3 => irq_pending(17),
      I4 => do_waitirq4(28),
      I5 => do_waitirq4(31),
      O => \latched_rd[5]_i_7_n_0\
    );
\latched_rd[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000DD0D"
    )
        port map (
      I0 => irq_pending(24),
      I1 => \irq_mask_reg_n_0_[24]\,
      I2 => irq_pending(27),
      I3 => \irq_mask_reg_n_0_[27]\,
      I4 => do_waitirq4(26),
      I5 => do_waitirq4(29),
      O => \latched_rd[5]_i_8_n_0\
    );
\latched_rd[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEE"
    )
        port map (
      I0 => do_waitirq4(9),
      I1 => do_waitirq4(6),
      I2 => \irq_mask_reg_n_0_[11]\,
      I3 => irq_pending(11),
      I4 => do_waitirq4(8),
      I5 => \latched_rd[5]_i_22_n_0\,
      O => \latched_rd[5]_i_9_n_0\
    );
\latched_rd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \latched_rd[5]_i_1_n_0\,
      D => \latched_rd__0\(0),
      Q => latched_rd(0),
      R => '0'
    );
\latched_rd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \latched_rd[5]_i_1_n_0\,
      D => \latched_rd__0\(1),
      Q => latched_rd(1),
      R => '0'
    );
\latched_rd_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \latched_rd[5]_i_1_n_0\,
      D => \latched_rd__0\(2),
      Q => latched_rd(2),
      R => '0'
    );
\latched_rd_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \latched_rd[5]_i_1_n_0\,
      D => \latched_rd__0\(3),
      Q => latched_rd(3),
      R => '0'
    );
\latched_rd_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \latched_rd[5]_i_1_n_0\,
      D => \latched_rd__0\(4),
      Q => latched_rd(4),
      R => '0'
    );
\latched_rd_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \latched_rd[5]_i_1_n_0\,
      D => \latched_rd__0\(5),
      Q => latched_rd(5),
      R => '0'
    );
latched_stalu_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => latched_stalu_reg_1,
      Q => \^latched_stalu_reg_0\,
      R => trap_i_1_n_0
    );
latched_store_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF72"
    )
        port map (
      I0 => \^cpu_state_reg[6]_0\(2),
      I1 => \^is_beq_bne_blt_bge_bltu_bgeu\,
      I2 => \^cpu_state_reg[6]_0\(3),
      I3 => \^cpu_state_reg[6]_0\(0),
      I4 => \cpu_state_reg_n_0_[2]\,
      O => \cpu_state_reg[3]_1\
    );
latched_store_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008880"
    )
        port map (
      I0 => do_waitirq1,
      I1 => instr_waitirq,
      I2 => decoder_trigger_reg_n_0,
      I3 => do_waitirq_reg_n_0,
      I4 => \^cpu_state_reg[6]_0\(2),
      I5 => \^irq_delay_reg_0\,
      O => instr_waitirq_reg_0
    );
latched_store_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEEFFEF"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[2]\,
      I1 => \^cpu_state_reg[6]_0\(2),
      I2 => \^cpu_state_reg[6]_0\(3),
      I3 => \cpu_state[1]_i_3_n_0\,
      I4 => \cpu_state_reg_n_0_[7]\,
      I5 => \^cpu_state_reg[6]_0\(1),
      O => latched_store
    );
latched_store_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => latched_store_reg_1,
      Q => \^latched_store_reg_0\,
      R => trap_i_1_n_0
    );
\mem_16bit_buffer[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47440000"
    )
        port map (
      I0 => mem_la_use_prefetched_high_word,
      I1 => \^resetn_0\,
      I2 => \^mem_do_rdata\,
      I3 => mem_axi_rdata_1_sn_1,
      I4 => \^mem_state_reg[0]_0\,
      O => mem_16bit_buffer
    );
\mem_16bit_buffer[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A800000"
    )
        port map (
      I0 => \mem_rdata_q[6]_i_3_n_0\,
      I1 => \reg_next_pc_reg_n_0_[1]\,
      I2 => \reg_pc[31]_i_3_n_0\,
      I3 => \reg_out_reg_n_0_[1]\,
      I4 => \^mem_la_firstword1\,
      I5 => mem_la_secondword,
      O => mem_la_use_prefetched_high_word
    );
\mem_16bit_buffer[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => mem_axi_rdata(1),
      I1 => mem_la_secondword,
      I2 => mem_axi_rdata(0),
      O => mem_axi_rdata_1_sn_1
    );
\mem_16bit_buffer[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => data10,
      I1 => \mem_state_reg_n_0_[0]\,
      I2 => \mem_state_reg_n_0_[1]\,
      I3 => resetn,
      I4 => \^trap_reg_0\,
      O => \^mem_state_reg[0]_0\
    );
\mem_16bit_buffer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mem_16bit_buffer,
      D => mem_axi_rdata(16),
      Q => \mem_16bit_buffer_reg_n_0_[0]\,
      R => '0'
    );
\mem_16bit_buffer_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mem_16bit_buffer,
      D => mem_axi_rdata(26),
      Q => \mem_16bit_buffer_reg_n_0_[10]\,
      R => '0'
    );
\mem_16bit_buffer_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mem_16bit_buffer,
      D => mem_axi_rdata(27),
      Q => \mem_16bit_buffer_reg_n_0_[11]\,
      R => '0'
    );
\mem_16bit_buffer_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mem_16bit_buffer,
      D => mem_axi_rdata(28),
      Q => \mem_16bit_buffer_reg_n_0_[12]\,
      R => '0'
    );
\mem_16bit_buffer_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mem_16bit_buffer,
      D => mem_axi_rdata(29),
      Q => \mem_16bit_buffer_reg_n_0_[13]\,
      R => '0'
    );
\mem_16bit_buffer_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mem_16bit_buffer,
      D => mem_axi_rdata(30),
      Q => \mem_16bit_buffer_reg_n_0_[14]\,
      R => '0'
    );
\mem_16bit_buffer_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mem_16bit_buffer,
      D => mem_axi_rdata(31),
      Q => \mem_16bit_buffer_reg_n_0_[15]\,
      R => '0'
    );
\mem_16bit_buffer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mem_16bit_buffer,
      D => mem_axi_rdata(17),
      Q => \mem_16bit_buffer_reg_n_0_[1]\,
      R => '0'
    );
\mem_16bit_buffer_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mem_16bit_buffer,
      D => mem_axi_rdata(18),
      Q => \mem_16bit_buffer_reg_n_0_[2]\,
      R => '0'
    );
\mem_16bit_buffer_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mem_16bit_buffer,
      D => mem_axi_rdata(19),
      Q => \mem_16bit_buffer_reg_n_0_[3]\,
      R => '0'
    );
\mem_16bit_buffer_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mem_16bit_buffer,
      D => mem_axi_rdata(20),
      Q => \mem_16bit_buffer_reg_n_0_[4]\,
      R => '0'
    );
\mem_16bit_buffer_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mem_16bit_buffer,
      D => mem_axi_rdata(21),
      Q => \mem_16bit_buffer_reg_n_0_[5]\,
      R => '0'
    );
\mem_16bit_buffer_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mem_16bit_buffer,
      D => mem_axi_rdata(22),
      Q => \mem_16bit_buffer_reg_n_0_[6]\,
      R => '0'
    );
\mem_16bit_buffer_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mem_16bit_buffer,
      D => mem_axi_rdata(23),
      Q => \mem_16bit_buffer_reg_n_0_[7]\,
      R => '0'
    );
\mem_16bit_buffer_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mem_16bit_buffer,
      D => mem_axi_rdata(24),
      Q => \mem_16bit_buffer_reg_n_0_[8]\,
      R => '0'
    );
\mem_16bit_buffer_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mem_16bit_buffer,
      D => mem_axi_rdata(25),
      Q => \mem_16bit_buffer_reg_n_0_[9]\,
      R => '0'
    );
\mem_addr[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => mem_la_addr0(8),
      I1 => \^mem_do_prefetch_reg_0\,
      I2 => mem_do_rinst_reg_n_0,
      I3 => \reg_op1_reg_n_0_[10]\,
      O => \mem_addr[10]_i_1_n_0\
    );
\mem_addr[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => mem_la_addr0(9),
      I1 => \^mem_do_prefetch_reg_0\,
      I2 => mem_do_rinst_reg_n_0,
      I3 => \reg_op1_reg_n_0_[11]\,
      O => \mem_addr[11]_i_1_n_0\
    );
\mem_addr[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => mem_la_addr0(10),
      I1 => \^mem_do_prefetch_reg_0\,
      I2 => mem_do_rinst_reg_n_0,
      I3 => \reg_op1_reg_n_0_[12]\,
      O => \mem_addr[12]_i_1_n_0\
    );
\mem_addr[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => mem_la_addr0(11),
      I1 => \^mem_do_prefetch_reg_0\,
      I2 => mem_do_rinst_reg_n_0,
      I3 => \reg_op1_reg_n_0_[13]\,
      O => \mem_addr[13]_i_1_n_0\
    );
\mem_addr[13]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[13]\,
      I1 => \^latched_store_reg_0\,
      I2 => \^latched_branch_reg_0\,
      I3 => \reg_out_reg_n_0_[13]\,
      O => \p_0_in__0\(11)
    );
\mem_addr[13]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[12]\,
      I1 => \^latched_store_reg_0\,
      I2 => \^latched_branch_reg_0\,
      I3 => \reg_out_reg_n_0_[12]\,
      O => \p_0_in__0\(10)
    );
\mem_addr[13]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[11]\,
      I1 => \^latched_store_reg_0\,
      I2 => \^latched_branch_reg_0\,
      I3 => \reg_out_reg_n_0_[11]\,
      O => \p_0_in__0\(9)
    );
\mem_addr[13]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[10]\,
      I1 => \^latched_store_reg_0\,
      I2 => \^latched_branch_reg_0\,
      I3 => \reg_out_reg_n_0_[10]\,
      O => \p_0_in__0\(8)
    );
\mem_addr[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => mem_la_addr0(12),
      I1 => \^mem_do_prefetch_reg_0\,
      I2 => mem_do_rinst_reg_n_0,
      I3 => \reg_op1_reg_n_0_[14]\,
      O => \mem_addr[14]_i_1_n_0\
    );
\mem_addr[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => mem_la_addr0(13),
      I1 => \^mem_do_prefetch_reg_0\,
      I2 => mem_do_rinst_reg_n_0,
      I3 => \reg_op1_reg_n_0_[15]\,
      O => \mem_addr[15]_i_1_n_0\
    );
\mem_addr[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => mem_la_addr0(14),
      I1 => \^mem_do_prefetch_reg_0\,
      I2 => mem_do_rinst_reg_n_0,
      I3 => \reg_op1_reg_n_0_[16]\,
      O => \mem_addr[16]_i_1_n_0\
    );
\mem_addr[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => mem_la_addr0(15),
      I1 => \^mem_do_prefetch_reg_0\,
      I2 => mem_do_rinst_reg_n_0,
      I3 => \reg_op1_reg_n_0_[17]\,
      O => \mem_addr[17]_i_1_n_0\
    );
\mem_addr[17]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[17]\,
      I1 => \^latched_store_reg_0\,
      I2 => \^latched_branch_reg_0\,
      I3 => \reg_out_reg_n_0_[17]\,
      O => \p_0_in__0\(15)
    );
\mem_addr[17]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[16]\,
      I1 => \^latched_store_reg_0\,
      I2 => \^latched_branch_reg_0\,
      I3 => \reg_out_reg_n_0_[16]\,
      O => \p_0_in__0\(14)
    );
\mem_addr[17]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[15]\,
      I1 => \^latched_store_reg_0\,
      I2 => \^latched_branch_reg_0\,
      I3 => \reg_out_reg_n_0_[15]\,
      O => \p_0_in__0\(13)
    );
\mem_addr[17]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[14]\,
      I1 => \^latched_store_reg_0\,
      I2 => \^latched_branch_reg_0\,
      I3 => \reg_out_reg_n_0_[14]\,
      O => \p_0_in__0\(12)
    );
\mem_addr[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => mem_la_addr0(16),
      I1 => \^mem_do_prefetch_reg_0\,
      I2 => mem_do_rinst_reg_n_0,
      I3 => \reg_op1_reg_n_0_[18]\,
      O => \mem_addr[18]_i_1_n_0\
    );
\mem_addr[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => mem_la_addr0(17),
      I1 => \^mem_do_prefetch_reg_0\,
      I2 => mem_do_rinst_reg_n_0,
      I3 => \reg_op1_reg_n_0_[19]\,
      O => \mem_addr[19]_i_1_n_0\
    );
\mem_addr[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => mem_la_addr0(18),
      I1 => \^mem_do_prefetch_reg_0\,
      I2 => mem_do_rinst_reg_n_0,
      I3 => \reg_op1_reg_n_0_[20]\,
      O => \mem_addr[20]_i_1_n_0\
    );
\mem_addr[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => mem_la_addr0(19),
      I1 => \^mem_do_prefetch_reg_0\,
      I2 => mem_do_rinst_reg_n_0,
      I3 => \reg_op1_reg_n_0_[21]\,
      O => \mem_addr[21]_i_1_n_0\
    );
\mem_addr[21]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[21]\,
      I1 => \^latched_store_reg_0\,
      I2 => \^latched_branch_reg_0\,
      I3 => \reg_out_reg_n_0_[21]\,
      O => \p_0_in__0\(19)
    );
\mem_addr[21]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[20]\,
      I1 => \^latched_store_reg_0\,
      I2 => \^latched_branch_reg_0\,
      I3 => \reg_out_reg_n_0_[20]\,
      O => \p_0_in__0\(18)
    );
\mem_addr[21]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[19]\,
      I1 => \^latched_store_reg_0\,
      I2 => \^latched_branch_reg_0\,
      I3 => \reg_out_reg_n_0_[19]\,
      O => \p_0_in__0\(17)
    );
\mem_addr[21]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[18]\,
      I1 => \^latched_store_reg_0\,
      I2 => \^latched_branch_reg_0\,
      I3 => \reg_out_reg_n_0_[18]\,
      O => \p_0_in__0\(16)
    );
\mem_addr[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => mem_la_addr0(20),
      I1 => \^mem_do_prefetch_reg_0\,
      I2 => mem_do_rinst_reg_n_0,
      I3 => \reg_op1_reg_n_0_[22]\,
      O => \mem_addr[22]_i_1_n_0\
    );
\mem_addr[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => mem_la_addr0(21),
      I1 => \^mem_do_prefetch_reg_0\,
      I2 => mem_do_rinst_reg_n_0,
      I3 => \reg_op1_reg_n_0_[23]\,
      O => \mem_addr[23]_i_1_n_0\
    );
\mem_addr[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => mem_la_addr0(22),
      I1 => \^mem_do_prefetch_reg_0\,
      I2 => mem_do_rinst_reg_n_0,
      I3 => \reg_op1_reg_n_0_[24]\,
      O => \mem_addr[24]_i_1_n_0\
    );
\mem_addr[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => mem_la_addr0(23),
      I1 => \^mem_do_prefetch_reg_0\,
      I2 => mem_do_rinst_reg_n_0,
      I3 => \reg_op1_reg_n_0_[25]\,
      O => \mem_addr[25]_i_1_n_0\
    );
\mem_addr[25]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[25]\,
      I1 => \^latched_store_reg_0\,
      I2 => \^latched_branch_reg_0\,
      I3 => \reg_out_reg_n_0_[25]\,
      O => \p_0_in__0\(23)
    );
\mem_addr[25]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[24]\,
      I1 => \^latched_store_reg_0\,
      I2 => \^latched_branch_reg_0\,
      I3 => \reg_out_reg_n_0_[24]\,
      O => \p_0_in__0\(22)
    );
\mem_addr[25]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[23]\,
      I1 => \^latched_store_reg_0\,
      I2 => \^latched_branch_reg_0\,
      I3 => \reg_out_reg_n_0_[23]\,
      O => \p_0_in__0\(21)
    );
\mem_addr[25]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[22]\,
      I1 => \^latched_store_reg_0\,
      I2 => \^latched_branch_reg_0\,
      I3 => \reg_out_reg_n_0_[22]\,
      O => \p_0_in__0\(20)
    );
\mem_addr[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => mem_la_addr0(24),
      I1 => \^mem_do_prefetch_reg_0\,
      I2 => mem_do_rinst_reg_n_0,
      I3 => \reg_op1_reg_n_0_[26]\,
      O => \mem_addr[26]_i_1_n_0\
    );
\mem_addr[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => mem_la_addr0(25),
      I1 => \^mem_do_prefetch_reg_0\,
      I2 => mem_do_rinst_reg_n_0,
      I3 => \reg_op1_reg_n_0_[27]\,
      O => \mem_addr[27]_i_1_n_0\
    );
\mem_addr[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => mem_la_addr0(26),
      I1 => \^mem_do_prefetch_reg_0\,
      I2 => mem_do_rinst_reg_n_0,
      I3 => \reg_op1_reg_n_0_[28]\,
      O => \mem_addr[28]_i_1_n_0\
    );
\mem_addr[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => mem_la_addr0(27),
      I1 => \^mem_do_prefetch_reg_0\,
      I2 => mem_do_rinst_reg_n_0,
      I3 => \reg_op1_reg_n_0_[29]\,
      O => \mem_addr[29]_i_1_n_0\
    );
\mem_addr[29]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[29]\,
      I1 => \^latched_store_reg_0\,
      I2 => \^latched_branch_reg_0\,
      I3 => \reg_out_reg_n_0_[29]\,
      O => \p_0_in__0\(27)
    );
\mem_addr[29]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[28]\,
      I1 => \^latched_store_reg_0\,
      I2 => \^latched_branch_reg_0\,
      I3 => \reg_out_reg_n_0_[28]\,
      O => \p_0_in__0\(26)
    );
\mem_addr[29]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[27]\,
      I1 => \^latched_store_reg_0\,
      I2 => \^latched_branch_reg_0\,
      I3 => \reg_out_reg_n_0_[27]\,
      O => \p_0_in__0\(25)
    );
\mem_addr[29]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[26]\,
      I1 => \^latched_store_reg_0\,
      I2 => \^latched_branch_reg_0\,
      I3 => \reg_out_reg_n_0_[26]\,
      O => \p_0_in__0\(24)
    );
\mem_addr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => mem_la_addr0(0),
      I1 => \^mem_do_prefetch_reg_0\,
      I2 => mem_do_rinst_reg_n_0,
      I3 => \reg_op1_reg_n_0_[2]\,
      O => \mem_addr[2]_i_1_n_0\
    );
\mem_addr[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => mem_la_addr0(28),
      I1 => \^mem_do_prefetch_reg_0\,
      I2 => mem_do_rinst_reg_n_0,
      I3 => \reg_op1_reg_n_0_[30]\,
      O => \mem_addr[30]_i_1_n_0\
    );
\mem_addr[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAE0000"
    )
        port map (
      I0 => \^resetn_0\,
      I1 => \^mem_do_wdata\,
      I2 => \mem_state_reg_n_0_[1]\,
      I3 => \mem_state_reg_n_0_[0]\,
      I4 => resetn,
      I5 => \^trap_reg_0\,
      O => \mem_addr[31]_i_1_n_0\
    );
\mem_addr[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => mem_la_addr0(29),
      I1 => \^mem_do_prefetch_reg_0\,
      I2 => mem_do_rinst_reg_n_0,
      I3 => \reg_op1_reg_n_0_[31]\,
      O => \mem_addr[31]_i_2_n_0\
    );
\mem_addr[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444F44"
    )
        port map (
      I0 => compressed_instr_i_1_n_0,
      I1 => \mem_addr[31]_i_5_n_0\,
      I2 => mem_la_use_prefetched_high_word,
      I3 => resetn,
      I4 => \mem_wstrb[3]_i_5_n_0\,
      O => \^resetn_0\
    );
\mem_addr[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B80000000000"
    )
        port map (
      I0 => mem_la_firstword_reg_reg_n_0,
      I1 => last_mem_valid,
      I2 => p_72_in,
      I3 => resetn,
      I4 => mem_la_secondword,
      I5 => data10,
      O => \mem_addr[31]_i_5_n_0\
    );
\mem_addr[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[31]\,
      I1 => \^latched_store_reg_0\,
      I2 => \^latched_branch_reg_0\,
      I3 => \reg_out_reg_n_0_[31]\,
      O => \p_0_in__0\(29)
    );
\mem_addr[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[30]\,
      I1 => \^latched_store_reg_0\,
      I2 => \^latched_branch_reg_0\,
      I3 => \reg_out_reg_n_0_[30]\,
      O => \p_0_in__0\(28)
    );
\mem_addr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => mem_la_addr0(1),
      I1 => \^mem_do_prefetch_reg_0\,
      I2 => mem_do_rinst_reg_n_0,
      I3 => \reg_op1_reg_n_0_[3]\,
      O => \mem_addr[3]_i_1_n_0\
    );
\mem_addr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => mem_la_addr0(2),
      I1 => \^mem_do_prefetch_reg_0\,
      I2 => mem_do_rinst_reg_n_0,
      I3 => \reg_op1_reg_n_0_[4]\,
      O => \mem_addr[4]_i_1_n_0\
    );
\mem_addr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => mem_la_addr0(3),
      I1 => \^mem_do_prefetch_reg_0\,
      I2 => mem_do_rinst_reg_n_0,
      I3 => \reg_op1_reg_n_0_[5]\,
      O => \mem_addr[5]_i_1_n_0\
    );
\mem_addr[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[2]\,
      I1 => \^latched_store_reg_0\,
      I2 => \^latched_branch_reg_0\,
      I3 => \reg_out_reg_n_0_[2]\,
      O => \p_0_in__0\(0)
    );
\mem_addr[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[5]\,
      I1 => \^latched_store_reg_0\,
      I2 => \^latched_branch_reg_0\,
      I3 => \reg_out_reg_n_0_[5]\,
      O => \p_0_in__0\(3)
    );
\mem_addr[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[4]\,
      I1 => \^latched_store_reg_0\,
      I2 => \^latched_branch_reg_0\,
      I3 => \reg_out_reg_n_0_[4]\,
      O => \p_0_in__0\(2)
    );
\mem_addr[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[3]\,
      I1 => \^latched_store_reg_0\,
      I2 => \^latched_branch_reg_0\,
      I3 => \reg_out_reg_n_0_[3]\,
      O => \p_0_in__0\(1)
    );
\mem_addr[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"407FBF80BF80BF80"
    )
        port map (
      I0 => \reg_out_reg_n_0_[2]\,
      I1 => \^latched_branch_reg_0\,
      I2 => \^latched_store_reg_0\,
      I3 => \reg_next_pc_reg_n_0_[2]\,
      I4 => data10,
      I5 => mem_la_firstword_reg,
      O => \mem_addr[5]_i_7_n_0\
    );
\mem_addr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => mem_la_addr0(4),
      I1 => \^mem_do_prefetch_reg_0\,
      I2 => mem_do_rinst_reg_n_0,
      I3 => \reg_op1_reg_n_0_[6]\,
      O => \mem_addr[6]_i_1_n_0\
    );
\mem_addr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => mem_la_addr0(5),
      I1 => \^mem_do_prefetch_reg_0\,
      I2 => mem_do_rinst_reg_n_0,
      I3 => \reg_op1_reg_n_0_[7]\,
      O => \mem_addr[7]_i_1_n_0\
    );
\mem_addr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => mem_la_addr0(6),
      I1 => \^mem_do_prefetch_reg_0\,
      I2 => mem_do_rinst_reg_n_0,
      I3 => \reg_op1_reg_n_0_[8]\,
      O => \mem_addr[8]_i_1_n_0\
    );
\mem_addr[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => mem_la_addr0(7),
      I1 => \^mem_do_prefetch_reg_0\,
      I2 => mem_do_rinst_reg_n_0,
      I3 => \reg_op1_reg_n_0_[9]\,
      O => \mem_addr[9]_i_1_n_0\
    );
\mem_addr[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[9]\,
      I1 => \^latched_store_reg_0\,
      I2 => \^latched_branch_reg_0\,
      I3 => \reg_out_reg_n_0_[9]\,
      O => \p_0_in__0\(7)
    );
\mem_addr[9]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[8]\,
      I1 => \^latched_store_reg_0\,
      I2 => \^latched_branch_reg_0\,
      I3 => \reg_out_reg_n_0_[8]\,
      O => \p_0_in__0\(6)
    );
\mem_addr[9]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[7]\,
      I1 => \^latched_store_reg_0\,
      I2 => \^latched_branch_reg_0\,
      I3 => \reg_out_reg_n_0_[7]\,
      O => \p_0_in__0\(5)
    );
\mem_addr[9]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[6]\,
      I1 => \^latched_store_reg_0\,
      I2 => \^latched_branch_reg_0\,
      I3 => \reg_out_reg_n_0_[6]\,
      O => \p_0_in__0\(4)
    );
\mem_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \mem_addr[10]_i_1_n_0\,
      Q => mem_axi_awaddr(8),
      R => '0'
    );
\mem_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \mem_addr[11]_i_1_n_0\,
      Q => mem_axi_awaddr(9),
      R => '0'
    );
\mem_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \mem_addr[12]_i_1_n_0\,
      Q => mem_axi_awaddr(10),
      R => '0'
    );
\mem_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \mem_addr[13]_i_1_n_0\,
      Q => mem_axi_awaddr(11),
      R => '0'
    );
\mem_addr_reg[13]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mem_addr_reg[9]_i_2_n_0\,
      CO(3) => \mem_addr_reg[13]_i_2_n_0\,
      CO(2) => \mem_addr_reg[13]_i_2_n_1\,
      CO(1) => \mem_addr_reg[13]_i_2_n_2\,
      CO(0) => \mem_addr_reg[13]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => mem_la_addr0(11 downto 8),
      S(3 downto 0) => \p_0_in__0\(11 downto 8)
    );
\mem_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \mem_addr[14]_i_1_n_0\,
      Q => mem_axi_awaddr(12),
      R => '0'
    );
\mem_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \mem_addr[15]_i_1_n_0\,
      Q => mem_axi_awaddr(13),
      R => '0'
    );
\mem_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \mem_addr[16]_i_1_n_0\,
      Q => mem_axi_awaddr(14),
      R => '0'
    );
\mem_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \mem_addr[17]_i_1_n_0\,
      Q => mem_axi_awaddr(15),
      R => '0'
    );
\mem_addr_reg[17]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mem_addr_reg[13]_i_2_n_0\,
      CO(3) => \mem_addr_reg[17]_i_2_n_0\,
      CO(2) => \mem_addr_reg[17]_i_2_n_1\,
      CO(1) => \mem_addr_reg[17]_i_2_n_2\,
      CO(0) => \mem_addr_reg[17]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => mem_la_addr0(15 downto 12),
      S(3 downto 0) => \p_0_in__0\(15 downto 12)
    );
\mem_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \mem_addr[18]_i_1_n_0\,
      Q => mem_axi_awaddr(16),
      R => '0'
    );
\mem_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \mem_addr[19]_i_1_n_0\,
      Q => mem_axi_awaddr(17),
      R => '0'
    );
\mem_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \mem_addr[20]_i_1_n_0\,
      Q => mem_axi_awaddr(18),
      R => '0'
    );
\mem_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \mem_addr[21]_i_1_n_0\,
      Q => mem_axi_awaddr(19),
      R => '0'
    );
\mem_addr_reg[21]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mem_addr_reg[17]_i_2_n_0\,
      CO(3) => \mem_addr_reg[21]_i_2_n_0\,
      CO(2) => \mem_addr_reg[21]_i_2_n_1\,
      CO(1) => \mem_addr_reg[21]_i_2_n_2\,
      CO(0) => \mem_addr_reg[21]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => mem_la_addr0(19 downto 16),
      S(3 downto 0) => \p_0_in__0\(19 downto 16)
    );
\mem_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \mem_addr[22]_i_1_n_0\,
      Q => mem_axi_awaddr(20),
      R => '0'
    );
\mem_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \mem_addr[23]_i_1_n_0\,
      Q => mem_axi_awaddr(21),
      R => '0'
    );
\mem_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \mem_addr[24]_i_1_n_0\,
      Q => mem_axi_awaddr(22),
      R => '0'
    );
\mem_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \mem_addr[25]_i_1_n_0\,
      Q => mem_axi_awaddr(23),
      R => '0'
    );
\mem_addr_reg[25]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mem_addr_reg[21]_i_2_n_0\,
      CO(3) => \mem_addr_reg[25]_i_2_n_0\,
      CO(2) => \mem_addr_reg[25]_i_2_n_1\,
      CO(1) => \mem_addr_reg[25]_i_2_n_2\,
      CO(0) => \mem_addr_reg[25]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => mem_la_addr0(23 downto 20),
      S(3 downto 0) => \p_0_in__0\(23 downto 20)
    );
\mem_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \mem_addr[26]_i_1_n_0\,
      Q => mem_axi_awaddr(24),
      R => '0'
    );
\mem_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \mem_addr[27]_i_1_n_0\,
      Q => mem_axi_awaddr(25),
      R => '0'
    );
\mem_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \mem_addr[28]_i_1_n_0\,
      Q => mem_axi_awaddr(26),
      R => '0'
    );
\mem_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \mem_addr[29]_i_1_n_0\,
      Q => mem_axi_awaddr(27),
      R => '0'
    );
\mem_addr_reg[29]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mem_addr_reg[25]_i_2_n_0\,
      CO(3) => \mem_addr_reg[29]_i_2_n_0\,
      CO(2) => \mem_addr_reg[29]_i_2_n_1\,
      CO(1) => \mem_addr_reg[29]_i_2_n_2\,
      CO(0) => \mem_addr_reg[29]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => mem_la_addr0(27 downto 24),
      S(3 downto 0) => \p_0_in__0\(27 downto 24)
    );
\mem_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \mem_addr[2]_i_1_n_0\,
      Q => mem_axi_awaddr(0),
      R => '0'
    );
\mem_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \mem_addr[30]_i_1_n_0\,
      Q => mem_axi_awaddr(28),
      R => '0'
    );
\mem_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \mem_addr[31]_i_2_n_0\,
      Q => mem_axi_awaddr(29),
      R => '0'
    );
\mem_addr_reg[31]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \mem_addr_reg[29]_i_2_n_0\,
      CO(3 downto 1) => \NLW_mem_addr_reg[31]_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \mem_addr_reg[31]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_mem_addr_reg[31]_i_4_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => mem_la_addr0(29 downto 28),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \p_0_in__0\(29 downto 28)
    );
\mem_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \mem_addr[3]_i_1_n_0\,
      Q => mem_axi_awaddr(1),
      R => '0'
    );
\mem_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \mem_addr[4]_i_1_n_0\,
      Q => mem_axi_awaddr(2),
      R => '0'
    );
\mem_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \mem_addr[5]_i_1_n_0\,
      Q => mem_axi_awaddr(3),
      R => '0'
    );
\mem_addr_reg[5]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mem_addr_reg[5]_i_2_n_0\,
      CO(2) => \mem_addr_reg[5]_i_2_n_1\,
      CO(1) => \mem_addr_reg[5]_i_2_n_2\,
      CO(0) => \mem_addr_reg[5]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \p_0_in__0\(0),
      O(3 downto 0) => mem_la_addr0(3 downto 0),
      S(3 downto 1) => \p_0_in__0\(3 downto 1),
      S(0) => \mem_addr[5]_i_7_n_0\
    );
\mem_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \mem_addr[6]_i_1_n_0\,
      Q => mem_axi_awaddr(4),
      R => '0'
    );
\mem_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \mem_addr[7]_i_1_n_0\,
      Q => mem_axi_awaddr(5),
      R => '0'
    );
\mem_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \mem_addr[8]_i_1_n_0\,
      Q => mem_axi_awaddr(6),
      R => '0'
    );
\mem_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_addr[31]_i_1_n_0\,
      D => \mem_addr[9]_i_1_n_0\,
      Q => mem_axi_awaddr(7),
      R => '0'
    );
\mem_addr_reg[9]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mem_addr_reg[5]_i_2_n_0\,
      CO(3) => \mem_addr_reg[9]_i_2_n_0\,
      CO(2) => \mem_addr_reg[9]_i_2_n_1\,
      CO(1) => \mem_addr_reg[9]_i_2_n_2\,
      CO(0) => \mem_addr_reg[9]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => mem_la_addr0(7 downto 4),
      S(3 downto 0) => \p_0_in__0\(7 downto 4)
    );
mem_axi_arvalid_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^mem_valid\,
      I5 => mem_axi_arvalid_0,
      O => mem_axi_arvalid
    );
mem_axi_awvalid_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^mem_valid\,
      I5 => ack_awvalid,
      O => mem_axi_awvalid
    );
mem_axi_bready_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \^mem_valid\,
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => mem_axi_bready
    );
mem_axi_rready_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \^mem_valid\,
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => mem_axi_rready
    );
mem_axi_wvalid_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^mem_valid\,
      I5 => mem_axi_wvalid_0,
      O => mem_axi_wvalid
    );
mem_do_prefetch_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002A2A2AEA"
    )
        port map (
      I0 => \^mem_do_prefetch_reg_0\,
      I1 => irq_delay,
      I2 => mem_do_prefetch_i_2_n_0,
      I3 => \^instr_jalr\,
      I4 => \^instr_retirq\,
      I5 => mem_do_prefetch_i_3_n_0,
      O => mem_do_prefetch_i_1_n_0
    );
mem_do_prefetch_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => resetn,
      I1 => instr_jal,
      O => mem_do_prefetch_i_2_n_0
    );
mem_do_prefetch_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^mem_done\,
      I1 => resetn,
      O => mem_do_prefetch_i_3_n_0
    );
mem_do_prefetch_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => mem_do_prefetch_i_1_n_0,
      Q => \^mem_do_prefetch_reg_0\,
      R => '0'
    );
mem_do_rdata_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^cpu_state_reg[6]_0\(2),
      I1 => \^cpu_state_reg[6]_0\(4),
      I2 => \cpu_state_reg_n_0_[7]\,
      I3 => \^cpu_state_reg[6]_0\(1),
      I4 => \^mem_do_rdata\,
      I5 => decoder_pseudo_trigger_i_2_n_0,
      O => \cpu_state_reg[3]_0\
    );
mem_do_rdata_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => mem_do_rdata_reg_1,
      Q => \^mem_do_rdata\,
      R => '0'
    );
mem_do_rinst_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAEAFAEAFAEAAAE"
    )
        port map (
      I0 => mem_do_rinst_i_2_n_0,
      I1 => mem_do_rinst_reg_n_0,
      I2 => mem_do_prefetch_i_3_n_0,
      I3 => mem_do_rinst4_out,
      I4 => mem_do_rinst_i_4_n_0,
      I5 => mem_do_rinst_i_5_n_0,
      O => mem_do_rinst_i_1_n_0
    );
mem_do_rinst_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222222222022"
    )
        port map (
      I0 => \^cpu_state_reg[6]_0\(4),
      I1 => mem_do_rinst_i_14_n_0,
      I2 => \^irq_active_reg_0\,
      I3 => decoder_trigger_reg_n_0,
      I4 => irq_delay_reg_n_0,
      I5 => \latched_rd[5]_i_4_n_0\,
      O => mem_do_rinst_i_10_n_0
    );
mem_do_rinst_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => is_sb_sh_sw,
      I1 => \^cpu_state_reg[6]_0\(3),
      I2 => is_lui_auipc_jal,
      I3 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      O => mem_do_rinst_i_11_n_0
    );
mem_do_rinst_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => instr_waitirq,
      I1 => decoder_trigger_reg_n_0,
      O => mem_do_rinst_i_12_n_0
    );
mem_do_rinst_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF10FF10FF101010"
    )
        port map (
      I0 => decoder_trigger_reg_n_0,
      I1 => do_waitirq_reg_n_0,
      I2 => \^cpu_state_reg[6]_0\(4),
      I3 => \^mem_do_prefetch_reg_0\,
      I4 => \^cpu_state_reg[6]_0\(3),
      I5 => \cpu_state_reg_n_0_[2]\,
      O => mem_do_rinst_i_13_n_0
    );
mem_do_rinst_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^irq_state_reg[0]_0\,
      I1 => \irq_state_reg_n_0_[1]\,
      O => mem_do_rinst_i_14_n_0
    );
mem_do_rinst_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => resetn,
      I1 => \^is_beq_bne_blt_bge_bltu_bgeu_reg_0\,
      O => mem_do_rinst_i_2_n_0
    );
mem_do_rinst_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8080FF80"
    )
        port map (
      I0 => resetn,
      I1 => \^cpu_state_reg[6]_0\(3),
      I2 => \cpu_state[0]_i_2_n_0\,
      I3 => mem_do_rinst_i_6_n_0,
      I4 => \cpu_state[1]_i_2_n_0\,
      I5 => mem_do_rinst_i_7_n_0,
      O => mem_do_rinst4_out
    );
mem_do_rinst_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDCCDDCC"
    )
        port map (
      I0 => latched_branch_i_4_n_0,
      I1 => mem_do_rinst_i_8_n_0,
      I2 => do_waitirq130_out,
      I3 => mem_do_rinst_i_10_n_0,
      I4 => do_waitirq1,
      I5 => mem_do_rinst_i_11_n_0,
      O => mem_do_rinst_i_4_n_0
    );
mem_do_rinst_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8888888"
    )
        port map (
      I0 => \cpu_state[0]_i_2_n_0\,
      I1 => \^cpu_state_reg[6]_0\(3),
      I2 => \^cpu_state_reg[6]_0\(4),
      I3 => \^irq_state_reg[0]_0\,
      I4 => mem_do_rinst_i_12_n_0,
      I5 => mem_do_rinst_i_13_n_0,
      O => mem_do_rinst_i_5_n_0
    );
mem_do_rinst_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B0"
    )
        port map (
      I0 => is_sb_sh_sw,
      I1 => is_sll_srl_sra,
      I2 => resetn,
      I3 => is_slli_srli_srai,
      I4 => \cpu_state[1]_i_3_n_0\,
      O => mem_do_rinst_i_6_n_0
    );
mem_do_rinst_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000EEEA0000"
    )
        port map (
      I0 => \^cpu_state_reg[6]_0\(4),
      I1 => \^cpu_state_reg[6]_0\(3),
      I2 => is_lui_auipc_jal,
      I3 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I4 => resetn,
      I5 => \cpu_state[7]_i_6_n_0\,
      O => mem_do_rinst_i_7_n_0
    );
mem_do_rinst_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^cpu_state_reg[6]_0\(4),
      I1 => \^irq_state_reg[0]_0\,
      O => mem_do_rinst_i_8_n_0
    );
mem_do_rinst_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => do_waitirq_reg_n_0,
      I1 => decoder_trigger_reg_n_0,
      I2 => instr_waitirq,
      O => do_waitirq130_out
    );
mem_do_rinst_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => mem_do_rinst_i_1_n_0,
      Q => mem_do_rinst_reg_n_0,
      R => '0'
    );
mem_do_wdata_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => mem_do_wdata_reg_1,
      Q => \^mem_do_wdata\,
      R => '0'
    );
mem_instr_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \mem_state_reg_n_0_[0]\,
      I1 => \mem_state_reg_n_0_[1]\,
      O => \mem_state_reg[0]_2\
    );
mem_instr_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => mem_instr_reg_0,
      Q => mem_axi_arprot(0),
      R => '0'
    );
mem_la_firstword_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mem_la_firstword_reg_reg_n_0,
      I1 => last_mem_valid,
      I2 => p_72_in,
      O => mem_la_firstword_reg
    );
mem_la_firstword_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5454540000005400"
    )
        port map (
      I0 => mem_la_secondword,
      I1 => \^mem_do_prefetch_reg_0\,
      I2 => mem_do_rinst_reg_n_0,
      I3 => \reg_out_reg_n_0_[1]\,
      I4 => \reg_pc[31]_i_3_n_0\,
      I5 => \reg_next_pc_reg_n_0_[1]\,
      O => p_72_in
    );
mem_la_firstword_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => mem_la_firstword_reg,
      Q => mem_la_firstword_reg_reg_n_0,
      R => trap_i_1_n_0
    );
mem_la_secondword_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAEAAA2A"
    )
        port map (
      I0 => mem_la_secondword,
      I1 => data10,
      I2 => \mem_state_reg_n_0_[0]\,
      I3 => \mem_state_reg_n_0_[1]\,
      I4 => \^resetn_0\,
      I5 => \^trap_reg_1\,
      O => mem_la_secondword_i_1_n_0
    );
mem_la_secondword_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => mem_la_secondword_i_1_n_0,
      Q => mem_la_secondword,
      R => '0'
    );
\mem_rdata_q[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \mem_rdata_q[0]_i_2_n_0\,
      I1 => \mem_rdata_q[11]_i_5_n_0\,
      I2 => mem_axi_rdata(0),
      I3 => \mem_rdata_q[11]_i_6_n_0\,
      I4 => mem_axi_rdata(16),
      O => \mem_rdata_q[0]_i_1_n_0\
    );
\mem_rdata_q[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_7_n_0\,
      I1 => \mem_rdata_q_reg_n_0_[0]\,
      I2 => \mem_rdata_q[11]_i_8_n_0\,
      I3 => \mem_rdata_q_reg_n_0_[16]\,
      I4 => \mem_16bit_buffer_reg_n_0_[0]\,
      I5 => \mem_rdata_q[11]_i_9_n_0\,
      O => \mem_rdata_q[0]_i_2_n_0\
    );
\mem_rdata_q[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \mem_rdata_q[10]_i_2_n_0\,
      I1 => \mem_rdata_q[11]_i_5_n_0\,
      I2 => mem_axi_rdata(10),
      I3 => \mem_rdata_q[11]_i_6_n_0\,
      I4 => mem_axi_rdata(26),
      O => p_3_in(0)
    );
\mem_rdata_q[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_7_n_0\,
      I1 => \mem_rdata_q_reg_n_0_[10]\,
      I2 => \mem_rdata_q[11]_i_8_n_0\,
      I3 => \mem_rdata_q_reg_n_0_[26]\,
      I4 => \mem_16bit_buffer_reg_n_0_[10]\,
      I5 => \mem_rdata_q[11]_i_9_n_0\,
      O => \mem_rdata_q[10]_i_2_n_0\
    );
\mem_rdata_q[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEFEEEEEEEEEEEE"
    )
        port map (
      I0 => data10,
      I1 => \mem_rdata_q[11]_i_3_n_0\,
      I2 => \mem_rdata_q[0]_i_1_n_0\,
      I3 => \mem_rdata_q[1]_i_1_n_0\,
      I4 => is_sb_sh_sw_i_5_n_0,
      I5 => mem_rdata_q164_out,
      O => \mem_rdata_q[11]_i_1_n_0\
    );
\mem_rdata_q[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_4_n_0\,
      I1 => \mem_rdata_q[11]_i_5_n_0\,
      I2 => mem_axi_rdata(11),
      I3 => \mem_rdata_q[11]_i_6_n_0\,
      I4 => mem_axi_rdata(27),
      O => p_3_in(1)
    );
\mem_rdata_q[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00004000C0000000"
    )
        port map (
      I0 => p_5_in(0),
      I1 => \^mem_axi_rdata[15]\(0),
      I2 => \^mem_axi_rdata[15]\(1),
      I3 => mem_rdata_q164_out,
      I4 => \mem_rdata_q[0]_i_1_n_0\,
      I5 => \mem_rdata_q[1]_i_1_n_0\,
      O => \mem_rdata_q[11]_i_3_n_0\
    );
\mem_rdata_q[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_7_n_0\,
      I1 => \mem_rdata_q_reg_n_0_[11]\,
      I2 => \mem_rdata_q[11]_i_8_n_0\,
      I3 => \mem_rdata_q_reg_n_0_[27]\,
      I4 => \mem_16bit_buffer_reg_n_0_[11]\,
      I5 => \mem_rdata_q[11]_i_9_n_0\,
      O => \mem_rdata_q[11]_i_4_n_0\
    );
\mem_rdata_q[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00022222"
    )
        port map (
      I0 => \mem_rdata_q[6]_i_5_n_0\,
      I1 => mem_la_secondword,
      I2 => \^mem_do_prefetch_reg_0\,
      I3 => mem_do_rinst_reg_n_0,
      I4 => \mem_rdata_q[6]_i_4_n_0\,
      O => \mem_rdata_q[11]_i_5_n_0\
    );
\mem_rdata_q[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022200000"
    )
        port map (
      I0 => \mem_rdata_q[6]_i_5_n_0\,
      I1 => mem_la_secondword,
      I2 => \^mem_do_prefetch_reg_0\,
      I3 => mem_do_rinst_reg_n_0,
      I4 => \mem_rdata_q[6]_i_4_n_0\,
      I5 => \mem_rdata_q[6]_i_3_n_0\,
      O => \mem_rdata_q[11]_i_6_n_0\
    );
\mem_rdata_q[11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00011111"
    )
        port map (
      I0 => \mem_rdata_q[6]_i_5_n_0\,
      I1 => mem_la_secondword,
      I2 => \^mem_do_prefetch_reg_0\,
      I3 => mem_do_rinst_reg_n_0,
      I4 => \mem_rdata_q[6]_i_4_n_0\,
      O => \mem_rdata_q[11]_i_7_n_0\
    );
\mem_rdata_q[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000011100000"
    )
        port map (
      I0 => \mem_rdata_q[6]_i_5_n_0\,
      I1 => mem_la_secondword,
      I2 => \^mem_do_prefetch_reg_0\,
      I3 => mem_do_rinst_reg_n_0,
      I4 => \mem_rdata_q[6]_i_4_n_0\,
      I5 => \mem_rdata_q[6]_i_3_n_0\,
      O => \mem_rdata_q[11]_i_8_n_0\
    );
\mem_rdata_q[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA8080000"
    )
        port map (
      I0 => \^mem_la_firstword1\,
      I1 => \reg_out_reg_n_0_[1]\,
      I2 => \reg_pc[31]_i_3_n_0\,
      I3 => \reg_next_pc_reg_n_0_[1]\,
      I4 => \mem_rdata_q[6]_i_3_n_0\,
      I5 => mem_la_secondword,
      O => \mem_rdata_q[11]_i_9_n_0\
    );
\mem_rdata_q[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFAEAEAE"
    )
        port map (
      I0 => \mem_rdata_q[12]_i_2_n_0\,
      I1 => \mem_rdata_q[12]_i_3_n_0\,
      I2 => \mem_rdata_q[31]_i_9_n_0\,
      I3 => \mem_rdata_q[14]_i_3_n_0\,
      I4 => p_3_in(2),
      I5 => \mem_rdata_q[12]_i_4_n_0\,
      O => \mem_rdata_q[12]_i_1_n_0\
    );
\mem_rdata_q[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \^mem_axi_rdata[15]\(0),
      I1 => \mem_rdata_q[1]_i_1_n_0\,
      I2 => instr_jalr_i_3_n_0,
      I3 => p_3_in(2),
      I4 => mem_rdata_q3,
      O => \mem_rdata_q[12]_i_2_n_0\
    );
\mem_rdata_q[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \mem_rdata_q[12]_i_5_n_0\,
      I1 => \mem_rdata_q[19]_i_4_n_0\,
      I2 => instr_jalr_i_4_n_0,
      I3 => \mem_rdata_q[12]_i_6_n_0\,
      I4 => \mem_rdata_q[14]_i_5_n_0\,
      I5 => \mem_rdata_q[12]_i_7_n_0\,
      O => \mem_rdata_q[12]_i_3_n_0\
    );
\mem_rdata_q[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \^mem_axi_rdata[15]\(0),
      I1 => \^mem_axi_rdata[15]\(1),
      I2 => \mem_rdata_q[1]_i_1_n_0\,
      I3 => \mem_rdata_q[0]_i_1_n_0\,
      I4 => p_5_in(0),
      I5 => mem_rdata_q164_out,
      O => \mem_rdata_q[12]_i_4_n_0\
    );
\mem_rdata_q[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^mem_axi_rdata[15]\(0),
      I1 => p_11_in,
      I2 => p_5_in(0),
      O => \mem_rdata_q[12]_i_5_n_0\
    );
\mem_rdata_q[12]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_12_in,
      I1 => p_10_in,
      O => \mem_rdata_q[12]_i_6_n_0\
    );
\mem_rdata_q[12]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A80"
    )
        port map (
      I0 => p_5_in(0),
      I1 => \^mem_axi_rdata[15]\(1),
      I2 => \^mem_axi_rdata[15]\(0),
      I3 => p_3_in(2),
      O => \mem_rdata_q[12]_i_7_n_0\
    );
\mem_rdata_q[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEEEEEE"
    )
        port map (
      I0 => \mem_rdata_q[13]_i_2_n_0\,
      I1 => \mem_rdata_q[13]_i_3_n_0\,
      I2 => \mem_rdata_q[0]_i_1_n_0\,
      I3 => p_5_in(0),
      I4 => \mem_rdata_q[13]_i_4_n_0\,
      I5 => \mem_rdata_q[13]_i_5_n_0\,
      O => \mem_rdata_q[13]_i_1_n_0\
    );
\mem_rdata_q[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F888F0F0"
    )
        port map (
      I0 => \^mem_axi_rdata[15]\(0),
      I1 => instr_lui_i_4_n_0,
      I2 => p_5_in(0),
      I3 => \mem_rdata_q[1]_i_1_n_0\,
      I4 => mem_rdata_q164_out,
      O => \mem_rdata_q[13]_i_2_n_0\
    );
\mem_rdata_q[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000033000000"
    )
        port map (
      I0 => p_10_in,
      I1 => \mem_rdata_q[31]_i_9_n_0\,
      I2 => p_3_in(2),
      I3 => instr_jalr_i_4_n_0,
      I4 => p_3_in(1),
      I5 => p_3_in(0),
      O => \mem_rdata_q[13]_i_3_n_0\
    );
\mem_rdata_q[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80AA80AA80AA"
    )
        port map (
      I0 => \mem_rdata_q[13]_i_6_n_0\,
      I1 => \mem_rdata_q[19]_i_4_n_0\,
      I2 => \decoded_rd[1]_i_2_n_0\,
      I3 => \mem_rdata_q[30]_i_5_n_0\,
      I4 => p_3_in(1),
      I5 => \mem_rdata_q[14]_i_5_n_0\,
      O => \mem_rdata_q[13]_i_4_n_0\
    );
\mem_rdata_q[13]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0F0200"
    )
        port map (
      I0 => mem_rdata_q164_out,
      I1 => \mem_rdata_q[1]_i_1_n_0\,
      I2 => \mem_rdata_q[0]_i_1_n_0\,
      I3 => \^mem_axi_rdata[15]\(0),
      I4 => p_5_in(0),
      O => \mem_rdata_q[13]_i_5_n_0\
    );
\mem_rdata_q[13]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => is_lb_lh_lw_lbu_lhu_i_4_n_0,
      I1 => instr_jal_i_5_n_0,
      I2 => \mem_rdata_q[30]_i_6_n_0\,
      I3 => instr_jal_i_6_n_0,
      O => \mem_rdata_q[13]_i_6_n_0\
    );
\mem_rdata_q[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF2F2F2"
    )
        port map (
      I0 => p_13_in(1),
      I1 => \mem_rdata_q[19]_i_7_n_0\,
      I2 => \mem_rdata_q[14]_i_2_n_0\,
      I3 => \^mem_axi_rdata[15]\(0),
      I4 => \mem_rdata_q[14]_i_3_n_0\,
      I5 => \mem_rdata_q[14]_i_4_n_0\,
      O => \mem_rdata_q[14]_i_1_n_0\
    );
\mem_rdata_q[14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => p_3_in(0),
      I1 => p_3_in(1),
      I2 => \mem_rdata_q[14]_i_5_n_0\,
      I3 => \mem_rdata_q[31]_i_9_n_0\,
      O => \mem_rdata_q[14]_i_2_n_0\
    );
\mem_rdata_q[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF0F0FFF0F2F"
    )
        port map (
      I0 => \^mem_axi_rdata[15]\(1),
      I1 => \^mem_axi_rdata[15]\(0),
      I2 => mem_rdata_q164_out,
      I3 => \mem_rdata_q[0]_i_1_n_0\,
      I4 => p_5_in(0),
      I5 => \mem_rdata_q[1]_i_1_n_0\,
      O => \mem_rdata_q[14]_i_3_n_0\
    );
\mem_rdata_q[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54000000"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_9_n_0\,
      I1 => p_12_in,
      I2 => p_10_in,
      I3 => \mem_rdata_q[31]_i_17_n_0\,
      I4 => instr_jalr_i_4_n_0,
      O => \mem_rdata_q[14]_i_4_n_0\
    );
\mem_rdata_q[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000101010101010"
    )
        port map (
      I0 => p_5_in(0),
      I1 => \^mem_axi_rdata[15]\(0),
      I2 => \^mem_axi_rdata[15]\(1),
      I3 => p_3_in(2),
      I4 => p_3_in(0),
      I5 => p_3_in(1),
      O => \mem_rdata_q[14]_i_5_n_0\
    );
\mem_rdata_q[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40000000"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_9_n_0\,
      I1 => \^mem_axi_rdata[15]\(0),
      I2 => p_5_in(0),
      I3 => p_12_in,
      I4 => \mem_rdata_q[19]_i_4_n_0\,
      I5 => \^mem_axi_rdata[15]\(1),
      O => \mem_rdata_q[15]_i_1_n_0\
    );
\mem_rdata_q[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_rdata_q[16]_i_2_n_0\,
      I1 => \mem_rdata_q[19]_i_7_n_0\,
      I2 => p_10_in,
      O => \mem_rdata_q[16]_i_1_n_0\
    );
\mem_rdata_q[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_5_n_0\,
      I1 => mem_axi_rdata(16),
      I2 => instr_retirq_i_6_n_0,
      I3 => mem_axi_rdata(0),
      I4 => \mem_rdata_q[16]_i_3_n_0\,
      O => \mem_rdata_q[16]_i_2_n_0\
    );
\mem_rdata_q[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF404040"
    )
        port map (
      I0 => \mem_rdata_q[6]_i_5_n_0\,
      I1 => mem_la_secondword,
      I2 => \mem_rdata_q_reg_n_0_[0]\,
      I3 => \mem_rdata_q_reg_n_0_[16]\,
      I4 => \mem_rdata_q[11]_i_7_n_0\,
      O => \mem_rdata_q[16]_i_3_n_0\
    );
\mem_rdata_q[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_rdata_q[17]_i_2_n_0\,
      I1 => \mem_rdata_q[19]_i_7_n_0\,
      I2 => p_3_in(2),
      O => \mem_rdata_q[17]_i_1_n_0\
    );
\mem_rdata_q[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_5_n_0\,
      I1 => mem_axi_rdata(17),
      I2 => instr_retirq_i_6_n_0,
      I3 => mem_axi_rdata(1),
      I4 => \mem_rdata_q[17]_i_3_n_0\,
      O => \mem_rdata_q[17]_i_2_n_0\
    );
\mem_rdata_q[17]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF404040"
    )
        port map (
      I0 => \mem_rdata_q[6]_i_5_n_0\,
      I1 => mem_la_secondword,
      I2 => \mem_rdata_q_reg_n_0_[1]\,
      I3 => \mem_rdata_q_reg_n_0_[17]\,
      I4 => \mem_rdata_q[11]_i_7_n_0\,
      O => \mem_rdata_q[17]_i_3_n_0\
    );
\mem_rdata_q[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_rdata_q[18]_i_2_n_0\,
      I1 => \mem_rdata_q[19]_i_7_n_0\,
      I2 => p_3_in(2),
      O => \mem_rdata_q[18]_i_1_n_0\
    );
\mem_rdata_q[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_5_n_0\,
      I1 => mem_axi_rdata(18),
      I2 => instr_retirq_i_6_n_0,
      I3 => mem_axi_rdata(2),
      I4 => \mem_rdata_q[18]_i_3_n_0\,
      O => \mem_rdata_q[18]_i_2_n_0\
    );
\mem_rdata_q[18]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF404040"
    )
        port map (
      I0 => \mem_rdata_q[6]_i_5_n_0\,
      I1 => mem_la_secondword,
      I2 => \mem_rdata_q_reg_n_0_[2]\,
      I3 => \mem_rdata_q_reg_n_0_[18]\,
      I4 => \mem_rdata_q[11]_i_7_n_0\,
      O => \mem_rdata_q[18]_i_3_n_0\
    );
\mem_rdata_q[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEAAAAAAA"
    )
        port map (
      I0 => data10,
      I1 => \mem_rdata_q[19]_i_3_n_0\,
      I2 => \mem_rdata_q[19]_i_4_n_0\,
      I3 => p_5_in(0),
      I4 => \^mem_axi_rdata[15]\(0),
      I5 => \^mem_axi_rdata[15]\(1),
      O => \mem_rdata_q[19]_i_1_n_0\
    );
\mem_rdata_q[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mem_rdata_q[19]_i_6_n_0\,
      I1 => \mem_rdata_q[19]_i_7_n_0\,
      I2 => p_3_in(2),
      O => \mem_rdata_q[19]_i_2_n_0\
    );
\mem_rdata_q[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000088080000"
    )
        port map (
      I0 => \^mem_la_firstword1\,
      I1 => \mem_rdata_q[31]_i_22_n_0\,
      I2 => p_72_in,
      I3 => data10,
      I4 => \mem_rdata_q[0]_i_1_n_0\,
      I5 => \mem_rdata_q[1]_i_1_n_0\,
      O => \mem_rdata_q[19]_i_3_n_0\
    );
\mem_rdata_q[19]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => p_3_in(1),
      I1 => p_3_in(0),
      I2 => \mem_rdata_q[7]_i_2_n_0\,
      I3 => \mem_rdata_q[9]_i_3_n_0\,
      I4 => \mem_rdata_q[8]_i_2_n_0\,
      O => \mem_rdata_q[19]_i_4_n_0\
    );
\mem_rdata_q[19]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \mem_rdata_q[19]_i_8_n_0\,
      I1 => \mem_rdata_q[11]_i_5_n_0\,
      I2 => mem_axi_rdata(15),
      I3 => \mem_rdata_q[11]_i_6_n_0\,
      I4 => mem_axi_rdata(31),
      O => \^mem_axi_rdata[15]\(1)
    );
\mem_rdata_q[19]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_5_n_0\,
      I1 => mem_axi_rdata(19),
      I2 => instr_retirq_i_6_n_0,
      I3 => mem_axi_rdata(3),
      I4 => \mem_rdata_q[19]_i_9_n_0\,
      O => \mem_rdata_q[19]_i_6_n_0\
    );
\mem_rdata_q[19]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF7F"
    )
        port map (
      I0 => \mem_rdata_q[19]_i_4_n_0\,
      I1 => p_5_in(0),
      I2 => \^mem_axi_rdata[15]\(0),
      I3 => \^mem_axi_rdata[15]\(1),
      I4 => \mem_rdata_q[31]_i_9_n_0\,
      O => \mem_rdata_q[19]_i_7_n_0\
    );
\mem_rdata_q[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_7_n_0\,
      I1 => \mem_rdata_q_reg_n_0_[15]\,
      I2 => \mem_rdata_q[11]_i_8_n_0\,
      I3 => \mem_rdata_q_reg_n_0_[31]\,
      I4 => \mem_16bit_buffer_reg_n_0_[15]\,
      I5 => \mem_rdata_q[11]_i_9_n_0\,
      O => \mem_rdata_q[19]_i_8_n_0\
    );
\mem_rdata_q[19]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF404040"
    )
        port map (
      I0 => \mem_rdata_q[6]_i_5_n_0\,
      I1 => mem_la_secondword,
      I2 => \mem_rdata_q_reg_n_0_[3]\,
      I3 => \mem_rdata_q_reg_n_0_[19]\,
      I4 => \mem_rdata_q[11]_i_7_n_0\,
      O => \mem_rdata_q[19]_i_9_n_0\
    );
\mem_rdata_q[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \mem_rdata_q[1]_i_2_n_0\,
      I1 => \mem_rdata_q[11]_i_5_n_0\,
      I2 => mem_axi_rdata(1),
      I3 => \mem_rdata_q[11]_i_6_n_0\,
      I4 => mem_axi_rdata(17),
      O => \mem_rdata_q[1]_i_1_n_0\
    );
\mem_rdata_q[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_7_n_0\,
      I1 => \mem_rdata_q_reg_n_0_[1]\,
      I2 => \mem_rdata_q[11]_i_8_n_0\,
      I3 => \mem_rdata_q_reg_n_0_[17]\,
      I4 => \mem_16bit_buffer_reg_n_0_[1]\,
      I5 => \mem_rdata_q[11]_i_9_n_0\,
      O => \mem_rdata_q[1]_i_2_n_0\
    );
\mem_rdata_q[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF554455545544"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_9_n_0\,
      I1 => \mem_rdata_q[21]_i_2_n_0\,
      I2 => \mem_rdata_q[21]_i_3_n_0\,
      I3 => \mem_rdata_q[20]_i_2_n_0\,
      I4 => \mem_rdata_q[20]_i_3_n_0\,
      I5 => \mem_rdata_q[23]_i_5_n_0\,
      O => \mem_rdata_q[20]_i_1_n_0\
    );
\mem_rdata_q[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mem_rdata_q[23]_i_8_n_0\,
      I1 => p_11_in,
      O => \mem_rdata_q[20]_i_2_n_0\
    );
\mem_rdata_q[20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_5_n_0\,
      I1 => mem_axi_rdata(20),
      I2 => instr_retirq_i_6_n_0,
      I3 => mem_axi_rdata(4),
      I4 => \mem_rdata_q[20]_i_4_n_0\,
      O => \mem_rdata_q[20]_i_3_n_0\
    );
\mem_rdata_q[20]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF404040"
    )
        port map (
      I0 => \mem_rdata_q[6]_i_5_n_0\,
      I1 => mem_la_secondword,
      I2 => \mem_rdata_q_reg_n_0_[4]\,
      I3 => \mem_rdata_q_reg_n_0_[20]\,
      I4 => \mem_rdata_q[11]_i_7_n_0\,
      O => \mem_rdata_q[20]_i_4_n_0\
    );
\mem_rdata_q[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF554455545544"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_9_n_0\,
      I1 => \mem_rdata_q[21]_i_2_n_0\,
      I2 => \mem_rdata_q[21]_i_3_n_0\,
      I3 => \mem_rdata_q[21]_i_4_n_0\,
      I4 => \mem_rdata_q[21]_i_5_n_0\,
      I5 => \mem_rdata_q[23]_i_5_n_0\,
      O => \mem_rdata_q[21]_i_1_n_0\
    );
\mem_rdata_q[21]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => mem_axi_rdata(25),
      I1 => \mem_rdata_q[11]_i_6_n_0\,
      I2 => mem_axi_rdata(9),
      I3 => \mem_rdata_q[11]_i_5_n_0\,
      O => \mem_rdata_q[21]_i_10_n_0\
    );
\mem_rdata_q[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAA20000"
    )
        port map (
      I0 => p_3_in(2),
      I1 => \mem_rdata_q[8]_i_2_n_0\,
      I2 => \mem_rdata_q[21]_i_6_n_0\,
      I3 => p_3_in(1),
      I4 => p_5_in(0),
      I5 => \mem_rdata_q[21]_i_7_n_0\,
      O => \mem_rdata_q[21]_i_2_n_0\
    );
\mem_rdata_q[21]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4E4F4"
    )
        port map (
      I0 => \^mem_axi_rdata[15]\(0),
      I1 => p_5_in(0),
      I2 => \^mem_axi_rdata[15]\(1),
      I3 => p_3_in(1),
      I4 => p_3_in(0),
      O => \mem_rdata_q[21]_i_3_n_0\
    );
\mem_rdata_q[21]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mem_rdata_q[23]_i_8_n_0\,
      I1 => p_13_in(0),
      O => \mem_rdata_q[21]_i_4_n_0\
    );
\mem_rdata_q[21]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_5_n_0\,
      I1 => mem_axi_rdata(21),
      I2 => instr_retirq_i_6_n_0,
      I3 => mem_axi_rdata(5),
      I4 => \mem_rdata_q[21]_i_8_n_0\,
      O => \mem_rdata_q[21]_i_5_n_0\
    );
\mem_rdata_q[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \mem_rdata_q[10]_i_2_n_0\,
      I1 => \mem_rdata_q[31]_i_14_n_0\,
      I2 => \mem_rdata_q[7]_i_3_n_0\,
      I3 => \mem_rdata_q[21]_i_9_n_0\,
      I4 => \mem_rdata_q[21]_i_10_n_0\,
      I5 => \mem_rdata_q[9]_i_6_n_0\,
      O => \mem_rdata_q[21]_i_6_n_0\
    );
\mem_rdata_q[21]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF1"
    )
        port map (
      I0 => \mem_rdata_q[30]_i_6_n_0\,
      I1 => instr_jal_i_6_n_0,
      I2 => is_lb_lh_lw_lbu_lhu_i_5_n_0,
      I3 => \mem_rdata_q[19]_i_8_n_0\,
      O => \mem_rdata_q[21]_i_7_n_0\
    );
\mem_rdata_q[21]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF404040"
    )
        port map (
      I0 => \mem_rdata_q[6]_i_5_n_0\,
      I1 => mem_la_secondword,
      I2 => \mem_rdata_q_reg_n_0_[5]\,
      I3 => \mem_rdata_q_reg_n_0_[21]\,
      I4 => \mem_rdata_q[11]_i_7_n_0\,
      O => \mem_rdata_q[21]_i_8_n_0\
    );
\mem_rdata_q[21]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => mem_axi_rdata(23),
      I1 => \mem_rdata_q[11]_i_6_n_0\,
      I2 => mem_axi_rdata(7),
      I3 => \mem_rdata_q[11]_i_5_n_0\,
      O => \mem_rdata_q[21]_i_9_n_0\
    );
\mem_rdata_q[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF2F2F2"
    )
        port map (
      I0 => \mem_rdata_q[22]_i_2_n_0\,
      I1 => \mem_rdata_q[31]_i_9_n_0\,
      I2 => \mem_rdata_q[22]_i_3_n_0\,
      I3 => \mem_rdata_q[23]_i_5_n_0\,
      I4 => \mem_rdata_q[22]_i_4_n_0\,
      I5 => \mem_rdata_q[22]_i_5_n_0\,
      O => \mem_rdata_q[22]_i_1_n_0\
    );
\mem_rdata_q[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => p_3_in(2),
      I1 => \mem_rdata_q[24]_i_14_n_0\,
      I2 => \mem_rdata_q[21]_i_3_n_0\,
      I3 => \mem_rdata_q[22]_i_4_n_0\,
      I4 => p_13_in(1),
      I5 => \mem_rdata_q[23]_i_8_n_0\,
      O => \mem_rdata_q[22]_i_2_n_0\
    );
\mem_rdata_q[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \mem_rdata_q[1]_i_1_n_0\,
      I1 => \^mem_axi_rdata[15]\(1),
      I2 => \mem_rdata_q[31]_i_20_n_0\,
      I3 => \mem_rdata_q[0]_i_1_n_0\,
      I4 => p_5_in(0),
      I5 => p_13_in(1),
      O => \mem_rdata_q[22]_i_3_n_0\
    );
\mem_rdata_q[22]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_5_n_0\,
      I1 => mem_axi_rdata(22),
      I2 => instr_retirq_i_6_n_0,
      I3 => mem_axi_rdata(6),
      I4 => \mem_rdata_q[22]_i_6_n_0\,
      O => \mem_rdata_q[22]_i_4_n_0\
    );
\mem_rdata_q[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => p_5_in(0),
      I1 => \^mem_axi_rdata[15]\(1),
      I2 => mem_rdata_q164_out,
      I3 => \mem_rdata_q[1]_i_1_n_0\,
      I4 => \mem_rdata_q[0]_i_1_n_0\,
      I5 => p_10_in,
      O => \mem_rdata_q[22]_i_5_n_0\
    );
\mem_rdata_q[22]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF404040"
    )
        port map (
      I0 => \mem_rdata_q[6]_i_5_n_0\,
      I1 => mem_la_secondword,
      I2 => \mem_rdata_q_reg_n_0_[6]\,
      I3 => \mem_rdata_q_reg_n_0_[22]\,
      I4 => \mem_rdata_q[11]_i_7_n_0\,
      O => \mem_rdata_q[22]_i_6_n_0\
    );
\mem_rdata_q[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \mem_rdata_q[23]_i_2_n_0\,
      I1 => \mem_rdata_q[23]_i_3_n_0\,
      I2 => \mem_rdata_q[23]_i_4_n_0\,
      I3 => \mem_rdata_q[23]_i_5_n_0\,
      I4 => \mem_rdata_q[23]_i_6_n_0\,
      I5 => \mem_rdata_q[23]_i_7_n_0\,
      O => \mem_rdata_q[23]_i_1_n_0\
    );
\mem_rdata_q[23]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1110"
    )
        port map (
      I0 => \mem_rdata_q[1]_i_1_n_0\,
      I1 => \mem_rdata_q[0]_i_1_n_0\,
      I2 => \^mem_axi_rdata[15]\(1),
      I3 => p_5_in(0),
      O => \mem_rdata_q[23]_i_10_n_0\
    );
\mem_rdata_q[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \mem_rdata_q[23]_i_8_n_0\,
      I1 => p_12_in,
      I2 => \mem_rdata_q[23]_i_4_n_0\,
      I3 => \mem_rdata_q[21]_i_3_n_0\,
      I4 => \mem_rdata_q[21]_i_2_n_0\,
      I5 => \mem_rdata_q[31]_i_9_n_0\,
      O => \mem_rdata_q[23]_i_2_n_0\
    );
\mem_rdata_q[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \^mem_axi_rdata[15]\(0),
      I1 => p_12_in,
      I2 => p_5_in(0),
      I3 => \^mem_axi_rdata[15]\(1),
      I4 => mem_rdata_q164_out,
      I5 => \mem_rdata_q[26]_i_7_n_0\,
      O => \mem_rdata_q[23]_i_3_n_0\
    );
\mem_rdata_q[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_5_n_0\,
      I1 => mem_axi_rdata(23),
      I2 => instr_retirq_i_6_n_0,
      I3 => mem_axi_rdata(7),
      I4 => \mem_rdata_q[23]_i_9_n_0\,
      O => \mem_rdata_q[23]_i_4_n_0\
    );
\mem_rdata_q[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFAFBFAFFFAFBFA"
    )
        port map (
      I0 => \mem_rdata_q[26]_i_8_n_0\,
      I1 => \^mem_axi_rdata[15]\(0),
      I2 => \mem_rdata_q[23]_i_10_n_0\,
      I3 => \mem_rdata_q[1]_i_1_n_0\,
      I4 => \^mem_axi_rdata[15]\(1),
      I5 => \mem_rdata_q[31]_i_16_n_0\,
      O => \mem_rdata_q[23]_i_5_n_0\
    );
\mem_rdata_q[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => p_3_in(0),
      I1 => \^mem_axi_rdata[15]\(0),
      I2 => p_5_in(0),
      I3 => \^mem_axi_rdata[15]\(1),
      I4 => mem_rdata_q164_out,
      I5 => \mem_rdata_q[26]_i_7_n_0\,
      O => \mem_rdata_q[23]_i_6_n_0\
    );
\mem_rdata_q[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \mem_rdata_q[1]_i_1_n_0\,
      I1 => \^mem_axi_rdata[15]\(1),
      I2 => \mem_rdata_q[31]_i_20_n_0\,
      I3 => \mem_rdata_q[0]_i_1_n_0\,
      I4 => p_5_in(0),
      I5 => p_12_in,
      O => \mem_rdata_q[23]_i_7_n_0\
    );
\mem_rdata_q[23]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000F4F"
    )
        port map (
      I0 => p_3_in(0),
      I1 => p_3_in(1),
      I2 => \^mem_axi_rdata[15]\(1),
      I3 => \^mem_axi_rdata[15]\(0),
      I4 => p_5_in(0),
      O => \mem_rdata_q[23]_i_8_n_0\
    );
\mem_rdata_q[23]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF404040"
    )
        port map (
      I0 => \mem_rdata_q[6]_i_5_n_0\,
      I1 => mem_la_secondword,
      I2 => \mem_rdata_q_reg_n_0_[7]\,
      I3 => \mem_rdata_q_reg_n_0_[23]\,
      I4 => \mem_rdata_q[11]_i_7_n_0\,
      O => \mem_rdata_q[23]_i_9_n_0\
    );
\mem_rdata_q[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
        port map (
      I0 => data10,
      I1 => mem_rdata_q164_out,
      I2 => \mem_rdata_q[24]_i_4_n_0\,
      I3 => \mem_rdata_q[24]_i_5_n_0\,
      I4 => \mem_rdata_q[24]_i_6_n_0\,
      I5 => \mem_rdata_q[24]_i_7_n_0\,
      O => \mem_rdata_q[24]_i_1_n_0\
    );
\mem_rdata_q[24]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000A2A0A000A2A"
    )
        port map (
      I0 => \mem_rdata_q[24]_i_15_n_0\,
      I1 => \mem_rdata_q[24]_i_13_n_0\,
      I2 => \^mem_axi_rdata[15]\(1),
      I3 => \^mem_axi_rdata[15]\(0),
      I4 => p_5_in(0),
      I5 => \mem_rdata_q[19]_i_4_n_0\,
      O => \mem_rdata_q[24]_i_10_n_0\
    );
\mem_rdata_q[24]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \mem_rdata_q[1]_i_1_n_0\,
      I1 => \^mem_axi_rdata[15]\(1),
      I2 => \mem_rdata_q[31]_i_20_n_0\,
      I3 => \mem_rdata_q[0]_i_1_n_0\,
      I4 => p_5_in(0),
      I5 => p_10_in,
      O => \mem_rdata_q[24]_i_11_n_0\
    );
\mem_rdata_q[24]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCC0004C00"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_16_n_0\,
      I1 => \decoded_imm_uj[4]_i_2_n_0\,
      I2 => \^mem_axi_rdata[15]\(1),
      I3 => \mem_rdata_q[1]_i_1_n_0\,
      I4 => \^mem_axi_rdata[15]\(0),
      I5 => \mem_rdata_q[26]_i_8_n_0\,
      O => \mem_rdata_q[24]_i_12_n_0\
    );
\mem_rdata_q[24]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => p_3_in(0),
      I1 => p_3_in(1),
      O => \mem_rdata_q[24]_i_13_n_0\
    );
\mem_rdata_q[24]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAAA"
    )
        port map (
      I0 => \mem_rdata_q[24]_i_16_n_0\,
      I1 => p_3_in(1),
      I2 => p_3_in(0),
      I3 => \mem_rdata_q[7]_i_2_n_0\,
      I4 => \mem_rdata_q[9]_i_3_n_0\,
      I5 => \mem_rdata_q[8]_i_2_n_0\,
      O => \mem_rdata_q[24]_i_14_n_0\
    );
\mem_rdata_q[24]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mem_rdata_q[0]_i_1_n_0\,
      I1 => p_10_in,
      O => \mem_rdata_q[24]_i_15_n_0\
    );
\mem_rdata_q[24]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEFEEEFEEEFFFFF"
    )
        port map (
      I0 => \mem_rdata_q[19]_i_8_n_0\,
      I1 => is_lb_lh_lw_lbu_lhu_i_5_n_0,
      I2 => instr_jal_i_6_n_0,
      I3 => \mem_rdata_q[30]_i_6_n_0\,
      I4 => is_lb_lh_lw_lbu_lhu_i_4_n_0,
      I5 => instr_jal_i_5_n_0,
      O => \mem_rdata_q[24]_i_16_n_0\
    );
\mem_rdata_q[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF00FE"
    )
        port map (
      I0 => \mem_rdata_q[24]_i_8_n_0\,
      I1 => \mem_rdata_q[24]_i_9_n_0\,
      I2 => \mem_rdata_q[24]_i_10_n_0\,
      I3 => \mem_rdata_q[29]_i_2_n_0\,
      I4 => \mem_rdata_q[24]_i_11_n_0\,
      I5 => \mem_rdata_q[24]_i_12_n_0\,
      O => \mem_rdata_q[24]_i_2_n_0\
    );
\mem_rdata_q[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F00000000000000"
    )
        port map (
      I0 => data10,
      I1 => compressed_instr_i_1_n_0,
      I2 => p_72_in,
      I3 => mem_done17_out,
      I4 => resetn,
      I5 => \^mem_la_firstword1\,
      O => mem_rdata_q164_out
    );
\mem_rdata_q[24]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^mem_axi_rdata[15]\(1),
      I1 => p_5_in(0),
      I2 => \mem_rdata_q[1]_i_1_n_0\,
      I3 => \mem_rdata_q[0]_i_1_n_0\,
      O => \mem_rdata_q[24]_i_4_n_0\
    );
\mem_rdata_q[24]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00130000"
    )
        port map (
      I0 => \mem_rdata_q[24]_i_13_n_0\,
      I1 => p_5_in(0),
      I2 => \^mem_axi_rdata[15]\(1),
      I3 => \^mem_axi_rdata[15]\(0),
      I4 => \mem_rdata_q[19]_i_3_n_0\,
      O => \mem_rdata_q[24]_i_5_n_0\
    );
\mem_rdata_q[24]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => mem_rdata_q164_out,
      I1 => p_5_in(0),
      I2 => \^mem_axi_rdata[15]\(0),
      I3 => instr_lui_i_4_n_0,
      I4 => \^mem_axi_rdata[15]\(1),
      I5 => \mem_rdata_q[31]_i_16_n_0\,
      O => \mem_rdata_q[24]_i_6_n_0\
    );
\mem_rdata_q[24]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000880800"
    )
        port map (
      I0 => mem_rdata_q164_out,
      I1 => \^mem_axi_rdata[15]\(0),
      I2 => p_5_in(0),
      I3 => \mem_rdata_q[1]_i_1_n_0\,
      I4 => \mem_rdata_q[0]_i_1_n_0\,
      I5 => \^mem_axi_rdata[15]\(1),
      O => \mem_rdata_q[24]_i_7_n_0\
    );
\mem_rdata_q[24]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4004400"
    )
        port map (
      I0 => \mem_rdata_q[24]_i_14_n_0\,
      I1 => p_3_in(2),
      I2 => \mem_rdata_q[21]_i_3_n_0\,
      I3 => \mem_rdata_q[0]_i_1_n_0\,
      I4 => \decoded_imm_uj[4]_i_2_n_0\,
      O => \mem_rdata_q[24]_i_8_n_0\
    );
\mem_rdata_q[24]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CCCA"
    )
        port map (
      I0 => p_3_in(1),
      I1 => \decoded_imm_uj[4]_i_2_n_0\,
      I2 => \^mem_axi_rdata[15]\(1),
      I3 => p_5_in(0),
      I4 => \mem_rdata_q[0]_i_1_n_0\,
      O => \mem_rdata_q[24]_i_9_n_0\
    );
\mem_rdata_q[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF0E"
    )
        port map (
      I0 => \mem_rdata_q[25]_i_2_n_0\,
      I1 => \mem_rdata_q[25]_i_3_n_0\,
      I2 => \mem_rdata_q[31]_i_9_n_0\,
      I3 => \mem_rdata_q[25]_i_4_n_0\,
      I4 => \mem_rdata_q[25]_i_5_n_0\,
      I5 => \mem_rdata_q[25]_i_6_n_0\,
      O => \mem_rdata_q[25]_i_1_n_0\
    );
\mem_rdata_q[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBAABB00000000"
    )
        port map (
      I0 => \mem_rdata_q[25]_i_7_n_0\,
      I1 => \^mem_axi_rdata[15]\(1),
      I2 => \^mem_axi_rdata[15]\(0),
      I3 => p_5_in(0),
      I4 => \mem_rdata_q[19]_i_4_n_0\,
      I5 => p_3_in(2),
      O => \mem_rdata_q[25]_i_2_n_0\
    );
\mem_rdata_q[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF20AA20AA20AA"
    )
        port map (
      I0 => p_11_in,
      I1 => \mem_rdata_q[19]_i_4_n_0\,
      I2 => \mem_rdata_q[25]_i_8_n_0\,
      I3 => \mem_rdata_q[8]_i_4_n_0\,
      I4 => instr_waitirq_i_2_n_0,
      I5 => \mem_rdata_q[31]_i_11_n_0\,
      O => \mem_rdata_q[25]_i_3_n_0\
    );
\mem_rdata_q[25]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \mem_rdata_q[29]_i_8_n_0\,
      I1 => p_3_in(2),
      I2 => \mem_rdata_q[0]_i_1_n_0\,
      I3 => \mem_rdata_q[1]_i_1_n_0\,
      I4 => mem_rdata_q164_out,
      O => \mem_rdata_q[25]_i_4_n_0\
    );
\mem_rdata_q[25]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEFEE00000000"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_25_n_0\,
      I1 => \mem_rdata_q[26]_i_8_n_0\,
      I2 => \decoded_rs2[3]_i_3_n_0\,
      I3 => \decoded_rs1[0]_i_5_n_0\,
      I4 => \mem_rdata_q[31]_i_16_n_0\,
      I5 => instr_waitirq_i_2_n_0,
      O => \mem_rdata_q[25]_i_5_n_0\
    );
\mem_rdata_q[25]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000002000000"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_20_n_0\,
      I1 => \mem_rdata_q[0]_i_1_n_0\,
      I2 => p_5_in(0),
      I3 => \mem_rdata_q[1]_i_1_n_0\,
      I4 => p_3_in(2),
      I5 => \mem_rdata_q[26]_i_9_n_0\,
      O => \mem_rdata_q[25]_i_6_n_0\
    );
\mem_rdata_q[25]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => p_5_in(0),
      I1 => \^mem_axi_rdata[15]\(0),
      I2 => p_3_in(0),
      I3 => p_3_in(1),
      O => \mem_rdata_q[25]_i_7_n_0\
    );
\mem_rdata_q[25]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_5_in(0),
      I1 => \^mem_axi_rdata[15]\(0),
      O => \mem_rdata_q[25]_i_8_n_0\
    );
\mem_rdata_q[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFEFFFE"
    )
        port map (
      I0 => \mem_rdata_q[26]_i_2_n_0\,
      I1 => \mem_rdata_q[26]_i_3_n_0\,
      I2 => \mem_rdata_q[26]_i_4_n_0\,
      I3 => \mem_rdata_q[26]_i_5_n_0\,
      I4 => \mem_rdata_q[31]_i_9_n_0\,
      I5 => \mem_rdata_q[26]_i_6_n_0\,
      O => \mem_rdata_q[26]_i_1_n_0\
    );
\mem_rdata_q[26]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6222222200000000"
    )
        port map (
      I0 => \mem_rdata_q[13]_i_6_n_0\,
      I1 => \mem_rdata_q[30]_i_5_n_0\,
      I2 => p_3_in(2),
      I3 => p_3_in(1),
      I4 => p_3_in(0),
      I5 => instr_retirq_i_5_n_0,
      O => \mem_rdata_q[26]_i_10_n_0\
    );
\mem_rdata_q[26]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF100000FF000000"
    )
        port map (
      I0 => p_3_in(1),
      I1 => \mem_rdata_q[21]_i_6_n_0\,
      I2 => \mem_rdata_q[8]_i_2_n_0\,
      I3 => \^mem_axi_rdata[15]\(1),
      I4 => \^mem_axi_rdata[15]\(0),
      I5 => p_5_in(0),
      O => \mem_rdata_q[26]_i_11_n_0\
    );
\mem_rdata_q[26]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFD"
    )
        port map (
      I0 => \mem_rdata_q[8]_i_2_n_0\,
      I1 => \mem_rdata_q[9]_i_3_n_0\,
      I2 => \mem_rdata_q[7]_i_2_n_0\,
      I3 => p_3_in(0),
      I4 => p_3_in(1),
      I5 => \mem_rdata_q[21]_i_7_n_0\,
      O => \mem_rdata_q[26]_i_12_n_0\
    );
\mem_rdata_q[26]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202AAFFFFFFFF"
    )
        port map (
      I0 => data10,
      I1 => compressed_instr_i_2_n_0,
      I2 => \mem_rdata_q[0]_i_2_n_0\,
      I3 => compressed_instr_i_3_n_0,
      I4 => \mem_rdata_q[1]_i_2_n_0\,
      I5 => p_72_in,
      O => \mem_rdata_q[26]_i_13_n_0\
    );
\mem_rdata_q[26]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => mem_rdata_q164_out,
      I1 => \mem_rdata_q[26]_i_7_n_0\,
      I2 => \^mem_axi_rdata[15]\(0),
      I3 => p_5_in(0),
      I4 => p_12_in,
      O => \mem_rdata_q[26]_i_2_n_0\
    );
\mem_rdata_q[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEFEE00000000"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_25_n_0\,
      I1 => \mem_rdata_q[26]_i_8_n_0\,
      I2 => \decoded_rs2[3]_i_3_n_0\,
      I3 => \decoded_rs1[0]_i_5_n_0\,
      I4 => \mem_rdata_q[31]_i_16_n_0\,
      I5 => instr_retirq_i_5_n_0,
      O => \mem_rdata_q[26]_i_3_n_0\
    );
\mem_rdata_q[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20200000FF200000"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_20_n_0\,
      I1 => \mem_rdata_q[29]_i_11_n_0\,
      I2 => \decoded_rs1[0]_i_5_n_0\,
      I3 => \mem_rdata_q[26]_i_9_n_0\,
      I4 => \mem_rdata_q[7]_i_2_n_0\,
      I5 => \mem_rdata_q[29]_i_8_n_0\,
      O => \mem_rdata_q[26]_i_4_n_0\
    );
\mem_rdata_q[26]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFEAFFEAEAEA"
    )
        port map (
      I0 => \mem_rdata_q[26]_i_10_n_0\,
      I1 => \mem_rdata_q[26]_i_11_n_0\,
      I2 => p_12_in,
      I3 => p_3_in(2),
      I4 => \mem_rdata_q[26]_i_12_n_0\,
      I5 => \mem_rdata_q[27]_i_9_n_0\,
      O => \mem_rdata_q[26]_i_5_n_0\
    );
\mem_rdata_q[26]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \mem_rdata_q[1]_i_1_n_0\,
      I1 => \^mem_axi_rdata[15]\(1),
      I2 => \mem_rdata_q[31]_i_20_n_0\,
      I3 => \mem_rdata_q[0]_i_1_n_0\,
      I4 => p_5_in(0),
      I5 => p_11_in,
      O => \mem_rdata_q[26]_i_6_n_0\
    );
\mem_rdata_q[26]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => compressed_instr_i_2_n_0,
      I1 => \mem_rdata_q[0]_i_2_n_0\,
      I2 => compressed_instr_i_3_n_0,
      I3 => \mem_rdata_q[1]_i_2_n_0\,
      O => \mem_rdata_q[26]_i_7_n_0\
    );
\mem_rdata_q[26]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \mem_rdata_q[1]_i_1_n_0\,
      I1 => p_5_in(0),
      I2 => \mem_rdata_q[0]_i_1_n_0\,
      I3 => \^mem_la_firstword1\,
      I4 => \mem_rdata_q[31]_i_22_n_0\,
      I5 => \mem_rdata_q[26]_i_13_n_0\,
      O => \mem_rdata_q[26]_i_8_n_0\
    );
\mem_rdata_q[26]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \mem_rdata_q[26]_i_7_n_0\,
      I1 => \mem_rdata_q[26]_i_13_n_0\,
      I2 => mem_done17_out,
      I3 => resetn,
      I4 => \^mem_la_firstword1\,
      I5 => is_lb_lh_lw_lbu_lhu_i_2_n_0,
      O => \mem_rdata_q[26]_i_9_n_0\
    );
\mem_rdata_q[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF0E"
    )
        port map (
      I0 => \mem_rdata_q[27]_i_2_n_0\,
      I1 => \mem_rdata_q[27]_i_3_n_0\,
      I2 => \mem_rdata_q[29]_i_2_n_0\,
      I3 => \mem_rdata_q[27]_i_4_n_0\,
      I4 => \mem_rdata_q[27]_i_5_n_0\,
      I5 => \mem_rdata_q[27]_i_6_n_0\,
      O => \mem_rdata_q[27]_i_1_n_0\
    );
\mem_rdata_q[27]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \mem_rdata_q[19]_i_4_n_0\,
      I1 => \mem_rdata_q[27]_i_7_n_0\,
      I2 => instr_waitirq_i_3_n_0,
      I3 => \mem_rdata_q[29]_i_4_n_0\,
      O => \mem_rdata_q[27]_i_2_n_0\
    );
\mem_rdata_q[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFABAAAAAAAAAA"
    )
        port map (
      I0 => \mem_rdata_q[27]_i_8_n_0\,
      I1 => \mem_rdata_q[28]_i_8_n_0\,
      I2 => \^mem_axi_rdata[15]\(1),
      I3 => \mem_rdata_q[19]_i_4_n_0\,
      I4 => \mem_rdata_q[27]_i_9_n_0\,
      I5 => \mem_rdata_q[29]_i_7_n_0\,
      O => \mem_rdata_q[27]_i_3_n_0\
    );
\mem_rdata_q[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \decoded_rs1[0]_i_5_n_0\,
      I1 => \mem_rdata_q[8]_i_2_n_0\,
      I2 => p_5_in(0),
      I3 => \mem_rdata_q[0]_i_1_n_0\,
      I4 => mem_rdata_q164_out,
      I5 => \^mem_axi_rdata[15]\(0),
      O => \mem_rdata_q[27]_i_4_n_0\
    );
\mem_rdata_q[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFBB00000000"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_24_n_0\,
      I1 => mem_rdata_q164_out,
      I2 => \decoded_rs2[3]_i_3_n_0\,
      I3 => \decoded_rs1[0]_i_5_n_0\,
      I4 => \mem_rdata_q[31]_i_16_n_0\,
      I5 => instr_waitirq_i_3_n_0,
      O => \mem_rdata_q[27]_i_5_n_0\
    );
\mem_rdata_q[27]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \mem_rdata_q[1]_i_1_n_0\,
      I1 => \^mem_axi_rdata[15]\(1),
      I2 => \mem_rdata_q[31]_i_20_n_0\,
      I3 => \mem_rdata_q[0]_i_1_n_0\,
      I4 => p_5_in(0),
      I5 => p_13_in(0),
      O => \mem_rdata_q[27]_i_6_n_0\
    );
\mem_rdata_q[27]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => p_13_in(0),
      I1 => \mem_rdata_q[0]_i_1_n_0\,
      I2 => p_5_in(0),
      I3 => \^mem_axi_rdata[15]\(0),
      I4 => \^mem_axi_rdata[15]\(1),
      O => \mem_rdata_q[27]_i_7_n_0\
    );
\mem_rdata_q[27]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000A00000030000"
    )
        port map (
      I0 => p_10_in,
      I1 => p_5_in(0),
      I2 => \^mem_axi_rdata[15]\(1),
      I3 => \^mem_axi_rdata[15]\(0),
      I4 => \mem_rdata_q[8]_i_2_n_0\,
      I5 => \mem_rdata_q[0]_i_1_n_0\,
      O => \mem_rdata_q[27]_i_8_n_0\
    );
\mem_rdata_q[27]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000F2F"
    )
        port map (
      I0 => p_3_in(1),
      I1 => p_3_in(0),
      I2 => \^mem_axi_rdata[15]\(1),
      I3 => \^mem_axi_rdata[15]\(0),
      I4 => p_5_in(0),
      O => \mem_rdata_q[27]_i_9_n_0\
    );
\mem_rdata_q[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF555455545554"
    )
        port map (
      I0 => \mem_rdata_q[29]_i_2_n_0\,
      I1 => \mem_rdata_q[28]_i_2_n_0\,
      I2 => \mem_rdata_q[28]_i_3_n_0\,
      I3 => \mem_rdata_q[28]_i_4_n_0\,
      I4 => \mem_rdata_q[28]_i_5_n_0\,
      I5 => \mem_rdata_q[29]_i_6_n_0\,
      O => \mem_rdata_q[28]_i_1_n_0\
    );
\mem_rdata_q[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000A00000030000"
    )
        port map (
      I0 => p_3_in(2),
      I1 => p_5_in(0),
      I2 => \^mem_axi_rdata[15]\(1),
      I3 => \^mem_axi_rdata[15]\(0),
      I4 => \mem_rdata_q[9]_i_3_n_0\,
      I5 => \mem_rdata_q[0]_i_1_n_0\,
      O => \mem_rdata_q[28]_i_2_n_0\
    );
\mem_rdata_q[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444444444F444"
    )
        port map (
      I0 => \mem_rdata_q[19]_i_4_n_0\,
      I1 => \mem_rdata_q[28]_i_6_n_0\,
      I2 => \mem_rdata_q[28]_i_7_n_0\,
      I3 => \mem_rdata_q[29]_i_7_n_0\,
      I4 => \^mem_axi_rdata[15]\(0),
      I5 => p_5_in(0),
      O => \mem_rdata_q[28]_i_3_n_0\
    );
\mem_rdata_q[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00B000B000B0"
    )
        port map (
      I0 => \mem_rdata_q[19]_i_4_n_0\,
      I1 => p_5_in(0),
      I2 => \mem_rdata_q[29]_i_7_n_0\,
      I3 => \mem_rdata_q[28]_i_8_n_0\,
      I4 => \mem_rdata_q[28]_i_5_n_0\,
      I5 => \mem_rdata_q[29]_i_4_n_0\,
      O => \mem_rdata_q[28]_i_4_n_0\
    );
\mem_rdata_q[28]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_5_n_0\,
      I1 => mem_axi_rdata(28),
      I2 => instr_retirq_i_6_n_0,
      I3 => mem_axi_rdata(12),
      I4 => \mem_rdata_q[28]_i_9_n_0\,
      O => \mem_rdata_q[28]_i_5_n_0\
    );
\mem_rdata_q[28]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \mem_rdata_q[0]_i_1_n_0\,
      I1 => p_13_in(1),
      I2 => p_5_in(0),
      I3 => \^mem_axi_rdata[15]\(0),
      I4 => \^mem_axi_rdata[15]\(1),
      O => \mem_rdata_q[28]_i_6_n_0\
    );
\mem_rdata_q[28]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F2F222F"
    )
        port map (
      I0 => p_3_in(1),
      I1 => p_3_in(0),
      I2 => \^mem_axi_rdata[15]\(0),
      I3 => \^mem_axi_rdata[15]\(1),
      I4 => p_5_in(0),
      O => \mem_rdata_q[28]_i_7_n_0\
    );
\mem_rdata_q[28]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => instr_jal_i_6_n_0,
      I1 => \mem_rdata_q[30]_i_6_n_0\,
      O => \mem_rdata_q[28]_i_8_n_0\
    );
\mem_rdata_q[28]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF404040"
    )
        port map (
      I0 => \mem_rdata_q[6]_i_5_n_0\,
      I1 => mem_la_secondword,
      I2 => \mem_rdata_q_reg_n_0_[12]\,
      I3 => \mem_rdata_q_reg_n_0_[28]\,
      I4 => \mem_rdata_q[11]_i_7_n_0\,
      O => \mem_rdata_q[28]_i_9_n_0\
    );
\mem_rdata_q[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF445444"
    )
        port map (
      I0 => \mem_rdata_q[29]_i_2_n_0\,
      I1 => \mem_rdata_q[29]_i_3_n_0\,
      I2 => \mem_rdata_q[29]_i_4_n_0\,
      I3 => \mem_rdata_q[29]_i_5_n_0\,
      I4 => \mem_rdata_q[29]_i_6_n_0\,
      O => \mem_rdata_q[29]_i_1_n_0\
    );
\mem_rdata_q[29]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF404040"
    )
        port map (
      I0 => \mem_rdata_q[6]_i_5_n_0\,
      I1 => mem_la_secondword,
      I2 => \mem_rdata_q_reg_n_0_[13]\,
      I3 => \mem_rdata_q_reg_n_0_[29]\,
      I4 => \mem_rdata_q[11]_i_7_n_0\,
      O => \mem_rdata_q[29]_i_10_n_0\
    );
\mem_rdata_q[29]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => is_lb_lh_lw_lbu_lhu_i_4_n_0,
      I1 => instr_jal_i_5_n_0,
      I2 => compressed_instr_i_2_n_0,
      I3 => \mem_rdata_q[0]_i_2_n_0\,
      O => \mem_rdata_q[29]_i_11_n_0\
    );
\mem_rdata_q[29]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \mem_rdata_q[1]_i_1_n_0\,
      I1 => mem_rdata_q164_out,
      O => \mem_rdata_q[29]_i_2_n_0\
    );
\mem_rdata_q[29]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F888888"
    )
        port map (
      I0 => \mem_rdata_q[29]_i_7_n_0\,
      I1 => \mem_rdata_q[31]_i_10_n_0\,
      I2 => \mem_rdata_q[29]_i_8_n_0\,
      I3 => p_3_in(0),
      I4 => \mem_rdata_q[29]_i_9_n_0\,
      O => \mem_rdata_q[29]_i_3_n_0\
    );
\mem_rdata_q[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55005500FF75FF00"
    )
        port map (
      I0 => \mem_rdata_q[0]_i_1_n_0\,
      I1 => \mem_rdata_q[31]_i_3_n_0\,
      I2 => p_3_in(2),
      I3 => p_5_in(0),
      I4 => \^mem_axi_rdata[15]\(1),
      I5 => \^mem_axi_rdata[15]\(0),
      O => \mem_rdata_q[29]_i_4_n_0\
    );
\mem_rdata_q[29]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_5_n_0\,
      I1 => mem_axi_rdata(29),
      I2 => instr_retirq_i_6_n_0,
      I3 => mem_axi_rdata(13),
      I4 => \mem_rdata_q[29]_i_10_n_0\,
      O => \mem_rdata_q[29]_i_5_n_0\
    );
\mem_rdata_q[29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF04FF00FF00FF"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_16_n_0\,
      I1 => \^mem_axi_rdata[15]\(1),
      I2 => \decoded_rs2[3]_i_3_n_0\,
      I3 => mem_rdata_q164_out,
      I4 => \mem_rdata_q[29]_i_11_n_0\,
      I5 => \mem_rdata_q[1]_i_1_n_0\,
      O => \mem_rdata_q[29]_i_6_n_0\
    );
\mem_rdata_q[29]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_3_in(2),
      I1 => \mem_rdata_q[0]_i_1_n_0\,
      O => \mem_rdata_q[29]_i_7_n_0\
    );
\mem_rdata_q[29]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BE"
    )
        port map (
      I0 => p_5_in(0),
      I1 => \^mem_axi_rdata[15]\(1),
      I2 => \^mem_axi_rdata[15]\(0),
      O => \mem_rdata_q[29]_i_8_n_0\
    );
\mem_rdata_q[29]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^mem_axi_rdata[15]\(1),
      I1 => p_5_in(0),
      I2 => \mem_rdata_q[0]_i_1_n_0\,
      O => \mem_rdata_q[29]_i_9_n_0\
    );
\mem_rdata_q[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \mem_rdata_q[2]_i_2_n_0\,
      I1 => \mem_rdata_q[11]_i_5_n_0\,
      I2 => mem_axi_rdata(2),
      I3 => \mem_rdata_q[11]_i_6_n_0\,
      I4 => mem_axi_rdata(18),
      O => p_11_in
    );
\mem_rdata_q[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_7_n_0\,
      I1 => \mem_rdata_q_reg_n_0_[2]\,
      I2 => \mem_rdata_q[11]_i_8_n_0\,
      I3 => \mem_rdata_q_reg_n_0_[18]\,
      I4 => \mem_16bit_buffer_reg_n_0_[2]\,
      I5 => \mem_rdata_q[11]_i_9_n_0\,
      O => \mem_rdata_q[2]_i_2_n_0\
    );
\mem_rdata_q[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF555455545554"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_9_n_0\,
      I1 => \mem_rdata_q[30]_i_2_n_0\,
      I2 => \mem_rdata_q[30]_i_3_n_0\,
      I3 => \mem_rdata_q[30]_i_4_n_0\,
      I4 => instr_retirq_i_4_n_0,
      I5 => \mem_rdata_q[31]_i_13_n_0\,
      O => \mem_rdata_q[30]_i_1_n_0\
    );
\mem_rdata_q[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => p_12_in,
      I1 => p_10_in,
      I2 => p_3_in(1),
      I3 => p_3_in(0),
      I4 => p_3_in(2),
      I5 => instr_jalr_i_4_n_0,
      O => \mem_rdata_q[30]_i_2_n_0\
    );
\mem_rdata_q[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F0AA000000AA00"
    )
        port map (
      I0 => instr_jalr_i_4_n_0,
      I1 => instr_retirq_i_4_n_0,
      I2 => \mem_rdata_q[30]_i_5_n_0\,
      I3 => p_3_in(0),
      I4 => p_3_in(1),
      I5 => p_3_in(2),
      O => \mem_rdata_q[30]_i_3_n_0\
    );
\mem_rdata_q[30]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA0CCAC"
    )
        port map (
      I0 => instr_retirq_i_4_n_0,
      I1 => p_3_in(2),
      I2 => p_5_in(0),
      I3 => \^mem_axi_rdata[15]\(0),
      I4 => \^mem_axi_rdata[15]\(1),
      O => \mem_rdata_q[30]_i_4_n_0\
    );
\mem_rdata_q[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF1110"
    )
        port map (
      I0 => instr_jal_i_5_n_0,
      I1 => is_lb_lh_lw_lbu_lhu_i_4_n_0,
      I2 => \mem_rdata_q[19]_i_8_n_0\,
      I3 => is_lb_lh_lw_lbu_lhu_i_5_n_0,
      I4 => \mem_rdata_q[30]_i_6_n_0\,
      I5 => instr_jal_i_6_n_0,
      O => \mem_rdata_q[30]_i_5_n_0\
    );
\mem_rdata_q[30]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => mem_axi_rdata(30),
      I1 => \mem_rdata_q[11]_i_6_n_0\,
      I2 => mem_axi_rdata(14),
      I3 => \mem_rdata_q[11]_i_5_n_0\,
      O => \mem_rdata_q[30]_i_6_n_0\
    );
\mem_rdata_q[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_3_n_0\,
      I1 => \mem_rdata_q[31]_i_4_n_0\,
      I2 => \mem_rdata_q[31]_i_5_n_0\,
      I3 => \mem_rdata_q[31]_i_6_n_0\,
      I4 => \mem_rdata_q[31]_i_7_n_0\,
      I5 => \mem_rdata_q[31]_i_8_n_0\,
      O => \mem_rdata_q[31]_i_1_n_0\
    );
\mem_rdata_q[31]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF02FF0F"
    )
        port map (
      I0 => p_3_in(1),
      I1 => p_3_in(0),
      I2 => p_5_in(0),
      I3 => \^mem_axi_rdata[15]\(0),
      I4 => \^mem_axi_rdata[15]\(1),
      O => \mem_rdata_q[31]_i_10_n_0\
    );
\mem_rdata_q[31]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF80FF00"
    )
        port map (
      I0 => p_3_in(0),
      I1 => p_3_in(1),
      I2 => p_3_in(2),
      I3 => p_5_in(0),
      I4 => \^mem_axi_rdata[15]\(1),
      I5 => \^mem_axi_rdata[15]\(0),
      O => \mem_rdata_q[31]_i_11_n_0\
    );
\mem_rdata_q[31]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_5_n_0\,
      I1 => mem_axi_rdata(31),
      I2 => instr_retirq_i_6_n_0,
      I3 => mem_axi_rdata(15),
      I4 => \mem_rdata_q[31]_i_23_n_0\,
      O => \mem_rdata_q[31]_i_12_n_0\
    );
\mem_rdata_q[31]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF04FFFF"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_16_n_0\,
      I1 => \decoded_rs1[0]_i_5_n_0\,
      I2 => \decoded_rs2[3]_i_3_n_0\,
      I3 => \mem_rdata_q[31]_i_24_n_0\,
      I4 => mem_rdata_q164_out,
      I5 => \mem_rdata_q[31]_i_25_n_0\,
      O => \mem_rdata_q[31]_i_13_n_0\
    );
\mem_rdata_q[31]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => mem_axi_rdata(26),
      I1 => \mem_rdata_q[11]_i_6_n_0\,
      I2 => mem_axi_rdata(10),
      I3 => \mem_rdata_q[11]_i_5_n_0\,
      O => \mem_rdata_q[31]_i_14_n_0\
    );
\mem_rdata_q[31]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => mem_axi_rdata(27),
      I1 => \mem_rdata_q[11]_i_6_n_0\,
      I2 => mem_axi_rdata(11),
      I3 => \mem_rdata_q[11]_i_5_n_0\,
      O => \mem_rdata_q[31]_i_15_n_0\
    );
\mem_rdata_q[31]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FEFF"
    )
        port map (
      I0 => p_3_in(1),
      I1 => \mem_rdata_q[21]_i_6_n_0\,
      I2 => \mem_rdata_q[8]_i_2_n_0\,
      I3 => p_3_in(2),
      I4 => \mem_rdata_q[31]_i_26_n_0\,
      I5 => is_alu_reg_imm_i_8_n_0,
      O => \mem_rdata_q[31]_i_16_n_0\
    );
\mem_rdata_q[31]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EEE0"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_4_n_0\,
      I1 => \mem_rdata_q[31]_i_15_n_0\,
      I2 => \mem_rdata_q[10]_i_2_n_0\,
      I3 => \mem_rdata_q[31]_i_14_n_0\,
      I4 => \mem_rdata_q[31]_i_27_n_0\,
      I5 => \decoded_imm_uj[12]_i_2_n_0\,
      O => \mem_rdata_q[31]_i_17_n_0\
    );
\mem_rdata_q[31]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF77FFFFFFF7FF"
    )
        port map (
      I0 => \^mem_la_firstword1\,
      I1 => \mem_rdata_q[31]_i_22_n_0\,
      I2 => p_72_in,
      I3 => \mem_rdata_q[1]_i_1_n_0\,
      I4 => \mem_rdata_q[0]_i_1_n_0\,
      I5 => data10,
      O => \mem_rdata_q[31]_i_18_n_0\
    );
\mem_rdata_q[31]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => p_5_in(0),
      I1 => \mem_rdata_q[1]_i_1_n_0\,
      I2 => \mem_rdata_q[0]_i_1_n_0\,
      O => \mem_rdata_q[31]_i_19_n_0\
    );
\mem_rdata_q[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF404055404040"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_9_n_0\,
      I1 => p_3_in(2),
      I2 => \mem_rdata_q[31]_i_10_n_0\,
      I3 => \mem_rdata_q[31]_i_11_n_0\,
      I4 => \mem_rdata_q[31]_i_12_n_0\,
      I5 => \mem_rdata_q[31]_i_13_n_0\,
      O => \mem_rdata_q[31]_i_2_n_0\
    );
\mem_rdata_q[31]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8808080800000000"
    )
        port map (
      I0 => \^mem_la_firstword1\,
      I1 => \mem_rdata_q[31]_i_22_n_0\,
      I2 => p_72_in,
      I3 => compressed_instr_i_1_n_0,
      I4 => data10,
      I5 => \^mem_axi_rdata[15]\(0),
      O => \mem_rdata_q[31]_i_20_n_0\
    );
\mem_rdata_q[31]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CD"
    )
        port map (
      I0 => p_5_in(0),
      I1 => \^mem_axi_rdata[15]\(0),
      I2 => \^mem_axi_rdata[15]\(1),
      O => \mem_rdata_q[31]_i_21_n_0\
    );
\mem_rdata_q[31]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808000000000"
    )
        port map (
      I0 => mem_do_rinst_reg_n_0,
      I1 => \mem_state_reg_n_0_[1]\,
      I2 => \mem_state_reg_n_0_[0]\,
      I3 => \mem_rdata_q[31]_i_28_n_0\,
      I4 => data10,
      I5 => resetn,
      O => \mem_rdata_q[31]_i_22_n_0\
    );
\mem_rdata_q[31]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF404040"
    )
        port map (
      I0 => \mem_rdata_q[6]_i_5_n_0\,
      I1 => mem_la_secondword,
      I2 => \mem_rdata_q_reg_n_0_[15]\,
      I3 => \mem_rdata_q_reg_n_0_[31]\,
      I4 => \mem_rdata_q[11]_i_7_n_0\,
      O => \mem_rdata_q[31]_i_23_n_0\
    );
\mem_rdata_q[31]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \mem_rdata_q[0]_i_1_n_0\,
      I1 => p_5_in(0),
      I2 => \mem_rdata_q[1]_i_1_n_0\,
      O => \mem_rdata_q[31]_i_24_n_0\
    );
\mem_rdata_q[31]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11110100"
    )
        port map (
      I0 => \mem_rdata_q[0]_i_1_n_0\,
      I1 => \mem_rdata_q[1]_i_1_n_0\,
      I2 => \^mem_axi_rdata[15]\(0),
      I3 => \^mem_axi_rdata[15]\(1),
      I4 => p_5_in(0),
      O => \mem_rdata_q[31]_i_25_n_0\
    );
\mem_rdata_q[31]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \mem_rdata_q[4]_i_2_n_0\,
      I1 => \mem_rdata_q[31]_i_29_n_0\,
      I2 => \mem_rdata_q[2]_i_2_n_0\,
      I3 => \mem_rdata_q[31]_i_30_n_0\,
      I4 => \mem_rdata_q[31]_i_31_n_0\,
      I5 => \mem_rdata_q[3]_i_2_n_0\,
      O => \mem_rdata_q[31]_i_26_n_0\
    );
\mem_rdata_q[31]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => mem_axi_rdata(28),
      I1 => \mem_rdata_q[11]_i_6_n_0\,
      I2 => mem_axi_rdata(12),
      I3 => \mem_rdata_q[11]_i_5_n_0\,
      O => \mem_rdata_q[31]_i_27_n_0\
    );
\mem_rdata_q[31]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFE00"
    )
        port map (
      I0 => \^mem_do_wdata\,
      I1 => \^mem_do_rdata\,
      I2 => mem_do_rinst_reg_n_0,
      I3 => \mem_state_reg_n_0_[1]\,
      I4 => \mem_state_reg_n_0_[0]\,
      O => \mem_rdata_q[31]_i_28_n_0\
    );
\mem_rdata_q[31]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => mem_axi_rdata(20),
      I1 => \mem_rdata_q[11]_i_6_n_0\,
      I2 => mem_axi_rdata(4),
      I3 => \mem_rdata_q[11]_i_5_n_0\,
      O => \mem_rdata_q[31]_i_29_n_0\
    );
\mem_rdata_q[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"111F"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_14_n_0\,
      I1 => \mem_rdata_q[10]_i_2_n_0\,
      I2 => \mem_rdata_q[31]_i_15_n_0\,
      I3 => \mem_rdata_q[11]_i_4_n_0\,
      O => \mem_rdata_q[31]_i_3_n_0\
    );
\mem_rdata_q[31]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => mem_axi_rdata(18),
      I1 => \mem_rdata_q[11]_i_6_n_0\,
      I2 => mem_axi_rdata(2),
      I3 => \mem_rdata_q[11]_i_5_n_0\,
      O => \mem_rdata_q[31]_i_30_n_0\
    );
\mem_rdata_q[31]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => mem_axi_rdata(19),
      I1 => \mem_rdata_q[11]_i_6_n_0\,
      I2 => mem_axi_rdata(3),
      I3 => \mem_rdata_q[11]_i_5_n_0\,
      O => \mem_rdata_q[31]_i_31_n_0\
    );
\mem_rdata_q[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \mem_rdata_q[1]_i_1_n_0\,
      I1 => \mem_rdata_q[0]_i_1_n_0\,
      I2 => mem_rdata_q164_out,
      I3 => \^mem_axi_rdata[15]\(0),
      I4 => p_5_in(0),
      O => \mem_rdata_q[31]_i_4_n_0\
    );
\mem_rdata_q[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FEFF000000FF"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_16_n_0\,
      I1 => \decoded_rs2[3]_i_3_n_0\,
      I2 => data10,
      I3 => \^mem_axi_rdata[15]\(1),
      I4 => \mem_rdata_q[0]_i_1_n_0\,
      I5 => \mem_rdata_q[1]_i_1_n_0\,
      O => \mem_rdata_q[31]_i_5_n_0\
    );
\mem_rdata_q[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_rdata_q164_out,
      I1 => p_5_in(0),
      O => \mem_rdata_q[31]_i_6_n_0\
    );
\mem_rdata_q[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888880000F000"
    )
        port map (
      I0 => instr_lui_i_4_n_0,
      I1 => data10,
      I2 => \mem_rdata_q[31]_i_17_n_0\,
      I3 => \mem_rdata_q[19]_i_3_n_0\,
      I4 => \^mem_axi_rdata[15]\(0),
      I5 => p_5_in(0),
      O => \mem_rdata_q[31]_i_7_n_0\
    );
\mem_rdata_q[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \mem_rdata_q[31]_i_18_n_0\,
      I1 => data10,
      I2 => \mem_rdata_q[31]_i_19_n_0\,
      I3 => \mem_rdata_q[31]_i_20_n_0\,
      I4 => \mem_rdata_q[19]_i_3_n_0\,
      I5 => \mem_rdata_q[31]_i_21_n_0\,
      O => \mem_rdata_q[31]_i_8_n_0\
    );
\mem_rdata_q[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBBFFFFFFFFFFFF"
    )
        port map (
      I0 => \mem_rdata_q[1]_i_1_n_0\,
      I1 => \mem_rdata_q[0]_i_1_n_0\,
      I2 => data10,
      I3 => p_72_in,
      I4 => \mem_rdata_q[31]_i_22_n_0\,
      I5 => \^mem_la_firstword1\,
      O => \mem_rdata_q[31]_i_9_n_0\
    );
\mem_rdata_q[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \mem_rdata_q[3]_i_2_n_0\,
      I1 => \mem_rdata_q[11]_i_5_n_0\,
      I2 => mem_axi_rdata(3),
      I3 => \mem_rdata_q[11]_i_6_n_0\,
      I4 => mem_axi_rdata(19),
      O => p_13_in(0)
    );
\mem_rdata_q[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_7_n_0\,
      I1 => \mem_rdata_q_reg_n_0_[3]\,
      I2 => \mem_rdata_q[11]_i_8_n_0\,
      I3 => \mem_rdata_q_reg_n_0_[19]\,
      I4 => \mem_16bit_buffer_reg_n_0_[3]\,
      I5 => \mem_rdata_q[11]_i_9_n_0\,
      O => \mem_rdata_q[3]_i_2_n_0\
    );
\mem_rdata_q[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \mem_rdata_q[4]_i_2_n_0\,
      I1 => \mem_rdata_q[11]_i_5_n_0\,
      I2 => mem_axi_rdata(4),
      I3 => \mem_rdata_q[11]_i_6_n_0\,
      I4 => mem_axi_rdata(20),
      O => p_13_in(1)
    );
\mem_rdata_q[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_7_n_0\,
      I1 => \mem_rdata_q_reg_n_0_[4]\,
      I2 => \mem_rdata_q[11]_i_8_n_0\,
      I3 => \mem_rdata_q_reg_n_0_[20]\,
      I4 => \mem_16bit_buffer_reg_n_0_[4]\,
      I5 => \mem_rdata_q[11]_i_9_n_0\,
      O => \mem_rdata_q[4]_i_2_n_0\
    );
\mem_rdata_q[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \mem_rdata_q[5]_i_2_n_0\,
      I1 => \mem_rdata_q[11]_i_5_n_0\,
      I2 => mem_axi_rdata(5),
      I3 => \mem_rdata_q[11]_i_6_n_0\,
      I4 => mem_axi_rdata(21),
      O => p_12_in
    );
\mem_rdata_q[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_7_n_0\,
      I1 => \mem_rdata_q_reg_n_0_[5]\,
      I2 => \mem_rdata_q[11]_i_8_n_0\,
      I3 => \mem_rdata_q_reg_n_0_[21]\,
      I4 => \mem_16bit_buffer_reg_n_0_[5]\,
      I5 => \mem_rdata_q[11]_i_9_n_0\,
      O => \mem_rdata_q[5]_i_2_n_0\
    );
\mem_rdata_q[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0080"
    )
        port map (
      I0 => \mem_rdata_q[6]_i_3_n_0\,
      I1 => \mem_rdata_q[6]_i_4_n_0\,
      I2 => mem_do_rinst_reg_n_0,
      I3 => mem_la_secondword,
      I4 => \mem_rdata_q[6]_i_5_n_0\,
      O => data10
    );
\mem_rdata_q[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \mem_rdata_q[6]_i_6_n_0\,
      I1 => \mem_rdata_q[11]_i_5_n_0\,
      I2 => mem_axi_rdata(6),
      I3 => \mem_rdata_q[11]_i_6_n_0\,
      I4 => mem_axi_rdata(22),
      O => p_10_in
    );
\mem_rdata_q[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => \^latched_branch_reg_0\,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \^irq_state_reg[0]_0\,
      I3 => \^prefetched_high_word_reg_0\,
      I4 => clear_prefetched_high_word_q,
      I5 => resetn,
      O => \mem_rdata_q[6]_i_3_n_0\
    );
\mem_rdata_q[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[1]\,
      I1 => \^latched_store_reg_0\,
      I2 => \^latched_branch_reg_0\,
      I3 => \reg_out_reg_n_0_[1]\,
      O => \mem_rdata_q[6]_i_4_n_0\
    );
\mem_rdata_q[6]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^mem_valid\,
      I1 => mem_axi_rvalid,
      I2 => mem_axi_bvalid,
      O => \mem_rdata_q[6]_i_5_n_0\
    );
\mem_rdata_q[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_7_n_0\,
      I1 => \mem_rdata_q_reg_n_0_[6]\,
      I2 => \mem_rdata_q[11]_i_8_n_0\,
      I3 => \mem_rdata_q_reg_n_0_[22]\,
      I4 => \mem_16bit_buffer_reg_n_0_[6]\,
      I5 => \mem_rdata_q[11]_i_9_n_0\,
      O => \mem_rdata_q[6]_i_6_n_0\
    );
\mem_rdata_q[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888F88"
    )
        port map (
      I0 => \mem_rdata_q[7]_i_2_n_0\,
      I1 => \mem_rdata_q[8]_i_3_n_0\,
      I2 => \mem_rdata_q[31]_i_9_n_0\,
      I3 => p_3_in(2),
      I4 => \mem_rdata_q[8]_i_4_n_0\,
      O => \mem_rdata_q[7]_i_1_n_0\
    );
\mem_rdata_q[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \mem_rdata_q[7]_i_3_n_0\,
      I1 => \mem_rdata_q[11]_i_5_n_0\,
      I2 => mem_axi_rdata(7),
      I3 => \mem_rdata_q[11]_i_6_n_0\,
      I4 => mem_axi_rdata(23),
      O => \mem_rdata_q[7]_i_2_n_0\
    );
\mem_rdata_q[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_7_n_0\,
      I1 => \mem_rdata_q_reg_n_0_[7]\,
      I2 => \mem_rdata_q[11]_i_8_n_0\,
      I3 => \mem_rdata_q_reg_n_0_[23]\,
      I4 => \mem_16bit_buffer_reg_n_0_[7]\,
      I5 => \mem_rdata_q[11]_i_9_n_0\,
      O => \mem_rdata_q[7]_i_3_n_0\
    );
\mem_rdata_q[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888F88"
    )
        port map (
      I0 => \mem_rdata_q[8]_i_2_n_0\,
      I1 => \mem_rdata_q[8]_i_3_n_0\,
      I2 => \mem_rdata_q[31]_i_9_n_0\,
      I3 => p_13_in(0),
      I4 => \mem_rdata_q[8]_i_4_n_0\,
      O => \mem_rdata_q[8]_i_1_n_0\
    );
\mem_rdata_q[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \mem_rdata_q[8]_i_5_n_0\,
      I1 => \mem_rdata_q[11]_i_5_n_0\,
      I2 => mem_axi_rdata(8),
      I3 => \mem_rdata_q[11]_i_6_n_0\,
      I4 => mem_axi_rdata(24),
      O => \mem_rdata_q[8]_i_2_n_0\
    );
\mem_rdata_q[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFFFFFFF5FFFFF"
    )
        port map (
      I0 => mem_rdata_q164_out,
      I1 => \mem_rdata_q[1]_i_1_n_0\,
      I2 => \^mem_axi_rdata[15]\(0),
      I3 => p_5_in(0),
      I4 => \^mem_axi_rdata[15]\(1),
      I5 => \mem_rdata_q[0]_i_1_n_0\,
      O => \mem_rdata_q[8]_i_3_n_0\
    );
\mem_rdata_q[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^mem_axi_rdata[15]\(0),
      I1 => \^mem_axi_rdata[15]\(1),
      O => \mem_rdata_q[8]_i_4_n_0\
    );
\mem_rdata_q[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_7_n_0\,
      I1 => \mem_rdata_q_reg_n_0_[8]\,
      I2 => \mem_rdata_q[11]_i_8_n_0\,
      I3 => \mem_rdata_q_reg_n_0_[24]\,
      I4 => \mem_16bit_buffer_reg_n_0_[8]\,
      I5 => \mem_rdata_q[11]_i_9_n_0\,
      O => \mem_rdata_q[8]_i_5_n_0\
    );
\mem_rdata_q[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFFEAEAEAEAEAEA"
    )
        port map (
      I0 => \mem_rdata_q[9]_i_2_n_0\,
      I1 => \mem_rdata_q[29]_i_2_n_0\,
      I2 => \mem_rdata_q[9]_i_3_n_0\,
      I3 => \mem_rdata_q[9]_i_4_n_0\,
      I4 => p_10_in,
      I5 => \mem_rdata_q[9]_i_5_n_0\,
      O => \mem_rdata_q[9]_i_1_n_0\
    );
\mem_rdata_q[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0E040FF4040"
    )
        port map (
      I0 => \mem_rdata_q[0]_i_1_n_0\,
      I1 => \mem_rdata_q[9]_i_4_n_0\,
      I2 => \mem_rdata_q[9]_i_3_n_0\,
      I3 => \mem_rdata_q[31]_i_9_n_0\,
      I4 => p_13_in(1),
      I5 => \mem_rdata_q[8]_i_4_n_0\,
      O => \mem_rdata_q[9]_i_2_n_0\
    );
\mem_rdata_q[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \mem_rdata_q[9]_i_6_n_0\,
      I1 => \mem_rdata_q[11]_i_5_n_0\,
      I2 => mem_axi_rdata(9),
      I3 => \mem_rdata_q[11]_i_6_n_0\,
      I4 => mem_axi_rdata(25),
      O => \mem_rdata_q[9]_i_3_n_0\
    );
\mem_rdata_q[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^mem_axi_rdata[15]\(0),
      I1 => \^mem_axi_rdata[15]\(1),
      I2 => p_5_in(0),
      O => \mem_rdata_q[9]_i_4_n_0\
    );
\mem_rdata_q[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008808"
    )
        port map (
      I0 => \^mem_la_firstword1\,
      I1 => \mem_rdata_q[31]_i_22_n_0\,
      I2 => p_72_in,
      I3 => data10,
      I4 => \mem_rdata_q[1]_i_1_n_0\,
      I5 => \mem_rdata_q[0]_i_1_n_0\,
      O => \mem_rdata_q[9]_i_5_n_0\
    );
\mem_rdata_q[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \mem_rdata_q[11]_i_7_n_0\,
      I1 => \mem_rdata_q_reg_n_0_[9]\,
      I2 => \mem_rdata_q[11]_i_8_n_0\,
      I3 => \mem_rdata_q_reg_n_0_[25]\,
      I4 => \mem_16bit_buffer_reg_n_0_[9]\,
      I5 => \mem_rdata_q[11]_i_9_n_0\,
      O => \mem_rdata_q[9]_i_6_n_0\
    );
\mem_rdata_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => data10,
      D => \mem_rdata_q[0]_i_1_n_0\,
      Q => \mem_rdata_q_reg_n_0_[0]\,
      R => '0'
    );
\mem_rdata_q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[11]_i_1_n_0\,
      D => p_3_in(0),
      Q => \mem_rdata_q_reg_n_0_[10]\,
      R => '0'
    );
\mem_rdata_q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[11]_i_1_n_0\,
      D => p_3_in(1),
      Q => \mem_rdata_q_reg_n_0_[11]\,
      R => '0'
    );
\mem_rdata_q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[31]_i_1_n_0\,
      D => \mem_rdata_q[12]_i_1_n_0\,
      Q => \mem_rdata_q_reg_n_0_[12]\,
      R => '0'
    );
\mem_rdata_q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[31]_i_1_n_0\,
      D => \mem_rdata_q[13]_i_1_n_0\,
      Q => \mem_rdata_q_reg_n_0_[13]\,
      R => '0'
    );
\mem_rdata_q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[31]_i_1_n_0\,
      D => \mem_rdata_q[14]_i_1_n_0\,
      Q => \mem_rdata_q_reg_n_0_[14]\,
      R => '0'
    );
\mem_rdata_q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[19]_i_1_n_0\,
      D => \mem_rdata_q[15]_i_1_n_0\,
      Q => \mem_rdata_q_reg_n_0_[15]\,
      R => '0'
    );
\mem_rdata_q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[19]_i_1_n_0\,
      D => \mem_rdata_q[16]_i_1_n_0\,
      Q => \mem_rdata_q_reg_n_0_[16]\,
      R => '0'
    );
\mem_rdata_q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[19]_i_1_n_0\,
      D => \mem_rdata_q[17]_i_1_n_0\,
      Q => \mem_rdata_q_reg_n_0_[17]\,
      R => '0'
    );
\mem_rdata_q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[19]_i_1_n_0\,
      D => \mem_rdata_q[18]_i_1_n_0\,
      Q => \mem_rdata_q_reg_n_0_[18]\,
      R => '0'
    );
\mem_rdata_q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[19]_i_1_n_0\,
      D => \mem_rdata_q[19]_i_2_n_0\,
      Q => \mem_rdata_q_reg_n_0_[19]\,
      R => '0'
    );
\mem_rdata_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => data10,
      D => \mem_rdata_q[1]_i_1_n_0\,
      Q => \mem_rdata_q_reg_n_0_[1]\,
      R => '0'
    );
\mem_rdata_q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[24]_i_1_n_0\,
      D => \mem_rdata_q[20]_i_1_n_0\,
      Q => \mem_rdata_q_reg_n_0_[20]\,
      R => '0'
    );
\mem_rdata_q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[24]_i_1_n_0\,
      D => \mem_rdata_q[21]_i_1_n_0\,
      Q => \mem_rdata_q_reg_n_0_[21]\,
      R => '0'
    );
\mem_rdata_q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[24]_i_1_n_0\,
      D => \mem_rdata_q[22]_i_1_n_0\,
      Q => \mem_rdata_q_reg_n_0_[22]\,
      R => '0'
    );
\mem_rdata_q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[24]_i_1_n_0\,
      D => \mem_rdata_q[23]_i_1_n_0\,
      Q => \mem_rdata_q_reg_n_0_[23]\,
      R => '0'
    );
\mem_rdata_q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[24]_i_1_n_0\,
      D => \mem_rdata_q[24]_i_2_n_0\,
      Q => \mem_rdata_q_reg_n_0_[24]\,
      R => '0'
    );
\mem_rdata_q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[31]_i_1_n_0\,
      D => \mem_rdata_q[25]_i_1_n_0\,
      Q => \mem_rdata_q_reg_n_0_[25]\,
      R => '0'
    );
\mem_rdata_q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[31]_i_1_n_0\,
      D => \mem_rdata_q[26]_i_1_n_0\,
      Q => \mem_rdata_q_reg_n_0_[26]\,
      R => '0'
    );
\mem_rdata_q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[31]_i_1_n_0\,
      D => \mem_rdata_q[27]_i_1_n_0\,
      Q => \mem_rdata_q_reg_n_0_[27]\,
      R => '0'
    );
\mem_rdata_q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[31]_i_1_n_0\,
      D => \mem_rdata_q[28]_i_1_n_0\,
      Q => \mem_rdata_q_reg_n_0_[28]\,
      R => '0'
    );
\mem_rdata_q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[31]_i_1_n_0\,
      D => \mem_rdata_q[29]_i_1_n_0\,
      Q => \mem_rdata_q_reg_n_0_[29]\,
      R => '0'
    );
\mem_rdata_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => data10,
      D => p_11_in,
      Q => \mem_rdata_q_reg_n_0_[2]\,
      R => '0'
    );
\mem_rdata_q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[31]_i_1_n_0\,
      D => \mem_rdata_q[30]_i_1_n_0\,
      Q => \mem_rdata_q_reg_n_0_[30]\,
      R => '0'
    );
\mem_rdata_q_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[31]_i_1_n_0\,
      D => \mem_rdata_q[31]_i_2_n_0\,
      Q => \mem_rdata_q_reg_n_0_[31]\,
      R => '0'
    );
\mem_rdata_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => data10,
      D => p_13_in(0),
      Q => \mem_rdata_q_reg_n_0_[3]\,
      R => '0'
    );
\mem_rdata_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => data10,
      D => p_13_in(1),
      Q => \mem_rdata_q_reg_n_0_[4]\,
      R => '0'
    );
\mem_rdata_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => data10,
      D => p_12_in,
      Q => \mem_rdata_q_reg_n_0_[5]\,
      R => '0'
    );
\mem_rdata_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => data10,
      D => p_10_in,
      Q => \mem_rdata_q_reg_n_0_[6]\,
      R => '0'
    );
\mem_rdata_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[11]_i_1_n_0\,
      D => \mem_rdata_q[7]_i_1_n_0\,
      Q => \mem_rdata_q_reg_n_0_[7]\,
      R => '0'
    );
\mem_rdata_q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[11]_i_1_n_0\,
      D => \mem_rdata_q[8]_i_1_n_0\,
      Q => \mem_rdata_q_reg_n_0_[8]\,
      R => '0'
    );
\mem_rdata_q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_rdata_q[11]_i_1_n_0\,
      D => \mem_rdata_q[9]_i_1_n_0\,
      Q => \mem_rdata_q_reg_n_0_[9]\,
      R => '0'
    );
\mem_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0011FFFF000F0000"
    )
        port map (
      I0 => \^mem_do_rdata\,
      I1 => mem_do_rinst_reg_n_0,
      I2 => \^mem_do_wdata\,
      I3 => \mem_state_reg_n_0_[1]\,
      I4 => mem_state,
      I5 => \mem_state_reg_n_0_[0]\,
      O => \mem_state[0]_i_1_n_0\
    );
\mem_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF1F100000"
    )
        port map (
      I0 => \^mem_do_rdata\,
      I1 => mem_do_rinst_reg_n_0,
      I2 => \mem_state_reg_n_0_[0]\,
      I3 => \^mem_do_wdata\,
      I4 => mem_state,
      I5 => \mem_state_reg_n_0_[1]\,
      O => \mem_state[1]_i_1_n_0\
    );
\mem_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2FFF2F2F2F2F2F2"
    )
        port map (
      I0 => \^mem_state_reg[0]_0\,
      I1 => \^resetn_0\,
      I2 => \^mem_state_reg[0]_1\,
      I3 => \^trap_reg_0\,
      I4 => resetn,
      I5 => \mem_state[1]_i_4_n_0\,
      O => mem_state
    );
\mem_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000054FF10FF"
    )
        port map (
      I0 => \mem_state_reg_n_0_[0]\,
      I1 => \mem_state_reg_n_0_[1]\,
      I2 => \^mem_do_wdata\,
      I3 => \mem_wstrb[3]_i_5_n_0\,
      I4 => data10,
      I5 => \^trap_reg_1\,
      O => \^mem_state_reg[0]_1\
    );
\mem_state[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_do_rinst_reg_n_0,
      I1 => \mem_state_reg_n_0_[1]\,
      I2 => \mem_state_reg_n_0_[0]\,
      O => \mem_state[1]_i_4_n_0\
    );
\mem_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \mem_state[0]_i_1_n_0\,
      Q => \mem_state_reg_n_0_[0]\,
      R => trap_i_1_n_0
    );
\mem_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \mem_state[1]_i_1_n_0\,
      Q => \mem_state_reg_n_0_[1]\,
      R => trap_i_1_n_0
    );
mem_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1F000000"
    )
        port map (
      I0 => mem_axi_rvalid,
      I1 => mem_axi_bvalid,
      I2 => \^trap_reg_0\,
      I3 => resetn,
      I4 => mem_valid_reg_1,
      O => mem_valid_i_1_n_0
    );
mem_valid_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000B"
    )
        port map (
      I0 => \^mem_do_wdata\,
      I1 => mem_la_use_prefetched_high_word,
      I2 => \mem_state_reg_n_0_[0]\,
      I3 => \mem_state_reg_n_0_[1]\,
      O => mem_do_wdata_reg_0
    );
mem_valid_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mem_state_reg_n_0_[0]\,
      I1 => \mem_state_reg_n_0_[1]\,
      O => \mem_state_reg[0]_3\
    );
mem_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => mem_valid_i_1_n_0,
      Q => \^mem_valid\,
      R => '0'
    );
\mem_wdata[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[2]\,
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \reg_op2_reg_n_0_[10]\,
      O => \mem_wdata[10]_i_1_n_0\
    );
\mem_wdata[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[3]\,
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \reg_op2_reg_n_0_[11]\,
      O => \mem_wdata[11]_i_1_n_0\
    );
\mem_wdata[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[4]\,
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \reg_op2_reg_n_0_[12]\,
      O => \mem_wdata[12]_i_1_n_0\
    );
\mem_wdata[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[5]\,
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \reg_op2_reg_n_0_[13]\,
      O => \mem_wdata[13]_i_1_n_0\
    );
\mem_wdata[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[6]\,
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \reg_op2_reg_n_0_[14]\,
      O => \mem_wdata[14]_i_1_n_0\
    );
\mem_wdata[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[7]\,
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \reg_op2_reg_n_0_[15]\,
      O => \mem_wdata[15]_i_1_n_0\
    );
\mem_wdata[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[0]\,
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \mem_wordsize_reg_n_0_[0]\,
      I3 => \reg_op2_reg_n_0_[16]\,
      O => \mem_wdata[16]_i_1_n_0\
    );
\mem_wdata[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[1]\,
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \mem_wordsize_reg_n_0_[0]\,
      I3 => \reg_op2_reg_n_0_[17]\,
      O => \mem_wdata[17]_i_1_n_0\
    );
\mem_wdata[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[2]\,
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \mem_wordsize_reg_n_0_[0]\,
      I3 => \reg_op2_reg_n_0_[18]\,
      O => \mem_wdata[18]_i_1_n_0\
    );
\mem_wdata[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[3]\,
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \mem_wordsize_reg_n_0_[0]\,
      I3 => \reg_op2_reg_n_0_[19]\,
      O => \mem_wdata[19]_i_1_n_0\
    );
\mem_wdata[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[4]\,
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \mem_wordsize_reg_n_0_[0]\,
      I3 => \reg_op2_reg_n_0_[20]\,
      O => \mem_wdata[20]_i_1_n_0\
    );
\mem_wdata[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[5]\,
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \mem_wordsize_reg_n_0_[0]\,
      I3 => \reg_op2_reg_n_0_[21]\,
      O => \mem_wdata[21]_i_1_n_0\
    );
\mem_wdata[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[6]\,
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \mem_wordsize_reg_n_0_[0]\,
      I3 => \reg_op2_reg_n_0_[22]\,
      O => \mem_wdata[22]_i_1_n_0\
    );
\mem_wdata[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[7]\,
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \mem_wordsize_reg_n_0_[0]\,
      I3 => \reg_op2_reg_n_0_[23]\,
      O => \mem_wdata[23]_i_1_n_0\
    );
\mem_wdata[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E2E2"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[24]\,
      I1 => \mem_wordsize_reg_n_0_[0]\,
      I2 => \reg_op2_reg_n_0_[8]\,
      I3 => \reg_op2_reg_n_0_[0]\,
      I4 => \mem_wordsize_reg_n_0_[1]\,
      O => \mem_wdata[24]_i_1_n_0\
    );
\mem_wdata[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E2E2"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[25]\,
      I1 => \mem_wordsize_reg_n_0_[0]\,
      I2 => \reg_op2_reg_n_0_[9]\,
      I3 => \reg_op2_reg_n_0_[1]\,
      I4 => \mem_wordsize_reg_n_0_[1]\,
      O => \mem_wdata[25]_i_1_n_0\
    );
\mem_wdata[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E2E2"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[26]\,
      I1 => \mem_wordsize_reg_n_0_[0]\,
      I2 => \reg_op2_reg_n_0_[10]\,
      I3 => \reg_op2_reg_n_0_[2]\,
      I4 => \mem_wordsize_reg_n_0_[1]\,
      O => \mem_wdata[26]_i_1_n_0\
    );
\mem_wdata[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E2E2"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[27]\,
      I1 => \mem_wordsize_reg_n_0_[0]\,
      I2 => \reg_op2_reg_n_0_[11]\,
      I3 => \reg_op2_reg_n_0_[3]\,
      I4 => \mem_wordsize_reg_n_0_[1]\,
      O => \mem_wdata[27]_i_1_n_0\
    );
\mem_wdata[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E2E2"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[28]\,
      I1 => \mem_wordsize_reg_n_0_[0]\,
      I2 => \reg_op2_reg_n_0_[12]\,
      I3 => \reg_op2_reg_n_0_[4]\,
      I4 => \mem_wordsize_reg_n_0_[1]\,
      O => \mem_wdata[28]_i_1_n_0\
    );
\mem_wdata[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E2E2"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[29]\,
      I1 => \mem_wordsize_reg_n_0_[0]\,
      I2 => \reg_op2_reg_n_0_[13]\,
      I3 => \reg_op2_reg_n_0_[5]\,
      I4 => \mem_wordsize_reg_n_0_[1]\,
      O => \mem_wdata[29]_i_1_n_0\
    );
\mem_wdata[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E2E2"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[30]\,
      I1 => \mem_wordsize_reg_n_0_[0]\,
      I2 => \reg_op2_reg_n_0_[14]\,
      I3 => \reg_op2_reg_n_0_[6]\,
      I4 => \mem_wordsize_reg_n_0_[1]\,
      O => \mem_wdata[30]_i_1_n_0\
    );
\mem_wdata[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \mem_state_reg_n_0_[0]\,
      I1 => \mem_state_reg_n_0_[1]\,
      I2 => \^mem_do_wdata\,
      I3 => resetn,
      I4 => \^trap_reg_0\,
      O => \mem_wdata[31]_i_1_n_0\
    );
\mem_wdata[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E2E2"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[31]\,
      I1 => \mem_wordsize_reg_n_0_[0]\,
      I2 => \reg_op2_reg_n_0_[15]\,
      I3 => \reg_op2_reg_n_0_[7]\,
      I4 => \mem_wordsize_reg_n_0_[1]\,
      O => \mem_wdata[31]_i_2_n_0\
    );
\mem_wdata[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[0]\,
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \reg_op2_reg_n_0_[8]\,
      O => \mem_wdata[8]_i_1_n_0\
    );
\mem_wdata[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_op2_reg_n_0_[1]\,
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \reg_op2_reg_n_0_[9]\,
      O => \mem_wdata[9]_i_1_n_0\
    );
\mem_wdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \reg_op2_reg_n_0_[0]\,
      Q => mem_axi_wdata(0),
      R => '0'
    );
\mem_wdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \mem_wdata[10]_i_1_n_0\,
      Q => mem_axi_wdata(10),
      R => '0'
    );
\mem_wdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \mem_wdata[11]_i_1_n_0\,
      Q => mem_axi_wdata(11),
      R => '0'
    );
\mem_wdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \mem_wdata[12]_i_1_n_0\,
      Q => mem_axi_wdata(12),
      R => '0'
    );
\mem_wdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \mem_wdata[13]_i_1_n_0\,
      Q => mem_axi_wdata(13),
      R => '0'
    );
\mem_wdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \mem_wdata[14]_i_1_n_0\,
      Q => mem_axi_wdata(14),
      R => '0'
    );
\mem_wdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \mem_wdata[15]_i_1_n_0\,
      Q => mem_axi_wdata(15),
      R => '0'
    );
\mem_wdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \mem_wdata[16]_i_1_n_0\,
      Q => mem_axi_wdata(16),
      R => '0'
    );
\mem_wdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \mem_wdata[17]_i_1_n_0\,
      Q => mem_axi_wdata(17),
      R => '0'
    );
\mem_wdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \mem_wdata[18]_i_1_n_0\,
      Q => mem_axi_wdata(18),
      R => '0'
    );
\mem_wdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \mem_wdata[19]_i_1_n_0\,
      Q => mem_axi_wdata(19),
      R => '0'
    );
\mem_wdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \reg_op2_reg_n_0_[1]\,
      Q => mem_axi_wdata(1),
      R => '0'
    );
\mem_wdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \mem_wdata[20]_i_1_n_0\,
      Q => mem_axi_wdata(20),
      R => '0'
    );
\mem_wdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \mem_wdata[21]_i_1_n_0\,
      Q => mem_axi_wdata(21),
      R => '0'
    );
\mem_wdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \mem_wdata[22]_i_1_n_0\,
      Q => mem_axi_wdata(22),
      R => '0'
    );
\mem_wdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \mem_wdata[23]_i_1_n_0\,
      Q => mem_axi_wdata(23),
      R => '0'
    );
\mem_wdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \mem_wdata[24]_i_1_n_0\,
      Q => mem_axi_wdata(24),
      R => '0'
    );
\mem_wdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \mem_wdata[25]_i_1_n_0\,
      Q => mem_axi_wdata(25),
      R => '0'
    );
\mem_wdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \mem_wdata[26]_i_1_n_0\,
      Q => mem_axi_wdata(26),
      R => '0'
    );
\mem_wdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \mem_wdata[27]_i_1_n_0\,
      Q => mem_axi_wdata(27),
      R => '0'
    );
\mem_wdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \mem_wdata[28]_i_1_n_0\,
      Q => mem_axi_wdata(28),
      R => '0'
    );
\mem_wdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \mem_wdata[29]_i_1_n_0\,
      Q => mem_axi_wdata(29),
      R => '0'
    );
\mem_wdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \reg_op2_reg_n_0_[2]\,
      Q => mem_axi_wdata(2),
      R => '0'
    );
\mem_wdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \mem_wdata[30]_i_1_n_0\,
      Q => mem_axi_wdata(30),
      R => '0'
    );
\mem_wdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \mem_wdata[31]_i_2_n_0\,
      Q => mem_axi_wdata(31),
      R => '0'
    );
\mem_wdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \reg_op2_reg_n_0_[3]\,
      Q => mem_axi_wdata(3),
      R => '0'
    );
\mem_wdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \reg_op2_reg_n_0_[4]\,
      Q => mem_axi_wdata(4),
      R => '0'
    );
\mem_wdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \reg_op2_reg_n_0_[5]\,
      Q => mem_axi_wdata(5),
      R => '0'
    );
\mem_wdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \reg_op2_reg_n_0_[6]\,
      Q => mem_axi_wdata(6),
      R => '0'
    );
\mem_wdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \reg_op2_reg_n_0_[7]\,
      Q => mem_axi_wdata(7),
      R => '0'
    );
\mem_wdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \mem_wdata[8]_i_1_n_0\,
      Q => mem_axi_wdata(8),
      R => '0'
    );
\mem_wdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wdata[31]_i_1_n_0\,
      D => \mem_wdata[9]_i_1_n_0\,
      Q => mem_axi_wdata(9),
      R => '0'
    );
\mem_wordsize[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABBABBBAA88A888"
    )
        port map (
      I0 => mem_wordsize(0),
      I1 => \mem_wordsize[1]_i_3_n_0\,
      I2 => \mem_wordsize[1]_i_4_n_0\,
      I3 => \mem_wordsize[1]_i_5_n_0\,
      I4 => \mem_wordsize[1]_i_6_n_0\,
      I5 => \mem_wordsize_reg_n_0_[0]\,
      O => \mem_wordsize[0]_i_1_n_0\
    );
\mem_wordsize[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E0EFE0"
    )
        port map (
      I0 => \^instr_lh\,
      I1 => instr_lhu,
      I2 => \^cpu_state_reg[6]_0\(0),
      I3 => instr_sh,
      I4 => \^cpu_state_reg[6]_0\(4),
      O => mem_wordsize(0)
    );
\mem_wordsize[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABBABBBAA88A888"
    )
        port map (
      I0 => mem_wordsize(1),
      I1 => \mem_wordsize[1]_i_3_n_0\,
      I2 => \mem_wordsize[1]_i_4_n_0\,
      I3 => \mem_wordsize[1]_i_5_n_0\,
      I4 => \mem_wordsize[1]_i_6_n_0\,
      I5 => \mem_wordsize_reg_n_0_[1]\,
      O => \mem_wordsize[1]_i_1_n_0\
    );
\mem_wordsize[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E0EFE0"
    )
        port map (
      I0 => \^instr_lb\,
      I1 => instr_lbu,
      I2 => \^cpu_state_reg[6]_0\(0),
      I3 => instr_sb,
      I4 => \^cpu_state_reg[6]_0\(4),
      O => mem_wordsize(1)
    );
\mem_wordsize[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^cpu_state_reg[6]_0\(4),
      I1 => resetn,
      O => \mem_wordsize[1]_i_3_n_0\
    );
\mem_wordsize[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^cpu_state_reg[6]_0\(1),
      I1 => \^mem_do_wdata\,
      O => \mem_wordsize[1]_i_4_n_0\
    );
\mem_wordsize[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^mem_do_prefetch_reg_0\,
      I1 => \^mem_done\,
      I2 => resetn,
      O => \mem_wordsize[1]_i_5_n_0\
    );
\mem_wordsize[1]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^cpu_state_reg[6]_0\(0),
      I1 => \^mem_do_rdata\,
      O => \mem_wordsize[1]_i_6_n_0\
    );
\mem_wordsize_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \mem_wordsize[0]_i_1_n_0\,
      Q => \mem_wordsize_reg_n_0_[0]\,
      R => '0'
    );
\mem_wordsize_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \mem_wordsize[1]_i_1_n_0\,
      Q => \mem_wordsize_reg_n_0_[1]\,
      R => '0'
    );
\mem_wstrb[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1010B0F0"
    )
        port map (
      I0 => \mem_wordsize_reg_n_0_[0]\,
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \mem_wstrb[1]_i_2_n_0\,
      I3 => \reg_op1_reg_n_0_[0]\,
      I4 => \reg_op1_reg_n_0_[1]\,
      O => \mem_wstrb[0]_i_1_n_0\
    );
\mem_wstrb[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1010F0B0"
    )
        port map (
      I0 => \mem_wordsize_reg_n_0_[0]\,
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \mem_wstrb[1]_i_2_n_0\,
      I3 => \reg_op1_reg_n_0_[0]\,
      I4 => \reg_op1_reg_n_0_[1]\,
      O => \mem_wstrb[1]_i_1_n_0\
    );
\mem_wstrb[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \^mem_la_firstword1\,
      I1 => \^mem_do_rdata\,
      I2 => \mem_state_reg_n_0_[0]\,
      I3 => \mem_state_reg_n_0_[1]\,
      I4 => \^mem_do_wdata\,
      I5 => resetn,
      O => \mem_wstrb[1]_i_2_n_0\
    );
\mem_wstrb[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000000070005000"
    )
        port map (
      I0 => \mem_wordsize_reg_n_0_[1]\,
      I1 => \reg_op1_reg_n_0_[0]\,
      I2 => \mem_wstrb[3]_i_5_n_0\,
      I3 => \mem_wstrb[3]_i_6_n_0\,
      I4 => \reg_op1_reg_n_0_[1]\,
      I5 => \mem_wordsize_reg_n_0_[0]\,
      O => \mem_wstrb[2]_i_1_n_0\
    );
\mem_wstrb[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001110"
    )
        port map (
      I0 => \mem_state_reg_n_0_[1]\,
      I1 => \mem_state_reg_n_0_[0]\,
      I2 => \^mem_do_rdata\,
      I3 => \^mem_la_firstword1\,
      I4 => \^trap_reg_1\,
      I5 => \mem_addr[31]_i_1_n_0\,
      O => \mem_wstrb[3]_i_1_n_0\
    );
\mem_wstrb[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0000000D0005000"
    )
        port map (
      I0 => \mem_wordsize_reg_n_0_[1]\,
      I1 => \reg_op1_reg_n_0_[0]\,
      I2 => \mem_wstrb[3]_i_5_n_0\,
      I3 => \mem_wstrb[3]_i_6_n_0\,
      I4 => \reg_op1_reg_n_0_[1]\,
      I5 => \mem_wordsize_reg_n_0_[0]\,
      O => \mem_wstrb[3]_i_2_n_0\
    );
\mem_wstrb[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^mem_do_prefetch_reg_0\,
      I1 => mem_do_rinst_reg_n_0,
      O => \^mem_la_firstword1\
    );
\mem_wstrb[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^trap_reg_0\,
      I1 => resetn,
      O => \^trap_reg_1\
    );
\mem_wstrb[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEEEF"
    )
        port map (
      I0 => \mem_state_reg_n_0_[1]\,
      I1 => \mem_state_reg_n_0_[0]\,
      I2 => \^mem_do_rdata\,
      I3 => \^mem_do_prefetch_reg_0\,
      I4 => mem_do_rinst_reg_n_0,
      O => \mem_wstrb[3]_i_5_n_0\
    );
\mem_wstrb[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => resetn,
      I1 => \^mem_do_wdata\,
      I2 => \mem_state_reg_n_0_[1]\,
      I3 => \mem_state_reg_n_0_[0]\,
      O => \mem_wstrb[3]_i_6_n_0\
    );
\mem_wstrb_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wstrb[3]_i_1_n_0\,
      D => \mem_wstrb[0]_i_1_n_0\,
      Q => \^q\(0),
      R => '0'
    );
\mem_wstrb_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wstrb[3]_i_1_n_0\,
      D => \mem_wstrb[1]_i_1_n_0\,
      Q => \^q\(1),
      R => '0'
    );
\mem_wstrb_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wstrb[3]_i_1_n_0\,
      D => \mem_wstrb[2]_i_1_n_0\,
      Q => \^q\(2),
      R => '0'
    );
\mem_wstrb_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \mem_wstrb[3]_i_1_n_0\,
      D => \mem_wstrb[3]_i_2_n_0\,
      Q => \^q\(3),
      R => '0'
    );
prefetched_high_word_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \^mem_do_rdata\,
      I1 => \mem_state_reg_n_0_[1]\,
      I2 => \mem_state_reg_n_0_[0]\,
      I3 => data10,
      I4 => \^resetn_0\,
      O => mem_do_rdata_reg_0
    );
prefetched_high_word_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => prefetched_high_word_reg_1,
      Q => \^prefetched_high_word_reg_0\,
      R => '0'
    );
\reg_next_pc[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \reg_next_pc[30]_i_2_n_0\,
      I1 => \reg_out_reg_n_0_[10]\,
      I2 => \reg_next_pc[30]_i_3_n_0\,
      I3 => alu_out_q(10),
      I4 => \reg_next_pc[10]_i_2_n_0\,
      O => p_5_out(10)
    );
\reg_next_pc[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[10]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \^irq_delay_reg_0\,
      I3 => \reg_next_pc_reg[12]_i_3_n_6\,
      O => \reg_next_pc[10]_i_2_n_0\
    );
\reg_next_pc[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \reg_next_pc[30]_i_2_n_0\,
      I1 => \reg_out_reg_n_0_[11]\,
      I2 => \reg_next_pc[30]_i_3_n_0\,
      I3 => alu_out_q(11),
      I4 => \reg_next_pc[11]_i_2_n_0\,
      O => p_5_out(11)
    );
\reg_next_pc[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[11]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \^irq_delay_reg_0\,
      I3 => \reg_next_pc_reg[12]_i_3_n_5\,
      O => \reg_next_pc[11]_i_2_n_0\
    );
\reg_next_pc[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \reg_next_pc[30]_i_2_n_0\,
      I1 => \reg_out_reg_n_0_[12]\,
      I2 => \reg_next_pc[30]_i_3_n_0\,
      I3 => alu_out_q(12),
      I4 => \reg_next_pc[12]_i_2_n_0\,
      O => p_5_out(12)
    );
\reg_next_pc[12]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => decoder_trigger_reg_n_0,
      I1 => instr_waitirq,
      I2 => instr_jal,
      I3 => decoded_imm_uj(10),
      I4 => current_pc(10),
      O => \reg_next_pc[12]_i_10_n_0\
    );
\reg_next_pc[12]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => decoder_trigger_reg_n_0,
      I1 => instr_waitirq,
      I2 => instr_jal,
      I3 => decoded_imm_uj(9),
      I4 => current_pc(9),
      O => \reg_next_pc[12]_i_11_n_0\
    );
\reg_next_pc[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[12]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \^irq_delay_reg_0\,
      I3 => \reg_next_pc_reg[12]_i_3_n_4\,
      O => \reg_next_pc[12]_i_2_n_0\
    );
\reg_next_pc[12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => decoded_imm_uj(12),
      I1 => instr_jal,
      I2 => instr_waitirq,
      I3 => decoder_trigger_reg_n_0,
      O => \reg_next_pc[12]_i_4_n_0\
    );
\reg_next_pc[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => decoded_imm_uj(11),
      I1 => instr_jal,
      I2 => instr_waitirq,
      I3 => decoder_trigger_reg_n_0,
      O => \reg_next_pc[12]_i_5_n_0\
    );
\reg_next_pc[12]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => decoded_imm_uj(10),
      I1 => instr_jal,
      I2 => instr_waitirq,
      I3 => decoder_trigger_reg_n_0,
      O => \reg_next_pc[12]_i_6_n_0\
    );
\reg_next_pc[12]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => decoded_imm_uj(9),
      I1 => instr_jal,
      I2 => instr_waitirq,
      I3 => decoder_trigger_reg_n_0,
      O => \reg_next_pc[12]_i_7_n_0\
    );
\reg_next_pc[12]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => decoder_trigger_reg_n_0,
      I1 => instr_waitirq,
      I2 => instr_jal,
      I3 => decoded_imm_uj(12),
      I4 => current_pc(12),
      O => \reg_next_pc[12]_i_8_n_0\
    );
\reg_next_pc[12]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => decoder_trigger_reg_n_0,
      I1 => instr_waitirq,
      I2 => instr_jal,
      I3 => decoded_imm_uj(11),
      I4 => current_pc(11),
      O => \reg_next_pc[12]_i_9_n_0\
    );
\reg_next_pc[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \reg_next_pc[30]_i_2_n_0\,
      I1 => \reg_out_reg_n_0_[13]\,
      I2 => \reg_next_pc[30]_i_3_n_0\,
      I3 => alu_out_q(13),
      I4 => \reg_next_pc[13]_i_2_n_0\,
      O => p_5_out(13)
    );
\reg_next_pc[13]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[13]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \^irq_delay_reg_0\,
      I3 => \reg_next_pc_reg[16]_i_3_n_7\,
      O => \reg_next_pc[13]_i_2_n_0\
    );
\reg_next_pc[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \reg_next_pc[30]_i_2_n_0\,
      I1 => \reg_out_reg_n_0_[14]\,
      I2 => \reg_next_pc[30]_i_3_n_0\,
      I3 => alu_out_q(14),
      I4 => \reg_next_pc[14]_i_2_n_0\,
      O => p_5_out(14)
    );
\reg_next_pc[14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[14]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \^irq_delay_reg_0\,
      I3 => \reg_next_pc_reg[16]_i_3_n_6\,
      O => \reg_next_pc[14]_i_2_n_0\
    );
\reg_next_pc[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \reg_next_pc[30]_i_2_n_0\,
      I1 => \reg_out_reg_n_0_[15]\,
      I2 => \reg_next_pc[30]_i_3_n_0\,
      I3 => alu_out_q(15),
      I4 => \reg_next_pc[15]_i_2_n_0\,
      O => p_5_out(15)
    );
\reg_next_pc[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[15]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \^irq_delay_reg_0\,
      I3 => \reg_next_pc_reg[16]_i_3_n_5\,
      O => \reg_next_pc[15]_i_2_n_0\
    );
\reg_next_pc[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \reg_next_pc[30]_i_2_n_0\,
      I1 => \reg_out_reg_n_0_[16]\,
      I2 => \reg_next_pc[30]_i_3_n_0\,
      I3 => alu_out_q(16),
      I4 => \reg_next_pc[16]_i_2_n_0\,
      O => p_5_out(16)
    );
\reg_next_pc[16]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => decoder_trigger_reg_n_0,
      I1 => instr_waitirq,
      I2 => instr_jal,
      I3 => decoded_imm_uj(14),
      I4 => current_pc(14),
      O => \reg_next_pc[16]_i_10_n_0\
    );
\reg_next_pc[16]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => decoder_trigger_reg_n_0,
      I1 => instr_waitirq,
      I2 => instr_jal,
      I3 => decoded_imm_uj(13),
      I4 => current_pc(13),
      O => \reg_next_pc[16]_i_11_n_0\
    );
\reg_next_pc[16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[16]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \^irq_delay_reg_0\,
      I3 => \reg_next_pc_reg[16]_i_3_n_4\,
      O => \reg_next_pc[16]_i_2_n_0\
    );
\reg_next_pc[16]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => decoded_imm_uj(16),
      I1 => instr_jal,
      I2 => instr_waitirq,
      I3 => decoder_trigger_reg_n_0,
      O => \reg_next_pc[16]_i_4_n_0\
    );
\reg_next_pc[16]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => decoded_imm_uj(15),
      I1 => instr_jal,
      I2 => instr_waitirq,
      I3 => decoder_trigger_reg_n_0,
      O => \reg_next_pc[16]_i_5_n_0\
    );
\reg_next_pc[16]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => decoded_imm_uj(14),
      I1 => instr_jal,
      I2 => instr_waitirq,
      I3 => decoder_trigger_reg_n_0,
      O => \reg_next_pc[16]_i_6_n_0\
    );
\reg_next_pc[16]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => decoded_imm_uj(13),
      I1 => instr_jal,
      I2 => instr_waitirq,
      I3 => decoder_trigger_reg_n_0,
      O => \reg_next_pc[16]_i_7_n_0\
    );
\reg_next_pc[16]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => decoder_trigger_reg_n_0,
      I1 => instr_waitirq,
      I2 => instr_jal,
      I3 => decoded_imm_uj(16),
      I4 => current_pc(16),
      O => \reg_next_pc[16]_i_8_n_0\
    );
\reg_next_pc[16]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => decoder_trigger_reg_n_0,
      I1 => instr_waitirq,
      I2 => instr_jal,
      I3 => decoded_imm_uj(15),
      I4 => current_pc(15),
      O => \reg_next_pc[16]_i_9_n_0\
    );
\reg_next_pc[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \reg_next_pc[30]_i_2_n_0\,
      I1 => \reg_out_reg_n_0_[17]\,
      I2 => \reg_next_pc[30]_i_3_n_0\,
      I3 => alu_out_q(17),
      I4 => \reg_next_pc[17]_i_2_n_0\,
      O => p_5_out(17)
    );
\reg_next_pc[17]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[17]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \^irq_delay_reg_0\,
      I3 => \reg_next_pc_reg[20]_i_3_n_7\,
      O => \reg_next_pc[17]_i_2_n_0\
    );
\reg_next_pc[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \reg_next_pc[30]_i_2_n_0\,
      I1 => \reg_out_reg_n_0_[18]\,
      I2 => \reg_next_pc[30]_i_3_n_0\,
      I3 => alu_out_q(18),
      I4 => \reg_next_pc[18]_i_2_n_0\,
      O => p_5_out(18)
    );
\reg_next_pc[18]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[18]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \^irq_delay_reg_0\,
      I3 => \reg_next_pc_reg[20]_i_3_n_6\,
      O => \reg_next_pc[18]_i_2_n_0\
    );
\reg_next_pc[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \reg_next_pc[30]_i_2_n_0\,
      I1 => \reg_out_reg_n_0_[19]\,
      I2 => \reg_next_pc[30]_i_3_n_0\,
      I3 => alu_out_q(19),
      I4 => \reg_next_pc[19]_i_2_n_0\,
      O => p_5_out(19)
    );
\reg_next_pc[19]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[19]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \^irq_delay_reg_0\,
      I3 => \reg_next_pc_reg[20]_i_3_n_5\,
      O => \reg_next_pc[19]_i_2_n_0\
    );
\reg_next_pc[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \reg_next_pc[30]_i_2_n_0\,
      I1 => \reg_out_reg_n_0_[1]\,
      I2 => \reg_next_pc[30]_i_3_n_0\,
      I3 => alu_out_q(1),
      I4 => \reg_next_pc[1]_i_2_n_0\,
      O => p_5_out(1)
    );
\reg_next_pc[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[1]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \^irq_delay_reg_0\,
      I3 => \reg_next_pc_reg[4]_i_3_n_7\,
      O => \reg_next_pc[1]_i_2_n_0\
    );
\reg_next_pc[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \reg_next_pc[30]_i_2_n_0\,
      I1 => \reg_out_reg_n_0_[20]\,
      I2 => \reg_next_pc[30]_i_3_n_0\,
      I3 => alu_out_q(20),
      I4 => \reg_next_pc[20]_i_2_n_0\,
      O => p_5_out(20)
    );
\reg_next_pc[20]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => decoder_trigger_reg_n_0,
      I1 => instr_waitirq,
      I2 => instr_jal,
      I3 => decoded_imm_uj(18),
      I4 => current_pc(18),
      O => \reg_next_pc[20]_i_10_n_0\
    );
\reg_next_pc[20]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => decoder_trigger_reg_n_0,
      I1 => instr_waitirq,
      I2 => instr_jal,
      I3 => decoded_imm_uj(17),
      I4 => current_pc(17),
      O => \reg_next_pc[20]_i_11_n_0\
    );
\reg_next_pc[20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[20]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \^irq_delay_reg_0\,
      I3 => \reg_next_pc_reg[20]_i_3_n_4\,
      O => \reg_next_pc[20]_i_2_n_0\
    );
\reg_next_pc[20]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => decoded_imm_uj(20),
      I1 => decoder_trigger_reg_n_0,
      I2 => instr_waitirq,
      I3 => instr_jal,
      O => \reg_next_pc[20]_i_4_n_0\
    );
\reg_next_pc[20]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => decoded_imm_uj(19),
      I1 => instr_jal,
      I2 => instr_waitirq,
      I3 => decoder_trigger_reg_n_0,
      O => \reg_next_pc[20]_i_5_n_0\
    );
\reg_next_pc[20]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => decoded_imm_uj(18),
      I1 => instr_jal,
      I2 => instr_waitirq,
      I3 => decoder_trigger_reg_n_0,
      O => \reg_next_pc[20]_i_6_n_0\
    );
\reg_next_pc[20]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => decoded_imm_uj(17),
      I1 => instr_jal,
      I2 => instr_waitirq,
      I3 => decoder_trigger_reg_n_0,
      O => \reg_next_pc[20]_i_7_n_0\
    );
\reg_next_pc[20]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => decoded_imm_uj(20),
      I1 => decoder_trigger_reg_n_0,
      I2 => instr_waitirq,
      I3 => instr_jal,
      I4 => current_pc(20),
      O => \reg_next_pc[20]_i_8_n_0\
    );
\reg_next_pc[20]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => decoder_trigger_reg_n_0,
      I1 => instr_waitirq,
      I2 => instr_jal,
      I3 => decoded_imm_uj(19),
      I4 => current_pc(19),
      O => \reg_next_pc[20]_i_9_n_0\
    );
\reg_next_pc[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \reg_next_pc[30]_i_2_n_0\,
      I1 => \reg_out_reg_n_0_[21]\,
      I2 => \reg_next_pc[30]_i_3_n_0\,
      I3 => alu_out_q(21),
      I4 => \reg_next_pc[21]_i_2_n_0\,
      O => p_5_out(21)
    );
\reg_next_pc[21]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[21]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \^irq_delay_reg_0\,
      I3 => \reg_next_pc_reg[24]_i_3_n_7\,
      O => \reg_next_pc[21]_i_2_n_0\
    );
\reg_next_pc[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \reg_next_pc[30]_i_2_n_0\,
      I1 => \reg_out_reg_n_0_[22]\,
      I2 => \reg_next_pc[30]_i_3_n_0\,
      I3 => alu_out_q(22),
      I4 => \reg_next_pc[22]_i_2_n_0\,
      O => p_5_out(22)
    );
\reg_next_pc[22]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[22]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \^irq_delay_reg_0\,
      I3 => \reg_next_pc_reg[24]_i_3_n_6\,
      O => \reg_next_pc[22]_i_2_n_0\
    );
\reg_next_pc[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \reg_next_pc[30]_i_2_n_0\,
      I1 => \reg_out_reg_n_0_[23]\,
      I2 => \reg_next_pc[30]_i_3_n_0\,
      I3 => alu_out_q(23),
      I4 => \reg_next_pc[23]_i_2_n_0\,
      O => p_5_out(23)
    );
\reg_next_pc[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[23]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \^irq_delay_reg_0\,
      I3 => \reg_next_pc_reg[24]_i_3_n_5\,
      O => \reg_next_pc[23]_i_2_n_0\
    );
\reg_next_pc[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \reg_next_pc[30]_i_2_n_0\,
      I1 => \reg_out_reg_n_0_[24]\,
      I2 => \reg_next_pc[30]_i_3_n_0\,
      I3 => alu_out_q(24),
      I4 => \reg_next_pc[24]_i_2_n_0\,
      O => p_5_out(24)
    );
\reg_next_pc[24]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => decoded_imm_uj(20),
      I1 => decoder_trigger_reg_n_0,
      I2 => instr_waitirq,
      I3 => instr_jal,
      I4 => current_pc(22),
      O => \reg_next_pc[24]_i_10_n_0\
    );
\reg_next_pc[24]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => decoded_imm_uj(20),
      I1 => decoder_trigger_reg_n_0,
      I2 => instr_waitirq,
      I3 => instr_jal,
      I4 => current_pc(21),
      O => \reg_next_pc[24]_i_11_n_0\
    );
\reg_next_pc[24]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[24]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \^irq_delay_reg_0\,
      I3 => \reg_next_pc_reg[24]_i_3_n_4\,
      O => \reg_next_pc[24]_i_2_n_0\
    );
\reg_next_pc[24]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => decoded_imm_uj(20),
      I1 => decoder_trigger_reg_n_0,
      I2 => instr_waitirq,
      I3 => instr_jal,
      O => \reg_next_pc[24]_i_4_n_0\
    );
\reg_next_pc[24]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => decoded_imm_uj(20),
      I1 => decoder_trigger_reg_n_0,
      I2 => instr_waitirq,
      I3 => instr_jal,
      O => \reg_next_pc[24]_i_5_n_0\
    );
\reg_next_pc[24]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => decoded_imm_uj(20),
      I1 => decoder_trigger_reg_n_0,
      I2 => instr_waitirq,
      I3 => instr_jal,
      O => \reg_next_pc[24]_i_6_n_0\
    );
\reg_next_pc[24]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => decoded_imm_uj(20),
      I1 => decoder_trigger_reg_n_0,
      I2 => instr_waitirq,
      I3 => instr_jal,
      O => \reg_next_pc[24]_i_7_n_0\
    );
\reg_next_pc[24]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => decoded_imm_uj(20),
      I1 => decoder_trigger_reg_n_0,
      I2 => instr_waitirq,
      I3 => instr_jal,
      I4 => current_pc(24),
      O => \reg_next_pc[24]_i_8_n_0\
    );
\reg_next_pc[24]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => decoded_imm_uj(20),
      I1 => decoder_trigger_reg_n_0,
      I2 => instr_waitirq,
      I3 => instr_jal,
      I4 => current_pc(23),
      O => \reg_next_pc[24]_i_9_n_0\
    );
\reg_next_pc[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \reg_next_pc[30]_i_2_n_0\,
      I1 => \reg_out_reg_n_0_[25]\,
      I2 => \reg_next_pc[30]_i_3_n_0\,
      I3 => alu_out_q(25),
      I4 => \reg_next_pc[25]_i_2_n_0\,
      O => p_5_out(25)
    );
\reg_next_pc[25]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[25]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \^irq_delay_reg_0\,
      I3 => \reg_next_pc_reg[31]_i_3_n_7\,
      O => \reg_next_pc[25]_i_2_n_0\
    );
\reg_next_pc[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \reg_next_pc[30]_i_2_n_0\,
      I1 => \reg_out_reg_n_0_[26]\,
      I2 => \reg_next_pc[30]_i_3_n_0\,
      I3 => alu_out_q(26),
      I4 => \reg_next_pc[26]_i_2_n_0\,
      O => p_5_out(26)
    );
\reg_next_pc[26]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[26]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \^irq_delay_reg_0\,
      I3 => \reg_next_pc_reg[31]_i_3_n_6\,
      O => \reg_next_pc[26]_i_2_n_0\
    );
\reg_next_pc[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \reg_next_pc[30]_i_2_n_0\,
      I1 => \reg_out_reg_n_0_[27]\,
      I2 => \reg_next_pc[30]_i_3_n_0\,
      I3 => alu_out_q(27),
      I4 => \reg_next_pc[27]_i_2_n_0\,
      O => p_5_out(27)
    );
\reg_next_pc[27]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[27]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \^irq_delay_reg_0\,
      I3 => \reg_next_pc_reg[31]_i_3_n_5\,
      O => \reg_next_pc[27]_i_2_n_0\
    );
\reg_next_pc[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \reg_next_pc[30]_i_2_n_0\,
      I1 => \reg_out_reg_n_0_[28]\,
      I2 => \reg_next_pc[30]_i_3_n_0\,
      I3 => alu_out_q(28),
      I4 => \reg_next_pc[28]_i_2_n_0\,
      O => p_5_out(28)
    );
\reg_next_pc[28]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[28]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \^irq_delay_reg_0\,
      I3 => \reg_next_pc_reg[31]_i_3_n_4\,
      O => \reg_next_pc[28]_i_2_n_0\
    );
\reg_next_pc[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \reg_next_pc[30]_i_2_n_0\,
      I1 => \reg_out_reg_n_0_[29]\,
      I2 => \reg_next_pc[30]_i_3_n_0\,
      I3 => alu_out_q(29),
      I4 => \reg_next_pc[29]_i_2_n_0\,
      O => p_5_out(29)
    );
\reg_next_pc[29]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[29]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \^irq_delay_reg_0\,
      I3 => \reg_next_pc_reg[31]_i_2_n_7\,
      O => \reg_next_pc[29]_i_2_n_0\
    );
\reg_next_pc[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \reg_next_pc[30]_i_2_n_0\,
      I1 => \reg_out_reg_n_0_[2]\,
      I2 => \reg_next_pc[30]_i_3_n_0\,
      I3 => alu_out_q(2),
      I4 => \reg_next_pc[2]_i_2_n_0\,
      O => p_5_out(2)
    );
\reg_next_pc[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[2]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \^irq_delay_reg_0\,
      I3 => \reg_next_pc_reg[4]_i_3_n_6\,
      O => \reg_next_pc[2]_i_2_n_0\
    );
\reg_next_pc[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \reg_next_pc[30]_i_2_n_0\,
      I1 => \reg_out_reg_n_0_[30]\,
      I2 => \reg_next_pc[30]_i_3_n_0\,
      I3 => alu_out_q(30),
      I4 => \reg_next_pc[30]_i_4_n_0\,
      O => p_5_out(30)
    );
\reg_next_pc[30]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^latched_stalu_reg_0\,
      I1 => \^latched_store_reg_0\,
      I2 => \^latched_branch_reg_0\,
      I3 => \^irq_delay_reg_0\,
      O => \reg_next_pc[30]_i_2_n_0\
    );
\reg_next_pc[30]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^latched_store_reg_0\,
      I1 => \^latched_branch_reg_0\,
      I2 => \^latched_stalu_reg_0\,
      I3 => \^irq_delay_reg_0\,
      O => \reg_next_pc[30]_i_3_n_0\
    );
\reg_next_pc[30]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[30]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \^irq_delay_reg_0\,
      I3 => \reg_next_pc_reg[31]_i_2_n_6\,
      O => \reg_next_pc[30]_i_4_n_0\
    );
\reg_next_pc[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => current_pc(31),
      I1 => \^irq_delay_reg_0\,
      I2 => \reg_next_pc_reg[31]_i_2_n_5\,
      O => p_5_out(31)
    );
\reg_next_pc[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => decoded_imm_uj(20),
      I1 => decoder_trigger_reg_n_0,
      I2 => instr_waitirq,
      I3 => instr_jal,
      O => \reg_next_pc[31]_i_10_n_0\
    );
\reg_next_pc[31]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => decoded_imm_uj(20),
      I1 => decoder_trigger_reg_n_0,
      I2 => instr_waitirq,
      I3 => instr_jal,
      O => \reg_next_pc[31]_i_11_n_0\
    );
\reg_next_pc[31]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => decoded_imm_uj(20),
      I1 => decoder_trigger_reg_n_0,
      I2 => instr_waitirq,
      I3 => instr_jal,
      O => \reg_next_pc[31]_i_12_n_0\
    );
\reg_next_pc[31]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => decoded_imm_uj(20),
      I1 => decoder_trigger_reg_n_0,
      I2 => instr_waitirq,
      I3 => instr_jal,
      I4 => current_pc(28),
      O => \reg_next_pc[31]_i_13_n_0\
    );
\reg_next_pc[31]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => decoded_imm_uj(20),
      I1 => decoder_trigger_reg_n_0,
      I2 => instr_waitirq,
      I3 => instr_jal,
      I4 => current_pc(27),
      O => \reg_next_pc[31]_i_14_n_0\
    );
\reg_next_pc[31]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => decoded_imm_uj(20),
      I1 => decoder_trigger_reg_n_0,
      I2 => instr_waitirq,
      I3 => instr_jal,
      I4 => current_pc(26),
      O => \reg_next_pc[31]_i_15_n_0\
    );
\reg_next_pc[31]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => decoded_imm_uj(20),
      I1 => decoder_trigger_reg_n_0,
      I2 => instr_waitirq,
      I3 => instr_jal,
      I4 => current_pc(25),
      O => \reg_next_pc[31]_i_16_n_0\
    );
\reg_next_pc[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => decoded_imm_uj(20),
      I1 => decoder_trigger_reg_n_0,
      I2 => instr_waitirq,
      I3 => instr_jal,
      O => \reg_next_pc[31]_i_4_n_0\
    );
\reg_next_pc[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => decoded_imm_uj(20),
      I1 => decoder_trigger_reg_n_0,
      I2 => instr_waitirq,
      I3 => instr_jal,
      O => \reg_next_pc[31]_i_5_n_0\
    );
\reg_next_pc[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => decoded_imm_uj(20),
      I1 => decoder_trigger_reg_n_0,
      I2 => instr_waitirq,
      I3 => instr_jal,
      I4 => current_pc(31),
      O => \reg_next_pc[31]_i_6_n_0\
    );
\reg_next_pc[31]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => decoded_imm_uj(20),
      I1 => decoder_trigger_reg_n_0,
      I2 => instr_waitirq,
      I3 => instr_jal,
      I4 => current_pc(30),
      O => \reg_next_pc[31]_i_7_n_0\
    );
\reg_next_pc[31]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => decoded_imm_uj(20),
      I1 => decoder_trigger_reg_n_0,
      I2 => instr_waitirq,
      I3 => instr_jal,
      I4 => current_pc(29),
      O => \reg_next_pc[31]_i_8_n_0\
    );
\reg_next_pc[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => decoded_imm_uj(20),
      I1 => decoder_trigger_reg_n_0,
      I2 => instr_waitirq,
      I3 => instr_jal,
      O => \reg_next_pc[31]_i_9_n_0\
    );
\reg_next_pc[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \reg_next_pc[30]_i_2_n_0\,
      I1 => \reg_out_reg_n_0_[3]\,
      I2 => \reg_next_pc[30]_i_3_n_0\,
      I3 => alu_out_q(3),
      I4 => \reg_next_pc[3]_i_2_n_0\,
      O => p_5_out(3)
    );
\reg_next_pc[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[3]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \^irq_delay_reg_0\,
      I3 => \reg_next_pc_reg[4]_i_3_n_5\,
      O => \reg_next_pc[3]_i_2_n_0\
    );
\reg_next_pc[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \reg_next_pc[30]_i_2_n_0\,
      I1 => \reg_out_reg_n_0_[4]\,
      I2 => \reg_next_pc[30]_i_3_n_0\,
      I3 => alu_out_q(4),
      I4 => \reg_next_pc[4]_i_2_n_0\,
      O => p_5_out(4)
    );
\reg_next_pc[4]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0BB4F44"
    )
        port map (
      I0 => \^compressed_instr\,
      I1 => \reg_next_pc[4]_i_12_n_0\,
      I2 => latched_branch_i_4_n_0,
      I3 => decoded_imm_uj(2),
      I4 => current_pc(2),
      O => \reg_next_pc[4]_i_10_n_0\
    );
\reg_next_pc[4]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70778F88"
    )
        port map (
      I0 => \^compressed_instr\,
      I1 => \reg_next_pc[4]_i_12_n_0\,
      I2 => latched_branch_i_4_n_0,
      I3 => decoded_imm_uj(1),
      I4 => current_pc(1),
      O => \reg_next_pc[4]_i_11_n_0\
    );
\reg_next_pc[4]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC500050"
    )
        port map (
      I0 => instr_jal,
      I1 => do_waitirq_reg_n_0,
      I2 => decoder_trigger_reg_n_0,
      I3 => instr_waitirq,
      I4 => do_waitirq1,
      O => \reg_next_pc[4]_i_12_n_0\
    );
\reg_next_pc[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_pc[4]_i_2_n_0\,
      I1 => \^irq_delay_reg_0\,
      I2 => \reg_next_pc_reg[4]_i_3_n_4\,
      O => \reg_next_pc[4]_i_2_n_0\
    );
\reg_next_pc[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => decoded_imm_uj(4),
      I1 => instr_jal,
      I2 => instr_waitirq,
      I3 => decoder_trigger_reg_n_0,
      O => \reg_next_pc[4]_i_4_n_0\
    );
\reg_next_pc[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => decoded_imm_uj(3),
      I1 => instr_jal,
      I2 => instr_waitirq,
      I3 => decoder_trigger_reg_n_0,
      O => \reg_next_pc[4]_i_5_n_0\
    );
\reg_next_pc[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^compressed_instr\,
      I1 => \reg_next_pc[4]_i_12_n_0\,
      I2 => latched_branch_i_4_n_0,
      I3 => decoded_imm_uj(2),
      O => \reg_next_pc[4]_i_6_n_0\
    );
\reg_next_pc[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^compressed_instr\,
      I1 => \reg_next_pc[4]_i_12_n_0\,
      I2 => latched_branch_i_4_n_0,
      I3 => decoded_imm_uj(1),
      O => \reg_next_pc[4]_i_7_n_0\
    );
\reg_next_pc[4]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => decoder_trigger_reg_n_0,
      I1 => instr_waitirq,
      I2 => instr_jal,
      I3 => decoded_imm_uj(4),
      I4 => current_pc(4),
      O => \reg_next_pc[4]_i_8_n_0\
    );
\reg_next_pc[4]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => decoder_trigger_reg_n_0,
      I1 => instr_waitirq,
      I2 => instr_jal,
      I3 => decoded_imm_uj(3),
      I4 => current_pc(3),
      O => \reg_next_pc[4]_i_9_n_0\
    );
\reg_next_pc[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \reg_next_pc[30]_i_2_n_0\,
      I1 => \reg_out_reg_n_0_[5]\,
      I2 => \reg_next_pc[30]_i_3_n_0\,
      I3 => alu_out_q(5),
      I4 => \reg_next_pc[5]_i_2_n_0\,
      O => p_5_out(5)
    );
\reg_next_pc[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[5]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \^irq_delay_reg_0\,
      I3 => \reg_next_pc_reg[8]_i_3_n_7\,
      O => \reg_next_pc[5]_i_2_n_0\
    );
\reg_next_pc[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \reg_next_pc[30]_i_2_n_0\,
      I1 => \reg_out_reg_n_0_[6]\,
      I2 => \reg_next_pc[30]_i_3_n_0\,
      I3 => alu_out_q(6),
      I4 => \reg_next_pc[6]_i_2_n_0\,
      O => p_5_out(6)
    );
\reg_next_pc[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[6]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \^irq_delay_reg_0\,
      I3 => \reg_next_pc_reg[8]_i_3_n_6\,
      O => \reg_next_pc[6]_i_2_n_0\
    );
\reg_next_pc[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \reg_next_pc[30]_i_2_n_0\,
      I1 => \reg_out_reg_n_0_[7]\,
      I2 => \reg_next_pc[30]_i_3_n_0\,
      I3 => alu_out_q(7),
      I4 => \reg_next_pc[7]_i_2_n_0\,
      O => p_5_out(7)
    );
\reg_next_pc[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[7]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \^irq_delay_reg_0\,
      I3 => \reg_next_pc_reg[8]_i_3_n_5\,
      O => \reg_next_pc[7]_i_2_n_0\
    );
\reg_next_pc[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \reg_next_pc[30]_i_2_n_0\,
      I1 => \reg_out_reg_n_0_[8]\,
      I2 => \reg_next_pc[30]_i_3_n_0\,
      I3 => alu_out_q(8),
      I4 => \reg_next_pc[8]_i_2_n_0\,
      O => p_5_out(8)
    );
\reg_next_pc[8]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => decoder_trigger_reg_n_0,
      I1 => instr_waitirq,
      I2 => instr_jal,
      I3 => decoded_imm_uj(6),
      I4 => current_pc(6),
      O => \reg_next_pc[8]_i_10_n_0\
    );
\reg_next_pc[8]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => decoder_trigger_reg_n_0,
      I1 => instr_waitirq,
      I2 => instr_jal,
      I3 => decoded_imm_uj(5),
      I4 => current_pc(5),
      O => \reg_next_pc[8]_i_11_n_0\
    );
\reg_next_pc[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[8]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \^irq_delay_reg_0\,
      I3 => \reg_next_pc_reg[8]_i_3_n_4\,
      O => \reg_next_pc[8]_i_2_n_0\
    );
\reg_next_pc[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => decoded_imm_uj(8),
      I1 => instr_jal,
      I2 => instr_waitirq,
      I3 => decoder_trigger_reg_n_0,
      O => \reg_next_pc[8]_i_4_n_0\
    );
\reg_next_pc[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => decoded_imm_uj(7),
      I1 => instr_jal,
      I2 => instr_waitirq,
      I3 => decoder_trigger_reg_n_0,
      O => \reg_next_pc[8]_i_5_n_0\
    );
\reg_next_pc[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => decoded_imm_uj(6),
      I1 => instr_jal,
      I2 => instr_waitirq,
      I3 => decoder_trigger_reg_n_0,
      O => \reg_next_pc[8]_i_6_n_0\
    );
\reg_next_pc[8]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => decoded_imm_uj(5),
      I1 => instr_jal,
      I2 => instr_waitirq,
      I3 => decoder_trigger_reg_n_0,
      O => \reg_next_pc[8]_i_7_n_0\
    );
\reg_next_pc[8]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => decoder_trigger_reg_n_0,
      I1 => instr_waitirq,
      I2 => instr_jal,
      I3 => decoded_imm_uj(8),
      I4 => current_pc(8),
      O => \reg_next_pc[8]_i_8_n_0\
    );
\reg_next_pc[8]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => decoder_trigger_reg_n_0,
      I1 => instr_waitirq,
      I2 => instr_jal,
      I3 => decoded_imm_uj(7),
      I4 => current_pc(7),
      O => \reg_next_pc[8]_i_9_n_0\
    );
\reg_next_pc[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \reg_next_pc[30]_i_2_n_0\,
      I1 => \reg_out_reg_n_0_[9]\,
      I2 => \reg_next_pc[30]_i_3_n_0\,
      I3 => alu_out_q(9),
      I4 => \reg_next_pc[9]_i_2_n_0\,
      O => p_5_out(9)
    );
\reg_next_pc[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[9]\,
      I1 => \reg_pc[31]_i_2_n_0\,
      I2 => \^irq_delay_reg_0\,
      I3 => \reg_next_pc_reg[12]_i_3_n_7\,
      O => \reg_next_pc[9]_i_2_n_0\
    );
\reg_next_pc_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cpu_state_reg[6]_0\(4),
      D => p_5_out(10),
      Q => \reg_next_pc_reg_n_0_[10]\,
      R => trap_i_1_n_0
    );
\reg_next_pc_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cpu_state_reg[6]_0\(4),
      D => p_5_out(11),
      Q => \reg_next_pc_reg_n_0_[11]\,
      R => trap_i_1_n_0
    );
\reg_next_pc_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cpu_state_reg[6]_0\(4),
      D => p_5_out(12),
      Q => \reg_next_pc_reg_n_0_[12]\,
      R => trap_i_1_n_0
    );
\reg_next_pc_reg[12]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_next_pc_reg[8]_i_3_n_0\,
      CO(3) => \reg_next_pc_reg[12]_i_3_n_0\,
      CO(2) => \reg_next_pc_reg[12]_i_3_n_1\,
      CO(1) => \reg_next_pc_reg[12]_i_3_n_2\,
      CO(0) => \reg_next_pc_reg[12]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \reg_next_pc[12]_i_4_n_0\,
      DI(2) => \reg_next_pc[12]_i_5_n_0\,
      DI(1) => \reg_next_pc[12]_i_6_n_0\,
      DI(0) => \reg_next_pc[12]_i_7_n_0\,
      O(3) => \reg_next_pc_reg[12]_i_3_n_4\,
      O(2) => \reg_next_pc_reg[12]_i_3_n_5\,
      O(1) => \reg_next_pc_reg[12]_i_3_n_6\,
      O(0) => \reg_next_pc_reg[12]_i_3_n_7\,
      S(3) => \reg_next_pc[12]_i_8_n_0\,
      S(2) => \reg_next_pc[12]_i_9_n_0\,
      S(1) => \reg_next_pc[12]_i_10_n_0\,
      S(0) => \reg_next_pc[12]_i_11_n_0\
    );
\reg_next_pc_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cpu_state_reg[6]_0\(4),
      D => p_5_out(13),
      Q => \reg_next_pc_reg_n_0_[13]\,
      R => trap_i_1_n_0
    );
\reg_next_pc_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cpu_state_reg[6]_0\(4),
      D => p_5_out(14),
      Q => \reg_next_pc_reg_n_0_[14]\,
      R => trap_i_1_n_0
    );
\reg_next_pc_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cpu_state_reg[6]_0\(4),
      D => p_5_out(15),
      Q => \reg_next_pc_reg_n_0_[15]\,
      R => trap_i_1_n_0
    );
\reg_next_pc_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cpu_state_reg[6]_0\(4),
      D => p_5_out(16),
      Q => \reg_next_pc_reg_n_0_[16]\,
      R => trap_i_1_n_0
    );
\reg_next_pc_reg[16]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_next_pc_reg[12]_i_3_n_0\,
      CO(3) => \reg_next_pc_reg[16]_i_3_n_0\,
      CO(2) => \reg_next_pc_reg[16]_i_3_n_1\,
      CO(1) => \reg_next_pc_reg[16]_i_3_n_2\,
      CO(0) => \reg_next_pc_reg[16]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \reg_next_pc[16]_i_4_n_0\,
      DI(2) => \reg_next_pc[16]_i_5_n_0\,
      DI(1) => \reg_next_pc[16]_i_6_n_0\,
      DI(0) => \reg_next_pc[16]_i_7_n_0\,
      O(3) => \reg_next_pc_reg[16]_i_3_n_4\,
      O(2) => \reg_next_pc_reg[16]_i_3_n_5\,
      O(1) => \reg_next_pc_reg[16]_i_3_n_6\,
      O(0) => \reg_next_pc_reg[16]_i_3_n_7\,
      S(3) => \reg_next_pc[16]_i_8_n_0\,
      S(2) => \reg_next_pc[16]_i_9_n_0\,
      S(1) => \reg_next_pc[16]_i_10_n_0\,
      S(0) => \reg_next_pc[16]_i_11_n_0\
    );
\reg_next_pc_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cpu_state_reg[6]_0\(4),
      D => p_5_out(17),
      Q => \reg_next_pc_reg_n_0_[17]\,
      R => trap_i_1_n_0
    );
\reg_next_pc_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cpu_state_reg[6]_0\(4),
      D => p_5_out(18),
      Q => \reg_next_pc_reg_n_0_[18]\,
      R => trap_i_1_n_0
    );
\reg_next_pc_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cpu_state_reg[6]_0\(4),
      D => p_5_out(19),
      Q => \reg_next_pc_reg_n_0_[19]\,
      R => trap_i_1_n_0
    );
\reg_next_pc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cpu_state_reg[6]_0\(4),
      D => p_5_out(1),
      Q => \reg_next_pc_reg_n_0_[1]\,
      R => trap_i_1_n_0
    );
\reg_next_pc_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cpu_state_reg[6]_0\(4),
      D => p_5_out(20),
      Q => \reg_next_pc_reg_n_0_[20]\,
      R => trap_i_1_n_0
    );
\reg_next_pc_reg[20]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_next_pc_reg[16]_i_3_n_0\,
      CO(3) => \reg_next_pc_reg[20]_i_3_n_0\,
      CO(2) => \reg_next_pc_reg[20]_i_3_n_1\,
      CO(1) => \reg_next_pc_reg[20]_i_3_n_2\,
      CO(0) => \reg_next_pc_reg[20]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \reg_next_pc[20]_i_4_n_0\,
      DI(2) => \reg_next_pc[20]_i_5_n_0\,
      DI(1) => \reg_next_pc[20]_i_6_n_0\,
      DI(0) => \reg_next_pc[20]_i_7_n_0\,
      O(3) => \reg_next_pc_reg[20]_i_3_n_4\,
      O(2) => \reg_next_pc_reg[20]_i_3_n_5\,
      O(1) => \reg_next_pc_reg[20]_i_3_n_6\,
      O(0) => \reg_next_pc_reg[20]_i_3_n_7\,
      S(3) => \reg_next_pc[20]_i_8_n_0\,
      S(2) => \reg_next_pc[20]_i_9_n_0\,
      S(1) => \reg_next_pc[20]_i_10_n_0\,
      S(0) => \reg_next_pc[20]_i_11_n_0\
    );
\reg_next_pc_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cpu_state_reg[6]_0\(4),
      D => p_5_out(21),
      Q => \reg_next_pc_reg_n_0_[21]\,
      R => trap_i_1_n_0
    );
\reg_next_pc_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cpu_state_reg[6]_0\(4),
      D => p_5_out(22),
      Q => \reg_next_pc_reg_n_0_[22]\,
      R => trap_i_1_n_0
    );
\reg_next_pc_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cpu_state_reg[6]_0\(4),
      D => p_5_out(23),
      Q => \reg_next_pc_reg_n_0_[23]\,
      R => trap_i_1_n_0
    );
\reg_next_pc_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cpu_state_reg[6]_0\(4),
      D => p_5_out(24),
      Q => \reg_next_pc_reg_n_0_[24]\,
      R => trap_i_1_n_0
    );
\reg_next_pc_reg[24]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_next_pc_reg[20]_i_3_n_0\,
      CO(3) => \reg_next_pc_reg[24]_i_3_n_0\,
      CO(2) => \reg_next_pc_reg[24]_i_3_n_1\,
      CO(1) => \reg_next_pc_reg[24]_i_3_n_2\,
      CO(0) => \reg_next_pc_reg[24]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \reg_next_pc[24]_i_4_n_0\,
      DI(2) => \reg_next_pc[24]_i_5_n_0\,
      DI(1) => \reg_next_pc[24]_i_6_n_0\,
      DI(0) => \reg_next_pc[24]_i_7_n_0\,
      O(3) => \reg_next_pc_reg[24]_i_3_n_4\,
      O(2) => \reg_next_pc_reg[24]_i_3_n_5\,
      O(1) => \reg_next_pc_reg[24]_i_3_n_6\,
      O(0) => \reg_next_pc_reg[24]_i_3_n_7\,
      S(3) => \reg_next_pc[24]_i_8_n_0\,
      S(2) => \reg_next_pc[24]_i_9_n_0\,
      S(1) => \reg_next_pc[24]_i_10_n_0\,
      S(0) => \reg_next_pc[24]_i_11_n_0\
    );
\reg_next_pc_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cpu_state_reg[6]_0\(4),
      D => p_5_out(25),
      Q => \reg_next_pc_reg_n_0_[25]\,
      R => trap_i_1_n_0
    );
\reg_next_pc_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cpu_state_reg[6]_0\(4),
      D => p_5_out(26),
      Q => \reg_next_pc_reg_n_0_[26]\,
      R => trap_i_1_n_0
    );
\reg_next_pc_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cpu_state_reg[6]_0\(4),
      D => p_5_out(27),
      Q => \reg_next_pc_reg_n_0_[27]\,
      R => trap_i_1_n_0
    );
\reg_next_pc_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cpu_state_reg[6]_0\(4),
      D => p_5_out(28),
      Q => \reg_next_pc_reg_n_0_[28]\,
      R => trap_i_1_n_0
    );
\reg_next_pc_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cpu_state_reg[6]_0\(4),
      D => p_5_out(29),
      Q => \reg_next_pc_reg_n_0_[29]\,
      R => trap_i_1_n_0
    );
\reg_next_pc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cpu_state_reg[6]_0\(4),
      D => p_5_out(2),
      Q => \reg_next_pc_reg_n_0_[2]\,
      R => trap_i_1_n_0
    );
\reg_next_pc_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cpu_state_reg[6]_0\(4),
      D => p_5_out(30),
      Q => \reg_next_pc_reg_n_0_[30]\,
      R => trap_i_1_n_0
    );
\reg_next_pc_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cpu_state_reg[6]_0\(4),
      D => p_5_out(31),
      Q => \reg_next_pc_reg_n_0_[31]\,
      R => trap_i_1_n_0
    );
\reg_next_pc_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_next_pc_reg[31]_i_3_n_0\,
      CO(3 downto 2) => \NLW_reg_next_pc_reg[31]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \reg_next_pc_reg[31]_i_2_n_2\,
      CO(0) => \reg_next_pc_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \reg_next_pc[31]_i_4_n_0\,
      DI(0) => \reg_next_pc[31]_i_5_n_0\,
      O(3) => \NLW_reg_next_pc_reg[31]_i_2_O_UNCONNECTED\(3),
      O(2) => \reg_next_pc_reg[31]_i_2_n_5\,
      O(1) => \reg_next_pc_reg[31]_i_2_n_6\,
      O(0) => \reg_next_pc_reg[31]_i_2_n_7\,
      S(3) => '0',
      S(2) => \reg_next_pc[31]_i_6_n_0\,
      S(1) => \reg_next_pc[31]_i_7_n_0\,
      S(0) => \reg_next_pc[31]_i_8_n_0\
    );
\reg_next_pc_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_next_pc_reg[24]_i_3_n_0\,
      CO(3) => \reg_next_pc_reg[31]_i_3_n_0\,
      CO(2) => \reg_next_pc_reg[31]_i_3_n_1\,
      CO(1) => \reg_next_pc_reg[31]_i_3_n_2\,
      CO(0) => \reg_next_pc_reg[31]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \reg_next_pc[31]_i_9_n_0\,
      DI(2) => \reg_next_pc[31]_i_10_n_0\,
      DI(1) => \reg_next_pc[31]_i_11_n_0\,
      DI(0) => \reg_next_pc[31]_i_12_n_0\,
      O(3) => \reg_next_pc_reg[31]_i_3_n_4\,
      O(2) => \reg_next_pc_reg[31]_i_3_n_5\,
      O(1) => \reg_next_pc_reg[31]_i_3_n_6\,
      O(0) => \reg_next_pc_reg[31]_i_3_n_7\,
      S(3) => \reg_next_pc[31]_i_13_n_0\,
      S(2) => \reg_next_pc[31]_i_14_n_0\,
      S(1) => \reg_next_pc[31]_i_15_n_0\,
      S(0) => \reg_next_pc[31]_i_16_n_0\
    );
\reg_next_pc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cpu_state_reg[6]_0\(4),
      D => p_5_out(3),
      Q => \reg_next_pc_reg_n_0_[3]\,
      R => trap_i_1_n_0
    );
\reg_next_pc_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cpu_state_reg[6]_0\(4),
      D => p_5_out(4),
      Q => \reg_next_pc_reg_n_0_[4]\,
      R => trap_i_1_n_0
    );
\reg_next_pc_reg[4]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \reg_next_pc_reg[4]_i_3_n_0\,
      CO(2) => \reg_next_pc_reg[4]_i_3_n_1\,
      CO(1) => \reg_next_pc_reg[4]_i_3_n_2\,
      CO(0) => \reg_next_pc_reg[4]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \reg_next_pc[4]_i_4_n_0\,
      DI(2) => \reg_next_pc[4]_i_5_n_0\,
      DI(1) => \reg_next_pc[4]_i_6_n_0\,
      DI(0) => \reg_next_pc[4]_i_7_n_0\,
      O(3) => \reg_next_pc_reg[4]_i_3_n_4\,
      O(2) => \reg_next_pc_reg[4]_i_3_n_5\,
      O(1) => \reg_next_pc_reg[4]_i_3_n_6\,
      O(0) => \reg_next_pc_reg[4]_i_3_n_7\,
      S(3) => \reg_next_pc[4]_i_8_n_0\,
      S(2) => \reg_next_pc[4]_i_9_n_0\,
      S(1) => \reg_next_pc[4]_i_10_n_0\,
      S(0) => \reg_next_pc[4]_i_11_n_0\
    );
\reg_next_pc_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cpu_state_reg[6]_0\(4),
      D => p_5_out(5),
      Q => \reg_next_pc_reg_n_0_[5]\,
      R => trap_i_1_n_0
    );
\reg_next_pc_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cpu_state_reg[6]_0\(4),
      D => p_5_out(6),
      Q => \reg_next_pc_reg_n_0_[6]\,
      R => trap_i_1_n_0
    );
\reg_next_pc_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cpu_state_reg[6]_0\(4),
      D => p_5_out(7),
      Q => \reg_next_pc_reg_n_0_[7]\,
      R => trap_i_1_n_0
    );
\reg_next_pc_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cpu_state_reg[6]_0\(4),
      D => p_5_out(8),
      Q => \reg_next_pc_reg_n_0_[8]\,
      R => trap_i_1_n_0
    );
\reg_next_pc_reg[8]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_next_pc_reg[4]_i_3_n_0\,
      CO(3) => \reg_next_pc_reg[8]_i_3_n_0\,
      CO(2) => \reg_next_pc_reg[8]_i_3_n_1\,
      CO(1) => \reg_next_pc_reg[8]_i_3_n_2\,
      CO(0) => \reg_next_pc_reg[8]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \reg_next_pc[8]_i_4_n_0\,
      DI(2) => \reg_next_pc[8]_i_5_n_0\,
      DI(1) => \reg_next_pc[8]_i_6_n_0\,
      DI(0) => \reg_next_pc[8]_i_7_n_0\,
      O(3) => \reg_next_pc_reg[8]_i_3_n_4\,
      O(2) => \reg_next_pc_reg[8]_i_3_n_5\,
      O(1) => \reg_next_pc_reg[8]_i_3_n_6\,
      O(0) => \reg_next_pc_reg[8]_i_3_n_7\,
      S(3) => \reg_next_pc[8]_i_8_n_0\,
      S(2) => \reg_next_pc[8]_i_9_n_0\,
      S(1) => \reg_next_pc[8]_i_10_n_0\,
      S(0) => \reg_next_pc[8]_i_11_n_0\
    );
\reg_next_pc_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cpu_state_reg[6]_0\(4),
      D => p_5_out(9),
      Q => \reg_next_pc_reg_n_0_[9]\,
      R => trap_i_1_n_0
    );
\reg_op1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF8F8F8"
    )
        port map (
      I0 => \reg_op1[3]_i_3_n_0\,
      I1 => \reg_op1_reg_n_0_[4]\,
      I2 => \reg_op1[0]_i_2_n_0\,
      I3 => reg_out1(0),
      I4 => \reg_op1[31]_i_4_n_0\,
      O => reg_op1(0)
    );
\reg_op1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888F8888"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[1]\,
      I1 => \reg_op1[30]_i_5_n_0\,
      I2 => \^cpu_state_reg[6]_0\(3),
      I3 => \cpu_state_reg_n_0_[2]\,
      I4 => \reg_op1_reg[3]_i_6_n_7\,
      O => \reg_op1[0]_i_2_n_0\
    );
\reg_op1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \reg_op1[10]_i_2_n_0\,
      I1 => \reg_op1[31]_i_4_n_0\,
      I2 => reg_out1(10),
      I3 => \reg_op1[10]_i_3_n_0\,
      O => reg_op1(10)
    );
\reg_op1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \reg_op1[30]_i_3_n_0\,
      I1 => \reg_op1_reg_n_0_[6]\,
      I2 => \reg_op1[3]_i_3_n_0\,
      I3 => \reg_op1_reg_n_0_[14]\,
      I4 => \reg_op1[10]_i_4_n_0\,
      O => \reg_op1[10]_i_2_n_0\
    );
\reg_op1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080008FF08000800"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[10]\,
      I1 => is_lui_auipc_jal,
      I2 => instr_lui,
      I3 => \^cpu_state_reg[6]_0\(3),
      I4 => \cpu_state_reg_n_0_[2]\,
      I5 => \reg_op1_reg[11]_i_5_n_5\,
      O => \reg_op1[10]_i_3_n_0\
    );
\reg_op1[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[9]\,
      I1 => \reg_op1[31]_i_10_n_0\,
      I2 => \reg_op1_reg_n_0_[11]\,
      I3 => \reg_op1[30]_i_5_n_0\,
      O => \reg_op1[10]_i_4_n_0\
    );
\reg_op1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \reg_op1[11]_i_2_n_0\,
      I1 => \reg_op1[31]_i_4_n_0\,
      I2 => reg_out1(11),
      I3 => \reg_op1[11]_i_3_n_0\,
      O => reg_op1(11)
    );
\reg_op1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \reg_op1[30]_i_3_n_0\,
      I1 => \reg_op1_reg_n_0_[7]\,
      I2 => \reg_op1[3]_i_3_n_0\,
      I3 => \reg_op1_reg_n_0_[15]\,
      I4 => \reg_op1[11]_i_4_n_0\,
      O => \reg_op1[11]_i_2_n_0\
    );
\reg_op1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080008FF08000800"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[11]\,
      I1 => is_lui_auipc_jal,
      I2 => instr_lui,
      I3 => \^cpu_state_reg[6]_0\(3),
      I4 => \cpu_state_reg_n_0_[2]\,
      I5 => \reg_op1_reg[11]_i_5_n_4\,
      O => \reg_op1[11]_i_3_n_0\
    );
\reg_op1[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[10]\,
      I1 => \reg_op1[31]_i_10_n_0\,
      I2 => \reg_op1_reg_n_0_[12]\,
      I3 => \reg_op1[30]_i_5_n_0\,
      O => \reg_op1[11]_i_4_n_0\
    );
\reg_op1[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[11]\,
      I1 => decoded_imm(11),
      O => \reg_op1[11]_i_6_n_0\
    );
\reg_op1[11]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[10]\,
      I1 => decoded_imm(10),
      O => \reg_op1[11]_i_7_n_0\
    );
\reg_op1[11]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[9]\,
      I1 => decoded_imm(9),
      O => \reg_op1[11]_i_8_n_0\
    );
\reg_op1[11]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[8]\,
      I1 => decoded_imm(8),
      O => \reg_op1[11]_i_9_n_0\
    );
\reg_op1[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \reg_op1[12]_i_2_n_0\,
      I1 => \reg_op1[31]_i_4_n_0\,
      I2 => reg_out1(12),
      I3 => \reg_op1[12]_i_3_n_0\,
      O => reg_op1(12)
    );
\reg_op1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \reg_op1[30]_i_3_n_0\,
      I1 => \reg_op1_reg_n_0_[8]\,
      I2 => \reg_op1[3]_i_3_n_0\,
      I3 => \reg_op1_reg_n_0_[16]\,
      I4 => \reg_op1[12]_i_4_n_0\,
      O => \reg_op1[12]_i_2_n_0\
    );
\reg_op1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080008FF08000800"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[12]\,
      I1 => is_lui_auipc_jal,
      I2 => instr_lui,
      I3 => \^cpu_state_reg[6]_0\(3),
      I4 => \cpu_state_reg_n_0_[2]\,
      I5 => \reg_op1_reg[15]_i_5_n_7\,
      O => \reg_op1[12]_i_3_n_0\
    );
\reg_op1[12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[11]\,
      I1 => \reg_op1[31]_i_10_n_0\,
      I2 => \reg_op1_reg_n_0_[13]\,
      I3 => \reg_op1[30]_i_5_n_0\,
      O => \reg_op1[12]_i_4_n_0\
    );
\reg_op1[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \reg_op1[13]_i_2_n_0\,
      I1 => \reg_op1[31]_i_4_n_0\,
      I2 => reg_out1(13),
      I3 => \reg_op1[13]_i_3_n_0\,
      O => reg_op1(13)
    );
\reg_op1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \reg_op1[30]_i_3_n_0\,
      I1 => \reg_op1_reg_n_0_[9]\,
      I2 => \reg_op1[3]_i_3_n_0\,
      I3 => \reg_op1_reg_n_0_[17]\,
      I4 => \reg_op1[13]_i_4_n_0\,
      O => \reg_op1[13]_i_2_n_0\
    );
\reg_op1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080008FF08000800"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[13]\,
      I1 => is_lui_auipc_jal,
      I2 => instr_lui,
      I3 => \^cpu_state_reg[6]_0\(3),
      I4 => \cpu_state_reg_n_0_[2]\,
      I5 => \reg_op1_reg[15]_i_5_n_6\,
      O => \reg_op1[13]_i_3_n_0\
    );
\reg_op1[13]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[12]\,
      I1 => \reg_op1[31]_i_10_n_0\,
      I2 => \reg_op1_reg_n_0_[14]\,
      I3 => \reg_op1[30]_i_5_n_0\,
      O => \reg_op1[13]_i_4_n_0\
    );
\reg_op1[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \reg_op1[14]_i_2_n_0\,
      I1 => \reg_op1[31]_i_4_n_0\,
      I2 => reg_out1(14),
      I3 => \reg_op1[14]_i_3_n_0\,
      O => reg_op1(14)
    );
\reg_op1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \reg_op1[30]_i_3_n_0\,
      I1 => \reg_op1_reg_n_0_[10]\,
      I2 => \reg_op1[3]_i_3_n_0\,
      I3 => \reg_op1_reg_n_0_[18]\,
      I4 => \reg_op1[14]_i_4_n_0\,
      O => \reg_op1[14]_i_2_n_0\
    );
\reg_op1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080008FF08000800"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[14]\,
      I1 => is_lui_auipc_jal,
      I2 => instr_lui,
      I3 => \^cpu_state_reg[6]_0\(3),
      I4 => \cpu_state_reg_n_0_[2]\,
      I5 => \reg_op1_reg[15]_i_5_n_5\,
      O => \reg_op1[14]_i_3_n_0\
    );
\reg_op1[14]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[13]\,
      I1 => \reg_op1[31]_i_10_n_0\,
      I2 => \reg_op1_reg_n_0_[15]\,
      I3 => \reg_op1[30]_i_5_n_0\,
      O => \reg_op1[14]_i_4_n_0\
    );
\reg_op1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \reg_op1[15]_i_2_n_0\,
      I1 => \reg_op1[31]_i_4_n_0\,
      I2 => reg_out1(15),
      I3 => \reg_op1[15]_i_3_n_0\,
      O => reg_op1(15)
    );
\reg_op1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \reg_op1[30]_i_3_n_0\,
      I1 => \reg_op1_reg_n_0_[11]\,
      I2 => \reg_op1[3]_i_3_n_0\,
      I3 => \reg_op1_reg_n_0_[19]\,
      I4 => \reg_op1[15]_i_4_n_0\,
      O => \reg_op1[15]_i_2_n_0\
    );
\reg_op1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080008FF08000800"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[15]\,
      I1 => is_lui_auipc_jal,
      I2 => instr_lui,
      I3 => \^cpu_state_reg[6]_0\(3),
      I4 => \cpu_state_reg_n_0_[2]\,
      I5 => \reg_op1_reg[15]_i_5_n_4\,
      O => \reg_op1[15]_i_3_n_0\
    );
\reg_op1[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[14]\,
      I1 => \reg_op1[31]_i_10_n_0\,
      I2 => \reg_op1_reg_n_0_[16]\,
      I3 => \reg_op1[30]_i_5_n_0\,
      O => \reg_op1[15]_i_4_n_0\
    );
\reg_op1[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[15]\,
      I1 => decoded_imm(15),
      O => \reg_op1[15]_i_6_n_0\
    );
\reg_op1[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[14]\,
      I1 => decoded_imm(14),
      O => \reg_op1[15]_i_7_n_0\
    );
\reg_op1[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[13]\,
      I1 => decoded_imm(13),
      O => \reg_op1[15]_i_8_n_0\
    );
\reg_op1[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[12]\,
      I1 => decoded_imm(12),
      O => \reg_op1[15]_i_9_n_0\
    );
\reg_op1[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \reg_op1[16]_i_2_n_0\,
      I1 => \reg_op1[31]_i_4_n_0\,
      I2 => reg_out1(16),
      I3 => \reg_op1[16]_i_3_n_0\,
      O => reg_op1(16)
    );
\reg_op1[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \reg_op1[30]_i_3_n_0\,
      I1 => \reg_op1_reg_n_0_[12]\,
      I2 => \reg_op1[3]_i_3_n_0\,
      I3 => \reg_op1_reg_n_0_[20]\,
      I4 => \reg_op1[16]_i_4_n_0\,
      O => \reg_op1[16]_i_2_n_0\
    );
\reg_op1[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080008FF08000800"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[16]\,
      I1 => is_lui_auipc_jal,
      I2 => instr_lui,
      I3 => \^cpu_state_reg[6]_0\(3),
      I4 => \cpu_state_reg_n_0_[2]\,
      I5 => \reg_op1_reg[19]_i_5_n_7\,
      O => \reg_op1[16]_i_3_n_0\
    );
\reg_op1[16]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[15]\,
      I1 => \reg_op1[31]_i_10_n_0\,
      I2 => \reg_op1_reg_n_0_[17]\,
      I3 => \reg_op1[30]_i_5_n_0\,
      O => \reg_op1[16]_i_4_n_0\
    );
\reg_op1[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \reg_op1[17]_i_2_n_0\,
      I1 => \reg_op1[31]_i_4_n_0\,
      I2 => reg_out1(17),
      I3 => \reg_op1[17]_i_3_n_0\,
      O => reg_op1(17)
    );
\reg_op1[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \reg_op1[30]_i_3_n_0\,
      I1 => \reg_op1_reg_n_0_[13]\,
      I2 => \reg_op1[3]_i_3_n_0\,
      I3 => \reg_op1_reg_n_0_[21]\,
      I4 => \reg_op1[17]_i_4_n_0\,
      O => \reg_op1[17]_i_2_n_0\
    );
\reg_op1[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080008FF08000800"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[17]\,
      I1 => is_lui_auipc_jal,
      I2 => instr_lui,
      I3 => \^cpu_state_reg[6]_0\(3),
      I4 => \cpu_state_reg_n_0_[2]\,
      I5 => \reg_op1_reg[19]_i_5_n_6\,
      O => \reg_op1[17]_i_3_n_0\
    );
\reg_op1[17]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[16]\,
      I1 => \reg_op1[31]_i_10_n_0\,
      I2 => \reg_op1_reg_n_0_[18]\,
      I3 => \reg_op1[30]_i_5_n_0\,
      O => \reg_op1[17]_i_4_n_0\
    );
\reg_op1[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \reg_op1[18]_i_2_n_0\,
      I1 => \reg_op1[31]_i_4_n_0\,
      I2 => reg_out1(18),
      I3 => \reg_op1[18]_i_3_n_0\,
      O => reg_op1(18)
    );
\reg_op1[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \reg_op1[30]_i_3_n_0\,
      I1 => \reg_op1_reg_n_0_[14]\,
      I2 => \reg_op1[3]_i_3_n_0\,
      I3 => \reg_op1_reg_n_0_[22]\,
      I4 => \reg_op1[18]_i_4_n_0\,
      O => \reg_op1[18]_i_2_n_0\
    );
\reg_op1[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080008FF08000800"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[18]\,
      I1 => is_lui_auipc_jal,
      I2 => instr_lui,
      I3 => \^cpu_state_reg[6]_0\(3),
      I4 => \cpu_state_reg_n_0_[2]\,
      I5 => \reg_op1_reg[19]_i_5_n_5\,
      O => \reg_op1[18]_i_3_n_0\
    );
\reg_op1[18]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[17]\,
      I1 => \reg_op1[31]_i_10_n_0\,
      I2 => \reg_op1_reg_n_0_[19]\,
      I3 => \reg_op1[30]_i_5_n_0\,
      O => \reg_op1[18]_i_4_n_0\
    );
\reg_op1[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \reg_op1[19]_i_2_n_0\,
      I1 => \reg_op1[31]_i_4_n_0\,
      I2 => reg_out1(19),
      I3 => \reg_op1[19]_i_3_n_0\,
      O => reg_op1(19)
    );
\reg_op1[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \reg_op1[30]_i_3_n_0\,
      I1 => \reg_op1_reg_n_0_[15]\,
      I2 => \reg_op1[3]_i_3_n_0\,
      I3 => \reg_op1_reg_n_0_[23]\,
      I4 => \reg_op1[19]_i_4_n_0\,
      O => \reg_op1[19]_i_2_n_0\
    );
\reg_op1[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080008FF08000800"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[19]\,
      I1 => is_lui_auipc_jal,
      I2 => instr_lui,
      I3 => \^cpu_state_reg[6]_0\(3),
      I4 => \cpu_state_reg_n_0_[2]\,
      I5 => \reg_op1_reg[19]_i_5_n_4\,
      O => \reg_op1[19]_i_3_n_0\
    );
\reg_op1[19]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[18]\,
      I1 => \reg_op1[31]_i_10_n_0\,
      I2 => \reg_op1_reg_n_0_[20]\,
      I3 => \reg_op1[30]_i_5_n_0\,
      O => \reg_op1[19]_i_4_n_0\
    );
\reg_op1[19]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[19]\,
      I1 => decoded_imm(19),
      O => \reg_op1[19]_i_6_n_0\
    );
\reg_op1[19]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[18]\,
      I1 => decoded_imm(18),
      O => \reg_op1[19]_i_7_n_0\
    );
\reg_op1[19]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[17]\,
      I1 => decoded_imm(17),
      O => \reg_op1[19]_i_8_n_0\
    );
\reg_op1[19]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[16]\,
      I1 => decoded_imm(16),
      O => \reg_op1[19]_i_9_n_0\
    );
\reg_op1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF8F8F8"
    )
        port map (
      I0 => \reg_op1[31]_i_4_n_0\,
      I1 => reg_out1(1),
      I2 => \reg_op1[1]_i_2_n_0\,
      I3 => \reg_op1[3]_i_3_n_0\,
      I4 => \reg_op1_reg_n_0_[5]\,
      I5 => \reg_op1[1]_i_3_n_0\,
      O => reg_op1(1)
    );
\reg_op1[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[0]\,
      I1 => \reg_op1[31]_i_10_n_0\,
      I2 => \reg_op1_reg_n_0_[2]\,
      I3 => \reg_op1[30]_i_5_n_0\,
      O => \reg_op1[1]_i_2_n_0\
    );
\reg_op1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080008FF08000800"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[1]\,
      I1 => is_lui_auipc_jal,
      I2 => instr_lui,
      I3 => \^cpu_state_reg[6]_0\(3),
      I4 => \cpu_state_reg_n_0_[2]\,
      I5 => \reg_op1_reg[3]_i_6_n_6\,
      O => \reg_op1[1]_i_3_n_0\
    );
\reg_op1[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \reg_op1[20]_i_2_n_0\,
      I1 => \reg_op1[31]_i_4_n_0\,
      I2 => reg_out1(20),
      I3 => \reg_op1[20]_i_3_n_0\,
      O => reg_op1(20)
    );
\reg_op1[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \reg_op1[30]_i_3_n_0\,
      I1 => \reg_op1_reg_n_0_[16]\,
      I2 => \reg_op1[3]_i_3_n_0\,
      I3 => \reg_op1_reg_n_0_[24]\,
      I4 => \reg_op1[20]_i_4_n_0\,
      O => \reg_op1[20]_i_2_n_0\
    );
\reg_op1[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080008FF08000800"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[20]\,
      I1 => is_lui_auipc_jal,
      I2 => instr_lui,
      I3 => \^cpu_state_reg[6]_0\(3),
      I4 => \cpu_state_reg_n_0_[2]\,
      I5 => \reg_op1_reg[23]_i_5_n_7\,
      O => \reg_op1[20]_i_3_n_0\
    );
\reg_op1[20]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[19]\,
      I1 => \reg_op1[31]_i_10_n_0\,
      I2 => \reg_op1_reg_n_0_[21]\,
      I3 => \reg_op1[30]_i_5_n_0\,
      O => \reg_op1[20]_i_4_n_0\
    );
\reg_op1[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \reg_op1[21]_i_2_n_0\,
      I1 => \reg_op1[31]_i_4_n_0\,
      I2 => reg_out1(21),
      I3 => \reg_op1[21]_i_3_n_0\,
      O => reg_op1(21)
    );
\reg_op1[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \reg_op1[30]_i_3_n_0\,
      I1 => \reg_op1_reg_n_0_[17]\,
      I2 => \reg_op1[3]_i_3_n_0\,
      I3 => \reg_op1_reg_n_0_[25]\,
      I4 => \reg_op1[21]_i_4_n_0\,
      O => \reg_op1[21]_i_2_n_0\
    );
\reg_op1[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080008FF08000800"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[21]\,
      I1 => is_lui_auipc_jal,
      I2 => instr_lui,
      I3 => \^cpu_state_reg[6]_0\(3),
      I4 => \cpu_state_reg_n_0_[2]\,
      I5 => \reg_op1_reg[23]_i_5_n_6\,
      O => \reg_op1[21]_i_3_n_0\
    );
\reg_op1[21]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[20]\,
      I1 => \reg_op1[31]_i_10_n_0\,
      I2 => \reg_op1_reg_n_0_[22]\,
      I3 => \reg_op1[30]_i_5_n_0\,
      O => \reg_op1[21]_i_4_n_0\
    );
\reg_op1[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \reg_op1[22]_i_2_n_0\,
      I1 => \reg_op1[31]_i_4_n_0\,
      I2 => reg_out1(22),
      I3 => \reg_op1[22]_i_3_n_0\,
      O => reg_op1(22)
    );
\reg_op1[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \reg_op1[30]_i_3_n_0\,
      I1 => \reg_op1_reg_n_0_[18]\,
      I2 => \reg_op1[3]_i_3_n_0\,
      I3 => \reg_op1_reg_n_0_[26]\,
      I4 => \reg_op1[22]_i_4_n_0\,
      O => \reg_op1[22]_i_2_n_0\
    );
\reg_op1[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080008FF08000800"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[22]\,
      I1 => is_lui_auipc_jal,
      I2 => instr_lui,
      I3 => \^cpu_state_reg[6]_0\(3),
      I4 => \cpu_state_reg_n_0_[2]\,
      I5 => \reg_op1_reg[23]_i_5_n_5\,
      O => \reg_op1[22]_i_3_n_0\
    );
\reg_op1[22]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[21]\,
      I1 => \reg_op1[31]_i_10_n_0\,
      I2 => \reg_op1_reg_n_0_[23]\,
      I3 => \reg_op1[30]_i_5_n_0\,
      O => \reg_op1[22]_i_4_n_0\
    );
\reg_op1[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \reg_op1[23]_i_2_n_0\,
      I1 => \reg_op1[31]_i_4_n_0\,
      I2 => reg_out1(23),
      I3 => \reg_op1[23]_i_3_n_0\,
      O => reg_op1(23)
    );
\reg_op1[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \reg_op1[30]_i_3_n_0\,
      I1 => \reg_op1_reg_n_0_[19]\,
      I2 => \reg_op1[3]_i_3_n_0\,
      I3 => \reg_op1_reg_n_0_[27]\,
      I4 => \reg_op1[23]_i_4_n_0\,
      O => \reg_op1[23]_i_2_n_0\
    );
\reg_op1[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080008FF08000800"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[23]\,
      I1 => is_lui_auipc_jal,
      I2 => instr_lui,
      I3 => \^cpu_state_reg[6]_0\(3),
      I4 => \cpu_state_reg_n_0_[2]\,
      I5 => \reg_op1_reg[23]_i_5_n_4\,
      O => \reg_op1[23]_i_3_n_0\
    );
\reg_op1[23]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[22]\,
      I1 => \reg_op1[31]_i_10_n_0\,
      I2 => \reg_op1_reg_n_0_[24]\,
      I3 => \reg_op1[30]_i_5_n_0\,
      O => \reg_op1[23]_i_4_n_0\
    );
\reg_op1[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[23]\,
      I1 => decoded_imm(23),
      O => \reg_op1[23]_i_6_n_0\
    );
\reg_op1[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[22]\,
      I1 => decoded_imm(22),
      O => \reg_op1[23]_i_7_n_0\
    );
\reg_op1[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[21]\,
      I1 => decoded_imm(21),
      O => \reg_op1[23]_i_8_n_0\
    );
\reg_op1[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[20]\,
      I1 => decoded_imm(20),
      O => \reg_op1[23]_i_9_n_0\
    );
\reg_op1[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \reg_op1[24]_i_2_n_0\,
      I1 => \reg_op1[31]_i_4_n_0\,
      I2 => reg_out1(24),
      I3 => \reg_op1[24]_i_3_n_0\,
      O => reg_op1(24)
    );
\reg_op1[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \reg_op1[30]_i_3_n_0\,
      I1 => \reg_op1_reg_n_0_[20]\,
      I2 => \reg_op1[3]_i_3_n_0\,
      I3 => \reg_op1_reg_n_0_[28]\,
      I4 => \reg_op1[24]_i_4_n_0\,
      O => \reg_op1[24]_i_2_n_0\
    );
\reg_op1[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080008FF08000800"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[24]\,
      I1 => is_lui_auipc_jal,
      I2 => instr_lui,
      I3 => \^cpu_state_reg[6]_0\(3),
      I4 => \cpu_state_reg_n_0_[2]\,
      I5 => \reg_op1_reg[27]_i_5_n_7\,
      O => \reg_op1[24]_i_3_n_0\
    );
\reg_op1[24]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[23]\,
      I1 => \reg_op1[31]_i_10_n_0\,
      I2 => \reg_op1_reg_n_0_[25]\,
      I3 => \reg_op1[30]_i_5_n_0\,
      O => \reg_op1[24]_i_4_n_0\
    );
\reg_op1[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \reg_op1[25]_i_2_n_0\,
      I1 => \reg_op1[31]_i_4_n_0\,
      I2 => reg_out1(25),
      I3 => \reg_op1[25]_i_3_n_0\,
      O => reg_op1(25)
    );
\reg_op1[25]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \reg_op1[30]_i_3_n_0\,
      I1 => \reg_op1_reg_n_0_[21]\,
      I2 => \reg_op1[3]_i_3_n_0\,
      I3 => \reg_op1_reg_n_0_[29]\,
      I4 => \reg_op1[25]_i_4_n_0\,
      O => \reg_op1[25]_i_2_n_0\
    );
\reg_op1[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080008FF08000800"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[25]\,
      I1 => is_lui_auipc_jal,
      I2 => instr_lui,
      I3 => \^cpu_state_reg[6]_0\(3),
      I4 => \cpu_state_reg_n_0_[2]\,
      I5 => \reg_op1_reg[27]_i_5_n_6\,
      O => \reg_op1[25]_i_3_n_0\
    );
\reg_op1[25]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[24]\,
      I1 => \reg_op1[31]_i_10_n_0\,
      I2 => \reg_op1_reg_n_0_[26]\,
      I3 => \reg_op1[30]_i_5_n_0\,
      O => \reg_op1[25]_i_4_n_0\
    );
\reg_op1[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \reg_op1[26]_i_2_n_0\,
      I1 => \reg_op1[31]_i_4_n_0\,
      I2 => reg_out1(26),
      I3 => \reg_op1[26]_i_3_n_0\,
      O => reg_op1(26)
    );
\reg_op1[26]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \reg_op1[30]_i_3_n_0\,
      I1 => \reg_op1_reg_n_0_[22]\,
      I2 => \reg_op1[3]_i_3_n_0\,
      I3 => \reg_op1_reg_n_0_[30]\,
      I4 => \reg_op1[26]_i_4_n_0\,
      O => \reg_op1[26]_i_2_n_0\
    );
\reg_op1[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080008FF08000800"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[26]\,
      I1 => is_lui_auipc_jal,
      I2 => instr_lui,
      I3 => \^cpu_state_reg[6]_0\(3),
      I4 => \cpu_state_reg_n_0_[2]\,
      I5 => \reg_op1_reg[27]_i_5_n_5\,
      O => \reg_op1[26]_i_3_n_0\
    );
\reg_op1[26]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[25]\,
      I1 => \reg_op1[31]_i_10_n_0\,
      I2 => \reg_op1_reg_n_0_[27]\,
      I3 => \reg_op1[30]_i_5_n_0\,
      O => \reg_op1[26]_i_4_n_0\
    );
\reg_op1[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \reg_op1[27]_i_2_n_0\,
      I1 => \reg_op1[31]_i_4_n_0\,
      I2 => reg_out1(27),
      I3 => \reg_op1[27]_i_3_n_0\,
      O => reg_op1(27)
    );
\reg_op1[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \reg_op1[30]_i_3_n_0\,
      I1 => \reg_op1_reg_n_0_[23]\,
      I2 => \reg_op1[3]_i_3_n_0\,
      I3 => \reg_op1_reg_n_0_[31]\,
      I4 => \reg_op1[27]_i_4_n_0\,
      O => \reg_op1[27]_i_2_n_0\
    );
\reg_op1[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080008FF08000800"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[27]\,
      I1 => is_lui_auipc_jal,
      I2 => instr_lui,
      I3 => \^cpu_state_reg[6]_0\(3),
      I4 => \cpu_state_reg_n_0_[2]\,
      I5 => \reg_op1_reg[27]_i_5_n_4\,
      O => \reg_op1[27]_i_3_n_0\
    );
\reg_op1[27]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[26]\,
      I1 => \reg_op1[31]_i_10_n_0\,
      I2 => \reg_op1_reg_n_0_[28]\,
      I3 => \reg_op1[30]_i_5_n_0\,
      O => \reg_op1[27]_i_4_n_0\
    );
\reg_op1[27]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[27]\,
      I1 => decoded_imm(27),
      O => \reg_op1[27]_i_6_n_0\
    );
\reg_op1[27]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[26]\,
      I1 => decoded_imm(26),
      O => \reg_op1[27]_i_7_n_0\
    );
\reg_op1[27]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[25]\,
      I1 => decoded_imm(25),
      O => \reg_op1[27]_i_8_n_0\
    );
\reg_op1[27]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[24]\,
      I1 => decoded_imm(24),
      O => \reg_op1[27]_i_9_n_0\
    );
\reg_op1[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF8F8F8"
    )
        port map (
      I0 => \reg_op1[31]_i_4_n_0\,
      I1 => reg_out1(28),
      I2 => \reg_op1[28]_i_2_n_0\,
      I3 => \reg_op1[30]_i_3_n_0\,
      I4 => \reg_op1_reg_n_0_[24]\,
      I5 => \reg_op1[28]_i_3_n_0\,
      O => reg_op1(28)
    );
\reg_op1[28]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[27]\,
      I1 => \reg_op1[31]_i_10_n_0\,
      I2 => \reg_op1_reg_n_0_[29]\,
      I3 => \reg_op1[30]_i_5_n_0\,
      O => \reg_op1[28]_i_2_n_0\
    );
\reg_op1[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF020202"
    )
        port map (
      I0 => \reg_op1_reg[31]_i_11_n_7\,
      I1 => \cpu_state_reg_n_0_[2]\,
      I2 => \^cpu_state_reg[6]_0\(3),
      I3 => \reg_op1[31]_i_6_n_0\,
      I4 => \reg_pc_reg_n_0_[28]\,
      I5 => \reg_op1[30]_i_6_n_0\,
      O => \reg_op1[28]_i_3_n_0\
    );
\reg_op1[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF8F8F8"
    )
        port map (
      I0 => \reg_op1[31]_i_4_n_0\,
      I1 => reg_out1(29),
      I2 => \reg_op1[29]_i_2_n_0\,
      I3 => \reg_op1[30]_i_3_n_0\,
      I4 => \reg_op1_reg_n_0_[25]\,
      I5 => \reg_op1[29]_i_3_n_0\,
      O => reg_op1(29)
    );
\reg_op1[29]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[30]\,
      I1 => \reg_op1[30]_i_5_n_0\,
      I2 => \reg_op1_reg_n_0_[28]\,
      I3 => \reg_op1[31]_i_10_n_0\,
      O => \reg_op1[29]_i_2_n_0\
    );
\reg_op1[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF020202"
    )
        port map (
      I0 => \reg_op1_reg[31]_i_11_n_6\,
      I1 => \cpu_state_reg_n_0_[2]\,
      I2 => \^cpu_state_reg[6]_0\(3),
      I3 => \reg_op1[31]_i_6_n_0\,
      I4 => \reg_pc_reg_n_0_[29]\,
      I5 => \reg_op1[30]_i_6_n_0\,
      O => \reg_op1[29]_i_3_n_0\
    );
\reg_op1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF8F8F8"
    )
        port map (
      I0 => \reg_op1[31]_i_4_n_0\,
      I1 => reg_out1(2),
      I2 => \reg_op1[2]_i_2_n_0\,
      I3 => \reg_op1[3]_i_3_n_0\,
      I4 => \reg_op1_reg_n_0_[6]\,
      I5 => \reg_op1[2]_i_3_n_0\,
      O => reg_op1(2)
    );
\reg_op1[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[1]\,
      I1 => \reg_op1[31]_i_10_n_0\,
      I2 => \reg_op1_reg_n_0_[3]\,
      I3 => \reg_op1[30]_i_5_n_0\,
      O => \reg_op1[2]_i_2_n_0\
    );
\reg_op1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080008FF08000800"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[2]\,
      I1 => is_lui_auipc_jal,
      I2 => instr_lui,
      I3 => \^cpu_state_reg[6]_0\(3),
      I4 => \cpu_state_reg_n_0_[2]\,
      I5 => \reg_op1_reg[3]_i_6_n_5\,
      O => \reg_op1[2]_i_3_n_0\
    );
\reg_op1[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF8F8F8"
    )
        port map (
      I0 => \reg_op1[31]_i_4_n_0\,
      I1 => reg_out1(30),
      I2 => \reg_op1[30]_i_2_n_0\,
      I3 => \reg_op1[30]_i_3_n_0\,
      I4 => \reg_op1_reg_n_0_[26]\,
      I5 => \reg_op1[30]_i_4_n_0\,
      O => reg_op1(30)
    );
\reg_op1[30]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[31]\,
      I1 => \reg_op1[30]_i_5_n_0\,
      I2 => \reg_op1_reg_n_0_[29]\,
      I3 => \reg_op1[31]_i_10_n_0\,
      O => \reg_op1[30]_i_2_n_0\
    );
\reg_op1[30]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08080800"
    )
        port map (
      I0 => \reg_op1[31]_i_8_n_0\,
      I1 => \cpu_state_reg_n_0_[2]\,
      I2 => \^cpu_state_reg[6]_0\(3),
      I3 => instr_sll,
      I4 => instr_slli,
      O => \reg_op1[30]_i_3_n_0\
    );
\reg_op1[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF020202"
    )
        port map (
      I0 => \reg_op1_reg[31]_i_11_n_5\,
      I1 => \cpu_state_reg_n_0_[2]\,
      I2 => \^cpu_state_reg[6]_0\(3),
      I3 => \reg_op1[31]_i_6_n_0\,
      I4 => \reg_pc_reg_n_0_[30]\,
      I5 => \reg_op1[30]_i_6_n_0\,
      O => \reg_op1[30]_i_4_n_0\
    );
\reg_op1[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404040400"
    )
        port map (
      I0 => \reg_op1[31]_i_8_n_0\,
      I1 => \cpu_state_reg_n_0_[2]\,
      I2 => \^cpu_state_reg[6]_0\(3),
      I3 => instr_srli,
      I4 => instr_srl,
      I5 => \reg_op1[30]_i_7_n_0\,
      O => \reg_op1[30]_i_5_n_0\
    );
\reg_op1[30]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A8000000"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[31]\,
      I1 => instr_sra,
      I2 => instr_srai,
      I3 => \reg_op1[31]_i_8_n_0\,
      I4 => \cpu_state_reg_n_0_[2]\,
      I5 => \^cpu_state_reg[6]_0\(3),
      O => \reg_op1[30]_i_6_n_0\
    );
\reg_op1[30]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => instr_sra,
      I1 => instr_srai,
      O => \reg_op1[30]_i_7_n_0\
    );
\reg_op1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0400AE00"
    )
        port map (
      I0 => \^cpu_state_reg[6]_0\(0),
      I1 => \^cpu_state_reg[6]_0\(1),
      I2 => \^mem_do_wdata\,
      I3 => \mem_wordsize[1]_i_5_n_0\,
      I4 => \^mem_do_rdata\,
      I5 => \reg_op1[31]_i_3_n_0\,
      O => \reg_op1[31]_i_1_n_0\
    );
\reg_op1[31]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04040400"
    )
        port map (
      I0 => \reg_op1[31]_i_8_n_0\,
      I1 => \cpu_state_reg_n_0_[2]\,
      I2 => \^cpu_state_reg[6]_0\(3),
      I3 => instr_sll,
      I4 => instr_slli,
      O => \reg_op1[31]_i_10_n_0\
    );
\reg_op1[31]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[31]\,
      I1 => decoded_imm(31),
      O => \reg_op1[31]_i_12_n_0\
    );
\reg_op1[31]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[30]\,
      I1 => decoded_imm(30),
      O => \reg_op1[31]_i_13_n_0\
    );
\reg_op1[31]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[29]\,
      I1 => decoded_imm(29),
      O => \reg_op1[31]_i_14_n_0\
    );
\reg_op1[31]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[28]\,
      I1 => decoded_imm(28),
      O => \reg_op1[31]_i_15_n_0\
    );
\reg_op1[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF8F8F8"
    )
        port map (
      I0 => \reg_op1[31]_i_4_n_0\,
      I1 => reg_out1(31),
      I2 => \reg_op1[31]_i_5_n_0\,
      I3 => \reg_op1[31]_i_6_n_0\,
      I4 => \reg_pc_reg_n_0_[31]\,
      I5 => \reg_op1[31]_i_7_n_0\,
      O => reg_op1(31)
    );
\reg_op1[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FE00FE00FF0000"
    )
        port map (
      I0 => \reg_op1[31]_i_8_n_0\,
      I1 => \reg_sh_reg_n_0_[1]\,
      I2 => \reg_sh_reg_n_0_[0]\,
      I3 => \reg_op1[31]_i_9_n_0\,
      I4 => \^cpu_state_reg[6]_0\(3),
      I5 => \cpu_state_reg_n_0_[2]\,
      O => \reg_op1[31]_i_3_n_0\
    );
\reg_op1[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888808"
    )
        port map (
      I0 => \^cpu_state_reg[6]_0\(3),
      I1 => \timer[31]_i_5_n_0\,
      I2 => is_lui_auipc_jal,
      I3 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I4 => \cpu_state[3]_i_3_n_0\,
      O => \reg_op1[31]_i_4_n_0\
    );
\reg_op1[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[27]\,
      I1 => \reg_op1[30]_i_3_n_0\,
      I2 => \reg_op1_reg_n_0_[30]\,
      I3 => \reg_op1[31]_i_10_n_0\,
      O => \reg_op1[31]_i_5_n_0\
    );
\reg_op1[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^cpu_state_reg[6]_0\(3),
      I1 => is_lui_auipc_jal,
      I2 => instr_lui,
      O => \reg_op1[31]_i_6_n_0\
    );
\reg_op1[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E000FF00E00000"
    )
        port map (
      I0 => instr_sra,
      I1 => instr_srai,
      I2 => \reg_op1_reg_n_0_[31]\,
      I3 => \^cpu_state_reg[6]_0\(3),
      I4 => \cpu_state_reg_n_0_[2]\,
      I5 => \reg_op1_reg[31]_i_11_n_4\,
      O => \reg_op1[31]_i_7_n_0\
    );
\reg_op1[31]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \reg_sh_reg_n_0_[2]\,
      I1 => \reg_sh_reg_n_0_[3]\,
      I2 => \reg_sh_reg_n_0_[4]\,
      O => \reg_op1[31]_i_8_n_0\
    );
\reg_op1[31]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \^cpu_state_reg[6]_0\(1),
      I1 => \^cpu_state_reg[6]_0\(0),
      I2 => resetn,
      O => \reg_op1[31]_i_9_n_0\
    );
\reg_op1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF8F8F8"
    )
        port map (
      I0 => \reg_op1[31]_i_4_n_0\,
      I1 => reg_out1(3),
      I2 => \reg_op1[3]_i_2_n_0\,
      I3 => \reg_op1[3]_i_3_n_0\,
      I4 => \reg_op1_reg_n_0_[7]\,
      I5 => \reg_op1[3]_i_4_n_0\,
      O => reg_op1(3)
    );
\reg_op1[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[0]\,
      I1 => decoded_imm(0),
      O => \reg_op1[3]_i_10_n_0\
    );
\reg_op1[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[2]\,
      I1 => \reg_op1[31]_i_10_n_0\,
      I2 => \reg_op1_reg_n_0_[4]\,
      I3 => \reg_op1[30]_i_5_n_0\,
      O => \reg_op1[3]_i_2_n_0\
    );
\reg_op1[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \reg_op1[3]_i_5_n_0\,
      I1 => instr_srli,
      I2 => instr_srl,
      I3 => instr_srai,
      I4 => instr_sra,
      O => \reg_op1[3]_i_3_n_0\
    );
\reg_op1[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080008FF08000800"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[3]\,
      I1 => is_lui_auipc_jal,
      I2 => instr_lui,
      I3 => \^cpu_state_reg[6]_0\(3),
      I4 => \cpu_state_reg_n_0_[2]\,
      I5 => \reg_op1_reg[3]_i_6_n_4\,
      O => \reg_op1[3]_i_4_n_0\
    );
\reg_op1[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444440"
    )
        port map (
      I0 => \^cpu_state_reg[6]_0\(3),
      I1 => \cpu_state_reg_n_0_[2]\,
      I2 => \reg_sh_reg_n_0_[4]\,
      I3 => \reg_sh_reg_n_0_[3]\,
      I4 => \reg_sh_reg_n_0_[2]\,
      O => \reg_op1[3]_i_5_n_0\
    );
\reg_op1[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[3]\,
      I1 => decoded_imm(3),
      O => \reg_op1[3]_i_7_n_0\
    );
\reg_op1[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[2]\,
      I1 => decoded_imm(2),
      O => \reg_op1[3]_i_8_n_0\
    );
\reg_op1[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[1]\,
      I1 => decoded_imm(1),
      O => \reg_op1[3]_i_9_n_0\
    );
\reg_op1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \reg_op1[4]_i_2_n_0\,
      I1 => \reg_op1[31]_i_4_n_0\,
      I2 => reg_out1(4),
      I3 => \reg_op1[4]_i_3_n_0\,
      O => reg_op1(4)
    );
\reg_op1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \reg_op1[30]_i_3_n_0\,
      I1 => \reg_op1_reg_n_0_[0]\,
      I2 => \reg_op1[3]_i_3_n_0\,
      I3 => \reg_op1_reg_n_0_[8]\,
      I4 => \reg_op1[4]_i_4_n_0\,
      O => \reg_op1[4]_i_2_n_0\
    );
\reg_op1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080008FF08000800"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[4]\,
      I1 => is_lui_auipc_jal,
      I2 => instr_lui,
      I3 => \^cpu_state_reg[6]_0\(3),
      I4 => \cpu_state_reg_n_0_[2]\,
      I5 => \reg_op1_reg[7]_i_5_n_7\,
      O => \reg_op1[4]_i_3_n_0\
    );
\reg_op1[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[3]\,
      I1 => \reg_op1[31]_i_10_n_0\,
      I2 => \reg_op1_reg_n_0_[5]\,
      I3 => \reg_op1[30]_i_5_n_0\,
      O => \reg_op1[4]_i_4_n_0\
    );
\reg_op1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \reg_op1[5]_i_2_n_0\,
      I1 => \reg_op1[31]_i_4_n_0\,
      I2 => reg_out1(5),
      I3 => \reg_op1[5]_i_3_n_0\,
      O => reg_op1(5)
    );
\reg_op1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \reg_op1[30]_i_3_n_0\,
      I1 => \reg_op1_reg_n_0_[1]\,
      I2 => \reg_op1[3]_i_3_n_0\,
      I3 => \reg_op1_reg_n_0_[9]\,
      I4 => \reg_op1[5]_i_4_n_0\,
      O => \reg_op1[5]_i_2_n_0\
    );
\reg_op1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080008FF08000800"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[5]\,
      I1 => is_lui_auipc_jal,
      I2 => instr_lui,
      I3 => \^cpu_state_reg[6]_0\(3),
      I4 => \cpu_state_reg_n_0_[2]\,
      I5 => \reg_op1_reg[7]_i_5_n_6\,
      O => \reg_op1[5]_i_3_n_0\
    );
\reg_op1[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[4]\,
      I1 => \reg_op1[31]_i_10_n_0\,
      I2 => \reg_op1_reg_n_0_[6]\,
      I3 => \reg_op1[30]_i_5_n_0\,
      O => \reg_op1[5]_i_4_n_0\
    );
\reg_op1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \reg_op1[6]_i_2_n_0\,
      I1 => \reg_op1[31]_i_4_n_0\,
      I2 => reg_out1(6),
      I3 => \reg_op1[6]_i_3_n_0\,
      O => reg_op1(6)
    );
\reg_op1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \reg_op1[30]_i_3_n_0\,
      I1 => \reg_op1_reg_n_0_[2]\,
      I2 => \reg_op1[3]_i_3_n_0\,
      I3 => \reg_op1_reg_n_0_[10]\,
      I4 => \reg_op1[6]_i_4_n_0\,
      O => \reg_op1[6]_i_2_n_0\
    );
\reg_op1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080008FF08000800"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[6]\,
      I1 => is_lui_auipc_jal,
      I2 => instr_lui,
      I3 => \^cpu_state_reg[6]_0\(3),
      I4 => \cpu_state_reg_n_0_[2]\,
      I5 => \reg_op1_reg[7]_i_5_n_5\,
      O => \reg_op1[6]_i_3_n_0\
    );
\reg_op1[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[5]\,
      I1 => \reg_op1[31]_i_10_n_0\,
      I2 => \reg_op1_reg_n_0_[7]\,
      I3 => \reg_op1[30]_i_5_n_0\,
      O => \reg_op1[6]_i_4_n_0\
    );
\reg_op1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \reg_op1[7]_i_2_n_0\,
      I1 => \reg_op1[31]_i_4_n_0\,
      I2 => reg_out1(7),
      I3 => \reg_op1[7]_i_3_n_0\,
      O => reg_op1(7)
    );
\reg_op1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \reg_op1[30]_i_3_n_0\,
      I1 => \reg_op1_reg_n_0_[3]\,
      I2 => \reg_op1[3]_i_3_n_0\,
      I3 => \reg_op1_reg_n_0_[11]\,
      I4 => \reg_op1[7]_i_4_n_0\,
      O => \reg_op1[7]_i_2_n_0\
    );
\reg_op1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080008FF08000800"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[7]\,
      I1 => is_lui_auipc_jal,
      I2 => instr_lui,
      I3 => \^cpu_state_reg[6]_0\(3),
      I4 => \cpu_state_reg_n_0_[2]\,
      I5 => \reg_op1_reg[7]_i_5_n_4\,
      O => \reg_op1[7]_i_3_n_0\
    );
\reg_op1[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[6]\,
      I1 => \reg_op1[31]_i_10_n_0\,
      I2 => \reg_op1_reg_n_0_[8]\,
      I3 => \reg_op1[30]_i_5_n_0\,
      O => \reg_op1[7]_i_4_n_0\
    );
\reg_op1[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[7]\,
      I1 => decoded_imm(7),
      O => \reg_op1[7]_i_6_n_0\
    );
\reg_op1[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[6]\,
      I1 => decoded_imm(6),
      O => \reg_op1[7]_i_7_n_0\
    );
\reg_op1[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[5]\,
      I1 => decoded_imm(5),
      O => \reg_op1[7]_i_8_n_0\
    );
\reg_op1[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[4]\,
      I1 => decoded_imm(4),
      O => \reg_op1[7]_i_9_n_0\
    );
\reg_op1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \reg_op1[8]_i_2_n_0\,
      I1 => \reg_op1[31]_i_4_n_0\,
      I2 => reg_out1(8),
      I3 => \reg_op1[8]_i_3_n_0\,
      O => reg_op1(8)
    );
\reg_op1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \reg_op1[30]_i_3_n_0\,
      I1 => \reg_op1_reg_n_0_[4]\,
      I2 => \reg_op1[3]_i_3_n_0\,
      I3 => \reg_op1_reg_n_0_[12]\,
      I4 => \reg_op1[8]_i_4_n_0\,
      O => \reg_op1[8]_i_2_n_0\
    );
\reg_op1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080008FF08000800"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[8]\,
      I1 => is_lui_auipc_jal,
      I2 => instr_lui,
      I3 => \^cpu_state_reg[6]_0\(3),
      I4 => \cpu_state_reg_n_0_[2]\,
      I5 => \reg_op1_reg[11]_i_5_n_7\,
      O => \reg_op1[8]_i_3_n_0\
    );
\reg_op1[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[7]\,
      I1 => \reg_op1[31]_i_10_n_0\,
      I2 => \reg_op1_reg_n_0_[9]\,
      I3 => \reg_op1[30]_i_5_n_0\,
      O => \reg_op1[8]_i_4_n_0\
    );
\reg_op1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \reg_op1[9]_i_2_n_0\,
      I1 => \reg_op1[31]_i_4_n_0\,
      I2 => reg_out1(9),
      I3 => \reg_op1[9]_i_3_n_0\,
      O => reg_op1(9)
    );
\reg_op1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \reg_op1[30]_i_3_n_0\,
      I1 => \reg_op1_reg_n_0_[5]\,
      I2 => \reg_op1[3]_i_3_n_0\,
      I3 => \reg_op1_reg_n_0_[13]\,
      I4 => \reg_op1[9]_i_4_n_0\,
      O => \reg_op1[9]_i_2_n_0\
    );
\reg_op1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080008FF08000800"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[9]\,
      I1 => is_lui_auipc_jal,
      I2 => instr_lui,
      I3 => \^cpu_state_reg[6]_0\(3),
      I4 => \cpu_state_reg_n_0_[2]\,
      I5 => \reg_op1_reg[11]_i_5_n_6\,
      O => \reg_op1[9]_i_3_n_0\
    );
\reg_op1[9]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[8]\,
      I1 => \reg_op1[31]_i_10_n_0\,
      I2 => \reg_op1_reg_n_0_[10]\,
      I3 => \reg_op1[30]_i_5_n_0\,
      O => \reg_op1[9]_i_4_n_0\
    );
\reg_op1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(0),
      Q => \reg_op1_reg_n_0_[0]\,
      R => '0'
    );
\reg_op1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(10),
      Q => \reg_op1_reg_n_0_[10]\,
      R => '0'
    );
\reg_op1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(11),
      Q => \reg_op1_reg_n_0_[11]\,
      R => '0'
    );
\reg_op1_reg[11]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_op1_reg[7]_i_5_n_0\,
      CO(3) => \reg_op1_reg[11]_i_5_n_0\,
      CO(2) => \reg_op1_reg[11]_i_5_n_1\,
      CO(1) => \reg_op1_reg[11]_i_5_n_2\,
      CO(0) => \reg_op1_reg[11]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \reg_op1_reg_n_0_[11]\,
      DI(2) => \reg_op1_reg_n_0_[10]\,
      DI(1) => \reg_op1_reg_n_0_[9]\,
      DI(0) => \reg_op1_reg_n_0_[8]\,
      O(3) => \reg_op1_reg[11]_i_5_n_4\,
      O(2) => \reg_op1_reg[11]_i_5_n_5\,
      O(1) => \reg_op1_reg[11]_i_5_n_6\,
      O(0) => \reg_op1_reg[11]_i_5_n_7\,
      S(3) => \reg_op1[11]_i_6_n_0\,
      S(2) => \reg_op1[11]_i_7_n_0\,
      S(1) => \reg_op1[11]_i_8_n_0\,
      S(0) => \reg_op1[11]_i_9_n_0\
    );
\reg_op1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(12),
      Q => \reg_op1_reg_n_0_[12]\,
      R => '0'
    );
\reg_op1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(13),
      Q => \reg_op1_reg_n_0_[13]\,
      R => '0'
    );
\reg_op1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(14),
      Q => \reg_op1_reg_n_0_[14]\,
      R => '0'
    );
\reg_op1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(15),
      Q => \reg_op1_reg_n_0_[15]\,
      R => '0'
    );
\reg_op1_reg[15]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_op1_reg[11]_i_5_n_0\,
      CO(3) => \reg_op1_reg[15]_i_5_n_0\,
      CO(2) => \reg_op1_reg[15]_i_5_n_1\,
      CO(1) => \reg_op1_reg[15]_i_5_n_2\,
      CO(0) => \reg_op1_reg[15]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \reg_op1_reg_n_0_[15]\,
      DI(2) => \reg_op1_reg_n_0_[14]\,
      DI(1) => \reg_op1_reg_n_0_[13]\,
      DI(0) => \reg_op1_reg_n_0_[12]\,
      O(3) => \reg_op1_reg[15]_i_5_n_4\,
      O(2) => \reg_op1_reg[15]_i_5_n_5\,
      O(1) => \reg_op1_reg[15]_i_5_n_6\,
      O(0) => \reg_op1_reg[15]_i_5_n_7\,
      S(3) => \reg_op1[15]_i_6_n_0\,
      S(2) => \reg_op1[15]_i_7_n_0\,
      S(1) => \reg_op1[15]_i_8_n_0\,
      S(0) => \reg_op1[15]_i_9_n_0\
    );
\reg_op1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(16),
      Q => \reg_op1_reg_n_0_[16]\,
      R => '0'
    );
\reg_op1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(17),
      Q => \reg_op1_reg_n_0_[17]\,
      R => '0'
    );
\reg_op1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(18),
      Q => \reg_op1_reg_n_0_[18]\,
      R => '0'
    );
\reg_op1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(19),
      Q => \reg_op1_reg_n_0_[19]\,
      R => '0'
    );
\reg_op1_reg[19]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_op1_reg[15]_i_5_n_0\,
      CO(3) => \reg_op1_reg[19]_i_5_n_0\,
      CO(2) => \reg_op1_reg[19]_i_5_n_1\,
      CO(1) => \reg_op1_reg[19]_i_5_n_2\,
      CO(0) => \reg_op1_reg[19]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \reg_op1_reg_n_0_[19]\,
      DI(2) => \reg_op1_reg_n_0_[18]\,
      DI(1) => \reg_op1_reg_n_0_[17]\,
      DI(0) => \reg_op1_reg_n_0_[16]\,
      O(3) => \reg_op1_reg[19]_i_5_n_4\,
      O(2) => \reg_op1_reg[19]_i_5_n_5\,
      O(1) => \reg_op1_reg[19]_i_5_n_6\,
      O(0) => \reg_op1_reg[19]_i_5_n_7\,
      S(3) => \reg_op1[19]_i_6_n_0\,
      S(2) => \reg_op1[19]_i_7_n_0\,
      S(1) => \reg_op1[19]_i_8_n_0\,
      S(0) => \reg_op1[19]_i_9_n_0\
    );
\reg_op1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(1),
      Q => \reg_op1_reg_n_0_[1]\,
      R => '0'
    );
\reg_op1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(20),
      Q => \reg_op1_reg_n_0_[20]\,
      R => '0'
    );
\reg_op1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(21),
      Q => \reg_op1_reg_n_0_[21]\,
      R => '0'
    );
\reg_op1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(22),
      Q => \reg_op1_reg_n_0_[22]\,
      R => '0'
    );
\reg_op1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(23),
      Q => \reg_op1_reg_n_0_[23]\,
      R => '0'
    );
\reg_op1_reg[23]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_op1_reg[19]_i_5_n_0\,
      CO(3) => \reg_op1_reg[23]_i_5_n_0\,
      CO(2) => \reg_op1_reg[23]_i_5_n_1\,
      CO(1) => \reg_op1_reg[23]_i_5_n_2\,
      CO(0) => \reg_op1_reg[23]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \reg_op1_reg_n_0_[23]\,
      DI(2) => \reg_op1_reg_n_0_[22]\,
      DI(1) => \reg_op1_reg_n_0_[21]\,
      DI(0) => \reg_op1_reg_n_0_[20]\,
      O(3) => \reg_op1_reg[23]_i_5_n_4\,
      O(2) => \reg_op1_reg[23]_i_5_n_5\,
      O(1) => \reg_op1_reg[23]_i_5_n_6\,
      O(0) => \reg_op1_reg[23]_i_5_n_7\,
      S(3) => \reg_op1[23]_i_6_n_0\,
      S(2) => \reg_op1[23]_i_7_n_0\,
      S(1) => \reg_op1[23]_i_8_n_0\,
      S(0) => \reg_op1[23]_i_9_n_0\
    );
\reg_op1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(24),
      Q => \reg_op1_reg_n_0_[24]\,
      R => '0'
    );
\reg_op1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(25),
      Q => \reg_op1_reg_n_0_[25]\,
      R => '0'
    );
\reg_op1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(26),
      Q => \reg_op1_reg_n_0_[26]\,
      R => '0'
    );
\reg_op1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(27),
      Q => \reg_op1_reg_n_0_[27]\,
      R => '0'
    );
\reg_op1_reg[27]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_op1_reg[23]_i_5_n_0\,
      CO(3) => \reg_op1_reg[27]_i_5_n_0\,
      CO(2) => \reg_op1_reg[27]_i_5_n_1\,
      CO(1) => \reg_op1_reg[27]_i_5_n_2\,
      CO(0) => \reg_op1_reg[27]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \reg_op1_reg_n_0_[27]\,
      DI(2) => \reg_op1_reg_n_0_[26]\,
      DI(1) => \reg_op1_reg_n_0_[25]\,
      DI(0) => \reg_op1_reg_n_0_[24]\,
      O(3) => \reg_op1_reg[27]_i_5_n_4\,
      O(2) => \reg_op1_reg[27]_i_5_n_5\,
      O(1) => \reg_op1_reg[27]_i_5_n_6\,
      O(0) => \reg_op1_reg[27]_i_5_n_7\,
      S(3) => \reg_op1[27]_i_6_n_0\,
      S(2) => \reg_op1[27]_i_7_n_0\,
      S(1) => \reg_op1[27]_i_8_n_0\,
      S(0) => \reg_op1[27]_i_9_n_0\
    );
\reg_op1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(28),
      Q => \reg_op1_reg_n_0_[28]\,
      R => '0'
    );
\reg_op1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(29),
      Q => \reg_op1_reg_n_0_[29]\,
      R => '0'
    );
\reg_op1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(2),
      Q => \reg_op1_reg_n_0_[2]\,
      R => '0'
    );
\reg_op1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(30),
      Q => \reg_op1_reg_n_0_[30]\,
      R => '0'
    );
\reg_op1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(31),
      Q => \reg_op1_reg_n_0_[31]\,
      R => '0'
    );
\reg_op1_reg[31]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_op1_reg[27]_i_5_n_0\,
      CO(3) => \NLW_reg_op1_reg[31]_i_11_CO_UNCONNECTED\(3),
      CO(2) => \reg_op1_reg[31]_i_11_n_1\,
      CO(1) => \reg_op1_reg[31]_i_11_n_2\,
      CO(0) => \reg_op1_reg[31]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \reg_op1_reg_n_0_[30]\,
      DI(1) => \reg_op1_reg_n_0_[29]\,
      DI(0) => \reg_op1_reg_n_0_[28]\,
      O(3) => \reg_op1_reg[31]_i_11_n_4\,
      O(2) => \reg_op1_reg[31]_i_11_n_5\,
      O(1) => \reg_op1_reg[31]_i_11_n_6\,
      O(0) => \reg_op1_reg[31]_i_11_n_7\,
      S(3) => \reg_op1[31]_i_12_n_0\,
      S(2) => \reg_op1[31]_i_13_n_0\,
      S(1) => \reg_op1[31]_i_14_n_0\,
      S(0) => \reg_op1[31]_i_15_n_0\
    );
\reg_op1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(3),
      Q => \reg_op1_reg_n_0_[3]\,
      R => '0'
    );
\reg_op1_reg[3]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \reg_op1_reg[3]_i_6_n_0\,
      CO(2) => \reg_op1_reg[3]_i_6_n_1\,
      CO(1) => \reg_op1_reg[3]_i_6_n_2\,
      CO(0) => \reg_op1_reg[3]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \reg_op1_reg_n_0_[3]\,
      DI(2) => \reg_op1_reg_n_0_[2]\,
      DI(1) => \reg_op1_reg_n_0_[1]\,
      DI(0) => \reg_op1_reg_n_0_[0]\,
      O(3) => \reg_op1_reg[3]_i_6_n_4\,
      O(2) => \reg_op1_reg[3]_i_6_n_5\,
      O(1) => \reg_op1_reg[3]_i_6_n_6\,
      O(0) => \reg_op1_reg[3]_i_6_n_7\,
      S(3) => \reg_op1[3]_i_7_n_0\,
      S(2) => \reg_op1[3]_i_8_n_0\,
      S(1) => \reg_op1[3]_i_9_n_0\,
      S(0) => \reg_op1[3]_i_10_n_0\
    );
\reg_op1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(4),
      Q => \reg_op1_reg_n_0_[4]\,
      R => '0'
    );
\reg_op1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(5),
      Q => \reg_op1_reg_n_0_[5]\,
      R => '0'
    );
\reg_op1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(6),
      Q => \reg_op1_reg_n_0_[6]\,
      R => '0'
    );
\reg_op1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(7),
      Q => \reg_op1_reg_n_0_[7]\,
      R => '0'
    );
\reg_op1_reg[7]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_op1_reg[3]_i_6_n_0\,
      CO(3) => \reg_op1_reg[7]_i_5_n_0\,
      CO(2) => \reg_op1_reg[7]_i_5_n_1\,
      CO(1) => \reg_op1_reg[7]_i_5_n_2\,
      CO(0) => \reg_op1_reg[7]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \reg_op1_reg_n_0_[7]\,
      DI(2) => \reg_op1_reg_n_0_[6]\,
      DI(1) => \reg_op1_reg_n_0_[5]\,
      DI(0) => \reg_op1_reg_n_0_[4]\,
      O(3) => \reg_op1_reg[7]_i_5_n_4\,
      O(2) => \reg_op1_reg[7]_i_5_n_5\,
      O(1) => \reg_op1_reg[7]_i_5_n_6\,
      O(0) => \reg_op1_reg[7]_i_5_n_7\,
      S(3) => \reg_op1[7]_i_6_n_0\,
      S(2) => \reg_op1[7]_i_7_n_0\,
      S(1) => \reg_op1[7]_i_8_n_0\,
      S(0) => \reg_op1[7]_i_9_n_0\
    );
\reg_op1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(8),
      Q => \reg_op1_reg_n_0_[8]\,
      R => '0'
    );
\reg_op1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op1[31]_i_1_n_0\,
      D => reg_op1(9),
      Q => \reg_op1_reg_n_0_[9]\,
      R => '0'
    );
\reg_op2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE02FC00"
    )
        port map (
      I0 => \reg_sh[3]_i_2_n_0\,
      I1 => is_lui_auipc_jal,
      I2 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I3 => decoded_imm(0),
      I4 => reg_sh1(0),
      O => \reg_op2[0]_i_1_n_0\
    );
\reg_op2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE02FC00"
    )
        port map (
      I0 => \reg_sh[3]_i_2_n_0\,
      I1 => is_lui_auipc_jal,
      I2 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I3 => decoded_imm(10),
      I4 => reg_sh1(10),
      O => \reg_op2[10]_i_1_n_0\
    );
\reg_op2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE02FC00"
    )
        port map (
      I0 => \reg_sh[3]_i_2_n_0\,
      I1 => is_lui_auipc_jal,
      I2 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I3 => decoded_imm(11),
      I4 => reg_sh1(11),
      O => \reg_op2[11]_i_1_n_0\
    );
\reg_op2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE02FC00"
    )
        port map (
      I0 => \reg_sh[3]_i_2_n_0\,
      I1 => is_lui_auipc_jal,
      I2 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I3 => decoded_imm(12),
      I4 => reg_sh1(12),
      O => \reg_op2[12]_i_1_n_0\
    );
\reg_op2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE02FC00"
    )
        port map (
      I0 => \reg_sh[3]_i_2_n_0\,
      I1 => is_lui_auipc_jal,
      I2 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I3 => decoded_imm(13),
      I4 => reg_sh1(13),
      O => \reg_op2[13]_i_1_n_0\
    );
\reg_op2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE02FC00"
    )
        port map (
      I0 => \reg_sh[3]_i_2_n_0\,
      I1 => is_lui_auipc_jal,
      I2 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I3 => decoded_imm(14),
      I4 => reg_sh1(14),
      O => \reg_op2[14]_i_1_n_0\
    );
\reg_op2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE02FC00"
    )
        port map (
      I0 => \reg_sh[3]_i_2_n_0\,
      I1 => is_lui_auipc_jal,
      I2 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I3 => decoded_imm(15),
      I4 => reg_sh1(15),
      O => \reg_op2[15]_i_1_n_0\
    );
\reg_op2[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE02FC00"
    )
        port map (
      I0 => \reg_sh[3]_i_2_n_0\,
      I1 => is_lui_auipc_jal,
      I2 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I3 => decoded_imm(16),
      I4 => reg_sh1(16),
      O => \reg_op2[16]_i_1_n_0\
    );
\reg_op2[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE02FC00"
    )
        port map (
      I0 => \reg_sh[3]_i_2_n_0\,
      I1 => is_lui_auipc_jal,
      I2 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I3 => decoded_imm(17),
      I4 => reg_sh1(17),
      O => \reg_op2[17]_i_1_n_0\
    );
\reg_op2[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE02FC00"
    )
        port map (
      I0 => \reg_sh[3]_i_2_n_0\,
      I1 => is_lui_auipc_jal,
      I2 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I3 => decoded_imm(18),
      I4 => reg_sh1(18),
      O => \reg_op2[18]_i_1_n_0\
    );
\reg_op2[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE02FC00"
    )
        port map (
      I0 => \reg_sh[3]_i_2_n_0\,
      I1 => is_lui_auipc_jal,
      I2 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I3 => decoded_imm(19),
      I4 => reg_sh1(19),
      O => \reg_op2[19]_i_1_n_0\
    );
\reg_op2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE02FC00"
    )
        port map (
      I0 => \reg_sh[3]_i_2_n_0\,
      I1 => is_lui_auipc_jal,
      I2 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I3 => decoded_imm(1),
      I4 => reg_sh1(1),
      O => \reg_op2[1]_i_1_n_0\
    );
\reg_op2[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE02FC00"
    )
        port map (
      I0 => \reg_sh[3]_i_2_n_0\,
      I1 => is_lui_auipc_jal,
      I2 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I3 => decoded_imm(20),
      I4 => reg_sh1(20),
      O => \reg_op2[20]_i_1_n_0\
    );
\reg_op2[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE02FC00"
    )
        port map (
      I0 => \reg_sh[3]_i_2_n_0\,
      I1 => is_lui_auipc_jal,
      I2 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I3 => decoded_imm(21),
      I4 => reg_sh1(21),
      O => \reg_op2[21]_i_1_n_0\
    );
\reg_op2[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE02FC00"
    )
        port map (
      I0 => \reg_sh[3]_i_2_n_0\,
      I1 => is_lui_auipc_jal,
      I2 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I3 => decoded_imm(22),
      I4 => reg_sh1(22),
      O => \reg_op2[22]_i_1_n_0\
    );
\reg_op2[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE02FC00"
    )
        port map (
      I0 => \reg_sh[3]_i_2_n_0\,
      I1 => is_lui_auipc_jal,
      I2 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I3 => decoded_imm(23),
      I4 => reg_sh1(23),
      O => \reg_op2[23]_i_1_n_0\
    );
\reg_op2[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE02FC00"
    )
        port map (
      I0 => \reg_sh[3]_i_2_n_0\,
      I1 => is_lui_auipc_jal,
      I2 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I3 => decoded_imm(24),
      I4 => reg_sh1(24),
      O => \reg_op2[24]_i_1_n_0\
    );
\reg_op2[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE02FC00"
    )
        port map (
      I0 => \reg_sh[3]_i_2_n_0\,
      I1 => is_lui_auipc_jal,
      I2 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I3 => decoded_imm(25),
      I4 => reg_sh1(25),
      O => \reg_op2[25]_i_1_n_0\
    );
\reg_op2[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE02FC00"
    )
        port map (
      I0 => \reg_sh[3]_i_2_n_0\,
      I1 => is_lui_auipc_jal,
      I2 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I3 => decoded_imm(26),
      I4 => reg_sh1(26),
      O => \reg_op2[26]_i_1_n_0\
    );
\reg_op2[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE02FC00"
    )
        port map (
      I0 => \reg_sh[3]_i_2_n_0\,
      I1 => is_lui_auipc_jal,
      I2 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I3 => decoded_imm(27),
      I4 => reg_sh1(27),
      O => \reg_op2[27]_i_1_n_0\
    );
\reg_op2[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE02FC00"
    )
        port map (
      I0 => \reg_sh[3]_i_2_n_0\,
      I1 => is_lui_auipc_jal,
      I2 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I3 => decoded_imm(28),
      I4 => reg_sh1(28),
      O => \reg_op2[28]_i_1_n_0\
    );
\reg_op2[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE02FC00"
    )
        port map (
      I0 => \reg_sh[3]_i_2_n_0\,
      I1 => is_lui_auipc_jal,
      I2 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I3 => decoded_imm(29),
      I4 => reg_sh1(29),
      O => \reg_op2[29]_i_1_n_0\
    );
\reg_op2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE02FC00"
    )
        port map (
      I0 => \reg_sh[3]_i_2_n_0\,
      I1 => is_lui_auipc_jal,
      I2 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I3 => decoded_imm(2),
      I4 => reg_sh1(2),
      O => \reg_op2[2]_i_1_n_0\
    );
\reg_op2[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE02FC00"
    )
        port map (
      I0 => \reg_sh[3]_i_2_n_0\,
      I1 => is_lui_auipc_jal,
      I2 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I3 => decoded_imm(30),
      I4 => reg_sh1(30),
      O => \reg_op2[30]_i_1_n_0\
    );
\reg_op2[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^cpu_state_reg[6]_0\(3),
      I1 => resetn,
      O => \reg_op2[31]_i_1_n_0\
    );
\reg_op2[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE02FC00"
    )
        port map (
      I0 => \reg_sh[3]_i_2_n_0\,
      I1 => is_lui_auipc_jal,
      I2 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I3 => decoded_imm(31),
      I4 => reg_sh1(31),
      O => \reg_op2[31]_i_2_n_0\
    );
\reg_op2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE02FC00"
    )
        port map (
      I0 => \reg_sh[3]_i_2_n_0\,
      I1 => is_lui_auipc_jal,
      I2 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I3 => decoded_imm(3),
      I4 => reg_sh1(3),
      O => \reg_op2[3]_i_1_n_0\
    );
\reg_op2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE02FC00"
    )
        port map (
      I0 => \reg_sh[3]_i_2_n_0\,
      I1 => is_lui_auipc_jal,
      I2 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I3 => decoded_imm(4),
      I4 => reg_sh1(4),
      O => \reg_op2[4]_i_1_n_0\
    );
\reg_op2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE02FC00"
    )
        port map (
      I0 => \reg_sh[3]_i_2_n_0\,
      I1 => is_lui_auipc_jal,
      I2 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I3 => decoded_imm(5),
      I4 => reg_sh1(5),
      O => \reg_op2[5]_i_1_n_0\
    );
\reg_op2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE02FC00"
    )
        port map (
      I0 => \reg_sh[3]_i_2_n_0\,
      I1 => is_lui_auipc_jal,
      I2 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I3 => decoded_imm(6),
      I4 => reg_sh1(6),
      O => \reg_op2[6]_i_1_n_0\
    );
\reg_op2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE02FC00"
    )
        port map (
      I0 => \reg_sh[3]_i_2_n_0\,
      I1 => is_lui_auipc_jal,
      I2 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I3 => decoded_imm(7),
      I4 => reg_sh1(7),
      O => \reg_op2[7]_i_1_n_0\
    );
\reg_op2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE02FC00"
    )
        port map (
      I0 => \reg_sh[3]_i_2_n_0\,
      I1 => is_lui_auipc_jal,
      I2 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I3 => decoded_imm(8),
      I4 => reg_sh1(8),
      O => \reg_op2[8]_i_1_n_0\
    );
\reg_op2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE02FC00"
    )
        port map (
      I0 => \reg_sh[3]_i_2_n_0\,
      I1 => is_lui_auipc_jal,
      I2 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I3 => decoded_imm(9),
      I4 => reg_sh1(9),
      O => \reg_op2[9]_i_1_n_0\
    );
\reg_op2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[31]_i_1_n_0\,
      D => \reg_op2[0]_i_1_n_0\,
      Q => \reg_op2_reg_n_0_[0]\,
      R => '0'
    );
\reg_op2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[31]_i_1_n_0\,
      D => \reg_op2[10]_i_1_n_0\,
      Q => \reg_op2_reg_n_0_[10]\,
      R => '0'
    );
\reg_op2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[31]_i_1_n_0\,
      D => \reg_op2[11]_i_1_n_0\,
      Q => \reg_op2_reg_n_0_[11]\,
      R => '0'
    );
\reg_op2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[31]_i_1_n_0\,
      D => \reg_op2[12]_i_1_n_0\,
      Q => \reg_op2_reg_n_0_[12]\,
      R => '0'
    );
\reg_op2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[31]_i_1_n_0\,
      D => \reg_op2[13]_i_1_n_0\,
      Q => \reg_op2_reg_n_0_[13]\,
      R => '0'
    );
\reg_op2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[31]_i_1_n_0\,
      D => \reg_op2[14]_i_1_n_0\,
      Q => \reg_op2_reg_n_0_[14]\,
      R => '0'
    );
\reg_op2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[31]_i_1_n_0\,
      D => \reg_op2[15]_i_1_n_0\,
      Q => \reg_op2_reg_n_0_[15]\,
      R => '0'
    );
\reg_op2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[31]_i_1_n_0\,
      D => \reg_op2[16]_i_1_n_0\,
      Q => \reg_op2_reg_n_0_[16]\,
      R => '0'
    );
\reg_op2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[31]_i_1_n_0\,
      D => \reg_op2[17]_i_1_n_0\,
      Q => \reg_op2_reg_n_0_[17]\,
      R => '0'
    );
\reg_op2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[31]_i_1_n_0\,
      D => \reg_op2[18]_i_1_n_0\,
      Q => \reg_op2_reg_n_0_[18]\,
      R => '0'
    );
\reg_op2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[31]_i_1_n_0\,
      D => \reg_op2[19]_i_1_n_0\,
      Q => \reg_op2_reg_n_0_[19]\,
      R => '0'
    );
\reg_op2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[31]_i_1_n_0\,
      D => \reg_op2[1]_i_1_n_0\,
      Q => \reg_op2_reg_n_0_[1]\,
      R => '0'
    );
\reg_op2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[31]_i_1_n_0\,
      D => \reg_op2[20]_i_1_n_0\,
      Q => \reg_op2_reg_n_0_[20]\,
      R => '0'
    );
\reg_op2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[31]_i_1_n_0\,
      D => \reg_op2[21]_i_1_n_0\,
      Q => \reg_op2_reg_n_0_[21]\,
      R => '0'
    );
\reg_op2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[31]_i_1_n_0\,
      D => \reg_op2[22]_i_1_n_0\,
      Q => \reg_op2_reg_n_0_[22]\,
      R => '0'
    );
\reg_op2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[31]_i_1_n_0\,
      D => \reg_op2[23]_i_1_n_0\,
      Q => \reg_op2_reg_n_0_[23]\,
      R => '0'
    );
\reg_op2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[31]_i_1_n_0\,
      D => \reg_op2[24]_i_1_n_0\,
      Q => \reg_op2_reg_n_0_[24]\,
      R => '0'
    );
\reg_op2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[31]_i_1_n_0\,
      D => \reg_op2[25]_i_1_n_0\,
      Q => \reg_op2_reg_n_0_[25]\,
      R => '0'
    );
\reg_op2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[31]_i_1_n_0\,
      D => \reg_op2[26]_i_1_n_0\,
      Q => \reg_op2_reg_n_0_[26]\,
      R => '0'
    );
\reg_op2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[31]_i_1_n_0\,
      D => \reg_op2[27]_i_1_n_0\,
      Q => \reg_op2_reg_n_0_[27]\,
      R => '0'
    );
\reg_op2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[31]_i_1_n_0\,
      D => \reg_op2[28]_i_1_n_0\,
      Q => \reg_op2_reg_n_0_[28]\,
      R => '0'
    );
\reg_op2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[31]_i_1_n_0\,
      D => \reg_op2[29]_i_1_n_0\,
      Q => \reg_op2_reg_n_0_[29]\,
      R => '0'
    );
\reg_op2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[31]_i_1_n_0\,
      D => \reg_op2[2]_i_1_n_0\,
      Q => \reg_op2_reg_n_0_[2]\,
      R => '0'
    );
\reg_op2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[31]_i_1_n_0\,
      D => \reg_op2[30]_i_1_n_0\,
      Q => \reg_op2_reg_n_0_[30]\,
      R => '0'
    );
\reg_op2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[31]_i_1_n_0\,
      D => \reg_op2[31]_i_2_n_0\,
      Q => \reg_op2_reg_n_0_[31]\,
      R => '0'
    );
\reg_op2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[31]_i_1_n_0\,
      D => \reg_op2[3]_i_1_n_0\,
      Q => \reg_op2_reg_n_0_[3]\,
      R => '0'
    );
\reg_op2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[31]_i_1_n_0\,
      D => \reg_op2[4]_i_1_n_0\,
      Q => \reg_op2_reg_n_0_[4]\,
      R => '0'
    );
\reg_op2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[31]_i_1_n_0\,
      D => \reg_op2[5]_i_1_n_0\,
      Q => \reg_op2_reg_n_0_[5]\,
      R => '0'
    );
\reg_op2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[31]_i_1_n_0\,
      D => \reg_op2[6]_i_1_n_0\,
      Q => \reg_op2_reg_n_0_[6]\,
      R => '0'
    );
\reg_op2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[31]_i_1_n_0\,
      D => \reg_op2[7]_i_1_n_0\,
      Q => \reg_op2_reg_n_0_[7]\,
      R => '0'
    );
\reg_op2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[31]_i_1_n_0\,
      D => \reg_op2[8]_i_1_n_0\,
      Q => \reg_op2_reg_n_0_[8]\,
      R => '0'
    );
\reg_op2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \reg_op2[31]_i_1_n_0\,
      D => \reg_op2[9]_i_1_n_0\,
      Q => \reg_op2_reg_n_0_[9]\,
      R => '0'
    );
\reg_out[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
        port map (
      I0 => irq_pending(0),
      I1 => \^cpu_state_reg[6]_0\(4),
      I2 => \reg_out[0]_i_2_n_0\,
      I3 => \reg_out[0]_i_3_n_0\,
      I4 => \reg_out[0]_i_4_n_0\,
      I5 => \reg_out[0]_i_5_n_0\,
      O => reg_out(0)
    );
\reg_out[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8880000"
    )
        port map (
      I0 => instr_maskirq,
      I1 => \irq_mask_reg_n_0_[0]\,
      I2 => instr_timer,
      I3 => \timer_reg_n_0_[0]\,
      I4 => \^cpu_state_reg[6]_0\(3),
      O => \reg_out[0]_i_2_n_0\
    );
\reg_out[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[0]\,
      I1 => \cpu_state_reg_n_0_[2]\,
      I2 => decoded_imm(0),
      I3 => \^cpu_state_reg[6]_0\(2),
      I4 => reg_out1(0),
      I5 => \reg_out[7]_i_6_n_0\,
      O => \reg_out[0]_i_3_n_0\
    );
\reg_out[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \reg_out[6]_i_6_n_0\,
      I1 => \reg_out[0]_i_6_n_0\,
      I2 => mem_axi_rdata(24),
      I3 => \reg_out[6]_i_8_n_0\,
      I4 => mem_axi_rdata(16),
      I5 => \reg_out[6]_i_9_n_0\,
      O => \reg_out[0]_i_4_n_0\
    );
\reg_out[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \reg_out[15]_i_5_n_0\,
      I1 => \reg_out[0]_i_7_n_0\,
      I2 => count_cycle_reg(0),
      I3 => instr_rdcycle,
      I4 => count_cycle_reg(32),
      I5 => instr_rdcycleh,
      O => \reg_out[0]_i_5_n_0\
    );
\reg_out[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000CACACCCCC"
    )
        port map (
      I0 => mem_axi_rdata(8),
      I1 => mem_axi_rdata(0),
      I2 => \mem_wordsize_reg_n_0_[1]\,
      I3 => \mem_wordsize_reg_n_0_[0]\,
      I4 => \reg_op1_reg_n_0_[0]\,
      I5 => \reg_op1_reg_n_0_[1]\,
      O => \reg_out[0]_i_6_n_0\
    );
\reg_out[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => count_instr_reg(32),
      I1 => instr_rdinstrh,
      I2 => count_instr_reg(0),
      I3 => instr_rdinstr,
      O => \reg_out[0]_i_7_n_0\
    );
\reg_out[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[2]\,
      I1 => \reg_op1_reg_n_0_[10]\,
      I2 => \reg_out[14]_i_2_n_0\,
      I3 => \reg_out[10]_i_2_n_0\,
      I4 => \reg_out[10]_i_3_n_0\,
      I5 => \reg_out[10]_i_4_n_0\,
      O => reg_out(10)
    );
\reg_out[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA808080"
    )
        port map (
      I0 => \^cpu_state_reg[6]_0\(3),
      I1 => \timer_reg_n_0_[10]\,
      I2 => instr_timer,
      I3 => \irq_mask_reg_n_0_[10]\,
      I4 => instr_maskirq,
      O => \reg_out[10]_i_2_n_0\
    );
\reg_out[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \reg_out[15]_i_5_n_0\,
      I1 => \reg_out[10]_i_5_n_0\,
      I2 => count_cycle_reg(10),
      I3 => instr_rdcycle,
      I4 => count_cycle_reg(42),
      I5 => instr_rdcycleh,
      O => \reg_out[10]_i_3_n_0\
    );
\reg_out[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \reg_out[10]_i_6_n_0\,
      I1 => \reg_out[10]_i_7_n_0\,
      I2 => \^cpu_state_reg[6]_0\(3),
      I3 => \timer[31]_i_5_n_0\,
      I4 => reg_out1(10),
      O => \reg_out[10]_i_4_n_0\
    );
\reg_out[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => count_instr_reg(42),
      I1 => instr_rdinstrh,
      I2 => count_instr_reg(10),
      I3 => instr_rdinstr,
      O => \reg_out[10]_i_5_n_0\
    );
\reg_out[10]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \reg_out_reg[16]_i_9_n_6\,
      I1 => \^cpu_state_reg[6]_0\(2),
      I2 => \^cpu_state_reg[6]_0\(4),
      I3 => irq_pending(10),
      I4 => \reg_out[10]_i_8_n_0\,
      O => \reg_out[10]_i_6_n_0\
    );
\reg_out[10]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \reg_out[31]_i_13_n_0\,
      I1 => instr_maskirq,
      I2 => \irq_mask_reg_n_0_[10]\,
      I3 => instr_timer,
      I4 => \timer_reg_n_0_[10]\,
      O => \reg_out[10]_i_7_n_0\
    );
\reg_out[10]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAA8000"
    )
        port map (
      I0 => \reg_out[14]_i_10_n_0\,
      I1 => mem_axi_rdata(26),
      I2 => \reg_op1_reg_n_0_[1]\,
      I3 => \mem_wordsize_reg_n_0_[0]\,
      I4 => mem_axi_rdata(10),
      O => \reg_out[10]_i_8_n_0\
    );
\reg_out[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[2]\,
      I1 => \reg_op1_reg_n_0_[11]\,
      I2 => \reg_out[14]_i_2_n_0\,
      I3 => \reg_out[11]_i_2_n_0\,
      I4 => \reg_out[11]_i_3_n_0\,
      I5 => \reg_out[11]_i_4_n_0\,
      O => reg_out(11)
    );
\reg_out[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA808080"
    )
        port map (
      I0 => \^cpu_state_reg[6]_0\(3),
      I1 => \timer_reg_n_0_[11]\,
      I2 => instr_timer,
      I3 => \irq_mask_reg_n_0_[11]\,
      I4 => instr_maskirq,
      O => \reg_out[11]_i_2_n_0\
    );
\reg_out[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \reg_out[15]_i_5_n_0\,
      I1 => \reg_out[11]_i_5_n_0\,
      I2 => count_cycle_reg(11),
      I3 => instr_rdcycle,
      I4 => count_cycle_reg(43),
      I5 => instr_rdcycleh,
      O => \reg_out[11]_i_3_n_0\
    );
\reg_out[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \reg_out[11]_i_6_n_0\,
      I1 => \reg_out[11]_i_7_n_0\,
      I2 => \^cpu_state_reg[6]_0\(3),
      I3 => \timer[31]_i_5_n_0\,
      I4 => reg_out1(11),
      O => \reg_out[11]_i_4_n_0\
    );
\reg_out[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => count_instr_reg(43),
      I1 => instr_rdinstrh,
      I2 => count_instr_reg(11),
      I3 => instr_rdinstr,
      O => \reg_out[11]_i_5_n_0\
    );
\reg_out[11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \reg_out_reg[16]_i_9_n_5\,
      I1 => \^cpu_state_reg[6]_0\(2),
      I2 => \^cpu_state_reg[6]_0\(4),
      I3 => irq_pending(11),
      I4 => \reg_out[11]_i_8_n_0\,
      O => \reg_out[11]_i_6_n_0\
    );
\reg_out[11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \reg_out[31]_i_13_n_0\,
      I1 => instr_maskirq,
      I2 => \irq_mask_reg_n_0_[11]\,
      I3 => instr_timer,
      I4 => \timer_reg_n_0_[11]\,
      O => \reg_out[11]_i_7_n_0\
    );
\reg_out[11]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAA8000"
    )
        port map (
      I0 => \reg_out[14]_i_10_n_0\,
      I1 => mem_axi_rdata(27),
      I2 => \reg_op1_reg_n_0_[1]\,
      I3 => \mem_wordsize_reg_n_0_[0]\,
      I4 => mem_axi_rdata(11),
      O => \reg_out[11]_i_8_n_0\
    );
\reg_out[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[2]\,
      I1 => \reg_op1_reg_n_0_[12]\,
      I2 => \reg_out[14]_i_2_n_0\,
      I3 => \reg_out[12]_i_2_n_0\,
      I4 => \reg_out[12]_i_3_n_0\,
      I5 => \reg_out[12]_i_4_n_0\,
      O => reg_out(12)
    );
\reg_out[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA808080"
    )
        port map (
      I0 => \^cpu_state_reg[6]_0\(3),
      I1 => \timer_reg_n_0_[12]\,
      I2 => instr_timer,
      I3 => \irq_mask_reg_n_0_[12]\,
      I4 => instr_maskirq,
      O => \reg_out[12]_i_2_n_0\
    );
\reg_out[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \reg_out[15]_i_5_n_0\,
      I1 => \reg_out[12]_i_5_n_0\,
      I2 => count_cycle_reg(12),
      I3 => instr_rdcycle,
      I4 => count_cycle_reg(44),
      I5 => instr_rdcycleh,
      O => \reg_out[12]_i_3_n_0\
    );
\reg_out[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \reg_out[12]_i_6_n_0\,
      I1 => \reg_out[12]_i_7_n_0\,
      I2 => \^cpu_state_reg[6]_0\(3),
      I3 => \timer[31]_i_5_n_0\,
      I4 => reg_out1(12),
      O => \reg_out[12]_i_4_n_0\
    );
\reg_out[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => count_instr_reg(44),
      I1 => instr_rdinstrh,
      I2 => count_instr_reg(12),
      I3 => instr_rdinstr,
      O => \reg_out[12]_i_5_n_0\
    );
\reg_out[12]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \reg_out_reg[16]_i_9_n_4\,
      I1 => \^cpu_state_reg[6]_0\(2),
      I2 => \^cpu_state_reg[6]_0\(4),
      I3 => irq_pending(12),
      I4 => \reg_out[12]_i_8_n_0\,
      O => \reg_out[12]_i_6_n_0\
    );
\reg_out[12]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \reg_out[31]_i_13_n_0\,
      I1 => instr_maskirq,
      I2 => \irq_mask_reg_n_0_[12]\,
      I3 => instr_timer,
      I4 => \timer_reg_n_0_[12]\,
      O => \reg_out[12]_i_7_n_0\
    );
\reg_out[12]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAA8000"
    )
        port map (
      I0 => \reg_out[14]_i_10_n_0\,
      I1 => mem_axi_rdata(28),
      I2 => \reg_op1_reg_n_0_[1]\,
      I3 => \mem_wordsize_reg_n_0_[0]\,
      I4 => mem_axi_rdata(12),
      O => \reg_out[12]_i_8_n_0\
    );
\reg_out[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[2]\,
      I1 => \reg_op1_reg_n_0_[13]\,
      I2 => \reg_out[14]_i_2_n_0\,
      I3 => \reg_out[13]_i_2_n_0\,
      I4 => \reg_out[13]_i_3_n_0\,
      I5 => \reg_out[13]_i_4_n_0\,
      O => reg_out(13)
    );
\reg_out[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA808080"
    )
        port map (
      I0 => \^cpu_state_reg[6]_0\(3),
      I1 => \timer_reg_n_0_[13]\,
      I2 => instr_timer,
      I3 => \irq_mask_reg_n_0_[13]\,
      I4 => instr_maskirq,
      O => \reg_out[13]_i_2_n_0\
    );
\reg_out[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \reg_out[15]_i_5_n_0\,
      I1 => \reg_out[13]_i_5_n_0\,
      I2 => count_cycle_reg(13),
      I3 => instr_rdcycle,
      I4 => count_cycle_reg(45),
      I5 => instr_rdcycleh,
      O => \reg_out[13]_i_3_n_0\
    );
\reg_out[13]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \reg_out[13]_i_6_n_0\,
      I1 => \reg_out[13]_i_7_n_0\,
      I2 => \^cpu_state_reg[6]_0\(3),
      I3 => \timer[31]_i_5_n_0\,
      I4 => reg_out1(13),
      O => \reg_out[13]_i_4_n_0\
    );
\reg_out[13]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => count_instr_reg(45),
      I1 => instr_rdinstrh,
      I2 => count_instr_reg(13),
      I3 => instr_rdinstr,
      O => \reg_out[13]_i_5_n_0\
    );
\reg_out[13]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \reg_out_reg[16]_i_7_n_7\,
      I1 => \^cpu_state_reg[6]_0\(2),
      I2 => \^cpu_state_reg[6]_0\(4),
      I3 => irq_pending(13),
      I4 => \reg_out[13]_i_8_n_0\,
      O => \reg_out[13]_i_6_n_0\
    );
\reg_out[13]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \reg_out[31]_i_13_n_0\,
      I1 => instr_maskirq,
      I2 => \irq_mask_reg_n_0_[13]\,
      I3 => instr_timer,
      I4 => \timer_reg_n_0_[13]\,
      O => \reg_out[13]_i_7_n_0\
    );
\reg_out[13]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAA8000"
    )
        port map (
      I0 => \reg_out[14]_i_10_n_0\,
      I1 => mem_axi_rdata(29),
      I2 => \reg_op1_reg_n_0_[1]\,
      I3 => \mem_wordsize_reg_n_0_[0]\,
      I4 => mem_axi_rdata(13),
      O => \reg_out[13]_i_8_n_0\
    );
\reg_out[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[2]\,
      I1 => \reg_op1_reg_n_0_[14]\,
      I2 => \reg_out[14]_i_2_n_0\,
      I3 => \reg_out[14]_i_3_n_0\,
      I4 => \reg_out[14]_i_4_n_0\,
      I5 => \reg_out[14]_i_5_n_0\,
      O => reg_out(14)
    );
\reg_out[14]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => \mem_wordsize_reg_n_0_[1]\,
      I1 => \^cpu_state_reg[6]_0\(0),
      I2 => \^latched_is_lh_reg_0\,
      I3 => \^latched_is_lu_reg_0\,
      O => \reg_out[14]_i_10_n_0\
    );
\reg_out[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^latched_is_lb_reg_0\,
      I1 => mem_rdata_word(7),
      I2 => \^cpu_state_reg[6]_0\(0),
      O => \reg_out[14]_i_2_n_0\
    );
\reg_out[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA808080"
    )
        port map (
      I0 => \^cpu_state_reg[6]_0\(3),
      I1 => \timer_reg_n_0_[14]\,
      I2 => instr_timer,
      I3 => \irq_mask_reg_n_0_[14]\,
      I4 => instr_maskirq,
      O => \reg_out[14]_i_3_n_0\
    );
\reg_out[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \reg_out[15]_i_5_n_0\,
      I1 => \reg_out[14]_i_6_n_0\,
      I2 => count_cycle_reg(14),
      I3 => instr_rdcycle,
      I4 => count_cycle_reg(46),
      I5 => instr_rdcycleh,
      O => \reg_out[14]_i_4_n_0\
    );
\reg_out[14]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \reg_out[14]_i_7_n_0\,
      I1 => \reg_out[14]_i_8_n_0\,
      I2 => \^cpu_state_reg[6]_0\(3),
      I3 => \timer[31]_i_5_n_0\,
      I4 => reg_out1(14),
      O => \reg_out[14]_i_5_n_0\
    );
\reg_out[14]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => count_instr_reg(46),
      I1 => instr_rdinstrh,
      I2 => count_instr_reg(14),
      I3 => instr_rdinstr,
      O => \reg_out[14]_i_6_n_0\
    );
\reg_out[14]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \reg_out_reg[16]_i_7_n_6\,
      I1 => \^cpu_state_reg[6]_0\(2),
      I2 => \^cpu_state_reg[6]_0\(4),
      I3 => irq_pending(14),
      I4 => \reg_out[14]_i_9_n_0\,
      O => \reg_out[14]_i_7_n_0\
    );
\reg_out[14]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \reg_out[31]_i_13_n_0\,
      I1 => instr_maskirq,
      I2 => \irq_mask_reg_n_0_[14]\,
      I3 => instr_timer,
      I4 => \timer_reg_n_0_[14]\,
      O => \reg_out[14]_i_8_n_0\
    );
\reg_out[14]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAA8000"
    )
        port map (
      I0 => \reg_out[14]_i_10_n_0\,
      I1 => mem_axi_rdata(30),
      I2 => \reg_op1_reg_n_0_[1]\,
      I3 => \mem_wordsize_reg_n_0_[0]\,
      I4 => mem_axi_rdata(14),
      O => \reg_out[14]_i_9_n_0\
    );
\reg_out[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[2]\,
      I1 => \reg_op1_reg_n_0_[15]\,
      I2 => \reg_out[31]_i_4_n_0\,
      I3 => \reg_out[15]_i_2_n_0\,
      I4 => \reg_out[15]_i_3_n_0\,
      I5 => \reg_out[15]_i_4_n_0\,
      O => reg_out(15)
    );
\reg_out[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \mem_wordsize_reg_n_0_[0]\,
      I1 => \reg_op1_reg_n_0_[1]\,
      O => \reg_out[15]_i_10_n_0\
    );
\reg_out[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA808080"
    )
        port map (
      I0 => \^cpu_state_reg[6]_0\(3),
      I1 => \timer_reg_n_0_[15]\,
      I2 => instr_timer,
      I3 => \irq_mask_reg_n_0_[15]\,
      I4 => instr_maskirq,
      O => \reg_out[15]_i_2_n_0\
    );
\reg_out[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \reg_out[15]_i_5_n_0\,
      I1 => \reg_out[15]_i_6_n_0\,
      I2 => count_cycle_reg(15),
      I3 => instr_rdcycle,
      I4 => count_cycle_reg(47),
      I5 => instr_rdcycleh,
      O => \reg_out[15]_i_3_n_0\
    );
\reg_out[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \reg_out[15]_i_7_n_0\,
      I1 => \reg_out[15]_i_8_n_0\,
      I2 => \^cpu_state_reg[6]_0\(3),
      I3 => \timer[31]_i_5_n_0\,
      I4 => reg_out1(15),
      O => \reg_out[15]_i_4_n_0\
    );
\reg_out[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => instr_rdinstrh,
      I1 => instr_rdinstr,
      I2 => instr_rdcycleh,
      I3 => instr_rdcycle,
      I4 => \^cpu_state_reg[6]_0\(3),
      O => \reg_out[15]_i_5_n_0\
    );
\reg_out[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => count_instr_reg(47),
      I1 => instr_rdinstrh,
      I2 => count_instr_reg(15),
      I3 => instr_rdinstr,
      O => \reg_out[15]_i_6_n_0\
    );
\reg_out[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \reg_out_reg[16]_i_7_n_5\,
      I1 => \^cpu_state_reg[6]_0\(2),
      I2 => \^cpu_state_reg[6]_0\(4),
      I3 => irq_pending(15),
      I4 => \reg_out[15]_i_9_n_0\,
      O => \reg_out[15]_i_7_n_0\
    );
\reg_out[15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \reg_out[31]_i_13_n_0\,
      I1 => instr_maskirq,
      I2 => \irq_mask_reg_n_0_[15]\,
      I3 => instr_timer,
      I4 => \timer_reg_n_0_[15]\,
      O => \reg_out[15]_i_8_n_0\
    );
\reg_out[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040400000004000"
    )
        port map (
      I0 => \mem_wordsize_reg_n_0_[1]\,
      I1 => \^latched_is_lu_reg_0\,
      I2 => \^cpu_state_reg[6]_0\(0),
      I3 => mem_axi_rdata(31),
      I4 => \reg_out[15]_i_10_n_0\,
      I5 => mem_axi_rdata(15),
      O => \reg_out[15]_i_9_n_0\
    );
\reg_out[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \reg_out[16]_i_2_n_0\,
      I1 => \reg_out[16]_i_3_n_0\,
      I2 => \cpu_state_reg_n_0_[2]\,
      I3 => \reg_op1_reg_n_0_[16]\,
      I4 => \reg_out[31]_i_4_n_0\,
      I5 => \reg_out[16]_i_4_n_0\,
      O => reg_out(16)
    );
\reg_out[16]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[16]\,
      I1 => decoded_imm(16),
      O => \reg_out[16]_i_10_n_0\
    );
\reg_out[16]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[15]\,
      I1 => decoded_imm(15),
      O => \reg_out[16]_i_11_n_0\
    );
\reg_out[16]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[14]\,
      I1 => decoded_imm(14),
      O => \reg_out[16]_i_12_n_0\
    );
\reg_out[16]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[13]\,
      I1 => decoded_imm(13),
      O => \reg_out[16]_i_13_n_0\
    );
\reg_out[16]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[12]\,
      I1 => decoded_imm(12),
      O => \reg_out[16]_i_14_n_0\
    );
\reg_out[16]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[11]\,
      I1 => decoded_imm(11),
      O => \reg_out[16]_i_15_n_0\
    );
\reg_out[16]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[10]\,
      I1 => decoded_imm(10),
      O => \reg_out[16]_i_16_n_0\
    );
\reg_out[16]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[9]\,
      I1 => decoded_imm(9),
      O => \reg_out[16]_i_17_n_0\
    );
\reg_out[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8880000"
    )
        port map (
      I0 => \timer_reg_n_0_[16]\,
      I1 => instr_timer,
      I2 => \irq_mask_reg_n_0_[16]\,
      I3 => instr_maskirq,
      I4 => \^cpu_state_reg[6]_0\(3),
      I5 => \reg_out[16]_i_5_n_0\,
      O => \reg_out[16]_i_2_n_0\
    );
\reg_out[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
        port map (
      I0 => \reg_out[16]_i_6_n_0\,
      I1 => \^cpu_state_reg[6]_0\(3),
      I2 => \timer[31]_i_5_n_0\,
      I3 => reg_out1(16),
      I4 => mem_axi_rdata(16),
      I5 => \reg_out[31]_i_8_n_0\,
      O => \reg_out[16]_i_3_n_0\
    );
\reg_out[16]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => irq_pending(16),
      I1 => \^cpu_state_reg[6]_0\(4),
      I2 => \^cpu_state_reg[6]_0\(2),
      I3 => \reg_out_reg[16]_i_7_n_4\,
      O => \reg_out[16]_i_4_n_0\
    );
\reg_out[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \reg_out[15]_i_5_n_0\,
      I1 => \reg_out[16]_i_8_n_0\,
      I2 => count_cycle_reg(16),
      I3 => instr_rdcycle,
      I4 => count_cycle_reg(48),
      I5 => instr_rdcycleh,
      O => \reg_out[16]_i_5_n_0\
    );
\reg_out[16]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \reg_out[31]_i_13_n_0\,
      I1 => instr_maskirq,
      I2 => \irq_mask_reg_n_0_[16]\,
      I3 => instr_timer,
      I4 => \timer_reg_n_0_[16]\,
      O => \reg_out[16]_i_6_n_0\
    );
\reg_out[16]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => count_instr_reg(48),
      I1 => instr_rdinstrh,
      I2 => count_instr_reg(16),
      I3 => instr_rdinstr,
      O => \reg_out[16]_i_8_n_0\
    );
\reg_out[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \reg_out[17]_i_2_n_0\,
      I1 => \reg_out[17]_i_3_n_0\,
      I2 => \cpu_state_reg_n_0_[2]\,
      I3 => \reg_op1_reg_n_0_[17]\,
      I4 => \reg_out[31]_i_4_n_0\,
      I5 => \reg_out[17]_i_4_n_0\,
      O => reg_out(17)
    );
\reg_out[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8880000"
    )
        port map (
      I0 => \timer_reg_n_0_[17]\,
      I1 => instr_timer,
      I2 => \irq_mask_reg_n_0_[17]\,
      I3 => instr_maskirq,
      I4 => \^cpu_state_reg[6]_0\(3),
      I5 => \reg_out[17]_i_5_n_0\,
      O => \reg_out[17]_i_2_n_0\
    );
\reg_out[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
        port map (
      I0 => \reg_out[17]_i_6_n_0\,
      I1 => \^cpu_state_reg[6]_0\(3),
      I2 => \timer[31]_i_5_n_0\,
      I3 => reg_out1(17),
      I4 => mem_axi_rdata(17),
      I5 => \reg_out[31]_i_8_n_0\,
      O => \reg_out[17]_i_3_n_0\
    );
\reg_out[17]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => irq_pending(17),
      I1 => \^cpu_state_reg[6]_0\(4),
      I2 => \^cpu_state_reg[6]_0\(2),
      I3 => \reg_out_reg[20]_i_7_n_7\,
      O => \reg_out[17]_i_4_n_0\
    );
\reg_out[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \reg_out[15]_i_5_n_0\,
      I1 => \reg_out[17]_i_7_n_0\,
      I2 => count_cycle_reg(17),
      I3 => instr_rdcycle,
      I4 => count_cycle_reg(49),
      I5 => instr_rdcycleh,
      O => \reg_out[17]_i_5_n_0\
    );
\reg_out[17]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \reg_out[31]_i_13_n_0\,
      I1 => instr_maskirq,
      I2 => \irq_mask_reg_n_0_[17]\,
      I3 => instr_timer,
      I4 => \timer_reg_n_0_[17]\,
      O => \reg_out[17]_i_6_n_0\
    );
\reg_out[17]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => count_instr_reg(49),
      I1 => instr_rdinstrh,
      I2 => count_instr_reg(17),
      I3 => instr_rdinstr,
      O => \reg_out[17]_i_7_n_0\
    );
\reg_out[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \reg_out[18]_i_2_n_0\,
      I1 => \reg_out[18]_i_3_n_0\,
      I2 => \cpu_state_reg_n_0_[2]\,
      I3 => \reg_op1_reg_n_0_[18]\,
      I4 => \reg_out[31]_i_4_n_0\,
      I5 => \reg_out[18]_i_4_n_0\,
      O => reg_out(18)
    );
\reg_out[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8880000"
    )
        port map (
      I0 => \timer_reg_n_0_[18]\,
      I1 => instr_timer,
      I2 => \irq_mask_reg_n_0_[18]\,
      I3 => instr_maskirq,
      I4 => \^cpu_state_reg[6]_0\(3),
      I5 => \reg_out[18]_i_5_n_0\,
      O => \reg_out[18]_i_2_n_0\
    );
\reg_out[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
        port map (
      I0 => \reg_out[18]_i_6_n_0\,
      I1 => \^cpu_state_reg[6]_0\(3),
      I2 => \timer[31]_i_5_n_0\,
      I3 => reg_out1(18),
      I4 => mem_axi_rdata(18),
      I5 => \reg_out[31]_i_8_n_0\,
      O => \reg_out[18]_i_3_n_0\
    );
\reg_out[18]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => irq_pending(18),
      I1 => \^cpu_state_reg[6]_0\(4),
      I2 => \^cpu_state_reg[6]_0\(2),
      I3 => \reg_out_reg[20]_i_7_n_6\,
      O => \reg_out[18]_i_4_n_0\
    );
\reg_out[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \reg_out[15]_i_5_n_0\,
      I1 => \reg_out[18]_i_7_n_0\,
      I2 => count_cycle_reg(18),
      I3 => instr_rdcycle,
      I4 => count_cycle_reg(50),
      I5 => instr_rdcycleh,
      O => \reg_out[18]_i_5_n_0\
    );
\reg_out[18]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \reg_out[31]_i_13_n_0\,
      I1 => instr_maskirq,
      I2 => \irq_mask_reg_n_0_[18]\,
      I3 => instr_timer,
      I4 => \timer_reg_n_0_[18]\,
      O => \reg_out[18]_i_6_n_0\
    );
\reg_out[18]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => count_instr_reg(50),
      I1 => instr_rdinstrh,
      I2 => count_instr_reg(18),
      I3 => instr_rdinstr,
      O => \reg_out[18]_i_7_n_0\
    );
\reg_out[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \reg_out[19]_i_2_n_0\,
      I1 => \reg_out[19]_i_3_n_0\,
      I2 => \cpu_state_reg_n_0_[2]\,
      I3 => \reg_op1_reg_n_0_[19]\,
      I4 => \reg_out[31]_i_4_n_0\,
      I5 => \reg_out[19]_i_4_n_0\,
      O => reg_out(19)
    );
\reg_out[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8880000"
    )
        port map (
      I0 => \timer_reg_n_0_[19]\,
      I1 => instr_timer,
      I2 => \irq_mask_reg_n_0_[19]\,
      I3 => instr_maskirq,
      I4 => \^cpu_state_reg[6]_0\(3),
      I5 => \reg_out[19]_i_5_n_0\,
      O => \reg_out[19]_i_2_n_0\
    );
\reg_out[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
        port map (
      I0 => \reg_out[19]_i_6_n_0\,
      I1 => \^cpu_state_reg[6]_0\(3),
      I2 => \timer[31]_i_5_n_0\,
      I3 => reg_out1(19),
      I4 => mem_axi_rdata(19),
      I5 => \reg_out[31]_i_8_n_0\,
      O => \reg_out[19]_i_3_n_0\
    );
\reg_out[19]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => irq_pending(19),
      I1 => \^cpu_state_reg[6]_0\(4),
      I2 => \^cpu_state_reg[6]_0\(2),
      I3 => \reg_out_reg[20]_i_7_n_5\,
      O => \reg_out[19]_i_4_n_0\
    );
\reg_out[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \reg_out[15]_i_5_n_0\,
      I1 => \reg_out[19]_i_7_n_0\,
      I2 => count_cycle_reg(19),
      I3 => instr_rdcycle,
      I4 => count_cycle_reg(51),
      I5 => instr_rdcycleh,
      O => \reg_out[19]_i_5_n_0\
    );
\reg_out[19]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \reg_out[31]_i_13_n_0\,
      I1 => instr_maskirq,
      I2 => \irq_mask_reg_n_0_[19]\,
      I3 => instr_timer,
      I4 => \timer_reg_n_0_[19]\,
      O => \reg_out[19]_i_6_n_0\
    );
\reg_out[19]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => count_instr_reg(51),
      I1 => instr_rdinstrh,
      I2 => count_instr_reg(19),
      I3 => instr_rdinstr,
      O => \reg_out[19]_i_7_n_0\
    );
\reg_out[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
        port map (
      I0 => irq_pending(1),
      I1 => \^cpu_state_reg[6]_0\(4),
      I2 => \reg_out[1]_i_2_n_0\,
      I3 => \reg_out[1]_i_3_n_0\,
      I4 => \reg_out[1]_i_4_n_0\,
      I5 => \reg_out[1]_i_5_n_0\,
      O => reg_out(1)
    );
\reg_out[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8880000"
    )
        port map (
      I0 => instr_maskirq,
      I1 => \irq_mask_reg_n_0_[1]\,
      I2 => instr_timer,
      I3 => \timer_reg_n_0_[1]\,
      I4 => \^cpu_state_reg[6]_0\(3),
      O => \reg_out[1]_i_2_n_0\
    );
\reg_out[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[1]\,
      I1 => \cpu_state_reg_n_0_[2]\,
      I2 => \reg_out_reg[4]_i_6_n_7\,
      I3 => \^cpu_state_reg[6]_0\(2),
      I4 => reg_out1(1),
      I5 => \reg_out[7]_i_6_n_0\,
      O => \reg_out[1]_i_3_n_0\
    );
\reg_out[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \reg_out[6]_i_6_n_0\,
      I1 => \reg_out[1]_i_6_n_0\,
      I2 => mem_axi_rdata(25),
      I3 => \reg_out[6]_i_8_n_0\,
      I4 => mem_axi_rdata(17),
      I5 => \reg_out[6]_i_9_n_0\,
      O => \reg_out[1]_i_4_n_0\
    );
\reg_out[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \reg_out[15]_i_5_n_0\,
      I1 => \reg_out[1]_i_7_n_0\,
      I2 => count_cycle_reg(1),
      I3 => instr_rdcycle,
      I4 => count_cycle_reg(33),
      I5 => instr_rdcycleh,
      O => \reg_out[1]_i_5_n_0\
    );
\reg_out[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000CACACCCCC"
    )
        port map (
      I0 => mem_axi_rdata(9),
      I1 => mem_axi_rdata(1),
      I2 => \mem_wordsize_reg_n_0_[1]\,
      I3 => \mem_wordsize_reg_n_0_[0]\,
      I4 => \reg_op1_reg_n_0_[0]\,
      I5 => \reg_op1_reg_n_0_[1]\,
      O => \reg_out[1]_i_6_n_0\
    );
\reg_out[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => count_instr_reg(33),
      I1 => instr_rdinstrh,
      I2 => count_instr_reg(1),
      I3 => instr_rdinstr,
      O => \reg_out[1]_i_7_n_0\
    );
\reg_out[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \reg_out[20]_i_2_n_0\,
      I1 => \reg_out[20]_i_3_n_0\,
      I2 => \cpu_state_reg_n_0_[2]\,
      I3 => \reg_op1_reg_n_0_[20]\,
      I4 => \reg_out[31]_i_4_n_0\,
      I5 => \reg_out[20]_i_4_n_0\,
      O => reg_out(20)
    );
\reg_out[20]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[19]\,
      I1 => decoded_imm(19),
      O => \reg_out[20]_i_10_n_0\
    );
\reg_out[20]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[18]\,
      I1 => decoded_imm(18),
      O => \reg_out[20]_i_11_n_0\
    );
\reg_out[20]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[17]\,
      I1 => decoded_imm(17),
      O => \reg_out[20]_i_12_n_0\
    );
\reg_out[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8880000"
    )
        port map (
      I0 => \timer_reg_n_0_[20]\,
      I1 => instr_timer,
      I2 => \irq_mask_reg_n_0_[20]\,
      I3 => instr_maskirq,
      I4 => \^cpu_state_reg[6]_0\(3),
      I5 => \reg_out[20]_i_5_n_0\,
      O => \reg_out[20]_i_2_n_0\
    );
\reg_out[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
        port map (
      I0 => \reg_out[20]_i_6_n_0\,
      I1 => \^cpu_state_reg[6]_0\(3),
      I2 => \timer[31]_i_5_n_0\,
      I3 => reg_out1(20),
      I4 => mem_axi_rdata(20),
      I5 => \reg_out[31]_i_8_n_0\,
      O => \reg_out[20]_i_3_n_0\
    );
\reg_out[20]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => irq_pending(20),
      I1 => \^cpu_state_reg[6]_0\(4),
      I2 => \^cpu_state_reg[6]_0\(2),
      I3 => \reg_out_reg[20]_i_7_n_4\,
      O => \reg_out[20]_i_4_n_0\
    );
\reg_out[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \reg_out[15]_i_5_n_0\,
      I1 => \reg_out[20]_i_8_n_0\,
      I2 => count_cycle_reg(20),
      I3 => instr_rdcycle,
      I4 => count_cycle_reg(52),
      I5 => instr_rdcycleh,
      O => \reg_out[20]_i_5_n_0\
    );
\reg_out[20]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \reg_out[31]_i_13_n_0\,
      I1 => instr_maskirq,
      I2 => \irq_mask_reg_n_0_[20]\,
      I3 => instr_timer,
      I4 => \timer_reg_n_0_[20]\,
      O => \reg_out[20]_i_6_n_0\
    );
\reg_out[20]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => count_instr_reg(52),
      I1 => instr_rdinstrh,
      I2 => count_instr_reg(20),
      I3 => instr_rdinstr,
      O => \reg_out[20]_i_8_n_0\
    );
\reg_out[20]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[20]\,
      I1 => decoded_imm(20),
      O => \reg_out[20]_i_9_n_0\
    );
\reg_out[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \reg_out[21]_i_2_n_0\,
      I1 => \reg_out[21]_i_3_n_0\,
      I2 => \cpu_state_reg_n_0_[2]\,
      I3 => \reg_op1_reg_n_0_[21]\,
      I4 => \reg_out[31]_i_4_n_0\,
      I5 => \reg_out[21]_i_4_n_0\,
      O => reg_out(21)
    );
\reg_out[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8880000"
    )
        port map (
      I0 => \timer_reg_n_0_[21]\,
      I1 => instr_timer,
      I2 => \irq_mask_reg_n_0_[21]\,
      I3 => instr_maskirq,
      I4 => \^cpu_state_reg[6]_0\(3),
      I5 => \reg_out[21]_i_5_n_0\,
      O => \reg_out[21]_i_2_n_0\
    );
\reg_out[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
        port map (
      I0 => \reg_out[21]_i_6_n_0\,
      I1 => \^cpu_state_reg[6]_0\(3),
      I2 => \timer[31]_i_5_n_0\,
      I3 => reg_out1(21),
      I4 => mem_axi_rdata(21),
      I5 => \reg_out[31]_i_8_n_0\,
      O => \reg_out[21]_i_3_n_0\
    );
\reg_out[21]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => irq_pending(21),
      I1 => \^cpu_state_reg[6]_0\(4),
      I2 => \^cpu_state_reg[6]_0\(2),
      I3 => \reg_out_reg[24]_i_7_n_7\,
      O => \reg_out[21]_i_4_n_0\
    );
\reg_out[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \reg_out[15]_i_5_n_0\,
      I1 => \reg_out[21]_i_7_n_0\,
      I2 => count_cycle_reg(21),
      I3 => instr_rdcycle,
      I4 => count_cycle_reg(53),
      I5 => instr_rdcycleh,
      O => \reg_out[21]_i_5_n_0\
    );
\reg_out[21]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \reg_out[31]_i_13_n_0\,
      I1 => instr_maskirq,
      I2 => \irq_mask_reg_n_0_[21]\,
      I3 => instr_timer,
      I4 => \timer_reg_n_0_[21]\,
      O => \reg_out[21]_i_6_n_0\
    );
\reg_out[21]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => count_instr_reg(53),
      I1 => instr_rdinstrh,
      I2 => count_instr_reg(21),
      I3 => instr_rdinstr,
      O => \reg_out[21]_i_7_n_0\
    );
\reg_out[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \reg_out[22]_i_2_n_0\,
      I1 => \reg_out[22]_i_3_n_0\,
      I2 => \cpu_state_reg_n_0_[2]\,
      I3 => \reg_op1_reg_n_0_[22]\,
      I4 => \reg_out[31]_i_4_n_0\,
      I5 => \reg_out[22]_i_4_n_0\,
      O => reg_out(22)
    );
\reg_out[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8880000"
    )
        port map (
      I0 => \timer_reg_n_0_[22]\,
      I1 => instr_timer,
      I2 => \irq_mask_reg_n_0_[22]\,
      I3 => instr_maskirq,
      I4 => \^cpu_state_reg[6]_0\(3),
      I5 => \reg_out[22]_i_5_n_0\,
      O => \reg_out[22]_i_2_n_0\
    );
\reg_out[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
        port map (
      I0 => \reg_out[22]_i_6_n_0\,
      I1 => \^cpu_state_reg[6]_0\(3),
      I2 => \timer[31]_i_5_n_0\,
      I3 => reg_out1(22),
      I4 => mem_axi_rdata(22),
      I5 => \reg_out[31]_i_8_n_0\,
      O => \reg_out[22]_i_3_n_0\
    );
\reg_out[22]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => irq_pending(22),
      I1 => \^cpu_state_reg[6]_0\(4),
      I2 => \^cpu_state_reg[6]_0\(2),
      I3 => \reg_out_reg[24]_i_7_n_6\,
      O => \reg_out[22]_i_4_n_0\
    );
\reg_out[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \reg_out[15]_i_5_n_0\,
      I1 => \reg_out[22]_i_7_n_0\,
      I2 => count_cycle_reg(22),
      I3 => instr_rdcycle,
      I4 => count_cycle_reg(54),
      I5 => instr_rdcycleh,
      O => \reg_out[22]_i_5_n_0\
    );
\reg_out[22]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \reg_out[31]_i_13_n_0\,
      I1 => instr_maskirq,
      I2 => \irq_mask_reg_n_0_[22]\,
      I3 => instr_timer,
      I4 => \timer_reg_n_0_[22]\,
      O => \reg_out[22]_i_6_n_0\
    );
\reg_out[22]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => count_instr_reg(54),
      I1 => instr_rdinstrh,
      I2 => count_instr_reg(22),
      I3 => instr_rdinstr,
      O => \reg_out[22]_i_7_n_0\
    );
\reg_out[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \reg_out[23]_i_2_n_0\,
      I1 => \reg_out[23]_i_3_n_0\,
      I2 => \cpu_state_reg_n_0_[2]\,
      I3 => \reg_op1_reg_n_0_[23]\,
      I4 => \reg_out[31]_i_4_n_0\,
      I5 => \reg_out[23]_i_4_n_0\,
      O => reg_out(23)
    );
\reg_out[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8880000"
    )
        port map (
      I0 => \timer_reg_n_0_[23]\,
      I1 => instr_timer,
      I2 => \irq_mask_reg_n_0_[23]\,
      I3 => instr_maskirq,
      I4 => \^cpu_state_reg[6]_0\(3),
      I5 => \reg_out[23]_i_5_n_0\,
      O => \reg_out[23]_i_2_n_0\
    );
\reg_out[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
        port map (
      I0 => \reg_out[23]_i_6_n_0\,
      I1 => \^cpu_state_reg[6]_0\(3),
      I2 => \timer[31]_i_5_n_0\,
      I3 => reg_out1(23),
      I4 => mem_axi_rdata(23),
      I5 => \reg_out[31]_i_8_n_0\,
      O => \reg_out[23]_i_3_n_0\
    );
\reg_out[23]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => irq_pending(23),
      I1 => \^cpu_state_reg[6]_0\(4),
      I2 => \^cpu_state_reg[6]_0\(2),
      I3 => \reg_out_reg[24]_i_7_n_5\,
      O => \reg_out[23]_i_4_n_0\
    );
\reg_out[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \reg_out[15]_i_5_n_0\,
      I1 => \reg_out[23]_i_7_n_0\,
      I2 => count_cycle_reg(23),
      I3 => instr_rdcycle,
      I4 => count_cycle_reg(55),
      I5 => instr_rdcycleh,
      O => \reg_out[23]_i_5_n_0\
    );
\reg_out[23]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \reg_out[31]_i_13_n_0\,
      I1 => instr_maskirq,
      I2 => \irq_mask_reg_n_0_[23]\,
      I3 => instr_timer,
      I4 => \timer_reg_n_0_[23]\,
      O => \reg_out[23]_i_6_n_0\
    );
\reg_out[23]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => count_instr_reg(55),
      I1 => instr_rdinstrh,
      I2 => count_instr_reg(23),
      I3 => instr_rdinstr,
      O => \reg_out[23]_i_7_n_0\
    );
\reg_out[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \reg_out[24]_i_2_n_0\,
      I1 => \reg_out[24]_i_3_n_0\,
      I2 => \cpu_state_reg_n_0_[2]\,
      I3 => \reg_op1_reg_n_0_[24]\,
      I4 => \reg_out[31]_i_4_n_0\,
      I5 => \reg_out[24]_i_4_n_0\,
      O => reg_out(24)
    );
\reg_out[24]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[23]\,
      I1 => decoded_imm(23),
      O => \reg_out[24]_i_10_n_0\
    );
\reg_out[24]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[22]\,
      I1 => decoded_imm(22),
      O => \reg_out[24]_i_11_n_0\
    );
\reg_out[24]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[21]\,
      I1 => decoded_imm(21),
      O => \reg_out[24]_i_12_n_0\
    );
\reg_out[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8880000"
    )
        port map (
      I0 => \timer_reg_n_0_[24]\,
      I1 => instr_timer,
      I2 => \irq_mask_reg_n_0_[24]\,
      I3 => instr_maskirq,
      I4 => \^cpu_state_reg[6]_0\(3),
      I5 => \reg_out[24]_i_5_n_0\,
      O => \reg_out[24]_i_2_n_0\
    );
\reg_out[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
        port map (
      I0 => \reg_out[24]_i_6_n_0\,
      I1 => \^cpu_state_reg[6]_0\(3),
      I2 => \timer[31]_i_5_n_0\,
      I3 => reg_out1(24),
      I4 => mem_axi_rdata(24),
      I5 => \reg_out[31]_i_8_n_0\,
      O => \reg_out[24]_i_3_n_0\
    );
\reg_out[24]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => irq_pending(24),
      I1 => \^cpu_state_reg[6]_0\(4),
      I2 => \^cpu_state_reg[6]_0\(2),
      I3 => \reg_out_reg[24]_i_7_n_4\,
      O => \reg_out[24]_i_4_n_0\
    );
\reg_out[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \reg_out[15]_i_5_n_0\,
      I1 => \reg_out[24]_i_8_n_0\,
      I2 => count_cycle_reg(24),
      I3 => instr_rdcycle,
      I4 => count_cycle_reg(56),
      I5 => instr_rdcycleh,
      O => \reg_out[24]_i_5_n_0\
    );
\reg_out[24]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \reg_out[31]_i_13_n_0\,
      I1 => instr_maskirq,
      I2 => \irq_mask_reg_n_0_[24]\,
      I3 => instr_timer,
      I4 => \timer_reg_n_0_[24]\,
      O => \reg_out[24]_i_6_n_0\
    );
\reg_out[24]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => count_instr_reg(56),
      I1 => instr_rdinstrh,
      I2 => count_instr_reg(24),
      I3 => instr_rdinstr,
      O => \reg_out[24]_i_8_n_0\
    );
\reg_out[24]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[24]\,
      I1 => decoded_imm(24),
      O => \reg_out[24]_i_9_n_0\
    );
\reg_out[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \reg_out[25]_i_2_n_0\,
      I1 => \reg_out[25]_i_3_n_0\,
      I2 => \cpu_state_reg_n_0_[2]\,
      I3 => \reg_op1_reg_n_0_[25]\,
      I4 => \reg_out[31]_i_4_n_0\,
      I5 => \reg_out[25]_i_4_n_0\,
      O => reg_out(25)
    );
\reg_out[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8880000"
    )
        port map (
      I0 => \timer_reg_n_0_[25]\,
      I1 => instr_timer,
      I2 => \irq_mask_reg_n_0_[25]\,
      I3 => instr_maskirq,
      I4 => \^cpu_state_reg[6]_0\(3),
      I5 => \reg_out[25]_i_5_n_0\,
      O => \reg_out[25]_i_2_n_0\
    );
\reg_out[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
        port map (
      I0 => \reg_out[25]_i_6_n_0\,
      I1 => \^cpu_state_reg[6]_0\(3),
      I2 => \timer[31]_i_5_n_0\,
      I3 => reg_out1(25),
      I4 => mem_axi_rdata(25),
      I5 => \reg_out[31]_i_8_n_0\,
      O => \reg_out[25]_i_3_n_0\
    );
\reg_out[25]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => irq_pending(25),
      I1 => \^cpu_state_reg[6]_0\(4),
      I2 => \^cpu_state_reg[6]_0\(2),
      I3 => \reg_out_reg[28]_i_7_n_7\,
      O => \reg_out[25]_i_4_n_0\
    );
\reg_out[25]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \reg_out[15]_i_5_n_0\,
      I1 => \reg_out[25]_i_7_n_0\,
      I2 => count_cycle_reg(25),
      I3 => instr_rdcycle,
      I4 => count_cycle_reg(57),
      I5 => instr_rdcycleh,
      O => \reg_out[25]_i_5_n_0\
    );
\reg_out[25]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \reg_out[31]_i_13_n_0\,
      I1 => instr_maskirq,
      I2 => \irq_mask_reg_n_0_[25]\,
      I3 => instr_timer,
      I4 => \timer_reg_n_0_[25]\,
      O => \reg_out[25]_i_6_n_0\
    );
\reg_out[25]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => count_instr_reg(57),
      I1 => instr_rdinstrh,
      I2 => count_instr_reg(25),
      I3 => instr_rdinstr,
      O => \reg_out[25]_i_7_n_0\
    );
\reg_out[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \reg_out[26]_i_2_n_0\,
      I1 => \reg_out[26]_i_3_n_0\,
      I2 => \cpu_state_reg_n_0_[2]\,
      I3 => \reg_op1_reg_n_0_[26]\,
      I4 => \reg_out[31]_i_4_n_0\,
      I5 => \reg_out[26]_i_4_n_0\,
      O => reg_out(26)
    );
\reg_out[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8880000"
    )
        port map (
      I0 => \timer_reg_n_0_[26]\,
      I1 => instr_timer,
      I2 => \irq_mask_reg_n_0_[26]\,
      I3 => instr_maskirq,
      I4 => \^cpu_state_reg[6]_0\(3),
      I5 => \reg_out[26]_i_5_n_0\,
      O => \reg_out[26]_i_2_n_0\
    );
\reg_out[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
        port map (
      I0 => \reg_out[26]_i_6_n_0\,
      I1 => \^cpu_state_reg[6]_0\(3),
      I2 => \timer[31]_i_5_n_0\,
      I3 => reg_out1(26),
      I4 => mem_axi_rdata(26),
      I5 => \reg_out[31]_i_8_n_0\,
      O => \reg_out[26]_i_3_n_0\
    );
\reg_out[26]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => irq_pending(26),
      I1 => \^cpu_state_reg[6]_0\(4),
      I2 => \^cpu_state_reg[6]_0\(2),
      I3 => \reg_out_reg[28]_i_7_n_6\,
      O => \reg_out[26]_i_4_n_0\
    );
\reg_out[26]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \reg_out[15]_i_5_n_0\,
      I1 => \reg_out[26]_i_7_n_0\,
      I2 => count_cycle_reg(26),
      I3 => instr_rdcycle,
      I4 => count_cycle_reg(58),
      I5 => instr_rdcycleh,
      O => \reg_out[26]_i_5_n_0\
    );
\reg_out[26]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \reg_out[31]_i_13_n_0\,
      I1 => instr_maskirq,
      I2 => \irq_mask_reg_n_0_[26]\,
      I3 => instr_timer,
      I4 => \timer_reg_n_0_[26]\,
      O => \reg_out[26]_i_6_n_0\
    );
\reg_out[26]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => count_instr_reg(58),
      I1 => instr_rdinstrh,
      I2 => count_instr_reg(26),
      I3 => instr_rdinstr,
      O => \reg_out[26]_i_7_n_0\
    );
\reg_out[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \reg_out[27]_i_2_n_0\,
      I1 => \reg_out[27]_i_3_n_0\,
      I2 => \cpu_state_reg_n_0_[2]\,
      I3 => \reg_op1_reg_n_0_[27]\,
      I4 => \reg_out[31]_i_4_n_0\,
      I5 => \reg_out[27]_i_4_n_0\,
      O => reg_out(27)
    );
\reg_out[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8880000"
    )
        port map (
      I0 => \timer_reg_n_0_[27]\,
      I1 => instr_timer,
      I2 => \irq_mask_reg_n_0_[27]\,
      I3 => instr_maskirq,
      I4 => \^cpu_state_reg[6]_0\(3),
      I5 => \reg_out[27]_i_5_n_0\,
      O => \reg_out[27]_i_2_n_0\
    );
\reg_out[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
        port map (
      I0 => \reg_out[27]_i_6_n_0\,
      I1 => \^cpu_state_reg[6]_0\(3),
      I2 => \timer[31]_i_5_n_0\,
      I3 => reg_out1(27),
      I4 => mem_axi_rdata(27),
      I5 => \reg_out[31]_i_8_n_0\,
      O => \reg_out[27]_i_3_n_0\
    );
\reg_out[27]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => irq_pending(27),
      I1 => \^cpu_state_reg[6]_0\(4),
      I2 => \^cpu_state_reg[6]_0\(2),
      I3 => \reg_out_reg[28]_i_7_n_5\,
      O => \reg_out[27]_i_4_n_0\
    );
\reg_out[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \reg_out[15]_i_5_n_0\,
      I1 => \reg_out[27]_i_7_n_0\,
      I2 => count_cycle_reg(27),
      I3 => instr_rdcycle,
      I4 => count_cycle_reg(59),
      I5 => instr_rdcycleh,
      O => \reg_out[27]_i_5_n_0\
    );
\reg_out[27]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \reg_out[31]_i_13_n_0\,
      I1 => instr_maskirq,
      I2 => \irq_mask_reg_n_0_[27]\,
      I3 => instr_timer,
      I4 => \timer_reg_n_0_[27]\,
      O => \reg_out[27]_i_6_n_0\
    );
\reg_out[27]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => count_instr_reg(59),
      I1 => instr_rdinstrh,
      I2 => count_instr_reg(27),
      I3 => instr_rdinstr,
      O => \reg_out[27]_i_7_n_0\
    );
\reg_out[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \reg_out[28]_i_2_n_0\,
      I1 => \reg_out[28]_i_3_n_0\,
      I2 => \cpu_state_reg_n_0_[2]\,
      I3 => \reg_op1_reg_n_0_[28]\,
      I4 => \reg_out[31]_i_4_n_0\,
      I5 => \reg_out[28]_i_4_n_0\,
      O => reg_out(28)
    );
\reg_out[28]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[27]\,
      I1 => decoded_imm(27),
      O => \reg_out[28]_i_10_n_0\
    );
\reg_out[28]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[26]\,
      I1 => decoded_imm(26),
      O => \reg_out[28]_i_11_n_0\
    );
\reg_out[28]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[25]\,
      I1 => decoded_imm(25),
      O => \reg_out[28]_i_12_n_0\
    );
\reg_out[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8880000"
    )
        port map (
      I0 => \timer_reg_n_0_[28]\,
      I1 => instr_timer,
      I2 => \irq_mask_reg_n_0_[28]\,
      I3 => instr_maskirq,
      I4 => \^cpu_state_reg[6]_0\(3),
      I5 => \reg_out[28]_i_5_n_0\,
      O => \reg_out[28]_i_2_n_0\
    );
\reg_out[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
        port map (
      I0 => \reg_out[28]_i_6_n_0\,
      I1 => \^cpu_state_reg[6]_0\(3),
      I2 => \timer[31]_i_5_n_0\,
      I3 => reg_out1(28),
      I4 => mem_axi_rdata(28),
      I5 => \reg_out[31]_i_8_n_0\,
      O => \reg_out[28]_i_3_n_0\
    );
\reg_out[28]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => irq_pending(28),
      I1 => \^cpu_state_reg[6]_0\(4),
      I2 => \^cpu_state_reg[6]_0\(2),
      I3 => \reg_out_reg[28]_i_7_n_4\,
      O => \reg_out[28]_i_4_n_0\
    );
\reg_out[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \reg_out[15]_i_5_n_0\,
      I1 => \reg_out[28]_i_8_n_0\,
      I2 => count_cycle_reg(28),
      I3 => instr_rdcycle,
      I4 => count_cycle_reg(60),
      I5 => instr_rdcycleh,
      O => \reg_out[28]_i_5_n_0\
    );
\reg_out[28]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \reg_out[31]_i_13_n_0\,
      I1 => instr_maskirq,
      I2 => \irq_mask_reg_n_0_[28]\,
      I3 => instr_timer,
      I4 => \timer_reg_n_0_[28]\,
      O => \reg_out[28]_i_6_n_0\
    );
\reg_out[28]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => count_instr_reg(60),
      I1 => instr_rdinstrh,
      I2 => count_instr_reg(28),
      I3 => instr_rdinstr,
      O => \reg_out[28]_i_8_n_0\
    );
\reg_out[28]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[28]\,
      I1 => decoded_imm(28),
      O => \reg_out[28]_i_9_n_0\
    );
\reg_out[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \reg_out[29]_i_2_n_0\,
      I1 => \reg_out[29]_i_3_n_0\,
      I2 => \cpu_state_reg_n_0_[2]\,
      I3 => \reg_op1_reg_n_0_[29]\,
      I4 => \reg_out[31]_i_4_n_0\,
      I5 => \reg_out[29]_i_4_n_0\,
      O => reg_out(29)
    );
\reg_out[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8880000"
    )
        port map (
      I0 => \timer_reg_n_0_[29]\,
      I1 => instr_timer,
      I2 => \irq_mask_reg_n_0_[29]\,
      I3 => instr_maskirq,
      I4 => \^cpu_state_reg[6]_0\(3),
      I5 => \reg_out[29]_i_5_n_0\,
      O => \reg_out[29]_i_2_n_0\
    );
\reg_out[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
        port map (
      I0 => \reg_out[29]_i_6_n_0\,
      I1 => \^cpu_state_reg[6]_0\(3),
      I2 => \timer[31]_i_5_n_0\,
      I3 => reg_out1(29),
      I4 => mem_axi_rdata(29),
      I5 => \reg_out[31]_i_8_n_0\,
      O => \reg_out[29]_i_3_n_0\
    );
\reg_out[29]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => irq_pending(29),
      I1 => \^cpu_state_reg[6]_0\(4),
      I2 => \^cpu_state_reg[6]_0\(2),
      I3 => \reg_out_reg[31]_i_11_n_7\,
      O => \reg_out[29]_i_4_n_0\
    );
\reg_out[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \reg_out[15]_i_5_n_0\,
      I1 => \reg_out[29]_i_7_n_0\,
      I2 => count_cycle_reg(29),
      I3 => instr_rdcycle,
      I4 => count_cycle_reg(61),
      I5 => instr_rdcycleh,
      O => \reg_out[29]_i_5_n_0\
    );
\reg_out[29]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \reg_out[31]_i_13_n_0\,
      I1 => instr_maskirq,
      I2 => \irq_mask_reg_n_0_[29]\,
      I3 => instr_timer,
      I4 => \timer_reg_n_0_[29]\,
      O => \reg_out[29]_i_6_n_0\
    );
\reg_out[29]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => count_instr_reg(61),
      I1 => instr_rdinstrh,
      I2 => count_instr_reg(29),
      I3 => instr_rdinstr,
      O => \reg_out[29]_i_7_n_0\
    );
\reg_out[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
        port map (
      I0 => irq_pending(2),
      I1 => \^cpu_state_reg[6]_0\(4),
      I2 => \reg_out[2]_i_2_n_0\,
      I3 => \reg_out[2]_i_3_n_0\,
      I4 => \reg_out[2]_i_4_n_0\,
      I5 => \reg_out[2]_i_5_n_0\,
      O => reg_out(2)
    );
\reg_out[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8880000"
    )
        port map (
      I0 => instr_maskirq,
      I1 => \irq_mask_reg_n_0_[2]\,
      I2 => instr_timer,
      I3 => \timer_reg_n_0_[2]\,
      I4 => \^cpu_state_reg[6]_0\(3),
      O => \reg_out[2]_i_2_n_0\
    );
\reg_out[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[2]\,
      I1 => \cpu_state_reg_n_0_[2]\,
      I2 => \reg_out_reg[4]_i_6_n_6\,
      I3 => \^cpu_state_reg[6]_0\(2),
      I4 => reg_out1(2),
      I5 => \reg_out[7]_i_6_n_0\,
      O => \reg_out[2]_i_3_n_0\
    );
\reg_out[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \reg_out[6]_i_6_n_0\,
      I1 => \reg_out[2]_i_6_n_0\,
      I2 => mem_axi_rdata(26),
      I3 => \reg_out[6]_i_8_n_0\,
      I4 => mem_axi_rdata(18),
      I5 => \reg_out[6]_i_9_n_0\,
      O => \reg_out[2]_i_4_n_0\
    );
\reg_out[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \reg_out[15]_i_5_n_0\,
      I1 => \reg_out[2]_i_7_n_0\,
      I2 => count_cycle_reg(2),
      I3 => instr_rdcycle,
      I4 => count_cycle_reg(34),
      I5 => instr_rdcycleh,
      O => \reg_out[2]_i_5_n_0\
    );
\reg_out[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000CACACCCCC"
    )
        port map (
      I0 => mem_axi_rdata(10),
      I1 => mem_axi_rdata(2),
      I2 => \mem_wordsize_reg_n_0_[1]\,
      I3 => \mem_wordsize_reg_n_0_[0]\,
      I4 => \reg_op1_reg_n_0_[0]\,
      I5 => \reg_op1_reg_n_0_[1]\,
      O => \reg_out[2]_i_6_n_0\
    );
\reg_out[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => count_instr_reg(34),
      I1 => instr_rdinstrh,
      I2 => count_instr_reg(2),
      I3 => instr_rdinstr,
      O => \reg_out[2]_i_7_n_0\
    );
\reg_out[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \reg_out[30]_i_2_n_0\,
      I1 => \reg_out[30]_i_3_n_0\,
      I2 => \cpu_state_reg_n_0_[2]\,
      I3 => \reg_op1_reg_n_0_[30]\,
      I4 => \reg_out[31]_i_4_n_0\,
      I5 => \reg_out[30]_i_4_n_0\,
      O => reg_out(30)
    );
\reg_out[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8880000"
    )
        port map (
      I0 => \timer_reg_n_0_[30]\,
      I1 => instr_timer,
      I2 => \irq_mask_reg_n_0_[30]\,
      I3 => instr_maskirq,
      I4 => \^cpu_state_reg[6]_0\(3),
      I5 => \reg_out[30]_i_5_n_0\,
      O => \reg_out[30]_i_2_n_0\
    );
\reg_out[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
        port map (
      I0 => \reg_out[30]_i_6_n_0\,
      I1 => \^cpu_state_reg[6]_0\(3),
      I2 => \timer[31]_i_5_n_0\,
      I3 => reg_out1(30),
      I4 => mem_axi_rdata(30),
      I5 => \reg_out[31]_i_8_n_0\,
      O => \reg_out[30]_i_3_n_0\
    );
\reg_out[30]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => irq_pending(30),
      I1 => \^cpu_state_reg[6]_0\(4),
      I2 => \^cpu_state_reg[6]_0\(2),
      I3 => \reg_out_reg[31]_i_11_n_6\,
      O => \reg_out[30]_i_4_n_0\
    );
\reg_out[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \reg_out[15]_i_5_n_0\,
      I1 => \reg_out[30]_i_7_n_0\,
      I2 => count_cycle_reg(30),
      I3 => instr_rdcycle,
      I4 => count_cycle_reg(62),
      I5 => instr_rdcycleh,
      O => \reg_out[30]_i_5_n_0\
    );
\reg_out[30]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \reg_out[31]_i_13_n_0\,
      I1 => instr_maskirq,
      I2 => \irq_mask_reg_n_0_[30]\,
      I3 => instr_timer,
      I4 => \timer_reg_n_0_[30]\,
      O => \reg_out[30]_i_6_n_0\
    );
\reg_out[30]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => count_instr_reg(62),
      I1 => instr_rdinstrh,
      I2 => count_instr_reg(30),
      I3 => instr_rdinstr,
      O => \reg_out[30]_i_7_n_0\
    );
\reg_out[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \reg_out[31]_i_2_n_0\,
      I1 => \reg_out[31]_i_3_n_0\,
      I2 => \cpu_state_reg_n_0_[2]\,
      I3 => \reg_op1_reg_n_0_[31]\,
      I4 => \reg_out[31]_i_4_n_0\,
      I5 => \reg_out[31]_i_5_n_0\,
      O => reg_out(31)
    );
\reg_out[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => mem_axi_rdata(15),
      I1 => \mem_wordsize_reg_n_0_[0]\,
      I2 => \reg_op1_reg_n_0_[1]\,
      I3 => mem_axi_rdata(31),
      O => \reg_out[31]_i_10_n_0\
    );
\reg_out[31]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => count_instr_reg(63),
      I1 => instr_rdinstrh,
      I2 => count_instr_reg(31),
      I3 => instr_rdinstr,
      O => \reg_out[31]_i_12_n_0\
    );
\reg_out[31]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^instr_retirq\,
      I1 => instr_getq,
      I2 => instr_setq,
      O => \reg_out[31]_i_13_n_0\
    );
\reg_out[31]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000CACACCCCC"
    )
        port map (
      I0 => mem_axi_rdata(15),
      I1 => mem_axi_rdata(7),
      I2 => \mem_wordsize_reg_n_0_[1]\,
      I3 => \mem_wordsize_reg_n_0_[0]\,
      I4 => \reg_op1_reg_n_0_[0]\,
      I5 => \reg_op1_reg_n_0_[1]\,
      O => \reg_out[31]_i_14_n_0\
    );
\reg_out[31]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[31]\,
      I1 => decoded_imm(31),
      O => \reg_out[31]_i_15_n_0\
    );
\reg_out[31]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[30]\,
      I1 => decoded_imm(30),
      O => \reg_out[31]_i_16_n_0\
    );
\reg_out[31]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[29]\,
      I1 => decoded_imm(29),
      O => \reg_out[31]_i_17_n_0\
    );
\reg_out[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8880000"
    )
        port map (
      I0 => \timer_reg_n_0_[31]\,
      I1 => instr_timer,
      I2 => \irq_mask_reg_n_0_[31]\,
      I3 => instr_maskirq,
      I4 => \^cpu_state_reg[6]_0\(3),
      I5 => \reg_out[31]_i_6_n_0\,
      O => \reg_out[31]_i_2_n_0\
    );
\reg_out[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
        port map (
      I0 => \reg_out[31]_i_7_n_0\,
      I1 => \^cpu_state_reg[6]_0\(3),
      I2 => \timer[31]_i_5_n_0\,
      I3 => reg_out1(31),
      I4 => mem_axi_rdata(31),
      I5 => \reg_out[31]_i_8_n_0\,
      O => \reg_out[31]_i_3_n_0\
    );
\reg_out[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F88888800000000"
    )
        port map (
      I0 => \^latched_is_lb_reg_0\,
      I1 => mem_rdata_word(7),
      I2 => \mem_wordsize_reg_n_0_[1]\,
      I3 => \^latched_is_lh_reg_0\,
      I4 => \reg_out[31]_i_10_n_0\,
      I5 => \^cpu_state_reg[6]_0\(0),
      O => \reg_out[31]_i_4_n_0\
    );
\reg_out[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => irq_pending(31),
      I1 => \^cpu_state_reg[6]_0\(4),
      I2 => \^cpu_state_reg[6]_0\(2),
      I3 => \reg_out_reg[31]_i_11_n_5\,
      O => \reg_out[31]_i_5_n_0\
    );
\reg_out[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \reg_out[15]_i_5_n_0\,
      I1 => \reg_out[31]_i_12_n_0\,
      I2 => count_cycle_reg(31),
      I3 => instr_rdcycle,
      I4 => count_cycle_reg(63),
      I5 => instr_rdcycleh,
      O => \reg_out[31]_i_6_n_0\
    );
\reg_out[31]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \reg_out[31]_i_13_n_0\,
      I1 => instr_maskirq,
      I2 => \irq_mask_reg_n_0_[31]\,
      I3 => instr_timer,
      I4 => \timer_reg_n_0_[31]\,
      O => \reg_out[31]_i_7_n_0\
    );
\reg_out[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \^cpu_state_reg[6]_0\(0),
      I1 => \^latched_is_lu_reg_0\,
      I2 => \mem_wordsize_reg_n_0_[0]\,
      I3 => \mem_wordsize_reg_n_0_[1]\,
      O => \reg_out[31]_i_8_n_0\
    );
\reg_out[31]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \reg_out[6]_i_9_n_0\,
      I1 => mem_axi_rdata(23),
      I2 => \reg_out[6]_i_8_n_0\,
      I3 => mem_axi_rdata(31),
      I4 => \reg_out[31]_i_14_n_0\,
      O => mem_rdata_word(7)
    );
\reg_out[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
        port map (
      I0 => irq_pending(3),
      I1 => \^cpu_state_reg[6]_0\(4),
      I2 => \reg_out[3]_i_2_n_0\,
      I3 => \reg_out[3]_i_3_n_0\,
      I4 => \reg_out[3]_i_4_n_0\,
      I5 => \reg_out[3]_i_5_n_0\,
      O => reg_out(3)
    );
\reg_out[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8880000"
    )
        port map (
      I0 => instr_maskirq,
      I1 => \irq_mask_reg_n_0_[3]\,
      I2 => instr_timer,
      I3 => \timer_reg_n_0_[3]\,
      I4 => \^cpu_state_reg[6]_0\(3),
      O => \reg_out[3]_i_2_n_0\
    );
\reg_out[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[3]\,
      I1 => \cpu_state_reg_n_0_[2]\,
      I2 => \reg_out_reg[4]_i_6_n_5\,
      I3 => \^cpu_state_reg[6]_0\(2),
      I4 => reg_out1(3),
      I5 => \reg_out[7]_i_6_n_0\,
      O => \reg_out[3]_i_3_n_0\
    );
\reg_out[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \reg_out[6]_i_6_n_0\,
      I1 => \reg_out[3]_i_6_n_0\,
      I2 => mem_axi_rdata(27),
      I3 => \reg_out[6]_i_8_n_0\,
      I4 => mem_axi_rdata(19),
      I5 => \reg_out[6]_i_9_n_0\,
      O => \reg_out[3]_i_4_n_0\
    );
\reg_out[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \reg_out[15]_i_5_n_0\,
      I1 => \reg_out[3]_i_7_n_0\,
      I2 => count_cycle_reg(3),
      I3 => instr_rdcycle,
      I4 => count_cycle_reg(35),
      I5 => instr_rdcycleh,
      O => \reg_out[3]_i_5_n_0\
    );
\reg_out[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000CACACCCCC"
    )
        port map (
      I0 => mem_axi_rdata(11),
      I1 => mem_axi_rdata(3),
      I2 => \mem_wordsize_reg_n_0_[1]\,
      I3 => \mem_wordsize_reg_n_0_[0]\,
      I4 => \reg_op1_reg_n_0_[0]\,
      I5 => \reg_op1_reg_n_0_[1]\,
      O => \reg_out[3]_i_6_n_0\
    );
\reg_out[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => count_instr_reg(35),
      I1 => instr_rdinstrh,
      I2 => count_instr_reg(3),
      I3 => instr_rdinstr,
      O => \reg_out[3]_i_7_n_0\
    );
\reg_out[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
        port map (
      I0 => irq_pending(4),
      I1 => \^cpu_state_reg[6]_0\(4),
      I2 => \reg_out[4]_i_2_n_0\,
      I3 => \reg_out[4]_i_3_n_0\,
      I4 => \reg_out[4]_i_4_n_0\,
      I5 => \reg_out[4]_i_5_n_0\,
      O => reg_out(4)
    );
\reg_out[4]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[3]\,
      I1 => decoded_imm(3),
      O => \reg_out[4]_i_10_n_0\
    );
\reg_out[4]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[2]\,
      I1 => decoded_imm(2),
      O => \reg_out[4]_i_11_n_0\
    );
\reg_out[4]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[1]\,
      I1 => decoded_imm(1),
      O => \reg_out[4]_i_12_n_0\
    );
\reg_out[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8880000"
    )
        port map (
      I0 => instr_maskirq,
      I1 => \irq_mask_reg_n_0_[4]\,
      I2 => instr_timer,
      I3 => \timer_reg_n_0_[4]\,
      I4 => \^cpu_state_reg[6]_0\(3),
      O => \reg_out[4]_i_2_n_0\
    );
\reg_out[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[4]\,
      I1 => \cpu_state_reg_n_0_[2]\,
      I2 => \reg_out_reg[4]_i_6_n_4\,
      I3 => \^cpu_state_reg[6]_0\(2),
      I4 => reg_out1(4),
      I5 => \reg_out[7]_i_6_n_0\,
      O => \reg_out[4]_i_3_n_0\
    );
\reg_out[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \reg_out[6]_i_6_n_0\,
      I1 => \reg_out[4]_i_7_n_0\,
      I2 => mem_axi_rdata(28),
      I3 => \reg_out[6]_i_8_n_0\,
      I4 => mem_axi_rdata(20),
      I5 => \reg_out[6]_i_9_n_0\,
      O => \reg_out[4]_i_4_n_0\
    );
\reg_out[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \reg_out[15]_i_5_n_0\,
      I1 => \reg_out[4]_i_8_n_0\,
      I2 => count_cycle_reg(4),
      I3 => instr_rdcycle,
      I4 => count_cycle_reg(36),
      I5 => instr_rdcycleh,
      O => \reg_out[4]_i_5_n_0\
    );
\reg_out[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000CACACCCCC"
    )
        port map (
      I0 => mem_axi_rdata(12),
      I1 => mem_axi_rdata(4),
      I2 => \mem_wordsize_reg_n_0_[1]\,
      I3 => \mem_wordsize_reg_n_0_[0]\,
      I4 => \reg_op1_reg_n_0_[0]\,
      I5 => \reg_op1_reg_n_0_[1]\,
      O => \reg_out[4]_i_7_n_0\
    );
\reg_out[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => count_instr_reg(36),
      I1 => instr_rdinstrh,
      I2 => count_instr_reg(4),
      I3 => instr_rdinstr,
      O => \reg_out[4]_i_8_n_0\
    );
\reg_out[4]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[4]\,
      I1 => decoded_imm(4),
      O => \reg_out[4]_i_9_n_0\
    );
\reg_out[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
        port map (
      I0 => irq_pending(5),
      I1 => \^cpu_state_reg[6]_0\(4),
      I2 => \reg_out[5]_i_2_n_0\,
      I3 => \reg_out[5]_i_3_n_0\,
      I4 => \reg_out[5]_i_4_n_0\,
      I5 => \reg_out[5]_i_5_n_0\,
      O => reg_out(5)
    );
\reg_out[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8880000"
    )
        port map (
      I0 => instr_maskirq,
      I1 => \irq_mask_reg_n_0_[5]\,
      I2 => instr_timer,
      I3 => \timer_reg_n_0_[5]\,
      I4 => \^cpu_state_reg[6]_0\(3),
      O => \reg_out[5]_i_2_n_0\
    );
\reg_out[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[5]\,
      I1 => \cpu_state_reg_n_0_[2]\,
      I2 => \reg_out_reg[7]_i_5_n_7\,
      I3 => \^cpu_state_reg[6]_0\(2),
      I4 => reg_out1(5),
      I5 => \reg_out[7]_i_6_n_0\,
      O => \reg_out[5]_i_3_n_0\
    );
\reg_out[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \reg_out[6]_i_6_n_0\,
      I1 => \reg_out[5]_i_6_n_0\,
      I2 => mem_axi_rdata(29),
      I3 => \reg_out[6]_i_8_n_0\,
      I4 => mem_axi_rdata(21),
      I5 => \reg_out[6]_i_9_n_0\,
      O => \reg_out[5]_i_4_n_0\
    );
\reg_out[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \reg_out[15]_i_5_n_0\,
      I1 => \reg_out[5]_i_7_n_0\,
      I2 => count_cycle_reg(5),
      I3 => instr_rdcycle,
      I4 => count_cycle_reg(37),
      I5 => instr_rdcycleh,
      O => \reg_out[5]_i_5_n_0\
    );
\reg_out[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000CACACCCCC"
    )
        port map (
      I0 => mem_axi_rdata(13),
      I1 => mem_axi_rdata(5),
      I2 => \mem_wordsize_reg_n_0_[1]\,
      I3 => \mem_wordsize_reg_n_0_[0]\,
      I4 => \reg_op1_reg_n_0_[0]\,
      I5 => \reg_op1_reg_n_0_[1]\,
      O => \reg_out[5]_i_6_n_0\
    );
\reg_out[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => count_instr_reg(37),
      I1 => instr_rdinstrh,
      I2 => count_instr_reg(5),
      I3 => instr_rdinstr,
      O => \reg_out[5]_i_7_n_0\
    );
\reg_out[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
        port map (
      I0 => irq_pending(6),
      I1 => \^cpu_state_reg[6]_0\(4),
      I2 => \reg_out[6]_i_2_n_0\,
      I3 => \reg_out[6]_i_3_n_0\,
      I4 => \reg_out[6]_i_4_n_0\,
      I5 => \reg_out[6]_i_5_n_0\,
      O => reg_out(6)
    );
\reg_out[6]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => count_instr_reg(38),
      I1 => instr_rdinstrh,
      I2 => count_instr_reg(6),
      I3 => instr_rdinstr,
      O => \reg_out[6]_i_10_n_0\
    );
\reg_out[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8880000"
    )
        port map (
      I0 => instr_maskirq,
      I1 => \irq_mask_reg_n_0_[6]\,
      I2 => instr_timer,
      I3 => \timer_reg_n_0_[6]\,
      I4 => \^cpu_state_reg[6]_0\(3),
      O => \reg_out[6]_i_2_n_0\
    );
\reg_out[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[6]\,
      I1 => \cpu_state_reg_n_0_[2]\,
      I2 => \reg_out_reg[7]_i_5_n_6\,
      I3 => \^cpu_state_reg[6]_0\(2),
      I4 => reg_out1(6),
      I5 => \reg_out[7]_i_6_n_0\,
      O => \reg_out[6]_i_3_n_0\
    );
\reg_out[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \reg_out[6]_i_6_n_0\,
      I1 => \reg_out[6]_i_7_n_0\,
      I2 => mem_axi_rdata(30),
      I3 => \reg_out[6]_i_8_n_0\,
      I4 => mem_axi_rdata(22),
      I5 => \reg_out[6]_i_9_n_0\,
      O => \reg_out[6]_i_4_n_0\
    );
\reg_out[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \reg_out[15]_i_5_n_0\,
      I1 => \reg_out[6]_i_10_n_0\,
      I2 => count_cycle_reg(6),
      I3 => instr_rdcycle,
      I4 => count_cycle_reg(38),
      I5 => instr_rdcycleh,
      O => \reg_out[6]_i_5_n_0\
    );
\reg_out[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => \^latched_is_lb_reg_0\,
      I1 => \^latched_is_lu_reg_0\,
      I2 => \^latched_is_lh_reg_0\,
      I3 => \^cpu_state_reg[6]_0\(0),
      O => \reg_out[6]_i_6_n_0\
    );
\reg_out[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000CACACCCCC"
    )
        port map (
      I0 => mem_axi_rdata(14),
      I1 => mem_axi_rdata(6),
      I2 => \mem_wordsize_reg_n_0_[1]\,
      I3 => \mem_wordsize_reg_n_0_[0]\,
      I4 => \reg_op1_reg_n_0_[0]\,
      I5 => \reg_op1_reg_n_0_[1]\,
      O => \reg_out[6]_i_7_n_0\
    );
\reg_out[6]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[1]\,
      I1 => \mem_wordsize_reg_n_0_[1]\,
      I2 => \reg_op1_reg_n_0_[0]\,
      O => \reg_out[6]_i_8_n_0\
    );
\reg_out[6]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3A00"
    )
        port map (
      I0 => \mem_wordsize_reg_n_0_[0]\,
      I1 => \reg_op1_reg_n_0_[0]\,
      I2 => \mem_wordsize_reg_n_0_[1]\,
      I3 => \reg_op1_reg_n_0_[1]\,
      O => \reg_out[6]_i_9_n_0\
    );
\reg_out[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF8"
    )
        port map (
      I0 => irq_pending(7),
      I1 => \^cpu_state_reg[6]_0\(4),
      I2 => \reg_out[7]_i_2_n_0\,
      I3 => \reg_out[7]_i_3_n_0\,
      I4 => \reg_out[7]_i_4_n_0\,
      O => reg_out(7)
    );
\reg_out[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[6]\,
      I1 => decoded_imm(6),
      O => \reg_out[7]_i_10_n_0\
    );
\reg_out[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[5]\,
      I1 => decoded_imm(5),
      O => \reg_out[7]_i_11_n_0\
    );
\reg_out[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => count_instr_reg(39),
      I1 => instr_rdinstrh,
      I2 => count_instr_reg(7),
      I3 => instr_rdinstr,
      O => \reg_out[7]_i_12_n_0\
    );
\reg_out[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8880000"
    )
        port map (
      I0 => instr_maskirq,
      I1 => \irq_mask_reg_n_0_[7]\,
      I2 => instr_timer,
      I3 => \timer_reg_n_0_[7]\,
      I4 => \^cpu_state_reg[6]_0\(3),
      O => \reg_out[7]_i_2_n_0\
    );
\reg_out[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \reg_op1_reg_n_0_[7]\,
      I1 => \cpu_state_reg_n_0_[2]\,
      I2 => \reg_out_reg[7]_i_5_n_5\,
      I3 => \^cpu_state_reg[6]_0\(2),
      I4 => reg_out1(7),
      I5 => \reg_out[7]_i_6_n_0\,
      O => \reg_out[7]_i_3_n_0\
    );
\reg_out[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEAAAAAAAAA"
    )
        port map (
      I0 => \reg_out[7]_i_7_n_0\,
      I1 => mem_rdata_word(7),
      I2 => \^latched_is_lb_reg_0\,
      I3 => \^latched_is_lu_reg_0\,
      I4 => \^latched_is_lh_reg_0\,
      I5 => \^cpu_state_reg[6]_0\(0),
      O => \reg_out[7]_i_4_n_0\
    );
\reg_out[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE000000"
    )
        port map (
      I0 => instr_setq,
      I1 => instr_getq,
      I2 => \^instr_retirq\,
      I3 => \^cpu_state_reg[6]_0\(3),
      I4 => \timer[31]_i_5_n_0\,
      O => \reg_out[7]_i_6_n_0\
    );
\reg_out[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \reg_out[15]_i_5_n_0\,
      I1 => \reg_out[7]_i_12_n_0\,
      I2 => count_cycle_reg(7),
      I3 => instr_rdcycle,
      I4 => count_cycle_reg(39),
      I5 => instr_rdcycleh,
      O => \reg_out[7]_i_7_n_0\
    );
\reg_out[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[8]\,
      I1 => decoded_imm(8),
      O => \reg_out[7]_i_8_n_0\
    );
\reg_out[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_pc_reg_n_0_[7]\,
      I1 => decoded_imm(7),
      O => \reg_out[7]_i_9_n_0\
    );
\reg_out[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[2]\,
      I1 => \reg_op1_reg_n_0_[8]\,
      I2 => \reg_out[14]_i_2_n_0\,
      I3 => \reg_out[8]_i_2_n_0\,
      I4 => \reg_out[8]_i_3_n_0\,
      I5 => \reg_out[8]_i_4_n_0\,
      O => reg_out(8)
    );
\reg_out[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA808080"
    )
        port map (
      I0 => \^cpu_state_reg[6]_0\(3),
      I1 => \timer_reg_n_0_[8]\,
      I2 => instr_timer,
      I3 => \irq_mask_reg_n_0_[8]\,
      I4 => instr_maskirq,
      O => \reg_out[8]_i_2_n_0\
    );
\reg_out[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \reg_out[15]_i_5_n_0\,
      I1 => \reg_out[8]_i_5_n_0\,
      I2 => count_cycle_reg(8),
      I3 => instr_rdcycle,
      I4 => count_cycle_reg(40),
      I5 => instr_rdcycleh,
      O => \reg_out[8]_i_3_n_0\
    );
\reg_out[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \reg_out[8]_i_6_n_0\,
      I1 => \reg_out[8]_i_7_n_0\,
      I2 => \^cpu_state_reg[6]_0\(3),
      I3 => \timer[31]_i_5_n_0\,
      I4 => reg_out1(8),
      O => \reg_out[8]_i_4_n_0\
    );
\reg_out[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => count_instr_reg(40),
      I1 => instr_rdinstrh,
      I2 => count_instr_reg(8),
      I3 => instr_rdinstr,
      O => \reg_out[8]_i_5_n_0\
    );
\reg_out[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \reg_out_reg[7]_i_5_n_4\,
      I1 => \^cpu_state_reg[6]_0\(2),
      I2 => \^cpu_state_reg[6]_0\(4),
      I3 => irq_pending(8),
      I4 => \reg_out[8]_i_8_n_0\,
      O => \reg_out[8]_i_6_n_0\
    );
\reg_out[8]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \reg_out[31]_i_13_n_0\,
      I1 => instr_maskirq,
      I2 => \irq_mask_reg_n_0_[8]\,
      I3 => instr_timer,
      I4 => \timer_reg_n_0_[8]\,
      O => \reg_out[8]_i_7_n_0\
    );
\reg_out[8]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAA8000"
    )
        port map (
      I0 => \reg_out[14]_i_10_n_0\,
      I1 => mem_axi_rdata(24),
      I2 => \reg_op1_reg_n_0_[1]\,
      I3 => \mem_wordsize_reg_n_0_[0]\,
      I4 => mem_axi_rdata(8),
      O => \reg_out[8]_i_8_n_0\
    );
\reg_out[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
        port map (
      I0 => \cpu_state_reg_n_0_[2]\,
      I1 => \reg_op1_reg_n_0_[9]\,
      I2 => \reg_out[14]_i_2_n_0\,
      I3 => \reg_out[9]_i_2_n_0\,
      I4 => \reg_out[9]_i_3_n_0\,
      I5 => \reg_out[9]_i_4_n_0\,
      O => reg_out(9)
    );
\reg_out[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA808080"
    )
        port map (
      I0 => \^cpu_state_reg[6]_0\(3),
      I1 => \timer_reg_n_0_[9]\,
      I2 => instr_timer,
      I3 => \irq_mask_reg_n_0_[9]\,
      I4 => instr_maskirq,
      O => \reg_out[9]_i_2_n_0\
    );
\reg_out[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \reg_out[15]_i_5_n_0\,
      I1 => \reg_out[9]_i_5_n_0\,
      I2 => count_cycle_reg(9),
      I3 => instr_rdcycle,
      I4 => count_cycle_reg(41),
      I5 => instr_rdcycleh,
      O => \reg_out[9]_i_3_n_0\
    );
\reg_out[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \reg_out[9]_i_6_n_0\,
      I1 => \reg_out[9]_i_7_n_0\,
      I2 => \^cpu_state_reg[6]_0\(3),
      I3 => \timer[31]_i_5_n_0\,
      I4 => reg_out1(9),
      O => \reg_out[9]_i_4_n_0\
    );
\reg_out[9]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => count_instr_reg(41),
      I1 => instr_rdinstrh,
      I2 => count_instr_reg(9),
      I3 => instr_rdinstr,
      O => \reg_out[9]_i_5_n_0\
    );
\reg_out[9]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \reg_out_reg[16]_i_9_n_7\,
      I1 => \^cpu_state_reg[6]_0\(2),
      I2 => \^cpu_state_reg[6]_0\(4),
      I3 => irq_pending(9),
      I4 => \reg_out[9]_i_8_n_0\,
      O => \reg_out[9]_i_6_n_0\
    );
\reg_out[9]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \reg_out[31]_i_13_n_0\,
      I1 => instr_maskirq,
      I2 => \irq_mask_reg_n_0_[9]\,
      I3 => instr_timer,
      I4 => \timer_reg_n_0_[9]\,
      O => \reg_out[9]_i_7_n_0\
    );
\reg_out[9]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAA8000"
    )
        port map (
      I0 => \reg_out[14]_i_10_n_0\,
      I1 => mem_axi_rdata(25),
      I2 => \reg_op1_reg_n_0_[1]\,
      I3 => \mem_wordsize_reg_n_0_[0]\,
      I4 => mem_axi_rdata(9),
      O => \reg_out[9]_i_8_n_0\
    );
\reg_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_out(0),
      Q => \reg_out_reg_n_0_[0]\,
      R => '0'
    );
\reg_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_out(10),
      Q => \reg_out_reg_n_0_[10]\,
      R => '0'
    );
\reg_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_out(11),
      Q => \reg_out_reg_n_0_[11]\,
      R => '0'
    );
\reg_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_out(12),
      Q => \reg_out_reg_n_0_[12]\,
      R => '0'
    );
\reg_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_out(13),
      Q => \reg_out_reg_n_0_[13]\,
      R => '0'
    );
\reg_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_out(14),
      Q => \reg_out_reg_n_0_[14]\,
      R => '0'
    );
\reg_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_out(15),
      Q => \reg_out_reg_n_0_[15]\,
      R => '0'
    );
\reg_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_out(16),
      Q => \reg_out_reg_n_0_[16]\,
      R => '0'
    );
\reg_out_reg[16]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_out_reg[16]_i_9_n_0\,
      CO(3) => \reg_out_reg[16]_i_7_n_0\,
      CO(2) => \reg_out_reg[16]_i_7_n_1\,
      CO(1) => \reg_out_reg[16]_i_7_n_2\,
      CO(0) => \reg_out_reg[16]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \reg_pc_reg_n_0_[16]\,
      DI(2) => \reg_pc_reg_n_0_[15]\,
      DI(1) => \reg_pc_reg_n_0_[14]\,
      DI(0) => \reg_pc_reg_n_0_[13]\,
      O(3) => \reg_out_reg[16]_i_7_n_4\,
      O(2) => \reg_out_reg[16]_i_7_n_5\,
      O(1) => \reg_out_reg[16]_i_7_n_6\,
      O(0) => \reg_out_reg[16]_i_7_n_7\,
      S(3) => \reg_out[16]_i_10_n_0\,
      S(2) => \reg_out[16]_i_11_n_0\,
      S(1) => \reg_out[16]_i_12_n_0\,
      S(0) => \reg_out[16]_i_13_n_0\
    );
\reg_out_reg[16]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_out_reg[7]_i_5_n_0\,
      CO(3) => \reg_out_reg[16]_i_9_n_0\,
      CO(2) => \reg_out_reg[16]_i_9_n_1\,
      CO(1) => \reg_out_reg[16]_i_9_n_2\,
      CO(0) => \reg_out_reg[16]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => \reg_pc_reg_n_0_[12]\,
      DI(2) => \reg_pc_reg_n_0_[11]\,
      DI(1) => \reg_pc_reg_n_0_[10]\,
      DI(0) => \reg_pc_reg_n_0_[9]\,
      O(3) => \reg_out_reg[16]_i_9_n_4\,
      O(2) => \reg_out_reg[16]_i_9_n_5\,
      O(1) => \reg_out_reg[16]_i_9_n_6\,
      O(0) => \reg_out_reg[16]_i_9_n_7\,
      S(3) => \reg_out[16]_i_14_n_0\,
      S(2) => \reg_out[16]_i_15_n_0\,
      S(1) => \reg_out[16]_i_16_n_0\,
      S(0) => \reg_out[16]_i_17_n_0\
    );
\reg_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_out(17),
      Q => \reg_out_reg_n_0_[17]\,
      R => '0'
    );
\reg_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_out(18),
      Q => \reg_out_reg_n_0_[18]\,
      R => '0'
    );
\reg_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_out(19),
      Q => \reg_out_reg_n_0_[19]\,
      R => '0'
    );
\reg_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_out(1),
      Q => \reg_out_reg_n_0_[1]\,
      R => '0'
    );
\reg_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_out(20),
      Q => \reg_out_reg_n_0_[20]\,
      R => '0'
    );
\reg_out_reg[20]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_out_reg[16]_i_7_n_0\,
      CO(3) => \reg_out_reg[20]_i_7_n_0\,
      CO(2) => \reg_out_reg[20]_i_7_n_1\,
      CO(1) => \reg_out_reg[20]_i_7_n_2\,
      CO(0) => \reg_out_reg[20]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \reg_pc_reg_n_0_[20]\,
      DI(2) => \reg_pc_reg_n_0_[19]\,
      DI(1) => \reg_pc_reg_n_0_[18]\,
      DI(0) => \reg_pc_reg_n_0_[17]\,
      O(3) => \reg_out_reg[20]_i_7_n_4\,
      O(2) => \reg_out_reg[20]_i_7_n_5\,
      O(1) => \reg_out_reg[20]_i_7_n_6\,
      O(0) => \reg_out_reg[20]_i_7_n_7\,
      S(3) => \reg_out[20]_i_9_n_0\,
      S(2) => \reg_out[20]_i_10_n_0\,
      S(1) => \reg_out[20]_i_11_n_0\,
      S(0) => \reg_out[20]_i_12_n_0\
    );
\reg_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_out(21),
      Q => \reg_out_reg_n_0_[21]\,
      R => '0'
    );
\reg_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_out(22),
      Q => \reg_out_reg_n_0_[22]\,
      R => '0'
    );
\reg_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_out(23),
      Q => \reg_out_reg_n_0_[23]\,
      R => '0'
    );
\reg_out_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_out(24),
      Q => \reg_out_reg_n_0_[24]\,
      R => '0'
    );
\reg_out_reg[24]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_out_reg[20]_i_7_n_0\,
      CO(3) => \reg_out_reg[24]_i_7_n_0\,
      CO(2) => \reg_out_reg[24]_i_7_n_1\,
      CO(1) => \reg_out_reg[24]_i_7_n_2\,
      CO(0) => \reg_out_reg[24]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \reg_pc_reg_n_0_[24]\,
      DI(2) => \reg_pc_reg_n_0_[23]\,
      DI(1) => \reg_pc_reg_n_0_[22]\,
      DI(0) => \reg_pc_reg_n_0_[21]\,
      O(3) => \reg_out_reg[24]_i_7_n_4\,
      O(2) => \reg_out_reg[24]_i_7_n_5\,
      O(1) => \reg_out_reg[24]_i_7_n_6\,
      O(0) => \reg_out_reg[24]_i_7_n_7\,
      S(3) => \reg_out[24]_i_9_n_0\,
      S(2) => \reg_out[24]_i_10_n_0\,
      S(1) => \reg_out[24]_i_11_n_0\,
      S(0) => \reg_out[24]_i_12_n_0\
    );
\reg_out_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_out(25),
      Q => \reg_out_reg_n_0_[25]\,
      R => '0'
    );
\reg_out_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_out(26),
      Q => \reg_out_reg_n_0_[26]\,
      R => '0'
    );
\reg_out_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_out(27),
      Q => \reg_out_reg_n_0_[27]\,
      R => '0'
    );
\reg_out_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_out(28),
      Q => \reg_out_reg_n_0_[28]\,
      R => '0'
    );
\reg_out_reg[28]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_out_reg[24]_i_7_n_0\,
      CO(3) => \reg_out_reg[28]_i_7_n_0\,
      CO(2) => \reg_out_reg[28]_i_7_n_1\,
      CO(1) => \reg_out_reg[28]_i_7_n_2\,
      CO(0) => \reg_out_reg[28]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \reg_pc_reg_n_0_[28]\,
      DI(2) => \reg_pc_reg_n_0_[27]\,
      DI(1) => \reg_pc_reg_n_0_[26]\,
      DI(0) => \reg_pc_reg_n_0_[25]\,
      O(3) => \reg_out_reg[28]_i_7_n_4\,
      O(2) => \reg_out_reg[28]_i_7_n_5\,
      O(1) => \reg_out_reg[28]_i_7_n_6\,
      O(0) => \reg_out_reg[28]_i_7_n_7\,
      S(3) => \reg_out[28]_i_9_n_0\,
      S(2) => \reg_out[28]_i_10_n_0\,
      S(1) => \reg_out[28]_i_11_n_0\,
      S(0) => \reg_out[28]_i_12_n_0\
    );
\reg_out_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_out(29),
      Q => \reg_out_reg_n_0_[29]\,
      R => '0'
    );
\reg_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_out(2),
      Q => \reg_out_reg_n_0_[2]\,
      R => '0'
    );
\reg_out_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_out(30),
      Q => \reg_out_reg_n_0_[30]\,
      R => '0'
    );
\reg_out_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_out(31),
      Q => \reg_out_reg_n_0_[31]\,
      R => '0'
    );
\reg_out_reg[31]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_out_reg[28]_i_7_n_0\,
      CO(3 downto 2) => \NLW_reg_out_reg[31]_i_11_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \reg_out_reg[31]_i_11_n_2\,
      CO(0) => \reg_out_reg[31]_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \reg_pc_reg_n_0_[30]\,
      DI(0) => \reg_pc_reg_n_0_[29]\,
      O(3) => \NLW_reg_out_reg[31]_i_11_O_UNCONNECTED\(3),
      O(2) => \reg_out_reg[31]_i_11_n_5\,
      O(1) => \reg_out_reg[31]_i_11_n_6\,
      O(0) => \reg_out_reg[31]_i_11_n_7\,
      S(3) => '0',
      S(2) => \reg_out[31]_i_15_n_0\,
      S(1) => \reg_out[31]_i_16_n_0\,
      S(0) => \reg_out[31]_i_17_n_0\
    );
\reg_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_out(3),
      Q => \reg_out_reg_n_0_[3]\,
      R => '0'
    );
\reg_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_out(4),
      Q => \reg_out_reg_n_0_[4]\,
      R => '0'
    );
\reg_out_reg[4]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \reg_out_reg[4]_i_6_n_0\,
      CO(2) => \reg_out_reg[4]_i_6_n_1\,
      CO(1) => \reg_out_reg[4]_i_6_n_2\,
      CO(0) => \reg_out_reg[4]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \reg_pc_reg_n_0_[4]\,
      DI(2) => \reg_pc_reg_n_0_[3]\,
      DI(1) => \reg_pc_reg_n_0_[2]\,
      DI(0) => \reg_pc_reg_n_0_[1]\,
      O(3) => \reg_out_reg[4]_i_6_n_4\,
      O(2) => \reg_out_reg[4]_i_6_n_5\,
      O(1) => \reg_out_reg[4]_i_6_n_6\,
      O(0) => \reg_out_reg[4]_i_6_n_7\,
      S(3) => \reg_out[4]_i_9_n_0\,
      S(2) => \reg_out[4]_i_10_n_0\,
      S(1) => \reg_out[4]_i_11_n_0\,
      S(0) => \reg_out[4]_i_12_n_0\
    );
\reg_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_out(5),
      Q => \reg_out_reg_n_0_[5]\,
      R => '0'
    );
\reg_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_out(6),
      Q => \reg_out_reg_n_0_[6]\,
      R => '0'
    );
\reg_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_out(7),
      Q => \reg_out_reg_n_0_[7]\,
      R => '0'
    );
\reg_out_reg[7]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_out_reg[4]_i_6_n_0\,
      CO(3) => \reg_out_reg[7]_i_5_n_0\,
      CO(2) => \reg_out_reg[7]_i_5_n_1\,
      CO(1) => \reg_out_reg[7]_i_5_n_2\,
      CO(0) => \reg_out_reg[7]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \reg_pc_reg_n_0_[8]\,
      DI(2) => \reg_pc_reg_n_0_[7]\,
      DI(1) => \reg_pc_reg_n_0_[6]\,
      DI(0) => \reg_pc_reg_n_0_[5]\,
      O(3) => \reg_out_reg[7]_i_5_n_4\,
      O(2) => \reg_out_reg[7]_i_5_n_5\,
      O(1) => \reg_out_reg[7]_i_5_n_6\,
      O(0) => \reg_out_reg[7]_i_5_n_7\,
      S(3) => \reg_out[7]_i_8_n_0\,
      S(2) => \reg_out[7]_i_9_n_0\,
      S(1) => \reg_out[7]_i_10_n_0\,
      S(0) => \reg_out[7]_i_11_n_0\
    );
\reg_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_out(8),
      Q => \reg_out_reg_n_0_[8]\,
      R => '0'
    );
\reg_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_out(9),
      Q => \reg_out_reg_n_0_[9]\,
      R => '0'
    );
\reg_pc[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888FF88F8F8"
    )
        port map (
      I0 => \reg_pc[31]_i_2_n_0\,
      I1 => \reg_next_pc_reg_n_0_[10]\,
      I2 => \reg_out_reg_n_0_[10]\,
      I3 => alu_out_q(10),
      I4 => \^latched_stalu_reg_0\,
      I5 => \reg_pc[31]_i_3_n_0\,
      O => current_pc(10)
    );
\reg_pc[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888FF88F8F8"
    )
        port map (
      I0 => \reg_pc[31]_i_2_n_0\,
      I1 => \reg_next_pc_reg_n_0_[11]\,
      I2 => \reg_out_reg_n_0_[11]\,
      I3 => alu_out_q(11),
      I4 => \^latched_stalu_reg_0\,
      I5 => \reg_pc[31]_i_3_n_0\,
      O => current_pc(11)
    );
\reg_pc[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888FF88F8F8"
    )
        port map (
      I0 => \reg_pc[31]_i_2_n_0\,
      I1 => \reg_next_pc_reg_n_0_[12]\,
      I2 => \reg_out_reg_n_0_[12]\,
      I3 => alu_out_q(12),
      I4 => \^latched_stalu_reg_0\,
      I5 => \reg_pc[31]_i_3_n_0\,
      O => current_pc(12)
    );
\reg_pc[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888FF88F8F8"
    )
        port map (
      I0 => \reg_pc[31]_i_2_n_0\,
      I1 => \reg_next_pc_reg_n_0_[13]\,
      I2 => \reg_out_reg_n_0_[13]\,
      I3 => alu_out_q(13),
      I4 => \^latched_stalu_reg_0\,
      I5 => \reg_pc[31]_i_3_n_0\,
      O => current_pc(13)
    );
\reg_pc[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888FF88F8F8"
    )
        port map (
      I0 => \reg_pc[31]_i_2_n_0\,
      I1 => \reg_next_pc_reg_n_0_[14]\,
      I2 => \reg_out_reg_n_0_[14]\,
      I3 => alu_out_q(14),
      I4 => \^latched_stalu_reg_0\,
      I5 => \reg_pc[31]_i_3_n_0\,
      O => current_pc(14)
    );
\reg_pc[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888FF88F8F8"
    )
        port map (
      I0 => \reg_pc[31]_i_2_n_0\,
      I1 => \reg_next_pc_reg_n_0_[15]\,
      I2 => \reg_out_reg_n_0_[15]\,
      I3 => alu_out_q(15),
      I4 => \^latched_stalu_reg_0\,
      I5 => \reg_pc[31]_i_3_n_0\,
      O => current_pc(15)
    );
\reg_pc[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888FF88F8F8"
    )
        port map (
      I0 => \reg_pc[31]_i_2_n_0\,
      I1 => \reg_next_pc_reg_n_0_[16]\,
      I2 => \reg_out_reg_n_0_[16]\,
      I3 => alu_out_q(16),
      I4 => \^latched_stalu_reg_0\,
      I5 => \reg_pc[31]_i_3_n_0\,
      O => current_pc(16)
    );
\reg_pc[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888FF88F8F8"
    )
        port map (
      I0 => \reg_pc[31]_i_2_n_0\,
      I1 => \reg_next_pc_reg_n_0_[17]\,
      I2 => \reg_out_reg_n_0_[17]\,
      I3 => alu_out_q(17),
      I4 => \^latched_stalu_reg_0\,
      I5 => \reg_pc[31]_i_3_n_0\,
      O => current_pc(17)
    );
\reg_pc[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888FF88F8F8"
    )
        port map (
      I0 => \reg_pc[31]_i_2_n_0\,
      I1 => \reg_next_pc_reg_n_0_[18]\,
      I2 => \reg_out_reg_n_0_[18]\,
      I3 => alu_out_q(18),
      I4 => \^latched_stalu_reg_0\,
      I5 => \reg_pc[31]_i_3_n_0\,
      O => current_pc(18)
    );
\reg_pc[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888FF88F8F8"
    )
        port map (
      I0 => \reg_pc[31]_i_2_n_0\,
      I1 => \reg_next_pc_reg_n_0_[19]\,
      I2 => \reg_out_reg_n_0_[19]\,
      I3 => alu_out_q(19),
      I4 => \^latched_stalu_reg_0\,
      I5 => \reg_pc[31]_i_3_n_0\,
      O => current_pc(19)
    );
\reg_pc[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888FF88F8F8"
    )
        port map (
      I0 => \reg_pc[31]_i_2_n_0\,
      I1 => \reg_next_pc_reg_n_0_[1]\,
      I2 => \reg_out_reg_n_0_[1]\,
      I3 => alu_out_q(1),
      I4 => \^latched_stalu_reg_0\,
      I5 => \reg_pc[31]_i_3_n_0\,
      O => current_pc(1)
    );
\reg_pc[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888FF88F8F8"
    )
        port map (
      I0 => \reg_pc[31]_i_2_n_0\,
      I1 => \reg_next_pc_reg_n_0_[20]\,
      I2 => \reg_out_reg_n_0_[20]\,
      I3 => alu_out_q(20),
      I4 => \^latched_stalu_reg_0\,
      I5 => \reg_pc[31]_i_3_n_0\,
      O => current_pc(20)
    );
\reg_pc[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888FF88F8F8"
    )
        port map (
      I0 => \reg_pc[31]_i_2_n_0\,
      I1 => \reg_next_pc_reg_n_0_[21]\,
      I2 => \reg_out_reg_n_0_[21]\,
      I3 => alu_out_q(21),
      I4 => \^latched_stalu_reg_0\,
      I5 => \reg_pc[31]_i_3_n_0\,
      O => current_pc(21)
    );
\reg_pc[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888FF88F8F8"
    )
        port map (
      I0 => \reg_pc[31]_i_2_n_0\,
      I1 => \reg_next_pc_reg_n_0_[22]\,
      I2 => \reg_out_reg_n_0_[22]\,
      I3 => alu_out_q(22),
      I4 => \^latched_stalu_reg_0\,
      I5 => \reg_pc[31]_i_3_n_0\,
      O => current_pc(22)
    );
\reg_pc[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888FF88F8F8"
    )
        port map (
      I0 => \reg_pc[31]_i_2_n_0\,
      I1 => \reg_next_pc_reg_n_0_[23]\,
      I2 => \reg_out_reg_n_0_[23]\,
      I3 => alu_out_q(23),
      I4 => \^latched_stalu_reg_0\,
      I5 => \reg_pc[31]_i_3_n_0\,
      O => current_pc(23)
    );
\reg_pc[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888FF88F8F8"
    )
        port map (
      I0 => \reg_pc[31]_i_2_n_0\,
      I1 => \reg_next_pc_reg_n_0_[24]\,
      I2 => \reg_out_reg_n_0_[24]\,
      I3 => alu_out_q(24),
      I4 => \^latched_stalu_reg_0\,
      I5 => \reg_pc[31]_i_3_n_0\,
      O => current_pc(24)
    );
\reg_pc[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888FF88F8F8"
    )
        port map (
      I0 => \reg_pc[31]_i_2_n_0\,
      I1 => \reg_next_pc_reg_n_0_[25]\,
      I2 => \reg_out_reg_n_0_[25]\,
      I3 => alu_out_q(25),
      I4 => \^latched_stalu_reg_0\,
      I5 => \reg_pc[31]_i_3_n_0\,
      O => current_pc(25)
    );
\reg_pc[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888FF88F8F8"
    )
        port map (
      I0 => \reg_pc[31]_i_2_n_0\,
      I1 => \reg_next_pc_reg_n_0_[26]\,
      I2 => \reg_out_reg_n_0_[26]\,
      I3 => alu_out_q(26),
      I4 => \^latched_stalu_reg_0\,
      I5 => \reg_pc[31]_i_3_n_0\,
      O => current_pc(26)
    );
\reg_pc[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888FF88F8F8"
    )
        port map (
      I0 => \reg_pc[31]_i_2_n_0\,
      I1 => \reg_next_pc_reg_n_0_[27]\,
      I2 => \reg_out_reg_n_0_[27]\,
      I3 => alu_out_q(27),
      I4 => \^latched_stalu_reg_0\,
      I5 => \reg_pc[31]_i_3_n_0\,
      O => current_pc(27)
    );
\reg_pc[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888FF88F8F8"
    )
        port map (
      I0 => \reg_pc[31]_i_2_n_0\,
      I1 => \reg_next_pc_reg_n_0_[28]\,
      I2 => \reg_out_reg_n_0_[28]\,
      I3 => alu_out_q(28),
      I4 => \^latched_stalu_reg_0\,
      I5 => \reg_pc[31]_i_3_n_0\,
      O => current_pc(28)
    );
\reg_pc[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888FF88F8F8"
    )
        port map (
      I0 => \reg_pc[31]_i_2_n_0\,
      I1 => \reg_next_pc_reg_n_0_[29]\,
      I2 => \reg_out_reg_n_0_[29]\,
      I3 => alu_out_q(29),
      I4 => \^latched_stalu_reg_0\,
      I5 => \reg_pc[31]_i_3_n_0\,
      O => current_pc(29)
    );
\reg_pc[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888FF88F8F8"
    )
        port map (
      I0 => \reg_pc[31]_i_2_n_0\,
      I1 => \reg_next_pc_reg_n_0_[2]\,
      I2 => \reg_out_reg_n_0_[2]\,
      I3 => alu_out_q(2),
      I4 => \^latched_stalu_reg_0\,
      I5 => \reg_pc[31]_i_3_n_0\,
      O => current_pc(2)
    );
\reg_pc[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888FF88F8F8"
    )
        port map (
      I0 => \reg_pc[31]_i_2_n_0\,
      I1 => \reg_next_pc_reg_n_0_[30]\,
      I2 => \reg_out_reg_n_0_[30]\,
      I3 => alu_out_q(30),
      I4 => \^latched_stalu_reg_0\,
      I5 => \reg_pc[31]_i_3_n_0\,
      O => current_pc(30)
    );
\reg_pc[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888FF88F8F8"
    )
        port map (
      I0 => \reg_pc[31]_i_2_n_0\,
      I1 => \reg_next_pc_reg_n_0_[31]\,
      I2 => \reg_out_reg_n_0_[31]\,
      I3 => alu_out_q(31),
      I4 => \^latched_stalu_reg_0\,
      I5 => \reg_pc[31]_i_3_n_0\,
      O => current_pc(31)
    );
\reg_pc[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F6F7"
    )
        port map (
      I0 => \^latched_branch_reg_0\,
      I1 => \^latched_store_reg_0\,
      I2 => \irq_state_reg_n_0_[1]\,
      I3 => \^irq_state_reg[0]_0\,
      O => \reg_pc[31]_i_2_n_0\
    );
\reg_pc[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^latched_store_reg_0\,
      I1 => \^latched_branch_reg_0\,
      O => \reg_pc[31]_i_3_n_0\
    );
\reg_pc[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888FF88F8F8"
    )
        port map (
      I0 => \reg_pc[31]_i_2_n_0\,
      I1 => \reg_next_pc_reg_n_0_[3]\,
      I2 => \reg_out_reg_n_0_[3]\,
      I3 => alu_out_q(3),
      I4 => \^latched_stalu_reg_0\,
      I5 => \reg_pc[31]_i_3_n_0\,
      O => current_pc(3)
    );
\reg_pc[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAAAAAAAAAAA"
    )
        port map (
      I0 => \reg_pc[4]_i_2_n_0\,
      I1 => \reg_out_reg_n_0_[4]\,
      I2 => alu_out_q(4),
      I3 => \^latched_stalu_reg_0\,
      I4 => \^latched_branch_reg_0\,
      I5 => \^latched_store_reg_0\,
      O => current_pc(4)
    );
\reg_pc[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8AAA"
    )
        port map (
      I0 => \reg_next_pc_reg_n_0_[4]\,
      I1 => \irq_state_reg_n_0_[1]\,
      I2 => \^latched_branch_reg_0\,
      I3 => \^latched_store_reg_0\,
      I4 => \^irq_state_reg[0]_0\,
      O => \reg_pc[4]_i_2_n_0\
    );
\reg_pc[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888FF88F8F8"
    )
        port map (
      I0 => \reg_pc[31]_i_2_n_0\,
      I1 => \reg_next_pc_reg_n_0_[5]\,
      I2 => \reg_out_reg_n_0_[5]\,
      I3 => alu_out_q(5),
      I4 => \^latched_stalu_reg_0\,
      I5 => \reg_pc[31]_i_3_n_0\,
      O => current_pc(5)
    );
\reg_pc[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888FF88F8F8"
    )
        port map (
      I0 => \reg_pc[31]_i_2_n_0\,
      I1 => \reg_next_pc_reg_n_0_[6]\,
      I2 => \reg_out_reg_n_0_[6]\,
      I3 => alu_out_q(6),
      I4 => \^latched_stalu_reg_0\,
      I5 => \reg_pc[31]_i_3_n_0\,
      O => current_pc(6)
    );
\reg_pc[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888FF88F8F8"
    )
        port map (
      I0 => \reg_pc[31]_i_2_n_0\,
      I1 => \reg_next_pc_reg_n_0_[7]\,
      I2 => \reg_out_reg_n_0_[7]\,
      I3 => alu_out_q(7),
      I4 => \^latched_stalu_reg_0\,
      I5 => \reg_pc[31]_i_3_n_0\,
      O => current_pc(7)
    );
\reg_pc[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888FF88F8F8"
    )
        port map (
      I0 => \reg_pc[31]_i_2_n_0\,
      I1 => \reg_next_pc_reg_n_0_[8]\,
      I2 => \reg_out_reg_n_0_[8]\,
      I3 => alu_out_q(8),
      I4 => \^latched_stalu_reg_0\,
      I5 => \reg_pc[31]_i_3_n_0\,
      O => current_pc(8)
    );
\reg_pc[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888FF88F8F8"
    )
        port map (
      I0 => \reg_pc[31]_i_2_n_0\,
      I1 => \reg_next_pc_reg_n_0_[9]\,
      I2 => \reg_out_reg_n_0_[9]\,
      I3 => alu_out_q(9),
      I4 => \^latched_stalu_reg_0\,
      I5 => \reg_pc[31]_i_3_n_0\,
      O => current_pc(9)
    );
\reg_pc_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cpu_state_reg[6]_0\(4),
      D => current_pc(10),
      Q => \reg_pc_reg_n_0_[10]\,
      R => trap_i_1_n_0
    );
\reg_pc_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cpu_state_reg[6]_0\(4),
      D => current_pc(11),
      Q => \reg_pc_reg_n_0_[11]\,
      R => trap_i_1_n_0
    );
\reg_pc_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cpu_state_reg[6]_0\(4),
      D => current_pc(12),
      Q => \reg_pc_reg_n_0_[12]\,
      R => trap_i_1_n_0
    );
\reg_pc_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cpu_state_reg[6]_0\(4),
      D => current_pc(13),
      Q => \reg_pc_reg_n_0_[13]\,
      R => trap_i_1_n_0
    );
\reg_pc_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cpu_state_reg[6]_0\(4),
      D => current_pc(14),
      Q => \reg_pc_reg_n_0_[14]\,
      R => trap_i_1_n_0
    );
\reg_pc_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cpu_state_reg[6]_0\(4),
      D => current_pc(15),
      Q => \reg_pc_reg_n_0_[15]\,
      R => trap_i_1_n_0
    );
\reg_pc_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cpu_state_reg[6]_0\(4),
      D => current_pc(16),
      Q => \reg_pc_reg_n_0_[16]\,
      R => trap_i_1_n_0
    );
\reg_pc_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cpu_state_reg[6]_0\(4),
      D => current_pc(17),
      Q => \reg_pc_reg_n_0_[17]\,
      R => trap_i_1_n_0
    );
\reg_pc_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cpu_state_reg[6]_0\(4),
      D => current_pc(18),
      Q => \reg_pc_reg_n_0_[18]\,
      R => trap_i_1_n_0
    );
\reg_pc_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cpu_state_reg[6]_0\(4),
      D => current_pc(19),
      Q => \reg_pc_reg_n_0_[19]\,
      R => trap_i_1_n_0
    );
\reg_pc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cpu_state_reg[6]_0\(4),
      D => current_pc(1),
      Q => \reg_pc_reg_n_0_[1]\,
      R => trap_i_1_n_0
    );
\reg_pc_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cpu_state_reg[6]_0\(4),
      D => current_pc(20),
      Q => \reg_pc_reg_n_0_[20]\,
      R => trap_i_1_n_0
    );
\reg_pc_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cpu_state_reg[6]_0\(4),
      D => current_pc(21),
      Q => \reg_pc_reg_n_0_[21]\,
      R => trap_i_1_n_0
    );
\reg_pc_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cpu_state_reg[6]_0\(4),
      D => current_pc(22),
      Q => \reg_pc_reg_n_0_[22]\,
      R => trap_i_1_n_0
    );
\reg_pc_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cpu_state_reg[6]_0\(4),
      D => current_pc(23),
      Q => \reg_pc_reg_n_0_[23]\,
      R => trap_i_1_n_0
    );
\reg_pc_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cpu_state_reg[6]_0\(4),
      D => current_pc(24),
      Q => \reg_pc_reg_n_0_[24]\,
      R => trap_i_1_n_0
    );
\reg_pc_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cpu_state_reg[6]_0\(4),
      D => current_pc(25),
      Q => \reg_pc_reg_n_0_[25]\,
      R => trap_i_1_n_0
    );
\reg_pc_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cpu_state_reg[6]_0\(4),
      D => current_pc(26),
      Q => \reg_pc_reg_n_0_[26]\,
      R => trap_i_1_n_0
    );
\reg_pc_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cpu_state_reg[6]_0\(4),
      D => current_pc(27),
      Q => \reg_pc_reg_n_0_[27]\,
      R => trap_i_1_n_0
    );
\reg_pc_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cpu_state_reg[6]_0\(4),
      D => current_pc(28),
      Q => \reg_pc_reg_n_0_[28]\,
      R => trap_i_1_n_0
    );
\reg_pc_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cpu_state_reg[6]_0\(4),
      D => current_pc(29),
      Q => \reg_pc_reg_n_0_[29]\,
      R => trap_i_1_n_0
    );
\reg_pc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cpu_state_reg[6]_0\(4),
      D => current_pc(2),
      Q => \reg_pc_reg_n_0_[2]\,
      R => trap_i_1_n_0
    );
\reg_pc_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cpu_state_reg[6]_0\(4),
      D => current_pc(30),
      Q => \reg_pc_reg_n_0_[30]\,
      R => trap_i_1_n_0
    );
\reg_pc_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cpu_state_reg[6]_0\(4),
      D => current_pc(31),
      Q => \reg_pc_reg_n_0_[31]\,
      R => trap_i_1_n_0
    );
\reg_pc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cpu_state_reg[6]_0\(4),
      D => current_pc(3),
      Q => \reg_pc_reg_n_0_[3]\,
      R => trap_i_1_n_0
    );
\reg_pc_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cpu_state_reg[6]_0\(4),
      D => current_pc(4),
      Q => \reg_pc_reg_n_0_[4]\,
      R => trap_i_1_n_0
    );
\reg_pc_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cpu_state_reg[6]_0\(4),
      D => current_pc(5),
      Q => \reg_pc_reg_n_0_[5]\,
      R => trap_i_1_n_0
    );
\reg_pc_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cpu_state_reg[6]_0\(4),
      D => current_pc(6),
      Q => \reg_pc_reg_n_0_[6]\,
      R => trap_i_1_n_0
    );
\reg_pc_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cpu_state_reg[6]_0\(4),
      D => current_pc(7),
      Q => \reg_pc_reg_n_0_[7]\,
      R => trap_i_1_n_0
    );
\reg_pc_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cpu_state_reg[6]_0\(4),
      D => current_pc(8),
      Q => \reg_pc_reg_n_0_[8]\,
      R => trap_i_1_n_0
    );
\reg_pc_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \^cpu_state_reg[6]_0\(4),
      D => current_pc(9),
      Q => \reg_pc_reg_n_0_[9]\,
      R => trap_i_1_n_0
    );
\reg_sh[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0EFF0AFF04FF00"
    )
        port map (
      I0 => is_slli_srli_srai,
      I1 => \reg_sh[3]_i_2_n_0\,
      I2 => \cpu_state_reg_n_0_[2]\,
      I3 => \reg_sh[0]_i_2_n_0\,
      I4 => reg_sh1(0),
      I5 => \decoded_rs2_reg_n_0_[0]\,
      O => reg_sh(0)
    );
\reg_sh[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE010000"
    )
        port map (
      I0 => \reg_sh_reg_n_0_[4]\,
      I1 => \reg_sh_reg_n_0_[3]\,
      I2 => \reg_sh_reg_n_0_[2]\,
      I3 => \reg_sh_reg_n_0_[0]\,
      I4 => \cpu_state_reg_n_0_[2]\,
      O => \reg_sh[0]_i_2_n_0\
    );
\reg_sh[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0EFF0AFF04FF00"
    )
        port map (
      I0 => is_slli_srli_srai,
      I1 => \reg_sh[3]_i_2_n_0\,
      I2 => \cpu_state_reg_n_0_[2]\,
      I3 => \reg_sh[1]_i_2_n_0\,
      I4 => reg_sh1(1),
      I5 => \decoded_rs2_reg_n_0_[1]\,
      O => reg_sh(1)
    );
\reg_sh[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000FE000100"
    )
        port map (
      I0 => \reg_sh_reg_n_0_[2]\,
      I1 => \reg_sh_reg_n_0_[3]\,
      I2 => \reg_sh_reg_n_0_[4]\,
      I3 => \cpu_state_reg_n_0_[2]\,
      I4 => \reg_sh_reg_n_0_[1]\,
      I5 => \reg_sh_reg_n_0_[0]\,
      O => \reg_sh[1]_i_2_n_0\
    );
\reg_sh[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0EFF0AFF04FF00"
    )
        port map (
      I0 => is_slli_srli_srai,
      I1 => \reg_sh[3]_i_2_n_0\,
      I2 => \cpu_state_reg_n_0_[2]\,
      I3 => \reg_sh[2]_i_2_n_0\,
      I4 => reg_sh1(2),
      I5 => \decoded_rs2_reg_n_0_[2]\,
      O => reg_sh(2)
    );
\reg_sh[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0100000000"
    )
        port map (
      I0 => \reg_sh_reg_n_0_[0]\,
      I1 => \reg_sh_reg_n_0_[1]\,
      I2 => \reg_sh_reg_n_0_[2]\,
      I3 => \reg_sh_reg_n_0_[3]\,
      I4 => \reg_sh_reg_n_0_[4]\,
      I5 => \cpu_state_reg_n_0_[2]\,
      O => \reg_sh[2]_i_2_n_0\
    );
\reg_sh[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0EFF0AFF04FF00"
    )
        port map (
      I0 => is_slli_srli_srai,
      I1 => \reg_sh[3]_i_2_n_0\,
      I2 => \cpu_state_reg_n_0_[2]\,
      I3 => \reg_sh[3]_i_3_n_0\,
      I4 => reg_sh1(3),
      I5 => \decoded_rs2_reg_n_0_[3]\,
      O => reg_sh(3)
    );
\reg_sh[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \decoded_rs2_reg_n_0_[0]\,
      I1 => \decoded_rs2_reg_n_0_[1]\,
      I2 => \decoded_rs2_reg_n_0_[2]\,
      I3 => \decoded_rs2_reg_n_0_[3]\,
      I4 => \decoded_rs2__1\(5),
      I5 => \decoded_rs2_reg_n_0_[4]\,
      O => \reg_sh[3]_i_2_n_0\
    );
\reg_sh[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00FF00100000000"
    )
        port map (
      I0 => \reg_sh_reg_n_0_[0]\,
      I1 => \reg_sh_reg_n_0_[1]\,
      I2 => \reg_sh_reg_n_0_[2]\,
      I3 => \reg_sh_reg_n_0_[3]\,
      I4 => \reg_sh_reg_n_0_[4]\,
      I5 => \cpu_state_reg_n_0_[2]\,
      O => \reg_sh[3]_i_3_n_0\
    );
\reg_sh[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFAAAAABAAAAAA"
    )
        port map (
      I0 => \reg_sh[4]_i_2_n_0\,
      I1 => \reg_sh_reg_n_0_[2]\,
      I2 => \reg_sh_reg_n_0_[3]\,
      I3 => \reg_sh[4]_i_3_n_0\,
      I4 => \cpu_state_reg_n_0_[2]\,
      I5 => \reg_sh_reg_n_0_[4]\,
      O => reg_sh(4)
    );
\reg_sh[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E040A00"
    )
        port map (
      I0 => is_slli_srli_srai,
      I1 => \reg_sh[3]_i_2_n_0\,
      I2 => \cpu_state_reg_n_0_[2]\,
      I3 => \decoded_rs2_reg_n_0_[4]\,
      I4 => reg_sh1(4),
      O => \reg_sh[4]_i_2_n_0\
    );
\reg_sh[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFEFF"
    )
        port map (
      I0 => \reg_sh_reg_n_0_[4]\,
      I1 => \reg_sh_reg_n_0_[3]\,
      I2 => \reg_sh_reg_n_0_[2]\,
      I3 => \reg_sh_reg_n_0_[1]\,
      I4 => \reg_sh_reg_n_0_[0]\,
      O => \reg_sh[4]_i_3_n_0\
    );
\reg_sh_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_sh(0),
      Q => \reg_sh_reg_n_0_[0]\,
      R => '0'
    );
\reg_sh_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_sh(1),
      Q => \reg_sh_reg_n_0_[1]\,
      R => '0'
    );
\reg_sh_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_sh(2),
      Q => \reg_sh_reg_n_0_[2]\,
      R => '0'
    );
\reg_sh_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_sh(3),
      Q => \reg_sh_reg_n_0_[3]\,
      R => '0'
    );
\reg_sh_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_sh(4),
      Q => \reg_sh_reg_n_0_[4]\,
      R => '0'
    );
\timer[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0000000FFAAAAAA"
    )
        port map (
      I0 => \timer[31]_i_4_n_0\,
      I1 => instr_timer,
      I2 => \^cpu_state_reg[6]_0\(3),
      I3 => \timer[31]_i_5_n_0\,
      I4 => reg_out1(0),
      I5 => \timer_reg_n_0_[0]\,
      O => \timer[0]_i_1_n_0\
    );
\timer[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAC000AAAA0000"
    )
        port map (
      I0 => \timer[31]_i_4_n_0\,
      I1 => instr_timer,
      I2 => \^cpu_state_reg[6]_0\(3),
      I3 => \timer[31]_i_5_n_0\,
      I4 => data0(10),
      I5 => reg_out1(10),
      O => \timer[10]_i_1_n_0\
    );
\timer[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAC000AAAA0000"
    )
        port map (
      I0 => \timer[31]_i_4_n_0\,
      I1 => instr_timer,
      I2 => \^cpu_state_reg[6]_0\(3),
      I3 => \timer[31]_i_5_n_0\,
      I4 => data0(11),
      I5 => reg_out1(11),
      O => \timer[11]_i_1_n_0\
    );
\timer[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAC000AAAA0000"
    )
        port map (
      I0 => \timer[31]_i_4_n_0\,
      I1 => instr_timer,
      I2 => \^cpu_state_reg[6]_0\(3),
      I3 => \timer[31]_i_5_n_0\,
      I4 => data0(12),
      I5 => reg_out1(12),
      O => \timer[12]_i_1_n_0\
    );
\timer[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[12]\,
      O => \timer[12]_i_3_n_0\
    );
\timer[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[11]\,
      O => \timer[12]_i_4_n_0\
    );
\timer[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[10]\,
      O => \timer[12]_i_5_n_0\
    );
\timer[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[9]\,
      O => \timer[12]_i_6_n_0\
    );
\timer[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAC000AAAA0000"
    )
        port map (
      I0 => \timer[31]_i_4_n_0\,
      I1 => instr_timer,
      I2 => \^cpu_state_reg[6]_0\(3),
      I3 => \timer[31]_i_5_n_0\,
      I4 => data0(13),
      I5 => reg_out1(13),
      O => \timer[13]_i_1_n_0\
    );
\timer[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAC000AAAA0000"
    )
        port map (
      I0 => \timer[31]_i_4_n_0\,
      I1 => instr_timer,
      I2 => \^cpu_state_reg[6]_0\(3),
      I3 => \timer[31]_i_5_n_0\,
      I4 => data0(14),
      I5 => reg_out1(14),
      O => \timer[14]_i_1_n_0\
    );
\timer[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAC000AAAA0000"
    )
        port map (
      I0 => \timer[31]_i_4_n_0\,
      I1 => instr_timer,
      I2 => \^cpu_state_reg[6]_0\(3),
      I3 => \timer[31]_i_5_n_0\,
      I4 => data0(15),
      I5 => reg_out1(15),
      O => \timer[15]_i_1_n_0\
    );
\timer[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAC000AAAA0000"
    )
        port map (
      I0 => \timer[31]_i_4_n_0\,
      I1 => instr_timer,
      I2 => \^cpu_state_reg[6]_0\(3),
      I3 => \timer[31]_i_5_n_0\,
      I4 => data0(16),
      I5 => reg_out1(16),
      O => \timer[16]_i_1_n_0\
    );
\timer[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[16]\,
      O => \timer[16]_i_3_n_0\
    );
\timer[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[15]\,
      O => \timer[16]_i_4_n_0\
    );
\timer[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[14]\,
      O => \timer[16]_i_5_n_0\
    );
\timer[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[13]\,
      O => \timer[16]_i_6_n_0\
    );
\timer[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAC000AAAA0000"
    )
        port map (
      I0 => \timer[31]_i_4_n_0\,
      I1 => instr_timer,
      I2 => \^cpu_state_reg[6]_0\(3),
      I3 => \timer[31]_i_5_n_0\,
      I4 => data0(17),
      I5 => reg_out1(17),
      O => \timer[17]_i_1_n_0\
    );
\timer[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAC000AAAA0000"
    )
        port map (
      I0 => \timer[31]_i_4_n_0\,
      I1 => instr_timer,
      I2 => \^cpu_state_reg[6]_0\(3),
      I3 => \timer[31]_i_5_n_0\,
      I4 => data0(18),
      I5 => reg_out1(18),
      O => \timer[18]_i_1_n_0\
    );
\timer[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAC000AAAA0000"
    )
        port map (
      I0 => \timer[31]_i_4_n_0\,
      I1 => instr_timer,
      I2 => \^cpu_state_reg[6]_0\(3),
      I3 => \timer[31]_i_5_n_0\,
      I4 => data0(19),
      I5 => reg_out1(19),
      O => \timer[19]_i_1_n_0\
    );
\timer[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAC000AAAA0000"
    )
        port map (
      I0 => \timer[31]_i_4_n_0\,
      I1 => instr_timer,
      I2 => \^cpu_state_reg[6]_0\(3),
      I3 => \timer[31]_i_5_n_0\,
      I4 => data0(1),
      I5 => reg_out1(1),
      O => \timer[1]_i_1_n_0\
    );
\timer[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAC000AAAA0000"
    )
        port map (
      I0 => \timer[31]_i_4_n_0\,
      I1 => instr_timer,
      I2 => \^cpu_state_reg[6]_0\(3),
      I3 => \timer[31]_i_5_n_0\,
      I4 => data0(20),
      I5 => reg_out1(20),
      O => \timer[20]_i_1_n_0\
    );
\timer[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[20]\,
      O => \timer[20]_i_3_n_0\
    );
\timer[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[19]\,
      O => \timer[20]_i_4_n_0\
    );
\timer[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[18]\,
      O => \timer[20]_i_5_n_0\
    );
\timer[20]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[17]\,
      O => \timer[20]_i_6_n_0\
    );
\timer[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAC000AAAA0000"
    )
        port map (
      I0 => \timer[31]_i_4_n_0\,
      I1 => instr_timer,
      I2 => \^cpu_state_reg[6]_0\(3),
      I3 => \timer[31]_i_5_n_0\,
      I4 => data0(21),
      I5 => reg_out1(21),
      O => \timer[21]_i_1_n_0\
    );
\timer[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAC000AAAA0000"
    )
        port map (
      I0 => \timer[31]_i_4_n_0\,
      I1 => instr_timer,
      I2 => \^cpu_state_reg[6]_0\(3),
      I3 => \timer[31]_i_5_n_0\,
      I4 => data0(22),
      I5 => reg_out1(22),
      O => \timer[22]_i_1_n_0\
    );
\timer[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAC000AAAA0000"
    )
        port map (
      I0 => \timer[31]_i_4_n_0\,
      I1 => instr_timer,
      I2 => \^cpu_state_reg[6]_0\(3),
      I3 => \timer[31]_i_5_n_0\,
      I4 => data0(23),
      I5 => reg_out1(23),
      O => \timer[23]_i_1_n_0\
    );
\timer[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAC000AAAA0000"
    )
        port map (
      I0 => \timer[31]_i_4_n_0\,
      I1 => instr_timer,
      I2 => \^cpu_state_reg[6]_0\(3),
      I3 => \timer[31]_i_5_n_0\,
      I4 => data0(24),
      I5 => reg_out1(24),
      O => \timer[24]_i_1_n_0\
    );
\timer[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[24]\,
      O => \timer[24]_i_3_n_0\
    );
\timer[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[23]\,
      O => \timer[24]_i_4_n_0\
    );
\timer[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[22]\,
      O => \timer[24]_i_5_n_0\
    );
\timer[24]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[21]\,
      O => \timer[24]_i_6_n_0\
    );
\timer[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAC000AAAA0000"
    )
        port map (
      I0 => \timer[31]_i_4_n_0\,
      I1 => instr_timer,
      I2 => \^cpu_state_reg[6]_0\(3),
      I3 => \timer[31]_i_5_n_0\,
      I4 => data0(25),
      I5 => reg_out1(25),
      O => \timer[25]_i_1_n_0\
    );
\timer[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAC000AAAA0000"
    )
        port map (
      I0 => \timer[31]_i_4_n_0\,
      I1 => instr_timer,
      I2 => \^cpu_state_reg[6]_0\(3),
      I3 => \timer[31]_i_5_n_0\,
      I4 => data0(26),
      I5 => reg_out1(26),
      O => \timer[26]_i_1_n_0\
    );
\timer[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAC000AAAA0000"
    )
        port map (
      I0 => \timer[31]_i_4_n_0\,
      I1 => instr_timer,
      I2 => \^cpu_state_reg[6]_0\(3),
      I3 => \timer[31]_i_5_n_0\,
      I4 => data0(27),
      I5 => reg_out1(27),
      O => \timer[27]_i_1_n_0\
    );
\timer[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAC000AAAA0000"
    )
        port map (
      I0 => \timer[31]_i_4_n_0\,
      I1 => instr_timer,
      I2 => \^cpu_state_reg[6]_0\(3),
      I3 => \timer[31]_i_5_n_0\,
      I4 => data0(28),
      I5 => reg_out1(28),
      O => \timer[28]_i_1_n_0\
    );
\timer[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[28]\,
      O => \timer[28]_i_3_n_0\
    );
\timer[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[27]\,
      O => \timer[28]_i_4_n_0\
    );
\timer[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[26]\,
      O => \timer[28]_i_5_n_0\
    );
\timer[28]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[25]\,
      O => \timer[28]_i_6_n_0\
    );
\timer[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAC000AAAA0000"
    )
        port map (
      I0 => \timer[31]_i_4_n_0\,
      I1 => instr_timer,
      I2 => \^cpu_state_reg[6]_0\(3),
      I3 => \timer[31]_i_5_n_0\,
      I4 => data0(29),
      I5 => reg_out1(29),
      O => \timer[29]_i_1_n_0\
    );
\timer[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAC000AAAA0000"
    )
        port map (
      I0 => \timer[31]_i_4_n_0\,
      I1 => instr_timer,
      I2 => \^cpu_state_reg[6]_0\(3),
      I3 => \timer[31]_i_5_n_0\,
      I4 => data0(2),
      I5 => reg_out1(2),
      O => \timer[2]_i_1_n_0\
    );
\timer[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAC000AAAA0000"
    )
        port map (
      I0 => \timer[31]_i_4_n_0\,
      I1 => instr_timer,
      I2 => \^cpu_state_reg[6]_0\(3),
      I3 => \timer[31]_i_5_n_0\,
      I4 => data0(30),
      I5 => reg_out1(30),
      O => \timer[30]_i_1_n_0\
    );
\timer[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => instr_timer,
      I1 => \^cpu_state_reg[6]_0\(3),
      I2 => \timer[31]_i_3_n_0\,
      O => timer
    );
\timer[31]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \^instr_retirq\,
      I1 => instr_maskirq,
      I2 => \^cpu_state_reg[6]_0\(3),
      O => \timer[31]_i_10_n_0\
    );
\timer[31]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[31]\,
      O => \timer[31]_i_11_n_0\
    );
\timer[31]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[30]\,
      O => \timer[31]_i_12_n_0\
    );
\timer[31]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[29]\,
      O => \timer[31]_i_13_n_0\
    );
\timer[31]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \timer_reg_n_0_[18]\,
      I1 => \timer_reg_n_0_[19]\,
      I2 => \timer_reg_n_0_[20]\,
      I3 => \timer_reg_n_0_[21]\,
      I4 => \timer_reg_n_0_[31]\,
      I5 => \timer_reg_n_0_[30]\,
      O => \timer[31]_i_14_n_0\
    );
\timer[31]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \timer_reg_n_0_[3]\,
      I1 => \timer_reg_n_0_[2]\,
      I2 => \timer_reg_n_0_[1]\,
      I3 => \timer_reg_n_0_[0]\,
      O => \timer[31]_i_15_n_0\
    );
\timer[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAC000AAAA0000"
    )
        port map (
      I0 => \timer[31]_i_4_n_0\,
      I1 => instr_timer,
      I2 => \^cpu_state_reg[6]_0\(3),
      I3 => \timer[31]_i_5_n_0\,
      I4 => data0(31),
      I5 => reg_out1(31),
      O => \timer[31]_i_2_n_0\
    );
\timer[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \timer[31]_i_7_n_0\,
      I1 => \timer[31]_i_8_n_0\,
      I2 => \timer_reg_n_0_[25]\,
      I3 => \timer_reg_n_0_[24]\,
      I4 => \timer_reg_n_0_[23]\,
      I5 => \timer_reg_n_0_[22]\,
      O => \timer[31]_i_3_n_0\
    );
\timer[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \timer[31]_i_9_n_0\,
      I1 => instr_trap,
      I2 => is_jalr_addi_slti_sltiu_xori_ori_andi,
      I3 => is_lb_lh_lw_lbu_lhu,
      I4 => is_slli_srli_srai,
      I5 => \timer[31]_i_10_n_0\,
      O => \timer[31]_i_4_n_0\
    );
\timer[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \decoded_rs1_reg_n_0_[0]\,
      I1 => \decoded_rs1_reg_n_0_[1]\,
      I2 => \decoded_rs1_reg_n_0_[2]\,
      I3 => \decoded_rs1_reg_n_0_[3]\,
      I4 => \decoded_rs1_reg_n_0_[5]\,
      I5 => \decoded_rs1_reg_n_0_[4]\,
      O => \timer[31]_i_5_n_0\
    );
\timer[31]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \timer[31]_i_14_n_0\,
      I1 => \timer_reg_n_0_[26]\,
      I2 => \timer_reg_n_0_[27]\,
      I3 => \timer_reg_n_0_[28]\,
      I4 => \timer_reg_n_0_[29]\,
      O => \timer[31]_i_7_n_0\
    );
\timer[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \timer_reg_n_0_[17]\,
      I1 => \timer_reg_n_0_[16]\,
      I2 => \irq_pending[0]_i_5_n_0\,
      I3 => \timer[31]_i_15_n_0\,
      I4 => \irq_pending[0]_i_8_n_0\,
      I5 => \irq_pending[0]_i_7_n_0\,
      O => \timer[31]_i_8_n_0\
    );
\timer[31]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => instr_getq,
      I1 => instr_setq,
      I2 => instr_timer,
      I3 => is_lui_auipc_jal,
      I4 => is_rdcycle_rdcycleh_rdinstr_rdinstrh,
      O => \timer[31]_i_9_n_0\
    );
\timer[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAC000AAAA0000"
    )
        port map (
      I0 => \timer[31]_i_4_n_0\,
      I1 => instr_timer,
      I2 => \^cpu_state_reg[6]_0\(3),
      I3 => \timer[31]_i_5_n_0\,
      I4 => data0(3),
      I5 => reg_out1(3),
      O => \timer[3]_i_1_n_0\
    );
\timer[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAC000AAAA0000"
    )
        port map (
      I0 => \timer[31]_i_4_n_0\,
      I1 => instr_timer,
      I2 => \^cpu_state_reg[6]_0\(3),
      I3 => \timer[31]_i_5_n_0\,
      I4 => data0(4),
      I5 => reg_out1(4),
      O => \timer[4]_i_1_n_0\
    );
\timer[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[4]\,
      O => \timer[4]_i_3_n_0\
    );
\timer[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[3]\,
      O => \timer[4]_i_4_n_0\
    );
\timer[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[2]\,
      O => \timer[4]_i_5_n_0\
    );
\timer[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[1]\,
      O => \timer[4]_i_6_n_0\
    );
\timer[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAC000AAAA0000"
    )
        port map (
      I0 => \timer[31]_i_4_n_0\,
      I1 => instr_timer,
      I2 => \^cpu_state_reg[6]_0\(3),
      I3 => \timer[31]_i_5_n_0\,
      I4 => data0(5),
      I5 => reg_out1(5),
      O => \timer[5]_i_1_n_0\
    );
\timer[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAC000AAAA0000"
    )
        port map (
      I0 => \timer[31]_i_4_n_0\,
      I1 => instr_timer,
      I2 => \^cpu_state_reg[6]_0\(3),
      I3 => \timer[31]_i_5_n_0\,
      I4 => data0(6),
      I5 => reg_out1(6),
      O => \timer[6]_i_1_n_0\
    );
\timer[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAC000AAAA0000"
    )
        port map (
      I0 => \timer[31]_i_4_n_0\,
      I1 => instr_timer,
      I2 => \^cpu_state_reg[6]_0\(3),
      I3 => \timer[31]_i_5_n_0\,
      I4 => data0(7),
      I5 => reg_out1(7),
      O => \timer[7]_i_1_n_0\
    );
\timer[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAC000AAAA0000"
    )
        port map (
      I0 => \timer[31]_i_4_n_0\,
      I1 => instr_timer,
      I2 => \^cpu_state_reg[6]_0\(3),
      I3 => \timer[31]_i_5_n_0\,
      I4 => data0(8),
      I5 => reg_out1(8),
      O => \timer[8]_i_1_n_0\
    );
\timer[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[8]\,
      O => \timer[8]_i_3_n_0\
    );
\timer[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[7]\,
      O => \timer[8]_i_4_n_0\
    );
\timer[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[6]\,
      O => \timer[8]_i_5_n_0\
    );
\timer[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \timer_reg_n_0_[5]\,
      O => \timer[8]_i_6_n_0\
    );
\timer[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAC000AAAA0000"
    )
        port map (
      I0 => \timer[31]_i_4_n_0\,
      I1 => instr_timer,
      I2 => \^cpu_state_reg[6]_0\(3),
      I3 => \timer[31]_i_5_n_0\,
      I4 => data0(9),
      I5 => reg_out1(9),
      O => \timer[9]_i_1_n_0\
    );
\timer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[0]_i_1_n_0\,
      Q => \timer_reg_n_0_[0]\,
      R => trap_i_1_n_0
    );
\timer_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[10]_i_1_n_0\,
      Q => \timer_reg_n_0_[10]\,
      R => trap_i_1_n_0
    );
\timer_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[11]_i_1_n_0\,
      Q => \timer_reg_n_0_[11]\,
      R => trap_i_1_n_0
    );
\timer_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[12]_i_1_n_0\,
      Q => \timer_reg_n_0_[12]\,
      R => trap_i_1_n_0
    );
\timer_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \timer_reg[8]_i_2_n_0\,
      CO(3) => \timer_reg[12]_i_2_n_0\,
      CO(2) => \timer_reg[12]_i_2_n_1\,
      CO(1) => \timer_reg[12]_i_2_n_2\,
      CO(0) => \timer_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \timer_reg_n_0_[12]\,
      DI(2) => \timer_reg_n_0_[11]\,
      DI(1) => \timer_reg_n_0_[10]\,
      DI(0) => \timer_reg_n_0_[9]\,
      O(3 downto 0) => data0(12 downto 9),
      S(3) => \timer[12]_i_3_n_0\,
      S(2) => \timer[12]_i_4_n_0\,
      S(1) => \timer[12]_i_5_n_0\,
      S(0) => \timer[12]_i_6_n_0\
    );
\timer_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[13]_i_1_n_0\,
      Q => \timer_reg_n_0_[13]\,
      R => trap_i_1_n_0
    );
\timer_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[14]_i_1_n_0\,
      Q => \timer_reg_n_0_[14]\,
      R => trap_i_1_n_0
    );
\timer_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[15]_i_1_n_0\,
      Q => \timer_reg_n_0_[15]\,
      R => trap_i_1_n_0
    );
\timer_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[16]_i_1_n_0\,
      Q => \timer_reg_n_0_[16]\,
      R => trap_i_1_n_0
    );
\timer_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \timer_reg[12]_i_2_n_0\,
      CO(3) => \timer_reg[16]_i_2_n_0\,
      CO(2) => \timer_reg[16]_i_2_n_1\,
      CO(1) => \timer_reg[16]_i_2_n_2\,
      CO(0) => \timer_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \timer_reg_n_0_[16]\,
      DI(2) => \timer_reg_n_0_[15]\,
      DI(1) => \timer_reg_n_0_[14]\,
      DI(0) => \timer_reg_n_0_[13]\,
      O(3 downto 0) => data0(16 downto 13),
      S(3) => \timer[16]_i_3_n_0\,
      S(2) => \timer[16]_i_4_n_0\,
      S(1) => \timer[16]_i_5_n_0\,
      S(0) => \timer[16]_i_6_n_0\
    );
\timer_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[17]_i_1_n_0\,
      Q => \timer_reg_n_0_[17]\,
      R => trap_i_1_n_0
    );
\timer_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[18]_i_1_n_0\,
      Q => \timer_reg_n_0_[18]\,
      R => trap_i_1_n_0
    );
\timer_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[19]_i_1_n_0\,
      Q => \timer_reg_n_0_[19]\,
      R => trap_i_1_n_0
    );
\timer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[1]_i_1_n_0\,
      Q => \timer_reg_n_0_[1]\,
      R => trap_i_1_n_0
    );
\timer_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[20]_i_1_n_0\,
      Q => \timer_reg_n_0_[20]\,
      R => trap_i_1_n_0
    );
\timer_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \timer_reg[16]_i_2_n_0\,
      CO(3) => \timer_reg[20]_i_2_n_0\,
      CO(2) => \timer_reg[20]_i_2_n_1\,
      CO(1) => \timer_reg[20]_i_2_n_2\,
      CO(0) => \timer_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \timer_reg_n_0_[20]\,
      DI(2) => \timer_reg_n_0_[19]\,
      DI(1) => \timer_reg_n_0_[18]\,
      DI(0) => \timer_reg_n_0_[17]\,
      O(3 downto 0) => data0(20 downto 17),
      S(3) => \timer[20]_i_3_n_0\,
      S(2) => \timer[20]_i_4_n_0\,
      S(1) => \timer[20]_i_5_n_0\,
      S(0) => \timer[20]_i_6_n_0\
    );
\timer_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[21]_i_1_n_0\,
      Q => \timer_reg_n_0_[21]\,
      R => trap_i_1_n_0
    );
\timer_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[22]_i_1_n_0\,
      Q => \timer_reg_n_0_[22]\,
      R => trap_i_1_n_0
    );
\timer_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[23]_i_1_n_0\,
      Q => \timer_reg_n_0_[23]\,
      R => trap_i_1_n_0
    );
\timer_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[24]_i_1_n_0\,
      Q => \timer_reg_n_0_[24]\,
      R => trap_i_1_n_0
    );
\timer_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \timer_reg[20]_i_2_n_0\,
      CO(3) => \timer_reg[24]_i_2_n_0\,
      CO(2) => \timer_reg[24]_i_2_n_1\,
      CO(1) => \timer_reg[24]_i_2_n_2\,
      CO(0) => \timer_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \timer_reg_n_0_[24]\,
      DI(2) => \timer_reg_n_0_[23]\,
      DI(1) => \timer_reg_n_0_[22]\,
      DI(0) => \timer_reg_n_0_[21]\,
      O(3 downto 0) => data0(24 downto 21),
      S(3) => \timer[24]_i_3_n_0\,
      S(2) => \timer[24]_i_4_n_0\,
      S(1) => \timer[24]_i_5_n_0\,
      S(0) => \timer[24]_i_6_n_0\
    );
\timer_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[25]_i_1_n_0\,
      Q => \timer_reg_n_0_[25]\,
      R => trap_i_1_n_0
    );
\timer_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[26]_i_1_n_0\,
      Q => \timer_reg_n_0_[26]\,
      R => trap_i_1_n_0
    );
\timer_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[27]_i_1_n_0\,
      Q => \timer_reg_n_0_[27]\,
      R => trap_i_1_n_0
    );
\timer_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[28]_i_1_n_0\,
      Q => \timer_reg_n_0_[28]\,
      R => trap_i_1_n_0
    );
\timer_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \timer_reg[24]_i_2_n_0\,
      CO(3) => \timer_reg[28]_i_2_n_0\,
      CO(2) => \timer_reg[28]_i_2_n_1\,
      CO(1) => \timer_reg[28]_i_2_n_2\,
      CO(0) => \timer_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \timer_reg_n_0_[28]\,
      DI(2) => \timer_reg_n_0_[27]\,
      DI(1) => \timer_reg_n_0_[26]\,
      DI(0) => \timer_reg_n_0_[25]\,
      O(3 downto 0) => data0(28 downto 25),
      S(3) => \timer[28]_i_3_n_0\,
      S(2) => \timer[28]_i_4_n_0\,
      S(1) => \timer[28]_i_5_n_0\,
      S(0) => \timer[28]_i_6_n_0\
    );
\timer_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[29]_i_1_n_0\,
      Q => \timer_reg_n_0_[29]\,
      R => trap_i_1_n_0
    );
\timer_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[2]_i_1_n_0\,
      Q => \timer_reg_n_0_[2]\,
      R => trap_i_1_n_0
    );
\timer_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[30]_i_1_n_0\,
      Q => \timer_reg_n_0_[30]\,
      R => trap_i_1_n_0
    );
\timer_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[31]_i_2_n_0\,
      Q => \timer_reg_n_0_[31]\,
      R => trap_i_1_n_0
    );
\timer_reg[31]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \timer_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_timer_reg[31]_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \timer_reg[31]_i_6_n_2\,
      CO(0) => \timer_reg[31]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \timer_reg_n_0_[30]\,
      DI(0) => \timer_reg_n_0_[29]\,
      O(3) => \NLW_timer_reg[31]_i_6_O_UNCONNECTED\(3),
      O(2 downto 0) => data0(31 downto 29),
      S(3) => '0',
      S(2) => \timer[31]_i_11_n_0\,
      S(1) => \timer[31]_i_12_n_0\,
      S(0) => \timer[31]_i_13_n_0\
    );
\timer_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[3]_i_1_n_0\,
      Q => \timer_reg_n_0_[3]\,
      R => trap_i_1_n_0
    );
\timer_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[4]_i_1_n_0\,
      Q => \timer_reg_n_0_[4]\,
      R => trap_i_1_n_0
    );
\timer_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \timer_reg[4]_i_2_n_0\,
      CO(2) => \timer_reg[4]_i_2_n_1\,
      CO(1) => \timer_reg[4]_i_2_n_2\,
      CO(0) => \timer_reg[4]_i_2_n_3\,
      CYINIT => \timer_reg_n_0_[0]\,
      DI(3) => \timer_reg_n_0_[4]\,
      DI(2) => \timer_reg_n_0_[3]\,
      DI(1) => \timer_reg_n_0_[2]\,
      DI(0) => \timer_reg_n_0_[1]\,
      O(3 downto 0) => data0(4 downto 1),
      S(3) => \timer[4]_i_3_n_0\,
      S(2) => \timer[4]_i_4_n_0\,
      S(1) => \timer[4]_i_5_n_0\,
      S(0) => \timer[4]_i_6_n_0\
    );
\timer_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[5]_i_1_n_0\,
      Q => \timer_reg_n_0_[5]\,
      R => trap_i_1_n_0
    );
\timer_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[6]_i_1_n_0\,
      Q => \timer_reg_n_0_[6]\,
      R => trap_i_1_n_0
    );
\timer_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[7]_i_1_n_0\,
      Q => \timer_reg_n_0_[7]\,
      R => trap_i_1_n_0
    );
\timer_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[8]_i_1_n_0\,
      Q => \timer_reg_n_0_[8]\,
      R => trap_i_1_n_0
    );
\timer_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \timer_reg[4]_i_2_n_0\,
      CO(3) => \timer_reg[8]_i_2_n_0\,
      CO(2) => \timer_reg[8]_i_2_n_1\,
      CO(1) => \timer_reg[8]_i_2_n_2\,
      CO(0) => \timer_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \timer_reg_n_0_[8]\,
      DI(2) => \timer_reg_n_0_[7]\,
      DI(1) => \timer_reg_n_0_[6]\,
      DI(0) => \timer_reg_n_0_[5]\,
      O(3 downto 0) => data0(8 downto 5),
      S(3) => \timer[8]_i_3_n_0\,
      S(2) => \timer[8]_i_4_n_0\,
      S(1) => \timer[8]_i_5_n_0\,
      S(0) => \timer[8]_i_6_n_0\
    );
\timer_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => timer,
      D => \timer[9]_i_1_n_0\,
      Q => \timer_reg_n_0_[9]\,
      R => trap_i_1_n_0
    );
trap_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => resetn,
      O => trap_i_1_n_0
    );
trap_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cpu_state_reg_n_0_[7]\,
      Q => \^trap_reg_0\,
      R => trap_i_1_n_0
    );
xfer_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8FFA800"
    )
        port map (
      I0 => \^mem_valid\,
      I1 => mem_axi_rvalid,
      I2 => mem_axi_bvalid,
      I3 => resetn,
      I4 => xfer_done,
      O => mem_valid_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity icyradio_picorv32_0_0_picorv32_axi_adapter is
  port (
    xfer_done : out STD_LOGIC;
    ack_awvalid : out STD_LOGIC;
    ack_wvalid_reg_0 : out STD_LOGIC;
    ack_arvalid_reg_0 : out STD_LOGIC;
    xfer_done_reg_0 : in STD_LOGIC;
    clk : in STD_LOGIC;
    mem_axi_awready : in STD_LOGIC;
    mem_axi_bready : in STD_LOGIC;
    resetn : in STD_LOGIC;
    mem_valid : in STD_LOGIC;
    mem_axi_arvalid : in STD_LOGIC;
    mem_axi_arready : in STD_LOGIC;
    mem_axi_wready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of icyradio_picorv32_0_0_picorv32_axi_adapter : entity is "picorv32_axi_adapter";
end icyradio_picorv32_0_0_picorv32_axi_adapter;

architecture STRUCTURE of icyradio_picorv32_0_0_picorv32_axi_adapter is
  signal ack_arvalid_i_1_n_0 : STD_LOGIC;
  signal \^ack_arvalid_reg_0\ : STD_LOGIC;
  signal \^ack_awvalid\ : STD_LOGIC;
  signal ack_awvalid_i_1_n_0 : STD_LOGIC;
  signal ack_wvalid_i_1_n_0 : STD_LOGIC;
  signal \^ack_wvalid_reg_0\ : STD_LOGIC;
  signal \^xfer_done\ : STD_LOGIC;
begin
  ack_arvalid_reg_0 <= \^ack_arvalid_reg_0\;
  ack_awvalid <= \^ack_awvalid\;
  ack_wvalid_reg_0 <= \^ack_wvalid_reg_0\;
  xfer_done <= \^xfer_done\;
ack_arvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EA0000AAAAAAAA"
    )
        port map (
      I0 => \^ack_arvalid_reg_0\,
      I1 => mem_axi_arvalid,
      I2 => mem_axi_arready,
      I3 => \^xfer_done\,
      I4 => mem_valid,
      I5 => resetn,
      O => ack_arvalid_i_1_n_0
    );
ack_arvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => ack_arvalid_i_1_n_0,
      Q => \^ack_arvalid_reg_0\,
      R => '0'
    );
ack_awvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EA0000000000"
    )
        port map (
      I0 => \^ack_awvalid\,
      I1 => mem_axi_awready,
      I2 => mem_axi_bready,
      I3 => resetn,
      I4 => \^xfer_done\,
      I5 => mem_valid,
      O => ack_awvalid_i_1_n_0
    );
ack_awvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => ack_awvalid_i_1_n_0,
      Q => \^ack_awvalid\,
      R => '0'
    );
ack_wvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EA0000AAAAAAAA"
    )
        port map (
      I0 => \^ack_wvalid_reg_0\,
      I1 => mem_axi_bready,
      I2 => mem_axi_wready,
      I3 => \^xfer_done\,
      I4 => mem_valid,
      I5 => resetn,
      O => ack_wvalid_i_1_n_0
    );
ack_wvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => ack_wvalid_i_1_n_0,
      Q => \^ack_wvalid_reg_0\,
      R => '0'
    );
xfer_done_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => xfer_done_reg_0,
      Q => \^xfer_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity icyradio_picorv32_0_0_picorv32_axi is
  port (
    mem_axi_rready : out STD_LOGIC;
    mem_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_axi_bready : out STD_LOGIC;
    mem_axi_awvalid : out STD_LOGIC;
    mem_axi_wvalid : out STD_LOGIC;
    mem_axi_arvalid : out STD_LOGIC;
    trap : out STD_LOGIC;
    mem_axi_awaddr : out STD_LOGIC_VECTOR ( 29 downto 0 );
    mem_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    eoi : out STD_LOGIC_VECTOR ( 31 downto 0 );
    mem_axi_arprot : out STD_LOGIC_VECTOR ( 0 to 0 );
    irq : in STD_LOGIC_VECTOR ( 31 downto 0 );
    mem_axi_awready : in STD_LOGIC;
    resetn : in STD_LOGIC;
    mem_axi_rvalid : in STD_LOGIC;
    mem_axi_bvalid : in STD_LOGIC;
    mem_axi_arready : in STD_LOGIC;
    mem_axi_wready : in STD_LOGIC;
    clk : in STD_LOGIC;
    mem_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of icyradio_picorv32_0_0_picorv32_axi : entity is "picorv32_axi";
end icyradio_picorv32_0_0_picorv32_axi;

architecture STRUCTURE of icyradio_picorv32_0_0_picorv32_axi is
  signal ack_awvalid : STD_LOGIC;
  signal alu_out_0 : STD_LOGIC;
  signal axi_adapter_n_2 : STD_LOGIC;
  signal axi_adapter_n_3 : STD_LOGIC;
  signal clear_prefetched_high_word : STD_LOGIC;
  signal compressed_instr : STD_LOGIC;
  signal decoder_trigger1 : STD_LOGIC;
  signal instr_add : STD_LOGIC;
  signal instr_addi : STD_LOGIC;
  signal instr_jalr : STD_LOGIC;
  signal instr_lb : STD_LOGIC;
  signal instr_lh : STD_LOGIC;
  signal instr_lui0 : STD_LOGIC;
  signal instr_retirq : STD_LOGIC;
  signal instr_sub : STD_LOGIC;
  signal irq_active_i_1_n_0 : STD_LOGIC;
  signal is_beq_bne_blt_bge_bltu_bgeu : STD_LOGIC;
  signal is_beq_bne_blt_bge_bltu_bgeu_i_1_n_0 : STD_LOGIC;
  signal is_lbu_lhu_lw : STD_LOGIC;
  signal is_lui_auipc_jal_jalr_addi_add_sub0 : STD_LOGIC;
  signal is_lui_auipc_jal_jalr_addi_add_sub_i_1_n_0 : STD_LOGIC;
  signal latched_branch : STD_LOGIC;
  signal latched_branch_i_1_n_0 : STD_LOGIC;
  signal latched_compr_i_1_n_0 : STD_LOGIC;
  signal latched_is_lb_i_1_n_0 : STD_LOGIC;
  signal latched_is_lh_i_1_n_0 : STD_LOGIC;
  signal latched_is_lu_i_1_n_0 : STD_LOGIC;
  signal latched_stalu_i_1_n_0 : STD_LOGIC;
  signal latched_store : STD_LOGIC;
  signal latched_store_i_1_n_0 : STD_LOGIC;
  signal \^mem_axi_arprot\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^mem_axi_arvalid\ : STD_LOGIC;
  signal \^mem_axi_bready\ : STD_LOGIC;
  signal mem_do_rdata : STD_LOGIC;
  signal mem_do_rdata_i_1_n_0 : STD_LOGIC;
  signal mem_do_wdata : STD_LOGIC;
  signal mem_do_wdata_i_1_n_0 : STD_LOGIC;
  signal mem_done : STD_LOGIC;
  signal mem_instr_i_1_n_0 : STD_LOGIC;
  signal mem_la_firstword1 : STD_LOGIC;
  signal mem_valid : STD_LOGIC;
  signal mem_valid_i_2_n_0 : STD_LOGIC;
  signal p_3_out0 : STD_LOGIC;
  signal p_5_in : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal picorv32_core_n_12 : STD_LOGIC;
  signal picorv32_core_n_144 : STD_LOGIC;
  signal picorv32_core_n_145 : STD_LOGIC;
  signal picorv32_core_n_146 : STD_LOGIC;
  signal picorv32_core_n_147 : STD_LOGIC;
  signal picorv32_core_n_148 : STD_LOGIC;
  signal picorv32_core_n_149 : STD_LOGIC;
  signal picorv32_core_n_151 : STD_LOGIC;
  signal picorv32_core_n_153 : STD_LOGIC;
  signal picorv32_core_n_154 : STD_LOGIC;
  signal picorv32_core_n_155 : STD_LOGIC;
  signal picorv32_core_n_156 : STD_LOGIC;
  signal picorv32_core_n_157 : STD_LOGIC;
  signal picorv32_core_n_158 : STD_LOGIC;
  signal picorv32_core_n_16 : STD_LOGIC;
  signal picorv32_core_n_161 : STD_LOGIC;
  signal picorv32_core_n_163 : STD_LOGIC;
  signal picorv32_core_n_17 : STD_LOGIC;
  signal picorv32_core_n_18 : STD_LOGIC;
  signal picorv32_core_n_21 : STD_LOGIC;
  signal picorv32_core_n_22 : STD_LOGIC;
  signal picorv32_core_n_23 : STD_LOGIC;
  signal picorv32_core_n_24 : STD_LOGIC;
  signal picorv32_core_n_25 : STD_LOGIC;
  signal picorv32_core_n_27 : STD_LOGIC;
  signal picorv32_core_n_3 : STD_LOGIC;
  signal picorv32_core_n_32 : STD_LOGIC;
  signal picorv32_core_n_39 : STD_LOGIC;
  signal picorv32_core_n_40 : STD_LOGIC;
  signal picorv32_core_n_41 : STD_LOGIC;
  signal picorv32_core_n_42 : STD_LOGIC;
  signal picorv32_core_n_47 : STD_LOGIC;
  signal picorv32_core_n_48 : STD_LOGIC;
  signal picorv32_core_n_49 : STD_LOGIC;
  signal prefetched_high_word_i_1_n_0 : STD_LOGIC;
  signal \^trap\ : STD_LOGIC;
  signal xfer_done : STD_LOGIC;
begin
  mem_axi_arprot(0) <= \^mem_axi_arprot\(0);
  mem_axi_arvalid <= \^mem_axi_arvalid\;
  mem_axi_bready <= \^mem_axi_bready\;
  trap <= \^trap\;
axi_adapter: entity work.icyradio_picorv32_0_0_picorv32_axi_adapter
     port map (
      ack_arvalid_reg_0 => axi_adapter_n_3,
      ack_awvalid => ack_awvalid,
      ack_wvalid_reg_0 => axi_adapter_n_2,
      clk => clk,
      mem_axi_arready => mem_axi_arready,
      mem_axi_arvalid => \^mem_axi_arvalid\,
      mem_axi_awready => mem_axi_awready,
      mem_axi_bready => \^mem_axi_bready\,
      mem_axi_wready => mem_axi_wready,
      mem_valid => mem_valid,
      resetn => resetn,
      xfer_done => xfer_done,
      xfer_done_reg_0 => picorv32_core_n_47
    );
irq_active_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFFFC888"
    )
        port map (
      I0 => picorv32_core_n_48,
      I1 => p_3_out0,
      I2 => instr_retirq,
      I3 => picorv32_core_n_39,
      I4 => picorv32_core_n_12,
      O => irq_active_i_1_n_0
    );
is_beq_bne_blt_bge_bltu_bgeu_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FFFFFF800000"
    )
        port map (
      I0 => p_5_in(1),
      I1 => picorv32_core_n_32,
      I2 => p_5_in(2),
      I3 => picorv32_core_n_153,
      I4 => instr_lui0,
      I5 => is_beq_bne_blt_bge_bltu_bgeu,
      O => is_beq_bne_blt_bge_bltu_bgeu_i_1_n_0
    );
is_lui_auipc_jal_jalr_addi_add_sub_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => instr_jalr,
      I1 => picorv32_core_n_3,
      I2 => instr_addi,
      I3 => instr_add,
      I4 => instr_sub,
      I5 => is_lui_auipc_jal_jalr_addi_add_sub0,
      O => is_lui_auipc_jal_jalr_addi_add_sub_i_1_n_0
    );
latched_branch_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFBFFFFBBFB0000"
    )
        port map (
      I0 => picorv32_core_n_156,
      I1 => picorv32_core_n_151,
      I2 => picorv32_core_n_39,
      I3 => picorv32_core_n_40,
      I4 => latched_branch,
      I5 => picorv32_core_n_16,
      O => latched_branch_i_1_n_0
    );
latched_compr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => compressed_instr,
      I1 => picorv32_core_n_49,
      I2 => p_3_out0,
      I3 => resetn,
      I4 => picorv32_core_n_18,
      O => latched_compr_i_1_n_0
    );
latched_is_lb_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFBF00000080"
    )
        port map (
      I0 => instr_lb,
      I1 => decoder_trigger1,
      I2 => picorv32_core_n_42,
      I3 => mem_do_rdata,
      I4 => p_3_out0,
      I5 => picorv32_core_n_22,
      O => latched_is_lb_i_1_n_0
    );
latched_is_lh_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFBF00000080"
    )
        port map (
      I0 => instr_lh,
      I1 => decoder_trigger1,
      I2 => picorv32_core_n_42,
      I3 => mem_do_rdata,
      I4 => p_3_out0,
      I5 => picorv32_core_n_23,
      O => latched_is_lh_i_1_n_0
    );
latched_is_lu_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFBF00000080"
    )
        port map (
      I0 => is_lbu_lhu_lw,
      I1 => decoder_trigger1,
      I2 => picorv32_core_n_42,
      I3 => mem_do_rdata,
      I4 => p_3_out0,
      I5 => picorv32_core_n_24,
      O => latched_is_lu_i_1_n_0
    );
latched_stalu_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F04"
    )
        port map (
      I0 => is_beq_bne_blt_bge_bltu_bgeu,
      I1 => picorv32_core_n_40,
      I2 => p_3_out0,
      I3 => picorv32_core_n_21,
      O => latched_stalu_i_1_n_0
    );
latched_store_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFFFFFEEE0000"
    )
        port map (
      I0 => picorv32_core_n_163,
      I1 => picorv32_core_n_155,
      I2 => alu_out_0,
      I3 => picorv32_core_n_40,
      I4 => latched_store,
      I5 => picorv32_core_n_17,
      O => latched_store_i_1_n_0
    );
mem_do_rdata_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0F0C040"
    )
        port map (
      I0 => picorv32_core_n_25,
      I1 => picorv32_core_n_158,
      I2 => resetn,
      I3 => mem_done,
      I4 => mem_do_rdata,
      O => mem_do_rdata_i_1_n_0
    );
mem_do_wdata_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C00F400"
    )
        port map (
      I0 => picorv32_core_n_25,
      I1 => picorv32_core_n_41,
      I2 => mem_do_wdata,
      I3 => resetn,
      I4 => mem_done,
      O => mem_do_wdata_i_1_n_0
    );
mem_instr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAFB00000050"
    )
        port map (
      I0 => picorv32_core_n_157,
      I1 => mem_do_rdata,
      I2 => mem_la_firstword1,
      I3 => mem_do_wdata,
      I4 => picorv32_core_n_148,
      I5 => \^mem_axi_arprot\(0),
      O => mem_instr_i_1_n_0
    );
mem_valid_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEAFFEAEAEA00"
    )
        port map (
      I0 => picorv32_core_n_154,
      I1 => picorv32_core_n_145,
      I2 => picorv32_core_n_161,
      I3 => picorv32_core_n_146,
      I4 => picorv32_core_n_144,
      I5 => mem_valid,
      O => mem_valid_i_2_n_0
    );
picorv32_core: entity work.icyradio_picorv32_0_0_picorv32
     port map (
      Q(3 downto 0) => mem_wstrb(3 downto 0),
      ack_awvalid => ack_awvalid,
      alu_out_0 => alu_out_0,
      clear_prefetched_high_word => clear_prefetched_high_word,
      clk => clk,
      compressed_instr => compressed_instr,
      \cpu_state_reg[3]_0\ => picorv32_core_n_158,
      \cpu_state_reg[3]_1\ => picorv32_core_n_163,
      \cpu_state_reg[6]_0\(4) => p_3_out0,
      \cpu_state_reg[6]_0\(3) => picorv32_core_n_39,
      \cpu_state_reg[6]_0\(2) => picorv32_core_n_40,
      \cpu_state_reg[6]_0\(1) => picorv32_core_n_41,
      \cpu_state_reg[6]_0\(0) => picorv32_core_n_42,
      decoder_trigger1 => decoder_trigger1,
      eoi(31 downto 0) => eoi(31 downto 0),
      instr_add => instr_add,
      instr_addi => instr_addi,
      instr_jalr => instr_jalr,
      instr_jalr_reg_0 => picorv32_core_n_156,
      instr_lb => instr_lb,
      instr_lh => instr_lh,
      instr_lui0 => instr_lui0,
      instr_lui_reg_0 => picorv32_core_n_3,
      instr_retirq => instr_retirq,
      instr_sub => instr_sub,
      instr_waitirq_reg_0 => picorv32_core_n_155,
      irq(31 downto 0) => irq(31 downto 0),
      irq_active_reg_0 => picorv32_core_n_12,
      irq_active_reg_1 => irq_active_i_1_n_0,
      irq_delay_reg_0 => picorv32_core_n_49,
      \irq_state_reg[0]_0\ => picorv32_core_n_48,
      is_beq_bne_blt_bge_bltu_bgeu => is_beq_bne_blt_bge_bltu_bgeu,
      is_beq_bne_blt_bge_bltu_bgeu_reg_0 => picorv32_core_n_151,
      is_beq_bne_blt_bge_bltu_bgeu_reg_1 => is_beq_bne_blt_bge_bltu_bgeu_i_1_n_0,
      is_lbu_lhu_lw => is_lbu_lhu_lw,
      is_lui_auipc_jal_jalr_addi_add_sub0 => is_lui_auipc_jal_jalr_addi_add_sub0,
      is_lui_auipc_jal_jalr_addi_add_sub_reg_0 => is_lui_auipc_jal_jalr_addi_add_sub_i_1_n_0,
      latched_branch => latched_branch,
      latched_branch_reg_0 => picorv32_core_n_16,
      latched_branch_reg_1 => latched_branch_i_1_n_0,
      latched_compr_reg_0 => picorv32_core_n_18,
      latched_compr_reg_1 => latched_compr_i_1_n_0,
      latched_is_lb_reg_0 => picorv32_core_n_22,
      latched_is_lb_reg_1 => latched_is_lb_i_1_n_0,
      latched_is_lh_reg_0 => picorv32_core_n_23,
      latched_is_lh_reg_1 => latched_is_lh_i_1_n_0,
      latched_is_lu_reg_0 => picorv32_core_n_24,
      latched_is_lu_reg_1 => latched_is_lu_i_1_n_0,
      latched_stalu_reg_0 => picorv32_core_n_21,
      latched_stalu_reg_1 => latched_stalu_i_1_n_0,
      latched_store => latched_store,
      latched_store_reg_0 => picorv32_core_n_17,
      latched_store_reg_1 => latched_store_i_1_n_0,
      mem_axi_arprot(0) => \^mem_axi_arprot\(0),
      mem_axi_arvalid => \^mem_axi_arvalid\,
      mem_axi_arvalid_0 => axi_adapter_n_3,
      mem_axi_awaddr(29 downto 0) => mem_axi_awaddr(29 downto 0),
      mem_axi_awvalid => mem_axi_awvalid,
      mem_axi_bready => \^mem_axi_bready\,
      mem_axi_bvalid => mem_axi_bvalid,
      mem_axi_rdata(31 downto 0) => mem_axi_rdata(31 downto 0),
      \mem_axi_rdata[15]\(1 downto 0) => p_5_in(2 downto 1),
      mem_axi_rdata_0_sp_1 => picorv32_core_n_32,
      mem_axi_rdata_1_sp_1 => picorv32_core_n_147,
      mem_axi_rdata_4_sp_1 => picorv32_core_n_153,
      mem_axi_rready => mem_axi_rready,
      mem_axi_rvalid => mem_axi_rvalid,
      mem_axi_wdata(31 downto 0) => mem_axi_wdata(31 downto 0),
      mem_axi_wvalid => mem_axi_wvalid,
      mem_axi_wvalid_0 => axi_adapter_n_2,
      mem_do_prefetch_reg_0 => picorv32_core_n_25,
      mem_do_rdata => mem_do_rdata,
      mem_do_rdata_reg_0 => picorv32_core_n_149,
      mem_do_rdata_reg_1 => mem_do_rdata_i_1_n_0,
      mem_do_wdata => mem_do_wdata,
      mem_do_wdata_reg_0 => picorv32_core_n_154,
      mem_do_wdata_reg_1 => mem_do_wdata_i_1_n_0,
      mem_done => mem_done,
      mem_instr_reg_0 => mem_instr_i_1_n_0,
      mem_la_firstword1 => mem_la_firstword1,
      \mem_state_reg[0]_0\ => picorv32_core_n_144,
      \mem_state_reg[0]_1\ => picorv32_core_n_146,
      \mem_state_reg[0]_2\ => picorv32_core_n_157,
      \mem_state_reg[0]_3\ => picorv32_core_n_161,
      mem_valid => mem_valid,
      mem_valid_reg_0 => picorv32_core_n_47,
      mem_valid_reg_1 => mem_valid_i_2_n_0,
      prefetched_high_word_reg_0 => picorv32_core_n_27,
      prefetched_high_word_reg_1 => prefetched_high_word_i_1_n_0,
      resetn => resetn,
      resetn_0 => picorv32_core_n_145,
      trap_reg_0 => \^trap\,
      trap_reg_1 => picorv32_core_n_148,
      xfer_done => xfer_done
    );
prefetched_high_word_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020003000200000"
    )
        port map (
      I0 => picorv32_core_n_147,
      I1 => \^trap\,
      I2 => resetn,
      I3 => clear_prefetched_high_word,
      I4 => picorv32_core_n_149,
      I5 => picorv32_core_n_27,
      O => prefetched_high_word_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity icyradio_picorv32_0_0 is
  port (
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC;
    trap : out STD_LOGIC;
    mem_axi_awvalid : out STD_LOGIC;
    mem_axi_awready : in STD_LOGIC;
    mem_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    mem_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    mem_axi_wvalid : out STD_LOGIC;
    mem_axi_wready : in STD_LOGIC;
    mem_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    mem_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_axi_bvalid : in STD_LOGIC;
    mem_axi_bready : out STD_LOGIC;
    mem_axi_arvalid : out STD_LOGIC;
    mem_axi_arready : in STD_LOGIC;
    mem_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    mem_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    mem_axi_rvalid : in STD_LOGIC;
    mem_axi_rready : out STD_LOGIC;
    mem_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    irq : in STD_LOGIC_VECTOR ( 31 downto 0 );
    eoi : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of icyradio_picorv32_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of icyradio_picorv32_0_0 : entity is "icyradio_picorv32_0_0,picorv32_axi,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of icyradio_picorv32_0_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of icyradio_picorv32_0_0 : entity is "picorv32_axi,Vivado 2021.1";
end icyradio_picorv32_0_0;

architecture STRUCTURE of icyradio_picorv32_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^mem_axi_arprot\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \^mem_axi_awaddr\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 M_AXI_CLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME M_AXI_CLK, ASSOCIATED_BUSIF M_AXI, FREQ_HZ 125000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN icyradio_axi_pcie_0_0_axi_aclk_out, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of mem_axi_arready : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARREADY";
  attribute X_INTERFACE_INFO of mem_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARVALID";
  attribute X_INTERFACE_INFO of mem_axi_awready : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWREADY";
  attribute X_INTERFACE_INFO of mem_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWVALID";
  attribute X_INTERFACE_INFO of mem_axi_bready : signal is "xilinx.com:interface:aximm:1.0 M_AXI BREADY";
  attribute X_INTERFACE_INFO of mem_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI BVALID";
  attribute X_INTERFACE_INFO of mem_axi_rready : signal is "xilinx.com:interface:aximm:1.0 M_AXI RREADY";
  attribute X_INTERFACE_INFO of mem_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI RVALID";
  attribute X_INTERFACE_INFO of mem_axi_wready : signal is "xilinx.com:interface:aximm:1.0 M_AXI WREADY";
  attribute X_INTERFACE_INFO of mem_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI WVALID";
  attribute X_INTERFACE_INFO of resetn : signal is "xilinx.com:signal:reset:1.0 M_AXI_RST RST";
  attribute X_INTERFACE_PARAMETER of resetn : signal is "XIL_INTERFACENAME M_AXI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of irq : signal is "xilinx.com:signal:interrupt:1.0 irq INTERRUPT";
  attribute X_INTERFACE_PARAMETER of irq : signal is "XIL_INTERFACENAME irq, SENSITIVITY LEVEL_HIGH, PortWidth 32";
  attribute X_INTERFACE_INFO of mem_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of mem_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARPROT";
  attribute X_INTERFACE_INFO of mem_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_INFO of mem_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWPROT";
  attribute X_INTERFACE_INFO of mem_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI RDATA";
  attribute X_INTERFACE_PARAMETER of mem_axi_rdata : signal is "XIL_INTERFACENAME M_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 125000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 0, HAS_RRESP 0, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN icyradio_axi_pcie_0_0_axi_aclk_out, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of mem_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI WDATA";
  attribute X_INTERFACE_INFO of mem_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 M_AXI WSTRB";
begin
  mem_axi_araddr(31 downto 2) <= \^mem_axi_awaddr\(31 downto 2);
  mem_axi_araddr(1) <= \<const0>\;
  mem_axi_araddr(0) <= \<const0>\;
  mem_axi_arprot(2) <= \^mem_axi_arprot\(2);
  mem_axi_arprot(1) <= \<const0>\;
  mem_axi_arprot(0) <= \<const0>\;
  mem_axi_awaddr(31 downto 2) <= \^mem_axi_awaddr\(31 downto 2);
  mem_axi_awaddr(1) <= \<const0>\;
  mem_axi_awaddr(0) <= \<const0>\;
  mem_axi_awprot(2) <= \<const0>\;
  mem_axi_awprot(1) <= \<const0>\;
  mem_axi_awprot(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.icyradio_picorv32_0_0_picorv32_axi
     port map (
      clk => clk,
      eoi(31 downto 0) => eoi(31 downto 0),
      irq(31 downto 0) => irq(31 downto 0),
      mem_axi_arprot(0) => \^mem_axi_arprot\(2),
      mem_axi_arready => mem_axi_arready,
      mem_axi_arvalid => mem_axi_arvalid,
      mem_axi_awaddr(29 downto 0) => \^mem_axi_awaddr\(31 downto 2),
      mem_axi_awready => mem_axi_awready,
      mem_axi_awvalid => mem_axi_awvalid,
      mem_axi_bready => mem_axi_bready,
      mem_axi_bvalid => mem_axi_bvalid,
      mem_axi_rdata(31 downto 0) => mem_axi_rdata(31 downto 0),
      mem_axi_rready => mem_axi_rready,
      mem_axi_rvalid => mem_axi_rvalid,
      mem_axi_wdata(31 downto 0) => mem_axi_wdata(31 downto 0),
      mem_axi_wready => mem_axi_wready,
      mem_axi_wvalid => mem_axi_wvalid,
      mem_wstrb(3 downto 0) => mem_axi_wstrb(3 downto 0),
      resetn => resetn,
      trap => trap
    );
end STRUCTURE;
