--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\ise\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L -n
3 -fastpaths -xml lab2.twx lab2.ncd -o lab2.twr lab2.pcf -ucf ok.ucf

Design file:              lab2.ncd
Physical constraint file: lab2.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 18061 paths analyzed, 922 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.928ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_21/XLXI_1/buffer_37 (SLICE_X76Y59.A5), 180 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram90/D (RAM)
  Destination:          XLXI_21/XLXI_1/buffer_37 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.261ns (Levels of Logic = 5)
  Clock Path Skew:      -0.168ns (0.992 - 1.160)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram90/D to XLXI_21/XLXI_1/buffer_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y63.BMUX    Tshcko                0.957   XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/N184
                                                       XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram90/D
                                                       XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram90/F7.B
                                                       XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram90/F8
    SLICE_X23Y63.A3      net (fanout=1)        0.435   XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/N184
    SLICE_X23Y63.A       Tilo                  0.043   Data_in<22>
                                                       XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/inst_LPM_MUX2211
    SLICE_X23Y63.B5      net (fanout=1)        0.149   XLXN_96<22>
    SLICE_X23Y63.B       Tilo                  0.043   Data_in<22>
                                                       XLXI_23/Mmux_Cpu_data4bus151
    SLICE_X40Y59.C6      net (fanout=2)        0.689   Data_in<22>
    SLICE_X40Y59.CMUX    Tilo                  0.239   Addr_out<22>
                                                       XLXI_3/MUX1_DispData/Mmux_o_314
                                                       XLXI_3/MUX1_DispData/Mmux_o_2_f7_13
    SLICE_X76Y59.C5      net (fanout=12)       1.434   Disp_num<22>
    SLICE_X76Y59.CMUX    Tilo                  0.134   XLXI_21/XLXI_1/buffer<5>
                                                       XLXI_21/XLXI_4/Mmux_o311
    SLICE_X76Y59.A5      net (fanout=1)        0.159   XLXI_21/XLXN_12<37>
    SLICE_X76Y59.CLK     Tas                  -0.021   XLXI_21/XLXI_1/buffer<5>
                                                       XLXI_21/XLXI_1/buffer_37_rstpot
                                                       XLXI_21/XLXI_1/buffer_37
    -------------------------------------------------  ---------------------------
    Total                                      4.261ns (1.395ns logic, 2.866ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.548ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram90/C (RAM)
  Destination:          XLXI_21/XLXI_1/buffer_37 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.249ns (Levels of Logic = 5)
  Clock Path Skew:      -0.168ns (0.992 - 1.160)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram90/C to XLXI_21/XLXI_1/buffer_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y63.BMUX    Tshcko                0.945   XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/N184
                                                       XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram90/C
                                                       XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram90/F7.B
                                                       XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram90/F8
    SLICE_X23Y63.A3      net (fanout=1)        0.435   XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/N184
    SLICE_X23Y63.A       Tilo                  0.043   Data_in<22>
                                                       XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/inst_LPM_MUX2211
    SLICE_X23Y63.B5      net (fanout=1)        0.149   XLXN_96<22>
    SLICE_X23Y63.B       Tilo                  0.043   Data_in<22>
                                                       XLXI_23/Mmux_Cpu_data4bus151
    SLICE_X40Y59.C6      net (fanout=2)        0.689   Data_in<22>
    SLICE_X40Y59.CMUX    Tilo                  0.239   Addr_out<22>
                                                       XLXI_3/MUX1_DispData/Mmux_o_314
                                                       XLXI_3/MUX1_DispData/Mmux_o_2_f7_13
    SLICE_X76Y59.C5      net (fanout=12)       1.434   Disp_num<22>
    SLICE_X76Y59.CMUX    Tilo                  0.134   XLXI_21/XLXI_1/buffer<5>
                                                       XLXI_21/XLXI_4/Mmux_o311
    SLICE_X76Y59.A5      net (fanout=1)        0.159   XLXI_21/XLXN_12<37>
    SLICE_X76Y59.CLK     Tas                  -0.021   XLXI_21/XLXI_1/buffer<5>
                                                       XLXI_21/XLXI_1/buffer_37_rstpot
                                                       XLXI_21/XLXI_1/buffer_37
    -------------------------------------------------  ---------------------------
    Total                                      4.249ns (1.383ns logic, 2.866ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.561ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram90/B (RAM)
  Destination:          XLXI_21/XLXI_1/buffer_37 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.236ns (Levels of Logic = 5)
  Clock Path Skew:      -0.168ns (0.992 - 1.160)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram90/B to XLXI_21/XLXI_1/buffer_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y63.BMUX    Tshcko                0.932   XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/N184
                                                       XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram90/B
                                                       XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram90/F7.A
                                                       XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram90/F8
    SLICE_X23Y63.A3      net (fanout=1)        0.435   XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/N184
    SLICE_X23Y63.A       Tilo                  0.043   Data_in<22>
                                                       XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/inst_LPM_MUX2211
    SLICE_X23Y63.B5      net (fanout=1)        0.149   XLXN_96<22>
    SLICE_X23Y63.B       Tilo                  0.043   Data_in<22>
                                                       XLXI_23/Mmux_Cpu_data4bus151
    SLICE_X40Y59.C6      net (fanout=2)        0.689   Data_in<22>
    SLICE_X40Y59.CMUX    Tilo                  0.239   Addr_out<22>
                                                       XLXI_3/MUX1_DispData/Mmux_o_314
                                                       XLXI_3/MUX1_DispData/Mmux_o_2_f7_13
    SLICE_X76Y59.C5      net (fanout=12)       1.434   Disp_num<22>
    SLICE_X76Y59.CMUX    Tilo                  0.134   XLXI_21/XLXI_1/buffer<5>
                                                       XLXI_21/XLXI_4/Mmux_o311
    SLICE_X76Y59.A5      net (fanout=1)        0.159   XLXI_21/XLXN_12<37>
    SLICE_X76Y59.CLK     Tas                  -0.021   XLXI_21/XLXI_1/buffer<5>
                                                       XLXI_21/XLXI_1/buffer_37_rstpot
                                                       XLXI_21/XLXI_1/buffer_37
    -------------------------------------------------  ---------------------------
    Total                                      4.236ns (1.370ns logic, 2.866ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_21/XLXI_1/buffer_5 (SLICE_X76Y59.B6), 173 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.681ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram90/D (RAM)
  Destination:          XLXI_21/XLXI_1/buffer_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.116ns (Levels of Logic = 5)
  Clock Path Skew:      -0.168ns (0.992 - 1.160)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram90/D to XLXI_21/XLXI_1/buffer_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y63.BMUX    Tshcko                0.957   XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/N184
                                                       XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram90/D
                                                       XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram90/F7.B
                                                       XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram90/F8
    SLICE_X23Y63.A3      net (fanout=1)        0.435   XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/N184
    SLICE_X23Y63.A       Tilo                  0.043   Data_in<22>
                                                       XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/inst_LPM_MUX2211
    SLICE_X23Y63.B5      net (fanout=1)        0.149   XLXN_96<22>
    SLICE_X23Y63.B       Tilo                  0.043   Data_in<22>
                                                       XLXI_23/Mmux_Cpu_data4bus151
    SLICE_X40Y59.C6      net (fanout=2)        0.689   Data_in<22>
    SLICE_X40Y59.CMUX    Tilo                  0.239   Addr_out<22>
                                                       XLXI_3/MUX1_DispData/Mmux_o_314
                                                       XLXI_3/MUX1_DispData/Mmux_o_2_f7_13
    SLICE_X76Y59.C5      net (fanout=12)       1.434   Disp_num<22>
    SLICE_X76Y59.C       Tilo                  0.043   XLXI_21/XLXI_1/buffer<5>
                                                       XLXI_21/XLXI_4/Mmux_o561
    SLICE_X76Y59.B6      net (fanout=1)        0.106   XLXI_21/XLXN_12<5>
    SLICE_X76Y59.CLK     Tas                  -0.022   XLXI_21/XLXI_1/buffer<5>
                                                       XLXI_21/XLXI_1/buffer_5_rstpot
                                                       XLXI_21/XLXI_1/buffer_5
    -------------------------------------------------  ---------------------------
    Total                                      4.116ns (1.303ns logic, 2.813ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.693ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram90/C (RAM)
  Destination:          XLXI_21/XLXI_1/buffer_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.104ns (Levels of Logic = 5)
  Clock Path Skew:      -0.168ns (0.992 - 1.160)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram90/C to XLXI_21/XLXI_1/buffer_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y63.BMUX    Tshcko                0.945   XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/N184
                                                       XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram90/C
                                                       XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram90/F7.B
                                                       XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram90/F8
    SLICE_X23Y63.A3      net (fanout=1)        0.435   XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/N184
    SLICE_X23Y63.A       Tilo                  0.043   Data_in<22>
                                                       XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/inst_LPM_MUX2211
    SLICE_X23Y63.B5      net (fanout=1)        0.149   XLXN_96<22>
    SLICE_X23Y63.B       Tilo                  0.043   Data_in<22>
                                                       XLXI_23/Mmux_Cpu_data4bus151
    SLICE_X40Y59.C6      net (fanout=2)        0.689   Data_in<22>
    SLICE_X40Y59.CMUX    Tilo                  0.239   Addr_out<22>
                                                       XLXI_3/MUX1_DispData/Mmux_o_314
                                                       XLXI_3/MUX1_DispData/Mmux_o_2_f7_13
    SLICE_X76Y59.C5      net (fanout=12)       1.434   Disp_num<22>
    SLICE_X76Y59.C       Tilo                  0.043   XLXI_21/XLXI_1/buffer<5>
                                                       XLXI_21/XLXI_4/Mmux_o561
    SLICE_X76Y59.B6      net (fanout=1)        0.106   XLXI_21/XLXN_12<5>
    SLICE_X76Y59.CLK     Tas                  -0.022   XLXI_21/XLXI_1/buffer<5>
                                                       XLXI_21/XLXI_1/buffer_5_rstpot
                                                       XLXI_21/XLXI_1/buffer_5
    -------------------------------------------------  ---------------------------
    Total                                      4.104ns (1.291ns logic, 2.813ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram90/B (RAM)
  Destination:          XLXI_21/XLXI_1/buffer_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.091ns (Levels of Logic = 5)
  Clock Path Skew:      -0.168ns (0.992 - 1.160)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram90/B to XLXI_21/XLXI_1/buffer_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y63.BMUX    Tshcko                0.932   XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/N184
                                                       XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram90/B
                                                       XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram90/F7.A
                                                       XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram90/F8
    SLICE_X23Y63.A3      net (fanout=1)        0.435   XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/N184
    SLICE_X23Y63.A       Tilo                  0.043   Data_in<22>
                                                       XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/inst_LPM_MUX2211
    SLICE_X23Y63.B5      net (fanout=1)        0.149   XLXN_96<22>
    SLICE_X23Y63.B       Tilo                  0.043   Data_in<22>
                                                       XLXI_23/Mmux_Cpu_data4bus151
    SLICE_X40Y59.C6      net (fanout=2)        0.689   Data_in<22>
    SLICE_X40Y59.CMUX    Tilo                  0.239   Addr_out<22>
                                                       XLXI_3/MUX1_DispData/Mmux_o_314
                                                       XLXI_3/MUX1_DispData/Mmux_o_2_f7_13
    SLICE_X76Y59.C5      net (fanout=12)       1.434   Disp_num<22>
    SLICE_X76Y59.C       Tilo                  0.043   XLXI_21/XLXI_1/buffer<5>
                                                       XLXI_21/XLXI_4/Mmux_o561
    SLICE_X76Y59.B6      net (fanout=1)        0.106   XLXI_21/XLXN_12<5>
    SLICE_X76Y59.CLK     Tas                  -0.022   XLXI_21/XLXI_1/buffer<5>
                                                       XLXI_21/XLXI_1/buffer_5_rstpot
                                                       XLXI_21/XLXI_1/buffer_5
    -------------------------------------------------  ---------------------------
    Total                                      4.091ns (1.278ns logic, 2.813ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_21/XLXI_1/buffer_31 (SLICE_X45Y59.B5), 363 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram72/D (RAM)
  Destination:          XLXI_21/XLXI_1/buffer_31 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.112ns (Levels of Logic = 7)
  Clock Path Skew:      -0.097ns (0.556 - 0.653)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram72/D to XLXI_21/XLXI_1/buffer_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y53.BMUX    Tshcko                0.957   XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/N148
                                                       XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram72/D
                                                       XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram72/F7.B
                                                       XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram72/F8
    SLICE_X23Y53.C4      net (fanout=1)        0.320   XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/N148
    SLICE_X23Y53.C       Tilo                  0.043   Data_in<17>
                                                       XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/inst_LPM_MUX1711
    SLICE_X23Y53.D4      net (fanout=1)        0.236   XLXN_96<17>
    SLICE_X23Y53.D       Tilo                  0.043   Data_in<17>
                                                       XLXI_23/Mmux_Cpu_data4bus91
    SLICE_X37Y58.C5      net (fanout=2)        0.631   Data_in<17>
    SLICE_X37Y58.CMUX    Tilo                  0.244   Addr_out<17>
                                                       XLXI_3/MUX1_DispData/Mmux_o_38
                                                       XLXI_3/MUX1_DispData/Mmux_o_2_f7_7
    SLICE_X37Y60.B6      net (fanout=11)       0.490   Disp_num<17>
    SLICE_X37Y60.B       Tilo                  0.043   XLXI_21/XLXI_3/HTS3/MSEG/XLXN_211
                                                       XLXI_21/XLXI_3/HTS3/MSEG/XLXI_5
    SLICE_X39Y59.C5      net (fanout=2)        0.334   XLXI_21/XLXI_3/HTS3/MSEG/XLXN_119
    SLICE_X39Y59.C       Tilo                  0.043   XLXI_21/XLXN_1<31>
                                                       XLXI_21/XLXI_3/HTS3/MSEG/XLXI_47
    SLICE_X45Y59.C4      net (fanout=1)        0.428   XLXI_21/XLXN_1<31>
    SLICE_X45Y59.CMUX    Tilo                  0.141   XLXI_21/XLXI_1/buffer<31>
                                                       XLXI_21/XLXI_4/Mmux_o251
    SLICE_X45Y59.B5      net (fanout=1)        0.149   XLXI_21/XLXN_12<31>
    SLICE_X45Y59.CLK     Tas                   0.010   XLXI_21/XLXI_1/buffer<31>
                                                       XLXI_21/XLXI_1/buffer_31_rstpot
                                                       XLXI_21/XLXI_1/buffer_31
    -------------------------------------------------  ---------------------------
    Total                                      4.112ns (1.524ns logic, 2.588ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram72/C (RAM)
  Destination:          XLXI_21/XLXI_1/buffer_31 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.100ns (Levels of Logic = 7)
  Clock Path Skew:      -0.097ns (0.556 - 0.653)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram72/C to XLXI_21/XLXI_1/buffer_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y53.BMUX    Tshcko                0.945   XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/N148
                                                       XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram72/C
                                                       XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram72/F7.B
                                                       XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram72/F8
    SLICE_X23Y53.C4      net (fanout=1)        0.320   XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/N148
    SLICE_X23Y53.C       Tilo                  0.043   Data_in<17>
                                                       XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/inst_LPM_MUX1711
    SLICE_X23Y53.D4      net (fanout=1)        0.236   XLXN_96<17>
    SLICE_X23Y53.D       Tilo                  0.043   Data_in<17>
                                                       XLXI_23/Mmux_Cpu_data4bus91
    SLICE_X37Y58.C5      net (fanout=2)        0.631   Data_in<17>
    SLICE_X37Y58.CMUX    Tilo                  0.244   Addr_out<17>
                                                       XLXI_3/MUX1_DispData/Mmux_o_38
                                                       XLXI_3/MUX1_DispData/Mmux_o_2_f7_7
    SLICE_X37Y60.B6      net (fanout=11)       0.490   Disp_num<17>
    SLICE_X37Y60.B       Tilo                  0.043   XLXI_21/XLXI_3/HTS3/MSEG/XLXN_211
                                                       XLXI_21/XLXI_3/HTS3/MSEG/XLXI_5
    SLICE_X39Y59.C5      net (fanout=2)        0.334   XLXI_21/XLXI_3/HTS3/MSEG/XLXN_119
    SLICE_X39Y59.C       Tilo                  0.043   XLXI_21/XLXN_1<31>
                                                       XLXI_21/XLXI_3/HTS3/MSEG/XLXI_47
    SLICE_X45Y59.C4      net (fanout=1)        0.428   XLXI_21/XLXN_1<31>
    SLICE_X45Y59.CMUX    Tilo                  0.141   XLXI_21/XLXI_1/buffer<31>
                                                       XLXI_21/XLXI_4/Mmux_o251
    SLICE_X45Y59.B5      net (fanout=1)        0.149   XLXI_21/XLXN_12<31>
    SLICE_X45Y59.CLK     Tas                   0.010   XLXI_21/XLXI_1/buffer<31>
                                                       XLXI_21/XLXI_1/buffer_31_rstpot
                                                       XLXI_21/XLXI_1/buffer_31
    -------------------------------------------------  ---------------------------
    Total                                      4.100ns (1.512ns logic, 2.588ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.781ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram72/B (RAM)
  Destination:          XLXI_21/XLXI_1/buffer_31 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.087ns (Levels of Logic = 7)
  Clock Path Skew:      -0.097ns (0.556 - 0.653)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram72/B to XLXI_21/XLXI_1/buffer_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y53.BMUX    Tshcko                0.932   XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/N148
                                                       XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram72/B
                                                       XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram72/F7.A
                                                       XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram72/F8
    SLICE_X23Y53.C4      net (fanout=1)        0.320   XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/N148
    SLICE_X23Y53.C       Tilo                  0.043   Data_in<17>
                                                       XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/inst_LPM_MUX1711
    SLICE_X23Y53.D4      net (fanout=1)        0.236   XLXN_96<17>
    SLICE_X23Y53.D       Tilo                  0.043   Data_in<17>
                                                       XLXI_23/Mmux_Cpu_data4bus91
    SLICE_X37Y58.C5      net (fanout=2)        0.631   Data_in<17>
    SLICE_X37Y58.CMUX    Tilo                  0.244   Addr_out<17>
                                                       XLXI_3/MUX1_DispData/Mmux_o_38
                                                       XLXI_3/MUX1_DispData/Mmux_o_2_f7_7
    SLICE_X37Y60.B6      net (fanout=11)       0.490   Disp_num<17>
    SLICE_X37Y60.B       Tilo                  0.043   XLXI_21/XLXI_3/HTS3/MSEG/XLXN_211
                                                       XLXI_21/XLXI_3/HTS3/MSEG/XLXI_5
    SLICE_X39Y59.C5      net (fanout=2)        0.334   XLXI_21/XLXI_3/HTS3/MSEG/XLXN_119
    SLICE_X39Y59.C       Tilo                  0.043   XLXI_21/XLXN_1<31>
                                                       XLXI_21/XLXI_3/HTS3/MSEG/XLXI_47
    SLICE_X45Y59.C4      net (fanout=1)        0.428   XLXI_21/XLXN_1<31>
    SLICE_X45Y59.CMUX    Tilo                  0.141   XLXI_21/XLXI_1/buffer<31>
                                                       XLXI_21/XLXI_4/Mmux_o251
    SLICE_X45Y59.B5      net (fanout=1)        0.149   XLXI_21/XLXN_12<31>
    SLICE_X45Y59.CLK     Tas                   0.010   XLXI_21/XLXI_1/buffer<31>
                                                       XLXI_21/XLXI_1/buffer_31_rstpot
                                                       XLXI_21/XLXI_1/buffer_31
    -------------------------------------------------  ---------------------------
    Total                                      4.087ns (1.499ns logic, 2.588ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_21/XLXI_1/buffer_47 (SLICE_X58Y66.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.081ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_21/XLXI_1/buffer_48 (FF)
  Destination:          XLXI_21/XLXI_1/buffer_47 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.268ns (Levels of Logic = 1)
  Clock Path Skew:      0.187ns (0.665 - 0.478)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_21/XLXI_1/buffer_48 to XLXI_21/XLXI_1/buffer_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y66.AQ      Tcko                  0.100   XLXI_21/XLXI_1/buffer<16>
                                                       XLXI_21/XLXI_1/buffer_48
    SLICE_X58Y66.B4      net (fanout=2)        0.227   XLXI_21/XLXI_1/buffer<48>
    SLICE_X58Y66.CLK     Tah         (-Th)     0.059   XLXI_21/XLXI_1/buffer<15>
                                                       XLXI_21/XLXI_1/buffer_47_rstpot
                                                       XLXI_21/XLXI_1/buffer_47
    -------------------------------------------------  ---------------------------
    Total                                      0.268ns (0.041ns logic, 0.227ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_21/XLXI_1/buffer_59 (SLICE_X42Y59.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.130ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_21/XLXI_1/buffer_60 (FF)
  Destination:          XLXI_21/XLXI_1/buffer_59 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.145ns (Levels of Logic = 1)
  Clock Path Skew:      0.015ns (0.078 - 0.063)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_21/XLXI_1/buffer_60 to XLXI_21/XLXI_1/buffer_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y60.AQ      Tcko                  0.100   XLXI_21/XLXI_1/buffer<28>
                                                       XLXI_21/XLXI_1/buffer_60
    SLICE_X42Y59.A6      net (fanout=2)        0.104   XLXI_21/XLXI_1/buffer<60>
    SLICE_X42Y59.CLK     Tah         (-Th)     0.059   XLXI_21/XLXI_1/buffer<59>
                                                       XLXI_21/XLXI_1/buffer_59_rstpot
                                                       XLXI_21/XLXI_1/buffer_59
    -------------------------------------------------  ---------------------------
    Total                                      0.145ns (0.041ns logic, 0.104ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_21/XLXI_1/buffer_15 (SLICE_X58Y66.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.136ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_21/XLXI_1/buffer_16 (FF)
  Destination:          XLXI_21/XLXI_1/buffer_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.323ns (Levels of Logic = 1)
  Clock Path Skew:      0.187ns (0.665 - 0.478)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_21/XLXI_1/buffer_16 to XLXI_21/XLXI_1/buffer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y66.BQ      Tcko                  0.100   XLXI_21/XLXI_1/buffer<16>
                                                       XLXI_21/XLXI_1/buffer_16
    SLICE_X58Y66.C5      net (fanout=2)        0.282   XLXI_21/XLXI_1/buffer<16>
    SLICE_X58Y66.CLK     Tah         (-Th)     0.059   XLXI_21/XLXI_1/buffer<15>
                                                       XLXI_21/XLXI_1/buffer_15_rstpot
                                                       XLXI_21/XLXI_1/buffer_15
    -------------------------------------------------  ---------------------------
    Total                                      0.323ns (0.041ns logic, 0.282ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.464ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.768ns (Tmpw)
  Physical resource: XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/N148/CLK
  Logical resource: XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram72/A/CLK
  Location pin: SLICE_X20Y53.CLK
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.464ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.768ns (Tmpw)
  Physical resource: XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/N148/CLK
  Logical resource: XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram72/A/CLK
  Location pin: SLICE_X20Y53.CLK
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.464ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.768ns (Tmpw)
  Physical resource: XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/N148/CLK
  Logical resource: XLXI_2/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram72/B/CLK
  Location pin: SLICE_X20Y53.CLK
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    5.240|    4.464|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 18061 paths, 0 nets, and 2288 connections

Design statistics:
   Minimum period:   8.928ns{1}   (Maximum frequency: 112.007MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jul 08 17:58:40 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5124 MB



