#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Apr 11 16:38:10 2023
# Process ID: 16212
# Current directory: D:/VipinSop_2018/testMyGPIO/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7628 D:\VipinSop_2018\testMyGPIO\project_1\project_1.xpr
# Log file: D:/VipinSop_2018/testMyGPIO/project_1/vivado.log
# Journal file: D:/VipinSop_2018/testMyGPIO/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/VipinSop_2018/testMyGPIO/project_1/project_1.xpr
INFO: [Project 1-313] Project file moved from 'E:/VipinSop_2018/testMyGPIO/project_1' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'D:/VipinSop_2018/testMyGPIO/project_1/project_1.ip_user_files', nor could it be found using path 'E:/VipinSop_2018/testMyGPIO/project_1/project_1.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 744.273 ; gain = 143.910
update_compile_order -fileset sources_1
open_bd_design {D:/VipinSop_2018/testMyGPIO/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:tri_mode_ethernet_mac:9.0 - tri_mode_ethernet_mac_0
Adding cell -- xilinx.com:ip:mii_to_rmii:2.0 - mii_to_rmii_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:system_ila:1.1 - system_ila_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
WARNING: [BD 41-1282] Ignoring parameter HAS_BURST
WARNING: [BD 41-1281] Parameter HAS_BURST is not defined on /axi_dma_0/M_AXIS_MM2S. Setting parameter on /axi_dma_0/M_AXIS_MM2S failed
WARNING: [BD 41-1282] Ignoring parameter HAS_BURST
WARNING: [BD 41-1281] Parameter HAS_BURST is not defined on /axi_dma_0/M_AXIS_CNTRL. Setting parameter on /axi_dma_0/M_AXIS_CNTRL failed
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_1
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:gmii_to_rgmii:4.0 - gmii_to_rgmii_0
Successfully read diagram <design_1> from BD file <D:/VipinSop_2018/testMyGPIO/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 869.633 ; gain = 118.688
delete_bd_objs [get_bd_cells gmii_to_rgmii_0]
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /mii_to_rmii_0/rst_n'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /mii_to_rmii_0/rst_n'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /mii_to_rmii_0/rst_n'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /mii_to_rmii_0/rst_n'
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins axi_interconnect_0/M02_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins axi_interconnect_1/S01_ACLK]
endgroup
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /mii_to_rmii_0/rst_n'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /mii_to_rmii_0/rst_n'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /mii_to_rmii_0/rst_n'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /mii_to_rmii_0/rst_n'
connect_bd_net [get_bd_pins mii_to_rmii_0/rst_n] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins tri_mode_ethernet_mac_0/gtx_clk]
connect_bd_net [get_bd_pins tri_mode_ethernet_mac_0/s_axi_resetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins tri_mode_ethernet_mac_0/glbl_rstn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins tri_mode_ethernet_mac_0/rx_axi_rstn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins tri_mode_ethernet_mac_0/tx_axi_rstn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins tri_mode_ethernet_mac_0/mdio_external]
endgroup
regenerate_bd_layout
startgroup
create_bd_port -dir I phy
connect_bd_net [get_bd_pins /mii_to_rmii_0/phy2rmii_crs_dv] [get_bd_ports phy]
WARNING: [BD 41-1306] The connection to interface pin /mii_to_rmii_0/phy2rmii_crs_dv is being overridden by the user. This pin will not be connected as a part of interface connection RMII_PHY_M
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins /mii_to_rmii_0/phy2rmii_crs_dv] [get_bd_ports phy]'
INFO: [Common 17-17] undo 'create_bd_port -dir I phy'
INFO: [Common 17-17] undo 'startgroup'
create_bd_port -dir O phy_reset_n
connect_bd_net [get_bd_ports phy_reset_n] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/axi_dma_0/M_AXI_SG} Slave {/processing_system7_0/S_AXI_HP0} intc_ip {/axi_interconnect_1} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
</processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </axi_dma_0/Data_MM2S> at <0x00000000 [ 1G ]>
</processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </axi_dma_0/Data_SG> at <0x00000000 [ 1G ]>
delete_bd_objs [get_bd_intf_ports rmii_rtl]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins mii_to_rmii_0/RMII_PHY_M]
endgroup
connect_bd_net [get_bd_pins axi_dma_0/axi_resetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/axi_dma_0/M_AXI_S2MM} Slave {/processing_system7_0/S_AXI_HP0} intc_ip {/axi_interconnect_1} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI_S2MM]
</processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </axi_dma_0/Data_S2MM> at <0x00000000 [ 1G ]>
</axi_dma_0/S_AXI_LITE/Reg> is being mapped into </processing_system7_0/Data> at <0x40400000 [ 64K ]>
</tri_mode_ethernet_mac_0/s_axi/Reg> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
startgroup
set_property -dict [list CONFIG.c_include_sg {0} CONFIG.c_sg_include_stscntrl_strm {0} CONFIG.c_include_mm2s_dre {1} CONFIG.c_include_s2mm_dre {1}] [get_bd_cells axi_dma_0]
WARNING: [BD 41-1684] Pin /axi_dma_0/m_axi_sg_aclk is now disabled. All connections to this pin have been removed. 
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXI_SG]
endgroup
save_bd_design
Wrote  : <D:\VipinSop_2018\testMyGPIO\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/VipinSop_2018/testMyGPIO/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
regenerate_bd_layout
validate_bd_design
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Device 21-403] Loading part xc7z020clg400-1
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /axi_dma_0/S_AXIS_S2MM(50000000) and /tri_mode_ethernet_mac_0/m_axis_rx(125000000)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /axi_dma_0/S_AXIS_S2MM(design_1_processing_system7_0_0_FCLK_CLK0) and /tri_mode_ethernet_mac_0/m_axis_rx(/tri_mode_ethernet_mac_0/rx_mac_aclk)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /tri_mode_ethernet_mac_0/s_axis_tx(1) and /axi_dma_0/M_AXIS_MM2S(4)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /tri_mode_ethernet_mac_0/s_axis_tx(125000000) and /axi_dma_0/M_AXIS_MM2S(50000000)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /tri_mode_ethernet_mac_0/s_axis_tx(/tri_mode_ethernet_mac_0/tx_mac_aclk) and /axi_dma_0/M_AXIS_MM2S(design_1_processing_system7_0_0_FCLK_CLK0)
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /clk_wiz_0/reset(ACTIVE_HIGH) and /proc_sys_reset_0/peripheral_aresetn(ACTIVE_LOW)
validate_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1406.977 ; gain = 383.883
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
delete_bd_objs [get_bd_cells system_ila_0]
regenerate_bd_layout
save_bd_design
Wrote  : <D:\VipinSop_2018\testMyGPIO\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/VipinSop_2018/testMyGPIO/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
validate_bd_design
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /axi_dma_0/S_AXIS_S2MM(50000000) and /tri_mode_ethernet_mac_0/m_axis_rx(125000000)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /axi_dma_0/S_AXIS_S2MM(design_1_processing_system7_0_0_FCLK_CLK0) and /tri_mode_ethernet_mac_0/m_axis_rx(/tri_mode_ethernet_mac_0/rx_mac_aclk)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /tri_mode_ethernet_mac_0/s_axis_tx(1) and /axi_dma_0/M_AXIS_MM2S(4)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /tri_mode_ethernet_mac_0/s_axis_tx(125000000) and /axi_dma_0/M_AXIS_MM2S(50000000)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /tri_mode_ethernet_mac_0/s_axis_tx(/tri_mode_ethernet_mac_0/tx_mac_aclk) and /axi_dma_0/M_AXIS_MM2S(design_1_processing_system7_0_0_FCLK_CLK0)
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /clk_wiz_0/reset(ACTIVE_HIGH) and /proc_sys_reset_0/peripheral_aresetn(ACTIVE_LOW)
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
delete_bd_objs [get_bd_intf_nets S01_AXI_1] [get_bd_intf_nets axi_dma_0_M_AXI_S2MM] [get_bd_intf_nets axi_interconnect_1_M00_AXI] [get_bd_cells axi_interconnect_1]
disconnect_bd_net /M01_ACLK_1 [get_bd_pins axi_dma_0/m_axi_mm2s_aclk]
disconnect_bd_net /M01_ACLK_1 [get_bd_pins axi_dma_0/m_axi_s2mm_aclk]
connect_bd_net [get_bd_pins axi_dma_0/m_axi_mm2s_aclk] [get_bd_pins tri_mode_ethernet_mac_0/rx_mac_aclk]
connect_bd_net [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins tri_mode_ethernet_mac_0/rx_mac_aclk]
disconnect_bd_net /tri_mode_ethernet_mac_0_rx_mac_aclk [get_bd_pins axi_dma_0/m_axi_mm2s_aclk]
connect_bd_net [get_bd_pins axi_dma_0/m_axi_mm2s_aclk] [get_bd_pins clk_wiz_0/clk_out2]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out2 (125 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {Auto} Master {/axi_dma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP0} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXI_MM2S] [get_bd_intf_nets axi_smc_M00_AXI] [get_bd_cells axi_smc]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_1
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXI_MM2S] -boundary_type upper [get_bd_intf_pins axi_interconnect_1/S00_AXI]
connect_bd_net [get_bd_pins axi_interconnect_1/ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_interconnect_1/ARESETN] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_interconnect_1/S00_ACLK] [get_bd_pins clk_wiz_0/clk_out2]
connect_bd_net [get_bd_pins axi_interconnect_1/S00_ARESETN] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_interconnect_1/M00_ARESETN] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_interconnect_1/M01_ARESETN] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
startgroup
set_property -dict [list CONFIG.NUM_SI {2} CONFIG.NUM_MI {1}] [get_bd_cells axi_interconnect_1]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_1/M00_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
connect_bd_net [get_bd_pins axi_interconnect_1/M00_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXI_S2MM] -boundary_type upper [get_bd_intf_pins axi_interconnect_1/S01_AXI]
connect_bd_net [get_bd_pins axi_interconnect_1/S01_ACLK] [get_bd_pins tri_mode_ethernet_mac_0/rx_mac_aclk]
connect_bd_net [get_bd_pins axi_interconnect_1/S01_ARESETN] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
validate_bd_design
CRITICAL WARNING: [BD 41-1343] Reset pin /axi_interconnect_1/S00_ARESETN (associated clock /axi_interconnect_1/S00_ACLK) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out2.
CRITICAL WARNING: [BD 41-1343] Reset pin /axi_interconnect_1/S01_ARESETN (associated clock /axi_interconnect_1/S01_ACLK) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /tri_mode_ethernet_mac_0/rx_mac_aclk.
INFO: [xilinx.com:ip:axi_dma:7.1-14] /axi_dma_0 
                    ##########################################################################################
                    Clocks connected to AXI DMA are not same. Configuring AXI DMA in ASYNC mode ..........
                    ##########################################################################################
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /tri_mode_ethernet_mac_0/s_axis_tx(1) and /axi_dma_0/M_AXIS_MM2S(4)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /tri_mode_ethernet_mac_0/s_axis_tx(/tri_mode_ethernet_mac_0/tx_mac_aclk) and /axi_dma_0/M_AXIS_MM2S(/clk_wiz_0_clk_out1)
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /clk_wiz_0/reset(ACTIVE_HIGH) and /proc_sys_reset_0/peripheral_aresetn(ACTIVE_LOW)
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
startgroup
set_property -dict [list CONFIG.CLKOUT3_USED {false} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.CLKOUT4_USED {false} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT2_DIVIDE {1} CONFIG.MMCM_CLKOUT3_DIVIDE {1} CONFIG.NUM_OUT_CLKS {2}] [get_bd_cells clk_wiz_0]
WARNING: [BD 41-1684] Pin /clk_wiz_0/reset is now disabled. All connections to this pin have been removed. 
endgroup
validate_bd_design
CRITICAL WARNING: [BD 41-1343] Reset pin /axi_interconnect_1/S00_ARESETN (associated clock /axi_interconnect_1/S00_ACLK) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out2.
CRITICAL WARNING: [BD 41-1343] Reset pin /axi_interconnect_1/S01_ARESETN (associated clock /axi_interconnect_1/S01_ACLK) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /tri_mode_ethernet_mac_0/rx_mac_aclk.
INFO: [xilinx.com:ip:axi_dma:7.1-14] /axi_dma_0 
                    ##########################################################################################
                    Clocks connected to AXI DMA are not same. Configuring AXI DMA in ASYNC mode ..........
                    ##########################################################################################
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /tri_mode_ethernet_mac_0/s_axis_tx(1) and /axi_dma_0/M_AXIS_MM2S(4)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /tri_mode_ethernet_mac_0/s_axis_tx(/tri_mode_ethernet_mac_0/tx_mac_aclk) and /axi_dma_0/M_AXIS_MM2S(/clk_wiz_0_clk_out1)
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
disconnect_bd_net /clk_wiz_0_clk_out2 [get_bd_pins axi_dma_0/m_axi_mm2s_aclk]
disconnect_bd_net /clk_wiz_0_clk_out2 [get_bd_pins axi_interconnect_1/S00_ACLK]
connect_bd_net [get_bd_pins tri_mode_ethernet_mac_0/tx_mac_aclk] [get_bd_pins axi_dma_0/m_axi_mm2s_aclk]
connect_bd_net [get_bd_pins axi_interconnect_1/S00_ACLK] [get_bd_pins tri_mode_ethernet_mac_0/tx_mac_aclk]
regenerate_bd_layout
save_bd_design
Wrote  : <D:\VipinSop_2018\testMyGPIO\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/VipinSop_2018/testMyGPIO/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
validate_bd_design
CRITICAL WARNING: [BD 41-1343] Reset pin /axi_interconnect_1/S00_ARESETN (associated clock /axi_interconnect_1/S00_ACLK) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /tri_mode_ethernet_mac_0/tx_mac_aclk.
CRITICAL WARNING: [BD 41-1343] Reset pin /axi_interconnect_1/S01_ARESETN (associated clock /axi_interconnect_1/S01_ACLK) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /tri_mode_ethernet_mac_0/rx_mac_aclk.
INFO: [xilinx.com:ip:axi_dma:7.1-14] /axi_dma_0 
                    ##########################################################################################
                    Clocks connected to AXI DMA are not same. Configuring AXI DMA in ASYNC mode ..........
                    ##########################################################################################
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /tri_mode_ethernet_mac_0/s_axis_tx(1) and /axi_dma_0/M_AXIS_MM2S(4)
startgroup
set_property -dict [list CONFIG.c_m_axis_mm2s_tdata_width {8}] [get_bd_cells axi_dma_0]
endgroup
validate_bd_design
CRITICAL WARNING: [BD 41-1343] Reset pin /axi_interconnect_1/S00_ARESETN (associated clock /axi_interconnect_1/S00_ACLK) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /tri_mode_ethernet_mac_0/tx_mac_aclk.
CRITICAL WARNING: [BD 41-1343] Reset pin /axi_interconnect_1/S01_ARESETN (associated clock /axi_interconnect_1/S01_ACLK) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /tri_mode_ethernet_mac_0/rx_mac_aclk.
INFO: [xilinx.com:ip:axi_dma:7.1-14] /axi_dma_0 
                    ##########################################################################################
                    Clocks connected to AXI DMA are not same. Configuring AXI DMA in ASYNC mode ..........
                    ##########################################################################################
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_1
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
endgroup
set_property location {3 1003 660} [get_bd_cells proc_sys_reset_1]
connect_bd_net [get_bd_pins proc_sys_reset_1/slowest_sync_clk] [get_bd_pins tri_mode_ethernet_mac_0/tx_mac_aclk]
disconnect_bd_net /proc_sys_reset_0_peripheral_aresetn [get_bd_pins axi_interconnect_1/S00_ARESETN]
connect_bd_net [get_bd_pins axi_interconnect_1/S00_ARESETN] [get_bd_pins proc_sys_reset_1/peripheral_aresetn]
connect_bd_net [get_bd_pins proc_sys_reset_1/ext_reset_in] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
regenerate_bd_layout
validate_bd_design
CRITICAL WARNING: [BD 41-1343] Reset pin /axi_interconnect_1/S01_ARESETN (associated clock /axi_interconnect_1/S01_ACLK) is connected to reset source /proc_sys_reset_0/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /tri_mode_ethernet_mac_0/rx_mac_aclk.
INFO: [xilinx.com:ip:axi_dma:7.1-14] /axi_dma_0 
                    ##########################################################################################
                    Clocks connected to AXI DMA are not same. Configuring AXI DMA in ASYNC mode ..........
                    ##########################################################################################
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_2
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
endgroup
set_property location {3 855 647} [get_bd_cells proc_sys_reset_2]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
connect_bd_net [get_bd_pins proc_sys_reset_2/slowest_sync_clk] [get_bd_pins tri_mode_ethernet_mac_0/rx_mac_aclk]
connect_bd_net [get_bd_pins proc_sys_reset_2/ext_reset_in] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
disconnect_bd_net /proc_sys_reset_0_peripheral_aresetn [get_bd_pins axi_interconnect_1/S01_ARESETN]
connect_bd_net [get_bd_pins proc_sys_reset_2/peripheral_aresetn] [get_bd_pins axi_interconnect_1/S01_ARESETN]
regenerate_bd_layout
validate_bd_design
INFO: [xilinx.com:ip:axi_dma:7.1-14] /axi_dma_0 
                    ##########################################################################################
                    Clocks connected to AXI DMA are not same. Configuring AXI DMA in ASYNC mode ..........
                    ##########################################################################################
save_bd_design
Wrote  : <D:\VipinSop_2018\testMyGPIO\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/VipinSop_2018/testMyGPIO/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
make_wrapper -files [get_files D:/VipinSop_2018/testMyGPIO/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
VHDL Output written to : D:/VipinSop_2018/testMyGPIO/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
VHDL Output written to : D:/VipinSop_2018/testMyGPIO/project_1/project_1.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/VipinSop_2018/testMyGPIO/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
add_files -norecurse D:/VipinSop_2018/testMyGPIO/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
open_bd_design {D:/VipinSop_2018/testMyGPIO/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets sys_clock_1] [get_bd_ports sys_clock]
connect_bd_net [get_bd_pins mii_to_rmii_0/ref_clk] [get_bd_pins clk_wiz_0/clk_out2]
save_bd_design
Wrote  : <D:\VipinSop_2018\testMyGPIO\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/VipinSop_2018/testMyGPIO/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
validate_bd_design
INFO: [xilinx.com:ip:axi_dma:7.1-14] /axi_dma_0 
                    ##########################################################################################
                    Clocks connected to AXI DMA are not same. Configuring AXI DMA in ASYNC mode ..........
                    ##########################################################################################
startgroup
set_property -dict [list CONFIG.C_SPEED_100 {0} CONFIG.C_FIXED_SPEED {0}] [get_bd_cells mii_to_rmii_0]
endgroup
save_bd_design
Wrote  : <D:\VipinSop_2018\testMyGPIO\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
make_wrapper -files [get_files D:/VipinSop_2018/testMyGPIO/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [xilinx.com:ip:axi_dma:7.1-14] /axi_dma_0 
                    ##########################################################################################
                    Clocks connected to AXI DMA are not same. Configuring AXI DMA in ASYNC mode ..........
                    ##########################################################################################
Wrote  : <D:\VipinSop_2018\testMyGPIO\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
VHDL Output written to : D:/VipinSop_2018/testMyGPIO/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
VHDL Output written to : D:/VipinSop_2018/testMyGPIO/project_1/project_1.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/VipinSop_2018/testMyGPIO/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper -files [get_files D:/VipinSop_2018/testMyGPIO/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
VHDL Output written to : D:/VipinSop_2018/testMyGPIO/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
VHDL Output written to : D:/VipinSop_2018/testMyGPIO/project_1/project_1.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/VipinSop_2018/testMyGPIO/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
import_files -force -norecurse D:/VipinSop_2018/testMyGPIO/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
launch_runs synth_1 -jobs 8
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
VHDL Output written to : D:/VipinSop_2018/testMyGPIO/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
VHDL Output written to : D:/VipinSop_2018/testMyGPIO/project_1/project_1.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/VipinSop_2018/testMyGPIO/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
WARNING: [IP_Flow 19-650] IP license key 'eth_avb_endpoint@2015.04' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'eth_avb_endpoint@2015.04' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'tri_mode_eth_mac@2015.04' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'tri_mode_eth_mac@2015.04' is enabled with a Design_Linking license.
INFO: [BD 41-1029] Generation completed for the IP Integrator block tri_mode_ethernet_mac_0 .
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-100:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/arty-a7-100/E.0/1.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-100:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/arty-a7-100/E.0/1.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-35:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/arty-a7-35/E.0/1.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-35:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/arty-a7-35/E.0/1.1/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/arty/C.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:basys3:part0:1.2 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/basys3/C.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-15t:part0:1.2 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/cmod_a7-15t/B.0/board.xml as part xc7a15tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-35t:part0:1.2 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/cmod_a7-35t/B.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-100t:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/nexys-a7-100t/D.0/1.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-100t:part0:1.3 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/nexys-a7-100t/D.0/1.3/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-50t:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/nexys-a7-50t/D.0/1.0/board.xml as part xc7a50ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-50t:part0:1.3 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/nexys-a7-50t/D.0/1.3/board.xml as part xc7a50ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/nexys4/B.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4_ddr:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/nexys4_ddr/C.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/nexys_video/A.0/1.1/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.2 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/nexys_video/A.0/1.2/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/usb104-a7/B/1.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/usb104-a7/B/1.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.2 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/usb104-a7/B/1.2/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.3 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/usb104-a7/B/1.3/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-100:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/arty-a7-100/E.0/1.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-100:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/arty-a7-100/E.0/1.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-35:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/arty-a7-35/E.0/1.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-35:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/arty-a7-35/E.0/1.1/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/arty/C.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:basys3:part0:1.2 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/basys3/C.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-15t:part0:1.2 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/cmod_a7-15t/B.0/board.xml as part xc7a15tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-35t:part0:1.2 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/cmod_a7-35t/B.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-100t:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/nexys-a7-100t/D.0/1.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-100t:part0:1.3 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/nexys-a7-100t/D.0/1.3/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-50t:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/nexys-a7-50t/D.0/1.0/board.xml as part xc7a50ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-50t:part0:1.3 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/nexys-a7-50t/D.0/1.3/board.xml as part xc7a50ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/nexys4/B.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4_ddr:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/nexys4_ddr/C.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/nexys_video/A.0/1.1/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.2 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/nexys_video/A.0/1.2/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/usb104-a7/B/1.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/usb104-a7/B/1.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.2 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/usb104-a7/B/1.2/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.3 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/usb104-a7/B/1.3/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-100:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/arty-a7-100/E.0/1.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-100:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/arty-a7-100/E.0/1.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-35:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/arty-a7-35/E.0/1.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-35:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/arty-a7-35/E.0/1.1/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/arty/C.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:basys3:part0:1.2 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/basys3/C.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-15t:part0:1.2 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/cmod_a7-15t/B.0/board.xml as part xc7a15tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-35t:part0:1.2 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/cmod_a7-35t/B.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-100t:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/nexys-a7-100t/D.0/1.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-100t:part0:1.3 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/nexys-a7-100t/D.0/1.3/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-50t:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/nexys-a7-50t/D.0/1.0/board.xml as part xc7a50ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-50t:part0:1.3 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/nexys-a7-50t/D.0/1.3/board.xml as part xc7a50ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/nexys4/B.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4_ddr:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/nexys4_ddr/C.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/nexys_video/A.0/1.1/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.2 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/nexys_video/A.0/1.2/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.0 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/usb104-a7/B/1.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.1 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/usb104-a7/B/1.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.2 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/usb104-a7/B/1.2/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.3 available at C:/Xilinx/Vivado/2018.3/data/boards/board_files/usb104-a7/B/1.3/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
INFO: [BD 41-1029] Generation completed for the IP Integrator block mii_to_rmii_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_2 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/VipinSop_2018/testMyGPIO/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/VipinSop_2018/testMyGPIO/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/VipinSop_2018/testMyGPIO/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/VipinSop_2018/testMyGPIO/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/VipinSop_2018/testMyGPIO/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/VipinSop_2018/testMyGPIO/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/VipinSop_2018/testMyGPIO/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s01_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/VipinSop_2018/testMyGPIO/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m00_couplers/auto_pc .
Exporting to file D:/VipinSop_2018/testMyGPIO/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/VipinSop_2018/testMyGPIO/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/VipinSop_2018/testMyGPIO/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
CRITICAL WARNING: [HDL 9-806] Syntax error near "inout". [D:/VipinSop_2018/testMyGPIO/project_1/project_1.srcs/sources_1/imports/hdl/design_1_wrapper.v:42]
[Tue Apr 11 17:34:28 2023] Launched design_1_auto_pc_2_synth_1, design_1_auto_pc_0_synth_1, design_1_auto_pc_1_synth_1, design_1_xbar_2_synth_1, design_1_auto_us_1_synth_1, design_1_auto_pc_3_synth_1, design_1_auto_cc_1_synth_1, design_1_proc_sys_reset_1_0_synth_1, design_1_proc_sys_reset_2_0_synth_1, design_1_auto_cc_0_synth_1, design_1_auto_us_0_synth_1, design_1_axi_dma_0_0_synth_1, design_1_xbar_0_synth_1, design_1_proc_sys_reset_0_0_synth_1, design_1_mii_to_rmii_0_0_synth_1, design_1_processing_system7_0_0_synth_1, design_1_tri_mode_ethernet_mac_0_0_synth_1, design_1_clk_wiz_0_0_synth_1...
Run output will be captured here:
design_1_auto_pc_2_synth_1: D:/VipinSop_2018/testMyGPIO/project_1/project_1.runs/design_1_auto_pc_2_synth_1/runme.log
design_1_auto_pc_0_synth_1: D:/VipinSop_2018/testMyGPIO/project_1/project_1.runs/design_1_auto_pc_0_synth_1/runme.log
design_1_auto_pc_1_synth_1: D:/VipinSop_2018/testMyGPIO/project_1/project_1.runs/design_1_auto_pc_1_synth_1/runme.log
design_1_xbar_2_synth_1: D:/VipinSop_2018/testMyGPIO/project_1/project_1.runs/design_1_xbar_2_synth_1/runme.log
design_1_auto_us_1_synth_1: D:/VipinSop_2018/testMyGPIO/project_1/project_1.runs/design_1_auto_us_1_synth_1/runme.log
design_1_auto_pc_3_synth_1: D:/VipinSop_2018/testMyGPIO/project_1/project_1.runs/design_1_auto_pc_3_synth_1/runme.log
design_1_auto_cc_1_synth_1: D:/VipinSop_2018/testMyGPIO/project_1/project_1.runs/design_1_auto_cc_1_synth_1/runme.log
design_1_proc_sys_reset_1_0_synth_1: D:/VipinSop_2018/testMyGPIO/project_1/project_1.runs/design_1_proc_sys_reset_1_0_synth_1/runme.log
design_1_proc_sys_reset_2_0_synth_1: D:/VipinSop_2018/testMyGPIO/project_1/project_1.runs/design_1_proc_sys_reset_2_0_synth_1/runme.log
design_1_auto_cc_0_synth_1: D:/VipinSop_2018/testMyGPIO/project_1/project_1.runs/design_1_auto_cc_0_synth_1/runme.log
design_1_auto_us_0_synth_1: D:/VipinSop_2018/testMyGPIO/project_1/project_1.runs/design_1_auto_us_0_synth_1/runme.log
design_1_axi_dma_0_0_synth_1: D:/VipinSop_2018/testMyGPIO/project_1/project_1.runs/design_1_axi_dma_0_0_synth_1/runme.log
design_1_xbar_0_synth_1: D:/VipinSop_2018/testMyGPIO/project_1/project_1.runs/design_1_xbar_0_synth_1/runme.log
design_1_proc_sys_reset_0_0_synth_1: D:/VipinSop_2018/testMyGPIO/project_1/project_1.runs/design_1_proc_sys_reset_0_0_synth_1/runme.log
design_1_mii_to_rmii_0_0_synth_1: D:/VipinSop_2018/testMyGPIO/project_1/project_1.runs/design_1_mii_to_rmii_0_0_synth_1/runme.log
design_1_processing_system7_0_0_synth_1: D:/VipinSop_2018/testMyGPIO/project_1/project_1.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_tri_mode_ethernet_mac_0_0_synth_1: D:/VipinSop_2018/testMyGPIO/project_1/project_1.runs/design_1_tri_mode_ethernet_mac_0_0_synth_1/runme.log
design_1_clk_wiz_0_0_synth_1: D:/VipinSop_2018/testMyGPIO/project_1/project_1.runs/design_1_clk_wiz_0_0_synth_1/runme.log
[Tue Apr 11 17:34:28 2023] Launched synth_1...
Run output will be captured here: D:/VipinSop_2018/testMyGPIO/project_1/project_1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 1788.996 ; gain = 60.336
open_bd_design {D:/VipinSop_2018/testMyGPIO/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
reset_run design_1_proc_sys_reset_2_0_synth_1
reset_run design_1_auto_cc_0_synth_1
reset_run design_1_auto_us_0_synth_1
reset_run design_1_axi_dma_0_0_synth_1
reset_run design_1_xbar_0_synth_1
reset_run design_1_proc_sys_reset_0_0_synth_1
reset_run design_1_mii_to_rmii_0_0_synth_1
reset_run design_1_processing_system7_0_0_synth_1
reset_run design_1_tri_mode_ethernet_mac_0_0_synth_1
reset_run design_1_clk_wiz_0_0_synth_1
reset_run synth_1
reset_run design_1_auto_pc_2_synth_1
reset_run design_1_auto_pc_0_synth_1
reset_run design_1_auto_pc_1_synth_1
reset_run design_1_xbar_2_synth_1
reset_run design_1_auto_us_1_synth_1
reset_run design_1_auto_pc_3_synth_1
reset_run design_1_auto_cc_1_synth_1
reset_run design_1_proc_sys_reset_1_0_synth_1
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {tri_mode_ethernet_mac_0_m_axis_rx}]
true
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_intf_nets tri_mode_ethernet_mac_0_m_axis_rx] {AXIS_SIGNALS "Data and Trigger" CLK_SRC "/tri_mode_ethernet_mac_0/rx_mac_aclk" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                         ]
Debug Automation : Instantiating new System ILA block '/system_ila_0' with mode INTERFACE, 1 slot interface pins and 0 probe pins. Also setting parameters on this block, corresponding to newly enabled interface pins and probe pins as specified via Debug Automation.
Debug Automation : Connecting source clock pin /tri_mode_ethernet_mac_0/rx_mac_aclk to the following sink clock pins :
/system_ila_0/clk
Debug Automation : Connecting source reset pin /proc_sys_reset_2/peripheral_aresetn to the following sink reset pins :
/system_ila_0/resetn
Debug Automation : Connecting interface connection /tri_mode_ethernet_mac_0_m_axis_rx, to System ILA slot interface pin /system_ila_0/SLOT_0_AXIS for debug.
endgroup
save_bd_design
Wrote  : <D:\VipinSop_2018\testMyGPIO\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/VipinSop_2018/testMyGPIO/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 11 18:10:59 2023...
