Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto efe7be3e1c004bcea94294f4261eb7aa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot gcd_rtl_fsmd_tb_behav xil_defaultlib.gcd_rtl_fsmd_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture fsmd of entity xil_defaultlib.gcd [gcd_default]
Compiling architecture tb of entity xil_defaultlib.gcd_rtl_fsmd_tb
Built simulation snapshot gcd_rtl_fsmd_tb_behav
