
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns -949.12

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns -26.49

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack -26.49

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock clk
  80.90 source latency u0.w[0][8]$_DFF_P_/CLK ^
 -68.85 target latency sa22_sr[4]$_DFF_P_/CLK ^
  -1.29 CRPR
--------------
  10.77 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: ld (input port clocked by clk)
Endpoint: ld_r$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         80.00   80.00 v input external delay
     1    1.32    0.00    0.00   80.00 v ld (in)
                                         ld (net)
                  0.21    0.07   80.07 v input129/A (BUFx4f_ASAP7_75t_R)
     5    7.69   14.63   13.37   93.44 v input129/Y (BUFx4f_ASAP7_75t_R)
                                         net195 (net)
                 16.74    2.90   96.33 v ld_r$_DFF_P_/D (DFFHQNx1_ASAP7_75t_R)
                                 96.33   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    8.58    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                 13.76    4.34    4.34 ^ clkbuf_0_clk/A (BUFx16f_ASAP7_75t_R)
     4   19.35   15.06   18.05   22.39 ^ clkbuf_0_clk/Y (BUFx16f_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 19.00    4.00   26.39 ^ clkbuf_2_0_0_clk/A (BUFx24_ASAP7_75t_R)
    10   34.21   21.08   25.00   51.39 ^ clkbuf_2_0_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_2_0_0_clk (net)
                 24.90    4.67   56.06 ^ clkbuf_leaf_3_clk/A (BUFx24_ASAP7_75t_R)
    22   14.48   11.98   23.87   79.93 ^ clkbuf_leaf_3_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_leaf_3_clk (net)
                 12.01    0.28   80.21 ^ ld_r$_DFF_P_/CLK (DFFHQNx1_ASAP7_75t_R)
                          0.00   80.21   clock reconvergence pessimism
                         10.65   90.86   library hold time
                                 90.86   data required time
-----------------------------------------------------------------------------
                                 90.86   data required time
                                -96.33   data arrival time
-----------------------------------------------------------------------------
                                  5.47   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: sa01_sr[7]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa32_sr[1]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    8.58    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                 13.76    4.34    4.34 ^ clkbuf_0_clk/A (BUFx16f_ASAP7_75t_R)
     4   19.35   15.06   18.05   22.39 ^ clkbuf_0_clk/Y (BUFx16f_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 18.72    3.84   26.24 ^ clkbuf_2_2_0_clk/A (BUFx24_ASAP7_75t_R)
    10   34.72   21.54   24.91   51.15 ^ clkbuf_2_2_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_2_2_0_clk (net)
                 22.61    2.54   53.69 ^ clkbuf_leaf_20_clk/A (BUFx24_ASAP7_75t_R)
    20   14.84   12.06   23.34   77.03 ^ clkbuf_leaf_20_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_leaf_20_clk (net)
                 12.08    0.21   77.24 ^ sa01_sr[7]$_DFF_P_/CLK (DFFHQNx2_ASAP7_75t_R)
     1    1.58   16.42   42.41  119.65 v sa01_sr[7]$_DFF_P_/QN (DFFHQNx2_ASAP7_75t_R)
                                         _00747_ (net)
                 16.42    0.07  119.72 v _19698_/A (BUFx6f_ASAP7_75t_R)
     8   12.62   15.55   19.34  139.06 v _19698_/Y (BUFx6f_ASAP7_75t_R)
                                         _11363_ (net)
                 16.36    1.90  140.96 v _19699_/B (XOR2x2_ASAP7_75t_R)
     4    5.58   24.59   39.02  179.99 ^ _19699_/Y (XOR2x2_ASAP7_75t_R)
                                         _11364_ (net)
                 24.59    0.18  180.17 ^ _28510_/A (XNOR2x1_ASAP7_75t_R)
     2    2.23   23.70   24.98  205.15 ^ _28510_/Y (XNOR2x1_ASAP7_75t_R)
                                         _05705_ (net)
                 23.70    0.02  205.17 ^ _28512_/B (NAND2x1_ASAP7_75t_R)
     1    1.32   13.54   11.50  216.67 v _28512_/Y (NAND2x1_ASAP7_75t_R)
                                         _05707_ (net)
                 13.54    0.02  216.69 v _28513_/A1 (AOI21x1_ASAP7_75t_R)
     2    4.65   33.90   18.69  235.38 ^ _28513_/Y (AOI21x1_ASAP7_75t_R)
                                         _05708_ (net)
                 34.14    1.57  236.95 ^ _28631_/A2 (OAI21x1_ASAP7_75t_R)
     1    2.07   17.21   13.30  250.25 v _28631_/Y (OAI21x1_ASAP7_75t_R)
                                         _05821_ (net)
                 17.21    0.03  250.27 v _28633_/A (NAND2x2_ASAP7_75t_R)
     4    5.55   26.40   19.17  269.45 ^ _28633_/Y (NAND2x2_ASAP7_75t_R)
                                         _05823_ (net)
                 26.60    1.23  270.68 ^ _28634_/A (BUFx6f_ASAP7_75t_R)
     8    8.65   12.99   19.34  290.02 ^ _28634_/Y (BUFx6f_ASAP7_75t_R)
                                         _16031_ (net)
                 13.22    0.93  290.95 ^ _31421_/B (HAxp5_ASAP7_75t_R)
     4    3.55   45.08   25.54  316.49 v _31421_/CON (HAxp5_ASAP7_75t_R)
                                         _00631_ (net)
     3    2.09   36.95   22.94  339.44 ^ _31421_/SN (HAxp5_ASAP7_75t_R)
                                         _00632_ (net)
                 36.95    0.05  339.49 ^ _28594_/A (INVx1_ASAP7_75t_R)
     2    2.61   21.47   16.98  356.47 v _28594_/Y (INVx1_ASAP7_75t_R)
                                         _05784_ (net)
                 21.47    0.05  356.52 v _28595_/B (AOI21x1_ASAP7_75t_R)
     2    4.03   33.59   21.12  377.64 ^ _28595_/Y (AOI21x1_ASAP7_75t_R)
                                         _05785_ (net)
                 33.60    0.34  377.98 ^ _28596_/B (NOR2x2_ASAP7_75t_R)
     8   10.12   37.02   26.91  404.89 v _28596_/Y (NOR2x2_ASAP7_75t_R)
                                         _05786_ (net)
                 37.13    1.23  406.12 v _28755_/A (INVx3_ASAP7_75t_R)
     5    6.45   22.15   17.51  423.63 ^ _28755_/Y (INVx3_ASAP7_75t_R)
                                         _05944_ (net)
                 22.17    0.41  424.05 ^ _28852_/B (NOR2x1p5_ASAP7_75t_R)
     1    0.69   15.04    9.22  433.27 v _28852_/Y (NOR2x1p5_ASAP7_75t_R)
                                         _06040_ (net)
                 15.04    0.01  433.27 v _28853_/A1 (OA21x2_ASAP7_75t_R)
     1    1.14    7.26   18.64  451.91 v _28853_/Y (OA21x2_ASAP7_75t_R)
                                         _06041_ (net)
                  7.26    0.01  451.92 v _28854_/B (NOR2x1_ASAP7_75t_R)
     1    1.31   13.33    9.42  461.34 ^ _28854_/Y (NOR2x1_ASAP7_75t_R)
                                         _06042_ (net)
                 13.33    0.05  461.39 ^ _28855_/B (NOR2x1_ASAP7_75t_R)
     1    1.49   13.95   11.00  472.39 v _28855_/Y (NOR2x1_ASAP7_75t_R)
                                         _06043_ (net)
                 13.96    0.09  472.49 v _28856_/B1 (OAI22x1_ASAP7_75t_R)
     1    2.17   22.72   14.85  487.33 ^ _28856_/Y (OAI22x1_ASAP7_75t_R)
                                         _00137_ (net)
                 22.74    0.41  487.74 ^ sa32_sr[1]$_DFF_P_/D (DFFHQNx2_ASAP7_75t_R)
                                487.74   data arrival time

                        400.00  400.00   clock clk (rise edge)
                          0.00  400.00   clock source latency
     1    7.92    0.00    0.00  400.00 ^ clk (in)
                                         clk (net)
                 12.14    3.83  403.83 ^ clkbuf_0_clk/A (BUFx16f_ASAP7_75t_R)
     4   16.95   13.55   17.28  421.11 ^ clkbuf_0_clk/Y (BUFx16f_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 14.65    2.02  423.13 ^ clkbuf_2_3_0_clk/A (BUFx24_ASAP7_75t_R)
     8   26.79   17.35   22.82  445.95 ^ clkbuf_2_3_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_2_3_0_clk (net)
                 19.34    3.01  448.96 ^ clkbuf_leaf_13_clk/A (BUFx24_ASAP7_75t_R)
    17   11.06   10.40   21.83  470.79 ^ clkbuf_leaf_13_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_leaf_13_clk (net)
                 10.46    0.38  471.17 ^ sa32_sr[1]$_DFF_P_/CLK (DFFHQNx2_ASAP7_75t_R)
                          1.29  472.46   clock reconvergence pessimism
                        -11.21  461.25   library setup time
                                461.25   data required time
-----------------------------------------------------------------------------
                                461.25   data required time
                               -487.74   data arrival time
-----------------------------------------------------------------------------
                                -26.49   slack (VIOLATED)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: sa01_sr[7]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa32_sr[1]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    8.58    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                 13.76    4.34    4.34 ^ clkbuf_0_clk/A (BUFx16f_ASAP7_75t_R)
     4   19.35   15.06   18.05   22.39 ^ clkbuf_0_clk/Y (BUFx16f_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 18.72    3.84   26.24 ^ clkbuf_2_2_0_clk/A (BUFx24_ASAP7_75t_R)
    10   34.72   21.54   24.91   51.15 ^ clkbuf_2_2_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_2_2_0_clk (net)
                 22.61    2.54   53.69 ^ clkbuf_leaf_20_clk/A (BUFx24_ASAP7_75t_R)
    20   14.84   12.06   23.34   77.03 ^ clkbuf_leaf_20_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_leaf_20_clk (net)
                 12.08    0.21   77.24 ^ sa01_sr[7]$_DFF_P_/CLK (DFFHQNx2_ASAP7_75t_R)
     1    1.58   16.42   42.41  119.65 v sa01_sr[7]$_DFF_P_/QN (DFFHQNx2_ASAP7_75t_R)
                                         _00747_ (net)
                 16.42    0.07  119.72 v _19698_/A (BUFx6f_ASAP7_75t_R)
     8   12.62   15.55   19.34  139.06 v _19698_/Y (BUFx6f_ASAP7_75t_R)
                                         _11363_ (net)
                 16.36    1.90  140.96 v _19699_/B (XOR2x2_ASAP7_75t_R)
     4    5.58   24.59   39.02  179.99 ^ _19699_/Y (XOR2x2_ASAP7_75t_R)
                                         _11364_ (net)
                 24.59    0.18  180.17 ^ _28510_/A (XNOR2x1_ASAP7_75t_R)
     2    2.23   23.70   24.98  205.15 ^ _28510_/Y (XNOR2x1_ASAP7_75t_R)
                                         _05705_ (net)
                 23.70    0.02  205.17 ^ _28512_/B (NAND2x1_ASAP7_75t_R)
     1    1.32   13.54   11.50  216.67 v _28512_/Y (NAND2x1_ASAP7_75t_R)
                                         _05707_ (net)
                 13.54    0.02  216.69 v _28513_/A1 (AOI21x1_ASAP7_75t_R)
     2    4.65   33.90   18.69  235.38 ^ _28513_/Y (AOI21x1_ASAP7_75t_R)
                                         _05708_ (net)
                 34.14    1.57  236.95 ^ _28631_/A2 (OAI21x1_ASAP7_75t_R)
     1    2.07   17.21   13.30  250.25 v _28631_/Y (OAI21x1_ASAP7_75t_R)
                                         _05821_ (net)
                 17.21    0.03  250.27 v _28633_/A (NAND2x2_ASAP7_75t_R)
     4    5.55   26.40   19.17  269.45 ^ _28633_/Y (NAND2x2_ASAP7_75t_R)
                                         _05823_ (net)
                 26.60    1.23  270.68 ^ _28634_/A (BUFx6f_ASAP7_75t_R)
     8    8.65   12.99   19.34  290.02 ^ _28634_/Y (BUFx6f_ASAP7_75t_R)
                                         _16031_ (net)
                 13.22    0.93  290.95 ^ _31421_/B (HAxp5_ASAP7_75t_R)
     4    3.55   45.08   25.54  316.49 v _31421_/CON (HAxp5_ASAP7_75t_R)
                                         _00631_ (net)
     3    2.09   36.95   22.94  339.44 ^ _31421_/SN (HAxp5_ASAP7_75t_R)
                                         _00632_ (net)
                 36.95    0.05  339.49 ^ _28594_/A (INVx1_ASAP7_75t_R)
     2    2.61   21.47   16.98  356.47 v _28594_/Y (INVx1_ASAP7_75t_R)
                                         _05784_ (net)
                 21.47    0.05  356.52 v _28595_/B (AOI21x1_ASAP7_75t_R)
     2    4.03   33.59   21.12  377.64 ^ _28595_/Y (AOI21x1_ASAP7_75t_R)
                                         _05785_ (net)
                 33.60    0.34  377.98 ^ _28596_/B (NOR2x2_ASAP7_75t_R)
     8   10.12   37.02   26.91  404.89 v _28596_/Y (NOR2x2_ASAP7_75t_R)
                                         _05786_ (net)
                 37.13    1.23  406.12 v _28755_/A (INVx3_ASAP7_75t_R)
     5    6.45   22.15   17.51  423.63 ^ _28755_/Y (INVx3_ASAP7_75t_R)
                                         _05944_ (net)
                 22.17    0.41  424.05 ^ _28852_/B (NOR2x1p5_ASAP7_75t_R)
     1    0.69   15.04    9.22  433.27 v _28852_/Y (NOR2x1p5_ASAP7_75t_R)
                                         _06040_ (net)
                 15.04    0.01  433.27 v _28853_/A1 (OA21x2_ASAP7_75t_R)
     1    1.14    7.26   18.64  451.91 v _28853_/Y (OA21x2_ASAP7_75t_R)
                                         _06041_ (net)
                  7.26    0.01  451.92 v _28854_/B (NOR2x1_ASAP7_75t_R)
     1    1.31   13.33    9.42  461.34 ^ _28854_/Y (NOR2x1_ASAP7_75t_R)
                                         _06042_ (net)
                 13.33    0.05  461.39 ^ _28855_/B (NOR2x1_ASAP7_75t_R)
     1    1.49   13.95   11.00  472.39 v _28855_/Y (NOR2x1_ASAP7_75t_R)
                                         _06043_ (net)
                 13.96    0.09  472.49 v _28856_/B1 (OAI22x1_ASAP7_75t_R)
     1    2.17   22.72   14.85  487.33 ^ _28856_/Y (OAI22x1_ASAP7_75t_R)
                                         _00137_ (net)
                 22.74    0.41  487.74 ^ sa32_sr[1]$_DFF_P_/D (DFFHQNx2_ASAP7_75t_R)
                                487.74   data arrival time

                        400.00  400.00   clock clk (rise edge)
                          0.00  400.00   clock source latency
     1    7.92    0.00    0.00  400.00 ^ clk (in)
                                         clk (net)
                 12.14    3.83  403.83 ^ clkbuf_0_clk/A (BUFx16f_ASAP7_75t_R)
     4   16.95   13.55   17.28  421.11 ^ clkbuf_0_clk/Y (BUFx16f_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 14.65    2.02  423.13 ^ clkbuf_2_3_0_clk/A (BUFx24_ASAP7_75t_R)
     8   26.79   17.35   22.82  445.95 ^ clkbuf_2_3_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_2_3_0_clk (net)
                 19.34    3.01  448.96 ^ clkbuf_leaf_13_clk/A (BUFx24_ASAP7_75t_R)
    17   11.06   10.40   21.83  470.79 ^ clkbuf_leaf_13_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_leaf_13_clk (net)
                 10.46    0.38  471.17 ^ sa32_sr[1]$_DFF_P_/CLK (DFFHQNx2_ASAP7_75t_R)
                          1.29  472.46   clock reconvergence pessimism
                        -11.21  461.25   library setup time
                                461.25   data required time
-----------------------------------------------------------------------------
                                461.25   data required time
                               -487.74   data arrival time
-----------------------------------------------------------------------------
                                -26.49   slack (VIOLATED)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
168.90811157226562

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5278

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.27899402379989624

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.0121

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 99

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: sa01_sr[7]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa32_sr[1]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  22.39   22.39 ^ clkbuf_0_clk/Y (BUFx16f_ASAP7_75t_R)
  28.75   51.15 ^ clkbuf_2_2_0_clk/Y (BUFx24_ASAP7_75t_R)
  25.89   77.03 ^ clkbuf_leaf_20_clk/Y (BUFx24_ASAP7_75t_R)
   0.21   77.24 ^ sa01_sr[7]$_DFF_P_/CLK (DFFHQNx2_ASAP7_75t_R)
  42.41  119.65 v sa01_sr[7]$_DFF_P_/QN (DFFHQNx2_ASAP7_75t_R)
  19.41  139.06 v _19698_/Y (BUFx6f_ASAP7_75t_R)
  40.93  179.99 ^ _19699_/Y (XOR2x2_ASAP7_75t_R)
  25.16  205.15 ^ _28510_/Y (XNOR2x1_ASAP7_75t_R)
  11.52  216.67 v _28512_/Y (NAND2x1_ASAP7_75t_R)
  18.71  235.38 ^ _28513_/Y (AOI21x1_ASAP7_75t_R)
  14.87  250.25 v _28631_/Y (OAI21x1_ASAP7_75t_R)
  19.20  269.45 ^ _28633_/Y (NAND2x2_ASAP7_75t_R)
  20.57  290.02 ^ _28634_/Y (BUFx6f_ASAP7_75t_R)
  26.47  316.49 v _31421_/CON (HAxp5_ASAP7_75t_R)
  22.94  339.44 ^ _31421_/SN (HAxp5_ASAP7_75t_R)
  17.03  356.47 v _28594_/Y (INVx1_ASAP7_75t_R)
  21.17  377.64 ^ _28595_/Y (AOI21x1_ASAP7_75t_R)
  27.25  404.89 v _28596_/Y (NOR2x2_ASAP7_75t_R)
  18.74  423.63 ^ _28755_/Y (INVx3_ASAP7_75t_R)
   9.63  433.27 v _28852_/Y (NOR2x1p5_ASAP7_75t_R)
  18.65  451.91 v _28853_/Y (OA21x2_ASAP7_75t_R)
   9.43  461.34 ^ _28854_/Y (NOR2x1_ASAP7_75t_R)
  11.05  472.39 v _28855_/Y (NOR2x1_ASAP7_75t_R)
  14.94  487.33 ^ _28856_/Y (OAI22x1_ASAP7_75t_R)
   0.41  487.74 ^ sa32_sr[1]$_DFF_P_/D (DFFHQNx2_ASAP7_75t_R)
         487.74   data arrival time

 400.00  400.00   clock clk (rise edge)
   0.00  400.00   clock source latency
   0.00  400.00 ^ clk (in)
  21.11  421.11 ^ clkbuf_0_clk/Y (BUFx16f_ASAP7_75t_R)
  24.84  445.95 ^ clkbuf_2_3_0_clk/Y (BUFx24_ASAP7_75t_R)
  24.84  470.79 ^ clkbuf_leaf_13_clk/Y (BUFx24_ASAP7_75t_R)
   0.38  471.17 ^ sa32_sr[1]$_DFF_P_/CLK (DFFHQNx2_ASAP7_75t_R)
   1.29  472.46   clock reconvergence pessimism
 -11.21  461.25   library setup time
         461.25   data required time
---------------------------------------------------------
         461.25   data required time
        -487.74   data arrival time
---------------------------------------------------------
         -26.49   slack (VIOLATED)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: u0.w[3][30]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: text_out[30]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  21.11   21.11 ^ clkbuf_0_clk/Y (BUFx16f_ASAP7_75t_R)
  25.94   47.05 ^ clkbuf_2_1_0_clk/Y (BUFx24_ASAP7_75t_R)
  24.66   71.71 ^ clkbuf_leaf_5_clk/Y (BUFx24_ASAP7_75t_R)
   0.64   72.35 ^ u0.w[3][30]$_DFF_P_/CLK (DFFHQNx2_ASAP7_75t_R)
  46.94  119.29 ^ u0.w[3][30]$_DFF_P_/QN (DFFHQNx2_ASAP7_75t_R)
  10.94  130.23 v _30638_/Y (XOR2x1_ASAP7_75t_R)
   0.00  130.23 v text_out[30]$_DFF_P_/D (DFFHQNx3_ASAP7_75t_R)
         130.23   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  22.39   22.39 ^ clkbuf_0_clk/Y (BUFx16f_ASAP7_75t_R)
  27.87   50.26 ^ clkbuf_2_1_0_clk/Y (BUFx24_ASAP7_75t_R)
  27.21   77.47 ^ clkbuf_leaf_6_clk/Y (BUFx24_ASAP7_75t_R)
   0.26   77.73 ^ text_out[30]$_DFF_P_/CLK (DFFHQNx3_ASAP7_75t_R)
  -3.21   74.52   clock reconvergence pessimism
  11.97   86.49   library hold time
          86.49   data required time
---------------------------------------------------------
          86.49   data required time
        -130.23   data arrival time
---------------------------------------------------------
          43.74   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
74.7915

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
80.2092

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
487.7381

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
-26.4907

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
-5.431337

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.76e-03   1.21e-03   1.06e-07   5.97e-03   4.1%
Combinational          5.33e-02   8.30e-02   1.27e-06   1.36e-01  94.2%
Clock                  1.43e-03   9.95e-04   2.15e-08   2.42e-03   1.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.95e-02   8.52e-02   1.40e-06   1.45e-01 100.0%
                          41.1%      58.9%       0.0%
