Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date              : Thu Feb 05 13:51:15 2015
| Host              : XSJMOHAN30 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file zc702_wrapper_timing_summary_routed.rpt -rpx zc702_wrapper_timing_summary_routed.rpx
| Design            : zc702_wrapper
| Device            : 7z020-clg484
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.548        0.000                      0                68258        0.009        0.000                      0                68258        3.750        0.000                       0                 26111  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 3.000}        6.000           166.667         
clk_fpga_1  {0.000 3.500}        7.000           142.857         
clk_fpga_2  {0.000 5.000}        10.000          100.000         
clk_fpga_3  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_2          0.548        0.000                      0                66948        0.009        0.000                      0                66948        3.750        0.000                       0                 26111  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_2         clk_fpga_2               1.661        0.000                      0                 1310        0.104        0.000                      0                 1310  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        0.548ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.548ns  (required time - arrival time)
  Source:                 zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.dout_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/mmult_0/inst/a_buf_13_U/mmult_a_buf_0_ram_U/ram_reg/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.124ns  (logic 0.456ns (5.613%)  route 7.668ns (94.387%))
  Logic Levels:           0  
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.794ns = ( 12.794 - 10.000 ) 
    Source Clock Delay      (SCD):    3.346ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       2.052     3.346    zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/aclk
    SLICE_X107Y111                                                    r  zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y111       FDCE (Prop_fdce_C_Q)         0.456     3.802 r  zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.dout_reg[8]/Q
                         net (fo=16, routed)          7.668    11.470    zc702_i/mmult_0/inst/a_buf_13_U/mmult_a_buf_0_ram_U/in_A_dout[8]
    RAMB36_X1Y8          RAMB36E1                                     r  zc702_i/mmult_0/inst/a_buf_13_U/mmult_a_buf_0_ram_U/ram_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       1.615    12.794    zc702_i/mmult_0/inst/a_buf_13_U/mmult_a_buf_0_ram_U/ap_clk
    RAMB36_X1Y8                                                       r  zc702_i/mmult_0/inst/a_buf_13_U/mmult_a_buf_0_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.115    12.909    
                         clock uncertainty           -0.154    12.755    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[8])
                                                     -0.737    12.018    zc702_i/mmult_0/inst/a_buf_13_U/mmult_a_buf_0_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         12.018    
                         arrival time                         -11.470    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.604ns  (required time - arrival time)
  Source:                 zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.dout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/mmult_0/inst/a_buf_13_U/mmult_a_buf_0_ram_U/ram_reg/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.069ns  (logic 0.456ns (5.651%)  route 7.613ns (94.349%))
  Logic Levels:           0  
  Clock Path Skew:        -0.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.794ns = ( 12.794 - 10.000 ) 
    Source Clock Delay      (SCD):    3.344ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       2.050     3.344    zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/aclk
    SLICE_X107Y113                                                    r  zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y113       FDCE (Prop_fdce_C_Q)         0.456     3.800 r  zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.dout_reg[7]/Q
                         net (fo=16, routed)          7.613    11.413    zc702_i/mmult_0/inst/a_buf_13_U/mmult_a_buf_0_ram_U/in_A_dout[7]
    RAMB36_X1Y8          RAMB36E1                                     r  zc702_i/mmult_0/inst/a_buf_13_U/mmult_a_buf_0_ram_U/ram_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       1.615    12.794    zc702_i/mmult_0/inst/a_buf_13_U/mmult_a_buf_0_ram_U/ap_clk
    RAMB36_X1Y8                                                       r  zc702_i/mmult_0/inst/a_buf_13_U/mmult_a_buf_0_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.115    12.909    
                         clock uncertainty           -0.154    12.755    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.737    12.018    zc702_i/mmult_0/inst/a_buf_13_U/mmult_a_buf_0_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         12.018    
                         arrival time                         -11.413    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.629ns  (required time - arrival time)
  Source:                 zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.dout_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/mmult_0/inst/a_buf_10_U/mmult_a_buf_0_ram_U/ram_reg/DIADI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.018ns  (logic 0.456ns (5.687%)  route 7.562ns (94.313%))
  Logic Levels:           0  
  Clock Path Skew:        -0.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 12.767 - 10.000 ) 
    Source Clock Delay      (SCD):    3.344ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       2.050     3.344    zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/aclk
    SLICE_X107Y114                                                    r  zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.dout_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y114       FDCE (Prop_fdce_C_Q)         0.456     3.800 r  zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.dout_reg[29]/Q
                         net (fo=16, routed)          7.562    11.362    zc702_i/mmult_0/inst/a_buf_10_U/mmult_a_buf_0_ram_U/in_A_dout[29]
    RAMB36_X3Y7          RAMB36E1                                     r  zc702_i/mmult_0/inst/a_buf_10_U/mmult_a_buf_0_ram_U/ram_reg/DIADI[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       1.588    12.767    zc702_i/mmult_0/inst/a_buf_10_U/mmult_a_buf_0_ram_U/ap_clk
    RAMB36_X3Y7                                                       r  zc702_i/mmult_0/inst/a_buf_10_U/mmult_a_buf_0_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.115    12.882    
                         clock uncertainty           -0.154    12.728    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[29])
                                                     -0.737    11.991    zc702_i/mmult_0/inst/a_buf_10_U/mmult_a_buf_0_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         11.991    
                         arrival time                         -11.362    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.649ns  (required time - arrival time)
  Source:                 zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.dout_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/mmult_0/inst/a_buf_10_U/mmult_a_buf_0_ram_U/ram_reg/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.995ns  (logic 0.456ns (5.704%)  route 7.539ns (94.296%))
  Logic Levels:           0  
  Clock Path Skew:        -0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 12.767 - 10.000 ) 
    Source Clock Delay      (SCD):    3.347ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       2.053     3.347    zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/aclk
    SLICE_X106Y110                                                    r  zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.dout_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDCE (Prop_fdce_C_Q)         0.456     3.803 r  zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.dout_reg[28]/Q
                         net (fo=16, routed)          7.539    11.342    zc702_i/mmult_0/inst/a_buf_10_U/mmult_a_buf_0_ram_U/in_A_dout[28]
    RAMB36_X3Y7          RAMB36E1                                     r  zc702_i/mmult_0/inst/a_buf_10_U/mmult_a_buf_0_ram_U/ram_reg/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       1.588    12.767    zc702_i/mmult_0/inst/a_buf_10_U/mmult_a_buf_0_ram_U/ap_clk
    RAMB36_X3Y7                                                       r  zc702_i/mmult_0/inst/a_buf_10_U/mmult_a_buf_0_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.115    12.882    
                         clock uncertainty           -0.154    12.728    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[28])
                                                     -0.737    11.991    zc702_i/mmult_0/inst/a_buf_10_U/mmult_a_buf_0_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         11.991    
                         arrival time                         -11.342    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.650ns  (required time - arrival time)
  Source:                 zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.dout_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/mmult_0/inst/a_buf_12_U/mmult_a_buf_0_ram_U/ram_reg/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.024ns  (logic 0.456ns (5.683%)  route 7.568ns (94.317%))
  Logic Levels:           0  
  Clock Path Skew:        -0.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 12.795 - 10.000 ) 
    Source Clock Delay      (SCD):    3.344ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       2.050     3.344    zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/aclk
    SLICE_X107Y113                                                    r  zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.dout_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y113       FDCE (Prop_fdce_C_Q)         0.456     3.800 r  zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.dout_reg[21]/Q
                         net (fo=16, routed)          7.568    11.368    zc702_i/mmult_0/inst/a_buf_12_U/mmult_a_buf_0_ram_U/in_A_dout[21]
    RAMB36_X1Y9          RAMB36E1                                     r  zc702_i/mmult_0/inst/a_buf_12_U/mmult_a_buf_0_ram_U/ram_reg/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       1.616    12.795    zc702_i/mmult_0/inst/a_buf_12_U/mmult_a_buf_0_ram_U/ap_clk
    RAMB36_X1Y9                                                       r  zc702_i/mmult_0/inst/a_buf_12_U/mmult_a_buf_0_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.115    12.910    
                         clock uncertainty           -0.154    12.756    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[21])
                                                     -0.737    12.019    zc702_i/mmult_0/inst/a_buf_12_U/mmult_a_buf_0_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         12.019    
                         arrival time                         -11.368    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.656ns  (required time - arrival time)
  Source:                 zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.dout_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/mmult_0/inst/a_buf_12_U/mmult_a_buf_0_ram_U/ram_reg/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.094ns  (logic 0.456ns (5.634%)  route 7.638ns (94.366%))
  Logic Levels:           0  
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 12.795 - 10.000 ) 
    Source Clock Delay      (SCD):    3.269ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       1.975     3.269    zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/aclk
    SLICE_X105Y110                                                    r  zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.dout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y110       FDCE (Prop_fdce_C_Q)         0.456     3.725 r  zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.dout_reg[16]/Q
                         net (fo=16, routed)          7.638    11.363    zc702_i/mmult_0/inst/a_buf_12_U/mmult_a_buf_0_ram_U/in_A_dout[16]
    RAMB36_X1Y9          RAMB36E1                                     r  zc702_i/mmult_0/inst/a_buf_12_U/mmult_a_buf_0_ram_U/ram_reg/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       1.616    12.795    zc702_i/mmult_0/inst/a_buf_12_U/mmult_a_buf_0_ram_U/ap_clk
    RAMB36_X1Y9                                                       r  zc702_i/mmult_0/inst/a_buf_12_U/mmult_a_buf_0_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.115    12.910    
                         clock uncertainty           -0.154    12.756    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[16])
                                                     -0.737    12.019    zc702_i/mmult_0/inst/a_buf_12_U/mmult_a_buf_0_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         12.019    
                         arrival time                         -11.363    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.656ns  (required time - arrival time)
  Source:                 zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.dout_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/mmult_0/inst/a_buf_14_U/mmult_a_buf_0_ram_U/ram_reg/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.003ns  (logic 0.456ns (5.698%)  route 7.547ns (94.302%))
  Logic Levels:           0  
  Clock Path Skew:        -0.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 12.783 - 10.000 ) 
    Source Clock Delay      (SCD):    3.347ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       2.053     3.347    zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/aclk
    SLICE_X106Y110                                                    r  zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.dout_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDCE (Prop_fdce_C_Q)         0.456     3.803 r  zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.dout_reg[28]/Q
                         net (fo=16, routed)          7.547    11.350    zc702_i/mmult_0/inst/a_buf_14_U/mmult_a_buf_0_ram_U/in_A_dout[28]
    RAMB36_X1Y5          RAMB36E1                                     r  zc702_i/mmult_0/inst/a_buf_14_U/mmult_a_buf_0_ram_U/ram_reg/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       1.604    12.783    zc702_i/mmult_0/inst/a_buf_14_U/mmult_a_buf_0_ram_U/ap_clk
    RAMB36_X1Y5                                                       r  zc702_i/mmult_0/inst/a_buf_14_U/mmult_a_buf_0_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.115    12.898    
                         clock uncertainty           -0.154    12.744    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[28])
                                                     -0.737    12.007    zc702_i/mmult_0/inst/a_buf_14_U/mmult_a_buf_0_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         12.007    
                         arrival time                         -11.350    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.657ns  (required time - arrival time)
  Source:                 zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.dout_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/mmult_0/inst/a_buf_14_U/mmult_a_buf_0_ram_U/ram_reg/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.005ns  (logic 0.456ns (5.696%)  route 7.549ns (94.304%))
  Logic Levels:           0  
  Clock Path Skew:        -0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 12.783 - 10.000 ) 
    Source Clock Delay      (SCD):    3.344ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       2.050     3.344    zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/aclk
    SLICE_X107Y113                                                    r  zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.dout_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y113       FDCE (Prop_fdce_C_Q)         0.456     3.800 r  zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.dout_reg[21]/Q
                         net (fo=16, routed)          7.549    11.349    zc702_i/mmult_0/inst/a_buf_14_U/mmult_a_buf_0_ram_U/in_A_dout[21]
    RAMB36_X1Y5          RAMB36E1                                     r  zc702_i/mmult_0/inst/a_buf_14_U/mmult_a_buf_0_ram_U/ram_reg/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       1.604    12.783    zc702_i/mmult_0/inst/a_buf_14_U/mmult_a_buf_0_ram_U/ap_clk
    RAMB36_X1Y5                                                       r  zc702_i/mmult_0/inst/a_buf_14_U/mmult_a_buf_0_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.115    12.898    
                         clock uncertainty           -0.154    12.744    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[21])
                                                     -0.737    12.007    zc702_i/mmult_0/inst/a_buf_14_U/mmult_a_buf_0_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         12.007    
                         arrival time                         -11.349    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.660ns  (required time - arrival time)
  Source:                 zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.dout_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/mmult_0/inst/a_buf_12_U/mmult_a_buf_0_ram_U/ram_reg/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.012ns  (logic 0.456ns (5.691%)  route 7.556ns (94.309%))
  Logic Levels:           0  
  Clock Path Skew:        -0.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 12.795 - 10.000 ) 
    Source Clock Delay      (SCD):    3.346ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       2.052     3.346    zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/aclk
    SLICE_X107Y111                                                    r  zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y111       FDCE (Prop_fdce_C_Q)         0.456     3.802 r  zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.dout_reg[8]/Q
                         net (fo=16, routed)          7.556    11.358    zc702_i/mmult_0/inst/a_buf_12_U/mmult_a_buf_0_ram_U/in_A_dout[8]
    RAMB36_X1Y9          RAMB36E1                                     r  zc702_i/mmult_0/inst/a_buf_12_U/mmult_a_buf_0_ram_U/ram_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       1.616    12.795    zc702_i/mmult_0/inst/a_buf_12_U/mmult_a_buf_0_ram_U/ap_clk
    RAMB36_X1Y9                                                       r  zc702_i/mmult_0/inst/a_buf_12_U/mmult_a_buf_0_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.115    12.910    
                         clock uncertainty           -0.154    12.756    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[8])
                                                     -0.737    12.019    zc702_i/mmult_0/inst/a_buf_12_U/mmult_a_buf_0_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         12.019    
                         arrival time                         -11.358    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.662ns  (required time - arrival time)
  Source:                 zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.dout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/mmult_0/inst/a_buf_11_U/mmult_a_buf_0_ram_U/ram_reg/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.929ns  (logic 0.456ns (5.751%)  route 7.473ns (94.249%))
  Logic Levels:           0  
  Clock Path Skew:        -0.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 12.711 - 10.000 ) 
    Source Clock Delay      (SCD):    3.344ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       2.050     3.344    zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/aclk
    SLICE_X107Y113                                                    r  zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y113       FDCE (Prop_fdce_C_Q)         0.456     3.800 r  zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.dout_reg[7]/Q
                         net (fo=16, routed)          7.473    11.273    zc702_i/mmult_0/inst/a_buf_11_U/mmult_a_buf_0_ram_U/in_A_dout[7]
    RAMB36_X2Y8          RAMB36E1                                     r  zc702_i/mmult_0/inst/a_buf_11_U/mmult_a_buf_0_ram_U/ram_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       1.532    12.711    zc702_i/mmult_0/inst/a_buf_11_U/mmult_a_buf_0_ram_U/ap_clk
    RAMB36_X2Y8                                                       r  zc702_i/mmult_0/inst/a_buf_11_U/mmult_a_buf_0_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.115    12.826    
                         clock uncertainty           -0.154    12.672    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.737    11.935    zc702_i/mmult_0/inst/a_buf_11_U/mmult_a_buf_0_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         11.935    
                         arrival time                         -11.273    
  -------------------------------------------------------------------
                         slack                                  0.662    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_APROT_Q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.383%)  route 0.208ns (59.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       0.550     0.886    zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/s_aclk
    SLICE_X51Y88                                                      r  zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[11]/Q
                         net (fo=1, routed)           0.208     1.235    zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/s_axi_arprot[2]
    SLICE_X49Y90         FDRE                                         r  zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_APROT_Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       0.823     1.189    zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X49Y90                                                      r  zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_APROT_Q_reg[2]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X49Y90         FDRE (Hold_fdre_C_D)         0.072     1.226    zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_APROT_Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 zc702_i/mmult_0/inst/b_buf_6_U/mmult_a_buf_0_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/mmult_0/inst/mmult_fmul_32ns_32ns_32_4_max_dsp_U44/din1_buf1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.204ns (52.641%)  route 0.184ns (47.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.298ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       0.613     0.949    zc702_i/mmult_0/inst/b_buf_6_U/mmult_a_buf_0_ram_U/ap_clk
    RAMB36_X3Y19                                                      r  zc702_i/mmult_0/inst/b_buf_6_U/mmult_a_buf_0_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      0.204     1.153 r  zc702_i/mmult_0/inst/b_buf_6_U/mmult_a_buf_0_ram_U/ram_reg/DOADO[11]
                         net (fo=1, routed)           0.184     1.336    zc702_i/mmult_0/inst/mmult_fmul_32ns_32ns_32_4_max_dsp_U44/I2[11]
    SLICE_X54Y100        FDRE                                         r  zc702_i/mmult_0/inst/mmult_fmul_32ns_32ns_32_4_max_dsp_U44/din1_buf1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       0.932     1.298    zc702_i/mmult_0/inst/mmult_fmul_32ns_32ns_32_4_max_dsp_U44/ap_clk
    SLICE_X54Y100                                                     r  zc702_i/mmult_0/inst/mmult_fmul_32ns_32ns_32_4_max_dsp_U44/din1_buf1_reg[11]/C
                         clock pessimism             -0.035     1.263    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.053     1.316    zc702_i/mmult_0/inst/mmult_fmul_32ns_32ns_32_4_max_dsp_U44/din1_buf1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.148ns (48.278%)  route 0.159ns (51.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       0.550     0.886    zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X50Y89                                                      r  zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.148     1.034 r  zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[53]/Q
                         net (fo=1, routed)           0.159     1.192    zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/D[53]
    SLICE_X49Y89         FDRE                                         r  zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       0.822     1.188    zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/s_aclk
    SLICE_X49Y89                                                      r  zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[53]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X49Y89         FDRE (Hold_fdre_C_D)         0.016     1.169    zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.794%)  route 0.116ns (45.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       0.662     0.998    zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X61Y100                                                     r  zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDRE (Prop_fdre_C_Q)         0.141     1.139 r  zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[40]/Q
                         net (fo=1, routed)           0.116     1.255    zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/D[40]
    SLICE_X58Y99         FDRE                                         r  zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       0.848     1.214    zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/s_aclk
    SLICE_X58Y99                                                      r  zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[40]/C
                         clock pessimism             -0.035     1.179    
    SLICE_X58Y99         FDRE (Hold_fdre_C_D)         0.052     1.231    zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.148ns (48.405%)  route 0.158ns (51.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       0.550     0.886    zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X50Y89                                                      r  zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.148     1.034 r  zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[50]/Q
                         net (fo=1, routed)           0.158     1.191    zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/D[50]
    SLICE_X49Y89         FDRE                                         r  zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       0.822     1.188    zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/s_aclk
    SLICE_X49Y89                                                      r  zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[50]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X49Y89         FDRE (Hold_fdre_C_D)         0.013     1.166    zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[50]
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 zc702_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/BRAM_MEM_GEN.mem_reg/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.841%)  route 0.219ns (57.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       0.564     0.900    zc702_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X54Y73                                                      r  zc702_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y73         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  zc702_i/datamover_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[8]/Q
                         net (fo=1, routed)           0.219     1.282    zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/s_axis_1_tdata[8]
    RAMB36_X3Y14         RAMB36E1                                     r  zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/BRAM_MEM_GEN.mem_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       0.875     1.241    zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/s_axis_aclk
    RAMB36_X3Y14                                                      r  zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/BRAM_MEM_GEN.mem_reg/CLKBWRCLK
                         clock pessimism             -0.283     0.958    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[8])
                                                      0.296     1.254    zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/BRAM_MEM_GEN.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 zc702_i/datamover_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/axi_interconnect_M_AXI_GP0/m02_couplers/m02_regslice/inst/r_pipe/m_payload_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.576%)  route 0.225ns (61.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       0.630     0.966    zc702_i/datamover_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X45Y119                                                     r  zc702_i/datamover_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y119        FDRE (Prop_fdre_C_Q)         0.141     1.107 r  zc702_i/datamover_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[9]/Q
                         net (fo=1, routed)           0.225     1.332    zc702_i/axi_interconnect_M_AXI_GP0/m02_couplers/m02_regslice/inst/r_pipe/D[9]
    SLICE_X53Y120        FDRE                                         r  zc702_i/axi_interconnect_M_AXI_GP0/m02_couplers/m02_regslice/inst/r_pipe/m_payload_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       0.895     1.261    zc702_i/axi_interconnect_M_AXI_GP0/m02_couplers/m02_regslice/inst/r_pipe/aclk
    SLICE_X53Y120                                                     r  zc702_i/axi_interconnect_M_AXI_GP0/m02_couplers/m02_regslice/inst/r_pipe/m_payload_i_reg[9]/C
                         clock pessimism             -0.039     1.222    
    SLICE_X53Y120        FDRE (Hold_fdre_C_D)         0.078     1.300    zc702_i/axi_interconnect_M_AXI_GP0/m02_couplers/m02_regslice/inst/r_pipe/m_payload_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (49.043%)  route 0.147ns (50.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       0.639     0.975    zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X35Y107                                                     r  zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDCE (Prop_fdce_C_Q)         0.141     1.116 r  zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=90, routed)          0.147     1.263    zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/ADDRD3
    SLICE_X34Y107        RAMD32                                       r  zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       0.910     1.276    zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/WCLK
    SLICE_X34Y107                                                     r  zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.288     0.988    
    SLICE_X34Y107        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.228    zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (49.043%)  route 0.147ns (50.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       0.639     0.975    zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X35Y107                                                     r  zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDCE (Prop_fdce_C_Q)         0.141     1.116 r  zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=90, routed)          0.147     1.263    zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/ADDRD3
    SLICE_X34Y107        RAMD32                                       r  zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       0.910     1.276    zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/WCLK
    SLICE_X34Y107                                                     r  zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/RAMA_D1/CLK
                         clock pessimism             -0.288     0.988    
    SLICE_X34Y107        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.228    zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (49.043%)  route 0.147ns (50.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       0.639     0.975    zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X35Y107                                                     r  zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDCE (Prop_fdce_C_Q)         0.141     1.116 r  zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=90, routed)          0.147     1.263    zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/ADDRD3
    SLICE_X34Y107        RAMD32                                       r  zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       0.910     1.276    zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/WCLK
    SLICE_X34Y107                                                     r  zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/RAMB/CLK
                         clock pessimism             -0.288     0.988    
    SLICE_X34Y107        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.228    zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform:           { 0 5 }
Period:             10.000
Sources:            { zc702_i/ps7/inst/PS7_i/FCLKCLK[2] }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location       Pin                                                                                                                                                                                                                                                                                                                                                                
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB36_X2Y16   zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK   
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944     10.000  7.056  RAMB36_X2Y16   zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK   
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB18_X2Y46   zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK         
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944     10.000  7.056  RAMB18_X2Y46   zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK         
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB36_X2Y22   zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944     10.000  7.056  RAMB36_X2Y22   zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB36_X3Y18   zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK   
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944     10.000  7.056  RAMB36_X3Y18   zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK   
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB36_X4Y21   zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK   
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944     10.000  7.056  RAMB36_X4Y21   zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK   
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X30Y78   zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA/CLK                                                                                                          
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X30Y78   zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK                                                                                                       
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X30Y78   zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB/CLK                                                                                                          
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X30Y78   zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK                                                                                                       
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X30Y78   zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC/CLK                                                                                                          
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X30Y78   zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK                                                                                                       
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250     5.000   3.750  SLICE_X30Y78   zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD/CLK                                                                                                          
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250     5.000   3.750  SLICE_X30Y78   zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK                                                                                                       
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X46Y101  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA/CLK                                                                                                                                                      
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X46Y101  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK                                                                                                                                                   
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X46Y76   zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/DP/CLK                                                                                                    
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X46Y76   zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/SP/CLK                                                                                                    
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X30Y74   zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA/CLK                                                                                                               
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X30Y74   zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK                                                                                                            
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X30Y74   zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMB/CLK                                                                                                               
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X30Y74   zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK                                                                                                            
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X30Y74   zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMC/CLK                                                                                                               
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X30Y74   zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK                                                                                                            
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250     5.000   3.750  SLICE_X30Y74   zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMD/CLK                                                                                                               
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250     5.000   3.750  SLICE_X30Y74   zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK                                                                                                            



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        1.661ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.661ns  (required time - arrival time)
  Source:                 zc702_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/wr_cnt_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.414ns  (logic 0.580ns (7.823%)  route 6.834ns (92.177%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       1.891     3.185    zc702_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X28Y146                                                     r  zc702_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y146        FDRE (Prop_fdre_C_Q)         0.456     3.641 r  zc702_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=26, routed)          3.347     6.988    zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/s_axis_aresetn
    SLICE_X80Y113        LUT1 (Prop_lut1_I0_O)        0.124     7.112 f  zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/din_rdy_i_i_2/O
                         net (fo=56, routed)          3.487    10.599    zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/AR[0]
    SLICE_X46Y69         FDPE                                         f  zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/wr_cnt_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       1.467    12.646    zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/s_axis_aclk
    SLICE_X46Y69                                                      r  zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/wr_cnt_reg[0]/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.154    12.621    
    SLICE_X46Y69         FDPE (Recov_fdpe_C_PRE)     -0.361    12.260    zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/wr_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.260    
                         arrival time                         -10.599    
  -------------------------------------------------------------------
                         slack                                  1.661    

Slack (MET) :             1.756ns  (required time - arrival time)
  Source:                 zc702_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/wr_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.275ns  (logic 0.580ns (7.972%)  route 6.695ns (92.028%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       1.891     3.185    zc702_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X28Y146                                                     r  zc702_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y146        FDRE (Prop_fdre_C_Q)         0.456     3.641 r  zc702_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=26, routed)          3.347     6.988    zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/s_axis_aresetn
    SLICE_X80Y113        LUT1 (Prop_lut1_I0_O)        0.124     7.112 f  zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/din_rdy_i_i_2/O
                         net (fo=56, routed)          3.348    10.460    zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/AR[0]
    SLICE_X47Y68         FDCE                                         f  zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/wr_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       1.468    12.647    zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/s_axis_aclk
    SLICE_X47Y68                                                      r  zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/wr_cnt_reg[1]/C
                         clock pessimism              0.129    12.776    
                         clock uncertainty           -0.154    12.622    
    SLICE_X47Y68         FDCE (Recov_fdce_C_CLR)     -0.405    12.217    zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/wr_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.217    
                         arrival time                         -10.460    
  -------------------------------------------------------------------
                         slack                                  1.756    

Slack (MET) :             1.842ns  (required time - arrival time)
  Source:                 zc702_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/wr_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.275ns  (logic 0.580ns (7.972%)  route 6.695ns (92.028%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       1.891     3.185    zc702_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X28Y146                                                     r  zc702_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y146        FDRE (Prop_fdre_C_Q)         0.456     3.641 r  zc702_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=26, routed)          3.347     6.988    zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/s_axis_aresetn
    SLICE_X80Y113        LUT1 (Prop_lut1_I0_O)        0.124     7.112 f  zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/din_rdy_i_i_2/O
                         net (fo=56, routed)          3.348    10.460    zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/AR[0]
    SLICE_X46Y68         FDCE                                         f  zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/wr_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       1.468    12.647    zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/s_axis_aclk
    SLICE_X46Y68                                                      r  zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/wr_cnt_reg[3]/C
                         clock pessimism              0.129    12.776    
                         clock uncertainty           -0.154    12.622    
    SLICE_X46Y68         FDCE (Recov_fdce_C_CLR)     -0.319    12.303    zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/wr_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.303    
                         arrival time                         -10.460    
  -------------------------------------------------------------------
                         slack                                  1.842    

Slack (MET) :             1.920ns  (required time - arrival time)
  Source:                 zc702_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/wr_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.110ns  (logic 0.580ns (8.158%)  route 6.530ns (91.842%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       1.891     3.185    zc702_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X28Y146                                                     r  zc702_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y146        FDRE (Prop_fdre_C_Q)         0.456     3.641 r  zc702_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=26, routed)          3.347     6.988    zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/s_axis_aresetn
    SLICE_X80Y113        LUT1 (Prop_lut1_I0_O)        0.124     7.112 f  zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/din_rdy_i_i_2/O
                         net (fo=56, routed)          3.183    10.295    zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/AR[0]
    SLICE_X48Y69         FDCE                                         f  zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/wr_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       1.466    12.645    zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/s_axis_aclk
    SLICE_X48Y69                                                      r  zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/wr_cnt_reg[2]/C
                         clock pessimism              0.129    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X48Y69         FDCE (Recov_fdce_C_CLR)     -0.405    12.215    zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/wr_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.215    
                         arrival time                         -10.295    
  -------------------------------------------------------------------
                         slack                                  1.920    

Slack (MET) :             2.057ns  (required time - arrival time)
  Source:                 zc702_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/next_wr_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.973ns  (logic 0.580ns (8.317%)  route 6.393ns (91.683%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       1.891     3.185    zc702_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X28Y146                                                     r  zc702_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y146        FDRE (Prop_fdre_C_Q)         0.456     3.641 r  zc702_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=26, routed)          3.347     6.988    zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/s_axis_aresetn
    SLICE_X80Y113        LUT1 (Prop_lut1_I0_O)        0.124     7.112 f  zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/din_rdy_i_i_2/O
                         net (fo=56, routed)          3.047    10.158    zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/AR[0]
    SLICE_X49Y68         FDCE                                         f  zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/next_wr_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       1.467    12.646    zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/s_axis_aclk
    SLICE_X49Y68                                                      r  zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/next_wr_cnt_reg[4]/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.154    12.621    
    SLICE_X49Y68         FDCE (Recov_fdce_C_CLR)     -0.405    12.216    zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/next_wr_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.216    
                         arrival time                         -10.158    
  -------------------------------------------------------------------
                         slack                                  2.057    

Slack (MET) :             2.057ns  (required time - arrival time)
  Source:                 zc702_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/next_wr_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.973ns  (logic 0.580ns (8.317%)  route 6.393ns (91.683%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       1.891     3.185    zc702_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X28Y146                                                     r  zc702_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y146        FDRE (Prop_fdre_C_Q)         0.456     3.641 r  zc702_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=26, routed)          3.347     6.988    zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/s_axis_aresetn
    SLICE_X80Y113        LUT1 (Prop_lut1_I0_O)        0.124     7.112 f  zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/din_rdy_i_i_2/O
                         net (fo=56, routed)          3.047    10.158    zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/AR[0]
    SLICE_X49Y68         FDCE                                         f  zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/next_wr_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       1.467    12.646    zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/s_axis_aclk
    SLICE_X49Y68                                                      r  zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/next_wr_cnt_reg[5]/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.154    12.621    
    SLICE_X49Y68         FDCE (Recov_fdce_C_CLR)     -0.405    12.216    zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/next_wr_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.216    
                         arrival time                         -10.158    
  -------------------------------------------------------------------
                         slack                                  2.057    

Slack (MET) :             2.057ns  (required time - arrival time)
  Source:                 zc702_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/next_wr_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.973ns  (logic 0.580ns (8.317%)  route 6.393ns (91.683%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       1.891     3.185    zc702_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X28Y146                                                     r  zc702_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y146        FDRE (Prop_fdre_C_Q)         0.456     3.641 r  zc702_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=26, routed)          3.347     6.988    zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/s_axis_aresetn
    SLICE_X80Y113        LUT1 (Prop_lut1_I0_O)        0.124     7.112 f  zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/din_rdy_i_i_2/O
                         net (fo=56, routed)          3.047    10.158    zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/AR[0]
    SLICE_X49Y68         FDCE                                         f  zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/next_wr_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       1.467    12.646    zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/s_axis_aclk
    SLICE_X49Y68                                                      r  zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/next_wr_cnt_reg[6]/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.154    12.621    
    SLICE_X49Y68         FDCE (Recov_fdce_C_CLR)     -0.405    12.216    zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/next_wr_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.216    
                         arrival time                         -10.158    
  -------------------------------------------------------------------
                         slack                                  2.057    

Slack (MET) :             2.057ns  (required time - arrival time)
  Source:                 zc702_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/next_wr_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.973ns  (logic 0.580ns (8.317%)  route 6.393ns (91.683%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       1.891     3.185    zc702_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X28Y146                                                     r  zc702_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y146        FDRE (Prop_fdre_C_Q)         0.456     3.641 r  zc702_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=26, routed)          3.347     6.988    zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/s_axis_aresetn
    SLICE_X80Y113        LUT1 (Prop_lut1_I0_O)        0.124     7.112 f  zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/din_rdy_i_i_2/O
                         net (fo=56, routed)          3.047    10.158    zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/AR[0]
    SLICE_X49Y68         FDCE                                         f  zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/next_wr_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       1.467    12.646    zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/s_axis_aclk
    SLICE_X49Y68                                                      r  zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/next_wr_cnt_reg[7]/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.154    12.621    
    SLICE_X49Y68         FDCE (Recov_fdce_C_CLR)     -0.405    12.216    zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/next_wr_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.216    
                         arrival time                         -10.158    
  -------------------------------------------------------------------
                         slack                                  2.057    

Slack (MET) :             2.057ns  (required time - arrival time)
  Source:                 zc702_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/wr_addr_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.973ns  (logic 0.580ns (8.317%)  route 6.393ns (91.683%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       1.891     3.185    zc702_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X28Y146                                                     r  zc702_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y146        FDRE (Prop_fdre_C_Q)         0.456     3.641 r  zc702_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=26, routed)          3.347     6.988    zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/s_axis_aresetn
    SLICE_X80Y113        LUT1 (Prop_lut1_I0_O)        0.124     7.112 f  zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/din_rdy_i_i_2/O
                         net (fo=56, routed)          3.047    10.158    zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/AR[0]
    SLICE_X49Y68         FDCE                                         f  zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/wr_addr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       1.467    12.646    zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/s_axis_aclk
    SLICE_X49Y68                                                      r  zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/wr_addr_reg[6]/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.154    12.621    
    SLICE_X49Y68         FDCE (Recov_fdce_C_CLR)     -0.405    12.216    zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/wr_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.216    
                         arrival time                         -10.158    
  -------------------------------------------------------------------
                         slack                                  2.057    

Slack (MET) :             2.057ns  (required time - arrival time)
  Source:                 zc702_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/wr_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.973ns  (logic 0.580ns (8.317%)  route 6.393ns (91.683%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       1.891     3.185    zc702_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X28Y146                                                     r  zc702_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y146        FDRE (Prop_fdre_C_Q)         0.456     3.641 r  zc702_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=26, routed)          3.347     6.988    zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/s_axis_aresetn
    SLICE_X80Y113        LUT1 (Prop_lut1_I0_O)        0.124     7.112 f  zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/din_rdy_i_i_2/O
                         net (fo=56, routed)          3.047    10.158    zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/AR[0]
    SLICE_X49Y68         FDCE                                         f  zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/wr_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       1.467    12.646    zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/s_axis_aclk
    SLICE_X49Y68                                                      r  zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/wr_cnt_reg[6]/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.154    12.621    
    SLICE_X49Y68         FDCE (Recov_fdce_C_CLR)     -0.405    12.216    zc702_i/mmult_0_if/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2S_GEN.IARG_AP_S2S_I/AXI_WIDER_GEN.FIFO_I/wr_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.216    
                         arrival time                         -10.158    
  -------------------------------------------------------------------
                         slack                                  2.057    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.324%)  route 0.218ns (60.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       0.580     0.916    zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X67Y98                                                      r  zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y98         FDPE (Prop_fdpe_C_Q)         0.141     1.057 f  zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.218     1.274    zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Q[0]
    SLICE_X64Y104        FDPE                                         f  zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       0.934     1.300    zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/s_aclk
    SLICE_X64Y104                                                     r  zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.035     1.265    
    SLICE_X64Y104        FDPE (Remov_fdpe_C_PRE)     -0.095     1.170    zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.515%)  route 0.235ns (62.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       0.580     0.916    zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X67Y98                                                      r  zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y98         FDPE (Prop_fdpe_C_Q)         0.141     1.057 f  zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.235     1.291    zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X64Y100        FDCE                                         f  zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       0.935     1.301    zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/s_aclk
    SLICE_X64Y100                                                     r  zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.035     1.266    
    SLICE_X64Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.174    zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.515%)  route 0.235ns (62.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       0.580     0.916    zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X67Y98                                                      r  zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y98         FDPE (Prop_fdpe_C_Q)         0.141     1.057 f  zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.235     1.291    zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X64Y100        FDCE                                         f  zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       0.935     1.301    zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/s_aclk
    SLICE_X64Y100                                                     r  zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.035     1.266    
    SLICE_X64Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.174    zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.163%)  route 0.272ns (65.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       0.584     0.920    zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X81Y99                                                      r  zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDPE (Prop_fdpe_C_Q)         0.141     1.061 f  zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=23, routed)          0.272     1.332    zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X82Y100        FDCE                                         f  zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       0.939     1.305    zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/s_aclk
    SLICE_X82Y100                                                     r  zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.035     1.270    
    SLICE_X82Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.203    zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.163%)  route 0.272ns (65.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       0.584     0.920    zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X81Y99                                                      r  zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDPE (Prop_fdpe_C_Q)         0.141     1.061 f  zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=23, routed)          0.272     1.332    zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X82Y100        FDPE                                         f  zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       0.939     1.305    zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/s_aclk
    SLICE_X82Y100                                                     r  zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/C
                         clock pessimism             -0.035     1.270    
    SLICE_X82Y100        FDPE (Remov_fdpe_C_PRE)     -0.071     1.199    zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.163%)  route 0.272ns (65.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       0.584     0.920    zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X81Y99                                                      r  zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDPE (Prop_fdpe_C_Q)         0.141     1.061 f  zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=23, routed)          0.272     1.332    zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X82Y100        FDPE                                         f  zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       0.939     1.305    zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/s_aclk
    SLICE_X82Y100                                                     r  zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.035     1.270    
    SLICE_X82Y100        FDPE (Remov_fdpe_C_PRE)     -0.071     1.199    zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.163%)  route 0.272ns (65.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       0.584     0.920    zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X81Y99                                                      r  zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDPE (Prop_fdpe_C_Q)         0.141     1.061 f  zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=23, routed)          0.272     1.332    zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I5[0]
    SLICE_X83Y100        FDCE                                         f  zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       0.939     1.305    zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X83Y100                                                     r  zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.035     1.270    
    SLICE_X83Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.178    zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.163%)  route 0.272ns (65.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       0.584     0.920    zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X81Y99                                                      r  zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDPE (Prop_fdpe_C_Q)         0.141     1.061 f  zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=23, routed)          0.272     1.332    zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I5[0]
    SLICE_X83Y100        FDCE                                         f  zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       0.939     1.305    zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X83Y100                                                     r  zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.035     1.270    
    SLICE_X83Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.178    zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.163%)  route 0.272ns (65.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       0.584     0.920    zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X81Y99                                                      r  zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDPE (Prop_fdpe_C_Q)         0.141     1.061 f  zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=23, routed)          0.272     1.332    zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I5[0]
    SLICE_X83Y100        FDPE                                         f  zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       0.939     1.305    zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X83Y100                                                     r  zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.035     1.270    
    SLICE_X83Y100        FDPE (Remov_fdpe_C_PRE)     -0.095     1.175    zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.839%)  route 0.276ns (66.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       0.584     0.920    zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X81Y99                                                      r  zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDPE (Prop_fdpe_C_Q)         0.141     1.061 f  zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=23, routed)          0.276     1.336    zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X83Y101        FDCE                                         f  zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=26209, routed)       0.939     1.305    zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/s_aclk
    SLICE_X83Y101                                                     r  zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.035     1.270    
    SLICE_X83Y101        FDCE (Remov_fdce_C_CLR)     -0.092     1.178    zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.158    





