module dcdc_config (
    input wire [5:0] a,
    output wire [11:0] s
)
always @(*) begin
    case (a)
        6'b000000 : s = 12'b000000000000;
        6'b000001 : s = 12'b100000000000;
        6'b000010 : s = 12'b001000000000;
        6'b000011 : s = 12'b101100000000;
        6'b000100 : s = 12'b000010000000;
        6'b000101 : s = 12'b100011000000;
        6'b000110 : s = 12'b001011000000;
        6'b000111 : s = 12'b101111000000;
        6'b001000 : s = 12'b000000100000;
        6'b001001 : s = 12'b100000110000;
        6'b001010 : s = 12'b001000110000;
        6'b001011 : s = 12'b101100110000;
        6'b001100 : s = 12'b000010110000;
        6'b001101 : s = 12'b100011110000;
        6'b001110 : s = 12'b001011110000;
        6'b001111 : s = 12'b101111110000;
        6'b010000 : s = 12'b000000001000;
        6'b010001 : s = 12'b100000001100;
        6'b010010 : s = 12'b001000001100;
        6'b010011 : s = 12'b101100001100;
        6'b010100 : s = 12'b000010001100;
        6'b010101 : s = 12'b100011001100;
        6'b010110 : s = 12'b001011001100;
        6'b010111 : s = 12'b101111001100;
        6'b011000 : s = 12'b000000101100;
        6'b011001 : s = 12'b100000111100;
        6'b011010 : s = 12'b001000111100;
        6'b011011 : s = 12'b101100111100;
        6'b011100 : s = 12'b000010111100;
        6'b011101 : s = 12'b100011111100;
        6'b011110 : s = 12'b001011111100;
        6'b011111 : s = 12'b101111111100;
        6'b100000 : s = 12'b000000000010;
        6'b100001 : s = 12'b100000000011;
        6'b100010 : s = 12'b001000000011;
        6'b100011 : s = 12'b101100000011;
        6'b100100 : s = 12'b000010000011;
        6'b100101 : s = 12'b100011000011;
        6'b100110 : s = 12'b001011000011;
        6'b100111 : s = 12'b101111000011;
        6'b101000 : s = 12'b000000100011;
        6'b101001 : s = 12'b100000110011;
        6'b101010 : s = 12'b001000110011;
        6'b101011 : s = 12'b101100110011;
        6'b101100 : s = 12'b000010110011;
        6'b101101 : s = 12'b100011110011;
        6'b101110 : s = 12'b001011110011;
        6'b101111 : s = 12'b101111110011;
        6'b110000 : s = 12'b000000001011;
        6'b110001 : s = 12'b100000001111;
        6'b110010 : s = 12'b001000001111;
        6'b110011 : s = 12'b101100001111;
        6'b110100 : s = 12'b000010001111;
        6'b110101 : s = 12'b100011001111;
        6'b110110 : s = 12'b001011001111;
        6'b110111 : s = 12'b101111001111;
        6'b111000 : s = 12'b000000101111;
        6'b111001 : s = 12'b100000111111;
        6'b111010 : s = 12'b001000111111;
        6'b111011 : s = 12'b101100111111;
        6'b111100 : s = 12'b000010111111;
        6'b111101 : s = 12'b100011111111;
        6'b111110 : s = 12'b001011111111;
        6'b111111 : s = 12'b101111111111;

        default: s = 12'b101111111111;
    endcase
end

endmodule