{
  "Top": "cnn",
  "RtlTop": "cnn",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1"
  },
  "HlsSolution": {"Config": [
      "config_export -format=ip_catalog",
      "config_export -rtl=vhdl"
    ]},
  "Args": {
    "in": {
      "index": "0",
      "type": {
        "kinds": ["struct"],
        "dataType": "ap_axiu<64, 0, 0, 0>",
        "structImpl": "flat-interface",
        "fields": {
          "data": {
            "order": "0",
            "dataType": "ap_uint"
          },
          "keep": {
            "order": "1",
            "dataType": "ap_uint"
          },
          "strb": {
            "order": "2",
            "dataType": "ap_uint"
          },
          "last": {
            "order": "3",
            "dataType": "ap_uint"
          }
        }
      }
    },
    "out": {
      "index": "1",
      "type": {
        "kinds": ["struct"],
        "dataType": "ap_axiu<128, 0, 0, 0>",
        "structImpl": "flat-interface",
        "fields": {
          "data": {
            "order": "0",
            "dataType": "ap_uint"
          },
          "keep": {
            "order": "1",
            "dataType": "ap_uint"
          },
          "strb": {
            "order": "2",
            "dataType": "ap_uint"
          },
          "last": {
            "order": "3",
            "dataType": "ap_uint"
          }
        }
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "36",
    "Latency": "37",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "cnn",
    "Version": "1.0",
    "DisplayName": "Cnn",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/cnn.cpp"],
    "Vhdl": [
      "impl\/vhdl\/cnn_mac_muladd_5nThq.vhd",
      "impl\/vhdl\/cnn_mac_muladd_5nUhA.vhd",
      "impl\/vhdl\/cnn_mac_muladd_5nVhK.vhd",
      "impl\/vhdl\/cnn_mac_muladd_5nXh4.vhd",
      "impl\/vhdl\/cnn_mac_muladd_5nZio.vhd",
      "impl\/vhdl\/cnn_mac_muladd_5sRg6.vhd",
      "impl\/vhdl\/cnn_mac_muladd_5sShg.vhd",
      "impl\/vhdl\/cnn_mac_muladd_5sWhU.vhd",
      "impl\/vhdl\/cnn_mac_muladd_5sYie.vhd",
      "impl\/vhdl\/cnn_mac_muladd_8n2iS.vhd",
      "impl\/vhdl\/cnn_mac_muladd_8n3i2.vhd",
      "impl\/vhdl\/cnn_mac_muladd_8n4jc.vhd",
      "impl\/vhdl\/cnn_mul_mul_8ns_50iy.vhd",
      "impl\/vhdl\/cnn_mul_mul_8ns_51iI.vhd",
      "impl\/vhdl\/cnn_mux_63_8_1_1.vhd",
      "impl\/vhdl\/kernel.vhd",
      "impl\/vhdl\/kernel_l1_stripesbkb.vhd",
      "impl\/vhdl\/kernel_l1_stripesbkb_ram.vhd",
      "impl\/vhdl\/kernel_l2_stripestde.vhd",
      "impl\/vhdl\/kernel_l2_stripestde_ram.vhd",
      "impl\/vhdl\/regslice_core.vhd",
      "impl\/vhdl\/cnn.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/cnn_mac_muladd_5nThq.v",
      "impl\/verilog\/cnn_mac_muladd_5nUhA.v",
      "impl\/verilog\/cnn_mac_muladd_5nVhK.v",
      "impl\/verilog\/cnn_mac_muladd_5nXh4.v",
      "impl\/verilog\/cnn_mac_muladd_5nZio.v",
      "impl\/verilog\/cnn_mac_muladd_5sRg6.v",
      "impl\/verilog\/cnn_mac_muladd_5sShg.v",
      "impl\/verilog\/cnn_mac_muladd_5sWhU.v",
      "impl\/verilog\/cnn_mac_muladd_5sYie.v",
      "impl\/verilog\/cnn_mac_muladd_8n2iS.v",
      "impl\/verilog\/cnn_mac_muladd_8n3i2.v",
      "impl\/verilog\/cnn_mac_muladd_8n4jc.v",
      "impl\/verilog\/cnn_mul_mul_8ns_50iy.v",
      "impl\/verilog\/cnn_mul_mul_8ns_51iI.v",
      "impl\/verilog\/cnn_mux_63_8_1_1.v",
      "impl\/verilog\/kernel.v",
      "impl\/verilog\/kernel_l1_stripesbkb.v",
      "impl\/verilog\/kernel_l1_stripesbkb_ram.v",
      "impl\/verilog\/kernel_l2_stripestde.v",
      "impl\/verilog\/kernel_l2_stripestde_ram.v",
      "impl\/verilog\/regslice_core.v",
      "impl\/verilog\/cnn.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/mnt\/sdc3\/david\/projs\/pynq_ml\/cnn\/hls\/solution1\/.autopilot\/db\/cnn.design.xml",
    "DebugDir": "\/mnt\/sdc3\/david\/projs\/pynq_ml\/cnn\/hls\/solution1\/.debug",
    "ProtoInst": ["\/mnt\/sdc3\/david\/projs\/pynq_ml\/cnn\/hls\/solution1\/.debug\/cnn.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "in_r out_r",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "in_r": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "in_r",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "8"
        }
      },
      "port_width": {
        "TDATA": "64",
        "TKEEP": "8",
        "TLAST": "1",
        "TSTRB": "8"
      }
    },
    "out_r": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "out_r",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "128"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "16"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "16"
        }
      },
      "port_width": {
        "TDATA": "128",
        "TKEEP": "16",
        "TLAST": "1",
        "TSTRB": "16"
      }
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "in_r_TDATA": {
      "dir": "in",
      "width": "64"
    },
    "in_r_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_r_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "in_r_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_r_TKEEP": {
      "dir": "in",
      "width": "8"
    },
    "in_r_TSTRB": {
      "dir": "in",
      "width": "8"
    },
    "out_r_TDATA": {
      "dir": "out",
      "width": "128"
    },
    "out_r_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_r_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "out_r_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_r_TKEEP": {
      "dir": "out",
      "width": "16"
    },
    "out_r_TSTRB": {
      "dir": "out",
      "width": "16"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "cnn",
      "Instances": [{
          "ModuleName": "kernel",
          "InstanceName": "grp_kernel_fu_196"
        }]
    },
    "Info": {
      "kernel": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "cnn": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "kernel": {
        "Latency": {
          "LatencyBest": "35",
          "LatencyAvg": "35",
          "LatencyWorst": "35",
          "PipelineII": "27",
          "PipelineDepth": "36",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "10.283"
        },
        "Area": {
          "BRAM_18K": "42",
          "DSP48E": "36",
          "FF": "20732",
          "LUT": "37337",
          "URAM": "0"
        }
      },
      "cnn": {
        "Latency": {
          "LatencyBest": "37",
          "LatencyAvg": "37",
          "LatencyWorst": "37",
          "PipelineII": "36",
          "PipelineDepth": "38",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "10.283"
        },
        "Area": {
          "BRAM_18K": "42",
          "DSP48E": "36",
          "FF": "20770",
          "LUT": "37541",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "cnn",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-02-24 10:50:08 CET",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.1"
  }
}
