# XDC constraints for the Xilinx VCU1525 board
# part: xcvu9p-fsgd2104-2L-e

# General configuration
set_property CFGBVS GND [current_design]
set_property CONFIG_VOLTAGE 1.8 [current_design]
set_property BITSTREAM.GENERAL.COMPRESS true [current_design]
set_property BITSTREAM.CONFIG.EXTMASTERCCLK_EN DIV-1 [current_design]
set_property BITSTREAM.CONFIG.SPI_32BIT_ADDR YES [current_design]
set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 4 [current_design]
set_property BITSTREAM.CONFIG.SPI_FALL_EDGE YES [current_design]

# System clocks
# 300 MHz (DDR 0)
#set_property -dict {LOC AY37 IOSTANDARD LVDS} [get_ports clk_300mhz_0_p]
#set_property -dict {LOC AY38 IOSTANDARD LVDS} [get_ports clk_300mhz_0_n]
#create_clock -period 3.333 -name clk_300mhz_0 [get_ports clk_300mhz_0_p]

# 300 MHz (DDR 1)
#set_property -dict {LOC AW20 IOSTANDARD LVDS} [get_ports clk_300mhz_1_p]
#set_property -dict {LOC AW19 IOSTANDARD LVDS} [get_ports clk_300mhz_1_n]
#create_clock -period 3.333 -name clk_300mhz_1 [get_ports clk_300mhz_1_p]

# 300 MHz (DDR 2)
#set_property -dict {LOC F32  IOSTANDARD LVDS} [get_ports clk_300mhz_2_p]
#set_property -dict {LOC E32  IOSTANDARD LVDS} [get_ports clk_300mhz_2_n]
#create_clock -period 3.333 -name clk_300mhz_2 [get_ports clk_300mhz_2_p]

# 300 MHz (DDR 3)
#set_property -dict {LOC J16  IOSTANDARD LVDS} [get_ports clk_300mhz_3_p]
#set_property -dict {LOC H16  IOSTANDARD LVDS} [get_ports clk_300mhz_3_n]
#create_clock -period 3.333 -name clk_300mhz_3 [get_ports clk_300mhz_3_p]

# SI570 user clock
#set_property -dict {LOC AU19 IOSTANDARD LVDS} [get_ports clk_user_p]
#set_property -dict {LOC AV19 IOSTANDARD LVDS} [get_ports clk_user_n]
#create_clock -period 6.400 -name clk_user [get_ports clk_user_p]

# LEDs
set_property -dict {LOC BC21 IOSTANDARD LVCMOS12 SLEW SLOW DRIVE 8} [get_ports {led[0]}]
set_property -dict {LOC BB21 IOSTANDARD LVCMOS12 SLEW SLOW DRIVE 8} [get_ports {led[1]}]
set_property -dict {LOC BA20 IOSTANDARD LVCMOS12 SLEW SLOW DRIVE 8} [get_ports {led[2]}]

# Reset button
#set_property -dict {LOC AL20 IOSTANDARD LVCMOS12} [get_ports reset]

# DIP switches
set_property -dict {LOC AN22 IOSTANDARD LVCMOS12} [get_ports {sw[0]}]
set_property -dict {LOC AM19 IOSTANDARD LVCMOS12} [get_ports {sw[1]}]
set_property -dict {LOC AL19 IOSTANDARD LVCMOS12} [get_ports {sw[2]}]
set_property -dict {LOC AP20 IOSTANDARD LVCMOS12} [get_ports {sw[3]}]

# UART
#set_property -dict {LOC BB20 IOSTANDARD LVCMOS12} [get_ports uart_txd]
#set_property -dict {LOC BF18 IOSTANDARD LVCMOS12 SLEW SLOW DRIVE 8} [get_ports uart_rxd]

# QSFP28 Interfaces
set_property -dict {LOC N9} [get_ports qsfp0_tx1_p]
#set_property -dict {LOC N8  } [get_ports qsfp0_tx1_n] ;# MGTYTXN0_231 GTYE4_CHANNEL_X1Y48 / GTYE4_COMMON_X1Y12
set_property -dict {LOC N4} [get_ports qsfp0_rx1_p]
#set_property -dict {LOC N3  } [get_ports qsfp0_rx1_n] ;# MGTYRXN0_231 GTYE4_CHANNEL_X1Y48 / GTYE4_COMMON_X1Y12
set_property -dict {LOC M7} [get_ports qsfp0_tx2_p]
#set_property -dict {LOC M6  } [get_ports qsfp0_tx2_n] ;# MGTYTXN1_231 GTYE4_CHANNEL_X1Y49 / GTYE4_COMMON_X1Y12
set_property -dict {LOC M2} [get_ports qsfp0_rx2_p]
#set_property -dict {LOC M1  } [get_ports qsfp0_rx2_n] ;# MGTYRXN1_231 GTYE4_CHANNEL_X1Y49 / GTYE4_COMMON_X1Y12
set_property -dict {LOC L9} [get_ports qsfp0_tx3_p]
#set_property -dict {LOC L8  } [get_ports qsfp0_tx3_n] ;# MGTYTXN2_231 GTYE4_CHANNEL_X1Y50 / GTYE4_COMMON_X1Y12
set_property -dict {LOC L4} [get_ports qsfp0_rx3_p]
#set_property -dict {LOC L3  } [get_ports qsfp0_rx3_n] ;# MGTYRXN2_231 GTYE4_CHANNEL_X1Y50 / GTYE4_COMMON_X1Y12
set_property -dict {LOC K7} [get_ports qsfp0_tx4_p]
#set_property -dict {LOC K6  } [get_ports qsfp0_tx4_n] ;# MGTYTXN3_231 GTYE4_CHANNEL_X1Y51 / GTYE4_COMMON_X1Y12
set_property -dict {LOC K2} [get_ports qsfp0_rx4_p]
#set_property -dict {LOC K1  } [get_ports qsfp0_rx4_n] ;# MGTYRXN3_231 GTYE4_CHANNEL_X1Y51 / GTYE4_COMMON_X1Y12
#set_property -dict {LOC M11 } [get_ports qsfp0_mgt_refclk_0_p] ;# MGTREFCLK0P_231 from U14.4 via U43.13
#set_property -dict {LOC M10 } [get_ports qsfp0_mgt_refclk_0_n] ;# MGTREFCLK0N_231 from U14.5 via U43.14
set_property -dict {LOC K11} [get_ports qsfp0_mgt_refclk_1_p]
#set_property -dict {LOC K10 } [get_ports qsfp0_mgt_refclk_1_n] ;# MGTREFCLK1N_231 from U9.17
set_property -dict {LOC BE16 IOSTANDARD LVCMOS12} [get_ports qsfp0_modsell]
set_property -dict {LOC BE17 IOSTANDARD LVCMOS12} [get_ports qsfp0_resetl]
set_property -dict {LOC BE20 IOSTANDARD LVCMOS12} [get_ports qsfp0_modprsl]
set_property -dict {LOC BE21 IOSTANDARD LVCMOS12} [get_ports qsfp0_intl]
set_property -dict {LOC BD18 IOSTANDARD LVCMOS12} [get_ports qsfp0_lpmode]
set_property -dict {LOC AT22 IOSTANDARD LVCMOS12} [get_ports qsfp0_refclk_reset]
set_property -dict {LOC AT20 IOSTANDARD LVCMOS12} [get_ports {qsfp0_fs[0]}]
set_property -dict {LOC AU22 IOSTANDARD LVCMOS12} [get_ports {qsfp0_fs[1]}]

# 156.25 MHz MGT reference clock (from SI570)
#create_clock -period 6.400 -name qsfp0_mgt_refclk_0 [get_ports qsfp0_mgt_refclk_0_p]

# 156.25 MHz MGT reference clock (from SI5335, FS = 0b01)
#create_clock -period 6.400 -name qsfp0_mgt_refclk_1 [get_ports qsfp0_mgt_refclk_1_p]

# 161.1328125 MHz MGT reference clock (from SI5335, FS = 0b10)
#create_clock -period 6.206 -name qsfp0_mgt_refclk_1 [get_ports qsfp0_mgt_refclk_1_p]

set_property -dict {LOC U9} [get_ports qsfp1_tx1_p]
#set_property -dict {LOC U8  } [get_ports qsfp1_tx1_n] ;# MGTYTXN0_230 GTYE4_CHANNEL_X1Y44 / GTYE4_COMMON_X1Y11
set_property -dict {LOC U4} [get_ports qsfp1_rx1_p]
#set_property -dict {LOC U3  } [get_ports qsfp1_rx1_n] ;# MGTYRXN0_230 GTYE4_CHANNEL_X1Y44 / GTYE4_COMMON_X1Y11
set_property -dict {LOC T7} [get_ports qsfp1_tx2_p]
#set_property -dict {LOC T6  } [get_ports qsfp1_tx2_n] ;# MGTYTXN1_230 GTYE4_CHANNEL_X1Y45 / GTYE4_COMMON_X1Y11
set_property -dict {LOC T2} [get_ports qsfp1_rx2_p]
#set_property -dict {LOC T1  } [get_ports qsfp1_rx2_n] ;# MGTYRXN1_230 GTYE4_CHANNEL_X1Y45 / GTYE4_COMMON_X1Y11
set_property -dict {LOC R9} [get_ports qsfp1_tx3_p]
#set_property -dict {LOC R8  } [get_ports qsfp1_tx3_n] ;# MGTYTXN2_230 GTYE4_CHANNEL_X1Y46 / GTYE4_COMMON_X1Y11
set_property -dict {LOC R4} [get_ports qsfp1_rx3_p]
#set_property -dict {LOC R3  } [get_ports qsfp1_rx3_n] ;# MGTYRXN2_230 GTYE4_CHANNEL_X1Y46 / GTYE4_COMMON_X1Y11
set_property -dict {LOC P7} [get_ports qsfp1_tx4_p]
#set_property -dict {LOC P6  } [get_ports qsfp1_tx4_n] ;# MGTYTXN3_230 GTYE4_CHANNEL_X1Y47 / GTYE4_COMMON_X1Y11
set_property -dict {LOC P2} [get_ports qsfp1_rx4_p]
#set_property -dict {LOC P1  } [get_ports qsfp1_rx4_n] ;# MGTYRXN3_230 GTYE4_CHANNEL_X1Y47 / GTYE4_COMMON_X1Y11
#set_property -dict {LOC T11 } [get_ports qsfp1_mgt_refclk_0_p] ;# MGTREFCLK0P_230 from U14.4 via U43.15
#set_property -dict {LOC T10 } [get_ports qsfp1_mgt_refclk_0_n] ;# MGTREFCLK0N_230 from U14.5 via U43.16
set_property -dict {LOC P11} [get_ports qsfp1_mgt_refclk_1_p]
#set_property -dict {LOC P10 } [get_ports qsfp1_mgt_refclk_1_n] ;# MGTREFCLK1N_230 from U12.17
set_property -dict {LOC AY20 IOSTANDARD LVCMOS12} [get_ports qsfp1_modsell]
set_property -dict {LOC BC18 IOSTANDARD LVCMOS12} [get_ports qsfp1_resetl]
set_property -dict {LOC BC19 IOSTANDARD LVCMOS12} [get_ports qsfp1_modprsl]
set_property -dict {LOC AV21 IOSTANDARD LVCMOS12} [get_ports qsfp1_intl]
set_property -dict {LOC AV22 IOSTANDARD LVCMOS12} [get_ports qsfp1_lpmode]
set_property -dict {LOC AR21 IOSTANDARD LVCMOS12} [get_ports qsfp1_refclk_reset]
set_property -dict {LOC AR22 IOSTANDARD LVCMOS12} [get_ports {qsfp1_fs[0]}]
set_property -dict {LOC AU20 IOSTANDARD LVCMOS12} [get_ports {qsfp1_fs[1]}]

# 156.25 MHz MGT reference clock (from SI570)
#create_clock -period 6.400 -name qsfp1_mgt_refclk_0 [get_ports qsfp1_mgt_refclk_0_p]

# 156.25 MHz MGT reference clock (from SI5335, FS = 0b01)
#create_clock -period 6.400 -name qsfp1_mgt_refclk_1 [get_ports qsfp1_mgt_refclk_1_p]

# 161.1328125 MHz MGT reference clock (from SI5335, FS = 0b10)
#create_clock -period 6.206 -name qsfp1_mgt_refclk_1 [get_ports qsfp1_mgt_refclk_1_p]

# I2C interface
#set_property -dict {LOC BF19 IOSTANDARD LVCMOS12 SLEW SLOW DRIVE 8} [get_ports i2c_mux_reset]
set_property -dict {LOC BF20 IOSTANDARD LVCMOS12 SLEW SLOW DRIVE 8} [get_ports i2c_scl]
set_property -dict {LOC BF17 IOSTANDARD LVCMOS12 SLEW SLOW DRIVE 8} [get_ports i2c_sda]

# PCIe Interface
set_property -dict {LOC AF2} [get_ports {pcie_rx_p[0]}]
#set_property -dict {LOC AF1  } [get_ports {pcie_rx_n[0]}]  ;# MGTYRXN3_227 GTYE4_CHANNEL_X1Y35 / GTYE4_COMMON_X1Y8
set_property -dict {LOC AF7} [get_ports {pcie_tx_p[0]}]
#set_property -dict {LOC AF6  } [get_ports {pcie_tx_n[0]}]  ;# MGTYTXN3_227 GTYE4_CHANNEL_X1Y35 / GTYE4_COMMON_X1Y8
set_property -dict {LOC AG4} [get_ports {pcie_rx_p[1]}]
#set_property -dict {LOC AG3  } [get_ports {pcie_rx_n[1]}]  ;# MGTYRXN2_227 GTYE4_CHANNEL_X1Y34 / GTYE4_COMMON_X1Y8
set_property -dict {LOC AG9} [get_ports {pcie_tx_p[1]}]
#set_property -dict {LOC AG8  } [get_ports {pcie_tx_n[1]}]  ;# MGTYTXN2_227 GTYE4_CHANNEL_X1Y34 / GTYE4_COMMON_X1Y8
set_property -dict {LOC AH2} [get_ports {pcie_rx_p[2]}]
#set_property -dict {LOC AH1  } [get_ports {pcie_rx_n[2]}]  ;# MGTYRXN1_227 GTYE4_CHANNEL_X1Y33 / GTYE4_COMMON_X1Y8
set_property -dict {LOC AH7} [get_ports {pcie_tx_p[2]}]
#set_property -dict {LOC AH6  } [get_ports {pcie_tx_n[2]}]  ;# MGTYTXN1_227 GTYE4_CHANNEL_X1Y33 / GTYE4_COMMON_X1Y8
set_property -dict {LOC AJ4} [get_ports {pcie_rx_p[3]}]
#set_property -dict {LOC AJ3  } [get_ports {pcie_rx_n[3]}]  ;# MGTYRXN0_227 GTYE4_CHANNEL_X1Y32 / GTYE4_COMMON_X1Y8
set_property -dict {LOC AJ9} [get_ports {pcie_tx_p[3]}]
#set_property -dict {LOC AJ8  } [get_ports {pcie_tx_n[3]}]  ;# MGTYTXN0_227 GTYE4_CHANNEL_X1Y32 / GTYE4_COMMON_X1Y8
set_property -dict {LOC AK2} [get_ports {pcie_rx_p[4]}]
#set_property -dict {LOC AK1  } [get_ports {pcie_rx_n[4]}]  ;# MGTYRXN3_226 GTYE4_CHANNEL_X1Y31 / GTYE4_COMMON_X1Y7
set_property -dict {LOC AK7} [get_ports {pcie_tx_p[4]}]
#set_property -dict {LOC AK6  } [get_ports {pcie_tx_n[4]}]  ;# MGTYTXN3_226 GTYE4_CHANNEL_X1Y31 / GTYE4_COMMON_X1Y7
set_property -dict {LOC AL4} [get_ports {pcie_rx_p[5]}]
#set_property -dict {LOC AL3  } [get_ports {pcie_rx_n[5]}]  ;# MGTYRXN2_226 GTYE4_CHANNEL_X1Y30 / GTYE4_COMMON_X1Y7
set_property -dict {LOC AL9} [get_ports {pcie_tx_p[5]}]
#set_property -dict {LOC AL8  } [get_ports {pcie_tx_n[5]}]  ;# MGTYTXN2_226 GTYE4_CHANNEL_X1Y30 / GTYE4_COMMON_X1Y7
set_property -dict {LOC AM2} [get_ports {pcie_rx_p[6]}]
#set_property -dict {LOC AM1  } [get_ports {pcie_rx_n[6]}]  ;# MGTYRXN1_226 GTYE4_CHANNEL_X1Y29 / GTYE4_COMMON_X1Y7
set_property -dict {LOC AM7} [get_ports {pcie_tx_p[6]}]
#set_property -dict {LOC AM6  } [get_ports {pcie_tx_n[6]}]  ;# MGTYTXN1_226 GTYE4_CHANNEL_X1Y29 / GTYE4_COMMON_X1Y7
set_property -dict {LOC AN4} [get_ports {pcie_rx_p[7]}]
#set_property -dict {LOC AN3  } [get_ports {pcie_rx_n[7]}]  ;# MGTYRXN0_226 GTYE4_CHANNEL_X1Y28 / GTYE4_COMMON_X1Y7
set_property -dict {LOC AN9} [get_ports {pcie_tx_p[7]}]
#set_property -dict {LOC AN8  } [get_ports {pcie_tx_n[7]}]  ;# MGTYTXN0_226 GTYE4_CHANNEL_X1Y28 / GTYE4_COMMON_X1Y7
set_property -dict {LOC AP2} [get_ports {pcie_rx_p[8]}]
#set_property -dict {LOC AP1  } [get_ports {pcie_rx_n[8]}]  ;# MGTYRXN3_225 GTYE4_CHANNEL_X1Y27 / GTYE4_COMMON_X1Y6
set_property -dict {LOC AP7} [get_ports {pcie_tx_p[8]}]
#set_property -dict {LOC AP6  } [get_ports {pcie_tx_n[8]}]  ;# MGTYTXN3_225 GTYE4_CHANNEL_X1Y27 / GTYE4_COMMON_X1Y6
set_property -dict {LOC AR4} [get_ports {pcie_rx_p[9]}]
#set_property -dict {LOC AR3  } [get_ports {pcie_rx_n[9]}]  ;# MGTYRXN2_225 GTYE4_CHANNEL_X1Y26 / GTYE4_COMMON_X1Y6
set_property -dict {LOC AR9} [get_ports {pcie_tx_p[9]}]
#set_property -dict {LOC AR8  } [get_ports {pcie_tx_n[9]}]  ;# MGTYTXN2_225 GTYE4_CHANNEL_X1Y26 / GTYE4_COMMON_X1Y6
set_property -dict {LOC AT2} [get_ports {pcie_rx_p[10]}]
#set_property -dict {LOC AT1  } [get_ports {pcie_rx_n[10]}] ;# MGTYRXN1_225 GTYE4_CHANNEL_X1Y25 / GTYE4_COMMON_X1Y6
set_property -dict {LOC AT7} [get_ports {pcie_tx_p[10]}]
#set_property -dict {LOC AT6  } [get_ports {pcie_tx_n[10]}] ;# MGTYTXN1_225 GTYE4_CHANNEL_X1Y25 / GTYE4_COMMON_X1Y6
set_property -dict {LOC AU4} [get_ports {pcie_rx_p[11]}]
#set_property -dict {LOC AU3  } [get_ports {pcie_rx_n[11]}] ;# MGTYRXN0_225 GTYE4_CHANNEL_X1Y24 / GTYE4_COMMON_X1Y6
set_property -dict {LOC AU9} [get_ports {pcie_tx_p[11]}]
#set_property -dict {LOC AU8  } [get_ports {pcie_tx_n[11]}] ;# MGTYTXN0_225 GTYE4_CHANNEL_X1Y24 / GTYE4_COMMON_X1Y6
set_property -dict {LOC AV2} [get_ports {pcie_rx_p[12]}]
#set_property -dict {LOC AV1  } [get_ports {pcie_rx_n[12]}] ;# MGTYRXN3_224 GTYE4_CHANNEL_X1Y23 / GTYE4_COMMON_X1Y5
set_property -dict {LOC AV7} [get_ports {pcie_tx_p[12]}]
#set_property -dict {LOC AV6  } [get_ports {pcie_tx_n[12]}] ;# MGTYTXN3_224 GTYE4_CHANNEL_X1Y23 / GTYE4_COMMON_X1Y5
set_property -dict {LOC AW4} [get_ports {pcie_rx_p[13]}]
#set_property -dict {LOC AW3  } [get_ports {pcie_rx_n[13]}] ;# MGTYRXN2_224 GTYE4_CHANNEL_X1Y22 / GTYE4_COMMON_X1Y5
set_property -dict {LOC BB5} [get_ports {pcie_tx_p[13]}]
#set_property -dict {LOC BB4  } [get_ports {pcie_tx_n[13]}] ;# MGTYTXN2_224 GTYE4_CHANNEL_X1Y22 / GTYE4_COMMON_X1Y5
set_property -dict {LOC BA2} [get_ports {pcie_rx_p[14]}]
#set_property -dict {LOC BA1  } [get_ports {pcie_rx_n[14]}] ;# MGTYRXN1_224 GTYE4_CHANNEL_X1Y21 / GTYE4_COMMON_X1Y5
set_property -dict {LOC BD5} [get_ports {pcie_tx_p[14]}]
#set_property -dict {LOC BD4  } [get_ports {pcie_tx_n[14]}] ;# MGTYTXN1_224 GTYE4_CHANNEL_X1Y21 / GTYE4_COMMON_X1Y5
set_property -dict {LOC BC2} [get_ports {pcie_rx_p[15]}]
#set_property -dict {LOC BC1  } [get_ports {pcie_rx_n[15]}] ;# MGTYRXN0_224 GTYE4_CHANNEL_X1Y20 / GTYE4_COMMON_X1Y5
set_property -dict {LOC BF5} [get_ports {pcie_tx_p[15]}]
#set_property -dict {LOC BF4  } [get_ports {pcie_tx_n[15]}] ;# MGTYTXN0_224 GTYE4_CHANNEL_X1Y20 / GTYE4_COMMON_X1Y5
set_property -dict {LOC AM11} [get_ports pcie_refclk_p]
#set_property -dict {LOC AM10 } [get_ports pcie_refclk_n] ;# MGTREFCLK0N_226
set_property PACKAGE_PIN BD21 [get_ports pcie_reset_n]
set_property IOSTANDARD LVCMOS12 [get_ports pcie_reset_n]
set_property PULLUP true [get_ports pcie_reset_n]

# 100 MHz MGT reference clock
create_clock -period 10.000 -name pcie_mgt_refclk_1 [get_ports pcie_refclk_p]


create_pblock pblock_1
add_cells_to_pblock [get_pblocks pblock_1] [get_cells -quiet [list {core_inst/riscv_cores[0].pr_wrapper}]]
resize_pblock [get_pblocks pblock_1] -add {SLICE_X13Y0:SLICE_X41Y119}
resize_pblock [get_pblocks pblock_1] -add {DSP48E2_X1Y0:DSP48E2_X5Y47}
resize_pblock [get_pblocks pblock_1] -add {RAMB18_X1Y0:RAMB18_X2Y47}
resize_pblock [get_pblocks pblock_1] -add {RAMB36_X1Y0:RAMB36_X2Y23}
resize_pblock [get_pblocks pblock_1] -add {URAM288_X0Y0:URAM288_X0Y31}
set_property SNAPPING_MODE ON [get_pblocks pblock_1]
create_pblock pblock_2
add_cells_to_pblock [get_pblocks pblock_2] [get_cells -quiet [list {core_inst/riscv_cores[1].pr_wrapper}]]
resize_pblock [get_pblocks pblock_2] -add {SLICE_X49Y0:SLICE_X79Y119}
resize_pblock [get_pblocks pblock_2] -add {DSP48E2_X7Y0:DSP48E2_X8Y47}
resize_pblock [get_pblocks pblock_2] -add {RAMB18_X4Y0:RAMB18_X4Y47}
resize_pblock [get_pblocks pblock_2] -add {RAMB36_X4Y0:RAMB36_X4Y23}
resize_pblock [get_pblocks pblock_2] -add {URAM288_X1Y0:URAM288_X1Y31}
set_property SNAPPING_MODE ON [get_pblocks pblock_2]
create_pblock pblock_3
add_cells_to_pblock [get_pblocks pblock_3] [get_cells -quiet [list {core_inst/riscv_cores[2].pr_wrapper}]]
resize_pblock [get_pblocks pblock_3] -add {SLICE_X85Y0:SLICE_X114Y119}
resize_pblock [get_pblocks pblock_3] -add {DSP48E2_X10Y0:DSP48E2_X13Y47}
resize_pblock [get_pblocks pblock_3] -add {RAMB18_X6Y0:RAMB18_X7Y47}
resize_pblock [get_pblocks pblock_3] -add {RAMB36_X6Y0:RAMB36_X7Y23}
resize_pblock [get_pblocks pblock_3] -add {URAM288_X2Y0:URAM288_X2Y31}
set_property SNAPPING_MODE ON [get_pblocks pblock_3]
create_pblock pblock_4
add_cells_to_pblock [get_pblocks pblock_4] [get_cells -quiet [list {core_inst/riscv_cores[3].pr_wrapper}]]
resize_pblock [get_pblocks pblock_4] -add {SLICE_X121Y0:SLICE_X149Y119}
resize_pblock [get_pblocks pblock_4] -add {DSP48E2_X15Y0:DSP48E2_X16Y47}
resize_pblock [get_pblocks pblock_4] -add {RAMB18_X9Y0:RAMB18_X9Y47}
resize_pblock [get_pblocks pblock_4] -add {RAMB36_X9Y0:RAMB36_X9Y23}
resize_pblock [get_pblocks pblock_4] -add {URAM288_X3Y0:URAM288_X3Y31}
set_property SNAPPING_MODE ON [get_pblocks pblock_4]
create_pblock pblock_5
add_cells_to_pblock [get_pblocks pblock_5] [get_cells -quiet [list {core_inst/riscv_cores[4].pr_wrapper}]]
resize_pblock [get_pblocks pblock_5] -add {SLICE_X13Y150:SLICE_X41Y269}
resize_pblock [get_pblocks pblock_5] -add {DSP48E2_X1Y60:DSP48E2_X5Y107}
resize_pblock [get_pblocks pblock_5] -add {RAMB18_X1Y60:RAMB18_X2Y107}
resize_pblock [get_pblocks pblock_5] -add {RAMB36_X1Y30:RAMB36_X2Y53}
resize_pblock [get_pblocks pblock_5] -add {URAM288_X0Y40:URAM288_X0Y71}
set_property SNAPPING_MODE ON [get_pblocks pblock_5]
create_pblock pblock_6
add_cells_to_pblock [get_pblocks pblock_6] [get_cells -quiet [list {core_inst/riscv_cores[5].pr_wrapper}]]
resize_pblock [get_pblocks pblock_6] -add {SLICE_X50Y150:SLICE_X79Y269}
resize_pblock [get_pblocks pblock_6] -add {DSP48E2_X7Y60:DSP48E2_X8Y107}
resize_pblock [get_pblocks pblock_6] -add {RAMB18_X4Y60:RAMB18_X4Y107}
resize_pblock [get_pblocks pblock_6] -add {RAMB36_X4Y30:RAMB36_X4Y53}
resize_pblock [get_pblocks pblock_6] -add {URAM288_X1Y40:URAM288_X1Y71}
set_property SNAPPING_MODE ON [get_pblocks pblock_6]
create_pblock pblock_7
add_cells_to_pblock [get_pblocks pblock_7] [get_cells -quiet [list {core_inst/riscv_cores[6].pr_wrapper}]]
resize_pblock [get_pblocks pblock_7] -add {SLICE_X85Y150:SLICE_X114Y269}
resize_pblock [get_pblocks pblock_7] -add {DSP48E2_X10Y60:DSP48E2_X13Y107}
resize_pblock [get_pblocks pblock_7] -add {RAMB18_X6Y60:RAMB18_X7Y107}
resize_pblock [get_pblocks pblock_7] -add {RAMB36_X6Y30:RAMB36_X7Y53}
resize_pblock [get_pblocks pblock_7] -add {URAM288_X2Y40:URAM288_X2Y71}
set_property SNAPPING_MODE ON [get_pblocks pblock_7]
create_pblock pblock_8
add_cells_to_pblock [get_pblocks pblock_8] [get_cells -quiet [list {core_inst/riscv_cores[7].pr_wrapper}]]
resize_pblock [get_pblocks pblock_8] -add {SLICE_X121Y150:SLICE_X149Y269}
resize_pblock [get_pblocks pblock_8] -add {DSP48E2_X15Y60:DSP48E2_X16Y107}
resize_pblock [get_pblocks pblock_8] -add {RAMB18_X9Y60:RAMB18_X9Y107}
resize_pblock [get_pblocks pblock_8] -add {RAMB36_X9Y30:RAMB36_X9Y53}
resize_pblock [get_pblocks pblock_8] -add {URAM288_X3Y40:URAM288_X3Y71}
set_property SNAPPING_MODE ON [get_pblocks pblock_8]
create_pblock pblock_9
add_cells_to_pblock [get_pblocks pblock_9] [get_cells -quiet [list {core_inst/riscv_cores[8].pr_wrapper}]]
resize_pblock [get_pblocks pblock_9] -add {SLICE_X21Y630:SLICE_X48Y749}
resize_pblock [get_pblocks pblock_9] -add {DSP48E2_X2Y252:DSP48E2_X6Y299}
resize_pblock [get_pblocks pblock_9] -add {RAMB18_X2Y252:RAMB18_X2Y299}
resize_pblock [get_pblocks pblock_9] -add {RAMB36_X2Y126:RAMB36_X2Y149}
resize_pblock [get_pblocks pblock_9] -add {URAM288_X0Y168:URAM288_X0Y199}
set_property SNAPPING_MODE ON [get_pblocks pblock_9]
create_pblock pblock_10
add_cells_to_pblock [get_pblocks pblock_10] [get_cells -quiet [list {core_inst/riscv_cores[9].pr_wrapper}]]
resize_pblock [get_pblocks pblock_10] -add {SLICE_X53Y630:SLICE_X82Y749}
resize_pblock [get_pblocks pblock_10] -add {DSP48E2_X8Y252:DSP48E2_X9Y299}
resize_pblock [get_pblocks pblock_10] -add {RAMB18_X4Y252:RAMB18_X4Y299}
resize_pblock [get_pblocks pblock_10] -add {RAMB36_X4Y126:RAMB36_X4Y149}
resize_pblock [get_pblocks pblock_10] -add {URAM288_X1Y168:URAM288_X1Y199}
set_property SNAPPING_MODE ON [get_pblocks pblock_10]
create_pblock pblock_11
add_cells_to_pblock [get_pblocks pblock_11] [get_cells -quiet [list {core_inst/riscv_cores[10].pr_wrapper}]]
resize_pblock [get_pblocks pblock_11] -add {SLICE_X87Y630:SLICE_X115Y749}
resize_pblock [get_pblocks pblock_11] -add {DSP48E2_X10Y252:DSP48E2_X13Y299}
resize_pblock [get_pblocks pblock_11] -add {RAMB18_X7Y252:RAMB18_X8Y299}
resize_pblock [get_pblocks pblock_11] -add {RAMB36_X7Y126:RAMB36_X8Y149}
resize_pblock [get_pblocks pblock_11] -add {URAM288_X2Y168:URAM288_X2Y199}
set_property SNAPPING_MODE ON [get_pblocks pblock_11]
create_pblock pblock_12
add_cells_to_pblock [get_pblocks pblock_12] [get_cells -quiet [list {core_inst/riscv_cores[11].pr_wrapper}]]
resize_pblock [get_pblocks pblock_12] -add {SLICE_X121Y630:SLICE_X149Y749}
resize_pblock [get_pblocks pblock_12] -add {DSP48E2_X15Y252:DSP48E2_X16Y299}
resize_pblock [get_pblocks pblock_12] -add {RAMB18_X9Y252:RAMB18_X9Y299}
resize_pblock [get_pblocks pblock_12] -add {RAMB36_X9Y126:RAMB36_X9Y149}
resize_pblock [get_pblocks pblock_12] -add {URAM288_X3Y168:URAM288_X3Y199}
set_property SNAPPING_MODE ON [get_pblocks pblock_12]
create_pblock pblock_13
add_cells_to_pblock [get_pblocks pblock_13] [get_cells -quiet [list {core_inst/riscv_cores[12].pr_wrapper}]]
resize_pblock [get_pblocks pblock_13] -add {SLICE_X21Y780:SLICE_X48Y899}
resize_pblock [get_pblocks pblock_13] -add {DSP48E2_X2Y312:DSP48E2_X6Y359}
resize_pblock [get_pblocks pblock_13] -add {RAMB18_X2Y312:RAMB18_X2Y359}
resize_pblock [get_pblocks pblock_13] -add {RAMB36_X2Y156:RAMB36_X2Y179}
resize_pblock [get_pblocks pblock_13] -add {URAM288_X0Y208:URAM288_X0Y239}
set_property SNAPPING_MODE ON [get_pblocks pblock_13]
create_pblock pblock_14
add_cells_to_pblock [get_pblocks pblock_14] [get_cells -quiet [list {core_inst/riscv_cores[13].pr_wrapper}]]
resize_pblock [get_pblocks pblock_14] -add {SLICE_X53Y780:SLICE_X82Y899}
resize_pblock [get_pblocks pblock_14] -add {DSP48E2_X8Y312:DSP48E2_X9Y359}
resize_pblock [get_pblocks pblock_14] -add {RAMB18_X4Y312:RAMB18_X4Y359}
resize_pblock [get_pblocks pblock_14] -add {RAMB36_X4Y156:RAMB36_X4Y179}
resize_pblock [get_pblocks pblock_14] -add {URAM288_X1Y208:URAM288_X1Y239}
set_property SNAPPING_MODE ON [get_pblocks pblock_14]
create_pblock pblock_15
add_cells_to_pblock [get_pblocks pblock_15] [get_cells -quiet [list {core_inst/riscv_cores[14].pr_wrapper}]]
resize_pblock [get_pblocks pblock_15] -add {SLICE_X87Y780:SLICE_X115Y899}
resize_pblock [get_pblocks pblock_15] -add {DSP48E2_X10Y312:DSP48E2_X13Y359}
resize_pblock [get_pblocks pblock_15] -add {RAMB18_X7Y312:RAMB18_X8Y359}
resize_pblock [get_pblocks pblock_15] -add {RAMB36_X7Y156:RAMB36_X8Y179}
resize_pblock [get_pblocks pblock_15] -add {URAM288_X2Y208:URAM288_X2Y239}
set_property SNAPPING_MODE ON [get_pblocks pblock_15]
create_pblock pblock_16
add_cells_to_pblock [get_pblocks pblock_16] [get_cells -quiet [list {core_inst/riscv_cores[15].pr_wrapper}]]
resize_pblock [get_pblocks pblock_16] -add {SLICE_X121Y780:SLICE_X149Y899}
resize_pblock [get_pblocks pblock_16] -add {DSP48E2_X15Y312:DSP48E2_X16Y359}
resize_pblock [get_pblocks pblock_16] -add {RAMB18_X9Y312:RAMB18_X9Y359}
resize_pblock [get_pblocks pblock_16] -add {RAMB36_X9Y156:RAMB36_X9Y179}
resize_pblock [get_pblocks pblock_16] -add {URAM288_X3Y208:URAM288_X3Y239}
set_property SNAPPING_MODE ON [get_pblocks pblock_16]


create_pblock pblock_17
add_cells_to_pblock [get_pblocks pblock_17] [get_cells -quiet [list {core_inst/riscv_cores[0].core_wrapper}]]
resize_pblock [get_pblocks pblock_17] -add {SLICE_X13Y120:SLICE_X41Y134}
resize_pblock [get_pblocks pblock_17] -add {RAMB18_X1Y48:RAMB18_X2Y53}
resize_pblock [get_pblocks pblock_17] -add {RAMB36_X1Y24:RAMB36_X2Y26}
create_pblock pblock_18
add_cells_to_pblock [get_pblocks pblock_18] [get_cells -quiet [list {core_inst/riscv_cores[1].core_wrapper}]]
resize_pblock [get_pblocks pblock_18] -add {SLICE_X49Y120:SLICE_X79Y134}
resize_pblock [get_pblocks pblock_18] -add {RAMB18_X4Y48:RAMB18_X4Y53}
resize_pblock [get_pblocks pblock_18] -add {RAMB36_X4Y24:RAMB36_X4Y26}
create_pblock pblock_19
add_cells_to_pblock [get_pblocks pblock_19] [get_cells -quiet [list {core_inst/riscv_cores[2].core_wrapper}]]
resize_pblock [get_pblocks pblock_19] -add {SLICE_X85Y120:SLICE_X114Y134}
resize_pblock [get_pblocks pblock_19] -add {RAMB18_X6Y48:RAMB18_X7Y53}
resize_pblock [get_pblocks pblock_19] -add {RAMB36_X6Y24:RAMB36_X7Y26}
create_pblock pblock_20
add_cells_to_pblock [get_pblocks pblock_20] [get_cells -quiet [list {core_inst/riscv_cores[3].core_wrapper}]]
resize_pblock [get_pblocks pblock_20] -add {SLICE_X121Y120:SLICE_X149Y134}
resize_pblock [get_pblocks pblock_20] -add {RAMB18_X9Y48:RAMB18_X9Y53}
resize_pblock [get_pblocks pblock_20] -add {RAMB36_X9Y24:RAMB36_X9Y26}
create_pblock pblock_21
add_cells_to_pblock [get_pblocks pblock_21] [get_cells -quiet [list {core_inst/riscv_cores[4].core_wrapper}]]
resize_pblock [get_pblocks pblock_21] -add {SLICE_X13Y270:SLICE_X41Y284}
resize_pblock [get_pblocks pblock_21] -add {RAMB18_X1Y108:RAMB18_X2Y113}
resize_pblock [get_pblocks pblock_21] -add {RAMB36_X1Y54:RAMB36_X2Y56}
create_pblock pblock_22
add_cells_to_pblock [get_pblocks pblock_22] [get_cells -quiet [list {core_inst/riscv_cores[5].core_wrapper}]]
resize_pblock [get_pblocks pblock_22] -add {SLICE_X50Y270:SLICE_X79Y284}
resize_pblock [get_pblocks pblock_22] -add {RAMB18_X4Y108:RAMB18_X4Y113}
resize_pblock [get_pblocks pblock_22] -add {RAMB36_X4Y54:RAMB36_X4Y56}
create_pblock pblock_23
add_cells_to_pblock [get_pblocks pblock_23] [get_cells -quiet [list {core_inst/riscv_cores[6].core_wrapper}]]
resize_pblock [get_pblocks pblock_23] -add {SLICE_X85Y270:SLICE_X114Y284}
resize_pblock [get_pblocks pblock_23] -add {RAMB18_X6Y108:RAMB18_X7Y113}
resize_pblock [get_pblocks pblock_23] -add {RAMB36_X6Y54:RAMB36_X7Y56}
create_pblock pblock_24
add_cells_to_pblock [get_pblocks pblock_24] [get_cells -quiet [list {core_inst/riscv_cores[7].core_wrapper}]]
resize_pblock [get_pblocks pblock_24] -add {SLICE_X121Y270:SLICE_X149Y284}
resize_pblock [get_pblocks pblock_24] -add {RAMB18_X9Y108:RAMB18_X9Y113}
resize_pblock [get_pblocks pblock_24] -add {RAMB36_X9Y54:RAMB36_X9Y56}
create_pblock pblock_25
add_cells_to_pblock [get_pblocks pblock_25] [get_cells -quiet [list {core_inst/riscv_cores[8].core_wrapper}]]
resize_pblock [get_pblocks pblock_25] -add {SLICE_X21Y615:SLICE_X48Y629}
resize_pblock [get_pblocks pblock_25] -add {RAMB18_X2Y246:RAMB18_X2Y251}
resize_pblock [get_pblocks pblock_25] -add {RAMB36_X2Y123:RAMB36_X2Y125}
create_pblock pblock_26
add_cells_to_pblock [get_pblocks pblock_26] [get_cells -quiet [list {core_inst/riscv_cores[9].core_wrapper}]]
resize_pblock [get_pblocks pblock_26] -add {SLICE_X53Y615:SLICE_X82Y629}
resize_pblock [get_pblocks pblock_26] -add {RAMB18_X4Y246:RAMB18_X4Y251}
resize_pblock [get_pblocks pblock_26] -add {RAMB36_X4Y123:RAMB36_X4Y125}
create_pblock pblock_27
add_cells_to_pblock [get_pblocks pblock_27] [get_cells -quiet [list {core_inst/riscv_cores[10].core_wrapper}]]
resize_pblock [get_pblocks pblock_27] -add {SLICE_X87Y615:SLICE_X115Y629}
resize_pblock [get_pblocks pblock_27] -add {RAMB18_X7Y246:RAMB18_X8Y251}
resize_pblock [get_pblocks pblock_27] -add {RAMB36_X7Y123:RAMB36_X8Y125}
create_pblock pblock_28
add_cells_to_pblock [get_pblocks pblock_28] [get_cells -quiet [list {core_inst/riscv_cores[11].core_wrapper}]]
resize_pblock [get_pblocks pblock_28] -add {SLICE_X121Y615:SLICE_X149Y629}
resize_pblock [get_pblocks pblock_28] -add {RAMB18_X9Y246:RAMB18_X9Y251}
resize_pblock [get_pblocks pblock_28] -add {RAMB36_X9Y123:RAMB36_X9Y125}
create_pblock pblock_29
add_cells_to_pblock [get_pblocks pblock_29] [get_cells -quiet [list {core_inst/riscv_cores[12].core_wrapper}]]
resize_pblock [get_pblocks pblock_29] -add {SLICE_X21Y765:SLICE_X48Y779}
resize_pblock [get_pblocks pblock_29] -add {RAMB18_X2Y306:RAMB18_X2Y311}
resize_pblock [get_pblocks pblock_29] -add {RAMB36_X2Y153:RAMB36_X2Y155}
create_pblock pblock_30
add_cells_to_pblock [get_pblocks pblock_30] [get_cells -quiet [list {core_inst/riscv_cores[13].core_wrapper}]]
resize_pblock [get_pblocks pblock_30] -add {SLICE_X53Y765:SLICE_X82Y779}
resize_pblock [get_pblocks pblock_30] -add {RAMB18_X4Y306:RAMB18_X4Y311}
resize_pblock [get_pblocks pblock_30] -add {RAMB36_X4Y153:RAMB36_X4Y155}
create_pblock pblock_31
add_cells_to_pblock [get_pblocks pblock_31] [get_cells -quiet [list {core_inst/riscv_cores[14].core_wrapper}]]
resize_pblock [get_pblocks pblock_31] -add {SLICE_X87Y765:SLICE_X115Y779}
resize_pblock [get_pblocks pblock_31] -add {RAMB18_X7Y306:RAMB18_X8Y311}
resize_pblock [get_pblocks pblock_31] -add {RAMB36_X7Y153:RAMB36_X8Y155}
create_pblock pblock_32
add_cells_to_pblock [get_pblocks pblock_32] [get_cells -quiet [list {core_inst/riscv_cores[15].core_wrapper}]]
resize_pblock [get_pblocks pblock_32] -add {SLICE_X121Y765:SLICE_X149Y779}
resize_pblock [get_pblocks pblock_32] -add {RAMB18_X9Y306:RAMB18_X9Y311}
resize_pblock [get_pblocks pblock_32] -add {RAMB36_X9Y153:RAMB36_X9Y155}

create_pblock pblock_33
add_cells_to_pblock [get_pblocks pblock_33] [get_cells -quiet [list {core_inst/MAC_async_FIFO[0].mac_rx_fifo_inst} {core_inst/MAC_async_FIFO[0].mac_tx_fifo_inst} {core_inst/MAC_async_FIFO[1].mac_rx_fifo_inst} {core_inst/MAC_async_FIFO[1].mac_tx_fifo_inst}]]
resize_pblock [get_pblocks pblock_33] -add {SLICE_X0Y600:SLICE_X16Y899}
resize_pblock [get_pblocks pblock_33] -add {CMACE4_X0Y7:CMACE4_X0Y8}
resize_pblock [get_pblocks pblock_33] -add {LAGUNA_X0Y480:LAGUNA_X1Y719}
resize_pblock [get_pblocks pblock_33] -add {RAMB18_X0Y240:RAMB18_X1Y359}
resize_pblock [get_pblocks pblock_33] -add {RAMB36_X0Y120:RAMB36_X1Y179}

create_pblock pblock_34
add_cells_to_pblock [get_pblocks pblock_34] [get_cells -quiet [list core_inst/cores_to_broadcaster/shrink.axis_switch_2lvl_shrink_inst/last_level_arbiter.sw_lvl2 core_inst/ctrl_in_sw/grow.axis_switch_2lvl_grow_inst/sw_lvl1 core_inst/ctrl_out_sw/shrink.axis_switch_2lvl_shrink_inst/last_level_arbiter.sw_lvl2 core_inst/data_in_sw/grow.axis_switch_2lvl_grow_inst/sw_lvl1 core_inst/data_out_sw/shrink.axis_switch_2lvl_shrink_inst/last_level_sw.sw_lvl2 core_inst/dram_ctrl_in_sw/grow.axis_switch_2lvl_grow_inst/sw_lvl1 core_inst/dram_ctrl_out_sw/shrink.axis_switch_2lvl_shrink_inst/last_level_arbiter.sw_lvl2 core_inst/loopback_msg_fifo_inst core_inst/pcie_controller_inst core_inst/scheduler pcie4_uscale_plus_inst pcie_us_cfg_inst pcie_us_msi_inst]]
resize_pblock [get_pblocks pblock_34] -add {SLR1}
# resize_pblock [get_pblocks pblock_34] -add {CLOCKREGION_X0Y5:CLOCKREGION_X5Y9}



set_property LOCK_PINS {I0:A1 I1:A2 I2:A3 I3:A4 I4:A5} [get_cells {core_inst/riscv_cores[10].core_wrapper/axis_dma_inst/FSM_sequential_state[1]_i_3__21}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A3 I3:A4 I4:A5 I5:A6} [get_cells {core_inst/riscv_cores[10].core_wrapper/axis_dma_inst/alligned_rd_addr[21]_i_3__9}]
set_property LOCK_PINS {I0:A5 I1:A6} [get_cells {core_inst/riscv_cores[10].core_wrapper/axis_dma_inst/extra_cycle_r_i_1__9}]
set_property LOCK_PINS {I0:A5 I1:A1 I2:A2 I3:A3 I4:A4} [get_cells {core_inst/riscv_cores[10].core_wrapper/axis_dma_inst/wr_data_en_i_1__9}]
set_property LOCK_PINS {I0:A2 I1:A1 I2:A4} [get_cells {core_inst/riscv_cores[10].core_wrapper/axis_dma_inst/wr_first_pkt_i_1__9}]
set_property LOCK_PINS {I0:A4 I1:A5 I2:A6 I3:A1 I4:A2 I5:A3} [get_cells {core_inst/riscv_cores[10].core_wrapper/axis_dma_inst/wr_strb_1[15]_i_2__9}]
set_property LOCK_PINS {I0:A1 I1:A4 I2:A3 I3:A2 I4:A5} [get_cells {core_inst/riscv_cores[10].core_wrapper/dram_loopback_hdr/read_reg_1[127]_i_1__9}]
set_property LOCK_PINS {I0:A6 I1:A1 I2:A2 I3:A3 I4:A4 I5:A5} [get_cells {core_inst/riscv_cores[10].core_wrapper/normal_ctrl_send_fifo.send_ctrl_fifo/sync_fifo_inst/i___10_i_1__9}]
set_property LOCK_PINS {I0:A5 I1:A6} [get_cells {core_inst/riscv_cores[10].core_wrapper/normal_recv_data_fifo.recvd_data_fifo/sync_fifo_inst/m_axis_reg[63]_i_1__29}]
set_property LOCK_PINS {I0:A4 I1:A5 I2:A6} [get_cells {core_inst/riscv_cores[10].core_wrapper/normal_recv_data_fifo.recvd_data_fifo/sync_fifo_inst/m_axis_tvalid_reg_i_1__163}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A6 I3:A3 I4:A4 I5:A5} [get_cells {core_inst/riscv_cores[10].core_wrapper/normal_recv_data_fifo.recvd_data_fifo/sync_fifo_inst/mem_read_data_valid_reg_i_1__63}]
set_property LOCK_PINS {I0:A1 I1:A4 I2:A2 I3:A5 I4:A3} [get_cells {core_inst/riscv_cores[10].core_wrapper/normal_send_data_fifo.send_data_fifo/sync_fifo_inst/i___7_i_1__9}]
set_property LOCK_PINS {I0:A3 I1:A5 I2:A2 I3:A4 I4:A1} [get_cells {core_inst/riscv_cores[10].core_wrapper/normal_send_data_fifo.send_data_fifo/sync_fifo_inst/wr_addr_reg[0]_i_1__83}]
set_property LOCK_PINS {I0:A6 I1:A1 I2:A2 I3:A3 I4:A4 I5:A5} [get_cells {core_inst/riscv_cores[10].core_wrapper/normal_dram_ctrl_send_fifo.send_dram_ctrl_fifo/sync_fifo_inst/mem_reg_0_15_0_13_i_1__48}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A3 I3:A4 I4:A5 I5:A6} [get_cells {core_inst/riscv_cores[10].core_wrapper/normal_dram_ctrl_send_fifo.send_dram_ctrl_fifo/sync_fifo_inst/wr_addr_reg[3]_i_2__22}]
set_property LOCK_PINS {I0:A6 I1:A1 I2:A2 I3:A3 I4:A4 I5:A5} [get_cells {core_inst/riscv_cores[10].core_wrapper/normal_dram_send_fifo.dram_send_fifo/sync_fifo_inst/mem_reg_0_15_0_13_i_1__47}]
set_property LOCK_PINS {I0:A6 I1:A2 I2:A5 I3:A3 I4:A4} [get_cells {core_inst/riscv_cores[10].core_wrapper/normal_dram_send_fifo.dram_send_fifo/sync_fifo_inst/wr_addr_reg[0]_i_1__85}]
set_property LOCK_PINS {I0:A1 I1:A5 I2:A2 I3:A6 I4:A3 I5:A4} [get_cells {core_inst/riscv_cores[10].core_wrapper/normal_dram_send_fifo.dram_send_fifo/sync_fifo_inst/wr_addr_reg[1]_i_1__54}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A3 I3:A4 I4:A5 I5:A6} [get_cells {core_inst/riscv_cores[10].core_wrapper/normal_dram_send_fifo.dram_send_fifo/sync_fifo_inst/wr_addr_reg[3]_i_2__21}]
set_property LOCK_PINS {I0:A1 I1:A5 I2:A2 I3:A6 I4:A3 I5:A4} [get_cells {core_inst/riscv_cores[10].core_wrapper/normal_dram_send_fifo.dram_send_fifo/sync_fifo_inst/wr_ptr_reg[4]_i_2__30}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A3 I3:A4 I4:A6 I5:A5} [get_cells {core_inst/riscv_cores[10].core_wrapper/core_msg_out_fifo/sync_fifo_inst/mem_reg_0_15_0_13_i_1__50}]
set_property LOCK_PINS {I0:A6 I1:A4 I2:A5} [get_cells {core_inst/riscv_cores[10].core_wrapper/core_msg_out_fifo/sync_fifo_inst/wr_addr_reg[0]_i_1__87}]
set_property LOCK_PINS {I0:A2 I1:A5 I2:A3 I3:A4} [get_cells {core_inst/riscv_cores[10].core_wrapper/core_msg_out_fifo/sync_fifo_inst/wr_addr_reg[1]_i_1__56}]
set_property LOCK_PINS {I0:A4 I1:A3 I2:A5 I3:A2 I4:A1} [get_cells {core_inst/riscv_cores[10].core_wrapper/core_msg_out_fifo/sync_fifo_inst/wr_addr_reg[2]_i_1__65}]
set_property LOCK_PINS {I0:A1 I1:A6 I2:A2 I3:A3 I4:A4 I5:A5} [get_cells {core_inst/riscv_cores[10].core_wrapper/core_msg_out_fifo/sync_fifo_inst/wr_addr_reg[3]_i_1__53}]
set_property LOCK_PINS {I0:A1 I1:A6 I2:A2 I3:A3 I4:A4 I5:A5} [get_cells {core_inst/riscv_cores[10].core_wrapper/core_msg_out_fifo/sync_fifo_inst/wr_ptr_reg[4]_i_2__32}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A3 I3:A4 I4:A5 I5:A6} [get_cells {core_inst/riscv_cores[10].core_wrapper/i_}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A3 I3:A4 I4:A5 I5:A6} [get_cells {core_inst/riscv_cores[10].core_wrapper/i___6}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A3 I3:A4 I4:A5 I5:A6} [get_cells {core_inst/riscv_cores[10].core_wrapper/i___9}]
set_property LOCK_PINS {I0:A5 I1:A2 I2:A3 I3:A6 I4:A4} [get_cells {core_inst/riscv_cores[10].core_wrapper/riscv_cores[10].pr_wrapper_i_355}]
set_property LOCK_PINS {I0:A5 I1:A2 I2:A3 I3:A4 I4:A6} [get_cells {core_inst/riscv_cores[10].core_wrapper/riscv_cores[10].pr_wrapper_i_356}]
set_property LOCK_PINS {I0:A5 I1:A6} [get_cells {core_inst/riscv_cores[10].core_wrapper/slot_addr_direct.slot_addr_lut_reg_0_7_0_13_i_1}]
set_property LOCK_PINS {I0:A4 I1:A5 I2:A6} [get_cells {core_inst/riscv_cores[10].core_wrapper/wr_addr_reg[0]_i_2}]
set_property LOCK_PINS {I0:A5 I1:A6} [get_cells {core_inst/riscv_cores[10].core_wrapper/slot_addr_direct.slot_hdr_addr_msb_lut_reg_0_7_0_13_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A3 I3:A4 I4:A5} [get_cells {core_inst/riscv_cores[11].core_wrapper/axis_dma_inst/FSM_sequential_state[1]_i_3__23}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A3 I3:A4 I4:A5 I5:A6} [get_cells {core_inst/riscv_cores[11].core_wrapper/axis_dma_inst/alligned_rd_addr[21]_i_3__10}]
set_property LOCK_PINS {I0:A5 I1:A6} [get_cells {core_inst/riscv_cores[11].core_wrapper/axis_dma_inst/extra_cycle_r_i_1__10}]
set_property LOCK_PINS {I0:A5 I1:A1 I2:A2 I3:A3 I4:A4} [get_cells {core_inst/riscv_cores[11].core_wrapper/axis_dma_inst/wr_data_en_i_1__10}]
set_property LOCK_PINS {I0:A2 I1:A1 I2:A4} [get_cells {core_inst/riscv_cores[11].core_wrapper/axis_dma_inst/wr_first_pkt_i_1__10}]
set_property LOCK_PINS {I0:A4 I1:A5 I2:A6 I3:A1 I4:A2 I5:A3} [get_cells {core_inst/riscv_cores[11].core_wrapper/axis_dma_inst/wr_strb_1[15]_i_2__10}]
set_property LOCK_PINS {I0:A1 I1:A4 I2:A3 I3:A2 I4:A5} [get_cells {core_inst/riscv_cores[11].core_wrapper/dram_loopback_hdr/read_reg_1[127]_i_1__10}]
set_property LOCK_PINS {I0:A6 I1:A1 I2:A2 I3:A3 I4:A4 I5:A5} [get_cells {core_inst/riscv_cores[11].core_wrapper/normal_ctrl_send_fifo.send_ctrl_fifo/sync_fifo_inst/i___10_i_1__10}]
set_property LOCK_PINS {I0:A5 I1:A6} [get_cells {core_inst/riscv_cores[11].core_wrapper/normal_recv_data_fifo.recvd_data_fifo/sync_fifo_inst/m_axis_reg[63]_i_1__32}]
set_property LOCK_PINS {I0:A3 I1:A4 I2:A5} [get_cells {core_inst/riscv_cores[11].core_wrapper/normal_recv_data_fifo.recvd_data_fifo/sync_fifo_inst/m_axis_tvalid_reg_i_1__171}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A6 I3:A3 I4:A4 I5:A5} [get_cells {core_inst/riscv_cores[11].core_wrapper/normal_recv_data_fifo.recvd_data_fifo/sync_fifo_inst/mem_read_data_valid_reg_i_1__68}]
set_property LOCK_PINS {I0:A1 I1:A4 I2:A2 I3:A5 I4:A3} [get_cells {core_inst/riscv_cores[11].core_wrapper/normal_send_data_fifo.send_data_fifo/sync_fifo_inst/i___7_i_1__10}]
set_property LOCK_PINS {I0:A3 I1:A5 I2:A2 I3:A4 I4:A1} [get_cells {core_inst/riscv_cores[11].core_wrapper/normal_send_data_fifo.send_data_fifo/sync_fifo_inst/wr_addr_reg[0]_i_1__89}]
set_property LOCK_PINS {I0:A6 I1:A1 I2:A2 I3:A3 I4:A4 I5:A5} [get_cells {core_inst/riscv_cores[11].core_wrapper/normal_dram_ctrl_send_fifo.send_dram_ctrl_fifo/sync_fifo_inst/mem_reg_0_15_0_13_i_1__52}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A3 I3:A4 I4:A5 I5:A6} [get_cells {core_inst/riscv_cores[11].core_wrapper/normal_dram_ctrl_send_fifo.send_dram_ctrl_fifo/sync_fifo_inst/wr_addr_reg[3]_i_2__24}]
set_property LOCK_PINS {I0:A6 I1:A1 I2:A2 I3:A3 I4:A4 I5:A5} [get_cells {core_inst/riscv_cores[11].core_wrapper/normal_dram_send_fifo.dram_send_fifo/sync_fifo_inst/mem_reg_0_15_0_13_i_1__51}]
set_property LOCK_PINS {I0:A6 I1:A2 I2:A5 I3:A3 I4:A4} [get_cells {core_inst/riscv_cores[11].core_wrapper/normal_dram_send_fifo.dram_send_fifo/sync_fifo_inst/wr_addr_reg[0]_i_1__91}]
set_property LOCK_PINS {I0:A1 I1:A5 I2:A2 I3:A6 I4:A3 I5:A4} [get_cells {core_inst/riscv_cores[11].core_wrapper/normal_dram_send_fifo.dram_send_fifo/sync_fifo_inst/wr_addr_reg[1]_i_1__57}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A3 I3:A4 I4:A5 I5:A6} [get_cells {core_inst/riscv_cores[11].core_wrapper/normal_dram_send_fifo.dram_send_fifo/sync_fifo_inst/wr_addr_reg[3]_i_2__23}]
set_property LOCK_PINS {I0:A1 I1:A5 I2:A2 I3:A6 I4:A3 I5:A4} [get_cells {core_inst/riscv_cores[11].core_wrapper/normal_dram_send_fifo.dram_send_fifo/sync_fifo_inst/wr_ptr_reg[4]_i_2__33}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A3 I3:A4 I4:A6 I5:A5} [get_cells {core_inst/riscv_cores[11].core_wrapper/core_msg_out_fifo/sync_fifo_inst/mem_reg_0_15_0_13_i_1__54}]
set_property LOCK_PINS {I0:A6 I1:A4 I2:A5} [get_cells {core_inst/riscv_cores[11].core_wrapper/core_msg_out_fifo/sync_fifo_inst/wr_addr_reg[0]_i_1__93}]
set_property LOCK_PINS {I0:A2 I1:A5 I2:A3 I3:A4} [get_cells {core_inst/riscv_cores[11].core_wrapper/core_msg_out_fifo/sync_fifo_inst/wr_addr_reg[1]_i_1__59}]
set_property LOCK_PINS {I0:A4 I1:A3 I2:A5 I3:A2 I4:A1} [get_cells {core_inst/riscv_cores[11].core_wrapper/core_msg_out_fifo/sync_fifo_inst/wr_addr_reg[2]_i_1__69}]
set_property LOCK_PINS {I0:A1 I1:A6 I2:A2 I3:A3 I4:A4 I5:A5} [get_cells {core_inst/riscv_cores[11].core_wrapper/core_msg_out_fifo/sync_fifo_inst/wr_addr_reg[3]_i_1__56}]
set_property LOCK_PINS {I0:A1 I1:A6 I2:A2 I3:A3 I4:A4 I5:A5} [get_cells {core_inst/riscv_cores[11].core_wrapper/core_msg_out_fifo/sync_fifo_inst/wr_ptr_reg[4]_i_2__35}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A3 I3:A4 I4:A5 I5:A6} [get_cells {core_inst/riscv_cores[11].core_wrapper/i_}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A3 I3:A4 I4:A5 I5:A6} [get_cells {core_inst/riscv_cores[11].core_wrapper/i___6}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A3 I3:A4 I4:A5 I5:A6} [get_cells {core_inst/riscv_cores[11].core_wrapper/i___9}]
set_property LOCK_PINS {I0:A5 I1:A2 I2:A3 I3:A6 I4:A4} [get_cells {core_inst/riscv_cores[11].core_wrapper/riscv_cores[11].pr_wrapper_i_355}]
set_property LOCK_PINS {I0:A5 I1:A2 I2:A3 I3:A4 I4:A6} [get_cells {core_inst/riscv_cores[11].core_wrapper/riscv_cores[11].pr_wrapper_i_356}]
set_property LOCK_PINS {I0:A5 I1:A6} [get_cells {core_inst/riscv_cores[11].core_wrapper/slot_addr_direct.slot_addr_lut_reg_0_7_0_13_i_1}]
set_property LOCK_PINS {I0:A4 I1:A5 I2:A6} [get_cells {core_inst/riscv_cores[11].core_wrapper/wr_addr_reg[0]_i_2}]
set_property LOCK_PINS {I0:A5 I1:A6} [get_cells {core_inst/riscv_cores[11].core_wrapper/slot_addr_direct.slot_hdr_addr_msb_lut_reg_0_7_0_13_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A3 I3:A4 I4:A5} [get_cells {core_inst/riscv_cores[4].core_wrapper/axis_dma_inst/FSM_sequential_state[1]_i_3__9}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A3 I3:A4 I4:A5 I5:A6} [get_cells {core_inst/riscv_cores[4].core_wrapper/axis_dma_inst/alligned_rd_addr[21]_i_3__3}]
set_property LOCK_PINS {I0:A5 I1:A6} [get_cells {core_inst/riscv_cores[4].core_wrapper/axis_dma_inst/extra_cycle_r_i_1__3}]
set_property LOCK_PINS {I0:A5 I1:A1 I2:A2 I3:A3 I4:A4} [get_cells {core_inst/riscv_cores[4].core_wrapper/axis_dma_inst/wr_data_en_i_1__3}]
set_property LOCK_PINS {I0:A2 I1:A1 I2:A4} [get_cells {core_inst/riscv_cores[4].core_wrapper/axis_dma_inst/wr_first_pkt_i_1__3}]
set_property LOCK_PINS {I0:A4 I1:A5 I2:A6 I3:A1 I4:A2 I5:A3} [get_cells {core_inst/riscv_cores[4].core_wrapper/axis_dma_inst/wr_strb_1[15]_i_2__3}]
set_property LOCK_PINS {I0:A1 I1:A4 I2:A3 I3:A2 I4:A5} [get_cells {core_inst/riscv_cores[4].core_wrapper/dram_loopback_hdr/read_reg_1[127]_i_1__3}]
set_property LOCK_PINS {I0:A6 I1:A1 I2:A2 I3:A3 I4:A4 I5:A5} [get_cells {core_inst/riscv_cores[4].core_wrapper/normal_ctrl_send_fifo.send_ctrl_fifo/sync_fifo_inst/i___10_i_1__3}]
set_property LOCK_PINS {I0:A5 I1:A6} [get_cells {core_inst/riscv_cores[4].core_wrapper/normal_recv_data_fifo.recvd_data_fifo/sync_fifo_inst/m_axis_reg[63]_i_1__11}]
set_property LOCK_PINS {I0:A4 I1:A5 I2:A6} [get_cells {core_inst/riscv_cores[4].core_wrapper/normal_recv_data_fifo.recvd_data_fifo/sync_fifo_inst/m_axis_tvalid_reg_i_1__115}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A6 I3:A3 I4:A4 I5:A5} [get_cells {core_inst/riscv_cores[4].core_wrapper/normal_recv_data_fifo.recvd_data_fifo/sync_fifo_inst/mem_read_data_valid_reg_i_1__33}]
set_property LOCK_PINS {I0:A1 I1:A4 I2:A2 I3:A5 I4:A3} [get_cells {core_inst/riscv_cores[4].core_wrapper/normal_send_data_fifo.send_data_fifo/sync_fifo_inst/i___7_i_1__3}]
set_property LOCK_PINS {I0:A3 I1:A5 I2:A2 I3:A4 I4:A1} [get_cells {core_inst/riscv_cores[4].core_wrapper/normal_send_data_fifo.send_data_fifo/sync_fifo_inst/wr_addr_reg[0]_i_1__47}]
set_property LOCK_PINS {I0:A6 I1:A1 I2:A2 I3:A3 I4:A4 I5:A5} [get_cells {core_inst/riscv_cores[4].core_wrapper/normal_dram_ctrl_send_fifo.send_dram_ctrl_fifo/sync_fifo_inst/mem_reg_0_15_0_13_i_1__24}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A3 I3:A4 I4:A5 I5:A6} [get_cells {core_inst/riscv_cores[4].core_wrapper/normal_dram_ctrl_send_fifo.send_dram_ctrl_fifo/sync_fifo_inst/wr_addr_reg[3]_i_2__10}]
set_property LOCK_PINS {I0:A6 I1:A1 I2:A2 I3:A3 I4:A4 I5:A5} [get_cells {core_inst/riscv_cores[4].core_wrapper/normal_dram_send_fifo.dram_send_fifo/sync_fifo_inst/mem_reg_0_15_0_13_i_1__23}]
set_property LOCK_PINS {I0:A6 I1:A2 I2:A5 I3:A3 I4:A4} [get_cells {core_inst/riscv_cores[4].core_wrapper/normal_dram_send_fifo.dram_send_fifo/sync_fifo_inst/wr_addr_reg[0]_i_1__49}]
set_property LOCK_PINS {I0:A1 I1:A5 I2:A2 I3:A6 I4:A3 I5:A4} [get_cells {core_inst/riscv_cores[4].core_wrapper/normal_dram_send_fifo.dram_send_fifo/sync_fifo_inst/wr_addr_reg[1]_i_1__36}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A3 I3:A4 I4:A5 I5:A6} [get_cells {core_inst/riscv_cores[4].core_wrapper/normal_dram_send_fifo.dram_send_fifo/sync_fifo_inst/wr_addr_reg[3]_i_2__9}]
set_property LOCK_PINS {I0:A1 I1:A5 I2:A2 I3:A6 I4:A3 I5:A4} [get_cells {core_inst/riscv_cores[4].core_wrapper/normal_dram_send_fifo.dram_send_fifo/sync_fifo_inst/wr_ptr_reg[4]_i_2__12}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A3 I3:A4 I4:A6 I5:A5} [get_cells {core_inst/riscv_cores[4].core_wrapper/core_msg_out_fifo/sync_fifo_inst/mem_reg_0_15_0_13_i_1__26}]
set_property LOCK_PINS {I0:A6 I1:A4 I2:A5} [get_cells {core_inst/riscv_cores[4].core_wrapper/core_msg_out_fifo/sync_fifo_inst/wr_addr_reg[0]_i_1__51}]
set_property LOCK_PINS {I0:A2 I1:A5 I2:A3 I3:A4} [get_cells {core_inst/riscv_cores[4].core_wrapper/core_msg_out_fifo/sync_fifo_inst/wr_addr_reg[1]_i_1__38}]
set_property LOCK_PINS {I0:A4 I1:A3 I2:A5 I3:A2 I4:A1} [get_cells {core_inst/riscv_cores[4].core_wrapper/core_msg_out_fifo/sync_fifo_inst/wr_addr_reg[2]_i_1__41}]
set_property LOCK_PINS {I0:A1 I1:A6 I2:A2 I3:A3 I4:A4 I5:A5} [get_cells {core_inst/riscv_cores[4].core_wrapper/core_msg_out_fifo/sync_fifo_inst/wr_addr_reg[3]_i_1__35}]
set_property LOCK_PINS {I0:A1 I1:A6 I2:A2 I3:A3 I4:A4 I5:A5} [get_cells {core_inst/riscv_cores[4].core_wrapper/core_msg_out_fifo/sync_fifo_inst/wr_ptr_reg[4]_i_2__14}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A3 I3:A4 I4:A5 I5:A6} [get_cells {core_inst/riscv_cores[4].core_wrapper/i_}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A3 I3:A4 I4:A5 I5:A6} [get_cells {core_inst/riscv_cores[4].core_wrapper/i___6}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A3 I3:A4 I4:A5 I5:A6} [get_cells {core_inst/riscv_cores[4].core_wrapper/i___9}]
set_property LOCK_PINS {I0:A5 I1:A2 I2:A3 I3:A6 I4:A4} [get_cells {core_inst/riscv_cores[4].core_wrapper/riscv_cores[4].pr_wrapper_i_355}]
set_property LOCK_PINS {I0:A5 I1:A2 I2:A3 I3:A4 I4:A6} [get_cells {core_inst/riscv_cores[4].core_wrapper/riscv_cores[4].pr_wrapper_i_356}]
set_property LOCK_PINS {I0:A5 I1:A6} [get_cells {core_inst/riscv_cores[4].core_wrapper/slot_addr_direct.slot_addr_lut_reg_0_7_0_13_i_1}]
set_property LOCK_PINS {I0:A4 I1:A5 I2:A6} [get_cells {core_inst/riscv_cores[4].core_wrapper/wr_addr_reg[0]_i_2}]
set_property LOCK_PINS {I0:A5 I1:A6} [get_cells {core_inst/riscv_cores[4].core_wrapper/slot_addr_direct.slot_hdr_addr_msb_lut_reg_0_7_0_13_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A3 I3:A4 I4:A5} [get_cells {core_inst/riscv_cores[5].core_wrapper/axis_dma_inst/FSM_sequential_state[1]_i_3__11}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A3 I3:A4 I4:A5 I5:A6} [get_cells {core_inst/riscv_cores[5].core_wrapper/axis_dma_inst/alligned_rd_addr[21]_i_3__4}]
set_property LOCK_PINS {I0:A5 I1:A6} [get_cells {core_inst/riscv_cores[5].core_wrapper/axis_dma_inst/extra_cycle_r_i_1__4}]
set_property LOCK_PINS {I0:A5 I1:A1 I2:A2 I3:A3 I4:A4} [get_cells {core_inst/riscv_cores[5].core_wrapper/axis_dma_inst/wr_data_en_i_1__4}]
set_property LOCK_PINS {I0:A2 I1:A1 I2:A4} [get_cells {core_inst/riscv_cores[5].core_wrapper/axis_dma_inst/wr_first_pkt_i_1__4}]
set_property LOCK_PINS {I0:A4 I1:A5 I2:A6 I3:A1 I4:A2 I5:A3} [get_cells {core_inst/riscv_cores[5].core_wrapper/axis_dma_inst/wr_strb_1[15]_i_2__4}]
set_property LOCK_PINS {I0:A1 I1:A4 I2:A3 I3:A2 I4:A5} [get_cells {core_inst/riscv_cores[5].core_wrapper/dram_loopback_hdr/read_reg_1[127]_i_1__4}]
set_property LOCK_PINS {I0:A6 I1:A1 I2:A2 I3:A3 I4:A4 I5:A5} [get_cells {core_inst/riscv_cores[5].core_wrapper/normal_ctrl_send_fifo.send_ctrl_fifo/sync_fifo_inst/i___10_i_1__4}]
set_property LOCK_PINS {I0:A5 I1:A6} [get_cells {core_inst/riscv_cores[5].core_wrapper/normal_recv_data_fifo.recvd_data_fifo/sync_fifo_inst/m_axis_reg[63]_i_1__14}]
set_property LOCK_PINS {I0:A4 I1:A5 I2:A6} [get_cells {core_inst/riscv_cores[5].core_wrapper/normal_recv_data_fifo.recvd_data_fifo/sync_fifo_inst/m_axis_tvalid_reg_i_1__123}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A6 I3:A3 I4:A4 I5:A5} [get_cells {core_inst/riscv_cores[5].core_wrapper/normal_recv_data_fifo.recvd_data_fifo/sync_fifo_inst/mem_read_data_valid_reg_i_1__38}]
set_property LOCK_PINS {I0:A1 I1:A4 I2:A2 I3:A5 I4:A3} [get_cells {core_inst/riscv_cores[5].core_wrapper/normal_send_data_fifo.send_data_fifo/sync_fifo_inst/i___7_i_1__4}]
set_property LOCK_PINS {I0:A3 I1:A5 I2:A2 I3:A4 I4:A1} [get_cells {core_inst/riscv_cores[5].core_wrapper/normal_send_data_fifo.send_data_fifo/sync_fifo_inst/wr_addr_reg[0]_i_1__53}]
set_property LOCK_PINS {I0:A6 I1:A1 I2:A2 I3:A3 I4:A4 I5:A5} [get_cells {core_inst/riscv_cores[5].core_wrapper/normal_dram_ctrl_send_fifo.send_dram_ctrl_fifo/sync_fifo_inst/mem_reg_0_15_0_13_i_1__28}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A3 I3:A4 I4:A5 I5:A6} [get_cells {core_inst/riscv_cores[5].core_wrapper/normal_dram_ctrl_send_fifo.send_dram_ctrl_fifo/sync_fifo_inst/wr_addr_reg[3]_i_2__12}]
set_property LOCK_PINS {I0:A6 I1:A1 I2:A2 I3:A3 I4:A4 I5:A5} [get_cells {core_inst/riscv_cores[5].core_wrapper/normal_dram_send_fifo.dram_send_fifo/sync_fifo_inst/mem_reg_0_15_0_13_i_1__27}]
set_property LOCK_PINS {I0:A6 I1:A2 I2:A5 I3:A3 I4:A4} [get_cells {core_inst/riscv_cores[5].core_wrapper/normal_dram_send_fifo.dram_send_fifo/sync_fifo_inst/wr_addr_reg[0]_i_1__55}]
set_property LOCK_PINS {I0:A1 I1:A5 I2:A2 I3:A6 I4:A3 I5:A4} [get_cells {core_inst/riscv_cores[5].core_wrapper/normal_dram_send_fifo.dram_send_fifo/sync_fifo_inst/wr_addr_reg[1]_i_1__39}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A3 I3:A4 I4:A5 I5:A6} [get_cells {core_inst/riscv_cores[5].core_wrapper/normal_dram_send_fifo.dram_send_fifo/sync_fifo_inst/wr_addr_reg[3]_i_2__11}]
set_property LOCK_PINS {I0:A1 I1:A5 I2:A2 I3:A6 I4:A3 I5:A4} [get_cells {core_inst/riscv_cores[5].core_wrapper/normal_dram_send_fifo.dram_send_fifo/sync_fifo_inst/wr_ptr_reg[4]_i_2__15}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A3 I3:A4 I4:A6 I5:A5} [get_cells {core_inst/riscv_cores[5].core_wrapper/core_msg_out_fifo/sync_fifo_inst/mem_reg_0_15_0_13_i_1__30}]
set_property LOCK_PINS {I0:A6 I1:A4 I2:A5} [get_cells {core_inst/riscv_cores[5].core_wrapper/core_msg_out_fifo/sync_fifo_inst/wr_addr_reg[0]_i_1__57}]
set_property LOCK_PINS {I0:A2 I1:A5 I2:A3 I3:A4} [get_cells {core_inst/riscv_cores[5].core_wrapper/core_msg_out_fifo/sync_fifo_inst/wr_addr_reg[1]_i_1__41}]
set_property LOCK_PINS {I0:A4 I1:A3 I2:A5 I3:A2 I4:A1} [get_cells {core_inst/riscv_cores[5].core_wrapper/core_msg_out_fifo/sync_fifo_inst/wr_addr_reg[2]_i_1__45}]
set_property LOCK_PINS {I0:A1 I1:A6 I2:A2 I3:A3 I4:A4 I5:A5} [get_cells {core_inst/riscv_cores[5].core_wrapper/core_msg_out_fifo/sync_fifo_inst/wr_addr_reg[3]_i_1__38}]
set_property LOCK_PINS {I0:A1 I1:A6 I2:A2 I3:A3 I4:A4 I5:A5} [get_cells {core_inst/riscv_cores[5].core_wrapper/core_msg_out_fifo/sync_fifo_inst/wr_ptr_reg[4]_i_2__17}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A3 I3:A4 I4:A5 I5:A6} [get_cells {core_inst/riscv_cores[5].core_wrapper/i_}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A3 I3:A4 I4:A5 I5:A6} [get_cells {core_inst/riscv_cores[5].core_wrapper/i___6}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A3 I3:A4 I4:A5 I5:A6} [get_cells {core_inst/riscv_cores[5].core_wrapper/i___9}]
set_property LOCK_PINS {I0:A5 I1:A2 I2:A3 I3:A6 I4:A4} [get_cells {core_inst/riscv_cores[5].core_wrapper/riscv_cores[5].pr_wrapper_i_355}]
set_property LOCK_PINS {I0:A5 I1:A2 I2:A3 I3:A4 I4:A6} [get_cells {core_inst/riscv_cores[5].core_wrapper/riscv_cores[5].pr_wrapper_i_356}]
set_property LOCK_PINS {I0:A5 I1:A6} [get_cells {core_inst/riscv_cores[5].core_wrapper/slot_addr_direct.slot_addr_lut_reg_0_7_0_13_i_1}]
set_property LOCK_PINS {I0:A4 I1:A5 I2:A6} [get_cells {core_inst/riscv_cores[5].core_wrapper/wr_addr_reg[0]_i_2}]
set_property LOCK_PINS {I0:A5 I1:A6} [get_cells {core_inst/riscv_cores[5].core_wrapper/slot_addr_direct.slot_hdr_addr_msb_lut_reg_0_7_0_13_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A3 I3:A4 I4:A5} [get_cells {core_inst/riscv_cores[6].core_wrapper/axis_dma_inst/FSM_sequential_state[1]_i_3__13}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A3 I3:A4 I4:A5 I5:A6} [get_cells {core_inst/riscv_cores[6].core_wrapper/axis_dma_inst/alligned_rd_addr[21]_i_3__5}]
set_property LOCK_PINS {I0:A5 I1:A6} [get_cells {core_inst/riscv_cores[6].core_wrapper/axis_dma_inst/extra_cycle_r_i_1__5}]
set_property LOCK_PINS {I0:A5 I1:A1 I2:A2 I3:A3 I4:A4} [get_cells {core_inst/riscv_cores[6].core_wrapper/axis_dma_inst/wr_data_en_i_1__5}]
set_property LOCK_PINS {I0:A2 I1:A1 I2:A4} [get_cells {core_inst/riscv_cores[6].core_wrapper/axis_dma_inst/wr_first_pkt_i_1__5}]
set_property LOCK_PINS {I0:A4 I1:A5 I2:A6 I3:A1 I4:A2 I5:A3} [get_cells {core_inst/riscv_cores[6].core_wrapper/axis_dma_inst/wr_strb_1[15]_i_2__5}]
set_property LOCK_PINS {I0:A1 I1:A4 I2:A3 I3:A2 I4:A5} [get_cells {core_inst/riscv_cores[6].core_wrapper/dram_loopback_hdr/read_reg_1[127]_i_1__5}]
set_property LOCK_PINS {I0:A6 I1:A1 I2:A2 I3:A3 I4:A4 I5:A5} [get_cells {core_inst/riscv_cores[6].core_wrapper/normal_ctrl_send_fifo.send_ctrl_fifo/sync_fifo_inst/i___10_i_1__5}]
set_property LOCK_PINS {I0:A5 I1:A6} [get_cells {core_inst/riscv_cores[6].core_wrapper/normal_recv_data_fifo.recvd_data_fifo/sync_fifo_inst/m_axis_reg[63]_i_1__17}]
set_property LOCK_PINS {I0:A4 I1:A5 I2:A6} [get_cells {core_inst/riscv_cores[6].core_wrapper/normal_recv_data_fifo.recvd_data_fifo/sync_fifo_inst/m_axis_tvalid_reg_i_1__131}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A6 I3:A3 I4:A4 I5:A5} [get_cells {core_inst/riscv_cores[6].core_wrapper/normal_recv_data_fifo.recvd_data_fifo/sync_fifo_inst/mem_read_data_valid_reg_i_1__43}]
set_property LOCK_PINS {I0:A1 I1:A4 I2:A2 I3:A5 I4:A3} [get_cells {core_inst/riscv_cores[6].core_wrapper/normal_send_data_fifo.send_data_fifo/sync_fifo_inst/i___7_i_1__5}]
set_property LOCK_PINS {I0:A3 I1:A5 I2:A2 I3:A4 I4:A1} [get_cells {core_inst/riscv_cores[6].core_wrapper/normal_send_data_fifo.send_data_fifo/sync_fifo_inst/wr_addr_reg[0]_i_1__59}]
set_property LOCK_PINS {I0:A6 I1:A1 I2:A2 I3:A3 I4:A4 I5:A5} [get_cells {core_inst/riscv_cores[6].core_wrapper/normal_dram_ctrl_send_fifo.send_dram_ctrl_fifo/sync_fifo_inst/mem_reg_0_15_0_13_i_1__32}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A3 I3:A4 I4:A5 I5:A6} [get_cells {core_inst/riscv_cores[6].core_wrapper/normal_dram_ctrl_send_fifo.send_dram_ctrl_fifo/sync_fifo_inst/wr_addr_reg[3]_i_2__14}]
set_property LOCK_PINS {I0:A6 I1:A1 I2:A2 I3:A3 I4:A4 I5:A5} [get_cells {core_inst/riscv_cores[6].core_wrapper/normal_dram_send_fifo.dram_send_fifo/sync_fifo_inst/mem_reg_0_15_0_13_i_1__31}]
set_property LOCK_PINS {I0:A6 I1:A2 I2:A5 I3:A3 I4:A4} [get_cells {core_inst/riscv_cores[6].core_wrapper/normal_dram_send_fifo.dram_send_fifo/sync_fifo_inst/wr_addr_reg[0]_i_1__61}]
set_property LOCK_PINS {I0:A1 I1:A5 I2:A2 I3:A6 I4:A3 I5:A4} [get_cells {core_inst/riscv_cores[6].core_wrapper/normal_dram_send_fifo.dram_send_fifo/sync_fifo_inst/wr_addr_reg[1]_i_1__42}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A3 I3:A4 I4:A5 I5:A6} [get_cells {core_inst/riscv_cores[6].core_wrapper/normal_dram_send_fifo.dram_send_fifo/sync_fifo_inst/wr_addr_reg[3]_i_2__13}]
set_property LOCK_PINS {I0:A1 I1:A5 I2:A2 I3:A6 I4:A3 I5:A4} [get_cells {core_inst/riscv_cores[6].core_wrapper/normal_dram_send_fifo.dram_send_fifo/sync_fifo_inst/wr_ptr_reg[4]_i_2__18}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A3 I3:A4 I4:A6 I5:A5} [get_cells {core_inst/riscv_cores[6].core_wrapper/core_msg_out_fifo/sync_fifo_inst/mem_reg_0_15_0_13_i_1__34}]
set_property LOCK_PINS {I0:A6 I1:A4 I2:A5} [get_cells {core_inst/riscv_cores[6].core_wrapper/core_msg_out_fifo/sync_fifo_inst/wr_addr_reg[0]_i_1__63}]
set_property LOCK_PINS {I0:A2 I1:A5 I2:A3 I3:A4} [get_cells {core_inst/riscv_cores[6].core_wrapper/core_msg_out_fifo/sync_fifo_inst/wr_addr_reg[1]_i_1__44}]
set_property LOCK_PINS {I0:A4 I1:A3 I2:A5 I3:A2 I4:A1} [get_cells {core_inst/riscv_cores[6].core_wrapper/core_msg_out_fifo/sync_fifo_inst/wr_addr_reg[2]_i_1__49}]
set_property LOCK_PINS {I0:A1 I1:A6 I2:A2 I3:A3 I4:A4 I5:A5} [get_cells {core_inst/riscv_cores[6].core_wrapper/core_msg_out_fifo/sync_fifo_inst/wr_addr_reg[3]_i_1__41}]
set_property LOCK_PINS {I0:A1 I1:A6 I2:A2 I3:A3 I4:A4 I5:A5} [get_cells {core_inst/riscv_cores[6].core_wrapper/core_msg_out_fifo/sync_fifo_inst/wr_ptr_reg[4]_i_2__20}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A3 I3:A4 I4:A5 I5:A6} [get_cells {core_inst/riscv_cores[6].core_wrapper/i_}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A3 I3:A4 I4:A5 I5:A6} [get_cells {core_inst/riscv_cores[6].core_wrapper/i___6}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A3 I3:A4 I4:A5 I5:A6} [get_cells {core_inst/riscv_cores[6].core_wrapper/i___9}]
set_property LOCK_PINS {I0:A5 I1:A2 I2:A3 I3:A6 I4:A4} [get_cells {core_inst/riscv_cores[6].core_wrapper/riscv_cores[6].pr_wrapper_i_355}]
set_property LOCK_PINS {I0:A5 I1:A2 I2:A3 I3:A4 I4:A6} [get_cells {core_inst/riscv_cores[6].core_wrapper/riscv_cores[6].pr_wrapper_i_356}]
set_property LOCK_PINS {I0:A5 I1:A6} [get_cells {core_inst/riscv_cores[6].core_wrapper/slot_addr_direct.slot_addr_lut_reg_0_7_0_13_i_1}]
set_property LOCK_PINS {I0:A4 I1:A5 I2:A6} [get_cells {core_inst/riscv_cores[6].core_wrapper/wr_addr_reg[0]_i_2}]
set_property LOCK_PINS {I0:A1 I1:A2} [get_cells {core_inst/riscv_cores[6].core_wrapper/slot_addr_direct.slot_hdr_addr_msb_lut_reg_0_7_0_13_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A3 I3:A4 I4:A5} [get_cells {core_inst/riscv_cores[7].core_wrapper/axis_dma_inst/FSM_sequential_state[1]_i_3__15}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A3 I3:A4 I4:A5 I5:A6} [get_cells {core_inst/riscv_cores[7].core_wrapper/axis_dma_inst/alligned_rd_addr[21]_i_3__6}]
set_property LOCK_PINS {I0:A5 I1:A6} [get_cells {core_inst/riscv_cores[7].core_wrapper/axis_dma_inst/extra_cycle_r_i_1__6}]
set_property LOCK_PINS {I0:A5 I1:A1 I2:A2 I3:A3 I4:A4} [get_cells {core_inst/riscv_cores[7].core_wrapper/axis_dma_inst/wr_data_en_i_1__6}]
set_property LOCK_PINS {I0:A2 I1:A1 I2:A4} [get_cells {core_inst/riscv_cores[7].core_wrapper/axis_dma_inst/wr_first_pkt_i_1__6}]
set_property LOCK_PINS {I0:A4 I1:A5 I2:A6 I3:A1 I4:A2 I5:A3} [get_cells {core_inst/riscv_cores[7].core_wrapper/axis_dma_inst/wr_strb_1[15]_i_2__6}]
set_property LOCK_PINS {I0:A1 I1:A4 I2:A3 I3:A2 I4:A5} [get_cells {core_inst/riscv_cores[7].core_wrapper/dram_loopback_hdr/read_reg_1[127]_i_1__6}]
set_property LOCK_PINS {I0:A6 I1:A1 I2:A2 I3:A3 I4:A4 I5:A5} [get_cells {core_inst/riscv_cores[7].core_wrapper/normal_ctrl_send_fifo.send_ctrl_fifo/sync_fifo_inst/i___10_i_1__6}]
set_property LOCK_PINS {I0:A5 I1:A6} [get_cells {core_inst/riscv_cores[7].core_wrapper/normal_recv_data_fifo.recvd_data_fifo/sync_fifo_inst/m_axis_reg[63]_i_1__20}]
set_property LOCK_PINS {I0:A4 I1:A5 I2:A6} [get_cells {core_inst/riscv_cores[7].core_wrapper/normal_recv_data_fifo.recvd_data_fifo/sync_fifo_inst/m_axis_tvalid_reg_i_1__139}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A6 I3:A3 I4:A4 I5:A5} [get_cells {core_inst/riscv_cores[7].core_wrapper/normal_recv_data_fifo.recvd_data_fifo/sync_fifo_inst/mem_read_data_valid_reg_i_1__48}]
set_property LOCK_PINS {I0:A1 I1:A4 I2:A2 I3:A5 I4:A3} [get_cells {core_inst/riscv_cores[7].core_wrapper/normal_send_data_fifo.send_data_fifo/sync_fifo_inst/i___7_i_1__6}]
set_property LOCK_PINS {I0:A3 I1:A5 I2:A2 I3:A4 I4:A1} [get_cells {core_inst/riscv_cores[7].core_wrapper/normal_send_data_fifo.send_data_fifo/sync_fifo_inst/wr_addr_reg[0]_i_1__65}]
set_property LOCK_PINS {I0:A6 I1:A1 I2:A2 I3:A3 I4:A4 I5:A5} [get_cells {core_inst/riscv_cores[7].core_wrapper/normal_dram_ctrl_send_fifo.send_dram_ctrl_fifo/sync_fifo_inst/mem_reg_0_15_0_13_i_1__36}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A3 I3:A4 I4:A5 I5:A6} [get_cells {core_inst/riscv_cores[7].core_wrapper/normal_dram_ctrl_send_fifo.send_dram_ctrl_fifo/sync_fifo_inst/wr_addr_reg[3]_i_2__16}]
set_property LOCK_PINS {I0:A6 I1:A1 I2:A2 I3:A3 I4:A4 I5:A5} [get_cells {core_inst/riscv_cores[7].core_wrapper/normal_dram_send_fifo.dram_send_fifo/sync_fifo_inst/mem_reg_0_15_0_13_i_1__35}]
set_property LOCK_PINS {I0:A6 I1:A2 I2:A5 I3:A3 I4:A4} [get_cells {core_inst/riscv_cores[7].core_wrapper/normal_dram_send_fifo.dram_send_fifo/sync_fifo_inst/wr_addr_reg[0]_i_1__67}]
set_property LOCK_PINS {I0:A1 I1:A5 I2:A2 I3:A6 I4:A3 I5:A4} [get_cells {core_inst/riscv_cores[7].core_wrapper/normal_dram_send_fifo.dram_send_fifo/sync_fifo_inst/wr_addr_reg[1]_i_1__45}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A3 I3:A4 I4:A5 I5:A6} [get_cells {core_inst/riscv_cores[7].core_wrapper/normal_dram_send_fifo.dram_send_fifo/sync_fifo_inst/wr_addr_reg[3]_i_2__15}]
set_property LOCK_PINS {I0:A1 I1:A5 I2:A2 I3:A6 I4:A3 I5:A4} [get_cells {core_inst/riscv_cores[7].core_wrapper/normal_dram_send_fifo.dram_send_fifo/sync_fifo_inst/wr_ptr_reg[4]_i_2__21}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A3 I3:A4 I4:A6 I5:A5} [get_cells {core_inst/riscv_cores[7].core_wrapper/core_msg_out_fifo/sync_fifo_inst/mem_reg_0_15_0_13_i_1__38}]
set_property LOCK_PINS {I0:A6 I1:A4 I2:A5} [get_cells {core_inst/riscv_cores[7].core_wrapper/core_msg_out_fifo/sync_fifo_inst/wr_addr_reg[0]_i_1__69}]
set_property LOCK_PINS {I0:A2 I1:A5 I2:A3 I3:A4} [get_cells {core_inst/riscv_cores[7].core_wrapper/core_msg_out_fifo/sync_fifo_inst/wr_addr_reg[1]_i_1__47}]
set_property LOCK_PINS {I0:A4 I1:A3 I2:A5 I3:A2 I4:A1} [get_cells {core_inst/riscv_cores[7].core_wrapper/core_msg_out_fifo/sync_fifo_inst/wr_addr_reg[2]_i_1__53}]
set_property LOCK_PINS {I0:A1 I1:A6 I2:A2 I3:A3 I4:A4 I5:A5} [get_cells {core_inst/riscv_cores[7].core_wrapper/core_msg_out_fifo/sync_fifo_inst/wr_addr_reg[3]_i_1__44}]
set_property LOCK_PINS {I0:A1 I1:A6 I2:A2 I3:A3 I4:A4 I5:A5} [get_cells {core_inst/riscv_cores[7].core_wrapper/core_msg_out_fifo/sync_fifo_inst/wr_ptr_reg[4]_i_2__23}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A3 I3:A4 I4:A5 I5:A6} [get_cells {core_inst/riscv_cores[7].core_wrapper/i_}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A3 I3:A4 I4:A5 I5:A6} [get_cells {core_inst/riscv_cores[7].core_wrapper/i___6}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A3 I3:A4 I4:A5 I5:A6} [get_cells {core_inst/riscv_cores[7].core_wrapper/i___9}]
set_property LOCK_PINS {I0:A5 I1:A2 I2:A3 I3:A6 I4:A4} [get_cells {core_inst/riscv_cores[7].core_wrapper/riscv_cores[7].pr_wrapper_i_355}]
set_property LOCK_PINS {I0:A5 I1:A2 I2:A3 I3:A4 I4:A6} [get_cells {core_inst/riscv_cores[7].core_wrapper/riscv_cores[7].pr_wrapper_i_356}]
set_property LOCK_PINS {I0:A5 I1:A6} [get_cells {core_inst/riscv_cores[7].core_wrapper/slot_addr_direct.slot_addr_lut_reg_0_7_0_13_i_1}]
set_property LOCK_PINS {I0:A4 I1:A5 I2:A6} [get_cells {core_inst/riscv_cores[7].core_wrapper/wr_addr_reg[0]_i_2}]
set_property LOCK_PINS {I0:A5 I1:A6} [get_cells {core_inst/riscv_cores[7].core_wrapper/slot_addr_direct.slot_hdr_addr_msb_lut_reg_0_7_0_13_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A3 I3:A4 I4:A5} [get_cells {core_inst/riscv_cores[8].core_wrapper/axis_dma_inst/FSM_sequential_state[1]_i_3__17}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A3 I3:A4 I4:A5 I5:A6} [get_cells {core_inst/riscv_cores[8].core_wrapper/axis_dma_inst/alligned_rd_addr[21]_i_3__7}]
set_property LOCK_PINS {I0:A4 I1:A5} [get_cells {core_inst/riscv_cores[8].core_wrapper/axis_dma_inst/extra_cycle_r_i_1__7}]
set_property LOCK_PINS {I0:A5 I1:A1 I2:A2 I3:A3 I4:A4} [get_cells {core_inst/riscv_cores[8].core_wrapper/axis_dma_inst/wr_data_en_i_1__7}]
set_property LOCK_PINS {I0:A2 I1:A1 I2:A4} [get_cells {core_inst/riscv_cores[8].core_wrapper/axis_dma_inst/wr_first_pkt_i_1__7}]
set_property LOCK_PINS {I0:A4 I1:A5 I2:A6 I3:A1 I4:A2 I5:A3} [get_cells {core_inst/riscv_cores[8].core_wrapper/axis_dma_inst/wr_strb_1[15]_i_2__7}]
set_property LOCK_PINS {I0:A1 I1:A4 I2:A3 I3:A2 I4:A5} [get_cells {core_inst/riscv_cores[8].core_wrapper/dram_loopback_hdr/read_reg_1[127]_i_1__7}]
set_property LOCK_PINS {I0:A6 I1:A1 I2:A2 I3:A3 I4:A4 I5:A5} [get_cells {core_inst/riscv_cores[8].core_wrapper/normal_ctrl_send_fifo.send_ctrl_fifo/sync_fifo_inst/i___10_i_1__7}]
set_property LOCK_PINS {I0:A2 I1:A3} [get_cells {core_inst/riscv_cores[8].core_wrapper/normal_recv_data_fifo.recvd_data_fifo/sync_fifo_inst/m_axis_reg[63]_i_1__23}]
set_property LOCK_PINS {I0:A4 I1:A5 I2:A6} [get_cells {core_inst/riscv_cores[8].core_wrapper/normal_recv_data_fifo.recvd_data_fifo/sync_fifo_inst/m_axis_tvalid_reg_i_1__147}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A6 I3:A3 I4:A4 I5:A5} [get_cells {core_inst/riscv_cores[8].core_wrapper/normal_recv_data_fifo.recvd_data_fifo/sync_fifo_inst/mem_read_data_valid_reg_i_1__53}]
set_property LOCK_PINS {I0:A1 I1:A4 I2:A2 I3:A5 I4:A3} [get_cells {core_inst/riscv_cores[8].core_wrapper/normal_send_data_fifo.send_data_fifo/sync_fifo_inst/i___7_i_1__7}]
set_property LOCK_PINS {I0:A3 I1:A5 I2:A2 I3:A4 I4:A1} [get_cells {core_inst/riscv_cores[8].core_wrapper/normal_send_data_fifo.send_data_fifo/sync_fifo_inst/wr_addr_reg[0]_i_1__71}]
set_property LOCK_PINS {I0:A6 I1:A1 I2:A2 I3:A3 I4:A4 I5:A5} [get_cells {core_inst/riscv_cores[8].core_wrapper/normal_dram_ctrl_send_fifo.send_dram_ctrl_fifo/sync_fifo_inst/mem_reg_0_15_0_13_i_1__40}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A3 I3:A4 I4:A5 I5:A6} [get_cells {core_inst/riscv_cores[8].core_wrapper/normal_dram_ctrl_send_fifo.send_dram_ctrl_fifo/sync_fifo_inst/wr_addr_reg[3]_i_2__18}]
set_property LOCK_PINS {I0:A6 I1:A1 I2:A2 I3:A3 I4:A4 I5:A5} [get_cells {core_inst/riscv_cores[8].core_wrapper/normal_dram_send_fifo.dram_send_fifo/sync_fifo_inst/mem_reg_0_15_0_13_i_1__39}]
set_property LOCK_PINS {I0:A6 I1:A2 I2:A5 I3:A3 I4:A4} [get_cells {core_inst/riscv_cores[8].core_wrapper/normal_dram_send_fifo.dram_send_fifo/sync_fifo_inst/wr_addr_reg[0]_i_1__73}]
set_property LOCK_PINS {I0:A1 I1:A5 I2:A2 I3:A6 I4:A3 I5:A4} [get_cells {core_inst/riscv_cores[8].core_wrapper/normal_dram_send_fifo.dram_send_fifo/sync_fifo_inst/wr_addr_reg[1]_i_1__48}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A3 I3:A4 I4:A5 I5:A6} [get_cells {core_inst/riscv_cores[8].core_wrapper/normal_dram_send_fifo.dram_send_fifo/sync_fifo_inst/wr_addr_reg[3]_i_2__17}]
set_property LOCK_PINS {I0:A1 I1:A5 I2:A2 I3:A6 I4:A3 I5:A4} [get_cells {core_inst/riscv_cores[8].core_wrapper/normal_dram_send_fifo.dram_send_fifo/sync_fifo_inst/wr_ptr_reg[4]_i_2__24}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A3 I3:A4 I4:A6 I5:A5} [get_cells {core_inst/riscv_cores[8].core_wrapper/core_msg_out_fifo/sync_fifo_inst/mem_reg_0_15_0_13_i_1__42}]
set_property LOCK_PINS {I0:A6 I1:A4 I2:A5} [get_cells {core_inst/riscv_cores[8].core_wrapper/core_msg_out_fifo/sync_fifo_inst/wr_addr_reg[0]_i_1__75}]
set_property LOCK_PINS {I0:A2 I1:A5 I2:A3 I3:A4} [get_cells {core_inst/riscv_cores[8].core_wrapper/core_msg_out_fifo/sync_fifo_inst/wr_addr_reg[1]_i_1__50}]
set_property LOCK_PINS {I0:A4 I1:A3 I2:A5 I3:A2 I4:A1} [get_cells {core_inst/riscv_cores[8].core_wrapper/core_msg_out_fifo/sync_fifo_inst/wr_addr_reg[2]_i_1__57}]
set_property LOCK_PINS {I0:A1 I1:A6 I2:A2 I3:A3 I4:A4 I5:A5} [get_cells {core_inst/riscv_cores[8].core_wrapper/core_msg_out_fifo/sync_fifo_inst/wr_addr_reg[3]_i_1__47}]
set_property LOCK_PINS {I0:A1 I1:A6 I2:A2 I3:A3 I4:A4 I5:A5} [get_cells {core_inst/riscv_cores[8].core_wrapper/core_msg_out_fifo/sync_fifo_inst/wr_ptr_reg[4]_i_2__26}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A3 I3:A4 I4:A5 I5:A6} [get_cells {core_inst/riscv_cores[8].core_wrapper/i_}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A3 I3:A4 I4:A5 I5:A6} [get_cells {core_inst/riscv_cores[8].core_wrapper/i___6}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A3 I3:A4 I4:A5 I5:A6} [get_cells {core_inst/riscv_cores[8].core_wrapper/i___9}]
set_property LOCK_PINS {I0:A5 I1:A2 I2:A3 I3:A6 I4:A4} [get_cells {core_inst/riscv_cores[8].core_wrapper/riscv_cores[8].pr_wrapper_i_355}]
set_property LOCK_PINS {I0:A5 I1:A2 I2:A3 I3:A4 I4:A6} [get_cells {core_inst/riscv_cores[8].core_wrapper/riscv_cores[8].pr_wrapper_i_356}]
set_property LOCK_PINS {I0:A5 I1:A6} [get_cells {core_inst/riscv_cores[8].core_wrapper/slot_addr_direct.slot_addr_lut_reg_0_7_0_13_i_1}]
set_property LOCK_PINS {I0:A4 I1:A5 I2:A6} [get_cells {core_inst/riscv_cores[8].core_wrapper/wr_addr_reg[0]_i_2}]
set_property LOCK_PINS {I0:A5 I1:A6} [get_cells {core_inst/riscv_cores[8].core_wrapper/slot_addr_direct.slot_hdr_addr_msb_lut_reg_0_7_0_13_i_1}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A3 I3:A4 I4:A5} [get_cells {core_inst/riscv_cores[9].core_wrapper/axis_dma_inst/FSM_sequential_state[1]_i_3__19}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A3 I3:A4 I4:A5 I5:A6} [get_cells {core_inst/riscv_cores[9].core_wrapper/axis_dma_inst/alligned_rd_addr[21]_i_3__8}]
set_property LOCK_PINS {I0:A5 I1:A6} [get_cells {core_inst/riscv_cores[9].core_wrapper/axis_dma_inst/extra_cycle_r_i_1__8}]
set_property LOCK_PINS {I0:A5 I1:A1 I2:A2 I3:A3 I4:A4} [get_cells {core_inst/riscv_cores[9].core_wrapper/axis_dma_inst/wr_data_en_i_1__8}]
set_property LOCK_PINS {I0:A2 I1:A1 I2:A4} [get_cells {core_inst/riscv_cores[9].core_wrapper/axis_dma_inst/wr_first_pkt_i_1__8}]
set_property LOCK_PINS {I0:A4 I1:A5 I2:A6 I3:A1 I4:A2 I5:A3} [get_cells {core_inst/riscv_cores[9].core_wrapper/axis_dma_inst/wr_strb_1[15]_i_2__8}]
set_property LOCK_PINS {I0:A1 I1:A4 I2:A3 I3:A2 I4:A5} [get_cells {core_inst/riscv_cores[9].core_wrapper/dram_loopback_hdr/read_reg_1[127]_i_1__8}]
set_property LOCK_PINS {I0:A6 I1:A1 I2:A2 I3:A3 I4:A4 I5:A5} [get_cells {core_inst/riscv_cores[9].core_wrapper/normal_ctrl_send_fifo.send_ctrl_fifo/sync_fifo_inst/i___10_i_1__8}]
set_property LOCK_PINS {I0:A5 I1:A6} [get_cells {core_inst/riscv_cores[9].core_wrapper/normal_recv_data_fifo.recvd_data_fifo/sync_fifo_inst/m_axis_reg[63]_i_1__26}]
set_property LOCK_PINS {I0:A4 I1:A5 I2:A6} [get_cells {core_inst/riscv_cores[9].core_wrapper/normal_recv_data_fifo.recvd_data_fifo/sync_fifo_inst/m_axis_tvalid_reg_i_1__155}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A6 I3:A3 I4:A4 I5:A5} [get_cells {core_inst/riscv_cores[9].core_wrapper/normal_recv_data_fifo.recvd_data_fifo/sync_fifo_inst/mem_read_data_valid_reg_i_1__58}]
set_property LOCK_PINS {I0:A1 I1:A4 I2:A2 I3:A5 I4:A3} [get_cells {core_inst/riscv_cores[9].core_wrapper/normal_send_data_fifo.send_data_fifo/sync_fifo_inst/i___7_i_1__8}]
set_property LOCK_PINS {I0:A3 I1:A5 I2:A2 I3:A4 I4:A1} [get_cells {core_inst/riscv_cores[9].core_wrapper/normal_send_data_fifo.send_data_fifo/sync_fifo_inst/wr_addr_reg[0]_i_1__77}]
set_property LOCK_PINS {I0:A6 I1:A1 I2:A2 I3:A3 I4:A4 I5:A5} [get_cells {core_inst/riscv_cores[9].core_wrapper/normal_dram_ctrl_send_fifo.send_dram_ctrl_fifo/sync_fifo_inst/mem_reg_0_15_0_13_i_1__44}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A3 I3:A4 I4:A5 I5:A6} [get_cells {core_inst/riscv_cores[9].core_wrapper/normal_dram_ctrl_send_fifo.send_dram_ctrl_fifo/sync_fifo_inst/wr_addr_reg[3]_i_2__20}]
set_property LOCK_PINS {I0:A6 I1:A1 I2:A2 I3:A3 I4:A4 I5:A5} [get_cells {core_inst/riscv_cores[9].core_wrapper/normal_dram_send_fifo.dram_send_fifo/sync_fifo_inst/mem_reg_0_15_0_13_i_1__43}]
set_property LOCK_PINS {I0:A6 I1:A2 I2:A5 I3:A3 I4:A4} [get_cells {core_inst/riscv_cores[9].core_wrapper/normal_dram_send_fifo.dram_send_fifo/sync_fifo_inst/wr_addr_reg[0]_i_1__79}]
set_property LOCK_PINS {I0:A1 I1:A5 I2:A2 I3:A6 I4:A3 I5:A4} [get_cells {core_inst/riscv_cores[9].core_wrapper/normal_dram_send_fifo.dram_send_fifo/sync_fifo_inst/wr_addr_reg[1]_i_1__51}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A3 I3:A4 I4:A5 I5:A6} [get_cells {core_inst/riscv_cores[9].core_wrapper/normal_dram_send_fifo.dram_send_fifo/sync_fifo_inst/wr_addr_reg[3]_i_2__19}]
set_property LOCK_PINS {I0:A1 I1:A5 I2:A2 I3:A6 I4:A3 I5:A4} [get_cells {core_inst/riscv_cores[9].core_wrapper/normal_dram_send_fifo.dram_send_fifo/sync_fifo_inst/wr_ptr_reg[4]_i_2__27}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A3 I3:A4 I4:A6 I5:A5} [get_cells {core_inst/riscv_cores[9].core_wrapper/core_msg_out_fifo/sync_fifo_inst/mem_reg_0_15_0_13_i_1__46}]
set_property LOCK_PINS {I0:A6 I1:A4 I2:A5} [get_cells {core_inst/riscv_cores[9].core_wrapper/core_msg_out_fifo/sync_fifo_inst/wr_addr_reg[0]_i_1__81}]
set_property LOCK_PINS {I0:A2 I1:A5 I2:A3 I3:A4} [get_cells {core_inst/riscv_cores[9].core_wrapper/core_msg_out_fifo/sync_fifo_inst/wr_addr_reg[1]_i_1__53}]
set_property LOCK_PINS {I0:A4 I1:A3 I2:A5 I3:A2 I4:A1} [get_cells {core_inst/riscv_cores[9].core_wrapper/core_msg_out_fifo/sync_fifo_inst/wr_addr_reg[2]_i_1__61}]
set_property LOCK_PINS {I0:A1 I1:A6 I2:A2 I3:A3 I4:A4 I5:A5} [get_cells {core_inst/riscv_cores[9].core_wrapper/core_msg_out_fifo/sync_fifo_inst/wr_addr_reg[3]_i_1__50}]
set_property LOCK_PINS {I0:A1 I1:A6 I2:A2 I3:A3 I4:A4 I5:A5} [get_cells {core_inst/riscv_cores[9].core_wrapper/core_msg_out_fifo/sync_fifo_inst/wr_ptr_reg[4]_i_2__29}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A3 I3:A4 I4:A5 I5:A6} [get_cells {core_inst/riscv_cores[9].core_wrapper/i_}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A3 I3:A4 I4:A5 I5:A6} [get_cells {core_inst/riscv_cores[9].core_wrapper/i___6}]
set_property LOCK_PINS {I0:A1 I1:A2 I2:A3 I3:A4 I4:A5 I5:A6} [get_cells {core_inst/riscv_cores[9].core_wrapper/i___9}]
set_property LOCK_PINS {I0:A5 I1:A2 I2:A3 I3:A6 I4:A4} [get_cells {core_inst/riscv_cores[9].core_wrapper/riscv_cores[9].pr_wrapper_i_355}]
set_property LOCK_PINS {I0:A5 I1:A2 I2:A3 I3:A4 I4:A6} [get_cells {core_inst/riscv_cores[9].core_wrapper/riscv_cores[9].pr_wrapper_i_356}]
set_property LOCK_PINS {I0:A4 I1:A5} [get_cells {core_inst/riscv_cores[9].core_wrapper/slot_addr_direct.slot_addr_lut_reg_0_7_0_13_i_1}]
set_property LOCK_PINS {I0:A4 I1:A5 I2:A6} [get_cells {core_inst/riscv_cores[9].core_wrapper/wr_addr_reg[0]_i_2}]
set_property LOCK_PINS {I0:A5 I1:A4} [get_cells {core_inst/riscv_cores[9].core_wrapper/slot_addr_direct.slot_hdr_addr_msb_lut_reg_0_7_0_13_i_1}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[477]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data0/data_out_reg[12]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[191]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/rd_ptr_reg[1]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[14]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[453]_i_1}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[247]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[131]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[115]_i_2}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[129]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[32]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[32]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[298]}]
set_property BEL E6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_78]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[46]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[233]_i_2}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[307]_i_1}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d1_reg[10]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[22]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[165]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[341]_i_1}]
set_property BEL E6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[410]_i_1}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[195]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[12]}]
set_property BEL G5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[278]_i_2}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[10]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[60]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[9]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[8]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[397]}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[508]_i_1}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[300]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[139]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[34]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d1_reg[2]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_i_7}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[352]_i_2}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_out_reg[5]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[101]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty_reg[4]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[148]_i_2}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[155]_i_2}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[38]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[377]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[386]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[7]}]
set_property BEL BFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync2_reg]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data0/data_out_reg[7]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[175]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/rd_ptr_reg[2]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[15]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/master_watchdog_reg[2]}]
set_property BEL C5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[491]_i_2}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_ena_reg[1]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[42]}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[136]_i_2}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_out_reg[48]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[31]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[54]}]
set_property BEL E5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_79]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[47]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[235]_i_2}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[304]_i_1}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d3_reg[0]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[23]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[167]}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[344]_i_1}]
set_property BEL A5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[412]_i_2}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[194]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[0]}]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[279]_i_1}]
set_property BEL G5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[86]_i_2}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[40]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d4_reg[3]}]
set_property BEL CARRY8 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[8]_i_1}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_out_reg}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[0]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[396]}]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[76]_i_2}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[127]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[162]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[302]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[35]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d1_reg[14]}]
set_property BEL F6LUT [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/sm_reset_rx_timer_clr_i_2]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all[0]_i_1}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[16]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_out_reg[6]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[102]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[262]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[60]}]
set_property BEL G5LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/FSM_sequential_sm_reset_rx[1]_i_1}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[149]_i_1}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[72]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[155]_i_1}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[376]}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty[11]_i_1}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]}]
set_property BEL H5LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__2}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[6]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[475]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data1/data_in_d1_reg[7]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[15]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/rot[1]_i_1}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[18]}]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[493]_i_1}]
set_property BEL E6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_eop[1]_i_6}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[41]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[115]_i_1}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_out_reg[6]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[33]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[47]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[297]}]
set_property BEL A5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_574]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[43]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[234]_i_2}]
set_property BEL C5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[303]_i_2}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[164]}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[340]_i_2}]
set_property BEL F5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[411]_i_2}]
set_property BEL E6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_i_7}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[197]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_9}]
set_property BEL F5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[277]_i_2}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[8]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0/data_out_reg[0]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[421]}]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[508]_i_2}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[288]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[126]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[160]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[32]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d1_reg[12]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[19]}]
set_property BEL D6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_356]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[35]_i_2}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_out_reg[54]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[100]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_ena_reg[1]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[4]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/FSM_sequential_sm_reset_rx[0]_i_1}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/FSM_sequential_sm_reset_all[2]_i_1}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[149]_i_2}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[71]}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[18]_i_1}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/master_watchdog_reg[23]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[379]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[9]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[476]}]
set_property BEL E6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/rot[1]_i_5}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[486]_i_1}]
set_property BEL E5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_eop[1]_i_5}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[104]_i_1}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[147]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[33]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[45]}]
set_property BEL H5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[236]_i_2}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[305]_i_2}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d1_reg[0]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[21]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[175]}]
set_property BEL H5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[342]_i_2}]
set_property BEL A5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[413]_i_2}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_i_4}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[196]}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_8}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[278]_i_1}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[0]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[7]}]
set_property BEL H5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_57]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[398]}]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[507]_i_2}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[287]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[108]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[161]}]
set_property BEL H6LUT [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_i_1__0]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[4]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d1_reg[13]}]
set_property BEL D5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_355]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[359]_i_1}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_out_reg[55]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[105]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[263]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[49]}]
set_property BEL AFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/i_in_sync1_reg]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[14]_i_1}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[54]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[202]_i_2}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[378]}]
set_property BEL G5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_227]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[391]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[8]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[473]}]
set_property BEL E6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/rd_ptr[2]_i_3__0}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[16]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/master_watchdog_reg[4]}]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[494]_i_1}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[238]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[105]_i_2}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[11]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[18]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[18]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[299]}]
set_property BEL H5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_570]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[41]}]
set_property BEL C5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[242]_i_2}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[305]_i_1}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[60]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[153]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[342]_i_1}]
set_property BEL E6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[408]_i_2}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[199]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[11]}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[27]_i_2}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d4_reg[2]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[6]}]
set_property BEL H6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_569]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[395]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[77]_i_1}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[28]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[58]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[112]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[164]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[33]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[31]}]
set_property BEL G5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[354]_i_2}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[10]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[0]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty_reg[7]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[51]}]
set_property BEL H5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[14]_i_2}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[98]}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[157]_i_1}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1/data_out_reg[9]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[41]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[381]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty[10]_i_3}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[10]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[15]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/FSM_sequential_sm_reset_tx[2]_i_3}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[474]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/rd_ptr[2]_i_4}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[1]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/master_watchdog_reg[3]}]
set_property BEL E6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[484]_i_1}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[237]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_out_reg[5]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[17]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[29]}]
set_property BEL C6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_84]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[44]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[233]_i_1}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[301]_i_1}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[152]}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[339]_i_1}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[40]_i_2}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[198]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[20]}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[281]_i_1}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[25]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_out_reg[2]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[5]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[393]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[509]_i_1}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[289]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[57]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_out_reg[3]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[165]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[301]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_i_7}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[33]}]
set_property BEL D5LUT [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/sm_reset_rx_cdr_to_clr_i_2]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[355]_i_1}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[10]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_sync3_reg}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[113]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[264]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[50]}]
set_property BEL DFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/i_in_meta_reg]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[150]_i_1}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[16]_i_1}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1/data_out_reg[8]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[55]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[380]}]
set_property BEL A6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_248]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[0]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[14]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[471]}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/rd_ptr[2]_i_5__0}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[20]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/master_watchdog_reg[5]}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[485]_i_1}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[240]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[129]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[114]_i_2}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[27]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[30]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[296]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[42]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[218]_i_1}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[302]_i_2}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[20]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[154]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[338]_i_2}]
set_property BEL C5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[409]_i_2}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[1]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[10]}]
set_property BEL C5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[279]_i_2}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_out_reg[15]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[4]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[394]}]
set_property BEL C5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[509]_i_2}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[291]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[271]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[420]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[408]}]
set_property BEL EFF [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_i_4}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[49]}]
set_property BEL F5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_175]
set_property BEL H5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[361]_i_2}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[11]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_out_reg[6]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[117]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[265]}]
set_property BEL CFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/i_in_sync3_reg]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[151]_i_2}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[81]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[168]_i_2}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[53]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[383]}]
set_property BEL A5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_237]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[419]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[12]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[472]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data0/data_in_d1_reg[15]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/rd_ptr_reg[0]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[20]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[480]_i_2}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[239]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[132]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[114]_i_1}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[141]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[19]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[2]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[51]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[402]}]
set_property BEL B6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_571]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[40]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[234]_i_1}]
set_property BEL C5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[2]_i_2}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[155]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[33]_i_2}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[411]_i_1}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[19]}]
set_property BEL C5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[8]_i_2}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[27]_i_1}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[31]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_out_reg[1]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[3]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0/data_out_reg[1]}]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[77]_i_2}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[290]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[55]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_out_reg[9]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[163]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[296]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_i_2}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[30]}]
set_property BEL G5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_177]
set_property BEL H6LUT [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/sm_reset_rx_timer_clr_i_1]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[354]_i_1}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_out_reg[7]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[261]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[52]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[150]_i_2}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[189]_i_2}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[39]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[382]}]
set_property BEL B5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_233]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[11]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[9]}]
set_property BEL DFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/i_in_sync3_reg]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[469]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[181]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[18]}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[481]_i_2}]
set_property BEL E6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_eop[1]_i_3}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[140]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[105]_i_1}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[0]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[29]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[61]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[46]}]
set_property BEL B6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_88]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[39]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[219]_i_1}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[29]_i_1}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[148]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[33]_i_1}]
set_property BEL F5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[419]_i_2}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[201]}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_7}]
set_property BEL G5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[281]_i_2}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[84]_i_1}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_out_reg[4]}]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[1]_i_1}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0/data_out_reg[10]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[1]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[415]}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[96]_i_1}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[186]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[53]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[123]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[156]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[38]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[42]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[356]_i_2}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_out_reg[4]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[2]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[267]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[151]_i_1}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[73]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[169]_i_1}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d1_reg[7]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[37]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_eop[2]_i_1}]
set_property BEL D6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_282]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[14]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[470]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data1/data_out_reg[11]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[178]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[19]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[477]_i_2}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_eop[1]_i_2}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[104]_i_2}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[128]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[28]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[300]}]
set_property BEL B5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_7]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[3]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[218]_i_2}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[300]_i_2}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[149]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[336]_i_1}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[408]_i_1}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[200]}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[9]_i_1}]
set_property BEL B5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[273]_i_2}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[3]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_out_reg[5]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[0]_i_1}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_sync1_reg}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[416]}]
set_property BEL C5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[95]_i_2}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[292]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[113]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d2_reg[6]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[157]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[404]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1/data_out_reg[12]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[51]}]
set_property BEL F5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_179]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[429]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[15]}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[357]_i_1}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_out_reg[50]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync3_reg}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[109]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[266]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[57]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[169]_i_2}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1/data_out_reg[5]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[32]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_ena_reg[2]}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_eop[2]_i_6}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[13]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[467]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[177]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[11]}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[47]_i_1}]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_eop[1]_i_1}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[37]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[142]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[135]_i_1}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[10]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[30]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[26]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[37]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[21]_i_1}]
set_property BEL C5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[299]_i_2}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d1_reg[14]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[14]}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[337]_i_2}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[392]_i_2}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[203]}]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[280]_i_1}]
set_property BEL C5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[84]_i_2}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_out_reg[3]}]
set_property BEL BFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_clr_reg]
set_property BEL H5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_566]
set_property BEL E6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[505]_i_2}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[2]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[115]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[154]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[298]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[50]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/wr_ptr_reg[0]}]
set_property BEL B5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_167]
set_property BEL H5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[355]_i_2}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_out_reg[39]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[107]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[268]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[8]}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[16]_i_2}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1/data_out_reg[7]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[34]}]
set_property BEL E6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_eop[2]_i_3}]
set_property BEL A6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_240]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_eop[2]_i_2}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[16]}]
set_property BEL EFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/i_in_out_reg]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[468]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data1/data_out_reg[0]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[17]}]
set_property BEL F5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[498]_i_2}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_eop[1]_i_4}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[161]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[134]_i_2}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_out_reg[55]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[2]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[20]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[301]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[38]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[219]_i_2}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[302]_i_1}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d1_reg[15]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[59]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[150]}]
set_property BEL C5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[334]_i_2}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[409]_i_1}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[202]}]
set_property BEL B5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[280]_i_2}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[85]_i_1}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d4_reg[1]}]
set_property BEL B5LUT [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_clr_i_1]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr[1]_i_1}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[293]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[52]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[117]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[155]}]
set_property BEL C5LUT [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/sm_reset_rx_cdr_to_clr_i_3]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[35]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[428]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[22]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[356]_i_1}]
set_property BEL AFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync1_reg]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_out_reg[49]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[108]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[269]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[170]_i_1}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[16]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1/data_out_reg[6]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_eop[2]_i_2}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[15]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[432]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data1/data_in_d1_reg[8]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/rot[1]_i_8}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[15]}]
set_property BEL H5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[476]_i_2}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty[4]_i_1}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[40]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[160]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[136]_i_1}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[13]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[24]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[10]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[2]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[59]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[220]_i_1}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[2]_i_1}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d1_reg[13]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[146]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[333]_i_1}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[393]_i_2}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[205]}]
set_property BEL E6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[8]_i_1}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[283]_i_1}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[42]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_out_reg[7]}]
set_property BEL DFF [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_reg]
set_property BEL D5LUT [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_sat_i_1]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[419]}]
set_property BEL A5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[78]_i_2}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[295]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[54]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[12]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[159]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[303]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[37]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[361]_i_1}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_out_reg[52]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_sync2_reg}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[103]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[270]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[7]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[0]_i_1}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_eop[0]_i_2}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[170]_i_2}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1/data_out_reg[15]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/master_watchdog_reg[0]}]
set_property BEL F5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_eop[2]_i_5}]
set_property BEL A5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_287]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt[1]_i_1}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[18]}]
set_property BEL CFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/i_in_sync2_reg]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[433]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[22]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[474]_i_1}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_eop_reg[1]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[135]_i_2}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[140]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[25]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[48]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[36]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[21]_i_2}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[297]_i_1}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[145]}]
set_property BEL H5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[335]_i_2}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[393]_i_1}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[204]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[7]_i_1}]
set_property BEL G5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[283]_i_2}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[85]_i_2}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[43]}]
set_property BEL D5LUT [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_i_3]
set_property BEL H5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_570]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[420]}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[78]_i_1}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[294]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[56]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[13]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[15]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[304]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[36]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[358]_i_1}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_out_reg[53]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[104]}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty[7]_i_2}]
set_property BEL EFF [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/i_in_out_reg]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[0]_i_2}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[171]_i_1}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1/data_out_reg[14]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_eop[2]_i_4}]
set_property BEL G5LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[3]_i_2}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[17]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data0/data_out_reg[13]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[13]}]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[498]_i_1}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty[4]_i_3}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[1]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[22]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[11]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[29]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[55]}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[220]_i_2}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[296]_i_2}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[58]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[147]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[332]_i_2}]
set_property BEL B5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[394]_i_2}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[207]}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[282]_i_1}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[41]}]
set_property BEL D6LUT [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_i_2]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[417]}]
set_property BEL A5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[506]_i_2}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[411]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[10]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[158]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[410]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1/data_out_reg[2]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[37]}]
set_property BEL BFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/i_in_sync2_reg]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[18]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[331]_i_1}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_out_reg[51]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[29]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[271]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[100]_i_1}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[55]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[171]_i_2}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1/data_out_reg[4]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/master_watchdog_reg[27]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[35]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_eop_reg[2]}]
set_property BEL E6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_244]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[15]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[431]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data1/data_in_d1_reg[9]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[176]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[10]}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[472]_i_1}]
set_property BEL E6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty[4]_i_2}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_out_reg[39]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[23]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[45]}]
set_property BEL D5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_99]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[58]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[221]_i_2}]
set_property BEL G5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[298]_i_2}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d1_reg[12]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[151]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[337]_i_1}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[394]_i_1}]
set_property BEL H5LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__2}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[206]}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[6]_i_1}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[282]_i_2}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[86]_i_1}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_out_reg[6]}]
set_property BEL D6LUT [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_i_1]
set_property BEL B6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_575]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_ctr_reg[2]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[418]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[95]_i_1}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[187]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d2_reg[7]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[436]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[300]}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/FSM_sequential_sm_reset_rx[2]_i_5}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[36]}]
set_property BEL AFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/i_in_sync1_reg]
set_property BEL C5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[357]_i_2}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_out_reg[5]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[106]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[272]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[102]_i_2}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[199]_i_1}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1/data_out_reg[3]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[36]}]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_eop[2]_i_6}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty_reg[9]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[11]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[19]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[438]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data0/data_out_reg[6]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[0]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[473]_i_1}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[242]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[10]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[149]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[1]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[7]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[50]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[60]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[222]_i_1}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[298]_i_1}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d3_reg[11]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[47]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[168]}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[334]_i_1}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[395]_i_2}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]_i_1}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[209]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[26]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[285]_i_1}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[8]_i_1}]
set_property BEL CFF [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_sat_reg]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty[11]_i_1}]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[7]_i_2}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[285]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[143]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[2]}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/FSM_sequential_sm_reset_tx[2]_i_5}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1/data_out_reg[1]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[46]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[21]}]
set_property BEL D5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_369]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[387]_i_1}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[132]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[120]}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty[4]_i_3}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[38]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[100]_i_2}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[93]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[198]_i_2}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1/data_out_reg[12]}]
set_property BEL CARRY8 [get_cells {qsfp1_cmac_inst/inst/master_watchdog_reg[0]_i_2}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[351]}]
set_property BEL C6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_28]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]_i_1}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[14]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[338]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[28]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[439]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data0/data_out_reg[11]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[7]}]
set_property BEL F5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_85]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[475]_i_1}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[241]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[36]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[11]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[139]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[13]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[63]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[58]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[305]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[61]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[221]_i_1}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[294]_i_1}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d2_reg[14]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[61]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[157]}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[330]_i_1}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[395]_i_1}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt[1]_i_1}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[208]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[25]}]
set_property BEL H5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[285]_i_2}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[30]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[43]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_out_reg[12]}]
set_property BEL B5LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[7]_i_1}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[6]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty[11]_i_2}]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[7]_i_1}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[302]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[144]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[305]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[25]}]
set_property BEL D6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_368]
set_property BEL E5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[362]_i_2}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[133]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[111]}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty[7]_i_3}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[39]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[101]_i_1}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[84]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[198]_i_1}]
set_property BEL EFF [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_out_reg]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1/data_out_reg[1]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/master_watchdog_reg[10]}]
set_property BEL B6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_256]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[412]}]
set_property BEL AFF2 [get_cells qsfp0_cmac_inst/inst/cmac_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]_i_2}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[1]}]
set_property BEL B5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_487]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[5]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[436]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data0/data_in_d1_reg[14]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[12]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/master_watchdog_reg[27]}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[471]_i_2}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[244]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[38]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[145]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[21]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[59]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[223]_i_1}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[293]_i_2}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d3_reg[13]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[275]}]
set_property BEL H5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[32]_i_2}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[396]_i_1}]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_i_1__2}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[212]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[27]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[284]_i_1}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_out_reg[13]}]
set_property BEL A5LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[6]_i_2}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_meta_reg}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty[10]_i_3}]
set_property BEL B5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[79]_i_2}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[280]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[16]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[307]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1/data_out_reg[0]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[44]}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/wr_ptr[2]_i_5}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[20]}]
set_property BEL D6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_370]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[358]_i_2}]
set_property BEL CFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync3_reg]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[130]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[126]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[188]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_txresetdone_inst/i_in_sync3_reg}]
set_property BEL DFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/i_in_meta_reg]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[103]_i_1}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[91]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[190]_i_2}]
set_property BEL EFF [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1/data_out_reg[2]}]
set_property BEL CARRY8 [get_cells {qsfp1_cmac_inst/inst/master_watchdog_reg[24]_i_1}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[359]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[409]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[17]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[340]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[22]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[437]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[9]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/master_watchdog_reg[26]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[455]_i_1}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[243]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[0]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[148]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[20]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[57]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[304]}]
set_property BEL G5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_9]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[5]}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[222]_i_2}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[295]_i_2}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d3_reg[12]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[166]}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[331]_i_2}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[397]_i_1}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[20]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[14]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[284]_i_2}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[32]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_out_reg[11]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[6]_i_1}]
set_property BEL D6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_571]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr_reg[2]}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[79]_i_1}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[286]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[141]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[29]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1/data_out_reg[10]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[45]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/wr_ptr_reg[1]}]
set_property BEL F6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_176]
set_property BEL E5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_37]
set_property BEL H5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[331]_i_2}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[131]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_sync1_reg}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty[7]_i_4}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[42]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst/i_in_out_reg}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[101]_i_2}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[189]_i_1}]
set_property BEL AFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync1_reg]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1/data_out_reg[13]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[358]}]
set_property BEL B6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_286]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[407]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[16]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[341]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[60]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[434]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data0/data_out_reg[0]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[6]}]
set_property BEL C5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[450]_i_2}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[250]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[143]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[24]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[32]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[13]}]
set_property BEL E6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_62]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[57]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[224]_i_1}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[295]_i_1}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[16]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[331]_i_1}]
set_property BEL C5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[397]_i_2}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[211]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[22]}]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[286]_i_2}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[56]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[5]_i_1}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0/data_out_reg[11]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_sync2_reg}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty[9]_i_5}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[510]_i_1}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[265]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[142]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[409]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[43]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0/data_out_reg[11]}]
set_property BEL C5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_365]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[350]_i_1}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[134]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[12]}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty[5]_i_2}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[43]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[102]_i_1}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[43]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[174]_i_1}]
set_property BEL E6LUT [get_cells qsfp1_cmac_inst/inst/cmac_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst_i_2]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1/data_out_reg[0]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[0]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[344]}]
set_property BEL B5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_255]
set_property BEL C5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty[9]_i_2}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[19]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[26]}]
set_property BEL AFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/i_in_sync1_reg]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[435]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data0/data_in_d1_reg[9]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[166]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[61]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/master_watchdog_reg[28]}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[455]_i_2}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[249]}]
set_property BEL H6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_559]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[144]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[25]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[14]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[303]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[58]}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[223]_i_2}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[291]_i_2}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[29]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[160]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[328]_i_1}]
set_property BEL G5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[396]_i_2}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[210]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[13]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[287]_i_1}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[40]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d4_reg[8]}]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[4]_i_1}]
set_property BEL C5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty[9]_i_2}]
set_property BEL B5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[510]_i_2}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[282]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d3_reg[1]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[146]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[34]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[34]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/rot[1]_i_4}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0/data_out_reg[1]}]
set_property BEL G6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_364]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[351]_i_1}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[135]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[127]}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty[7]_i_5}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[41]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[103]_i_2}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_eop[0]_i_1}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[161]_i_1}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/rd_ptr[0]_i_1__1}]
set_property BEL BFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/master_watchdog_reg[28]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[10]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[401]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[18]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[33]}]
set_property BEL C6LUT [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/sm_reset_rx_cdr_to_clr_i_1]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[463]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data0/data_in_d1_reg[8]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[8]}]
set_property BEL G5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[454]_i_2}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[231]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[12]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[19]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[5]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[55]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[225]_i_1}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[291]_i_1}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[173]}]
set_property BEL G5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[327]_i_2}]
set_property BEL C5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[398]_i_2}]
set_property BEL G5LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt[3]_i_2}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[214]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[24]}]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[286]_i_1}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[270]_i_1}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[34]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[44]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_out_reg[0]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[3]_i_1}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[4]}]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty[8]_i_1}]
set_property BEL F5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[511]_i_2}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[281]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[114]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[131]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[306]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1/data_out_reg[11]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[41]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0/data_out_reg[0]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]}]
set_property BEL D5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_367]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[353]_i_1}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_in_d1_reg[17]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[125]}]
set_property BEL H5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty[5]_i_4}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[45]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[104]_i_1}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[46]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[161]_i_2}]
set_property BEL F6LUT [get_cells qsfp1_cmac_inst/inst/cmac_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst_i_1]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1/data_out_reg[11]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[11]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[356]}]
set_property BEL B5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_251]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty[8]_i_3}]
set_property BEL H5LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_i_1__0}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[20]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[30]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[464]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[63]}]
set_property BEL C5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[458]_i_2}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[251]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[39]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_out_reg[49]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[23]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[62]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[302]}]
set_property BEL A5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_89]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[56]}]
set_property BEL E6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[224]_i_2}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[292]_i_2}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[159]}]
set_property BEL C5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[329]_i_2}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[398]_i_1}]
set_property BEL H5LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]_i_2}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[213]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[23]}]
set_property BEL C5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[287]_i_2}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[266]_i_1}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[45]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_out_reg[10]}]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[2]_i_1}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[2]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[385]}]
set_property BEL A5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[81]_i_2}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[299]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[145]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[308]}]
set_property BEL AFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync1_reg]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[42]}]
set_property BEL F6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_156]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0/data_out_reg[10]}]
set_property BEL C6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_366]
set_property BEL B5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[353]_i_2}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_in_d1_reg[18]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[124]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty_reg[5]}]
set_property BEL AFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/i_in_meta_reg]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[104]_i_2}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[42]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[162]_i_1}]
set_property BEL AFF2 [get_cells qsfp1_cmac_inst/inst/cmac_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1/data_out_reg[10]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[16]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[345]}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty[9]_i_1}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[0]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[1]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[31]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[461]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[160]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[17]}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[456]_i_1}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[234]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[106]_i_1}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_out_reg[51]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[14]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[32]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[12]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[53]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[226]_i_1}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[292]_i_1}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d1_reg[5]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[5]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[176]}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[329]_i_1}]
set_property BEL H5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[399]_i_2}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[216]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[18]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[288]_i_2}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[46]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_out_reg[14]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[3]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0/data_out_reg[4]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[3]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[411]}]
set_property BEL G5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[50]_i_2}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[284]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[61]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[168]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[38]}]
set_property BEL D5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_361]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[350]_i_2}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[11]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty_reg[6]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[37]}]
set_property BEL D6LUT [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/txuserrdy_out_i_1]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[105]_i_1}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[60]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[173]_i_2}]
set_property BEL BUFG_GT [get_cells qsfp1_cmac_inst/inst/cmac_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst]
set_property BEL C6LUT [get_cells qsfp1_cmac_inst/inst/master_watchdog_barking_i_4]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[355]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[397]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[21]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[462]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data0/data_in_d1_reg[5]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[457]_i_1}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[233]}]
set_property BEL GTYE4_COMMON [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[35].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_out_reg[50]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[26]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[31]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[308]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[54]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[225]_i_2}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[309]_i_1}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d1_reg[2]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[2]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[162]}]
set_property BEL C5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[325]_i_2}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[399]_i_1}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[215]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[30]}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[289]_i_1}]
set_property BEL C5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[269]_i_2}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[26]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[53]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[2]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0/data_out_reg[12]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[422]}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[80]_i_1}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[283]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[60]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[167]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[315]}]
set_property BEL FFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/i_in_sync2_reg]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[2]}]
set_property BEL G6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_172]
set_property BEL C6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_360]
set_property BEL C5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[351]_i_2}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[128]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[116]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[256]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[53]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[105]_i_2}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[48]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[162]_i_2}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d1_reg[13]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/master_watchdog_reg[24]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[357]}]
set_property BEL G5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_271]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl0/data_out_reg[1]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[10]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[24]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[21]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[459]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[21]}]
set_property BEL E6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[45]_i_1}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[236]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[35]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[106]_i_2}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_out_reg[4]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[16]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[30]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[56]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[51]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[227]_i_1}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[276]_i_2}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d1_reg[1]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[171]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[325]_i_1}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[39]_i_2}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[218]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[1]}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[288]_i_1}]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[266]_i_2}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[2]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[52]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d4_reg[9]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[1]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr_reg[1]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[413]}]
set_property BEL E6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[511]_i_1}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[260]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[5]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[166]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[40]}]
set_property BEL GFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/i_in_sync3_reg]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[27]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]}]
set_property BEL G5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_363]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[35]_i_1}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[0]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_out_reg[52]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[115]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty[6]_i_1}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst/i_in_sync1_reg}]
set_property BEL CFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/i_in_sync3_reg]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[106]_i_1}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[59]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[163]_i_1}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[371]}]
set_property BEL H5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_261]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[418]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_i_1}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[16]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[460]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[16]}]
set_property BEL EFF2 [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_cmac_cdc_sync_core_drp_reset_rx_clk/s_out_d3_reg]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[457]_i_2}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[235]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[107]_i_2}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[146]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[15]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[307]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[52]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[226]_i_2}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[276]_i_1}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[63]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[161]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[326]_i_2}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[39]_i_1}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[217]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[19]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[274]_i_1}]
set_property BEL A5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[267]_i_2}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[37]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[0]}]
set_property BEL C5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_67]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[412]}]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[50]_i_1}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[184]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[59]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d2_reg[5]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[12]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[387]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[29]}]
set_property BEL D6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_362]
set_property BEL H5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[334]_i_2}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_in_d1_reg[0]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[112]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[257]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[35]}]
set_property BEL BFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/i_in_sync2_reg]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[106]_i_2}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[182]_i_2}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[343]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl0/data_out_reg[20]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[1]_i_1}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[22]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[466]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[60]}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[454]_i_1}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[255]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[108]_i_1}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_out_reg[49]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[23]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[29]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[53]}]
set_property BEL B5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_85]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[4]}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[228]_i_1}]
set_property BEL H5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[277]_i_2}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d2_reg[8]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[163]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[326]_i_1}]
set_property BEL C5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[3]_i_2}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_i_2}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[21]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[29]}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[274]_i_2}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[26]_i_1}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[28]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[48]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_4}]
set_property BEL D6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_64]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty[10]_i_2}]
set_property BEL C5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[80]_i_2}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[264]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[13]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[309]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[3]}]
set_property BEL D6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_154]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d1_reg[1]}]
set_property BEL C6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_358]
set_property BEL E6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[360]_i_1}]
set_property BEL DFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_meta_reg]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_out_reg[48]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[114]}]
set_property BEL E6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_eop[1]_i_4}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[36]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[107]_i_1}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[13]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[77]}]
set_property BEL C5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[18]_i_2}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/master_watchdog_reg[11]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[373]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[25]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[458]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[11]}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[452]_i_2}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[245]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[3]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[35].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/rst_in_meta_i_1__4}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[107]_i_1}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_in_d1_reg[35]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[22]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[2]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[55]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[309]}]
set_property BEL B5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_576]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[50]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[227]_i_2}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[277]_i_1}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d1_reg[11]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[170]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[345]_i_1}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[3]_i_1}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[219]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[28]}]
set_property BEL H5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[28]_i_2}]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[268]_i_1}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[29]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[50]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d4_reg[4]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_3}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[409]}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[511]_i_3}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[25]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[130]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[28]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/wr_ptr_reg[2]}]
set_property BEL C5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_357]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[332]_i_1}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_in_d1_reg[16]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[6]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[258]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[48]}]
set_property BEL AFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/i_in_sync1_reg]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[107]_i_2}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[67]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[172]_i_1}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[372]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl0/data_out_reg[23]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[23]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[430]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data0/data_out_reg[9]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[14]}]
set_property BEL GFF [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_cmac_cdc_sync_core_drp_reset_rx_clk/s_out_d4_reg]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[453]_i_2}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[232]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[146]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[109]_i_1}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_out_reg[3]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[25]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[27]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[34]}]
set_property BEL F6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_60]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[48]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[229]_i_1}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[278]_i_2}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d2_reg[15]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[24]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[172]}]
set_property BEL G5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[362]_i_2}]
set_property BEL E6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[400]_i_2}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[222]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[15]}]
set_property BEL C5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[289]_i_2}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[267]_i_1}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[51]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d4_reg[6]}]
set_property BEL C5LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_2}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[410]}]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[511]_i_4}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[262]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[140]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[36]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[47]}]
set_property BEL G6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_36]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[352]_i_1}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[129]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[110]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[259]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[3]}]
set_property BEL EFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/i_in_out_reg]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[108]_i_1}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[75]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[172]_i_2}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/master_watchdog_reg[25]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[375]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[27]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[510]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data0/data_in_d1_reg[4]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[12]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[459]_i_1}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[246]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[108]_i_2}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[142]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[24]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[28]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[52]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[306]}]
set_property BEL D6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_6]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[49]}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[228]_i_2}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[278]_i_1}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_out_reg[9]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d2_reg[9]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[25]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[158]}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[362]_i_1}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[400]_i_1}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[220]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[2]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[28]_i_1}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[269]_i_1}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[27]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[47]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d4_reg[7]}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0/data_out_reg[5]}]
set_property BEL F6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_6]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_sync3_reg}]
set_property BEL E6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[81]_i_1}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[263]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[169]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[35]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[48]}]
set_property BEL B5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_159]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/FSM_sequential_sm_reset_tx[2]_i_5}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[17]}]
set_property BEL C5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_359]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[330]_i_1}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[12]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[70]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[260]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[40]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[113]_i_1}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[12]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[173]_i_1}]
set_property BEL E6LUT [get_cells qsfp1_cmac_inst/inst/master_watchdog_barking_i_6]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[374]}]
set_property BEL B5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_275]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[400]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl0/data_out_reg[2]}]
set_property BEL H5LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[26]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[454]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[174]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[62]}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[459]_i_2}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[188]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[109]_i_2}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[45]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_out_reg[52]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[33]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[37]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[61]}]
set_property BEL B5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_65]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[17]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[22]_i_1}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[27]_i_2}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d1_reg[4]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[294]}]
set_property BEL C5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[363]_i_2}]
set_property BEL H5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[401]_i_2}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[2]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[290]_i_2}]
set_property BEL H5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[268]_i_2}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[12]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[35]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_out_reg[8]}]
set_property BEL CFF [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_sat_reg]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0/data_out_reg[14]}]
set_property BEL G5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[98]_i_2}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[259]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_out_reg[4]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[428]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[314]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[39]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0/data_out_reg[7]}]
set_property BEL E5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_383]
set_property BEL C5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[333]_i_2}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[150]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[121]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[250]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[113]_i_2}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[68]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[174]_i_2}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[13]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d1_reg[2]}]
set_property BEL H6LUT [get_cells qsfp1_cmac_inst/inst/master_watchdog_barking_i_5]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[33]}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty[11]_i_2}]
set_property BEL BFF2 [get_cells qsfp0_cmac_inst/inst/cmac_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[29]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[27]}]
set_property BEL CFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/i_in_sync3_reg]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[455]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data0/data_in_d1_reg[0]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[9]}]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[489]_i_2}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[204]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[110]_i_2}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[9]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_out_reg[7]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[38]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[15]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[312]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[18]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[229]_i_2}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[279]_i_1}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[276]}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[363]_i_1}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[401]_i_1}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[221]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[291]_i_1}]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[26]_i_2}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[49]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_out_reg[9]}]
set_property BEL C6LUT [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_sat_i_1]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_ctr_reg[1]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[429]}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[506]_i_1}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[261]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d3_reg[0]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[183]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3/data_out_reg[15]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[3]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[49]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0/data_out_reg[8]}]
set_property BEL C6LUT [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/sm_reset_tx_timer_clr_i_1]
set_property BEL F6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_382]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[333]_i_1}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[152]}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_eop[1]_i_5}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[114]_i_1}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[33]}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[175]_i_1}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/axis_tkeep[63]_i_13}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d1_reg[12]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/master_watchdog_reg[12]}]
set_property BEL E5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_249]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl0/data_out_reg[19]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[28]}]
set_property BEL AFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/i_in_sync1_reg]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[452]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data0/data_in_d1_reg[3]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[190]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/axis_tkeep[15]_i_1}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[10]}]
set_property BEL C5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[44]_i_2}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[210]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[152]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[10]_i_2}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_out_reg[48]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[31]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[35]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[14]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[230]_i_1}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[27]_i_1}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d2_reg[2]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[39]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[8]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[364]_i_2}]
set_property BEL B5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[402]_i_2}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[29]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[31]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[292]_i_1}]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[265]_i_2}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[13]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[4]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d4_reg[5]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[9]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0/data_out_reg[13]}]
set_property BEL G6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_60]
set_property BEL C6LUT [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_ctr0]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[408]}]
set_property BEL C5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[505]_i_3}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[29]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[153]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3/data_out_reg[4]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[1]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[46]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0/data_out_reg[4]}]
set_property BEL D6LUT [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/gttxreset_out_i_1]
set_property BEL H5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_385]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[342]_i_2}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[14]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[45]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[187]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[114]_i_2}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_eop_reg[0]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[153]_i_1}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/master_watchdog_reg[26]}]
set_property BEL A6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_238]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[420]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_i_2}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[30]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[24]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[453]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[165]}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/axis_tkeep[31]_i_1}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[0]}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[458]_i_1}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[191]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[10]_i_1}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[44]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[131]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[32]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[36]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[311]}]
set_property BEL E6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_72]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[16]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[22]_i_2}]
set_property BEL H5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[279]_i_2}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[140]}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[364]_i_1}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[402]_i_1}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[290]_i_1}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[14]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[39]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[8]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0/data_out_reg[2]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[428]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[298]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[182]}]
set_property BEL EFF [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/i_in_out_reg]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3/data_out_reg[5]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[20]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0/data_out_reg[6]}]
set_property BEL F6LUT [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/sm_reset_tx_timer_clr_i_2]
set_property BEL E6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_384]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[334]_i_1}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_out_reg[3]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[44]}]
set_property BEL B5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_eop[1]_i_6}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[115]_i_1}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[190]_i_1}]
set_property BEL DFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_meta_reg]
set_property BEL F6LUT [get_cells qsfp1_cmac_inst/inst/master_watchdog_barking_i_3]
set_property BEL B6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_234]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl0/data_out_reg[38]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_i_7}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[2]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[29]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[450]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[6]}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[470]_i_2}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[184]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[150]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[111]_i_1}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[29]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_in_d1_reg[36]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[36]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[54]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[15]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[231]_i_1}]
set_property BEL C5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[280]_i_2}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[180]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[366]_i_2}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[403]_i_2}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[280]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[292]_i_2}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[23]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[42]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[7]}]
set_property BEL C6LUT [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_sat_i_1]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[97]_i_1}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[297]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d3_reg[11]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[186]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[312]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[52]}]
set_property BEL C5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_165]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[47]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[25]}]
set_property BEL E6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_38]
set_property BEL G5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[359]_i_2}]
set_property BEL BFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync2_reg]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_out_reg[49]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[46]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[252]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[34]}]
set_property BEL BFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/i_in_sync2_reg]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[115]_i_2}]
set_property BEL H6LUT [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_i_1]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d1_reg[1]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[29]}]
set_property BEL H5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_267]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[390]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[31]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[451]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[18]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[63]}]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[471]_i_1}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[214]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[110]_i_1}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[12]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_out_reg[16]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[37]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[310]}]
set_property BEL E5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_77]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[13]}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[230]_i_2}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[280]_i_1}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d1_reg[3]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[181]}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[365]_i_1}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[403]_i_1}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[24]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[293]_i_1}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[38]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[38]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[6]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[407]}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[98]_i_1}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[308]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d3_reg[10]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[187]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[30]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[424]}]
set_property BEL D6LUT [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/gtwiz_reset_tx_done_int_i_1]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[19]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[45]}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]_i_2}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[24]}]
set_property BEL G5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_379]
set_property BEL C5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[360]_i_2}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[147]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_eop_reg[1]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[23]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[116]_i_1}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[11]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[39]}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[1]_i_1}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d1_reg[11]}]
set_property BEL F6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_230]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl0/data_out_reg[22]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[33]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[448]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[8]}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[4]_i_1}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[196]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[112]_i_1}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_out_reg[3]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[34]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[9]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[37]}]
set_property BEL H6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_96]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[11]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[1]_i_1}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[281]_i_2}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[144]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[366]_i_1}]
set_property BEL F5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[404]_i_2}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[299]}]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[291]_i_2}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[33]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[3]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr_reg[0]}]
set_property BEL H5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[96]_i_2}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[309]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[184]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[419]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[42]}]
set_property BEL F5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_381]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[332]_i_2}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[48]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[254]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[62]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[116]_i_2}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[38]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[19]_i_1}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/master_watchdog_reg[14]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[51]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[349]}]
set_property BEL C6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_274]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[415]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[34]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[1]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[449]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[7]}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[49]_i_1}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[262]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[159]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[111]_i_2}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[43]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[12]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[35]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[36]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[30]}]
set_property BEL G6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_92]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[12]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[231]_i_2}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[281]_i_1}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[143]}]
set_property BEL C5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[365]_i_2}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[404]_i_1}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[298]}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[275]_i_1}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[41]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[4]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[414]}]
set_property BEL B5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[97]_i_2}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[183]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[8]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d2_reg[9]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[185]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[311]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[40]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[44]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0/data_out_reg[9]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d1_reg[11]}]
set_property BEL G6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_380]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[342]_i_1}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_out_reg[4]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[47]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty[4]_i_1}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[117]_i_1}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_eop[0]_i_9}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[156]_i_1}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/rd_ptr[2]_i_4__2}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d1_reg[0]}]
set_property BEL D6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_266]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl0/data_out_reg[36]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[32]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[336]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[446]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data0/data_in_d1_reg[7]}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/axis_tkeep[63]_i_22}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[58]}]
set_property BEL G5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[49]_i_2}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[229]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[113]_i_1}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[24]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[133]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[27]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[1]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[60]}]
set_property BEL B5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_572]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[0]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[200]_i_1}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[282]_i_2}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[62]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[17]}]
set_property BEL G5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[367]_i_2}]
set_property BEL G5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[405]_i_2}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[27]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[37]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[294]_i_2}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[1]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr_reg[1]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0/data_out_reg[3]}]
set_property BEL C5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[82]_i_2}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[307]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[63]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[120]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[149]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[37]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[427]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[2]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/rd_ptr_reg[2]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0/data_out_reg[13]}]
set_property BEL A6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_376]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[366]_i_1}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_out_reg[53]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty[5]_i_1}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[46]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[117]_i_2}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[64]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[199]_i_2}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/rd_ptr[1]_i_1}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[348]}]
set_property BEL A6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_288]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[36]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[447]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[277]}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/axis_tkeep[63]_i_3}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[57]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[451]_i_2}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[198]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[112]_i_2}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[25]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_out_reg[39]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[28]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[33]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[50]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[316]}]
set_property BEL C5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_550]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[10]}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[1]_i_2}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[282]_i_1}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[174]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[367]_i_1}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[405]_i_1}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[279]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[36]}]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[295]_i_1}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[18]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr_reg[0]}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_ctr[2]_i_1}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[390]}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[83]_i_1}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[306]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[11]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d2_reg[8]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[132]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[313]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[428]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[24]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[447]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0/data_out_reg[2]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d1_reg[0]}]
set_property BEL A5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_375]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[364]_i_2}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[15]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_out_reg[54]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[11]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty[4]_i_2}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[44]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[118]_i_1}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[179]_i_1}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/rd_ptr_reg[1]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[350]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl0/data_out_reg[17]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[35]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[18]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[444]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[167]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/rd_ptr[2]_i_1}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[62]}]
set_property BEL B6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_88]
set_property BEL H5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[48]_i_2}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[248]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[101]_i_2}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[13]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[130]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[26]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[35]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[19]}]
set_property BEL A6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_553]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[8]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[202]_i_1}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[283]_i_2}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[31]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[15]}]
set_property BEL H5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[368]_i_2}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[375]_i_1}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[238]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[21]}]
set_property BEL H5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[293]_i_2}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[54]}]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr[2]_i_1}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[9]_i_3}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty[11]_i_3}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[507]_i_1}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[305]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[125]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[147]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[310]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[425]}]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]_i_2}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[22]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/rd_ptr[2]_i_3__1}]
set_property BEL G6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_164]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0/data_out_reg[12]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d1_reg[10]}]
set_property BEL H6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_378]
set_property BEL C5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[365]_i_2}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[19]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[136]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[40]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty[5]_i_3}]
set_property BEL CFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_sync2_reg]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[118]_i_2}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[163]_i_2}]
set_property BEL BFF2 [get_cells qsfp1_cmac_inst/inst/cmac_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg]
set_property BEL F5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_245]
set_property BEL E6LUT [get_cells qsfp0_cmac_inst/inst/cmac_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst_i_2]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[38]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[58]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[445]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data0/data_in_d1_reg[6]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[278]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/axis_tvalid_i_1}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[61]}]
set_property BEL F5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[494]_i_2}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[252]}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[113]_i_2}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[21]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_out_reg[50]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[0]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[34]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[6]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[315]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[9]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[200]_i_2}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[283]_i_1}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d4_reg[0]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[169]}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[368]_i_1}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[406]_i_1}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[237]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[38]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[294]_i_1}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr[1]_i_1}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0/data_out_reg[15]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst/i_in_sync2_reg}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[82]_i_1}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[304]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[6]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[102]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[148]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[416]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[426]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[26]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[446]}]
set_property BEL H5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_377]
set_property BEL C5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[32]_i_2}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[18]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[137]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[10]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty[5]_i_5}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[47]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[119]_i_1}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[87]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[164]_i_1}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d1_reg[10]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[30]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].axis_tready_i_reg}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl0/data_out_reg[34]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[37]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[20]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/FSM_sequential_sm_reset_rx[2]_i_4}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[442]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[19]}]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/axis_tkeep[47]_i_1}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[54]}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[495]_i_1}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[194]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[34]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[100]_i_2}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[19]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[132]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[6]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[35]}]
set_property BEL C6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_563]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[6]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[201]_i_2}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[284]_i_2}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[28]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[156]}]
set_property BEL A5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[369]_i_2}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[376]_i_1}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[23]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[33]}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[296]_i_1}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[19]}]
set_property BEL C5LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr[0]_i_1}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2/data_out_reg[10]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst/i_in_sync3_reg}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[386]}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[84]_i_1}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[27]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[9]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[111]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[151]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[42]}]
set_property BEL D6LUT [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/gttxreset_out_i_1]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3/data_out_reg[6]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[23]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0/data_out_reg[3]}]
set_property BEL HFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/i_in_meta_reg]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[13]}]
set_property BEL C6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_372]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[364]_i_1}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_out_reg[55]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[42]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[176]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[119]_i_2}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[28]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[164]_i_2}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[387]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[3]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[339]}]
set_property BEL B6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_488]
set_property BEL G5LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/FSM_sequential_sm_reset_tx[1]_i_1}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[443]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[169]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/axis_tkeep[63]_i_10}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[53]}]
set_property BEL G5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[492]_i_2}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[193]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[102]_i_1}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/master_watchdog[24]_i_5}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[12]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_out_reg[38]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[30]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[4]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[314]}]
set_property BEL A5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_556]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[7]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[201]_i_1}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[284]_i_1}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[30]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[177]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[369]_i_1}]
set_property BEL G5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[375]_i_2}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[239]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[32]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[296]_i_2}]
set_property BEL C6LUT [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr0]
set_property BEL A5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_574]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst/i_in_out_reg}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[423]}]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[85]_i_1}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[303]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[106]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[152]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[318]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[432]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[21]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[445]}]
set_property BEL C5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_371]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[363]_i_1}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_out_reg[51]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[41]}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty[6]_i_2}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[56]}]
set_property BEL BFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_sync1_reg]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[11]_i_1}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_ena[0]_i_1}]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[175]_i_2}]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/master_watchdog[0]_i_10}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[346]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty[11]_i_3}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl0/data_out_reg[21]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[39]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[337]}]
set_property BEL C6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_486]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[440]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[1]}]
set_property BEL E5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/axis_tkeep[63]_i_1_rewire}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[56]}]
set_property BEL F6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_86]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[493]_i_2}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[195]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[33]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[102]_i_2}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[16]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_out_reg[54]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[29]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[31]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[59]}]
set_property BEL B5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_568]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[62]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[203]_i_1}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[285]_i_2}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d3_reg[10]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[26]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[178]}]
set_property BEL H5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[36]_i_2}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[376]_i_3}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[241]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[35]}]
set_property BEL H5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[295]_i_2}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[17]}]
set_property BEL A6LUT [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tlast_i_10]
set_property BEL DFF [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg]
set_property BEL A6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_573]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[9]_i_4}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[391]}]
set_property BEL C5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[84]_i_2}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[278]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[14]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[297]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[430]}]
set_property BEL DFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_meta_reg]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[30]}]
set_property BEL G5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_163]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0/data_out_reg[14]}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_i_1__1}]
set_property BEL B6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_374]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[365]_i_1}]
set_property BEL EFF [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_out_reg]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[14]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[148]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[32]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty[6]_i_3}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[61]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[11]_i_2}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[27]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[176]_i_1}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[12]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/master_watchdog_reg[4]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[352]}]
set_property BEL G5LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt[3]_i_2}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[41]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[334]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[17]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[441]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data0/data_out_reg[10]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[163]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/rd_ptr[1]_i_1__0}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[55]}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[491]_i_1}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[192]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[103]_i_1}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[18]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_out_reg[4]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[2]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[34]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[49]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[313]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[63]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[202]_i_2}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[285]_i_1}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d1_reg[3]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[27]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[179]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[36]_i_1}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[376]_i_2}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[240]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[34]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[297]_i_1}]
set_property BEL D6LUT [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_i_4]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2/data_out_reg[0]}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty[9]_i_4}]
set_property BEL F5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[83]_i_2}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[279]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[7]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[124]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[150]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[429]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[40]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/wr_ptr[1]_i_1__1}]
set_property BEL H6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_162]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0/data_out_reg[15]}]
set_property BEL GFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/i_in_sync3_reg]
set_property BEL B5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_373]
set_property BEL E5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[363]_i_2}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[149]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[43]}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty[7]_i_1}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[120]_i_1}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[69]}]
set_property BEL E6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[176]_i_2}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/rd_ptr_reg[0]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[17]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/master_watchdog_reg[3]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[347]}]
set_property BEL G6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_228]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[392]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl0/data_out_reg[18]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[40]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[335]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[59]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[489]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data1/data_in_d1_reg[6]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[184]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[4]}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[492]_i_1}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[202]}]
set_property BEL D6LUT [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_cmac_cdc_sync_core_drp_reset_tx_clk/usr_tx_reset_INST_0]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[101]_i_1}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_out_reg[1]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[12]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[45]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[0]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[31]}]
set_property BEL E6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_80]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[31]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[204]_i_1}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[286]_i_2}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d1_reg[8]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d3_reg[4]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[9]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[134]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[318]_i_2}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[377]_i_2}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[243]}]
set_property BEL G5LUT [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tlast_i_4]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[298]_i_2}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[45]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[2]_i_1}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2/data_out_reg[14]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty[10]_i_1}]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[87]_i_1}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[276]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[16]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[175]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[434]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[50]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[54]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_i_2}]
set_property BEL E6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_398]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[349]_i_2}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_out_reg[21]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[54]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[181]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[54]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[120]_i_2}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[95]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[177]_i_1}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/master_watchdog_reg[2]}]
set_property BEL E5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_257]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty[9]_i_4}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[43]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[51]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[490]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data1/data_in_d1_reg[5]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[17]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[51]}]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[490]_i_1}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[206]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[0]_i_1}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[42]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_in_d1_reg[38]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[45]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[11]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[9]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[32]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[203]_i_2}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[286]_i_1}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[7]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[293]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[318]_i_1}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[377]_i_1}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[242]}]
set_property BEL D5LUT [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tlast_i_2]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[299]_i_1}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[37]}]
set_property BEL H5LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[1]_i_1}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2/data_out_reg[1]}]
set_property BEL C5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_568]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_ctr_reg[0]}]
set_property BEL B5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[86]_i_2}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[277]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[12]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[176]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[411]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[435]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[4]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[51]}]
set_property BEL E5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_397]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[349]_i_1}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_out_reg[20]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[53]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[183]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[121]_i_1}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[78]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[177]_i_2}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/axis_tkeep[63]_i_24}]
set_property BEL CARRY8 [get_cells {qsfp1_cmac_inst/inst/master_watchdog_reg[16]_i_1}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[402]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl0/data_out_reg[39]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[42]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[37]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/FSM_sequential_sm_reset_tx[0]_i_1}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[487]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[52]}]
set_property BEL F5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[490]_i_2}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[263]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_out_reg[53]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[43]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[20]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[16]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[32]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[2]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[205]_i_1}]
set_property BEL C5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[287]_i_2}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d2_reg[2]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[278]}]
set_property BEL H5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[319]_i_2}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[378]_i_2}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[245]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[56]}]
set_property BEL C5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[297]_i_2}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[35]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[0]_i_1}]
set_property BEL D5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_562]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_ctr[1]_i_1}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty[9]_i_3}]
set_property BEL A5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[85]_i_2}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[273]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d4_reg[10]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[136]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[431]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[44]}]
set_property BEL C6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_166]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[443]}]
set_property BEL D6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_4]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[34]_i_2}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_out_reg[23]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[56]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[185]}]
set_property BEL AFF [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/i_in_sync3_reg]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[121]_i_2}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[88]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/axis_tkeep[63]_i_20}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d1_reg[14]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/master_watchdog_reg[13]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[4]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[362]}]
set_property BEL B6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_252]
set_property BEL H5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty[11]_i_4}]
set_property BEL H6LUT [get_cells qsfp0_cmac_inst/inst/cmac_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst_i_1]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[45]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[32]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[488]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data0/data_in_d1_reg[12]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[50]}]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[489]_i_1}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[212]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[100]_i_1}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/master_watchdog[24]_i_4}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_out_reg[55]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[44]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[36]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[319]}]
set_property BEL B6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_8]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[30]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[204]_i_2}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[287]_i_1}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d1_reg[7]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d3_reg[14]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[281]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[319]_i_1}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[378]_i_1}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[244]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[54]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[298]_i_1}]
set_property BEL HFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_reg]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2/data_out_reg[11]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst/i_in_sync1_reg}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[9]_i_1}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[86]_i_1}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[274]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[11]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[174]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[414]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[433]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[48]}]
set_property BEL A5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_399]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[34]_i_1}]
set_property BEL DFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_reg]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_out_reg[22]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[55]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[180]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[63]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[122]_i_1}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[1]_i_2}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/rd_ptr[2]_i_1__2}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/master_watchdog[0]_i_7}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[62]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[363]}]
set_property BEL E6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty[9]_i_3}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl0/data_out_reg[4]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[44]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[50]}]
set_property BEL EFF [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/i_in_out_reg]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[485]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data1/data_in_d1_reg[15]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/rd_ptr[0]_i_1}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[47]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[48]_i_1}]
set_property BEL D5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_153]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[145]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[0]_i_2}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/master_watchdog[24]_i_6}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_out_reg[52]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[48]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[40]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[3]}]
set_property BEL B6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_551]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[28]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[206]_i_1}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[288]_i_2}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d2_reg[0]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[38]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[133]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[31]_i_2}]
set_property BEL C5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[379]_i_2}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[247]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[8]}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[29]_i_2}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[36]}]
set_property BEL H5LUT [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_i_1]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[7]}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[88]_i_1}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[272]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[18]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[178]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[316]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[438]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1/data_out_reg[13]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[53]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[29]}]
set_property BEL B6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_394]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[347]_i_1}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[31]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[182]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[59]}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[145]_i_1}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[19]_i_2}]
set_property BEL H5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/rd_ptr[2]_i_2}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[15]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[61]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[365]}]
set_property BEL C5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_283]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[47]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[49]}]
set_property BEL DFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/i_in_meta_reg]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[486]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data1/data_in_d1_reg[14]}]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/rd_ptr[2]_i_2__0}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[46]}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[488]_i_1}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[190]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[20]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_in_d1_reg[37]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[37]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[39]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[318]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[29]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[205]_i_2}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[288]_i_1}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d2_reg[10]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d3_reg[15]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[139]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[31]_i_1}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[379]_i_1}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[246]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[2]_i_1}]
set_property BEL FFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_sat_reg]
set_property BEL B5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[89]_i_2}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[275]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_out_reg[5]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[17]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[317]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[439]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[43]}]
set_property BEL FFF [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/i_in_out_reg]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[2]}]
set_property BEL B5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_393]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[348]_i_1}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_out_reg[36]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[30]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[33]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[131]_i_1}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[9]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[156]_i_2}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[60]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[364]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_eop_reg[2]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl0/data_out_reg[0]}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_i_7}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[46]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[48]}]
set_property BEL CFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/i_in_sync3_reg]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[483]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data1/data_in_d1_reg[4]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[186]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[49]}]
set_property BEL H6LUT [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_cmac_cdc_sync_core_drp_reset_rx_clk/usr_rx_reset_INST_0]
set_property BEL E6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[488]_i_2}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[147]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/master_watchdog[8]_i_2}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[135]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[46]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[8]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[7]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[26]}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[207]_i_1}]
set_property BEL C5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[289]_i_2}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d1_reg[9]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d1_reg[5]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[280]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[320]_i_2}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[37]_i_2}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[249]}]
set_property BEL D6LUT [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tlast_i_11]
set_property BEL H5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[299]_i_2}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[11]}]
set_property BEL D5LUT [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_sat_i_1]
set_property BEL C5LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr[2]_i_1}]
set_property BEL B5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[87]_i_2}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[270]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[15]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[122]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[177]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[417]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[436]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[52]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[28]}]
set_property BEL A6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_396]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[348]_i_2}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[6]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_out_reg[1]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[28]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[186]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[30]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[130]_i_2}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[16]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[89]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[191]_i_1}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[59]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[367]}]
set_property BEL F5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_241]
set_property BEL E6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_eop[2]_i_3}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[48]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[4]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[484]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[187]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[48]}]
set_property BEL E6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[487]_i_1}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[144]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[47]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[3]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[53]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[317]}]
set_property BEL A6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_573]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[27]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[206]_i_2}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[289]_i_1}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[6]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[13]}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[320]_i_1}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[37]_i_1}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[248]}]
set_property BEL A5LUT [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tlast_i_1]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[29]_i_1}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[16]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr_reg[2]}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[9]_i_2}]
set_property BEL C5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[88]_i_2}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[271]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d3_reg[2]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[426]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[384]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[437]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3/data_out_reg[9]}]
set_property BEL G5LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt[3]_i_2}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[54]}]
set_property BEL A5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_395]
set_property BEL H5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[347]_i_2}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[0]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_out_reg[38]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[57]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[184]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[24]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[17]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[65]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[178]_i_2}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3/data_out_reg[15]}]
set_property BEL E6LUT [get_cells {qsfp1_cmac_inst/inst/master_watchdog[0]_i_6}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[5]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[366]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl0/data_out_reg[16]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[4]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[47]}]
set_property BEL G6LUT [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/sm_reset_rx_timer_clr_i_3]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[481]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data0/data_in_d1_reg[10]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[43]}]
set_property BEL G5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[487]_i_2}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[189]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[54]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[134]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[39]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[39]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[17]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[37]}]
set_property BEL B6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_86]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[24]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[208]_i_1}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[28]_i_2}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d3_reg[2]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[138]}]
set_property BEL A5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[321]_i_2}]
set_property BEL B5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[380]_i_2}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[281]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[48]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[300]_i_1}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[59]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[9]_i_1}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_txresetdone_inst/i_in_sync3_reg}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[404]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[8]_i_1}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[269]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d3_reg[15]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[133]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[319]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[441]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_i_2}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[28]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[23]}]
set_property BEL F6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_390]
set_property BEL C5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[345]_i_2}]
set_property BEL AFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync1_reg]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_out_reg[50]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_meta_reg}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[4]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[251]}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/FSM_sequential_sm_reset_rx[2]_i_1}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[18]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[50]}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[15]_i_2}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[42]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[369]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[50]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[19]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[482]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data0/data_in_d1_reg[11]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[13]}]
set_property BEL H5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[485]_i_2}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[213]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[63]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_out_reg[51]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[3]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[48]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[18]}]
set_property BEL B5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_87]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[25]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[207]_i_2}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[28]_i_1}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d1_reg[6]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[9]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[321]_i_1}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[380]_i_1}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[46]}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[300]_i_2}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[15]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[8]_i_1}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[403]}]
set_property BEL C5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[58]_i_2}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[26]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d3_reg[14]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[172]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[385]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[442]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3/data_out_reg[12]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[32]}]
set_property BEL E6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/axis_tkeep[63]_i_19}]
set_property BEL D5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_39]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[345]_i_1}]
set_property BEL CFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync3_reg]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_out_reg[34]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[49]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[249]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[55]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[124]_i_2}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[49]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[160]_i_1}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[368]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl0/data_out_reg[3]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[49]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[5]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[479]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[45]}]
set_property BEL B5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[486]_i_2}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[197]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[149]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[23]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_out_reg[18]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[11]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[38]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[384]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[22]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[209]_i_1}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[258]_i_2}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d2_reg[3]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[36]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[137]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[322]_i_2}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[381]_i_2}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[282]}]
set_property BEL C5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[2]_i_2}]
set_property BEL B5LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[7]_i_1}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[406]}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[89]_i_1}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[267]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d3_reg[13]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[188]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[405]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[43]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[45]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[26]}]
set_property BEL E6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_392]
set_property BEL A5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[346]_i_2}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[151]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[123]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[253]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[10]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[4]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[160]_i_2}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/rd_ptr[2]_i_3__2}]
set_property BEL E6LUT [get_cells {qsfp1_cmac_inst/inst/master_watchdog[8]_i_5}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[52]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[36]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[480]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[44]}]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[483]_i_2}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[200]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[22]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_out_reg[19]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[38]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[51]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[35]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[23]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[208]_i_2}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[258]_i_1}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d1_reg[4]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[279]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[322]_i_1}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[381]_i_1}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[284]}]
set_property BEL G5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[275]_i_2}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[39]}]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[6]_i_2}]
set_property BEL H6LUT [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr0]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[405]}]
set_property BEL B5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[8]_i_2}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[268]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d3_reg[12]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[170]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[412]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[440]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3/data_out_reg[8]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[52]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[27]}]
set_property BEL E5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_391]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[346]_i_1}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[7]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_out_reg[37]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[122]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[255]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[32]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[133]_i_2}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[70]}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[152]_i_2}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/rot[0]_i_1}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/master_watchdog_reg[15]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[46]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[370]}]
set_property BEL B6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_276]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[398]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl0/data_out_reg[37]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[51]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[2]}]
set_property BEL FFF [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/i_in_out_reg]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[465]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data0/data_in_d1_reg[2]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[41]}]
set_property BEL G5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[484]_i_2}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[205]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[17]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[14]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[41]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[63]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[20]}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[20]_i_1}]
set_property BEL C5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[259]_i_2}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d3_reg[3]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[33]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[132]}]
set_property BEL G5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[323]_i_2}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[382]_i_2}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[285]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[5]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[326]_i_2}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[21]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[6]_i_1}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2/data_out_reg[12]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[400]}]
set_property BEL C5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[53]_i_2}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[301]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[13]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[135]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[413]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[445]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[46]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[4]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[0]}]
set_property BEL G5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_387]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[343]_i_2}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_out_reg[32]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[51]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[273]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[5]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[123]_i_2}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[6]}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[191]_i_2}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/rot[1]_i_10}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/master_watchdog[0]_i_3}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[353]}]
set_property BEL D6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_280]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[54]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[52]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[478]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[40]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[482]_i_2}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[6]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_out_reg[0]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[42]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[52]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[33]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[21]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[209]_i_2}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[259]_i_1}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[34]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[141]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[323]_i_1}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[382]_i_1}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[283]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[58]}]
set_property BEL C5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[323]_i_2}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[46]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[5]}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[5]_i_1}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0/data_out_reg[7]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[399]}]
set_property BEL H5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[52]_i_2}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[185]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[171]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[407]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[446]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[47]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0}]
set_property BEL H6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_386]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[330]_i_2}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_out_reg[2]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync1_reg}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[50]}]
set_property BEL H5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_eop[1]_i_1}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[6]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[130]_i_1}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[14]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[57]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[178]_i_1}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/rd_ptr_reg[2]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/master_watchdog[0]_i_4}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[8]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[342]}]
set_property BEL E6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_258]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[410]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl0/data_out_reg[48]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[53]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[35]}]
set_property BEL BFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/i_in_sync2_reg]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[456]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[188]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[5]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[483]_i_1}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[216]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[26]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_out_reg[17]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[40]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[39]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[19]}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[20]_i_2}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[25]_i_2}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[32]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[27]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[370]_i_2}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[383]_i_2}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[287]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[63]}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[301]_i_1}]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[4]_i_1}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[402]}]
set_property BEL B5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[59]_i_2}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[30]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[14]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[173]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[295]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[443]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/rot[1]_i_9}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[50]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0/data_out_reg[5]}]
set_property BEL F5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_389]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[344]_i_2}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_out_reg[2]}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_eop[1]_i_2}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[142]_i_1}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[79]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[179]_i_2}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/master_watchdog[0]_i_5}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[7]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[56]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[42]}]
set_property BEL DFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/i_in_meta_reg]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[457]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data0/data_in_d1_reg[1]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[42]}]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[476]_i_1}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[208]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[143]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[14]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_out_reg[53]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[62]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[34]}]
set_property BEL F6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_76]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[1]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[210]_i_2}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[25]_i_1}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[35]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[142]}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[370]_i_1}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[383]_i_1}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[286]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[61]}]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[327]_i_1}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[24]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d4_reg[15]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[3]_i_1}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0/data_out_reg[6]}]
set_property BEL H5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_560]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst/i_in_meta_reg}]
set_property BEL CFF [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_clr_reg]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[401]}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[52]_i_1}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[266]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[17]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[134]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[418]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[444]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[41]}]
set_property BEL D6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_174]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[172]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[48]}]
set_property BEL G6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_388]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[344]_i_1}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_out_reg[33]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[52]}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_eop[1]_i_3}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[124]_i_1}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[94]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[192]_i_1}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/master_watchdog[0]_i_8}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[44]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[354]}]
set_property BEL A6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_278]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[405]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl0/data_out_reg[35]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[55]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[34]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[505]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data1/data_in_d1_reg[12]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[179]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[38]}]
set_property BEL E6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[482]_i_1}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[50]}]
set_property BEL C5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_111]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[18]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_in_d1_reg[6]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[56]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[42]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[51]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[211]_i_1}]
set_property BEL H5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[260]_i_2}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[42]}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[371]_i_2}]
set_property BEL E6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[384]_i_2}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[288]}]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[316]_i_2}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[4]}]
set_property BEL B5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[51]_i_2}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[311]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[22]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[1]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[430]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[299]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[45]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[61]}]
set_property BEL FFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/i_in_sync2_reg]
set_property BEL E6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty[1]_i_3}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[39]}]
set_property BEL G5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_411]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[366]_i_2}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[144]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[27]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[237]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[58]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[147]_i_1}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[0]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[99]}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/master_watchdog[0]_i_9}]
set_property BEL C5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_269]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[388]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[58]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[6]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[506]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[37]}]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[480]_i_1}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty[5]_i_1}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[51]}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/master_watchdog[0]_i_5}]
set_property BEL B6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_108]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_out_reg[6]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[57]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[41]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[38]}]
set_property BEL B6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_575]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[210]_i_1}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[260]_i_1}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_out_reg[0]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[43]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[131]}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[371]_i_1}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[384]_i_1}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[291]}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[324]_i_1}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[3]}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[5]_i_1}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[387]}]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[54]_i_1}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[310]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[1]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[189]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[415]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[46]}]
set_property BEL G5LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt[3]_i_2}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty[1]_i_2}]
set_property BEL B6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_410]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[367]_i_1}]
set_property BEL AFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync1_reg]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[145]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_out_reg}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[13]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[238]}]
set_property BEL BFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/i_in_meta_reg]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[132]_i_2}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[201]_i_1}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/rot[1]_i_11}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d1_reg[5]}]
set_property BEL A5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_231]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[57]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[56]}]
set_property BEL DFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_sync3_reg]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[503]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data1/data_in_d1_reg[2]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[182]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[3]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[481]_i_1}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[201]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[49]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[59]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_in_d1_reg[3]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[55]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[3]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[57]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[387]}]
set_property BEL E5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_61]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[212]_i_1}]
set_property BEL H5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[261]_i_2}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[40]}]
set_property BEL DFF2 [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_cmac_cdc_sync_core_tx_reset/s_out_d2_cdc_to_reg]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[277]}]
set_property BEL G5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[372]_i_2}]
set_property BEL A5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[385]_i_2}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[28]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[39]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[323]_i_1}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[36]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[2]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0/data_out_reg[8]}]
set_property BEL C5LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_ctr[0]_i_1}]
set_property BEL E6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[53]_i_1}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[313]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d3_reg[9]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[421]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[406]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[447]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[62]}]
set_property BEL EFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/i_in_sync1_reg]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt[1]_i_1}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty[1]_i_5}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[37]}]
set_property BEL D5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_413]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[362]_i_1}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_out_reg[23]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[25]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[240]}]
set_property BEL E6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/FSM_sequential_sm_reset_tx[2]_i_6}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[146]_i_1}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[23]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[202]_i_1}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/master_watchdog_reg[16]}]
set_property BEL D6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_264]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[413]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[5]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[504]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data1/data_in_d1_reg[1]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[180]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[39]}]
set_property BEL B5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[478]_i_2}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[4]}]
set_property BEL BFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync2_reg]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/master_watchdog[0]_i_4}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[61]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_in_d1_reg[5]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[16]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[40]}]
set_property BEL E6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_56]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[50]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[211]_i_2}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[261]_i_1}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d4_reg[8]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[41]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[10]}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[372]_i_1}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[385]_i_1}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[289]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[322]_i_2}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[1]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[8]_i_1}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[51]_i_1}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[312]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[19]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[32]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[44]}]
set_property BEL G6LUT [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/sm_reset_tx_timer_clr_i_2]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty[1]_i_4}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[38]}]
set_property BEL G6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_412]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[343]_i_1}]
set_property BEL CFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync3_reg]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_out_reg[22]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[26]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[241]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[157]_i_2}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/rot[1]_i_13}]
set_property BEL H6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_268]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[59]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[54]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[501]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[33]}]
set_property BEL F5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[47]_i_2}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[265]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[54]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[154]}]
set_property BEL D5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_109]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[5]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_out_reg[54]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[19]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[12]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[388]}]
set_property BEL G5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_91]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[32]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[213]_i_1}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[262]_i_2}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_out_reg[2]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[292]}]
set_property BEL B5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[373]_i_2}]
set_property BEL G5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[386]_i_2}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[292]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[30]_i_2}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[0]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2/data_out_reg[13]}]
set_property BEL F6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_62]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_txresetdone_inst/i_in_out_reg}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[392]}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[55]_i_1}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[315]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[437]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[386]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[49]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1/data_out_reg[4]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[60]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[41]}]
set_property BEL D6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_408]
set_property BEL H5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[368]_i_2}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_in_d1_reg[51]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_out_reg}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[239]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[22]}]
set_property BEL DFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_sync3_reg]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[146]_i_2}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[15]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[200]_i_1}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/rot[1]_i_14}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/master_watchdog_reg[7]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[6]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[395]}]
set_property BEL BUFG_GT [get_cells qsfp0_cmac_inst/inst/cmac_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[61]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[502]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[183]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[35]}]
set_property BEL B5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[495]_i_2}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[209]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[55]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[155]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/master_watchdog[0]_i_3}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[3]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_out_reg[5]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[5]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[42]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[385]}]
set_property BEL F6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_64]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[212]_i_2}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[262]_i_1}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_out_reg[4]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[283]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[373]_i_1}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[386]_i_1}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[290]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[310]_i_1}]
set_property BEL C5LUT [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tlast_i_1]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[9]_i_4}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2/data_out_reg[2]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[389]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[56]_i_1}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[314]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[19]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[129]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[4]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1/data_out_reg[5]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_i_4}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[59]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[173]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[59]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[42]}]
set_property BEL D5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_407]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[369]_i_1}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_in_d1_reg[52]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[24]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[242]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[45]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[192]_i_2}]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/rot[1]_i_15}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/master_watchdog_reg[6]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[3]}]
set_property BEL G6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_272]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[60]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[499]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data0/data_out_reg[3]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[164]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[36]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[478]_i_1}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[207]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[52]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[136]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[58]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[42]}]
set_property BEL B6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_66]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[9]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[214]_i_1}]
set_property BEL H5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[263]_i_2}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_out_reg[15]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[284]}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[374]_i_2}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[387]_i_2}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[294]}]
set_property BEL H5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[325]_i_2}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[9]_i_3}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2/data_out_reg[15]}]
set_property BEL F5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[55]_i_2}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[317]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[429]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[31]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[47]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[49]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty[1]_i_1}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[3]}]
set_property BEL E5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_41]
set_property BEL A5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[367]_i_2}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[146]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[22]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[243]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[29]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/FSM_sequential_sm_reset_rx[2]_i_3}]
set_property BEL BFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/i_in_sync2_reg]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[133]_i_1}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[44]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[167]_i_1}]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/rot[1]_i_2}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[14]}]
set_property BEL H6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_262]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[416]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[63]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[500]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[161]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[34]}]
set_property BEL C5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[499]_i_2}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[185]}]
set_property BEL EFF [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_cmac_cdc_sync_core_drp_reset_tx_clk/s_out_d4_reg]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[53]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[158]}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/master_watchdog[0]_i_10}]
set_property BEL D5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_11]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[19]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_out_reg[35]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[59]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[41]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[386]}]
set_property BEL A5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_67]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[4]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[213]_i_2}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[263]_i_1}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[285]}]
set_property BEL E6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[374]_i_1}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[387]_i_1}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[293]}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[31]_i_1}]
set_property BEL C5LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[9]_i_2}]
set_property BEL C5LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[7]_i_1}]
set_property BEL H5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[54]_i_2}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[316]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d4_reg[5]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[438]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[388]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[48]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[5]}]
set_property BEL D6LUT [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/gtwiz_reset_tx_done_int_i_1]
set_property BEL C5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty[2]_i_2}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[40]}]
set_property BEL B5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_409]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[368]_i_1}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_in_d1_reg[50]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[23]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[244]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst/i_in_meta_reg}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[138]_i_1}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[22]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[167]_i_2}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/rot[1]_i_6}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/master_watchdog_reg[5]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl0/data_out_reg[33]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]_i_1}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_i_1__2}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[62]}]
set_property BEL D5LUT [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/sm_reset_rx_cdr_to_clr_i_2]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[497]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[189]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[30]}]
set_property BEL B5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_87]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[477]_i_1}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty[5]_i_3}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[43]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[60]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[138]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[50]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[40]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[400]}]
set_property BEL H5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_95]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[28]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[215]_i_1}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[264]_i_2}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d2_reg[14]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d1_reg[7]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[289]}]
set_property BEL H5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[349]_i_2}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[388]_i_2}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[296]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[41]}]
set_property BEL G5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[313]_i_2}]
set_property BEL CFF [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_clr_reg]
set_property BEL F5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_61]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_txresetdone_inst/i_in_sync2_reg}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[6]_i_1}]
set_property BEL E5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[57]_i_2}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[319]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[20]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[121]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d3_reg[3]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[181]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[389]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[52]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[53]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/rd_ptr_reg[1]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[57]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[31]}]
set_property BEL E6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_404]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[36]_i_2}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[13]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[19]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[245]}]
set_property BEL BFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/i_in_sync2_reg]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[134]_i_1}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[58]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[168]_i_1}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/wr_ptr[0]_i_1__0}]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/master_watchdog[16]_i_9}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[56]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[384]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[7]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[38]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[498]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data0/data_out_reg[5]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[2]}]
set_property BEL CARRY8 [get_cells {qsfp0_cmac_inst/inst/master_watchdog_reg[8]_i_1}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[473]_i_2}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[264]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[44]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[0]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[148]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[103]_i_2}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[51]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[137]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[51]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[44]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[401]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[29]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[214]_i_2}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[264]_i_1}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d2_reg[15]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d1_reg[6]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[28]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[349]_i_1}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[388]_i_1}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[295]}]
set_property BEL C6LUT [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tlast_i_7]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[276]_i_1}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[57]}]
set_property BEL DFF [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_sat_reg]
set_property BEL D5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_564]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[66]_i_1}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[318]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[21]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[105]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d3_reg[6]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[138]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[53]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[55]}]
set_property BEL G6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_178]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[32]}]
set_property BEL E5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_403]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[370]_i_1}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[2]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[140]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[1]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[246]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[31]}]
set_property BEL BFF [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/i_in_sync3_reg]
set_property BEL AFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/i_in_sync1_reg]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[132]_i_1}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[3]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[17]_i_1}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/wr_ptr[1]_i_1__0}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[54]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[381]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl0/data_out_reg[32]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[6]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[53]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[495]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data0/data_in_d1_reg[13]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[159]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[32]}]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[499]_i_1}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[199]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[141]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[120]_i_1}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[52]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_out_reg[23]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[49]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[10]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[1]}]
set_property BEL A6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_94]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[35]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[216]_i_1}]
set_property BEL C5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[265]_i_2}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d2_reg[13]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[290]}]
set_property BEL C5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[34]_i_2}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[389]_i_2}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[276]}]
set_property BEL AFF2 [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tlast_reg]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[310]_i_2}]
set_property BEL D6LUT [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_sat_i_1]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2/data_out_reg[3]}]
set_property BEL D6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_563]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[56]_i_2}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[32]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[100]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d3_reg[4]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[180]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[50]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[56]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[58]}]
set_property BEL F6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_406]
set_property BEL C5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[369]_i_2}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[138]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[17]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[247]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[2]}]
set_property BEL AFF [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/i_in_sync2_reg]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[122]_i_2}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[19]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[61]}]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[17]_i_2}]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/wr_ptr[2]_i_2}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d1_reg[6]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[52]}]
set_property BEL BUFG_GT [get_cells qsfp0_cmac_inst/inst/cmac_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[50]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[44]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[496]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data1/data_in_d1_reg[3]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[31]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[475]_i_2}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[11]_i_2}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[41]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_out_reg[2]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[4]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[0]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[56]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[42]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[215]_i_2}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[265]_i_1}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d3_reg[5]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[291]}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[34]_i_1}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[389]_i_1}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[297]}]
set_property BEL D5LUT [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tlast_i_9]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[305]_i_2}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[9]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2/data_out_reg[4]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_txresetdone_inst/i_in_sync1_reg}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[57]_i_1}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[31]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[137]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[51]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[54]}]
set_property BEL G5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_171]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[55]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[30]}]
set_property BEL F5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_405]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[36]_i_1}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[139]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[18]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[248]}]
set_property BEL AFF [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/i_in_out_reg]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[123]_i_1}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[180]_i_1}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/wr_ptr[2]_i_6}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[0]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[45]}]
set_property BEL F5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_229]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[393]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_i_4}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[46]}]
set_property BEL BFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_sync1_reg]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[493]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[27]}]
set_property BEL E6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[472]_i_2}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[203]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[47]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[11]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[121]_i_1}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[10]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_out_reg[21]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[53]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[22]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[4]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[35]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[217]_i_1}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[266]_i_2}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_out_reg[1]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d2_reg[4]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[8]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[282]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[350]_i_2}]
set_property BEL A5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[38]_i_2}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[273]}]
set_property BEL A5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[303]_i_2}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[241]_i_2}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[62]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[8]}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[4]_i_1}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[59]_i_1}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[34]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[10]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[103]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d3_reg[7]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[422]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[58]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[57]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl0/data_out_reg[16]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[35]}]
set_property BEL A6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_400]
set_property BEL G5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[371]_i_2}]
set_property BEL EFF [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_out_reg]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[142]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[15]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[175]}]
set_property BEL AFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/i_in_sync1_reg]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[180]_i_2}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/wr_ptr_reg[0]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/master_watchdog[16]_i_2}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[43]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[380]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[45]}]
set_property BEL EFF [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_out_reg]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[494]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data0/data_out_reg[8]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[158]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[5]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/master_watchdog_reg[9]}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[474]_i_2}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty[5]_i_2}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[48]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[120]_i_2}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[1]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_out_reg[22]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[54]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[21]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[55]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[36]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[34]}]
set_property BEL E6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[216]_i_2}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[266]_i_1}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d2_reg[12]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d2_reg[1]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[286]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[350]_i_1}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[38]_i_1}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[277]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[3]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[313]_i_1}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[242]_i_1}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[9]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[7]}]
set_property BEL D5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_63]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[5]_i_1}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[33]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[119]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d4_reg[0]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[42]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[56]}]
set_property BEL C6LUT [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/sm_reset_tx_timer_clr_i_1]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[55]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[56]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl0/data_out_reg[17]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[36]}]
set_property BEL D6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_40]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[372]_i_1}]
set_property BEL DFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_meta_reg]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[143]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[16]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[178]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[13]_i_1}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[74]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[181]_i_1}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/wr_ptr_reg[1]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[11]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/master_watchdog[16]_i_3}]
set_property BEL D5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_25]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[55]}]
set_property BEL AFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_meta_reg]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[491]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data1/data_in_d1_reg[10]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[29]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[451]_i_1}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[45]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[10]}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[122]_i_1}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[62]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_in_d1_reg[39]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[41]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[8]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[390]}]
set_property BEL B5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_560]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[33]}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[232]_i_2}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[267]_i_2}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d2_reg[11]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[37]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[287]}]
set_property BEL B5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[351]_i_2}]
set_property BEL C5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[390]_i_2}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[272]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[45]}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[305]_i_1}]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[242]_i_2}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[6]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0/data_out_reg[9]}]
set_property BEL F5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[65]_i_2}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[35]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[110]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d3_reg[5]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[427]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[54]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[58]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[53]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[33]}]
set_property BEL F6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_402]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[370]_i_2}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_out_reg[7]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[14]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[177]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst/i_in_sync3_reg}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[136]_i_2}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[90]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[166]_i_1}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/wr_ptr_reg[2]}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/master_watchdog[16]_i_4}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[17]}]
set_property BEL A5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_239]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[421]}]
set_property BEL CFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_sync2_reg]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[492]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data0/data_out_reg[14]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[185]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[28]}]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[497]_i_1}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[187]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[46]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[128]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[121]_i_2}]
set_property BEL D6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_110]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[53]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_out_reg[20]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[52]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[38]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[58]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[389]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[34]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[217]_i_2}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[267]_i_1}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d2_reg[1]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d3_reg[1]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[3]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[288]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[351]_i_1}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[390]_i_1}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[275]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[40]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[311]_i_1}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[243]_i_1}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[44]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[63]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2/data_out_reg[8]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty[8]_i_3}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[58]_i_1}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[387]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[0]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[107]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d3_reg[8]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[432]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[38]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[55]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl0/data_out_reg[0]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[34]}]
set_property BEL F5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_401]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[371]_i_1}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[1]}]
set_property BEL BFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync2_reg]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[141]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[118]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[179]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[8]}]
set_property BEL EFF [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/i_in_out_reg]
set_property BEL DFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/i_in_meta_reg]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[125]_i_1}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[82]}]
set_property BEL E6LUT [get_cells {qsfp1_cmac_inst/inst/master_watchdog[16]_i_5}]
set_property BEL B5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_235]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_i_2}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[43]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty[13]_i_5}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data1/data_out_reg[9]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[24]}]
set_property BEL C5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[497]_i_2}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[258]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[7]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[124]_i_1}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[2]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_in_d1_reg[53]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[0]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[4]}]
set_property BEL D5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_562]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[63]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[257]_i_1}]
set_property BEL B5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[268]_i_2}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d4_reg[12]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[185]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[352]_i_2}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[391]_i_2}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[274]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[302]_i_1}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[243]_i_2}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[6]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2/data_out_reg[5]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[425]}]
set_property BEL B5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[60]_i_2}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[37]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[2]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d4_reg[2]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[4]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[5]}]
set_property BEL G6LUT [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/gttxreset_out_i_2]
set_property BEL H5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_169]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[432]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2/data_out_reg[11]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl0/data_out_reg[19]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_i_4}]
set_property BEL B6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_426]
set_property BEL G5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[373]_i_2}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_in_d1_reg[39]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync2_reg}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[64]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[219]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[108]_i_2}]
set_property BEL E6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_eop[0]_i_6}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[165]_i_2}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/master_watchdog[16]_i_6}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[360]}]
set_property BEL C6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_284]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty[14]_i_1}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data1/data_out_reg[8]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[279]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[26]}]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[496]_i_2}]
set_property BEL A5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_149]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[259]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[8]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[13]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[122]_i_2}]
set_property BEL E6LUT [get_cells {qsfp0_cmac_inst/inst/master_watchdog[16]_i_5}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_in_d1_reg[18]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[10]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[14]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[22]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[49]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[232]_i_1}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[268]_i_1}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d3_reg[8]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[186]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[352]_i_1}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[391]_i_1}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[26]}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[303]_i_1}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[244]_i_1}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[61]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_ctr_reg[2]}]
set_property BEL B5LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr[0]_i_1}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[426]}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[61]_i_1}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[36]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[30]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d4_reg[1]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[50]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[391]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[60]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3/data_out_reg[2]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]}]
set_property BEL B6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_168]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl0/data_out_reg[22]}]
set_property BEL H5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_sop[0]_i_1}]
set_property BEL B5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_425]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[374]_i_1}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_in_d1_reg[38]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[222]}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[111]_i_2}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[32]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[361]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty[10]_i_1}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[41]}]
set_property BEL H6LUT [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/sm_reset_rx_timer_clr_i_2]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty[13]_i_3}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[59]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[479]_i_2}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[257]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[63]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[173]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[123]_i_2}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[55]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_in_d1_reg[54]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[17]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[46]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[21]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[6]}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[256]_i_2}]
set_property BEL B5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[269]_i_2}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d4_reg[14]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d2_reg[0]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[187]}]
set_property BEL H5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[353]_i_2}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[407]_i_1}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[269]}]
set_property BEL G5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[311]_i_2}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[244]_i_2}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[8]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_ctr_reg[1]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[3]_i_1}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty_reg[10]}]
set_property BEL F5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[5]_i_2}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[385]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[28]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d4_reg[15]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[47]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[390]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[57]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3/data_out_reg[11]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[430]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2/data_out_reg[0]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl0/data_out_reg[21]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[131]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[14]}]
set_property BEL D6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_428]
set_property BEL H5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[372]_i_2}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[4]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_in_d1_reg[48]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[3]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[223]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[9]}]
set_property BEL AFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/i_in_sync1_reg]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[112]_i_2}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_eop[0]_i_5}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[166]_i_2}]
set_property BEL CFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync3_reg]
set_property BEL BUFG_GT [get_cells qsfp1_cmac_inst/inst/cmac_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3/data_out_reg[14]}]
set_property BEL CARRY8 [get_cells {qsfp1_cmac_inst/inst/master_watchdog_reg[8]_i_1}]
set_property BEL F6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_242]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_ena_reg[2]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[8]}]
set_property BEL BFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/i_in_sync2_reg]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty[13]_i_4}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[25]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[479]_i_1}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[230]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[6]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[171]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[123]_i_1}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/master_watchdog[16]_i_4}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[8]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_in_d1_reg[51]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[9]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[51]}]
set_property BEL C6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_565]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[245]_i_2}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[269]_i_1}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d4_reg[0]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d4_reg[0]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[188]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[353]_i_1}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[392]_i_1}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[271]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[302]_i_2}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[245]_i_1}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[7]}]
set_property BEL H5LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_ctr[2]_i_1}]
set_property BEL D6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_66]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[424]}]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[60]_i_1}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[384]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[29]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d4_reg[14]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[48]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[59]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3/data_out_reg[3]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2/data_out_reg[10]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl0/data_out_reg[18]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[130]}]
set_property BEL D5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_427]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[373]_i_1}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_in_d1_reg[3]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[224]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[110]_i_2}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[37]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[203]_i_2}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/master_watchdog_reg[8]}]
set_property BEL HFF [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_cmac_cdc_sync_core_rx_reset/s_out_d4_reg]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[58]}]
set_property BEL BFF2 [get_cells qsfp0_cmac_inst/inst/cmac_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[23]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty[13]_i_1}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data1/data_out_reg[4]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[21]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/master_watchdog_reg[8]}]
set_property BEL E6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[496]_i_1}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty_reg[7]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[141]}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[125]_i_1}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[27]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_in_d1_reg[34]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[13]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[44]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[8]}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[247]_i_1}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[26]_i_2}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d4_reg[1]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[46]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[182]}]
set_property BEL C5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[354]_i_2}]
set_property BEL A5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[430]_i_2}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[270]}]
set_property BEL H5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[301]_i_2}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[245]_i_2}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_ctr_reg[0]}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[1]_i_1}]
set_property BEL H5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[62]_i_2}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[388]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[33]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[49]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[392]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[63]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3/data_out_reg[14]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[431]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2/data_out_reg[13]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl0/data_out_reg[23]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty_reg[1]}]
set_property BEL A6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_422]
set_property BEL F5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[375]_i_2}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_in_d1_reg[35]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[66]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[225]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[112]_i_1}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[36]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[186]_i_2}]
set_property BEL BFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d2_reg[0]}]
set_property BEL H6LUT [get_cells qsfp1_cmac_inst/inst/master_watchdog_barking_i_7]
set_property BEL D5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_289]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[39]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty[13]_i_2}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data1/data_out_reg[3]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[22]}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[46]_i_1}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty[7]_i_3}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[140]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[124]_i_2}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/master_watchdog[16]_i_3}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[28]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_in_d1_reg[17]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[45]}]
set_property BEL E5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_71]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[41]}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[242]_i_1}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[26]_i_1}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d4_reg[11]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d3_reg[7]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[183]}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[354]_i_1}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[406]_i_2}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[266]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[328]_i_1}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[246]_i_1}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[55]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_ctr[1]_i_1}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_txresetdone_inst/i_in_meta_reg}]
set_property BEL E6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[63]_i_1}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[386]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[34]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d2_reg[11]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[52]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[6]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[51]}]
set_property BEL H5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_161]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2/data_out_reg[2]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl0/data_out_reg[2]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty_reg[0]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[4]}]
set_property BEL A5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_421]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[376]_i_1}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_in_d1_reg[34]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[65]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[226]}]
set_property BEL CFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/i_in_sync3_reg]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[109]_i_2}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty[0]_i_2}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[152]_i_1}]
set_property BEL CFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync3_reg]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d1_reg[9]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/master_watchdog_reg[17]}]
set_property BEL G5LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt[3]_i_2}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[61]}]
set_property BEL E6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty[12]_i_2}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data1/data_out_reg[7]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[60]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[470]_i_1}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[260]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[9]}]
set_property BEL AFF [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_out_reg]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[172]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[126]_i_1}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[17]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_in_d1_reg[16]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[11]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[15]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[43]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[3]}]
set_property BEL F5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_73]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[7]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[256]_i_1}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[270]_i_2}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d4_reg[3]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d1_reg[9]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[184]}]
set_property BEL H5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[355]_i_2}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[430]_i_1}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[268]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[304]_i_2}]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[246]_i_2}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[83]_i_2}]
set_property BEL G5LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_ctr[0]_i_1}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2/data_out_reg[6]}]
set_property BEL D5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_572]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[427]}]
set_property BEL F5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[61]_i_2}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[38]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[31]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d4_reg[4]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[439]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[61]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3/data_out_reg[1]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl0/data_out_reg[1]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty_reg[3]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[11]}]
set_property BEL D6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_424]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[374]_i_2}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[2]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_in_d1_reg[37]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[227]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[60]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/FSM_sequential_sm_reset_tx[2]_i_3}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[111]_i_1}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[26]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[181]_i_2}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d1_reg[3]}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/master_watchdog[16]_i_8}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[26]}]
set_property BEL F6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_246]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_i_4}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty[12]_i_3}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data1/data_out_reg[6]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[23]}]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[468]_i_1}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[261]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[139]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[125]_i_2}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/master_watchdog[16]_i_2}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[13]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_in_d1_reg[52]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[43]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[44]}]
set_property BEL A6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_70]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[255]_i_2}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[270]_i_1}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d4_reg[13]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d3_reg[9]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[45]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[355]_i_1}]
set_property BEL H5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[407]_i_2}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[264]}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[304]_i_1}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[247]_i_1}]
set_property BEL G6LUT [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_ctr0]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2/data_out_reg[7]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[430]}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[62]_i_1}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[389]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[32]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d4_reg[3]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[51]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[62]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2/data_out_reg[12]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl0/data_out_reg[20]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty_reg[2]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[10]}]
set_property BEL D5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_423]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[375]_i_1}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_in_d1_reg[36]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[67]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[228]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[59]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[10]_i_1}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[182]_i_1}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[27]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty_reg[11]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[60]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_eop_reg[3]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[172]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[25]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[469]_i_1}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[253]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[58]}]
set_property BEL AFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync1_reg]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[150]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[127]_i_1}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_out_reg[19]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[62]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[25]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[20]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[399]}]
set_property BEL D5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_548]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[56]}]
set_property BEL C5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[246]_i_2}]
set_property BEL C5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[271]_i_2}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d4_reg[9]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[130]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[356]_i_2}]
set_property BEL F5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[420]_i_2}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[262]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[320]_i_2}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[247]_i_2}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[384]}]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[64]_i_2}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[391]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d4_reg[11]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[44]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[393]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[9]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1/data_out_reg[7]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[314]_i_1}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl0/data_out_reg[34]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[128]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[45]}]
set_property BEL B5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_419]
set_property BEL E6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[377]_i_1}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_in_d1_reg[55]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[20]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[229]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[0]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[110]_i_1}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[62]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[201]_i_2}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d2_reg[11]}]
set_property BEL D5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_281]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[58]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty[12]_i_1}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[173]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[26]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[466]_i_1}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[266]}]
set_property BEL DFF2 [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_cmac_cdc_sync_core_drp_reset_tx_clk/s_out_d2_cdc_to_reg]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[59]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[143]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[126]_i_2}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/master_watchdog[0]_i_9}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[15]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_out_reg[18]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[15]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[49]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[246]_i_1}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[271]_i_1}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d4_reg[15]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d2_reg[7]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[54]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[0]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[356]_i_1}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[419]_i_1}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[265]}]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[329]_i_2}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[248]_i_1}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2/data_out_reg[9]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[2]_i_1}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[388]}]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[74]_i_2}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[390]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[447]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1/data_out_reg[8]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[7]}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[313]_i_2}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl0/data_out_reg[35]}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty[3]_i_3}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[46]}]
set_property BEL C6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_418]
set_property BEL B5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[377]_i_2}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_in_d1_reg[5]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[21]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[230]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[140]_i_2}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[86]}]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[196]_i_2}]
set_property BEL CFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d2_reg[10]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[15]}]
set_property BEL D6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_26]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[411]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[4]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[57]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_ena_reg[3]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[170]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[23]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[467]_i_1}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[215]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[56]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[14]}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[128]_i_1}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_out_reg[17]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[60]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[23]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[39]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[44]}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[236]_i_1}]
set_property BEL C5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[272]_i_2}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d4_reg[7]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[135]}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[357]_i_2}]
set_property BEL B5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[42]_i_2}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[261]}]
set_property BEL C5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[327]_i_2}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[248]_i_2}]
set_property BEL B5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_576]
set_property BEL A5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[63]_i_2}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[393]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[128]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[7]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1/data_out_reg[6]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[315]_i_1}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl0/data_out_reg[32]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_sop_reg[0]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[43]}]
set_property BEL B6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_420]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[376]_i_2}]
set_property BEL H5LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx[2]_i_2}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_in_d1_reg[53]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[231]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst/i_in_sync2_reg}]
set_property BEL FFF [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/i_in_out_reg]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[10]_i_2}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[85]}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[200]_i_2}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d2_reg[13]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/master_watchdog_reg[1]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[408]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[56]}]
set_property BEL G5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_eop[3]_i_1}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[171]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[24]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[464]_i_1}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[254]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[57]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[142]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[157]}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[127]_i_2}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/master_watchdog[0]_i_8}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[40]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_in_d1_reg[0]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[61]}]
set_property BEL A6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_555]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[43]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[235]_i_1}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[272]_i_1}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d4_reg[2]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[136]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[357]_i_1}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[42]_i_1}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[267]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[326]_i_1}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[249]_i_1}]
set_property BEL C6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_567]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty[9]_i_1}]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[65]_i_1}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[392]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[23]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[444]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[8]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[8]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl0/data_out_reg[33]}]
set_property BEL H5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty[3]_i_4}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[44]}]
set_property BEL E6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_42]
set_property BEL G5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[376]_i_3}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx[2]_i_4}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_in_d1_reg[54]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[232]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[109]_i_1}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[66]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[206]_i_2}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d2_reg[12]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/master_watchdog_reg[18]}]
set_property BEL D5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_279]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[406]}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]_i_2}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[509]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data1/data_in_d1_reg[13]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[162]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[30]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[465]_i_1}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[269]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[61]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[151]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[129]_i_1}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_out_reg[7]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[7]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[43]}]
set_property BEL A5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_554]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[36]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[237]_i_2}]
set_property BEL C5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[273]_i_2}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d4_reg[6]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[11]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[358]_i_2}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[420]_i_1}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[263]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[328]_i_2}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[249]_i_2}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[2]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty_reg[8]}]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[66]_i_2}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[395]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[25]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[179]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1/data_out_reg[9]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[23]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[6]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl0/data_out_reg[38]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty[2]_i_3}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[49]}]
set_property BEL C5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_415]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[379]_i_1}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[3]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_in_d1_reg[4]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[233]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[11]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[142]_i_2}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[129]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[194]_i_1}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/master_watchdog[16]_i_7}]
set_property BEL G5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_259]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty_reg[10]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[511]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[16]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[29]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[462]_i_1}]
set_property BEL C6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_152]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[256]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[62]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[153]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[156]}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[128]_i_2}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/master_watchdog[0]_i_7}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[39]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_out_reg[16]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[8]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[24]}]
set_property BEL D6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_547]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[237]_i_1}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[273]_i_1}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d4_reg[4]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[129]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[358]_i_1}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[41]_i_2}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[259]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[320]_i_1}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[24]_i_1}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3/data_out_reg[1]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty_reg[11]}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[67]_i_1}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[394]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[26]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d4_reg[12]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[46]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[395]}]
set_property BEL E6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_i_7}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl0/data_out_reg[39]}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty[2]_i_1}]
set_property BEL D6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_414]
set_property BEL B5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[379]_i_2}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[2]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_in_d1_reg[49]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[234]}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[145]_i_2}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[83]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[183]_i_1}]
set_property BEL E6LUT [get_cells {qsfp1_cmac_inst/inst/master_watchdog[24]_i_2}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[13]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[403]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl0/data_out_reg[49]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[507]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[27]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/master_watchdog_reg[7]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[463]_i_1}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[267]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[5]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[157]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[162]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[12]_i_1}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_in_d1_reg[7]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[63]}]
set_property BEL C5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_564]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[2]}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[238]_i_2}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[274]_i_2}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d1_reg[8]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[44]}]
set_property BEL AFF2 [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_cmac_cdc_sync_core_tx_reset/s_out_d3_reg]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[12]}]
set_property BEL C5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[359]_i_2}]
set_property BEL B5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[410]_i_2}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[258]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[318]_i_1}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[24]_i_2}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].axis_tready_i_reg}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[397]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[24]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_out_reg[6]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[445]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3/data_out_reg[7]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[63]}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[314]_i_2}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl0/data_out_reg[36]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty[3]_i_2}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[47]}]
set_property BEL C5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_417]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[378]_i_1}]
set_property BEL H5LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx[2]_i_2}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_in_d1_reg[6]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[63]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[235]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[21]}]
set_property BEL BFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/i_in_sync1_reg]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[143]_i_1}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[29]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[203]_i_1}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d1_reg[8]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/master_watchdog_reg[19]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[57]}]
set_property BEL A5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_253]
set_property BEL G5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty[8]_i_1}]
set_property BEL D6LUT [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/sm_reset_rx_timer_clr_i_1]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[508]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[168]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[28]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[461]_i_1}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[268]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[60]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[152]}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[129]_i_2}]
set_property BEL E6LUT [get_cells {qsfp0_cmac_inst/inst/master_watchdog[0]_i_6}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[7]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_out_reg[0]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[6]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[47]}]
set_property BEL C6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_557]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[37]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[238]_i_1}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[274]_i_1}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_out_reg[11]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[128]}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[359]_i_1}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[40]_i_1}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[260]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[325]_i_1}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[250]_i_1}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty_reg[9]}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[64]_i_1}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[396]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[27]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d4_reg[13]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[45]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[394]}]
set_property BEL C6LUT [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/rxprogdivreset_out_i_2]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[315]_i_2}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl0/data_out_reg[37]}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty[3]_i_1}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[48]}]
set_property BEL C6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_416]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[378]_i_2}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_in_d1_reg[7]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[236]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[10]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[137]_i_1}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[2]}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[196]_i_1}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty[9]_i_5}]
set_property BEL H6LUT [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/gtwiz_reset_rx_done_int_i_1]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[275]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[32]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[461]_i_2}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty[6]_i_1}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[155]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[130]_i_1}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[32]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_out_reg[20]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[21]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[27]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[39]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[239]_i_2}]
set_property BEL H5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[275]_i_2}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d3_reg[11]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d2_reg[10]}]
set_property BEL EFF2 [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_cmac_cdc_sync_core_tx_reset/s_out_d4_reg]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[257]}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[35]_i_2}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[413]_i_1}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[25]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[62]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[317]_i_1}]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[250]_i_2}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[434]}]
set_property BEL F5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[68]_i_2}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[399]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[44]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d4_reg[8]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[59]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[396]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3/data_out_reg[13]}]
set_property BEL D6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_16]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2/data_out_reg[8]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl0/data_out_reg[49]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_i_7}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[56]}]
set_property BEL A6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_44]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[380]_i_1}]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all[2]_i_4}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_in_d1_reg[2]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[205]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[6]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[144]_i_1}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[52]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[197]_i_2}]
set_property BEL AFF2 [get_cells qsfp1_cmac_inst/inst/cmac_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta_reg]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[21]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[396]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[63]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data1/data_in_d1_reg[11]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[274]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[33]}]
set_property BEL E5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_89]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty[5]_i_5}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[144]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[12]_i_2}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[33]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_out_reg[22]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[47]}]
set_property BEL H5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_81]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[239]_i_1}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[275]_i_1}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d2_reg[8]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d4_reg[11]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[259]}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[35]_i_1}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[412]_i_1}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[255]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[60]}]
set_property BEL A5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[324]_i_2}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[251]_i_1}]
set_property BEL CFF2 [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tlast_reg]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[435]}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[69]_i_1}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[398]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[45]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[5]}]
set_property BEL EFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/i_in_sync1_reg]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt[1]_i_1}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2/data_out_reg[9]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl0/data_out_reg[4]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[57]}]
set_property BEL E5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_439]
set_property BEL G5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[380]_i_2}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx[2]_i_6}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_in_d1_reg[22]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[206]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[126]_i_2}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[53]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[193]_i_2}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[1]}]
set_property BEL C5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_273]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt[1]_i_1}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[55]}]
set_property BEL B6LUT [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/tx_axis_tready_INST_0]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[22]}]
set_property BEL E6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/wr_ptr[0]_i_1}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[2]}]
set_property BEL F5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[460]_i_2}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty[6]_i_3}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[156]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[131]_i_1}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_out_reg[1]}]
set_property BEL B5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_552]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[23]_i_2}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[290]_i_1}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d3_reg[14]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d1_reg[11]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[258]}]
set_property BEL H5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[360]_i_2}]
set_property BEL G5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[414]_i_2}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[254]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[47]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[321]_i_1}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[251]_i_2}]
set_property BEL DFF [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/txuserrdy_out_reg]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[433]}]
set_property BEL C5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[67]_i_2}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[296]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[42]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[441]}]
set_property BEL D5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_173]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2/data_out_reg[7]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl0/data_out_reg[3]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[54]}]
set_property BEL D5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_441]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[37]_i_1}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[0]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_in_d1_reg[33]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[207]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_rxresetdone_inst/i_in_sync1_reg}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[143]_i_2}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[96]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[193]_i_1}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d1_reg[15]}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/master_watchdog[8]_i_8}]
set_property BEL D5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_263]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[417]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[54]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[25]}]
set_property BEL D6LUT [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/gtrxreset_out_i_1]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data0/data_out_reg[2]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[276]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/wr_ptr[1]_i_1}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[31]}]
set_property BEL A6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_92]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[462]_i_2}]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty[6]_i_2}]
set_property BEL DFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_reg]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[154]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[130]_i_2}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/master_watchdog[16]_i_7}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[31]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_in_d1_reg[22]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[22]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[23]_i_1}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[290]_i_2}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d2_reg[9]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d4_reg[10]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[260]}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[360]_i_1}]
set_property BEL E6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[414]_i_1}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[257]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[6]}]
set_property BEL H5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[317]_i_2}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[252]_i_1}]
set_property BEL E6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[68]_i_1}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[39]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[43]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[15]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_out_reg[7]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[57]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[9]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl0/data_out_reg[48]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]}]
set_property BEL HFF2 [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_cmac_cdc_sync_core_drp_reset_rx_clk/s_out_d2_cdc_to_reg]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[55]}]
set_property BEL E6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_440]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[37]_i_2}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[1]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_in_d1_reg[32]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[208]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_rxresetdone_inst/i_in_out_reg}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[137]_i_2}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[56]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[159]_i_1}]
set_property BEL F6LUT [get_cells qsfp1_cmac_inst/inst/cmac_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst_i_1]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/master_watchdog_reg[9]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[18]}]
set_property BEL H5LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__0}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[62]}]
set_property BEL D6LUT [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/state_i_1]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[24]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[36]}]
set_property BEL A5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_91]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[444]_i_1}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[223]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[146]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[132]_i_1}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[49]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_in_d1_reg[21]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[46]}]
set_property BEL C6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_549]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[240]_i_2}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d3_reg[1]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[22]}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[361]_i_2}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[415]_i_2}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[256]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[55]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[322]_i_1}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[252]_i_2}]
set_property BEL A6LUT [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tlast_i_8]
set_property BEL DFF [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/txuserrdy_out_reg]
set_property BEL H5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[6]_i_2}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[400]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[48]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[14]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d4_reg[9]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[61]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[423]}]
set_property BEL BFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_sync2_reg]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__1}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[24]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl0/data_out_reg[52]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[5]}]
set_property BEL E6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[382]_i_1}]
set_property BEL EFF [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_out_reg]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_in_d1_reg[1]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[37]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[209]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[18]}]
set_property BEL EFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/i_in_out_reg]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[147]_i_2}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[7]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[206]_i_1}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/master_watchdog_reg[21]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[52]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[8]}]
set_property BEL DFF [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/state_reg]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data0/data_out_reg[15]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[23]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[37]}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[450]_i_1}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[227]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[147]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[131]_i_2}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_out_reg[21]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[1]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[26]}]
set_property BEL E5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_55]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[46]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[240]_i_1}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[313]_i_1}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d3_reg[13]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d1_reg[10]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[23]}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[361]_i_1}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[415]_i_1}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[251]}]
set_property BEL B5LUT [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tlast_i_5]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[329]_i_1}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[253]_i_1}]
set_property BEL A6LUT [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tlast_i_7]
set_property BEL DFF [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[9]}]
set_property BEL E6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[71]_i_1}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[3]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[49]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_out_reg[11]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[6]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[174]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[437]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl0/data_out_reg[53]}]
set_property BEL EFF2 [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_cmac_cdc_sync_core_drp_reset_rx_clk/s_out_d3_reg]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[60]}]
set_property BEL C6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_436]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[382]_i_2}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all[1]_i_1}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[17]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_in_d1_reg[19]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[119]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[210]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[17]}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[131]_i_2}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[80]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[183]_i_2}]
set_property BEL G6LUT [get_cells qsfp1_cmac_inst/inst/master_watchdog_barking_i_8]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[20]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[57]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[59]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty_reg[14]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[257]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[34]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[225]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[149]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[133]_i_1}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[30]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_in_d1_reg[48]}]
set_property BEL H6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_569]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[241]_i_2}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[308]_i_2}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d3_reg[3]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d2_reg[5]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[49]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[24]}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[416]_i_2}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[250]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[59]}]
set_property BEL H5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[321]_i_2}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[253]_i_2}]
set_property BEL D5LUT [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tlast_i_9]
set_property BEL D6LUT [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_i_1]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[0]_i_1}]
set_property BEL B5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[69]_i_2}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[402]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[46]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d4_reg[7]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[425]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl0/data_out_reg[50]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[58]}]
set_property BEL F5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_437]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[381]_i_1}]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all[2]_i_2}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_in_d1_reg[21]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[36]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[211]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[13]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[127]_i_1}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[63]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[158]_i_1}]
set_property BEL BFF2 [get_cells qsfp1_cmac_inst/inst/cmac_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg]
set_property BEL DFF [get_cells qsfp1_cmac_inst/inst/master_watchdog_barking_reg]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[22]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[58]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty_reg[15]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[256]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[35]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[460]_i_1}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[224]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[145]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[132]_i_2}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_in_d1_reg[49]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[52]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[25]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[398]}]
set_property BEL G5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_57]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[3]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[241]_i_1}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[312]_i_2}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d3_reg[12]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[256]}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[324]_i_1}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[416]_i_1}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[253]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[57]}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[254]_i_1}]
set_property BEL DFF [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tvalid_reg]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[436]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[6]_i_1}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[401]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[47]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_out_reg[0]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[60]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[397]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[422]}]
set_property BEL H6LUT [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/rxprogdivreset_out_i_1]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/rd_ptr_reg[0]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[438]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl0/data_out_reg[51]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2}]
set_property BEL EFF [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_cmac_cdc_sync_core_drp_reset_rx_clk/s_out_d4_reg]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[59]}]
set_property BEL F6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_438]
set_property BEL H5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[381]_i_2}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all[2]_i_3}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_in_d1_reg[20]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[58]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[212]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[12]}]
set_property BEL CFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/i_in_sync2_reg]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[148]_i_1}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[97]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[194]_i_2}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[63]}]
set_property BEL A5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_277]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[399]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[53]}]
set_property BEL AFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/i_in_meta_reg]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty_reg[12]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data1/data_out_reg[1]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/wr_ptr_reg[2]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[3]}]
set_property BEL E6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[456]_i_2}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty_reg[4]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[148]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[134]_i_1}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[11]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_in_d1_reg[50]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[24]}]
set_property BEL H6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_82]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[247]_i_2}]
set_property BEL B5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[257]_i_2}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d3_reg[5]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d2_reg[3]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[19]}]
set_property BEL C5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[324]_i_2}]
set_property BEL G5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[417]_i_2}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[252]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[31]_i_2}]
set_property BEL G5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[254]_i_2}]
set_property BEL G5LUT [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tlast_i_4]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3/data_out_reg[0]}]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty[11]_i_4}]
set_property BEL F5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[71]_i_2}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[405]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[37]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_out_reg[14]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[434]}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]_i_1}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[33]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/rd_ptr[2]_i_4__0}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[436]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2/data_out_reg[1]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl0/data_out_reg[5]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_i_2}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[137]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[50]}]
set_property BEL A5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_433]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[384]_i_2}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_out_reg[3]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[213]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[62]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_txresetdone_inst/i_in_sync2_reg}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[125]_i_2}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[41]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[158]_i_2}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/master_watchdog[24]_i_3}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[28]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[382]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[59]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[16]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty_reg[13]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data1/data_out_reg[15]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[40]}]
set_property BEL GFF2 [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_cmac_cdc_sync_core_drp_reset_rx_clk/s_out_d2_cdc_to_reg]
set_property BEL F5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[45]_i_2}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty_reg[5]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[158]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[133]_i_2}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[58]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_in_d1_reg[20]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[52]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[30]_i_2}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d3_reg[15]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d1_reg[0]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[1]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[348]_i_2}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[417]_i_1}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[278]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[315]_i_1}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[255]_i_1}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[83]_i_1}]
set_property BEL H5LUT [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tlast_i_3]
set_property BEL C5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[73]_i_2}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[403]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[38]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[109]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d2_reg[12]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[54]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[399]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2/data_out_reg[15]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl0/data_out_reg[6]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[136]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[1]}]
set_property BEL A6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_432]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[384]_i_1}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_out_reg[48]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[214]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[61]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[126]_i_1}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[21]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[204]_i_1}]
set_property BEL DFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_meta_reg]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/master_watchdog[24]_i_4}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[25]}]
set_property BEL E6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_250]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]_i_2}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[62]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[62]}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty[15]_i_3}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data1/data_out_reg[5]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[38]}]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty[7]_i_4}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[159]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[137]_i_2}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/master_watchdog[16]_i_6}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[56]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_in_d1_reg[1]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[16]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[53]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[248]_i_1}]
set_property BEL B5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[309]_i_2}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d3_reg[7]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d3_reg[8]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[20]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[344]_i_2}]
set_property BEL H5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[418]_i_2}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[224]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[319]_i_1}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[255]_i_2}]
set_property BEL F5LUT [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tlast_i_6]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3/data_out_reg[10]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[70]_i_1}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[407]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[35]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[104]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[56]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[398]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[435]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2/data_out_reg[14]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl0/data_out_reg[54]}]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_i_1}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[139]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[12]}]
set_property BEL C5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_435]
set_property BEL H5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[383]_i_2}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_out_reg[38]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[215]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[5]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[127]_i_2}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[24]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[204]_i_2}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/master_watchdog[24]_i_5}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[2]}]
set_property BEL C6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_24]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[422]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[61]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[7]}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty[15]_i_4}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data1/data_out_reg[2]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[39]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/master_watchdog_reg[6]}]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[469]_i_2}]
set_property BEL A6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_150]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty[7]_i_5}]
set_property BEL AFF2 [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_cmac_cdc_sync_core_drp_reset_tx_clk/s_out_d3_reg]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[15]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[137]_i_1}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[47]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_in_d1_reg[4]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[48]}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[249]_i_1}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[312]_i_1}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d3_reg[2]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d2_reg[6]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[21]}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[348]_i_1}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[418]_i_1}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[223]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[318]_i_2}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[256]_i_1}]
set_property BEL C5LUT [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tlast_i_5]
set_property BEL C5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[70]_i_2}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[404]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[36]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[53]}]
set_property BEL AFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_sync1_reg]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_i_1__1}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[31]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/axis_tkeep[63]_i_21}]
set_property BEL H6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_170]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl0/data_out_reg[55]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[1]_i_1}]
set_property BEL H6LUT [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_cmac_cdc_sync_core_drp_reset_rx_clk/usr_rx_reset_INST_0]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[138]}]
set_property BEL A6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_434]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[383]_i_1}]
set_property BEL D6LUT [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_i_4]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_out_reg[39]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[216]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[63]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[128]_i_1}]
set_property BEL E6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty[0]_i_3}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[205]_i_2}]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/master_watchdog[24]_i_6}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[19]}]
set_property BEL B6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_236]
set_property BEL AFF2 [get_cells qsfp0_cmac_inst/inst/cmac_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta_reg]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[5]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty[15]_i_1}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data1/data_out_reg[12]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[271]}]
set_property BEL C5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/wr_ptr[2]_i_1__0}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[45]}]
set_property BEL H5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[46]_i_2}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty[7]_i_2}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[163]}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[138]_i_2}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[0]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_in_d1_reg[19]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[13]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[23]}]
set_property BEL C5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_83]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[249]_i_2}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[293]_i_1}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d3_reg[9]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[189]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[347]_i_1}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[421]_i_1}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[226]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[4]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[30]_i_1}]
set_property BEL H5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[256]_i_2}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3/data_out_reg[11]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[432]}]
set_property BEL G5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[72]_i_2}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[409]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[40]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[55]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[39]}]
set_property BEL CFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_sync3_reg]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[29]}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/rd_ptr[2]_i_1__0}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[434]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2/data_out_reg[5]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[133]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[53]}]
set_property BEL A5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_43]
set_property BEL B5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[386]_i_2}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_out_reg[36]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[38]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[217]}]
set_property BEL E6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[144]_i_2}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[205]_i_1}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/master_watchdog[8]_i_2}]
set_property BEL C6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_270]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[389]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[51]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[40]}]
set_property BEL D6LUT [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/txuserrdy_out_i_1]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty[15]_i_2}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data1/data_out_reg[10]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[270]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/wr_ptr[2]_i_4}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[43]}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[467]_i_2}]
set_property BEL DFF2 [get_cells qsfp1_cmac_inst/inst/gt_rx_reset_done_inv_reg_reg]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty[7]_i_1}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[161]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[138]_i_1}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[57]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_in_d1_reg[55]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[18]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[48]}]
set_property BEL B6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_567]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[40]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[248]_i_2}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[30]_i_1}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d3_reg[4]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[18]}]
set_property BEL G5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[346]_i_2}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[225]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[49]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[312]_i_2}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[257]_i_1}]
set_property BEL D6LUT [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tlast_i_11]
set_property BEL H5LUT [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_i_1]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[9]_i_1}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[406]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[41]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[18]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d4_reg[6]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[431]}]
set_property BEL DFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_meta_reg]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/axis_tkeep[63]_i_11}]
set_property BEL B6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_160]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2/data_out_reg[6]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[132]}]
set_property BEL C5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_429]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[386]_i_1}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_out_reg[35]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[39]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[218]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[134]_i_2}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[40]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[159]_i_2}]
set_property BEL A6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_232]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]_i_1}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[3]}]
set_property BEL H5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty[14]_i_2}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data1/data_out_reg[14]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[273]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/wr_ptr_reg[0]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[41]}]
set_property BEL G5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[468]_i_2}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[270]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[160]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[139]_i_2}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[46]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_in_d1_reg[33]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[50]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[396]}]
set_property BEL C5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_566]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[24]_i_2}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[296]_i_1}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d4_reg[10]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d3_reg[6]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[48]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[190]}]
set_property BEL C5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[345]_i_2}]
set_property BEL H5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[421]_i_2}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[228]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[51]}]
set_property BEL B5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[319]_i_2}]
set_property BEL G5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[257]_i_2}]
set_property BEL H5LUT [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tlast_i_2]
set_property BEL B6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_56]
set_property BEL E6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[73]_i_1}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[410]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[39]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[20]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[43]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[420]}]
set_property BEL HFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/i_in_meta_reg]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[39]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/rd_ptr[0]_i_1__2}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[433]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2/data_out_reg[3]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl0/data_out_reg[7]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[135]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[51]}]
set_property BEL A5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_431]
set_property BEL C5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[385]_i_2}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_out_reg[37]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[220]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[12]_i_1}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[51]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[186]_i_1}]
set_property BEL CFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync3_reg]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[24]}]
set_property BEL D5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_265]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[414]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[63]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty[14]_i_3}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data1/data_out_reg[13]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[272]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/wr_ptr_reg[1]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[42]}]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[465]_i_2}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty_reg[6]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[164]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[139]_i_1}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_in_d1_reg[32]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[14]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[397]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[54]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[24]_i_1}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[294]_i_2}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d3_reg[6]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_cmac_cdc_sync_core_tx_reset/master_watchdog[0]_i_1}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[191]}]
set_property BEL C5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[347]_i_2}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[422]_i_2}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[227]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[50]}]
set_property BEL E6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[32]_i_1}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[258]_i_1}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[58]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[431]}]
set_property BEL E6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[72]_i_1}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[408]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[3]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[17]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[433]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2/data_out_reg[4]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[134]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[52]}]
set_property BEL C6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_430]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[385]_i_1}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_in_d1_reg[23]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[221]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[13]_i_2}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[47]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[207]_i_1}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[23]}]
set_property BEL C5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_27]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[60]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[61]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[428]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[266]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[47]}]
set_property BEL E6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_90]
set_property BEL H5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[466]_i_2}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[228]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[162]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[13]_i_2}]
set_property BEL B5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_107]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[38]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_out_reg[32]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[5]}]
set_property BEL A6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_68]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[33]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[250]_i_1}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[299]_i_1}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_out_reg[7]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d4_reg[13]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[56]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[271]}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[327]_i_1}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[423]_i_1}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[231]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[308]_i_1}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[258]_i_2}]
set_property BEL EFF [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_sat_reg]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[91]_i_1}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[257]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[101]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d2_reg[15]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[0]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt[1]_i_1}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[12]}]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/rd_ptr[2]_i_2__1}]
set_property BEL F5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_155]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[9]}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[33]_i_2}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[155]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[0]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[189]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[7]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[25]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[154]_i_1}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3/data_out_reg[7]}]
set_property BEL FFF2 [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_cmac_cdc_sync_core_rx_reset/s_out_d2_cdc_to_reg]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[9]}]
set_property BEL E6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_226]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[12]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[429]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[265]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[48]}]
set_property BEL E6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[464]_i_2}]
set_property BEL D5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_15]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[167]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[151]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[13]_i_1}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/master_watchdog[24]_i_3}]
set_property BEL C6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_106]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[4]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_out_reg[34]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[17]}]
set_property BEL A6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_90]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[252]_i_1}]
set_property BEL H5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[297]_i_2}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_out_reg[8]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d4_reg[12]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[272]}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[346]_i_1}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[422]_i_1}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[229]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[44]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[308]_i_2}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[259]_i_1}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[22]}]
set_property BEL B6LUT [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_i_1]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[90]_i_1}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[40]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[10]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1/data_out_reg[3]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_i_1__0}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[16]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/rd_ptr[1]_i_1__1}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[444]}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[33]_i_1}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[8]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_out_reg[16]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[60]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[190]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[16]}]
set_property BEL C5LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/FSM_sequential_sm_reset_tx[1]_i_1}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[135]_i_1}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty[0]_i_1}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[154]_i_2}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3/data_out_reg[6]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[13]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[426]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[268]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[44]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[452]_i_1}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[211]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[166]}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[140]_i_2}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_out_reg[33]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[59]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[57]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[251]_i_1}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[300]_i_1}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_out_reg[5]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d1_reg[15]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[52]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[273]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[32]_i_1}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[424]_i_1}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[230]}]
set_property BEL E6LUT [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tlast_i_8]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[312]_i_1}]
set_property BEL B5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[259]_i_2}]
set_property BEL E6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[74]_i_1}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[23]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d2_reg[4]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[440]}]
set_property BEL C5LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt[3]_i_2}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[14]}]
set_property BEL C5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_157]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[442]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]_i_1}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_i_4}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[8]}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[341]_i_1}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[157]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[62]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[191]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/FSM_sequential_sm_reset_tx[2]_i_1}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[135]_i_2}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[35]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[15]_i_1}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3/data_out_reg[9]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[49]}]
set_property BEL A5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_247]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[57]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[427]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data1/data_in_d1_reg[0]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[267]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[46]}]
set_property BEL E6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[44]_i_1}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[165]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[140]_i_1}]
set_property BEL E6LUT [get_cells {qsfp0_cmac_inst/inst/master_watchdog[24]_i_2}]
set_property BEL C5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_103]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_out_reg[36]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[60]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[31]}]
set_property BEL A5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_69]
set_property BEL H5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[250]_i_2}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[29]_i_2}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_out_reg[6]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d4_reg[14]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[57]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[274]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[328]_i_2}]
set_property BEL H5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[423]_i_2}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[22]}]
set_property BEL E5LUT [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tlast_i_6]
set_property BEL C5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[309]_i_2}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[25]_i_1}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[20]}]
set_property BEL HFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_reg]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[75]_i_1}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[24]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[0]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d2_reg[13]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[9]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[3]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[13]}]
set_property BEL E6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/axis_tkeep[63]_i_6}]
set_property BEL C6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_158]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]_i_2}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]_i_1}]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[340]_i_1}]
set_property BEL CFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_sat_reg]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_out_reg[34]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[61]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[192]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[8]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[139]_i_1}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[153]_i_2}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3/data_out_reg[8]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/master_watchdog[8]_i_7}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[48]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty_reg[8]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[11]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[424]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[26]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[50]}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[449]_i_2}]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty[5]_i_4}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[130]}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[141]_i_2}]
set_property BEL D6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_102]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_out_reg[35]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[53]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[30]}]
set_property BEL F5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_75]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[30]}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[252]_i_2}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[303]_i_1}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_out_reg[13]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d1_reg[2]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[50]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[268]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[332]_i_1}]
set_property BEL E6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[424]_i_2}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[233]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[53]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[314]_i_1}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[25]_i_2}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3/data_out_reg[2]}]
set_property BEL BFF [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty[8]_i_2}]
set_property BEL B5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[75]_i_2}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[21]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[116]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_out_reg[8]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[442]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3/data_out_reg[0]}]
set_property BEL H5LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__0}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[15]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[441]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]}]
set_property BEL E6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_450]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[339]_i_1}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[1]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[153]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[193]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[9]}]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[128]_i_2}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[5]}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[187]_i_1}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[10]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d1_reg[4]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/master_watchdog_reg[20]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[385]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_i_7}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[0]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/FSM_sequential_sm_reset_tx[2]_i_1}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[425]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[269]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[51]}]
set_property BEL B5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_93]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[449]_i_1}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[12]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[141]_i_1}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/master_watchdog[16]_i_9}]
set_property BEL C5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_105]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[36]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_out_reg[37]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[21]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[54]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[395]}]
set_property BEL A5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_97]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[31]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[251]_i_2}]
set_property BEL G5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[301]_i_2}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_out_reg[14]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d1_reg[14]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[51]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[269]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[330]_i_2}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[426]_i_2}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[232]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[52]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[307]_i_1}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[260]_i_1}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[6]_i_2}]
set_property BEL A5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[99]_i_2}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[22]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[118]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_out_reg[1]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[443]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[401]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3/data_out_reg[10]}]
set_property BEL H5LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]_i_2}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[17]}]
set_property BEL C5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/wr_ptr[2]_i_1__1}]
set_property BEL E6LUT [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/gttxreset_out_i_2]
set_property BEL A5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_45]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[338]_i_2}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_out_reg[0]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[194]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/FSM_sequential_sm_reset_tx[0]_i_1}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[141]_i_1}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[34]}]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[197]_i_1}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/master_watchdog[8]_i_3}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[383]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[10]}]
set_property BEL BFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/i_in_sync1_reg]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[20]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[49]}]
set_property BEL B6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_94]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[463]_i_2}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[133]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[116]_i_1}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_out_reg[36]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[57]}]
set_property BEL A6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_98]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[27]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[253]_i_2}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[306]_i_1}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_out_reg[10]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d1_reg[12]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[26]}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[335]_i_1}]
set_property BEL B5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[425]_i_2}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[235]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[43]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[314]_i_2}]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[260]_i_2}]
set_property BEL F5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[90]_i_2}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[20]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_out_reg[15]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[11]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[400]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1/data_out_reg[15]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[18]}]
set_property BEL D5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_17]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[440]}]
set_property BEL H5LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1}]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[339]_i_2}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[9]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_out_reg[35]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[33]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[195]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[19]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_rxresetdone_inst/i_in_sync3_reg}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[140]_i_1}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[92]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[184]_i_1}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3/data_out_reg[5]}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/master_watchdog[8]_i_4}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[9]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[8]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[423]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[21]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[4]}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[448]_i_1}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[136]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[142]_i_1}]
set_property BEL D5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_101]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_out_reg[37]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[58]}]
set_property BEL F6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_74]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[253]_i_1}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[304]_i_2}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d4_reg[5]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d1_reg[13]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[4]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[270]}]
set_property BEL H5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[333]_i_2}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[425]_i_1}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[234]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[42]}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[316]_i_1}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[261]_i_1}]
set_property BEL G5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[91]_i_2}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[256]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[446]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1/data_out_reg[14]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[27]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]}]
set_property BEL F5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_451]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[340]_i_2}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[154]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[196]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[27]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[129]_i_1}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[76]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[185]_i_2}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3/data_out_reg[4]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[31]}]
set_property BEL C5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_23]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[394]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[9]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[259]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[53]}]
set_property BEL E6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_96]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[448]_i_2}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[220]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[135]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[117]_i_1}]
set_property BEL D6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_100]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[48]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_out_reg[38]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[55]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[391]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[60]}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[254]_i_2}]
set_property BEL H5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[307]_i_2}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d2_reg[5]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[263]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[338]_i_1}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[427]_i_1}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[188]}]
set_property BEL E6LUT [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tlast_i_10]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[276]_i_2}]
set_property BEL G5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[261]_i_2}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[2]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3/data_out_reg[13]}]
set_property BEL HFF [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg]
set_property BEL H5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[92]_i_2}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[19]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[51]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[16]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_out_reg[12]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[58]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[402]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[41]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]_i_1}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[43]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[62]}]
set_property BEL B5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_447]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[337]_i_1}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[12]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_out_reg[21]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[69]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[197]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[1]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[129]_i_2}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_eop[0]_i_4}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[184]_i_2}]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/master_watchdog[8]_i_9}]
set_property BEL G6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_260]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_eop[2]_i_5}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data0/data_out_reg[1]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[258]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[55]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[447]_i_1}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[226]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[137]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[116]_i_2}]
set_property BEL C6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_104]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[37]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_out_reg[33]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[56]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[2]}]
set_property BEL A5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_93]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[38]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[254]_i_1}]
set_property BEL G5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[306]_i_2}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d2_reg[4]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[55]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[266]}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[336]_i_2}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[426]_i_1}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[236]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[9]}]
set_property BEL H5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[315]_i_2}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[262]_i_1}]
set_property BEL H5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[82]_i_2}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[30]}]
set_property BEL E6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[92]_i_1}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[1]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[62]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d2_reg[14]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[423]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[63]}]
set_property BEL A6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_446]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[336]_i_2}]
set_property BEL BFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync2_reg]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_out_reg[33]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[68]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[198]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_txresetdone_inst/i_in_sync1_reg}]
set_property BEL G6LUT [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/sm_reset_rx_timer_clr_i_3]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[141]_i_2}]
set_property BEL GFF2 [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_cmac_cdc_sync_core_rx_reset/s_out_d2_cdc_to_reg]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[185]_i_1}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[40]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[404]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[63]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[260]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[54]}]
set_property BEL E5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_95]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[447]_i_2}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[222]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[138]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[118]_i_1}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[14]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_out_reg[2]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[10]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[29]}]
set_property BEL B6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_559]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[5]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[244]_i_2}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d2_reg[7]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d2_reg[13]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[265]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[340]_i_1}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[428]_i_1}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[18]}]
set_property BEL C5LUT [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tlast_i_3]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[309]_i_1}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[262]_i_2}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3/data_out_reg[12]}]
set_property BEL G5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_59]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[76]_i_1}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[190]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[4]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_out_reg[10]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[62]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[0]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/wr_ptr[0]_i_1__1}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[439]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[61]}]
set_property BEL E5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_449]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[338]_i_1}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[13]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_out_reg[32]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[59]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[199]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[20]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_rxresetdone_inst/i_in_sync2_reg}]
set_property BEL C5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[138]_i_2}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[188]_i_2}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3/data_out_reg[3]}]
set_property BEL A6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_254]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty[8]_i_2}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data0/data_out_reg[4]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[25]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[52]}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[446]_i_1}]
set_property BEL C5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_151]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[221]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[134]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[164]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[117]_i_2}]
set_property BEL G6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_10]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[50]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_out_reg[34]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[20]}]
set_property BEL D6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_561]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[47]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[255]_i_1}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[308]_i_1}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_out_reg[12]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d1_reg[1]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[267]}]
set_property BEL H5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[339]_i_2}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[427]_i_2}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[189]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[263]_i_1}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[99]_i_1}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[191]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[50]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_out_reg[13]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[424]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[25]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]}]
set_property BEL B6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_448]
set_property BEL G5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[337]_i_2}]
set_property BEL C5LUT [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_sat_i_1]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_out_reg[19]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[200]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[14]}]
set_property BEL DFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/i_in_meta_reg]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[12]_i_2}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[31]}]
set_property BEL FFF2 [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_cmac_cdc_sync_core_rx_reset/s_out_d3_reg]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[187]_i_2}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/master_watchdog_reg[22]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[12]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_eop[2]_i_4}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[6]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[262]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[58]}]
set_property BEL C5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[446]_i_2}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[217]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[168]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[163]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[119]_i_1}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/master_watchdog[16]_i_8}]
set_property BEL D5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_1]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[16]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_out_reg[32]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[49]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[392]}]
set_property BEL F5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_59]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[61]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[243]_i_2}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[311]_i_2}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d3_reg[10]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[25]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[343]_i_1}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[429]_i_1}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[191]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[16]}]
set_property BEL G5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[306]_i_2}]
set_property BEL G5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[263]_i_2}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[33]}]
set_property BEL H6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_565]
set_property BEL C5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[94]_i_2}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[188]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d2_reg[1]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[8]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[10]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[6]}]
set_property BEL C5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_443]
set_property BEL C5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[341]_i_2}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_out_reg[17]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[35]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[201]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[25]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_rxresetdone_inst/i_in_meta_reg}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[30]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[195]_i_2}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/master_watchdog[8]_i_6}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[47]}]
set_property BEL B5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_285]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[261]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[59]}]
set_property BEL E5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_97]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[445]_i_1}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[186]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[169]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[118]_i_2}]
set_property BEL EFF [get_cells qsfp1_cmac_pad_inst/frame_reg_reg]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[15]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_in_d1_reg[2]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[28]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[393]}]
set_property BEL C5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_558]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[45]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[245]_i_1}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[310]_i_1}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_out_reg[3]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d2_reg[12]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[262]}]
set_property BEL G5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[341]_i_2}]
set_property BEL H5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[428]_i_2}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[190]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[17]}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[277]_i_1}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[264]_i_1}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[34]}]
set_property BEL D6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_561]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[94]_i_1}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[18]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_out_reg[2]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[435]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[7]}]
set_property BEL D6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_442]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[336]_i_1}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[156]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[5]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[202]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[28]}]
set_property BEL AFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_meta_reg]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[136]_i_1}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_eop[0]_i_3}]
set_property BEL FFF [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_cmac_cdc_sync_core_rx_reset/s_out_d4_reg]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[188]_i_1}]
set_property BEL EFF [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_cmac_cdc_sync_core_rx_reset/s_out_d3_reg]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty[10]_i_2}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[7]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[264]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[56]}]
set_property BEL H5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_9]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[445]_i_2}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[219]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[170]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[153]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[11]_i_1}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[34]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_in_d1_reg[23]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[27]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[394]}]
set_property BEL F5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_63]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[62]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[243]_i_1}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[311]_i_1}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d3_reg[0]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[261]}]
set_property BEL E6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[41]_i_1}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[193]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[7]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[306]_i_1}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[264]_i_2}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[31]}]
set_property BEL H6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_58]
set_property BEL G5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[93]_i_2}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[258]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d2_reg[3]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[63]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[26]}]
set_property BEL G5LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[3]_i_2}]
set_property BEL H5LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__1}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[16]}]
set_property BEL A5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_445]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[335]_i_1}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_out_reg[18]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[203]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[26]}]
set_property BEL CFF [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_out_reg]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_eop[0]_i_7}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[165]_i_1}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[14]}]
set_property BEL G6LUT [get_cells qsfp1_cmac_inst/inst/master_watchdog_barking_i_2]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[50]}]
set_property BEL E5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_243]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_eop[2]_i_1}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_i_2}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[263]}]
set_property BEL H5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_489]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[57]}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[444]_i_2}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[218]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[16]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[119]_i_2}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[35]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_out_reg[23]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[26]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[28]}]
set_property BEL G6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_58]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[244]_i_1}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[310]_i_2}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d2_reg[6]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d2_reg[11]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[53]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[264]}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[343]_i_2}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[429]_i_2}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[192]}]
set_property BEL HFF [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tvalid_reg]
set_property BEL H5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[307]_i_2}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[265]_i_1}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[32]}]
set_property BEL D5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_65]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[93]_i_1}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[189]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d2_reg[2]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[7]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[403]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[421]}]
set_property BEL EFF [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[11]}]
set_property BEL D6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_18]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]}]
set_property BEL C6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_444]
set_property BEL B5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[335]_i_2}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_out_reg[20]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[34]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[204]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[15]}]
set_property BEL DFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/i_in_sync3_reg]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[139]_i_2}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_eop[0]_i_8}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[195]_i_1}]
set_property BEL D6LUT [get_cells qsfp1_cmac_inst/inst/master_watchdog_barking_i_1]
set_property BEL H6LUT [get_cells qsfp0_cmac_inst/inst/cmac_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst_i_1]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_i_4}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[56]}]
set_property BEL D5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_475]
set_property BEL H5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[30]_i_1}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[412]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[286]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[306]}]
set_property BEL E6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[56]_i_2}]
set_property BEL A6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_244]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/axis_tvalid_i_1}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[288]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[448]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[167]}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[506]_i_1}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[12]}]
set_property BEL B6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_376]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[431]_i_2}]
set_property BEL B6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_533]
set_property BEL B5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[423]_i_2}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[143]_i_1}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[64]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[113]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[385]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[116]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[80]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[38]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[236]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/axis_tkeep[63]_i_12}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[295]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[340]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[38]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[34]}]
set_property BEL B5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_179]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[511]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[44]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[412]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_txresetdone_inst/i_in_sync1_reg}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[288]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[57]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[20]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[30]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[163]}]
set_property BEL F5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_209]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[25]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[25]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[413]}]
set_property BEL D5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_483]
set_property BEL B5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[2]_i_1}]
set_property BEL CFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync3_reg]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[292]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[31]_i_4}]
set_property BEL A5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_245]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_in_d1_reg[23]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/rd_ptr[2]_i_1}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[30]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[449]}]
set_property BEL C5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[505]_i_3}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[15]}]
set_property BEL D5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_371]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[431]_i_1}]
set_property BEL H6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_515]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[422]_i_1}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[142]_i_2}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[8]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[112]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[37]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[53]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[11]}]
set_property BEL C5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_526]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[169]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl1/data_out_reg[4]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[35]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[237]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/axis_tkeep[63]_i_23}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[294]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[338]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[390]}]
set_property BEL H5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_173]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty[12]_i_3}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[449]}]
set_property BEL G6LUT [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/gtwiz_reset_rx_done_int_i_1]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[416]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[6]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[315]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[58]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[19]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[31]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[150]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[24]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[23]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[418]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[31]_i_11}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[413]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[20]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/master_watchdog_reg[23]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[278]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[22]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[31]_i_6}]
set_property BEL B6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_242]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_in_d1_reg[19]}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/rd_ptr[2]_i_2__0}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[446]}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[507]_i_1}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[26]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d4_reg[5]}]
set_property BEL D5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_369]
set_property BEL E6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[432]_i_2}]
set_property BEL A6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_46]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[424]_i_1}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[144]_i_1}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[475]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[114]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[379]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[114]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[81]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[39]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[239]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/rd_ptr[0]_i_1__0}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[341]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[388]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[21]}]
set_property BEL E6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_172]
set_property BEL AFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_sync1_reg]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[443]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[451]}]
set_property BEL EFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync1_reg]
set_property BEL FFF [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr_reg]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[446]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[74]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[220]_i_1}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[287]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl1/data_out_reg[55]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[55]}]
set_property BEL EFF [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_cmac_cdc_sync_master_watchdog_barking/s_out_d4_reg]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[21]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[32]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[170]}]
set_property BEL D5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_227]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[26]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[22]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[421]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[31]_i_10}]
set_property BEL A6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_464]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/master_watchdog_reg[22]}]
set_property BEL D6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_146]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[376]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[47]_i_4}]
set_property BEL H5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_249]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_in_d1_reg[2]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/rd_ptr[0]_i_1}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[2]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[447]}]
set_property BEL B5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[506]_i_2}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d4_reg[4]}]
set_property BEL G5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_37]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[432]_i_1}]
set_property BEL B5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_530]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[423]_i_1}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[143]_i_2}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[7]}]
set_property BEL B5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[95]_i_2}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[382]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[115]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[168]}]
set_property BEL H6LUT [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtpowergood_int]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[243]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/rd_ptr[1]_i_1__2}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[17]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[33]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[389]}]
set_property BEL B5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_473]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[35]}]
set_property BEL H6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_174]
set_property BEL CFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[461]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[450]}]
set_property BEL GFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[81]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_txresetdone_inst/i_in_meta_reg}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[222]_i_2}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[330]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[56]}]
set_property BEL B5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_31]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[1]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[41]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[16]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[38]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[23]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[24]}]
set_property BEL C5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[27]_i_1}]
set_property BEL G6LUT [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/pllreset_rx_out_i_1]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[410]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[40]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[343]}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[31]_i_8}]
set_property BEL B6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_240]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_in_d1_reg[22]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/rd_ptr[2]_i_4}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[452]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[170]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[508]_i_1}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[19]}]
set_property BEL F5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_367]
set_property BEL G5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[438]_i_2}]
set_property BEL B5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[421]_i_2}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[145]_i_1}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[472]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[12]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[381]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[165]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[173]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[36]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[235]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[296]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[337]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[402]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[30]}]
set_property BEL H6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_18]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[442]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[453]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[445]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[286]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl1/data_out_reg[51]}]
set_property BEL B5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_317]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[51]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[29]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[157]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[33]}]
set_property BEL E6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_216]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[28]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[415]}]
set_property BEL B5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[26]_i_1}]
set_property BEL H6LUT [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[3]}]
set_property BEL D5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_145]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[375]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[31]_i_7}]
set_property BEL B5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_241]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/rd_ptr[2]_i_3__0}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[451]}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[507]_i_2}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_out_reg[13]}]
set_property BEL F6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_368]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[433]_i_1}]
set_property BEL B6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_492]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[420]_i_1}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[144]_i_2}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[474]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[129]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[374]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[119]}]
set_property BEL B5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_520]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[84]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[29]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[241]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[270]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[334]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[403]}]
set_property BEL E5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_471]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[22]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[31]}]
set_property BEL B6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_180]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[444]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[452]}]
set_property BEL EFF [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_out_reg]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[220]_i_2}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[329]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl1/data_out_reg[49]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[5]}]
set_property BEL A5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_349]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[2]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[27]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[18]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[412]}]
set_property BEL D6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_476]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[29]_i_1}]
set_property BEL BUFG_GT_SYNC [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[12].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[411]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[390]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/master_watchdog_reg[21]}]
set_property BEL D6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_118]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[281]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[31]_i_3}]
set_property BEL B5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_239]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/wr_ptr_reg[2]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/rd_ptr_reg[0]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[393]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[454]}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[509]_i_1}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[14]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[27]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d4_reg[8]}]
set_property BEL D6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_370]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[439]_i_2}]
set_property BEL A5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_493]
set_property BEL C5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[422]_i_2}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[146]_i_1}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[12]_i_1}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[131]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[373]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[117]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[83]}]
set_property BEL H6LUT [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxcdrlock_int]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[37]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[238]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[339]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[400]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[32]}]
set_property BEL G5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_175]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[455]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[455]}]
set_property BEL HFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_reg]
set_property BEL D6LUT [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_sat_i_1]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[80]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[226]_i_1}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[285]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[59]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[53]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[44]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[165]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[34]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[2]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[62]}]
set_property BEL G5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[28]_i_1}]
set_property BEL BFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync2_reg]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[41]}]
set_property BEL F6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_112]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[277]}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[31]_i_5}]
set_property BEL H6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_24]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/wr_ptr_reg[1]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_in_d1_reg[18]}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/rd_ptr[2]_i_5__0}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[453]}]
set_property BEL C5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[508]_i_2}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[28]}]
set_property BEL E6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_366]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[439]_i_1}]
set_property BEL E6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_462]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[421]_i_1}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[145]_i_2}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[473]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[130]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[377]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[118]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[165]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d1_reg[4]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[234]}]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/axis_tkeep[47]_i_3}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[185]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[336]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[401]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[33]}]
set_property BEL C6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_178]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[456]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[454]}]
set_property BEL F6LUT [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/sm_reset_rx_cdr_to_clr_i_1]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst/i_in_out_reg}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[328]}]
set_property BEL D6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_310]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[52]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[14]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[168]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[35]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[29]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[63]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[422]}]
set_property BEL H5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_481]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[11]_i_1}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[23]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/master_watchdog_reg[20]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[10]}]
set_property BEL H5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_123]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[354]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[24]}]
set_property BEL C5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_237]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_in_d1_reg[17]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/rd_ptr_reg[2]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[309]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[450]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[171]}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[50]_i_1}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[39]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_out_reg[15]}]
set_property BEL F5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_363]
set_property BEL F5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[43]_i_2}]
set_property BEL B6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_454]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[41]_i_2}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[147]_i_1}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[469]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[171]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[376]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[122]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[172]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[23]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[249]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[343]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[406]}]
set_property BEL E6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_472]
set_property BEL C5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_177]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty[13]_i_2}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[457]}]
set_property BEL HFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_reg]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[223]_i_1}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[284]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[62]}]
set_property BEL H6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_294]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[54]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[15]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[2]}]
set_property BEL G5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_207]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[31]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[61]}]
set_property BEL E6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[47]_i_8}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[281]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/master_watchdog_reg[1]}]
set_property BEL AFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/i_in_sync1_reg]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[374]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[23]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[23]}]
set_property BEL A5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_243]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_in_d1_reg[21]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/rd_ptr_reg[1]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[296]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[44]}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[509]_i_2}]
set_property BEL F6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_364]
set_property BEL E6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[43]_i_1}]
set_property BEL B6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_529]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[419]_i_1}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[146]_i_2}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[65]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[119]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[369]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[58]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[123]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[167]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[25]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[23]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[407]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[3]}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty[13]_i_1}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[456]}]
set_property BEL H5LUT [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_i_1]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[7]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_txresetdone_inst/i_in_out_reg}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[223]_i_2}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[327]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl1/data_out_reg[7]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[63]}]
set_property BEL A6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_326]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[56]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[43]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[32]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[30]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[20]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[416]}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[15]_i_2}]
set_property BEL HFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[418]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[309]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[42]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[361]}]
set_property BEL G5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[31]_i_2}]
set_property BEL E5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_235]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_in_d1_reg[16]}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/rot[1]_i_5}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[298]}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[510]_i_1}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[20]}]
set_property BEL A5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_361]
set_property BEL E6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[440]_i_2}]
set_property BEL F5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_49]
set_property BEL G5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[420]_i_2}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[148]_i_1}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[471]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[173]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[368]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[56]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[120]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[78]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[240]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[26]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[344]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[404]}]
set_property BEL D6LUT [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/rxprogdivreset_out_i_2]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[459]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[413]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[224]_i_1}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[283]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[60]}]
set_property BEL D6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_302]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[57]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[42]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[37]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[32]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[26]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[417]}]
set_property BEL C6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_480]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[31]_i_6}]
set_property BEL C6LUT [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rxuserrdy_out_i_1]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[277]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[24]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[25]}]
set_property BEL E6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_236]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/rot[1]_i_1}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[406]}]
set_property BEL B5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[50]_i_2}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[18]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d4_reg[9]}]
set_property BEL A6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_362]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[440]_i_1}]
set_property BEL A5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_457]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[41]_i_1}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[147]_i_2}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[467]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[172]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[371]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[61]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[121]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[77]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[24]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[247]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[180]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[342]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[405]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[41]}]
set_property BEL G5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_167]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_ena_reg[3]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[458]}]
set_property BEL GFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync3_reg]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[68]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[208]_i_1}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[326]}]
set_property BEL HFF2 [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_cmac_cdc_sync_gt_rxresetdone_reg_rxusrclk2/s_out_d2_cdc_to_reg]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[61]}]
set_property BEL H5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_293]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[55]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[33]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[30]}]
set_property BEL H5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_197]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[34]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[27]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[414]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[31]_i_3}]
set_property BEL CFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync3_reg]
set_property BEL A6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_432]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[300]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/master_watchdog_reg[17]}]
set_property BEL CFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/i_in_sync3_reg]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[11]}]
set_property BEL F5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_233]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/wr_ptr[0]_i_1}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[408]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[511]_i_1}]
set_property BEL E5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_365]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[441]_i_2}]
set_property BEL H5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_516]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[418]_i_2}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[148]_i_2}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[466]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[116]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[370]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[45]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[126]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[79]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d1_reg[15]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[245]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[333]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[40]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[36]}]
set_property BEL A5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_181]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_eop_reg[3]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[460]}]
set_property BEL FFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/i_in_out_reg]
set_property BEL FFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync2_reg]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[421]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[282]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl1/data_out_reg[54]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[7]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[59]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[39]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/rot_reg[1]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[36]}]
set_property BEL BUFG_GT_SYNC [get_cells qsfp0_cmac_inst/inst/BUFG_GT_SYNC]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[35]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[28]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[419]}]
set_property BEL C5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_485]
set_property BEL C5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[31]_i_2}]
set_property BEL D6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_454]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[415]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[314]}]
set_property BEL BFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/i_in_sync2_reg]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[285]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[256]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[22]}]
set_property BEL F6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_234]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_in_d1_reg[0]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/rot[1]_i_8}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[169]}]
set_property BEL B5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[510]_i_2}]
set_property BEL G6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_360]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[441]_i_1}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[417]_i_1}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[149]_i_1}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[470]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[115]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[394]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[129]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[171]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl1/data_out_reg[50]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[3]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[246]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[391]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[410]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[20]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[37]}]
set_property BEL G6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_168]
set_property BEL A5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_47]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_eop[3]_i_1}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[45]}]
set_property BEL DFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/i_in_meta_reg]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[431]}]
set_property BEL E6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[240]_i_2}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[325]}]
set_property BEL E6LUT [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_cmac_cdc_sync_gt_rxresetdone_reg_rxusrclk2/i_cmac_usplus_1_top_i_1]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[8]}]
set_property BEL C5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_299]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[58]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[34]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[63]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[33]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[29]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[420]}]
set_property BEL D6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_484]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[31]_i_5}]
set_property BEL BFF2 [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_cmac_cdc_sync_core_tx_reset/s_out_d3_reg]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[295]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/master_watchdog_reg[19]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[0]}]
set_property BEL H5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_131]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[299]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[17]}]
set_property BEL H6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_232]
set_property BEL C5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/wr_ptr[2]_i_1__0}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[409]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[455]}]
set_property BEL E6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[511]_i_3}]
set_property BEL G5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_359]
set_property BEL F5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[442]_i_2}]
set_property BEL B5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[419]_i_2}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[189]_i_1}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[66]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[118]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[338]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[59]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[124]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[7]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl1/data_out_reg[49]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[27]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[231]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[394]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[408]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[38]}]
set_property BEL H6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_166]
set_property BEL H6LUT [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_i_1__0]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty[12]_i_2}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[462]}]
set_property BEL CFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/i_in_sync3_reg]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[281]}]
set_property BEL EFF2 [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_cmac_cdc_sync_gt_rxresetdone_reg_rxusrclk2/s_out_d3_reg]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[6]}]
set_property BEL D6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_290]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[5]}]
set_property BEL DFF2 [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_cmac_cdc_sync_gt_txresetdone_int3/s_out_d2_cdc_to_reg]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[35]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[31]}]
set_property BEL D6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_190]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[37]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[2]}]
set_property BEL D6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_478]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[31]_i_4}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[416]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[301]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/master_watchdog_reg[18]}]
set_property BEL D6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_138]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[294]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[257]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[28]}]
set_property BEL C6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_238]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/wr_ptr_reg[2]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/wr_ptr[1]_i_1}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[456]}]
set_property BEL B5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[511]_i_2}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_out_reg[14]}]
set_property BEL H6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_36]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[442]_i_1}]
set_property BEL B5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_534]
set_property BEL E6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[418]_i_1}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[19]_i_2}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[468]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[117]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[337]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[125]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[170]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[26]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[248]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[184]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[392]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[409]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[39]}]
set_property BEL G6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_176]
set_property BEL DFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_meta_reg]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty[12]_i_1}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[461]}]
set_property BEL DFF [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/pllreset_tx_out_reg]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[444]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[324]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[9]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[60]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[37]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[26]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[36]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[30]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[41]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[85]}]
set_property BEL AFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync1_reg]
set_property BEL G6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_448]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[18]}]
set_property BEL CARRY8 [get_cells {qsfp0_cmac_inst/inst/master_watchdog_reg[16]_i_1}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[2]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[317]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[18]}]
set_property BEL B5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_259]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/wr_ptr_reg[0]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[417]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[6]}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[51]_i_1}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[13]}]
set_property BEL C5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_385]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[443]_i_2}]
set_property BEL G5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_487]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[416]_i_2}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[174]_i_1}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[99]}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[98]_i_1}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[33]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[51]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[12]}]
set_property BEL A5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_536]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[141]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[233]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[181]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[335]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[413]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[1]}]
set_property BEL C6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_76]
set_property BEL G6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_132]
set_property BEL C5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty[14]_i_2}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[464]}]
set_property BEL CFF [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxuserrdy_out_reg]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[241]_i_1}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[304]}]
set_property BEL EFF [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_cmac_cdc_sync_gt_rxresetdone_reg_rxusrclk2/s_out_d4_reg]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[63]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[37]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[39]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[33]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[1]_i_1}]
set_property BEL D6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_442]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[29]}]
set_property BEL EFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/i_in_sync1_reg]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[372]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[258]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[10]}]
set_property BEL C5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_265]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/wr_ptr[2]_i_4}]
set_property BEL A5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[511]_i_4}]
set_property BEL H5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_387]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[443]_i_1}]
set_property BEL E6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[415]_i_1}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[19]_i_1}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[9]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[122]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[339]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[130]}]
set_property BEL E6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_537]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[143]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl1/data_out_reg[52]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[242]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[182]}]
set_property BEL EFF [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_cmac_cdc_sync_gt_rxresetdone_int/s_out_d4_reg]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[389]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[414]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data2/data_in_d1_reg[4]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[20]}]
set_property BEL B5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_77]
set_property BEL G5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_131]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[463]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[224]_i_2}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[296]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[61]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[61]}]
set_property BEL G6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_188]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[38]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[29]}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[21]_i_1}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[38]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[31]}]
set_property BEL D5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_119]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[371]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[26]}]
set_property BEL C5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_257]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/wr_ptr_reg[2]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[52]_i_1}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[11]}]
set_property BEL C5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_383]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[444]_i_2}]
set_property BEL AFF [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_cmac_cdc_sync_gt_txresetdone_int/s_out_d4_reg]
set_property BEL B5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_453]
set_property BEL F5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[417]_i_2}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[199]_i_1}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[46]}]
set_property BEL C5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[96]_i_2}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[341]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[63]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[127]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[142]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl1/data_out_reg[51]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[250]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[390]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[411]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data2/data_in_d1_reg[1]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[22]}]
set_property BEL D6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_74]
set_property BEL C5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_119]
set_property BEL H6LUT [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_i_1]
set_property BEL F5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_469]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[448]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[466]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[69]}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[225]_i_1}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[303]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[7]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[18]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[23]}]
set_property BEL D6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_194]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[53]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[27]}]
set_property BEL EFF [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_out_reg]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[20]_i_1}]
set_property BEL D5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_441]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[400]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[30]}]
set_property BEL F5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_111]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[324]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[259]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[16]}]
set_property BEL C6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_258]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/wr_ptr_reg[1]}]
set_property BEL H5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[51]_i_2}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[37]}]
set_property BEL C6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_384]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[444]_i_1}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[416]_i_1}]
set_property BEL C5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[18]_i_2}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[11]_i_1}]
set_property BEL H5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[91]_i_2}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[340]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[55]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[128]}]
set_property BEL C6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_525]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[161]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl1/data_out_reg[32]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[22]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[24]}]
set_property BEL H5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_99]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[271]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[38]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[412]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data2/data_in_d1_reg[10]}]
set_property BEL C5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_75]
set_property BEL H5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_133]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[465]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst/i_in_sync2_reg}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[227]_i_2}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[295]}]
set_property BEL B5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_323]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[62]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[36]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[62]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[49]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[26]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[9]}]
set_property BEL BFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync2_reg]
set_property BEL B6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_462]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[391]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[26]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[329]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[19]}]
set_property BEL F5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_255]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[291]}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[48]_i_1}]
set_property BEL C6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_386]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[445]_i_2}]
set_property BEL C6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_523]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[414]_i_2}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[189]_i_2}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[98]}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[93]_i_1}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[345]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[5]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[133]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[139]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[244]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[187]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[386]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[417]}]
set_property BEL B6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_474]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data2/data_in_d1_reg[3]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[15]}]
set_property BEL E6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_8]
set_property BEL D5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_13]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[462]}]
set_property BEL C5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[316]_i_2}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[414]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[228]_i_1}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[17]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[302]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[9]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[3]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[24]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[40]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[24]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[99]}]
set_property BEL DFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_reg]
set_property BEL C5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_455]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[401]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/master_watchdog_reg[14]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[25]}]
set_property BEL H5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_135]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[25]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[20]}]
set_property BEL F6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_256]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[63]}]
set_property BEL C5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[489]_i_2}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[12]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[23]}]
set_property BEL D6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_382]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[445]_i_1}]
set_property BEL C6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_486]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[413]_i_1}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[199]_i_2}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[96]}]
set_property BEL H5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[88]_i_2}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[342]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[50]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[134]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[85]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[253]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[385]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[418]}]
set_property BEL A6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_80]
set_property BEL B5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_129]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[446]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[467]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_qpll0reset_out[0]_INST_0}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[1]_i_1}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[415]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[73]}]
set_property BEL C5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[228]_i_2}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[294]}]
set_property BEL C5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_341]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[6]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[38]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[27]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[3]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[28]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[19]_i_1}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[393]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/master_watchdog_reg[16]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[28]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[373]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[0]}]
set_property BEL G5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_253]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[305]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[62]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[166]}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[490]_i_1}]
set_property BEL G6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_38]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[446]_i_2}]
set_property BEL C5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_522]
set_property BEL G5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[415]_i_2}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[168]_i_1}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[97]}]
set_property BEL F5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[97]_i_2}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[344]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[57]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[131]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[162]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[251]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[183]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[388]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[415]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[1]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[18]}]
set_property BEL B6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_78]
set_property BEL D6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_118]
set_property BEL EFF [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg]
set_property BEL B5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[317]_i_2}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[229]_i_1}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[15]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[301]}]
set_property BEL D5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_333]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[40]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[36]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[42]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[31]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[10]_i_1}]
set_property BEL H5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_445]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[392]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/master_watchdog_reg[15]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[27]}]
set_property BEL D5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_121]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[370]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[21]}]
set_property BEL F6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_26]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[48]_i_2}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[41]}]
set_property BEL G6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_380]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[446]_i_1}]
set_property BEL F5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_455]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[414]_i_1}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[18]_i_1}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[10]_i_1}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[96]_i_1}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[343]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[8]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[132]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[87]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_out_reg}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[252]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[186]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[387]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[416]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data2/data_in_d1_reg[11]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[19]}]
set_property BEL A5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_79]
set_property BEL B6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_130]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/FSM_sequential_sm_reset_rx[2]_i_5}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[463]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[317]_i_1}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[8]_i_1}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[66]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[226]_i_2}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[293]}]
set_property BEL F5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_33]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[8]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[63]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[38]}]
set_property BEL D6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_200]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[41]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[25]}]
set_property BEL DFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[24]_i_1}]
set_property BEL EFF [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_out_reg]
set_property BEL A5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_463]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[37]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[295]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[260]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[13]}]
set_property BEL H5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_251]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[302]}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[491]_i_1}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[34]}]
set_property BEL H6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_378]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[447]_i_2}]
set_property BEL A5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_47]
set_property BEL G5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[412]_i_2}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[169]_i_1}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[15]_i_11}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[126]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[347]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[137]}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_4}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[82]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync1_reg}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d1_reg[3]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[29]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[37]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[307]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data2/data_in_d1_reg[13]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[26]}]
set_property BEL EFF [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_cmac_cdc_sync_gt_rxresetdone_reg_rxusrclk2/s_out_d4_reg]
set_property BEL A5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_83]
set_property BEL H5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_17]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[445]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[416]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[0]_i_1}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_txresetdone_inst/i_in_sync3_reg}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[227]_i_1}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[18]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[333]}]
set_property BEL B6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_318]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[5]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[171]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[25]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[44]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[34]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[424]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[61]_i_1}]
set_property BEL EFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync1_reg]
set_property BEL A6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_440]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[427]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[3]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/master_watchdog_reg[12]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[36]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[276]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[12]}]
set_property BEL H6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_252]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/axis_tkeep[63]_i_13}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/wr_ptr_reg[0]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[313]}]
set_property BEL H5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[490]_i_2}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[40]}]
set_property BEL G5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_379]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[447]_i_1}]
set_property BEL H5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_499]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[411]_i_1}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[168]_i_2}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[79]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[125]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[346]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[138]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[166]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync2_reg}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[2]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[230]}]
set_property BEL D5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_554]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[379]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[30]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[27]}]
set_property BEL A6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_84]
set_property BEL A6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_182]
set_property BEL DFF2 [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_cmac_cdc_sync_core_drp_reset_tx_clk/s_out_d2_cdc_to_reg]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[454]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[415]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[0]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[443]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[229]_i_2}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[14]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[292]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl1/data_out_reg[19]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[62]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[169]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[3]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[43]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[30]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[423]}]
set_property BEL F6LUT [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1]
set_property BEL D5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_477]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[25]_i_1}]
set_property BEL H5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_465]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/master_watchdog_reg[13]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[39]}]
set_property BEL G5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_141]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl0/data_out_reg[51]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[308]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[261]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[1]}]
set_property BEL F5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_25]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/axis_tkeep[63]_i_20}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[492]_i_1}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[10]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[24]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d4_reg[7]}]
set_property BEL D5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_381]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[448]_i_2}]
set_property BEL D5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_5]
set_property BEL B5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[413]_i_2}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[16]_i_1}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[15]_i_3}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[128]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[349]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[135]}]
set_property BEL H6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_54]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr_reg[2]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[174]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl1/data_out_reg[33]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[28]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[254]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[48]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[292]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[384]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[419]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data2/data_in_d1_reg[2]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[29]}]
set_property BEL C5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_81]
set_property BEL D5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_117]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[464]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[418]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst/i_in_meta_reg}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[231]_i_1}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[290]}]
set_property BEL G5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_337]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[57]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[61]}]
set_property BEL D6LUT [get_cells qsfp0_cmac_inst/inst/BUFG_GT_GTREFCLK_INST_i_1]
set_property BEL A6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_224]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[45]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[2]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[425]}]
set_property BEL A6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_48]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[24]_i_2}]
set_property BEL HFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_reg]
set_property BEL B5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_461]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[38]}]
set_property BEL D5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_133]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[298]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[27]}]
set_property BEL H6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_250]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/wr_ptr[2]_i_5}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[41]}]
set_property BEL C5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[491]_i_2}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[25]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d4_reg[6]}]
set_property BEL H5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_377]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[448]_i_1}]
set_property BEL A5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_469]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[412]_i_1}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[169]_i_2}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[15]_i_10}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[127]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[348]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[136]}]
set_property BEL C6LUT [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_sat_i_1]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[76]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl1/data_out_reg[35]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync3_reg}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[30]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[255]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[272]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[383]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[32]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[2]}]
set_property BEL C6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_82]
set_property BEL F5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_183]
set_property BEL AFF2 [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_cmac_cdc_sync_core_drp_reset_tx_clk/s_out_d3_reg]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[465]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[417]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[22]_i_1}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[1]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[291]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[60]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[172]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[49]}]
set_property BEL D5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_49]
set_property BEL B5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_213]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[47]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[32]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[426]}]
set_property BEL D5LUT [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/pllreset_rx_out_i_1]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[34]_i_1}]
set_property BEL D6LUT [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/pllreset_tx_out_i_1]
set_property BEL GFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync3_reg]
set_property BEL C6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_444]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[414]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[33]}]
set_property BEL D6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_134]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[338]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[14]}]
set_property BEL E6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_248]
set_property BEL E6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/rd_ptr[0]_i_1__1}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/wr_ptr[1]_i_1__1}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[168]}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[493]_i_1}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[53]}]
set_property BEL C6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_374]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[449]_i_2}]
set_property BEL A6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_474]
set_property BEL G5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[410]_i_2}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[170]_i_1}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[9]_i_1}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[350]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[140]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_3}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[175]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[322]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[2]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[376]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[423]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data2/data_in_d1_reg[14]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[23]}]
set_property BEL E5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_171]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[41]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[43]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[50]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[289]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl1/data_out_reg[36]}]
set_property BEL H6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_320]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[53]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[153]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[33]}]
set_property BEL C6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_186]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[48]}]
set_property BEL C5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_479]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[52]_i_1}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[417]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[263]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[32]}]
set_property BEL B5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_127]
set_property BEL C6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_555]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl0/data_out_reg[50]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[339]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[29]}]
set_property BEL G6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_254]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/axis_tkeep[63]_i_24}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[289]}]
set_property BEL C5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[492]_i_2}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d4_reg[14]}]
set_property BEL B5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_375]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[449]_i_1}]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[40]_i_1}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[16]_i_2}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[94]}]
set_property BEL B5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[99]_i_2}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[34]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[9]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[141]}]
set_property BEL G5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_542]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[75]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[229]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[375]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[56]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data2/data_in_d1_reg[12]}]
set_property BEL A6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_170]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[447]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[419]}]
set_property BEL DFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/pllreset_rx_out_reg]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[55]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[332]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl1/data_out_reg[37]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[59]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[167]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[34]}]
set_property BEL A5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_221]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[46]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[19]}]
set_property BEL H6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_482]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[23]_i_1}]
set_property BEL C5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_443]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[35]}]
set_property BEL H5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_105]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl0/data_out_reg[53]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[318]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[15]}]
set_property BEL A6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_246]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/rd_ptr_reg[0]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_in_d1_reg[1]}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[494]_i_1}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d4_reg[13]}]
set_property BEL D6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_372]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[44]_i_2}]
set_property BEL DFF2 [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_cmac_cdc_sync_gt_txresetdone_int/s_out_d2_cdc_to_reg]
set_property BEL D5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_477]
set_property BEL F5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[411]_i_2}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[171]_i_1}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[15]_i_2}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[92]_i_1}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[352]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[54]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[139]}]
set_property BEL A5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_522]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[144]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl1/data_out_reg[34]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[32]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[321]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[298]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[378]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[58]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[24]}]
set_property BEL F6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_184]
set_property BEL EFF [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_cmac_cdc_sync_core_drp_reset_tx_clk/s_out_d4_reg]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[421]}]
set_property BEL GFF [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[441]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[54]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[272]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl1/data_out_reg[5]}]
set_property BEL D5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_339]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[4]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[15]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[32]}]
set_property BEL C6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_20]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[4]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[7]}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[22]_i_1}]
set_property BEL EFF [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_out_reg]
set_property BEL FFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync2_reg]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[34]}]
set_property BEL H6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_132]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[368]}]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[56]_i_4}]
set_property BEL E5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_247]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/rd_ptr[1]_i_1}]
set_property BEL H5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/wr_ptr[2]_i_1__1}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[285]}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[493]_i_2}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[3]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d4_reg[12]}]
set_property BEL C5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_373]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[44]_i_1}]
set_property BEL AFF2 [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_cmac_cdc_sync_gt_txresetdone_int/s_out_d3_reg]
set_property BEL D6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_478]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[410]_i_1}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[170]_i_2}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[15]_i_4}]
set_property BEL E6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[87]_i_1}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[351]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[13]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[145]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl1/data_out_reg[53]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[31]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[232]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[273]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[377]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[57]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data2/data_in_d1_reg[15]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[25]}]
set_property BEL AFF2 [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_cmac_cdc_sync_gt_rxresetdone_reg_rxusrclk2/s_out_d3_reg]
set_property BEL A5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_169]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[420]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_i_1}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[442]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[331]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl1/data_out_reg[6]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[56]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[175]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[35]}]
set_property BEL C5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_185]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[49]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[8]}]
set_property BEL C5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[59]_i_1}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[404]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[17]}]
set_property BEL EFF [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/i_in_out_reg]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl0/data_out_reg[52]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[301]}]
set_property BEL E6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[56]_i_3}]
set_property BEL G5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_273]
set_property BEL H5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/rd_ptr[2]_i_2}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[301]}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[495]_i_1}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[52]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d4_reg[15]}]
set_property BEL G6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_4]
set_property BEL G5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[450]_i_2}]
set_property BEL B5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_536]
set_property BEL B5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[409]_i_2}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[172]_i_1}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[465]}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[97]_i_1}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[354]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[143]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[158]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl1/data_out_reg[54]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[43]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[216]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[52]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[371]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[309]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[49]}]
set_property BEL E5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_7]
set_property BEL B5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_143]
set_property BEL DFF [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/state_reg]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[423]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[48]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[51]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[319]}]
set_property BEL B6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_314]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[58]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[160]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[2]}]
set_property BEL B6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_214]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[51]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[6]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[48]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[261]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[13]}]
set_property BEL AFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/i_in_sync1_reg]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[282]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[182]}]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[55]_i_1}]
set_property BEL G6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_274]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/rd_ptr[2]_i_1__2}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[401]}]
set_property BEL G5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[494]_i_2}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[45]}]
set_property BEL D6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_40]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[450]_i_1}]
set_property BEL A5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_497]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[408]_i_1}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[171]_i_2}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[460]}]
set_property BEL C5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[98]_i_2}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[353]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[144]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[8]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl1/data_out_reg[55]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[40]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[325]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[50]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[18]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[373]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[315]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[12]}]
set_property BEL B5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_69]
set_property BEL F6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_142]
set_property BEL A6LUT [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/tx_axis_tready_INST_0]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[422]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[45]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst/i_in_sync3_reg}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[218]_i_1}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[53]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[276]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl1/data_out_reg[3]}]
set_property BEL H6LUT [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_cmac_cdc_sync_master_watchdog_barking/cmac_usplus_0_gt_i_i_1]
set_property BEL A6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_350]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[6]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[152]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[28]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[50]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[60]}]
set_property BEL AFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[31]_i_9}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[15]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[288]}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[56]_i_1}]
set_property BEL D5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_271]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/rd_ptr[2]_i_3__2}]
set_property BEL E6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[496]_i_1}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[35]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[54]}]
set_property BEL B6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_398]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[451]_i_2}]
set_property BEL B6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_535]
set_property BEL H5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[40]_i_2}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[173]_i_1}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[95]}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[95]_i_1}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[356]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[142]}]
set_property BEL C5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_532]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[160]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[44]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[327]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[61]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[374]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[45]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[21]}]
set_property BEL A5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_71]
set_property BEL F6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_122]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty_reg[15]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[425]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[440]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst/i_in_sync2_reg}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[21]_i_2}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[318]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[50]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[173]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[29]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[54]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[35]}]
set_property BEL G5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[56]_i_3}]
set_property BEL CFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync3_reg]
set_property BEL C6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_452]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[406]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[386]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[14]}]
set_property BEL H6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_10]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[289]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[183]}]
set_property BEL B5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[47]_i_2}]
set_property BEL D6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_272]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/rd_ptr_reg[1]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[290]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[43]}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[495]_i_2}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d4_reg[10]}]
set_property BEL A5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_399]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[451]_i_1}]
set_property BEL E5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_461]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[409]_i_1}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[172]_i_2}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[457]}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[89]_i_1}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[355]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[47]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[145]}]
set_property BEL C6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_531]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr_reg[0]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[90]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[225]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[49]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[297]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[372]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[421]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[28]}]
set_property BEL B6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_70]
set_property BEL B6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_144]
set_property BEL D6LUT [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/state_i_1]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[424]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[438]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_txresetdone_inst/i_in_sync2_reg}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[52]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[275]}]
set_property BEL C5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_311]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[55]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[159]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[28]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[52]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[36]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[4]}]
set_property BEL AFF [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst/i_in_sync3_reg}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[49]_i_1}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[388]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[11]}]
set_property BEL H6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_106]
set_property BEL BFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/i_in_sync2_reg]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[363]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[47]_i_6}]
set_property BEL E5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_27]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/rd_ptr_reg[2]}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[497]_i_1}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_out_reg[0]}]
set_property BEL A6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_400]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[452]_i_2}]
set_property BEL C6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_460]
set_property BEL B5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[407]_i_2}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[461]}]
set_property BEL H5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[9]_i_2}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[358]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[148]}]
set_property BEL CFF [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_sat_reg]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[9]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl1/data_out_reg[7]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[41]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[214]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[369]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[447]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[47]}]
set_property BEL C6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_140]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty_reg[13]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[427]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[47]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[21]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[317]}]
set_property BEL G5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_35]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[49]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[161]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[27]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[56]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[37]}]
set_property BEL C5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[4]_i_1}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_cmac_cdc_sync_core_tx_reset/master_watchdog[0]_i_1}]
set_property BEL D5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_433]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[387]}]
set_property BEL CFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/i_in_sync3_reg]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[302]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[184]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_7}]
set_property BEL F6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_276]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/rd_ptr[2]_i_4__2}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_out_reg[17]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[411]}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[496]_i_2}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[60]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[51]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_out_reg[12]}]
set_property BEL B5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_397]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[452]_i_1}]
set_property BEL A6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_54]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[406]_i_1}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[173]_i_2}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[462]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[104]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[357]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[149]}]
set_property BEL CFF [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr_reg]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[181]}]
set_property BEL BUFG_GT_SYNC [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[213]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[291]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[368]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[312]}]
set_property BEL D6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_14]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty_reg[14]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[426]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[49]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[221]_i_1}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[19]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[274]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[51]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[164]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[29]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[55]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[38]}]
set_property BEL C6LUT [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rxuserrdy_out_i_1]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst/i_in_out_reg}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[50]_i_1}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[191]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[9]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[12]}]
set_property BEL C5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_139]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[362]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[52]_i_1}]
set_property BEL B6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_268]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/rot[1]_i_10}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_out_reg[18]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[498]_i_1}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_out_reg[10]}]
set_property BEL E6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_394]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[453]_i_2}]
set_property BEL D5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_495]
set_property BEL E6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[408]_i_2}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[191]_i_2}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[464]}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[99]_i_1}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[35]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[146]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr_reg[1]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl1/data_out_reg[5]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[42]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[323]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[370]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[422]}]
set_property BEL C6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_68]
set_property BEL F5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_121]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[466]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[429]}]
set_property BEL C5LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all[2]_i_4}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[46]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[22]_i_2}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[20]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[308]}]
set_property BEL C5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_345]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[47]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[151]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[60]}]
set_property BEL EFF [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_cmac_cdc_sync_gt_txresetdone_int3/s_out_d4_reg]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[57]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[39]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[47]}]
set_property BEL H5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_26}]
set_property BEL CFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync3_reg]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[190]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[54]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[16]}]
set_property BEL H5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_11]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/FSM_sequential_sm_reset_rx[2]_i_3}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[296]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[185]}]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[53]_i_1}]
set_property BEL A5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_269]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/rot[0]_i_1}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[402]}]
set_property BEL B5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[497]_i_2}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[44]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[50]}]
set_property BEL A5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_395]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[453]_i_1}]
set_property BEL E6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_464]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[407]_i_1}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[190]_i_1}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[91]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[100]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[359]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[147]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1}]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_ena[0]_i_1}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl1/data_out_reg[6]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d1_reg[5]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[226]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[299]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[36]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[314]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[48]}]
set_property BEL F5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_141]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty_reg[12]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[428]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[41]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[221]_i_2}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[300]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[45]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[166]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[31]}]
set_property BEL C6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_212]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[4]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[3]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[40]}]
set_property BEL C6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_436]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[395]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[29]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/master_watchdog_reg[10]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[22]}]
set_property BEL D5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_13]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[377]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[54]_i_1}]
set_property BEL C6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_266]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/rot[1]_i_13}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[499]_i_1}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[43]}]
set_property BEL B6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_392]
set_property BEL G5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[454]_i_2}]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[405]_i_2}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[191]_i_1}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[90]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[361]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[6]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[151]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[163]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[22]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[188]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[365]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[45]}]
set_property BEL F6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_138]
set_property BEL AFF [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg]
set_property BEL G6LUT [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_cmac_cdc_sync_core_drp_reset_tx_clk/usr_tx_reset_INST_0]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[430]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/FSM_sequential_sm_reset_rx[2]_i_4}]
set_property BEL G5LUT [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_i_1]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[437]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[222]_i_1}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[22]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[307]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[46]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[155]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[5]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[59]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[42]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[8]}]
set_property BEL EFF [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_out_reg]
set_property BEL D6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_434]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[394]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[2]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[21]}]
set_property BEL HFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/i_in_meta_reg]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[378]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[186]}]
set_property BEL B5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_267]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/rot[1]_i_11}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[9]}]
set_property BEL H5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[498]_i_2}]
set_property BEL E5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_393]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[454]_i_1}]
set_property BEL B6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_541]
set_property BEL B5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[404]_i_2}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[190]_i_2}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[45]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[124]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[360]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[152]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[86]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[227]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[189]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[393]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[44]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[19]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[13]}]
set_property BEL F5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_137]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[42]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[23]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[299]}]
set_property BEL D5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_3]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[52]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[154]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[59]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[58]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[36]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[54]_i_1}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[396]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[60]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/master_watchdog_reg[11]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[24]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[47]_i_5}]
set_property BEL D6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_264]
set_property BEL H5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/rot[1]_i_15}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/rd_ptr[2]_i_3}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[405]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[8]}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[49]_i_1}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_out_reg[6]}]
set_property BEL A6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_396]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[455]_i_2}]
set_property BEL C5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_459]
set_property BEL H5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[406]_i_2}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[192]_i_2}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[463]}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[94]_i_1}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[363]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[14]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[164]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[215]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[190]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[367]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[59]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[17]}]
set_property BEL C6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_120]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[432]}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx[2]_i_6}]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[216]_i_2}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[316]}]
set_property BEL CFF2 [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_cmac_cdc_sync_gt_txresetdone_int/s_out_d2_cdc_to_reg]
set_property BEL B6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_348]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[54]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[162]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[30]}]
set_property BEL C6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_192]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[60]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[34]}]
set_property BEL G5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[47]_i_10}]
set_property BEL C5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_435]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[398]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[28]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[23]}]
set_property BEL H5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_103]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[342]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[187]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[49]_i_1}]
set_property BEL A6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_270]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/rot[1]_i_14}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[308]}]
set_property BEL C5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[499]_i_2}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_out_reg[1]}]
set_property BEL B5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_391]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[455]_i_1}]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[405]_i_1}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[192]_i_1}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[93]}]
set_property BEL F5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[93]_i_2}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[362]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[150]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[157]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[320]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[51]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[293]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[366]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[313]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[14]}]
set_property BEL C5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_139]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[431]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[439]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_txresetdone_inst/i_in_meta_reg}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[217]_i_1}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[24]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[273]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[19]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[174]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[57]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[5]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[33]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[31]_i_8}]
set_property BEL C6LUT [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/pllreset_tx_out_i_1]
set_property BEL D5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_449]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[399]}]
set_property BEL CARRY8 [get_cells {qsfp0_cmac_inst/inst/master_watchdog_reg[0]_i_2}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[19]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[283]}]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[47]_i_7}]
set_property BEL H6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_262]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/rot[1]_i_6}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[38]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[4]_i_1}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[41]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[45]}]
set_property BEL D5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_39]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[434]_i_1}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[403]_i_1}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[195]_i_2}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[88]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[106]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[365]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[62]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[155]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[140]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[221]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[300]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[363]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[446]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data2/data_in_d1_reg[0]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[40]}]
set_property BEL G5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_135]
set_property BEL AFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync1_reg]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[434]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr_reg[2]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[65]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[231]_i_2}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[27]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[306]}]
set_property BEL BFF2 [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_cmac_cdc_sync_gt_txresetdone_int/s_out_d3_reg]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[48]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[156]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[55]}]
set_property BEL C5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_211]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[61]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[31]}]
set_property BEL B5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[44]_i_1}]
set_property BEL DFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_reg]
set_property BEL H6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_46]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[397]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/master_watchdog_reg[0]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[18]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[350]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[189]}]
set_property BEL G5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[4]_i_1}]
set_property BEL D5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_263]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/rot[1]_i_2}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[8]}]
set_property BEL A5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[49]_i_2}]
set_property BEL F6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_390]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[456]_i_1}]
set_property BEL E6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_466]
set_property BEL F5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[402]_i_2}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[193]_i_1}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[89]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[91]_i_1}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[364]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[60]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[156]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[88]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[45]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[224]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[5]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[274]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[362]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[41]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[42]}]
set_property BEL D5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_73]
set_property BEL H6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_134]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty[14]_i_1}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[433]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all[1]_i_1}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[433]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[217]_i_2}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[298]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[7]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[176]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[58]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[47]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[35]}]
set_property BEL BFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg]
set_property BEL H5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[57]_i_1}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[403]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[20]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/FSM_sequential_sm_reset_rx[2]_i_1}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[349]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[174]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[31]_i_10}]
set_property BEL B6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_260]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/wr_ptr[1]_i_1__0}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/rd_ptr_reg[0]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[292]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[500]_i_1}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[36]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[49]}]
set_property BEL H6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_388]
set_property BEL E6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[489]_i_1}]
set_property BEL B5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_491]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[404]_i_1}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[194]_i_1}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[459]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[123]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[301]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[153]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[159]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[324]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[191]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[381]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[62]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[43]}]
set_property BEL H6LUT [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_cmac_cdc_sync_gt_rxresetdone_reg_rxusrclk2/i_cmac_usplus_0_top_i_1]
set_property BEL D6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_12]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[436]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[230]_i_1}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[305]}]
set_property BEL AFF [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_cmac_cdc_sync_gt_txresetdone_int/s_out_d4_reg]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[12]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[158]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[8]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[63]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[40]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[50]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[84]}]
set_property BEL AFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync1_reg]
set_property BEL C6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_456]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[40]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[402]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[35]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[10]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[1]}]
set_property BEL D5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_129]
set_property BEL DFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/i_in_meta_reg]
set_property BEL H5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_5}]
set_property BEL H5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_261]
set_property BEL E6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/wr_ptr[0]_i_1__0}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/rd_ptr[2]_i_2__2}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[404]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[7]}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[4]_i_2}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[42]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[4]}]
set_property BEL F5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_389]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[433]_i_2}]
set_property BEL B6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_476]
set_property BEL G5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[403]_i_2}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[193]_i_2}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[92]}]
set_property BEL F5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[94]_i_2}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[300]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[154]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[89]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[228]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[53]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[19]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[364]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[46]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[44]}]
set_property BEL G6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_136]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[435]}]
set_property BEL AFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync1_reg]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[230]_i_2}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[297]}]
set_property BEL C5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_307]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[10]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[62]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[32]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[46]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_29}]
set_property BEL AFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync1_reg]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[285]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[34]}]
set_property BEL E6LUT [get_cells qsfp0_cmac_inst/inst/master_watchdog_barking_i_8]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data3/data_out_reg[7]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[369]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[175]}]
set_property BEL G5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[30]_i_1}]
set_property BEL D5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_289]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_in_d1_reg[50]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/axis_tkeep[63]_i_19}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[299]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[31]}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[501]_i_1}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[4]}]
set_property BEL G6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_412]
set_property BEL E6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[488]_i_2}]
set_property BEL H5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_532]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[402]_i_1}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[195]_i_1}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[84]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[8]_i_1}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[303]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[159]}]
set_property BEL D6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_549]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[129]}]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[504]_i_1}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[326]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[275]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[35]}]
set_property BEL D6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_154]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[480]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[438]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_4}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[232]_i_1}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl1/data_out_reg[1]}]
set_property BEL DFF2 [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_cmac_cdc_sync_master_watchdog_barking/s_out_d2_cdc_to_reg]
set_property BEL EFF2 [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_cmac_cdc_sync_core_tx_reset/s_out_d4_reg]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[1]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[7]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[43]}]
set_property BEL G5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_2}]
set_property BEL BFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync2_reg]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[262]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[31]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data3/data_out_reg[6]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[332]}]
set_property BEL B5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[57]_i_1}]
set_property BEL B5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_29]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/wr_ptr[2]_i_2}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_in_d1_reg[4]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[34]}]
set_property BEL G5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[500]_i_2}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[1]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[22]}]
set_property BEL H6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_410]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[477]_i_2}]
set_property BEL B5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_51]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[400]_i_2}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[194]_i_2}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[85]}]
set_property BEL G5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[89]_i_2}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[302]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[44]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[15]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[130]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[218]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[359]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[5]}]
set_property BEL D5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_153]
set_property BEL DFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_meta_reg]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[479]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[437]}]
set_property BEL DFF [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_sat_reg]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[435]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_rxresetdone_inst/i_in_sync3_reg}]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[232]_i_2}]
set_property BEL C6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_342]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[8]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[9]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[6]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[38]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_txresetdone_inst/i_in_meta_reg}]
set_property BEL H5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[41]_i_1}]
set_property BEL AFF [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_out_reg]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[260]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[30]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data3/data_out_reg[11]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/FSM_sequential_sm_reset_all[2]_i_1}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[344]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[176]}]
set_property BEL E6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[47]_i_8}]
set_property BEL F6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_286]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_in_d1_reg[52]}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/axis_tkeep[63]_i_11}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[39]}]
set_property BEL C5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[501]_i_2}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[16]}]
set_property BEL C5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_357]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[479]_i_1}]
set_property BEL C5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_518]
set_property BEL A5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[401]_i_2}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[196]_i_2}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[86]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[111]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[305]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[157]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_sop_reg[0]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[219]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[301]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[361]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[420]}]
set_property BEL DFF2 [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_cmac_cdc_sync_gt_rxresetdone_reg_rxusrclk2/s_out_d2_cdc_to_reg]
set_property BEL C6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_126]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[481]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[43]}]
set_property BEL DFF [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtrxreset_out_reg]
set_property BEL H5LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[6]_i_2}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[313]}]
set_property BEL AFF2 [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_cmac_cdc_sync_master_watchdog_barking/s_out_d3_reg]
set_property BEL D6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_334]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[9]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[9]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[37]}]
set_property BEL E6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_17}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[269]}]
set_property BEL DFF [get_cells qsfp0_cmac_inst/inst/master_watchdog_barking_reg]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data3/data_out_reg[5]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[31]_i_11}]
set_property BEL E6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_288]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_in_d1_reg[51]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[312]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[33]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[17]}]
set_property BEL F5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_413]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[462]_i_2}]
set_property BEL G6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_504]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[401]_i_1}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[196]_i_1}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[87]}]
set_property BEL C5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[8]_i_2}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[304]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[158]}]
set_property BEL A6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_535]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[128]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d1_reg[9]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[223]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[360]}]
set_property BEL C5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_155]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[471]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[439]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst/i_in_meta_reg}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[314]}]
set_property BEL B6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_330]
set_property BEL D5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_199]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[8]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[41]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[407]}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_30}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[267]}]
set_property BEL E6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_116]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[355]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[177]}]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_4_rewire}]
set_property BEL G6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_284]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_in_d1_reg[3]}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/axis_tkeep[63]_i_6}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[307]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[37]}]
set_property BEL F5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[502]_i_2}]
set_property BEL A5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_41]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[488]_i_1}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[427]_i_2}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[197]_i_2}]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[13]_i_1}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[103]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[307]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[52]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[101]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty_reg[3]}]
set_property BEL E6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[503]_i_1}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[21]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[54]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[1]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[355]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[399]}]
set_property BEL E5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_151]
set_property BEL AFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync1_reg]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[483]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[441]}]
set_property BEL B5LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[7]_i_1}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[436]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[219]_i_2}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[311]}]
set_property BEL C6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_296]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[1]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[56]}]
set_property BEL C6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_202]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[0]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[90]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[271]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data3/data_out_reg[10]}]
set_property BEL E5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_115]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[347]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[29]_i_1}]
set_property BEL E5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_287]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/axis_tkeep[63]_i_21}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[28]}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[502]_i_1}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[49]}]
set_property BEL B5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_423]
set_property BEL C5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[487]_i_2}]
set_property BEL H6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_531]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[427]_i_1}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[197]_i_1}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[14]_i_1}]
set_property BEL B5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[92]_i_2}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[306]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[164]}]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_sop[0]_i_1}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[47]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[220]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[58]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[357]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[3]}]
set_property BEL C6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_150]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[482]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[440]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[434]}]
set_property BEL E6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[234]_i_2}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[312]}]
set_property BEL A5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_327]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[14]}]
set_property BEL F6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_180]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[11]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[1]}]
set_property BEL A5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_18}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[272]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data3/data_out_reg[8]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[300]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[178]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[47]_i_9}]
set_property BEL H6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_282]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_in_d1_reg[49]}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/rd_ptr[2]_i_2__1}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[412]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[35]}]
set_property BEL H5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[503]_i_2}]
set_property BEL G6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_408]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[478]_i_2}]
set_property BEL C6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_521]
set_property BEL E6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[424]_i_2}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[198]_i_2}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[82]}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[90]_i_1}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[309]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[160]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty_reg[0]}]
set_property BEL B5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[502]_i_2}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[49]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[217]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[276]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[358]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[424]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[56]}]
set_property BEL C5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_125]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[485]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[443]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_3}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[432]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[21]_i_1}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[26]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[309]}]
set_property BEL D5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_303]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[19]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[12]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[23]}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[40]_i_2}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[268]}]
set_property BEL D6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_14]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[284]}]
set_property BEL E6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_17}]
set_property BEL F5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_285]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_in_d1_reg[48]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/rd_ptr[0]_i_1__2}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[304]}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[503]_i_1}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[48]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_out_reg[2]}]
set_property BEL H5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_409]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[478]_i_1}]
set_property BEL B6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_52]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[400]_i_1}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[198]_i_1}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[458]}]
set_property BEL C5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[90]_i_2}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[308]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[162]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty_reg[1]}]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[503]_i_2}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[48]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[222]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[278]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[356]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[391]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[57]}]
set_property BEL E6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_152]
set_property BEL G5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_467]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[484]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[442]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all[2]_i_3}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[310]}]
set_property BEL C5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_295]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[22]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[54]}]
set_property BEL D5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_195]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[10]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[12]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[279]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[313]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[179]}]
set_property BEL H5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[27]_i_1}]
set_property BEL C6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_280]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_in_d1_reg[7]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/rd_ptr[1]_i_1__1}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[303]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[46]}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[504]_i_2}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[47]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[31]}]
set_property BEL B6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_424]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[457]_i_1}]
set_property BEL G5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[425]_i_2}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[188]_i_1}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[61]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[110]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[310]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[168]}]
set_property BEL A6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_539]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[137]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[256]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[21]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[352]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[393]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data3/data_in_d1_reg[0]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[52]}]
set_property BEL C5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_149]
set_property BEL C5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty[15]_i_3}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[445]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[428]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_txresetdone_inst/i_in_sync3_reg}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[321]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[4]}]
set_property BEL G5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_321]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[21]}]
set_property BEL G6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_230]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[14]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[10]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[45]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst/i_in_sync2_reg}]
set_property BEL A5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[42]_i_1}]
set_property BEL DFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_meta_reg]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[278]}]
set_property BEL D5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_117]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst/i_in_sync3_reg}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[23]_i_1}]
set_property BEL G5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_283]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_in_d1_reg[6]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/rd_ptr[2]_i_4__0}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[294]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[504]_i_1}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[32]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_out_reg[11]}]
set_property BEL G5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_407]
set_property BEL E6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[456]_i_2}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[426]_i_2}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[187]_i_2}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[81]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[105]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[30]}]
set_property BEL A5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_540]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[138]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[259]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[22]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[351]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[398]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[53]}]
set_property BEL D6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_148]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty[15]_i_4}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[444]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[429]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[278]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl1/data_out_reg[20]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d3_reg[15]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[26]}]
set_property BEL B6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_22]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[13]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[9]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[49]}]
set_property BEL H5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[43]_i_1}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[259]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[320]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[17]}]
set_property BEL C5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[28]_i_1}]
set_property BEL C5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_279]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_out_reg[16]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/rd_ptr_reg[0]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[398]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[443]}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[505]_i_2}]
set_property BEL H6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_406]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[458]_i_1}]
set_property BEL B6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_525]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[426]_i_1}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[187]_i_1}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[0]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[312]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[163]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[135]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[257]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[354]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[397]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[54]}]
set_property BEL D6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_124]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[447]}]
set_property BEL GTYE4_COMMON [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[12].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[42]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_txresetdone_inst/i_in_sync2_reg}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[233]_i_1}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[28]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[323]}]
set_property BEL F6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_34]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[50]}]
set_property BEL C5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_191]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[16]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[11]}]
set_property BEL E6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_27}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[280]}]
set_property BEL BFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/i_in_sync2_reg]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[340]}]
set_property BEL C5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[2]_i_1}]
set_property BEL H5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_281]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_out_reg[0]}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/rd_ptr[2]_i_1__0}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[44]}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[505]_i_1}]
set_property BEL H5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_405]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[457]_i_2}]
set_property BEL H5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_483]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[425]_i_1}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[186]_i_1}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[63]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[10]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[311]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[166]}]
set_property BEL B5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_544]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[136]}]
set_property BEL BUFG_GT_SYNC [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[258]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[20]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[353]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[39]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[18]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[55]}]
set_property BEL C5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_15]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[446]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[430]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst/i_in_out_reg}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[208]_i_2}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[25]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[280]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d3_reg[3]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[25]}]
set_property BEL E6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_184]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[15]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[0]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[408]}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[58]_i_1}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[266]}]
set_property BEL H6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_100]
set_property BEL AFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/i_in_sync1_reg]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[323]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[180]}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[51]_i_1}]
set_property BEL E5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_277]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_in_d1_reg[54]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/rd_ptr_reg[1]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[300]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[445]}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[52]_i_2}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[46]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[33]}]
set_property BEL G6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_404]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[459]_i_1}]
set_property BEL A5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_528]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[184]_i_1}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[59]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[108]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[314]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[0]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[133]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[261]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[304]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[349]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[305]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[46]}]
set_property BEL B6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_146]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[476]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[469]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[424]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[233]_i_2}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[2]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[322]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[51]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[23]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[18]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[44]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[47]_i_9}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[265]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[57]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data3/data_out_reg[2]}]
set_property BEL H6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_136]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[319]}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[24]_i_1}]
set_property BEL E6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_28]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_in_d1_reg[53]}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/rd_ptr[2]_i_3__1}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[399]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[42]}]
set_property BEL E6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[53]_i_1}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[29]}]
set_property BEL G5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_403]
set_property BEL G5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[458]_i_2}]
set_property BEL C5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_524]
set_property BEL G5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[3]_i_2}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[185]_i_2}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[83]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[109]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[313]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[193]}]
set_property BEL C6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_523]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[134]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl1/data_out_reg[36]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[263]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[303]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[332]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[395]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[4]}]
set_property BEL A6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_72]
set_property BEL B5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_145]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[448]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[420]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_txresetdone_inst/i_in_out_reg}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[234]_i_1}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[29]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[279]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[50]}]
set_property BEL EFF [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_cmac_cdc_sync_master_watchdog_barking/s_out_d4_reg]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[22]}]
set_property BEL C6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_2]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[17]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[21]}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_28}]
set_property BEL CFF2 [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_cmac_cdc_sync_core_tx_reset/s_out_d2_cdc_to_reg]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[25]}]
set_property BEL H6LUT [get_cells qsfp0_cmac_inst/inst/master_watchdog_barking_i_7]
set_property BEL D6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_122]
set_property BEL EFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/i_in_out_reg]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[181]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[24]_i_2}]
set_property BEL F5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_275]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_in_d1_reg[5]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/rd_ptr[2]_i_4__1}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/rot[1]_i_4}]
set_property BEL H5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[70]_i_2}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d4_reg[11]}]
set_property BEL D6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_402]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[45]_i_1}]
set_property BEL C5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_489]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[429]_i_1}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[185]_i_1}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[60]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[102]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[316]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[194]}]
set_property BEL C5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_524]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[131]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[25]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[23]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[350]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[394]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[50]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/rot_reg[1]}]
set_property BEL D5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_123]
set_property BEL F6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_470]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[478]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[64]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[426]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[33]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[320]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d3_reg[2]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[19]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[20]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[52]}]
set_property BEL H6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_198]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[1]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[46]}]
set_property BEL C5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_25}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[405]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[63]}]
set_property BEL DFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/i_in_meta_reg]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl0/data_out_reg[55]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[328]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[188]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[50]_i_1}]
set_property BEL E6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_278]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_in_d1_reg[55]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/rd_ptr_reg[2]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[283]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[82]_i_1}]
set_property BEL D5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_401]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[459]_i_2}]
set_property BEL F6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_456]
set_property BEL E5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[428]_i_1}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[186]_i_2}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[5]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[107]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[315]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[18]}]
set_property BEL B5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_55]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[132]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d1_reg[6]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[260]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[24]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[34]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[396]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[51]}]
set_property BEL D5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_147]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[477]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[468]}]
set_property BEL EFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_clr_reg]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[427]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[30]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[277]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d3_reg[1]}]
set_property BEL B6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_324]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[21]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[149]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[24]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[19]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[45]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[56]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[98]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[276]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[62]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[364]}]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[25]_i_1}]
set_property BEL G5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_303]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_in_d1_reg[20]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/rd_ptr_reg[1]}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/wr_ptr[0]_i_1__1}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[29]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[17]}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[5]_i_1}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[14]}]
set_property BEL A5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_349]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[460]_i_1}]
set_property BEL A6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_470]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[39]_i_1}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[182]_i_1}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[56]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[167]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[318]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[191]}]
set_property BEL B5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_534]
set_property BEL HFF [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[97]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[265]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[277]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[346]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[35]}]
set_property BEL C6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_517]
set_property BEL F5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_185]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[452]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[483]}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all[2]_i_2}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[6]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_rxresetdone_inst/i_in_meta_reg}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[5]}]
set_property BEL D5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_351]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[18]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[20]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[21]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[47]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[442]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[45]_i_1}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[404]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[258]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[6]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data3/data_out_reg[3]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl0/data_out_reg[54]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[365]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_35}]
set_property BEL D6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_302]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_in_d1_reg[1]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/rot[1]_i_12}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/rot[1]_i_9}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[293]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[1]}]
set_property BEL B5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[81]_i_2}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[15]}]
set_property BEL D6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_354]
set_property BEL A5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[45]_i_2}]
set_property BEL B5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_544]
set_property BEL F5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[399]_i_2}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[183]_i_2}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[55]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[187]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[317]}]
set_property BEL B5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[9]_i_2}]
set_property BEL DFF [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_datapath_int_reg]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[266]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[279]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[348]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[317]}]
set_property BEL D5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_516]
set_property BEL H5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_165]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[453]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr_reg[0]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[16]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl1/data_out_reg[0]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[17]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[4]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[20]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[49]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[434]}]
set_property BEL C5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[46]_i_1}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[283]}]
set_property BEL F6LUT [get_cells qsfp0_cmac_inst/inst/master_watchdog_barking_i_6]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl0/data_out_reg[6]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[297]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[18]}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[22]_i_1}]
set_property BEL D5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_301]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_in_d1_reg[2]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/rot[1]_i_3}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[19]}]
set_property BEL B5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[80]_i_2}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[2]}]
set_property BEL B5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_347]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[461]_i_1}]
set_property BEL H6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_500]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[3]_i_1}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[181]_i_1}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[58]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[169]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[31]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[192]}]
set_property BEL D6LUT [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_datapath_int_i_1]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty[1]_i_4}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[262]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[302]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[380]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[392]}]
set_property BEL D6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_515]
set_property BEL G6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_198]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[57]}]
set_property BEL H5LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr[2]_i_1}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[447]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[237]_i_1}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[61]}]
set_property BEL C6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_346]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[1]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[51]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[48]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[4]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[435]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[97]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[405]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[39]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[275]}]
set_property BEL F5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[26]_i_1}]
set_property BEL H6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_300]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_in_d1_reg[23]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/rd_ptr_reg[2]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[282]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[21]}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[72]_i_1}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[54]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_out_reg[8]}]
set_property BEL D6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_416]
set_property BEL G5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[460]_i_2}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[39]_i_2}]
set_property BEL E6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[184]_i_2}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[57]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[168]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[319]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[190]}]
set_property BEL H5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_53]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_qpll0reset_out[0]_INST_0}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[178]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[264]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[266]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[347]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[316]}]
set_property BEL D5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_514]
set_property BEL G5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_197]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[505]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr[1]_i_1}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[44]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[235]_i_1}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[24]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[53]}]
set_property BEL B6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_218]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[22]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[48]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[436]}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[47]_i_2}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[409]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[406]}]
set_property BEL H6LUT [get_cells qsfp0_cmac_inst/inst/master_watchdog_barking_i_5]
set_property BEL G5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_101]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl0/data_out_reg[5]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[190]}]
set_property BEL C5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_30}]
set_property BEL H5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_299]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_in_d1_reg[18]}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/wr_ptr[0]_i_1__2}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[295]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[20]}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[71]_i_1}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[52]}]
set_property BEL B6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_348]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[462]_i_1}]
set_property BEL A6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_48]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[398]_i_1}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[181]_i_2}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[52]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[165]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[321]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[106]}]
set_property BEL H5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_546]
set_property BEL DFF [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gttxreset_out_reg]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[72]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[11]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[269]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[161]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[395]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[427]}]
set_property BEL H6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_162]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[54]}]
set_property BEL G5LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr[0]_i_1}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[14]}]
set_property BEL H5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_319]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[21]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[135]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[48]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[51]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[437]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[89]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[1]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[7]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[307]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_34}]
set_property BEL G5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_3]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_in_d1_reg[21]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/rot[1]_i_7}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[442]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[23]}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[81]_i_1}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_out_reg[5]}]
set_property BEL G5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_411]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[461]_i_2}]
set_property BEL G5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[397]_i_2}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[183]_i_1}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[50]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[185]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[320]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[169]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_eop[0]_i_2}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[16]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[26]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[63]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[27]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[396]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[318]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/rot_reg[0]}]
set_property BEL C6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_52]
set_property BEL H5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_161]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[316]_i_1}]
set_property BEL G6LUT [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr0]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[62]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[20]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[47]}]
set_property BEL B6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_204]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[51]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[50]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[411]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[15]_i_11}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[293]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[56]}]
set_property BEL D6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_120]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[367]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[191]}]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_32}]
set_property BEL D5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_297]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_in_d1_reg[22]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/wr_ptr[1]_i_1__2}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[22]}]
set_property BEL F5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[53]_i_2}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[30]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d4_reg[1]}]
set_property BEL A6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_42]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[479]_i_2}]
set_property BEL C6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_482]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[399]_i_1}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[182]_i_2}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[54]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[166]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[323]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[167]}]
set_property BEL DFF [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtrxreset_out_reg]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[71]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[0]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[267]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[9]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[382]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[60]}]
set_property BEL B6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_519]
set_property BEL G6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_164]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[475]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[56]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[12].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/rst_in_meta_i_1__4}]
set_property BEL E5LUT [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_clr_i_1]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[67]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[58]}]
set_property BEL DFF2 [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_cmac_cdc_sync_gt_txresetdone_int3/s_out_d2_cdc_to_reg]
set_property BEL G6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_338]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[23]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[148]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[46]}]
set_property BEL A5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_223]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[22]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[52]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[438]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[88]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[403]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[294]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[55]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl0/data_out_reg[7]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[314]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_33}]
set_property BEL D6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_298]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_in_d1_reg[19]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/wr_ptr_reg[0]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[395]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[25]}]
set_property BEL F5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[71]_i_2}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d4_reg[2]}]
set_property BEL D5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_415]
set_property BEL D5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_479]
set_property BEL F5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[398]_i_2}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[180]_i_1}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[53]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[186]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[322]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[16]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[95]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[10]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[268]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[160]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[345]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[319]}]
set_property BEL C5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_518]
set_property BEL G5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_163]
set_property BEL G6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_468]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[449]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[55]}]
set_property BEL FFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_clr_reg]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[423]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[70]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[57]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[25]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[11]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[45]}]
set_property BEL B6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_226]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[14]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[53]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[439]}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[14]_i_1}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[407]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[19]}]
set_property BEL H6LUT [get_cells qsfp0_cmac_inst/inst/master_watchdog_barking_i_4]
set_property BEL B6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_128]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[359]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[19]}]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[8]_i_2}]
set_property BEL B6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_30]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_in_d1_reg[37]}]
set_property BEL G5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/wr_ptr[2]_i_1__2}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[6]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[24]}]
set_property BEL C5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[54]_i_2}]
set_property BEL G6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_420]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[47]_i_1}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[396]_i_1}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[179]_i_1}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[507]}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[88]_i_1}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[325]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[172]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_i_1}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty[1]_i_2}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[272]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[280]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[399]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[308]}]
set_property BEL F6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_502]
set_property BEL C6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_16]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[487]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[470]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[11]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_rxresetdone_inst/i_in_sync2_reg}]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[218]_i_2}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[15]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl1/data_out_reg[21]}]
set_property BEL AFF2 [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_cmac_cdc_sync_gt_txresetdone_int3/s_out_d3_reg]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[24]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[44]}]
set_property BEL B5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_203]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[13]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[56]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[17]_i_1}]
set_property BEL GFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync3_reg]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[274]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[59]}]
set_property BEL G6LUT [get_cells qsfp0_cmac_inst/inst/master_watchdog_barking_i_3]
set_property BEL H5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[6]_i_1}]
set_property BEL D6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_296]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/axis_tkeep[31]_i_1}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_in_d1_reg[36]}]
set_property BEL E6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/wr_ptr[2]_i_1}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[9]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[306]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[440]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[27]}]
set_property BEL E6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[54]_i_1}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[51]}]
set_property BEL C6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_418]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[480]_i_1}]
set_property BEL A6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_494]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[395]_i_2}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[17]_i_2}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[506]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[121]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[324]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[105]}]
set_property BEL C5LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_i_1}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[177]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[273]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[165]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[39]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[428]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[58]}]
set_property BEL F5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_501]
set_property BEL F5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_159]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[486]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[58]}]
set_property BEL CARRY8 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[24]_i_1}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[11]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl1/data_out_reg[18]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[26]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[43]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[11]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[54]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[409]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[12]_i_1}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[408]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[26]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[43]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[1]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_31}]
set_property BEL B5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_293]
set_property BEL E6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/axis_tkeep[47]_i_1}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_in_d1_reg[39]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/wr_ptr_reg[1]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[416]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[26]}]
set_property BEL H5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[55]_i_2}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[53]}]
set_property BEL E5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_421]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[480]_i_2}]
set_property BEL F6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_50]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[397]_i_1}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[17]_i_1}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[509]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[101]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[327]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[171]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_i_1}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty[1]_i_3}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[46]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[270]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[163]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[397]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[61]}]
set_property BEL G6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_500]
set_property BEL B6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_128]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[489]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[472]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[1]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[14]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[219]_i_1}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[60]}]
set_property BEL EFF [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_cmac_cdc_sync_gt_txresetdone_int3/s_out_d4_reg]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[11]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[26]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[39]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[20]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[58]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[95]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[275]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[8]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data3/data_out_reg[4]}]
set_property BEL D6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_148]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[292]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_29}]
set_property BEL B6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_294]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/axis_tkeep[15]_i_1}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_in_d1_reg[38]}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/wr_ptr[2]_i_3}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[61]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[418]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[444]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[29]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[55]_i_1}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[55]}]
set_property BEL F6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_414]
set_property BEL C5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[47]_i_2}]
set_property BEL B5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_471]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[396]_i_2}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[180]_i_2}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[508]}]
set_property BEL C5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[87]_i_2}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[326]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[170]}]
set_property BEL CFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[271]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[164]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[398]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[310]}]
set_property BEL D6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_50]
set_property BEL F6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_160]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[488]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[471]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[2]}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[425]}]
set_property BEL E6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[235]_i_2}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[13]}]
set_property BEL C6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_308]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[27]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[27]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[41]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[12]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[55]}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[15]_i_4}]
set_property BEL FFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[264]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[38]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[290]}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[8]_i_1}]
set_property BEL C5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_291]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_in_d1_reg[33]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[27]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[28]}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[56]_i_2}]
set_property BEL F5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_425]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[481]_i_2}]
set_property BEL G6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_545]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[394]_i_1}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[177]_i_1}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[502]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[11]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[329]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[104]}]
set_property BEL C5LUT [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_i_1]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_eop[0]_i_5}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[276]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[167]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[400]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[426]}]
set_property BEL D6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_513]
set_property BEL B5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_157]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[437]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[474]}]
set_property BEL CARRY8 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[16]_i_1}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[0]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl1/data_out_reg[52]}]
set_property BEL D5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_315]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[10]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[23]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[7]}]
set_property BEL B5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_217]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[50]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[5]}]
set_property BEL FFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync2_reg]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[96]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[389]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[5]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[358]}]
set_property BEL B5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[9]_i_1}]
set_property BEL C6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_292]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/axis_tkeep[63]_i_1}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_in_d1_reg[32]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/wr_ptr_reg[2]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[396]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[30]}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[56]_i_1}]
set_property BEL G5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_419]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[481]_i_1}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[393]_i_2}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[178]_i_2}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[501]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[16]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[328]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[7]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[107]}]
set_property BEL DFF [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty_reg[2]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[277]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[168]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[401]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[429]}]
set_property BEL C5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_51]
set_property BEL C6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_156]
set_property BEL H6LUT [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/rxprogdivreset_out_i_1]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[490]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[473]}]
set_property BEL CARRY8 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[0]_i_2}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst/i_in_meta_reg}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[239]_i_1}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[10]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl1/data_out_reg[53]}]
set_property BEL D6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_352]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[0]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[6]}]
set_property BEL AFF2 [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_cmac_cdc_sync_gt_txresetdone_int3/s_out_d3_reg]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[1]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[57]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[433]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_txresetdone_inst/i_in_out_reg}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[15]_i_8}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[270]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[58]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[304]}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[7]_i_1}]
set_property BEL D5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_295]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_in_d1_reg[35]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[59]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[397]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[2]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[57]_i_1}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[20]}]
set_property BEL C5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_417]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[482]_i_1}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[395]_i_1}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[178]_i_1}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[505]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[170]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[330]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[113]}]
set_property BEL DFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_reg]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[274]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[166]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[3]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[442]}]
set_property BEL E6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_504]
set_property BEL B5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_127]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[476]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr_reg[1]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[236]_i_1}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[56]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[28]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[25]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[22]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[54]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[48]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[440]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[15]_i_3}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[273]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[61]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[15]_i_7}]
set_property BEL D6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_290]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_in_d1_reg[34]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[7]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[437]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[36]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[50]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[56]}]
set_property BEL E6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_422]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[484]_i_1}]
set_property BEL B6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_472]
set_property BEL A5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[394]_i_2}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[179]_i_2}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[504]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[120]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[32]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[175]}]
set_property BEL D5LUT [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_i_1]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[94]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl1/data_out_reg[37]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[275]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[281]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[402]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[425]}]
set_property BEL E5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_503]
set_property BEL B6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_158]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[491]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[475]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[25]}]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[236]_i_2}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[59]}]
set_property BEL C6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_312]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[12]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[52]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[59]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[441]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[91]}]
set_property BEL G5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_447]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[287]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[33]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data3/data_in_d1_reg[7]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[280]}]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_28}]
set_property BEL C5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_317]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/rd_ptr[1]_i_1__2}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[45]}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[58]_i_1}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[9]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[483]_i_1}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[392]_i_1}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[175]_i_1}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[4]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[182]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[332]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[108]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_eop[0]_i_1}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl1/data_out_reg[17]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[27]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[159]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[405]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[47]}]
set_property BEL F6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_496]
set_property BEL D5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_189]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[502]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[478]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[12]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[63]}]
set_property BEL D6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_298]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[147]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[40]}]
set_property BEL B5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_21]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[53]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[40]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[5]}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[13]_i_1}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[422]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[288]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[32]}]
set_property BEL FFF [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/i_in_out_reg]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[346]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[20]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[15]_i_5}]
set_property BEL C6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_318]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_in_d1_reg[51]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[63]}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[57]_i_2}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[5]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[35]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[482]_i_2}]
set_property BEL C6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_490]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[391]_i_2}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[176]_i_2}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[49]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[183]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[331]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[112]}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_eop[0]_i_3}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[280]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[283]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[406]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[433]}]
set_property BEL F5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_495]
set_property BEL B6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_206]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[496]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[477]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[240]_i_1}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[12]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d3_reg[6]}]
set_property BEL A6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_328]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[23]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[13]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[145]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[20]}]
set_property BEL H5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_231]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[57]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[51]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[60]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[47]_i_4}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[302]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data3/data_in_d1_reg[8]}]
set_property BEL G6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_142]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[352]}]
set_property BEL A6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_316]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/axis_tkeep[63]_i_12}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_in_d1_reg[52]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[3]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[62]}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[59]_i_1}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[59]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[11]}]
set_property BEL G5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[484]_i_2}]
set_property BEL A6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_498]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[393]_i_1}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[176]_i_1}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[503]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[184]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[334]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[102]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl1/data_out_reg[0]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[20]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[278]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[282]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[403]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[42]}]
set_property BEL B6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_494]
set_property BEL D6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_208]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[459]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[47]}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_i_1}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[7]}]
set_property BEL D6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_304]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[14]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[19]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[55]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[42]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[61]}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[47]_i_11}]
set_property BEL F6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_426]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[21]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[27]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[345]}]
set_property BEL E6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_27}]
set_property BEL F6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_314]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/rd_ptr[2]_i_5}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_in_d1_reg[50]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[403]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[438]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[9]}]
set_property BEL H5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[58]_i_2}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_out_reg[7]}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[483]_i_2}]
set_property BEL D6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_496]
set_property BEL E6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[392]_i_2}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[177]_i_2}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[500]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[157]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[333]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[103]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_eop[0]_i_7}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl1/data_out_reg[16]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[21]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[279]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[158]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[404]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[31]}]
set_property BEL B5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_493]
set_property BEL D5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_207]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[503]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[479]}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[225]_i_2}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[8]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl1/data_out_reg[32]}]
set_property BEL D5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_297]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[22]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[24]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[1]}]
set_property BEL H6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_206]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[56]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[41]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[62]}]
set_property BEL EFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync1_reg]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_31}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[304]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[24]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[20]_i_1}]
set_property BEL F5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_313]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/axis_tkeep[47]_i_3}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_in_d1_reg[49]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[390]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[441]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[6]}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[485]_i_2}]
set_property BEL D6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_537]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[390]_i_1}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[188]_i_2}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[497]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[154]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[336]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[111]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[74]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[283]}]
set_property BEL E5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/wr_ptr[0]_i_1__2}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[157]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[409]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[48]}]
set_property BEL F5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_5]
set_property BEL E6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_188]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[508]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[481]}]
set_property BEL DFF [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gttxreset_out_reg]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[16]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst/i_in_sync1_reg}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[9]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[16]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[22]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[42]}]
set_property BEL A5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_181]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[31]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[39]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[63]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[83]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[420]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[303]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[37]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[279]}]
set_property BEL B5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_2}]
set_property BEL A5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_315]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/rd_ptr[0]_i_1__0}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_in_d1_reg[20]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[281]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[439]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[8]}]
set_property BEL B5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[59]_i_2}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[10]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[37]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[485]_i_1}]
set_property BEL D5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_538]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[38]_i_2}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[174]_i_2}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[496]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[153]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[335]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[174]}]
set_property BEL CFF [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/pllreset_tx_out_reg]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[179]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[286]}]
set_property BEL E6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_98]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[284]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[40]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[49]}]
set_property BEL G5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_499]
set_property BEL C5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_203]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[507]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[480]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[15]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[237]_i_2}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[6]}]
set_property BEL C6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_30]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[13]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[144]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[18]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[58]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[43]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[6]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[40]_i_1}]
set_property BEL H6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_446]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[305]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[26]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data3/data_in_d1_reg[6]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[303]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[21]}]
set_property BEL H5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[21]_i_1}]
set_property BEL B5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_311]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/axis_tkeep[63]_i_23}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_in_d1_reg[4]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[414]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[7]}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[74]_i_1}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[0]}]
set_property BEL C5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[486]_i_2}]
set_property BEL E5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_463]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[391]_i_1}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[153]_i_1}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[499]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[156]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[366]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[109]}]
set_property BEL GFF [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/pllreset_rx_out_reg]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[182]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d2_reg[0]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[281]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[15]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[407]}]
set_property BEL A6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_498]
set_property BEL B5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_205]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[510]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[46]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[17]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[32]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl1/data_out_reg[2]}]
set_property BEL C5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_29]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[18]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[146]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[16]}]
set_property BEL G5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_187]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[25]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[44]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[86]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[421]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[299]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[23]}]
set_property BEL C5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_1]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[291]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[17]_i_1}]
set_property BEL B6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_312]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_in_d1_reg[32]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[392]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[0]}]
set_property BEL G5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[72]_i_2}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[58]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[36]}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[486]_i_1}]
set_property BEL G6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_539]
set_property BEL G5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[390]_i_2}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[175]_i_2}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[498]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[155]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[367]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[10]}]
set_property BEL C5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_552]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_i_1}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[282]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[156]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[408]}]
set_property BEL A5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_497]
set_property BEL C6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_204]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[509]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[482]}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all[0]_i_1}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[19]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[23]_i_1}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[31]}]
set_property BEL HFF2 [get_cells qsfp0_cmac_inst/inst/gt_rx_reset_done_inv_reg_reg]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[15]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[17]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[143]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[17]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[3]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[443]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[93]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[291]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[1]}]
set_property BEL C6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_140]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[353]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[1]_i_1}]
set_property BEL G5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_309]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/wr_ptr_reg[0]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_in_d1_reg[0]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_in_d1_reg[33]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[415]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[11]}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[73]_i_2}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[57]}]
set_property BEL D5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_355]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[476]_i_1}]
set_property BEL A6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_458]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[389]_i_1}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[154]_i_1}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[495]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[162]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[395]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[173]}]
set_property BEL G6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_547]
set_property BEL CFF [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxuserrdy_out_reg]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[17]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[287]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/rd_ptr_reg[1]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[285]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[412]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[306]}]
set_property BEL E5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_187]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[473]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[5]}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_9}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[23]_i_2}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[35]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl1/data_out_reg[33]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[33]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[179]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[13]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[27]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[45]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[7]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[92]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[419]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[25]}]
set_property BEL G6LUT [get_cells qsfp0_cmac_inst/inst/master_watchdog_barking_i_2]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_26}]
set_property BEL G5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_31]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[5]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[297]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[12]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[73]_i_1}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[8]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[44]}]
set_property BEL C6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_358]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[487]_i_1}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[388]_i_2}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[153]_i_2}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[494]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[161]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[414]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[176]}]
set_property BEL E5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_538]
set_property BEL HFF [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxprogdivreset_out_reg]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[92]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl1/data_out_reg[38]}]
set_property BEL E6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[505]_i_1}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[14]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[288]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[7]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/rd_ptr_reg[2]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[162]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[413]}]
set_property BEL C6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_200]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[474]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[59]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[34]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl1/data_out_reg[34]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[17]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[17]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[15]}]
set_property BEL E5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_183]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[26]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[4]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[8]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[87]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[290]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[4]}]
set_property BEL H6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_104]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[326]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[18]_i_1}]
set_property BEL C5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_307]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_in_d1_reg[17]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[39]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[10]}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[75]_i_1}]
set_property BEL D6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_356]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[474]_i_2}]
set_property BEL E5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_465]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[38]_i_1}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[155]_i_1}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[62]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[164]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[393]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[100]}]
set_property BEL A6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_521]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[96]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[12]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[284]}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/rot[1]_i_3}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[154]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[410]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[6]}]
set_property BEL D6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_202]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[460]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[61]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[0]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[71]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[37]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl1/data_out_reg[22]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[30]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[141]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[14]}]
set_property BEL G5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_229]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[23]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[52]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[9]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[94]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[41]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[282]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[36]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data3/data_in_d1_reg[9]}]
set_property BEL G5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_107]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[294]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[19]_i_1}]
set_property BEL C6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_308]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/wr_ptr[2]_i_6}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_in_d1_reg[16]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[43]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[14]}]
set_property BEL H5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[74]_i_2}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[6]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[43]}]
set_property BEL D5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_353]
set_property BEL H5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[476]_i_2}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[389]_i_2}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[154]_i_2}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[511]}]
set_property BEL B5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_558]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[163]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[397]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[110]}]
set_property BEL D5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_550]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_eop[0]_i_9}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[13]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[285]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[6]}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/rot[1]_i_7}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[155]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[411]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[430]}]
set_property BEL D5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_201]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[472]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[60]}]
set_property BEL F5LUT [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_clr_i_1]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[72]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[36]}]
set_property BEL A5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_325]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[39]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[181]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/rot_reg[0]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[12]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[28]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[46]}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[47]_i_5}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[28]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[49]}]
set_property BEL H6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_124]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[291]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[15]_i_8}]
set_property BEL G6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_310]
set_property BEL H6LUT [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxcdrlock_int]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[400]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[13]}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[78]_i_1}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[19]}]
set_property BEL G6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_352]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[474]_i_1}]
set_property BEL B5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_475]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[443]_i_2}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[156]_i_1}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[491]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[159]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[413]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[48]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[179]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[91]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl1/data_out_reg[21]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[19]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[290]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/rd_ptr_reg[0]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[153]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[415]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[444]}]
set_property BEL G6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_492]
set_property BEL F6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_186]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[493]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[510]}]
set_property BEL F6LUT [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_clr_i_2]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[24]}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[207]_i_2}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[39]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d2_reg[14]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[32]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[182]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[0]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[29]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[49]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[15]_i_10}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[15]}]
set_property BEL D5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_147]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[341]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[292]}]
set_property BEL H5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_25}]
set_property BEL H6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_306]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/wr_ptr_reg[1]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[287]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[16]}]
set_property BEL A5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[75]_i_2}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[56]}]
set_property BEL G5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_351]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[475]_i_2}]
set_property BEL D6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_468]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[443]_i_1}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[155]_i_2}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[490]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_ena_reg[0]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[158]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[398]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[181]}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_eop[0]_i_8}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl1/data_out_reg[18]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[1]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[291]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/rd_ptr[2]_i_3}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[287]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[416]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[63]}]
set_property BEL G5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_491]
set_property BEL C5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_199]
set_property BEL BFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[492]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[62]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[238]_i_1}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[38]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d2_reg[15]}]
set_property BEL B5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_343]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[31]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[11]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[24]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[47]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[47]_i_7}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[289]}]
set_property BEL D6LUT [get_cells qsfp0_cmac_inst/inst/master_watchdog_barking_i_1]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data3/data_out_reg[9]}]
set_property BEL D5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_113]
set_property BEL GFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/i_in_sync3_reg]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[379]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[264]}]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_18}]
set_property BEL H5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_305]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[15]}]
set_property BEL H5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[76]_i_2}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[55]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[47]}]
set_property BEL A6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_350]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[475]_i_1}]
set_property BEL G6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_488]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[388]_i_1}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[156]_i_2}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[493]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[160]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[36]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[177]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[176]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[15]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[289]}]
set_property BEL E6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/rd_ptr[2]_i_4__1}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[286]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[414]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[431]}]
set_property BEL H6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_490]
set_property BEL D6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_20]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[495]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[508]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[13]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_rxresetdone_inst/i_in_sync1_reg}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[40]}]
set_property BEL H5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_335]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[2]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[0]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[8]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[2]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[7]}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[47]_i_6}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[2]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[17]}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/master_watchdog[8]_i_9}]
set_property BEL FFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/i_in_sync2_reg]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[325]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[265]}]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[15]_i_9}]
set_property BEL G6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_304]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[394]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[18]}]
set_property BEL E6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[76]_i_1}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[18]}]
set_property BEL H5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_35]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[472]_i_2}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[387]_i_2}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[157]_i_2}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[492]}]
set_property BEL B6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_557]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[15]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[396]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[178]}]
set_property BEL D6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_553]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[99]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[504]_i_2}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[18]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[28]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[8]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/rot[1]_i_12}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[152]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[417]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[432]}]
set_property BEL D6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_2]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[494]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[63]}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[4]_i_1}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[3]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d2_reg[1]}]
set_property BEL C5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_331]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[29]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[180]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[9]}]
set_property BEL C5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_201]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[32]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[6]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[59]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_33}]
set_property BEL BFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync2_reg]
set_property BEL D6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_458]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[311]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[14]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/master_watchdog[8]_i_7}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data3/data_out_reg[15]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/FSM_sequential_sm_reset_rx[0]_i_1}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[321]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[267]}]
set_property BEL C5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[62]_i_1}]
set_property BEL H5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_33]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_in_d1_reg[35]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[37]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[53]}]
set_property BEL F5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[77]_i_2}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[6]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[7]}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[472]_i_1}]
set_property BEL D5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_520]
set_property BEL E6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[441]_i_2}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[158]_i_1}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[487]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[146]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[375]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[161]}]
set_property BEL E6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_5}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty[1]_i_1}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d2_reg[10]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[294]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/wr_ptr_reg[1]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[288]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[41]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[4]}]
set_property BEL B6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_192]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty[13]_i_3}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[50]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_i_1}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[21]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[77]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[42]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d3_reg[5]}]
set_property BEL B6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_32]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[35]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[6]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[30]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[53]}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[38]_i_1}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[310]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[13]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data3/data_out_reg[14]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[309]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[293]}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_14}]
set_property BEL D6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_332]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[36]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[54]}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[77]_i_1}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[23]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[57]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d4_reg[3]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[473]_i_2}]
set_property BEL B5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[428]_i_2}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[157]_i_1}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[486]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[145]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[372]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[1]}]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr[2]_i_1}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty[0]_i_1}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[295]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/wr_ptr_reg[2]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[169]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[420]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data2/data_out_reg[9]}]
set_property BEL H5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_217]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[500]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[509]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[212]_i_2}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[41]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[54]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[37]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[7]}]
set_property BEL D6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_228]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[17]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[50]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst/i_in_meta_reg}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[39]_i_1}]
set_property BEL A6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_428]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[313]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[20]}]
set_property BEL G5LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/FSM_sequential_sm_reset_rx[1]_i_1}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[330]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[266]}]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_15}]
set_property BEL E6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_328]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_in_d1_reg[34]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[388]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[51]}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[79]_i_1}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[473]_i_1}]
set_property BEL C5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[442]_i_2}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[159]_i_1}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[48]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[148]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[380]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[212]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr[1]_i_1}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty[3]_i_2}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl1/data_out_reg[19]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[292]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/rd_ptr[2]_i_1__1}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[150]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[418]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[434]}]
set_property BEL G5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_219]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty[13]_i_5}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[51]}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx[2]_i_2}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[10]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[79]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[209]_i_1}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[44]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d2_reg[2]}]
set_property BEL B5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_347]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[44]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[142]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[62]}]
set_property BEL B5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_225]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[34]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[55]}]
set_property BEL E6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_15}]
set_property BEL CFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync3_reg]
set_property BEL C6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_460]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[312]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[18]}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/master_watchdog[8]_i_8}]
set_property BEL D5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_137]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[316]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[277]}]
set_property BEL E6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_16}]
set_property BEL H6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_330]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[315]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[52]}]
set_property BEL C5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[78]_i_2}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[63]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[470]_i_2}]
set_property BEL A5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_53]
set_property BEL E6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[442]_i_1}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[158]_i_2}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[489]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[147]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[378]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[199]}]
set_property BEL B6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_543]
set_property BEL C5LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr[0]_i_1}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty[2]_i_3}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[293]}]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/rd_ptr[2]_i_2__2}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[151]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[419]}]
set_property BEL H6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_218]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty[13]_i_4}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[511]}]
set_property BEL HFF [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_datapath_int_reg]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_4}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[7]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[209]_i_2}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[43]}]
set_property BEL H6LUT [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_cmac_cdc_sync_master_watchdog_barking/cmac_usplus_1_gt_i_i_1]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[42]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[13]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[63]}]
set_property BEL G5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_219]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[33]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[54]}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[37]_i_1}]
set_property BEL DFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_meta_reg]
set_property BEL A5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_439]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[297]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[40]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data3/data_in_d1_reg[10]}]
set_property BEL G6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_102]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[327]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[278]}]
set_property BEL A5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[59]_i_1}]
set_property BEL F6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_326]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[33]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[4]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[7]_i_1}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[471]_i_2}]
set_property BEL B6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_543]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[440]_i_1}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[15]_i_1}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[484]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[142]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[384]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[196]}]
set_property BEL G6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_541]
set_property BEL F6LUT [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr0]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty[3]_i_3}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl1/data_out_reg[1]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[298]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[56]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[170]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[423]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[311]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data2/data_out_reg[6]}]
set_property BEL B5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_191]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[53]}]
set_property BEL H6LUT [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_datapath_int_i_1]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_3}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_rxresetdone_inst/i_in_out_reg}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[20]_i_1}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[46]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl1/data_out_reg[35]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d2_reg[3]}]
set_property BEL G6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_322]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[137]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[5]}]
set_property BEL D5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_189]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[36]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[57]}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_35}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[296]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[48]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data3/data_out_reg[13]}]
set_property BEL G6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_108]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[295]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[15]_i_6}]
set_property BEL D5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_331]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[31]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[50]}]
set_property BEL G5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[79]_i_2}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[63]}]
set_property BEL H5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[46]_i_2}]
set_property BEL G5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_540]
set_property BEL B5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[43]_i_2}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[159]_i_2}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[483]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[141]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[383]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[197]}]
set_property BEL BFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_clr_reg]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty[3]_i_1}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[299]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[171]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[426]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[50]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data2/data_out_reg[5]}]
set_property BEL B6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_214]
set_property BEL CFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync3_reg]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[457]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[52]}]
set_property BEL DFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_meta_reg]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[23]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst/i_in_sync1_reg}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[213]_i_1}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[45]}]
set_property BEL DFF2 [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_cmac_cdc_sync_master_watchdog_barking/s_out_d2_cdc_to_reg]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d2_reg[6]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[34]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[60]}]
set_property BEL A6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_222]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[35]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[56]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_34}]
set_property BEL AFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync1_reg]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[315]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[3]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/master_watchdog[8]_i_6}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data3/data_out_reg[12]}]
set_property BEL EFF [get_cells qsfp0_cmac_pad_inst/frame_reg_reg]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[335]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[281]}]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[60]_i_1}]
set_property BEL A6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_324]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_in_d1_reg[48]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[34]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[48]}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[80]_i_1}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[62]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[38]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[469]_i_2}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[441]_i_1}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[160]_i_1}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[488]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[144]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[387]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[200]}]
set_property BEL G5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_548]
set_property BEL G6LUT [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_clr_i_2]
set_property BEL G5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty[3]_i_4}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[296]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[16]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[421]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[7]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data2/data_out_reg[8]}]
set_property BEL A6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_216]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[450]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[506]}]
set_property BEL D5LUT [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_i_3]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[48]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d3_reg[4]}]
set_property BEL D6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_340]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[40]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[59]}]
set_property BEL D6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_196]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[38]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[63]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[57]}]
set_property BEL C5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[62]_i_1}]
set_property BEL EFF [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_out_reg]
set_property BEL C5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_459]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[298]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[19]}]
set_property BEL E6LUT [get_cells {qsfp0_cmac_inst/inst/master_watchdog[8]_i_5}]
set_property BEL D6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_110]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[331]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[27]}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[61]_i_1}]
set_property BEL E5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_327]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_in_d1_reg[53]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[35]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[49]}]
set_property BEL B5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[7]_i_2}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[470]_i_1}]
set_property BEL E6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[440]_i_2}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[15]_i_2}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[485]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[143]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[386]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[210]}]
set_property BEL H6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_545]
set_property BEL B5LUT [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_clr_i_1]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_eop[0]_i_6}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[297]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[55]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[289]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[422]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[445]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data2/data_out_reg[7]}]
set_property BEL A5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_215]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[451]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[507]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[4]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[211]_i_2}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[47]}]
set_property BEL AFF2 [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_cmac_cdc_sync_master_watchdog_barking/s_out_d3_reg]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d2_reg[4]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[43]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[61]}]
set_property BEL A6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_182]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[37]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[58]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[52]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[15]_i_5}]
set_property BEL H6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_466]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[307]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[12]}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/master_watchdog[8]_i_4}]
set_property BEL C5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_125]
set_property BEL GFF [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/i_in_out_reg]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[311]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[279]}]
set_property BEL B6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_322]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_in_d1_reg[55]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[32]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[41]}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[70]_i_1}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[21]}]
set_property BEL E6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[469]_i_1}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[439]_i_1}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[161]_i_1}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[480]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[150]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[389]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[20]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[12]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[73]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl1/data_out_reg[20]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[300]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[4]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/wr_ptr_reg[0]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[173]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[427]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[435]}]
set_property BEL D6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_190]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[506]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[504]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[3]_i_1}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[211]_i_1}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[4]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d2_reg[7]}]
set_property BEL D6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_316]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[46]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[140]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[57]}]
set_property BEL G6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_208]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[3]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[61]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[444]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[18]_i_1}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[423]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[306]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[10]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data3/data_in_d1_reg[4]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[337]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[276]}]
set_property BEL H5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[47]_i_11}]
set_property BEL F5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_325]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_in_d1_reg[54]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[319]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[47]}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[6]_i_2}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[22]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_out_reg[4]}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[471]_i_1}]
set_property BEL A6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_527]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[438]_i_2}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[160]_i_2}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[47]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[181]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[388]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[19]}]
set_property BEL B5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_528]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[11]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty[0]_i_3}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[301]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[290]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[428]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[33]}]
set_property BEL C5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_211]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[505]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[503]}]
set_property BEL AFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync1_reg]
set_property BEL C5LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_2}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst/i_in_out_reg}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[49]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl1/data_out_reg[23]}]
set_property BEL D6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_354]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[41]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[136]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[58]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[39]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[62]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[445]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[15]_i_7}]
set_property BEL B6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_438]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[22]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[16]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[336]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[280]}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_8}]
set_property BEL E6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_320]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[410]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[32]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[6]_i_1}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[46]_i_1}]
set_property BEL B5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_526]
set_property BEL E6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[43]_i_1}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[162]_i_1}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[482]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[152]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[390]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[208]}]
set_property BEL B6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_527]
set_property BEL CARRY8 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[0]_i_2}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_ena_reg[0]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl1/data_out_reg[22]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[29]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[28]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[424]}]
set_property BEL B5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_213]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[504]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[502]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_8}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[210]_i_2}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d2_reg[5]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[55]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[59]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[18]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[410]}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[15]_i_6}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[29]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[11]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data3/data_out_reg[0]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/FSM_sequential_sm_reset_tx[2]_i_6}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[315]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[268]}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_9}]
set_property BEL H5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_329]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_in_d1_reg[5]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[391]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[40]}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[69]_i_1}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[61]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[1]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[467]_i_2}]
set_property BEL F6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_502]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[439]_i_2}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[161]_i_2}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[481]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[151]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[38]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[211]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[0]}]
set_property BEL E6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty[1]_i_5}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[2]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[172]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[425]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[443]}]
set_property BEL C6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_212]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[497]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[500]}]
set_property BEL EFF [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_out_reg]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[5]_i_1}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[212]_i_1}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d2_reg[8]}]
set_property BEL B5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_313]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[45]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[56]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[60]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[60]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[446]}]
set_property BEL A5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[3]_i_1}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[256]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[21]}]
set_property BEL DFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/i_in_meta_reg]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[310]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[26]}]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[46]_i_1}]
set_property BEL E5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_319]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[316]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[60]}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[67]_i_1}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[60]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[17]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[48]}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[467]_i_1}]
set_property BEL A6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_513]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[437]_i_1}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[163]_i_1}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[478]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[149]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[392]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[198]}]
set_property BEL C6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_551]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_9}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_eop[0]_i_4}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[304]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/wr_ptr[1]_i_1__2}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[269]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[430]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[36]}]
set_property BEL D5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_19]
set_property BEL DFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_meta_reg]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[499]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[498]}]
set_property BEL DFF [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[6]_i_1}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[76]}]
set_property BEL D5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_353]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[47]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[138]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[53]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[61]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[5]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[447]}]
set_property BEL B5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_32}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[24]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[22]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data3/data_in_d1_reg[5]}]
set_property BEL C6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_126]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[269]}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[45]_i_1}]
set_property BEL B5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_321]
set_property BEL H6LUT [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtpowergood_int]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[389]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[38]}]
set_property BEL F5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[68]_i_2}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[16]}]
set_property BEL B5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[468]_i_2}]
set_property BEL A5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_514]
set_property BEL H5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[436]_i_2}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[162]_i_2}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[477]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[17]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[391]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[195]}]
set_property BEL C5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_530]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_8}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty[2]_i_1}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[305]}]
set_property BEL E6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/wr_ptr[2]_i_1}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[176]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[431]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[436]}]
set_property BEL B5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_209]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[498]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[4]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[1]}]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[20]_i_2}]
set_property BEL D5LUT [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_cmac_cdc_sync_gt_rxresetdone_int/gt_rx_reset_done_inv_reg_i_1]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[38]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[133]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[54]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[5]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[21]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[44]}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[15]_i_9}]
set_property BEL G6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_44]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[30]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data3/data_in_d1_reg[3]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[274]}]
set_property BEL C5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[47]_i_10}]
set_property BEL A5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_323]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[385]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[3]}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[68]_i_1}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[13]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[468]_i_1}]
set_property BEL D6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_519]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[438]_i_1}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[164]_i_1}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[80]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[14]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[399]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[4]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[207]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_7}]
set_property BEL C5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty[2]_i_2}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[302]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[174]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[429]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[52]}]
set_property BEL B6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_210]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[501]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[49]}]
set_property BEL H6LUT [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_i_2]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[78]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst/i_in_sync1_reg}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[210]_i_1}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d3_reg[10]}]
set_property BEL D5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_301]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[3]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[10]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[16]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[8]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[58]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[82]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[308]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data3/data_in_d1_reg[15]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[322]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[270]}]
set_property BEL C5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[58]_i_1}]
set_property BEL G6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_32]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/rd_ptr[2]_i_1__1}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[384]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[61]}]
set_property BEL A5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[69]_i_2}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[465]_i_2}]
set_property BEL C6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_517]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[437]_i_2}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[163]_i_2}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[510]}]
set_property BEL C5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_556]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[180]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[49]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[206]}]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_6}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty[0]_i_2}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[303]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[175]}]
set_property BEL H5LUT [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_cmac_cdc_sync_gt_rxresetdone_int/gt_rx_reset_done_inv_reg_i_1]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[42]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[34]}]
set_property BEL D5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_21]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[458]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[501]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[20]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[75]}]
set_property BEL DFF2 [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_cmac_cdc_sync_gt_rxresetdone_int/s_out_d2_cdc_to_reg]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[48]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[139]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[21]}]
set_property BEL G6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_220]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[40]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[59]}]
set_property BEL H5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[60]_i_1}]
set_property BEL E5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_429]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[425]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[35]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[0]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data3/data_in_d1_reg[2]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[275]}]
set_property BEL H5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[43]_i_1}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_in_d1_reg[3]}]
set_property BEL E6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[65]_i_1}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[465]_i_1}]
set_property BEL D6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_480]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[435]_i_1}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[165]_i_1}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[476]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[134]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[39]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[204]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[19]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[148]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[308]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[178]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[434]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[439]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data2/data_out_reg[0]}]
set_property BEL H6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_196]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty[15]_i_2}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[494]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_6}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[216]_i_1}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl1/data_out_reg[38]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d2_reg[9]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[4]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[130]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[51]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[15]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[0]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst/i_in_sync1_reg}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[33]_i_1}]
set_property BEL D6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_450]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[27]}]
set_property BEL F6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_144]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[305]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[273]}]
set_property BEL F5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[42]_i_1}]
set_property BEL H6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_346]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_in_d1_reg[6]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[311]}]
set_property BEL H5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[66]_i_2}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[42]}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[466]_i_2}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[434]_i_2}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[164]_i_2}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[67]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[176]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[3]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[203]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[18]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[155]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[309]}]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/wr_ptr[2]_i_1__2}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[179]}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[270]_i_2}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[441]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data2/data_in_d1_reg[9]}]
set_property BEL B6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_114]
set_property BEL EFF [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty[15]_i_1}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[497]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]}]
set_property BEL CFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_reg]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[238]_i_2}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl1/data_out_reg[4]}]
set_property BEL AFF2 [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_cmac_cdc_sync_gt_rxresetdone_int/s_out_d3_reg]
set_property BEL C6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_300]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[49]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[129]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[52]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[21]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[9]}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[5]_i_1}]
set_property BEL E6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_430]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[426]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[37]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[274]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[272]}]
set_property BEL G5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[44]_i_1}]
set_property BEL H5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_345]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_out_reg[19]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[63]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_in_d1_reg[38]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[407]}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[64]_i_1}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[466]_i_1}]
set_property BEL F6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_452]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[436]_i_1}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[166]_i_1}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[479]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[136]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[400]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[209]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[17]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[150]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[306]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[177]}]
set_property BEL DFF2 [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_cmac_cdc_sync_gt_rxresetdone_int/s_out_d2_cdc_to_reg]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[432]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[437]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data2/data_out_reg[11]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[165]}]
set_property BEL C6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_116]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[492]}]
set_property BEL C6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_306]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[134]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[4]}]
set_property BEL D5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_193]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[62]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[10]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[42]}]
set_property BEL HFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_reg]
set_property BEL B5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[56]_i_4}]
set_property BEL C5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_451]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[36]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data3/data_in_d1_reg[13]}]
set_property BEL D5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_109]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[334]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[282]}]
set_property BEL C5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[5]_i_1}]
set_property BEL B6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_344]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[419]}]
set_property BEL B5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[67]_i_2}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[38]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[463]_i_2}]
set_property BEL H6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_484]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[435]_i_2}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[165]_i_2}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[51]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[135]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[402]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[46]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[201]}]
set_property BEL CARRY8 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[16]_i_1}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[149]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl1/data_out_reg[39]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d1_reg[8]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[307]}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/wr_ptr[2]_i_3}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[268]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[433]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[438]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data2/data_out_reg[10]}]
set_property BEL C5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_115]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[499]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[214]_i_2}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl1/data_out_reg[16]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[50]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[12]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[50]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[63]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[12]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[429]}]
set_property BEL H5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[53]_i_1}]
set_property BEL D5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_453]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[257]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[45]}]
set_property BEL F5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_143]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[333]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[283]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[40]_i_1}]
set_property BEL C5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_341]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_in_d1_reg[39]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[310]}]
set_property BEL G5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[64]_i_2}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[0]}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[463]_i_1}]
set_property BEL C5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_485]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[433]_i_1}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[167]_i_1}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[6]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[132]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[403]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[17]}]
set_property BEL C6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_529]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[16]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[152]}]
set_property BEL C5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[4]_i_2}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d1_reg[7]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[311]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[262]}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[271]_i_1}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[54]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data2/data_in_d1_reg[6]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[16]}]
set_property BEL H5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_195]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[438]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[493]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_5}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[422]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst/i_in_sync2_reg}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[214]_i_1}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[25]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[48]}]
set_property BEL E5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_215]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[6]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[13]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[428]}]
set_property BEL GFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync3_reg]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[31]_i_7}]
set_property BEL EFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg]
set_property BEL D5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_457]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[284]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[42]}]
set_property BEL D6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_130]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[271]}]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[3]_i_1}]
set_property BEL C6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_342]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_in_d1_reg[7]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[413]}]
set_property BEL E6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[66]_i_1}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[46]}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[464]_i_2}]
set_property BEL E6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[432]_i_2}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[166]_i_2}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[70]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[174]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[401]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[180]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[15]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[151]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl1/data_out_reg[48]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[312]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[62]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[264]}]
set_property BEL D5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[271]_i_2}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[53]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data2/data_in_d1_reg[5]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[11]}]
set_property BEL E5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_225]
set_property BEL D5LUT [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/sm_reset_rx_cdr_to_clr_i_3]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[496]}]
set_property BEL D5LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_i_1}]
set_property BEL C5LUT [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_i_1]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[239]_i_2}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl1/data_out_reg[48]}]
set_property BEL EFF [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_cmac_cdc_sync_gt_rxresetdone_int/s_out_d4_reg]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[52]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[34]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[177]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[49]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[7]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[11]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[427]}]
set_property BEL E6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[56]_i_2}]
set_property BEL B5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_437]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[424]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[385]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[47]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/master_watchdog[8]_i_3}]
set_property BEL D6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_114]
set_property BEL CFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/i_in_sync3_reg]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[312]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[285]}]
set_property BEL C5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[41]_i_1}]
set_property BEL B5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_343]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[40]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[60]}]
set_property BEL F5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[65]_i_2}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[464]_i_1}]
set_property BEL G5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_503]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[434]_i_1}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[149]_i_2}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[68]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[133]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[405]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[202]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[14]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[154]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[30]}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/rd_ptr[2]_i_5_rewire}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[263]}]
set_property BEL AFF2 [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_cmac_cdc_sync_gt_rxresetdone_int/s_out_d3_reg]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[435]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data2/data_in_d1_reg[8]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[10]}]
set_property BEL B5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_113]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[439]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[495]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[9]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_txresetdone_inst/i_in_sync1_reg}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d3_reg[11]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[26]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[132]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[46]}]
set_property BEL BUFG_GT [get_cells qsfp0_cmac_inst/inst/BUFG_GT_GTREFCLK_INST]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[8]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[14]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[43]}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[56]_i_1}]
set_property BEL EFF [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg]
set_property BEL G5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_43]
set_property BEL BUFG_GT_SYNC [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[12].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[384]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[44]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data3/data_in_d1_reg[14]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[366]}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[284]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[40]_i_2}]
set_property BEL D6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_340]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[280]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[61]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[63]_i_1}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[39]}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[477]_i_1}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[433]_i_2}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[167]_i_2}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[69]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[175]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[404]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[205]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[13]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[153]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[34]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[310]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[267]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[436]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[55]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data2/data_in_d1_reg[7]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[0]}]
set_property BEL C6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_112]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[441]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[490]}]
set_property BEL CFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync3_reg]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[3]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst/i_in_sync3_reg}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[215]_i_1}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl1/data_out_reg[17]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d3_reg[0]}]
set_property BEL D5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_309]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[36]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[128]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[47]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[9]}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[36]_i_1}]
set_property BEL HFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_reg]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[317]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[41]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data3/data_out_reg[1]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[351]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[287]}]
set_property BEL H5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[37]_i_1}]
set_property BEL H5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_337]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[387]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[59]}]
set_property BEL A6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[61]_i_1}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[62]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[3]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[435]_i_1}]
set_property BEL G5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_546]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[431]_i_1}]
set_property BEL C5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[14]_i_2}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[73]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[177]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[406]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[184]}]
set_property BEL CARRY8 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[24]_i_1}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[183]}]
set_property BEL H5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[501]_i_2}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[315]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[47]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[259]}]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[273]_i_1}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[37]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data2/data_out_reg[2]}]
set_property BEL D6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_194]
set_property BEL CFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_sync3_reg]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[487]}]
set_property BEL BFF2 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync2_reg]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_7}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[215]_i_2}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d3_reg[8]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[29]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[43]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[10]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[16]}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[53]}]
set_property BEL H5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_4}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[316]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[53]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/master_watchdog_reg[25]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data3/data_in_d1_reg[12]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[348]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[286]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[36]_i_1}]
set_property BEL H6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_34]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[386]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[5]}]
set_property BEL H5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[62]_i_2}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[9]}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[434]_i_2}]
set_property BEL B5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_542]
set_property BEL H5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[430]_i_2}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[14]_i_1}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[76]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[178]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[40]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[185]}]
set_property BEL B6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_533]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[24]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_eop_reg[0]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl1/data_out_reg[2]}]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[501]_i_1}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[316]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[261]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[328]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[384]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data2/data_out_reg[1]}]
set_property BEL A6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_222]
set_property BEL BFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[48]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[22]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[53]}]
set_property BEL B6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_344]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[33]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[44]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[46]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[15]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[54]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_14}]
set_property BEL EFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync1_reg]
set_property BEL A5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_431]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[319]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[46]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data3/data_in_d1_reg[11]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[287]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[288]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[39]_i_1}]
set_property BEL D5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_339]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[318]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[57]}]
set_property BEL B6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[62]_i_1}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[8]}]
set_property BEL E6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[436]_i_1}]
set_property BEL A5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_473]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[432]_i_1}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[150]_i_2}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[71]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[179]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[408]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[182]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[25]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[180]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl1/data_out_reg[3]}]
set_property BEL C5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[500]_i_2}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[313]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[59]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[260]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[272]_i_1}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[51]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data2/data_out_reg[4]}]
set_property BEL C6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_224]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[469]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[489]}]
set_property BEL HFF [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxprogdivreset_out_reg]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[5]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[213]_i_2}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[10]}]
set_property BEL H6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_336]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[30]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[178]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[42]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[44]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[19]}]
set_property BEL C6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[55]_i_1}]
set_property BEL H5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_45]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[318]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[43]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[357]}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[289]}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[38]_i_1}]
set_property BEL H6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_338]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[317]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[58]}]
set_property BEL A5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[63]_i_2}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[435]_i_2}]
set_property BEL D5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_467]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[431]_i_2}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[150]_i_1}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[72]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[140]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[407]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[183]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[23]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[98]}]
set_property BEL A6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[500]_i_1}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[314]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[265]}]
set_property BEL F5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[272]_i_2}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[440]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data2/data_out_reg[3]}]
set_property BEL C5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_223]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[470]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[491]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[2]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[2]_i_1}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[0]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl1/data_out_reg[50]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d3_reg[9]}]
set_property BEL C6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_332]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[31]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[45]}]
set_property BEL C5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_19]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[43]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[1]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[55]}]
set_property BEL E6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_16}]
set_property BEL FFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync2_reg]
set_property BEL A5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_427]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[32]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[39]}]
set_property BEL H6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_12]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[360]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[290]}]
set_property BEL H6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[33]_i_1}]
set_property BEL D5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_333]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[60]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/rd_ptr[1]_i_1__0}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[5]}]
set_property BEL B5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[5]_i_2}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[25]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[58]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_out_reg[9]}]
set_property BEL G6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[437]_i_1}]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[42]_i_1}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[151]_i_2}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[77]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[138]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[410]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[188]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[22]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[156]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl1/data_out_reg[23]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[319]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[57]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[256]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[330]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[386]}]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data2/data_out_reg[13]}]
set_property BEL D5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_193]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[467]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[484]}]
set_property BEL H5LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx[2]_i_2}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[2]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[418]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[16]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d3_reg[12]}]
set_property BEL C6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_292]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[27]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[40]}]
set_property BEL F6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_210]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[41]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[20]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[51]}]
set_property BEL C5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_5}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[31]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[52]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[356]}]
set_property BEL FFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[28]}]
set_property BEL H5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[31]_i_9}]
set_property BEL C6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_336]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[62]}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/axis_tkeep[63]_i_10}]
set_property BEL CFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[286]}]
set_property BEL DFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[56]}]
set_property BEL B5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[60]_i_2}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[26]}]
set_property BEL FFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[21]}]
set_property BEL G5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[436]_i_2}]
set_property BEL F5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_501]
set_property BEL F6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[429]_i_2}]
set_property BEL D6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[151]_i_1}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[78]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[137]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[409]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[189]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[21]}]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[93]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[31]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[60]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[258]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[331]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[387]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data2/data_out_reg[12]}]
set_property BEL D6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_22]
set_property BEL BFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_sync2_reg]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[468]}]
set_property BEL BFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[486]}]
set_property BEL D6LUT [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/gtrxreset_out_i_1]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[18]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[419]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[11]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d3_reg[14]}]
set_property BEL B5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_329]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[28]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[41]}]
set_property BEL H5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_23]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[45]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[17]}]
set_property BEL DFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[432]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[51]_i_1}]
set_property BEL GFF2 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync3_reg]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[34]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[50]}]
set_property BEL CARRY8 [get_cells {qsfp0_cmac_inst/inst/master_watchdog_reg[24]_i_1}]
set_property BEL GFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[293]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[263]}]
set_property BEL C6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[35]_i_1}]
set_property BEL C5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_335]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_in_d1_reg[36]}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/axis_tkeep[63]_i_3}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[314]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[55]}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[60]_i_1}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[24]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[61]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[40]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_out_reg[3]}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[438]_i_1}]
set_property BEL B6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[430]_i_1}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[152]_i_2}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[74]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[13]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[412]}]
set_property BEL DFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[186]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[20]}]
set_property BEL AFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[147]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[33]}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[317]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[257]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[329]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[385]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data2/data_out_reg[15]}]
set_property BEL A5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_221]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty[14]_i_3}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[485]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[8]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[13]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d3_reg[7]}]
set_property BEL C5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_305]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[2]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[131]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[39]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[0]}]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[22]}]
set_property BEL HFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[431]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[35]_i_1}]
set_property BEL EFF [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_out_reg]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[33]}]
set_property BEL CFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[51]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/master_watchdog_reg[24]}]
set_property BEL EFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data3/data_in_d1_reg[1]}]
set_property BEL DFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[286]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[262]}]
set_property BEL D6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[34]_i_1}]
set_property BEL D6LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_334]
set_property BEL EFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_out_reg[1]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_in_d1_reg[37]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/axis_tkeep[63]_i_22}]
set_property BEL AFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[284]}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[59]}]
set_property BEL G5LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[61]_i_2}]
set_property BEL HFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[7]}]
set_property BEL GFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[5]}]
set_property BEL F6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[437]_i_2}]
set_property BEL C5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_481]
set_property BEL G5LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[42]_i_2}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[152]_i_1}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[75]}]
set_property BEL CFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[139]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[411]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[187]}]
set_property BEL BFF [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[1]}]
set_property BEL AFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[146]}]
set_property BEL G6LUT [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[502]_i_1}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[318]}]
set_property BEL CFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[25]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[32]}]
set_property BEL HFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[43]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data2/data_out_reg[14]}]
set_property BEL G6LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_220]
set_property BEL FFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[440]}]
set_property BEL HFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[488]}]
set_property BEL H6LUT [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx[2]_i_4}]
set_property BEL CARRY8 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[8]_i_1}]
set_property BEL GFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[417]}]
set_property BEL EFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[12]}]
set_property BEL AFF [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl1/data_out_reg[39]}]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d3_reg[13]}]
set_property BEL C5LUT [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_291]
set_property BEL EFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[32]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[28]}]
set_property BEL FFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[3]}]
set_property BEL H5LUT [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_205]
set_property BEL BFF2 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[42]}]
set_property BEL GFF [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[13]}]
set_property BEL BFF2 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[430]}]
set_property LOC SLICE_X12Y805 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[477]}]
set_property LOC SLICE_X49Y818 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data0/data_out_reg[12]}]
set_property LOC SLICE_X49Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[191]}]
set_property LOC SLICE_X12Y706 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/rd_ptr_reg[1]}]
set_property LOC SLICE_X49Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[14]}]
set_property LOC SLICE_X14Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[453]_i_1}]
set_property LOC SLICE_X12Y734 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[247]}]
set_property LOC SLICE_X120Y758 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[131]}]
set_property LOC SLICE_X12Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[115]_i_2}]
set_property LOC SLICE_X49Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[129]}]
set_property LOC SLICE_X49Y827 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[32]}]
set_property LOC SLICE_X54Y756 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[32]}]
set_property LOC SLICE_X128Y769 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[298]}]
set_property LOC SLICE_X10Y720 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_78]
set_property LOC SLICE_X51Y739 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[46]}]
set_property LOC SLICE_X15Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[233]_i_2}]
set_property LOC SLICE_X14Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[307]_i_1}]
set_property LOC SLICE_X116Y693 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d1_reg[10]}]
set_property LOC SLICE_X150Y692 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[22]}]
set_property LOC SLICE_X83Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[165]}]
set_property LOC SLICE_X14Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[341]_i_1}]
set_property LOC SLICE_X16Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[410]_i_1}]
set_property LOC SLICE_X15Y757 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[195]}]
set_property LOC SLICE_X15Y748 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[12]}]
set_property LOC SLICE_X12Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[278]_i_2}]
set_property LOC SLICE_X150Y802 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[10]}]
set_property LOC SLICE_X14Y607 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[60]}]
set_property LOC SLICE_X164Y685 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[9]}]
set_property LOC SLICE_X168Y747 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[8]}]
set_property LOC SLICE_X12Y663 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[397]}]
set_property LOC SLICE_X12Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[508]_i_1}]
set_property LOC SLICE_X119Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[300]}]
set_property LOC SLICE_X84Y788 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[139]}]
set_property LOC SLICE_X86Y826 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[34]}]
set_property LOC SLICE_X119Y737 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d1_reg[2]}]
set_property LOC SLICE_X168Y664 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_i_7}]
set_property LOC SLICE_X15Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[352]_i_2}]
set_property LOC SLICE_X86Y791 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_out_reg[5]}]
set_property LOC SLICE_X168Y678 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg}]
set_property LOC SLICE_X11Y671 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[101]}]
set_property LOC SLICE_X11Y808 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty_reg[4]}]
set_property LOC SLICE_X12Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[148]_i_2}]
set_property LOC SLICE_X14Y731 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[155]_i_2}]
set_property LOC SLICE_X151Y798 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[38]}]
set_property LOC SLICE_X15Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[377]}]
set_property LOC SLICE_X10Y807 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[386]}]
set_property LOC SLICE_X168Y723 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]}]
set_property LOC SLICE_X120Y671 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[7]}]
set_property LOC SLICE_X116Y741 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync2_reg]
set_property LOC SLICE_X49Y817 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data0/data_out_reg[7]}]
set_property LOC SLICE_X50Y826 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[175]}]
set_property LOC SLICE_X13Y703 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/rd_ptr_reg[2]}]
set_property LOC SLICE_X49Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[15]}]
set_property LOC SLICE_X59Y752 [get_cells {qsfp0_cmac_inst/inst/master_watchdog_reg[2]}]
set_property LOC SLICE_X14Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[491]_i_2}]
set_property LOC SLICE_X12Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_ena_reg[1]}]
set_property LOC SLICE_X51Y831 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[42]}]
set_property LOC SLICE_X13Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[136]_i_2}]
set_property LOC SLICE_X85Y740 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_out_reg[48]}]
set_property LOC SLICE_X51Y831 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[31]}]
set_property LOC SLICE_X82Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[54]}]
set_property LOC SLICE_X11Y718 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_79]
set_property LOC SLICE_X52Y743 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[47]}]
set_property LOC SLICE_X11Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[235]_i_2}]
set_property LOC SLICE_X12Y747 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[304]_i_1}]
set_property LOC SLICE_X83Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d3_reg[0]}]
set_property LOC SLICE_X150Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[23]}]
set_property LOC SLICE_X85Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[167]}]
set_property LOC SLICE_X15Y734 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[344]_i_1}]
set_property LOC SLICE_X16Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[412]_i_2}]
set_property LOC SLICE_X17Y757 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[194]}]
set_property LOC SLICE_X16Y758 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[0]}]
set_property LOC SLICE_X10Y731 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[279]_i_1}]
set_property LOC SLICE_X11Y736 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[86]_i_2}]
set_property LOC SLICE_X155Y786 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[40]}]
set_property LOC SLICE_X51Y739 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d4_reg[3]}]
set_property LOC SLICE_X164Y685 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[8]_i_1}]
set_property LOC SLICE_X167Y740 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_out_reg}]
set_property LOC SLICE_X166Y748 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[0]}]
set_property LOC SLICE_X12Y663 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[396]}]
set_property LOC SLICE_X16Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[76]_i_2}]
set_property LOC SLICE_X12Y832 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[127]}]
set_property LOC SLICE_X86Y791 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[162]}]
set_property LOC SLICE_X84Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[302]}]
set_property LOC SLICE_X86Y814 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[35]}]
set_property LOC SLICE_X119Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d1_reg[14]}]
set_property LOC SLICE_X167Y742 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/sm_reset_rx_timer_clr_i_2]
set_property LOC SLICE_X166Y689 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all[0]_i_1}]
set_property LOC SLICE_X150Y684 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[16]}]
set_property LOC SLICE_X86Y791 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_out_reg[6]}]
set_property LOC SLICE_X12Y671 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[102]}]
set_property LOC SLICE_X11Y805 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[262]}]
set_property LOC SLICE_X49Y849 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[60]}]
set_property LOC SLICE_X167Y744 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/FSM_sequential_sm_reset_rx[1]_i_1}]
set_property LOC SLICE_X14Y735 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[149]_i_1}]
set_property LOC SLICE_X12Y841 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[72]}]
set_property LOC SLICE_X14Y731 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[155]_i_1}]
set_property LOC SLICE_X15Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[376]}]
set_property LOC SLICE_X11Y804 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty[11]_i_1}]
set_property LOC SLICE_X168Y723 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]}]
set_property LOC SLICE_X168Y775 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__2}]
set_property LOC SLICE_X120Y671 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[6]}]
set_property LOC SLICE_X12Y806 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[475]}]
set_property LOC SLICE_X86Y802 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data1/data_in_d1_reg[7]}]
set_property LOC SLICE_X49Y817 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[15]}]
set_property LOC SLICE_X14Y693 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/rot[1]_i_1}]
set_property LOC SLICE_X49Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[18]}]
set_property LOC SLICE_X15Y731 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[493]_i_1}]
set_property LOC SLICE_X16Y682 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_eop[1]_i_6}]
set_property LOC SLICE_X51Y833 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[41]}]
set_property LOC SLICE_X12Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[115]_i_1}]
set_property LOC SLICE_X83Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_out_reg[6]}]
set_property LOC SLICE_X100Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[33]}]
set_property LOC SLICE_X54Y756 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[47]}]
set_property LOC SLICE_X119Y789 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[297]}]
set_property LOC SLICE_X12Y662 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_574]
set_property LOC SLICE_X51Y743 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[43]}]
set_property LOC SLICE_X12Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[234]_i_2}]
set_property LOC SLICE_X14Y747 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[303]_i_2}]
set_property LOC SLICE_X86Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[164]}]
set_property LOC SLICE_X10Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[340]_i_2}]
set_property LOC SLICE_X16Y752 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[411]_i_2}]
set_property LOC SLICE_X168Y714 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_i_7}]
set_property LOC SLICE_X15Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[197]}]
set_property LOC SLICE_X12Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_9}]
set_property LOC SLICE_X14Y733 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[277]_i_2}]
set_property LOC SLICE_X164Y685 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[8]}]
set_property LOC SLICE_X150Y671 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0/data_out_reg[0]}]
set_property LOC SLICE_X11Y669 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[421]}]
set_property LOC SLICE_X12Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[508]_i_2}]
set_property LOC SLICE_X119Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[288]}]
set_property LOC SLICE_X12Y832 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[126]}]
set_property LOC SLICE_X86Y791 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[160]}]
set_property LOC SLICE_X86Y814 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[32]}]
set_property LOC SLICE_X119Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d1_reg[12]}]
set_property LOC SLICE_X126Y768 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[19]}]
set_property LOC SLICE_X10Y679 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_356]
set_property LOC SLICE_X10Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[35]_i_2}]
set_property LOC SLICE_X83Y828 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_out_reg[54]}]
set_property LOC SLICE_X11Y671 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[100]}]
set_property LOC SLICE_X12Y832 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_ena_reg[1]}]
set_property LOC SLICE_X49Y831 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[4]}]
set_property LOC SLICE_X167Y744 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/FSM_sequential_sm_reset_rx[0]_i_1}]
set_property LOC SLICE_X168Y742 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/FSM_sequential_sm_reset_all[2]_i_1}]
set_property LOC SLICE_X14Y733 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[149]_i_2}]
set_property LOC SLICE_X12Y839 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[71]}]
set_property LOC SLICE_X9Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[18]_i_1}]
set_property LOC SLICE_X20Y716 [get_cells {qsfp1_cmac_inst/inst/master_watchdog_reg[23]}]
set_property LOC SLICE_X13Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[379]}]
set_property LOC SLICE_X120Y671 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[9]}]
set_property LOC SLICE_X12Y805 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[476]}]
set_property LOC SLICE_X14Y693 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/rot[1]_i_5}]
set_property LOC SLICE_X12Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[486]_i_1}]
set_property LOC SLICE_X16Y683 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_eop[1]_i_5}]
set_property LOC SLICE_X14Y736 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[104]_i_1}]
set_property LOC SLICE_X49Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[147]}]
set_property LOC SLICE_X54Y756 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[33]}]
set_property LOC SLICE_X52Y743 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[45]}]
set_property LOC SLICE_X12Y737 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[236]_i_2}]
set_property LOC SLICE_X12Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[305]_i_2}]
set_property LOC SLICE_X117Y701 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d1_reg[0]}]
set_property LOC SLICE_X151Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[21]}]
set_property LOC SLICE_X83Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[175]}]
set_property LOC SLICE_X11Y736 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[342]_i_2}]
set_property LOC SLICE_X15Y752 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[413]_i_2}]
set_property LOC SLICE_X168Y714 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_i_4}]
set_property LOC SLICE_X15Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[196]}]
set_property LOC SLICE_X14Y763 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_8}]
set_property LOC SLICE_X12Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[278]_i_1}]
set_property LOC SLICE_X155Y786 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[0]}]
set_property LOC SLICE_X164Y684 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[7]}]
set_property LOC SLICE_X10Y838 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_57]
set_property LOC SLICE_X12Y671 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[398]}]
set_property LOC SLICE_X12Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[507]_i_2}]
set_property LOC SLICE_X120Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[287]}]
set_property LOC SLICE_X12Y834 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[108]}]
set_property LOC SLICE_X86Y791 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[161]}]
set_property LOC SLICE_X118Y762 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_i_1__0]
set_property LOC SLICE_X86Y822 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[4]}]
set_property LOC SLICE_X119Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d1_reg[13]}]
set_property LOC SLICE_X10Y679 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_355]
set_property LOC SLICE_X14Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[359]_i_1}]
set_property LOC SLICE_X86Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_out_reg[55]}]
set_property LOC SLICE_X11Y667 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[105]}]
set_property LOC SLICE_X11Y805 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[263]}]
set_property LOC SLICE_X51Y845 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[49]}]
set_property LOC SLICE_X167Y746 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/i_in_sync1_reg]
set_property LOC SLICE_X10Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[14]_i_1}]
set_property LOC SLICE_X12Y799 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[54]}]
set_property LOC SLICE_X15Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[202]_i_2}]
set_property LOC SLICE_X13Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[378]}]
set_property LOC SLICE_X13Y718 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_227]
set_property LOC SLICE_X10Y807 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[391]}]
set_property LOC SLICE_X168Y723 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]}]
set_property LOC SLICE_X120Y671 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[8]}]
set_property LOC SLICE_X12Y806 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[473]}]
set_property LOC SLICE_X12Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/rd_ptr[2]_i_3__0}]
set_property LOC SLICE_X86Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[16]}]
set_property LOC SLICE_X59Y752 [get_cells {qsfp0_cmac_inst/inst/master_watchdog_reg[4]}]
set_property LOC SLICE_X12Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[494]_i_1}]
set_property LOC SLICE_X12Y678 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[238]}]
set_property LOC SLICE_X13Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[105]_i_2}]
set_property LOC SLICE_X49Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[11]}]
set_property LOC SLICE_X49Y827 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[18]}]
set_property LOC SLICE_X82Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[18]}]
set_property LOC SLICE_X128Y769 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[299]}]
set_property LOC SLICE_X12Y662 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_570]
set_property LOC SLICE_X52Y743 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[41]}]
set_property LOC SLICE_X14Y737 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[242]_i_2}]
set_property LOC SLICE_X12Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[305]_i_1}]
set_property LOC SLICE_X150Y680 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[60]}]
set_property LOC SLICE_X84Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[153]}]
set_property LOC SLICE_X11Y736 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[342]_i_1}]
set_property LOC SLICE_X15Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[408]_i_2}]
set_property LOC SLICE_X15Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[199]}]
set_property LOC SLICE_X15Y750 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[11]}]
set_property LOC SLICE_X14Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[27]_i_2}]
set_property LOC SLICE_X51Y739 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d4_reg[2]}]
set_property LOC SLICE_X164Y684 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[6]}]
set_property LOC SLICE_X11Y800 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_569]
set_property LOC SLICE_X12Y664 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[395]}]
set_property LOC SLICE_X15Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[77]_i_1}]
set_property LOC SLICE_X119Y684 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[28]}]
set_property LOC SLICE_X150Y680 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[58]}]
set_property LOC SLICE_X12Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[112]}]
set_property LOC SLICE_X84Y798 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[164]}]
set_property LOC SLICE_X86Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[33]}]
set_property LOC SLICE_X86Y822 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[31]}]
set_property LOC SLICE_X14Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[354]_i_2}]
set_property LOC SLICE_X151Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[10]}]
set_property LOC SLICE_X49Y807 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[0]}]
set_property LOC SLICE_X10Y802 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty_reg[7]}]
set_property LOC SLICE_X49Y847 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[51]}]
set_property LOC SLICE_X10Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[14]_i_2}]
set_property LOC SLICE_X12Y833 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[98]}]
set_property LOC SLICE_X14Y731 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[157]_i_1}]
set_property LOC SLICE_X150Y684 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1/data_out_reg[9]}]
set_property LOC SLICE_X120Y797 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[41]}]
set_property LOC SLICE_X13Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[381]}]
set_property LOC SLICE_X11Y804 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty[10]_i_3}]
set_property LOC SLICE_X168Y742 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg}]
set_property LOC SLICE_X86Y681 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[10]}]
set_property LOC SLICE_X49Y818 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[15]}]
set_property LOC SLICE_X167Y689 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/FSM_sequential_sm_reset_tx[2]_i_3}]
set_property LOC SLICE_X12Y806 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[474]}]
set_property LOC SLICE_X12Y695 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/rd_ptr[2]_i_4}]
set_property LOC SLICE_X83Y673 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[1]}]
set_property LOC SLICE_X59Y752 [get_cells {qsfp0_cmac_inst/inst/master_watchdog_reg[3]}]
set_property LOC SLICE_X14Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[484]_i_1}]
set_property LOC SLICE_X10Y678 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[237]}]
set_property LOC SLICE_X83Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_out_reg[5]}]
set_property LOC SLICE_X49Y827 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[17]}]
set_property LOC SLICE_X78Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[29]}]
set_property LOC SLICE_X16Y685 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_84]
set_property LOC SLICE_X52Y743 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[44]}]
set_property LOC SLICE_X15Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[233]_i_1}]
set_property LOC SLICE_X15Y744 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[301]_i_1}]
set_property LOC SLICE_X84Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[152]}]
set_property LOC SLICE_X10Y734 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[339]_i_1}]
set_property LOC SLICE_X15Y743 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[40]_i_2}]
set_property LOC SLICE_X14Y743 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[198]}]
set_property LOC SLICE_X13Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[20]}]
set_property LOC SLICE_X10Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[281]_i_1}]
set_property LOC SLICE_X120Y785 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[25]}]
set_property LOC SLICE_X25Y751 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_out_reg[2]}]
set_property LOC SLICE_X164Y684 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[5]}]
set_property LOC SLICE_X12Y663 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[393]}]
set_property LOC SLICE_X12Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[509]_i_1}]
set_property LOC SLICE_X120Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[289]}]
set_property LOC SLICE_X150Y679 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[57]}]
set_property LOC SLICE_X39Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_out_reg[3]}]
set_property LOC SLICE_X86Y807 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[165]}]
set_property LOC SLICE_X84Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[301]}]
set_property LOC SLICE_X168Y694 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_i_7}]
set_property LOC SLICE_X86Y827 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[33]}]
set_property LOC SLICE_X168Y744 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/sm_reset_rx_cdr_to_clr_i_2]
set_property LOC SLICE_X15Y732 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[355]_i_1}]
set_property LOC SLICE_X50Y812 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[10]}]
set_property LOC SLICE_X168Y672 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_sync3_reg}]
set_property LOC SLICE_X10Y669 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[113]}]
set_property LOC SLICE_X10Y808 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[264]}]
set_property LOC SLICE_X51Y847 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[50]}]
set_property LOC SLICE_X167Y746 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/i_in_meta_reg]
set_property LOC SLICE_X14Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[150]_i_1}]
set_property LOC SLICE_X12Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[16]_i_1}]
set_property LOC SLICE_X150Y684 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1/data_out_reg[8]}]
set_property LOC SLICE_X152Y792 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[55]}]
set_property LOC SLICE_X13Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[380]}]
set_property LOC SLICE_X14Y720 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_248]
set_property LOC SLICE_X168Y774 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]}]
set_property LOC SLICE_X86Y672 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[0]}]
set_property LOC SLICE_X51Y817 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[14]}]
set_property LOC SLICE_X12Y816 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[471]}]
set_property LOC SLICE_X13Y694 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/rd_ptr[2]_i_5__0}]
set_property LOC SLICE_X86Y680 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[20]}]
set_property LOC SLICE_X59Y752 [get_cells {qsfp0_cmac_inst/inst/master_watchdog_reg[5]}]
set_property LOC SLICE_X14Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[485]_i_1}]
set_property LOC SLICE_X12Y734 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[240]}]
set_property LOC SLICE_X122Y760 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[129]}]
set_property LOC SLICE_X14Y737 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[114]_i_2}]
set_property LOC SLICE_X49Y827 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[27]}]
set_property LOC SLICE_X78Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[30]}]
set_property LOC SLICE_X129Y766 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[296]}]
set_property LOC SLICE_X51Y743 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[42]}]
set_property LOC SLICE_X12Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[218]_i_1}]
set_property LOC SLICE_X16Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[302]_i_2}]
set_property LOC SLICE_X150Y685 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[20]}]
set_property LOC SLICE_X86Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[154]}]
set_property LOC SLICE_X10Y732 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[338]_i_2}]
set_property LOC SLICE_X13Y747 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[409]_i_2}]
set_property LOC SLICE_X10Y744 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[1]}]
set_property LOC SLICE_X15Y748 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[10]}]
set_property LOC SLICE_X10Y731 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[279]_i_2}]
set_property LOC SLICE_X29Y750 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_out_reg[15]}]
set_property LOC SLICE_X164Y684 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[4]}]
set_property LOC SLICE_X12Y664 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[394]}]
set_property LOC SLICE_X12Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[509]_i_2}]
set_property LOC SLICE_X120Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[291]}]
set_property LOC SLICE_X13Y738 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[271]}]
set_property LOC SLICE_X51Y857 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[420]}]
set_property LOC SLICE_X83Y740 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[408]}]
set_property LOC SLICE_X168Y743 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg]
set_property LOC SLICE_X168Y693 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_i_4}]
set_property LOC SLICE_X86Y826 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[49]}]
set_property LOC SLICE_X12Y806 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_175]
set_property LOC SLICE_X15Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[361]_i_2}]
set_property LOC SLICE_X150Y692 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[11]}]
set_property LOC SLICE_X84Y788 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_out_reg[6]}]
set_property LOC SLICE_X10Y669 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[117]}]
set_property LOC SLICE_X10Y808 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[265]}]
set_property LOC SLICE_X167Y746 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/i_in_sync3_reg]
set_property LOC SLICE_X10Y731 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[151]_i_2}]
set_property LOC SLICE_X12Y841 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[81]}]
set_property LOC SLICE_X10Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[168]_i_2}]
set_property LOC SLICE_X151Y801 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[53]}]
set_property LOC SLICE_X15Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[383]}]
set_property LOC SLICE_X13Y717 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_237]
set_property LOC SLICE_X13Y817 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[419]}]
set_property LOC SLICE_X86Y672 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[12]}]
set_property LOC SLICE_X12Y806 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[472]}]
set_property LOC SLICE_X86Y790 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data0/data_in_d1_reg[15]}]
set_property LOC SLICE_X13Y705 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/rd_ptr_reg[0]}]
set_property LOC SLICE_X84Y681 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[20]}]
set_property LOC SLICE_X17Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[480]_i_2}]
set_property LOC SLICE_X12Y678 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[239]}]
set_property LOC SLICE_X122Y760 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[132]}]
set_property LOC SLICE_X14Y737 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[114]_i_1}]
set_property LOC SLICE_X49Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[141]}]
set_property LOC SLICE_X49Y827 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[19]}]
set_property LOC SLICE_X76Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[2]}]
set_property LOC SLICE_X76Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[51]}]
set_property LOC SLICE_X118Y801 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[402]}]
set_property LOC SLICE_X12Y662 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_571]
set_property LOC SLICE_X51Y743 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[40]}]
set_property LOC SLICE_X12Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[234]_i_1}]
set_property LOC SLICE_X12Y742 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[2]_i_2}]
set_property LOC SLICE_X85Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[155]}]
set_property LOC SLICE_X14Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[33]_i_2}]
set_property LOC SLICE_X16Y752 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[411]_i_1}]
set_property LOC SLICE_X15Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[19]}]
set_property LOC SLICE_X16Y760 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[8]_i_2}]
set_property LOC SLICE_X14Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[27]_i_1}]
set_property LOC SLICE_X150Y788 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[31]}]
set_property LOC SLICE_X41Y750 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_out_reg[1]}]
set_property LOC SLICE_X164Y684 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[3]}]
set_property LOC SLICE_X150Y671 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0/data_out_reg[1]}]
set_property LOC SLICE_X15Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[77]_i_2}]
set_property LOC SLICE_X120Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[290]}]
set_property LOC SLICE_X150Y680 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[55]}]
set_property LOC SLICE_X31Y762 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_out_reg[9]}]
set_property LOC SLICE_X84Y788 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[163]}]
set_property LOC SLICE_X85Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[296]}]
set_property LOC SLICE_X168Y693 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_i_2}]
set_property LOC SLICE_X86Y828 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[30]}]
set_property LOC SLICE_X14Y808 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_177]
set_property LOC SLICE_X167Y743 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/sm_reset_rx_timer_clr_i_1]
set_property LOC SLICE_X14Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[354]_i_1}]
set_property LOC SLICE_X83Y791 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_out_reg[7]}]
set_property LOC SLICE_X10Y807 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[261]}]
set_property LOC SLICE_X49Y847 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[52]}]
set_property LOC SLICE_X12Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[150]_i_2}]
set_property LOC SLICE_X16Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[189]_i_2}]
set_property LOC SLICE_X151Y798 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[39]}]
set_property LOC SLICE_X15Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[382]}]
set_property LOC SLICE_X14Y719 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_233]
set_property LOC SLICE_X168Y723 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]}]
set_property LOC SLICE_X84Y681 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[11]}]
set_property LOC SLICE_X49Y818 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[9]}]
set_property LOC SLICE_X167Y688 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/i_in_sync3_reg]
set_property LOC SLICE_X12Y809 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[469]}]
set_property LOC SLICE_X50Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[181]}]
set_property LOC SLICE_X86Y681 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[18]}]
set_property LOC SLICE_X15Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[481]_i_2}]
set_property LOC SLICE_X16Y683 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_eop[1]_i_3}]
set_property LOC SLICE_X12Y803 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[140]}]
set_property LOC SLICE_X15Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[105]_i_1}]
set_property LOC SLICE_X49Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[0]}]
set_property LOC SLICE_X49Y833 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[29]}]
set_property LOC SLICE_X103Y753 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[61]}]
set_property LOC SLICE_X50Y756 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[46]}]
set_property LOC SLICE_X15Y686 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_88]
set_property LOC SLICE_X52Y743 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[39]}]
set_property LOC SLICE_X14Y734 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[219]_i_1}]
set_property LOC SLICE_X14Y752 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[29]_i_1}]
set_property LOC SLICE_X86Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[148]}]
set_property LOC SLICE_X13Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[33]_i_1}]
set_property LOC SLICE_X14Y744 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[419]_i_2}]
set_property LOC SLICE_X12Y737 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[201]}]
set_property LOC SLICE_X15Y761 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_7}]
set_property LOC SLICE_X9Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[281]_i_2}]
set_property LOC SLICE_X10Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[84]_i_1}]
set_property LOC SLICE_X41Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_out_reg[4]}]
set_property LOC SLICE_X166Y677 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[1]_i_1}]
set_property LOC SLICE_X152Y680 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0/data_out_reg[10]}]
set_property LOC SLICE_X166Y748 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[1]}]
set_property LOC SLICE_X11Y671 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[415]}]
set_property LOC SLICE_X15Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[96]_i_1}]
set_property LOC SLICE_X119Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[186]}]
set_property LOC SLICE_X152Y680 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[53]}]
set_property LOC SLICE_X12Y832 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[123]}]
set_property LOC SLICE_X83Y791 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[156]}]
set_property LOC SLICE_X86Y828 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[38]}]
set_property LOC SLICE_X125Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[42]}]
set_property LOC SLICE_X167Y752 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]}]
set_property LOC SLICE_X13Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[356]_i_2}]
set_property LOC SLICE_X85Y783 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_out_reg[4]}]
set_property LOC SLICE_X12Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[2]}]
set_property LOC SLICE_X10Y808 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[267]}]
set_property LOC SLICE_X10Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[151]_i_1}]
set_property LOC SLICE_X12Y841 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[73]}]
set_property LOC SLICE_X9Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[169]_i_1}]
set_property LOC SLICE_X117Y679 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d1_reg[7]}]
set_property LOC SLICE_X152Y793 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[37]}]
set_property LOC SLICE_X12Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_eop[2]_i_1}]
set_property LOC SLICE_X14Y694 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_282]
set_property LOC SLICE_X168Y774 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]}]
set_property LOC SLICE_X86Y681 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[14]}]
set_property LOC SLICE_X12Y816 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[470]}]
set_property LOC SLICE_X49Y831 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data1/data_out_reg[11]}]
set_property LOC SLICE_X21Y767 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[178]}]
set_property LOC SLICE_X84Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[19]}]
set_property LOC SLICE_X13Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[477]_i_2}]
set_property LOC SLICE_X16Y683 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_eop[1]_i_2}]
set_property LOC SLICE_X13Y737 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[104]_i_2}]
set_property LOC SLICE_X49Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[128]}]
set_property LOC SLICE_X49Y827 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[28]}]
set_property LOC SLICE_X126Y771 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[300]}]
set_property LOC SLICE_X11Y669 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_7]
set_property LOC SLICE_X51Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[3]}]
set_property LOC SLICE_X11Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[218]_i_2}]
set_property LOC SLICE_X15Y744 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[300]_i_2}]
set_property LOC SLICE_X83Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[149]}]
set_property LOC SLICE_X16Y734 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[336]_i_1}]
set_property LOC SLICE_X15Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[408]_i_1}]
set_property LOC SLICE_X168Y714 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]}]
set_property LOC SLICE_X11Y742 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[200]}]
set_property LOC SLICE_X16Y750 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[9]_i_1}]
set_property LOC SLICE_X10Y733 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[273]_i_2}]
set_property LOC SLICE_X153Y778 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[3]}]
set_property LOC SLICE_X50Y750 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_out_reg[5]}]
set_property LOC SLICE_X166Y677 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[0]_i_1}]
set_property LOC SLICE_X168Y731 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_sync1_reg}]
set_property LOC SLICE_X11Y668 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[416]}]
set_property LOC SLICE_X15Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[95]_i_2}]
set_property LOC SLICE_X119Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[292]}]
set_property LOC SLICE_X12Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[113]}]
set_property LOC SLICE_X104Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d2_reg[6]}]
set_property LOC SLICE_X86Y807 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[157]}]
set_property LOC SLICE_X86Y741 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[404]}]
set_property LOC SLICE_X138Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1/data_out_reg[12]}]
set_property LOC SLICE_X86Y822 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[51]}]
set_property LOC SLICE_X14Y808 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_179]
set_property LOC SLICE_X119Y801 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[429]}]
set_property LOC SLICE_X125Y774 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[15]}]
set_property LOC SLICE_X14Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[357]_i_1}]
set_property LOC SLICE_X86Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_out_reg[50]}]
set_property LOC SLICE_X168Y678 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync3_reg}]
set_property LOC SLICE_X11Y668 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[109]}]
set_property LOC SLICE_X10Y808 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[266]}]
set_property LOC SLICE_X51Y845 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[57]}]
set_property LOC SLICE_X10Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[169]_i_2}]
set_property LOC SLICE_X151Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1/data_out_reg[5]}]
set_property LOC SLICE_X152Y791 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[32]}]
set_property LOC SLICE_X12Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_ena_reg[2]}]
set_property LOC SLICE_X10Y811 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_eop[2]_i_6}]
set_property LOC SLICE_X168Y774 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]}]
set_property LOC SLICE_X86Y672 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[13]}]
set_property LOC SLICE_X12Y809 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[467]}]
set_property LOC SLICE_X49Y821 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[177]}]
set_property LOC SLICE_X50Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[11]}]
set_property LOC SLICE_X10Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[47]_i_1}]
set_property LOC SLICE_X10Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_eop[1]_i_1}]
set_property LOC SLICE_X51Y831 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[37]}]
set_property LOC SLICE_X12Y803 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[142]}]
set_property LOC SLICE_X12Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[135]_i_1}]
set_property LOC SLICE_X49Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[10]}]
set_property LOC SLICE_X49Y833 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[30]}]
set_property LOC SLICE_X98Y753 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[26]}]
set_property LOC SLICE_X51Y743 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[37]}]
set_property LOC SLICE_X15Y752 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[21]_i_1}]
set_property LOC SLICE_X14Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[299]_i_2}]
set_property LOC SLICE_X116Y693 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d1_reg[14]}]
set_property LOC SLICE_X85Y695 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[14]}]
set_property LOC SLICE_X15Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[337]_i_2}]
set_property LOC SLICE_X14Y743 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[392]_i_2}]
set_property LOC SLICE_X11Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[203]}]
set_property LOC SLICE_X9Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[280]_i_1}]
set_property LOC SLICE_X10Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[84]_i_2}]
set_property LOC SLICE_X25Y751 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_out_reg[3]}]
set_property LOC SLICE_X167Y686 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_clr_reg]
set_property LOC SLICE_X10Y797 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_566]
set_property LOC SLICE_X14Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[505]_i_2}]
set_property LOC SLICE_X117Y672 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[2]}]
set_property LOC SLICE_X12Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[115]}]
set_property LOC SLICE_X86Y791 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[154]}]
set_property LOC SLICE_X85Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[298]}]
set_property LOC SLICE_X167Y695 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]}]
set_property LOC SLICE_X86Y826 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[50]}]
set_property LOC SLICE_X13Y701 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/wr_ptr_reg[0]}]
set_property LOC SLICE_X14Y808 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_167]
set_property LOC SLICE_X16Y732 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[355]_i_2}]
set_property LOC SLICE_X85Y816 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_out_reg[39]}]
set_property LOC SLICE_X11Y668 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[107]}]
set_property LOC SLICE_X10Y808 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[268]}]
set_property LOC SLICE_X10Y818 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[8]}]
set_property LOC SLICE_X10Y731 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[16]_i_2}]
set_property LOC SLICE_X150Y692 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1/data_out_reg[7]}]
set_property LOC SLICE_X151Y798 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[34]}]
set_property LOC SLICE_X16Y667 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_eop[2]_i_3}]
set_property LOC SLICE_X14Y719 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_240]
set_property LOC SLICE_X10Y810 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_eop[2]_i_2}]
set_property LOC SLICE_X86Y685 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[16]}]
set_property LOC SLICE_X167Y684 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/i_in_out_reg]
set_property LOC SLICE_X12Y809 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[468]}]
set_property LOC SLICE_X51Y831 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data1/data_out_reg[0]}]
set_property LOC SLICE_X86Y681 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[17]}]
set_property LOC SLICE_X15Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[498]_i_2}]
set_property LOC SLICE_X16Y682 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_eop[1]_i_4}]
set_property LOC SLICE_X12Y789 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[161]}]
set_property LOC SLICE_X11Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[134]_i_2}]
set_property LOC SLICE_X84Y738 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_out_reg[55]}]
set_property LOC SLICE_X49Y827 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[2]}]
set_property LOC SLICE_X98Y753 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[20]}]
set_property LOC SLICE_X120Y777 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[301]}]
set_property LOC SLICE_X51Y739 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[38]}]
set_property LOC SLICE_X14Y734 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[219]_i_2}]
set_property LOC SLICE_X16Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[302]_i_1}]
set_property LOC SLICE_X118Y696 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d1_reg[15]}]
set_property LOC SLICE_X150Y684 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[59]}]
set_property LOC SLICE_X86Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[150]}]
set_property LOC SLICE_X12Y735 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[334]_i_2}]
set_property LOC SLICE_X12Y747 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[409]_i_1}]
set_property LOC SLICE_X12Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[202]}]
set_property LOC SLICE_X9Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[280]_i_2}]
set_property LOC SLICE_X12Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[85]_i_1}]
set_property LOC SLICE_X51Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d4_reg[1]}]
set_property LOC SLICE_X167Y686 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_clr_i_1]
set_property LOC SLICE_X167Y716 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr[1]_i_1}]
set_property LOC SLICE_X120Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[293]}]
set_property LOC SLICE_X152Y680 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[52]}]
set_property LOC SLICE_X12Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[117]}]
set_property LOC SLICE_X86Y791 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[155]}]
set_property LOC SLICE_X168Y744 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/sm_reset_rx_cdr_to_clr_i_3]
set_property LOC SLICE_X86Y788 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[35]}]
set_property LOC SLICE_X119Y800 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[428]}]
set_property LOC SLICE_X167Y752 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]}]
set_property LOC SLICE_X126Y770 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[22]}]
set_property LOC SLICE_X14Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[356]_i_1}]
set_property LOC SLICE_X166Y694 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync1_reg]
set_property LOC SLICE_X83Y828 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_out_reg[49]}]
set_property LOC SLICE_X11Y668 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[108]}]
set_property LOC SLICE_X10Y808 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[269]}]
set_property LOC SLICE_X9Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[170]_i_1}]
set_property LOC SLICE_X84Y787 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[16]}]
set_property LOC SLICE_X150Y692 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1/data_out_reg[6]}]
set_property LOC SLICE_X15Y667 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_eop[2]_i_2}]
set_property LOC SLICE_X166Y744 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]}]
set_property LOC SLICE_X167Y775 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg}]
set_property LOC SLICE_X86Y681 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[15]}]
set_property LOC SLICE_X10Y840 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[432]}]
set_property LOC SLICE_X86Y805 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data1/data_in_d1_reg[8]}]
set_property LOC SLICE_X12Y694 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/rot[1]_i_8}]
set_property LOC SLICE_X84Y681 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[15]}]
set_property LOC SLICE_X13Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[476]_i_2}]
set_property LOC SLICE_X15Y668 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty[4]_i_1}]
set_property LOC SLICE_X50Y833 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[40]}]
set_property LOC SLICE_X12Y789 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[160]}]
set_property LOC SLICE_X13Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[136]_i_1}]
set_property LOC SLICE_X49Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[13]}]
set_property LOC SLICE_X97Y753 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[24]}]
set_property LOC SLICE_X52Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[10]}]
set_property LOC SLICE_X123Y755 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[2]}]
set_property LOC SLICE_X41Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[59]}]
set_property LOC SLICE_X15Y733 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[220]_i_1}]
set_property LOC SLICE_X12Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[2]_i_1}]
set_property LOC SLICE_X116Y693 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d1_reg[13]}]
set_property LOC SLICE_X86Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[146]}]
set_property LOC SLICE_X10Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[333]_i_1}]
set_property LOC SLICE_X11Y747 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[393]_i_2}]
set_property LOC SLICE_X10Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[205]}]
set_property LOC SLICE_X16Y760 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[8]_i_1}]
set_property LOC SLICE_X14Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[283]_i_1}]
set_property LOC SLICE_X153Y784 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[42]}]
set_property LOC SLICE_X39Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_out_reg[7]}]
set_property LOC SLICE_X166Y686 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_reg]
set_property LOC SLICE_X167Y716 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_sat_i_1]
set_property LOC SLICE_X12Y671 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[419]}]
set_property LOC SLICE_X16Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[78]_i_2}]
set_property LOC SLICE_X120Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[295]}]
set_property LOC SLICE_X150Y680 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[54]}]
set_property LOC SLICE_X10Y819 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[12]}]
set_property LOC SLICE_X84Y798 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[159]}]
set_property LOC SLICE_X84Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[303]}]
set_property LOC SLICE_X86Y828 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[37]}]
set_property LOC SLICE_X168Y661 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]}]
set_property LOC SLICE_X15Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[361]_i_1}]
set_property LOC SLICE_X83Y828 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_out_reg[52]}]
set_property LOC SLICE_X168Y672 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_sync2_reg}]
set_property LOC SLICE_X12Y671 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[103]}]
set_property LOC SLICE_X10Y807 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[270]}]
set_property LOC SLICE_X49Y833 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[7]}]
set_property LOC SLICE_X12Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[0]_i_1}]
set_property LOC SLICE_X11Y801 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_eop[0]_i_2}]
set_property LOC SLICE_X10Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[170]_i_2}]
set_property LOC SLICE_X150Y685 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1/data_out_reg[15]}]
set_property LOC SLICE_X20Y714 [get_cells {qsfp1_cmac_inst/inst/master_watchdog_reg[0]}]
set_property LOC SLICE_X16Y667 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_eop[2]_i_5}]
set_property LOC SLICE_X14Y694 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_287]
set_property LOC SLICE_X167Y742 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt[1]_i_1}]
set_property LOC SLICE_X168Y774 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]}]
set_property LOC SLICE_X86Y680 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[18]}]
set_property LOC SLICE_X167Y688 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/i_in_sync2_reg]
set_property LOC SLICE_X10Y840 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[433]}]
set_property LOC SLICE_X86Y680 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[22]}]
set_property LOC SLICE_X13Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[474]_i_1}]
set_property LOC SLICE_X10Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_eop_reg[1]}]
set_property LOC SLICE_X12Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[135]_i_2}]
set_property LOC SLICE_X50Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[140]}]
set_property LOC SLICE_X104Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[25]}]
set_property LOC SLICE_X52Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[48]}]
set_property LOC SLICE_X51Y739 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[36]}]
set_property LOC SLICE_X15Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[21]_i_2}]
set_property LOC SLICE_X14Y748 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[297]_i_1}]
set_property LOC SLICE_X83Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[145]}]
set_property LOC SLICE_X10Y736 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[335]_i_2}]
set_property LOC SLICE_X11Y747 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[393]_i_1}]
set_property LOC SLICE_X9Y734 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[204]}]
set_property LOC SLICE_X16Y750 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[7]_i_1}]
set_property LOC SLICE_X14Y731 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[283]_i_2}]
set_property LOC SLICE_X13Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[85]_i_2}]
set_property LOC SLICE_X150Y802 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[43]}]
set_property LOC SLICE_X163Y684 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_i_3]
set_property LOC SLICE_X11Y800 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_570]
set_property LOC SLICE_X11Y669 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[420]}]
set_property LOC SLICE_X16Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[78]_i_1}]
set_property LOC SLICE_X120Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[294]}]
set_property LOC SLICE_X152Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[56]}]
set_property LOC SLICE_X10Y819 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[13]}]
set_property LOC SLICE_X86Y782 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[15]}]
set_property LOC SLICE_X86Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[304]}]
set_property LOC SLICE_X86Y790 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[36]}]
set_property LOC SLICE_X12Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[358]_i_1}]
set_property LOC SLICE_X83Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_out_reg[53]}]
set_property LOC SLICE_X11Y667 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[104]}]
set_property LOC SLICE_X10Y799 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty[7]_i_2}]
set_property LOC SLICE_X167Y745 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/i_in_out_reg]
set_property LOC SLICE_X13Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[0]_i_2}]
set_property LOC SLICE_X10Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[171]_i_1}]
set_property LOC SLICE_X152Y680 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1/data_out_reg[14]}]
set_property LOC SLICE_X16Y667 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_eop[2]_i_4}]
set_property LOC SLICE_X168Y723 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[3]_i_2}]
set_property LOC SLICE_X168Y774 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]}]
set_property LOC SLICE_X86Y680 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[17]}]
set_property LOC SLICE_X51Y817 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data0/data_out_reg[13]}]
set_property LOC SLICE_X49Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[13]}]
set_property LOC SLICE_X15Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[498]_i_1}]
set_property LOC SLICE_X14Y668 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty[4]_i_3}]
set_property LOC SLICE_X104Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[1]}]
set_property LOC SLICE_X97Y753 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[22]}]
set_property LOC SLICE_X54Y756 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[11]}]
set_property LOC SLICE_X124Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[29]}]
set_property LOC SLICE_X41Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[55]}]
set_property LOC SLICE_X15Y733 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[220]_i_2}]
set_property LOC SLICE_X15Y743 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[296]_i_2}]
set_property LOC SLICE_X150Y680 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[58]}]
set_property LOC SLICE_X85Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[147]}]
set_property LOC SLICE_X10Y734 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[332]_i_2}]
set_property LOC SLICE_X12Y742 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[394]_i_2}]
set_property LOC SLICE_X10Y736 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[207]}]
set_property LOC SLICE_X14Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[282]_i_1}]
set_property LOC SLICE_X158Y791 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[41]}]
set_property LOC SLICE_X164Y687 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_i_2]
set_property LOC SLICE_X168Y748 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]}]
set_property LOC SLICE_X11Y668 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[417]}]
set_property LOC SLICE_X13Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[506]_i_2}]
set_property LOC SLICE_X119Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[411]}]
set_property LOC SLICE_X10Y818 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[10]}]
set_property LOC SLICE_X86Y800 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[158]}]
set_property LOC SLICE_X84Y738 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[410]}]
set_property LOC SLICE_X126Y770 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1/data_out_reg[2]}]
set_property LOC SLICE_X84Y787 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[37]}]
set_property LOC SLICE_X168Y739 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/i_in_sync2_reg]
set_property LOC SLICE_X139Y763 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[18]}]
set_property LOC SLICE_X16Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[331]_i_1}]
set_property LOC SLICE_X86Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_out_reg[51]}]
set_property LOC SLICE_X12Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[29]}]
set_property LOC SLICE_X10Y807 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[271]}]
set_property LOC SLICE_X14Y704 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[100]_i_1}]
set_property LOC SLICE_X12Y799 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[55]}]
set_property LOC SLICE_X10Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[171]_i_2}]
set_property LOC SLICE_X150Y692 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1/data_out_reg[4]}]
set_property LOC SLICE_X20Y717 [get_cells {qsfp1_cmac_inst/inst/master_watchdog_reg[27]}]
set_property LOC SLICE_X157Y796 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[35]}]
set_property LOC SLICE_X12Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_eop_reg[2]}]
set_property LOC SLICE_X13Y718 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_244]
set_property LOC SLICE_X49Y738 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[15]}]
set_property LOC SLICE_X12Y808 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[431]}]
set_property LOC SLICE_X86Y802 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data1/data_in_d1_reg[9]}]
set_property LOC SLICE_X51Y826 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[176]}]
set_property LOC SLICE_X50Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[10]}]
set_property LOC SLICE_X13Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[472]_i_1}]
set_property LOC SLICE_X14Y668 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty[4]_i_2}]
set_property LOC SLICE_X86Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_out_reg[39]}]
set_property LOC SLICE_X104Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[23]}]
set_property LOC SLICE_X54Y758 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[45]}]
set_property LOC SLICE_X15Y685 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_99]
set_property LOC SLICE_X35Y751 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[58]}]
set_property LOC SLICE_X11Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[221]_i_2}]
set_property LOC SLICE_X14Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[298]_i_2}]
set_property LOC SLICE_X117Y689 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d1_reg[12]}]
set_property LOC SLICE_X85Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[151]}]
set_property LOC SLICE_X17Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[337]_i_1}]
set_property LOC SLICE_X12Y742 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[394]_i_1}]
set_property LOC SLICE_X167Y695 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__2}]
set_property LOC SLICE_X12Y735 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[206]}]
set_property LOC SLICE_X15Y748 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[6]_i_1}]
set_property LOC SLICE_X12Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[282]_i_2}]
set_property LOC SLICE_X11Y736 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[86]_i_1}]
set_property LOC SLICE_X37Y750 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_out_reg[6]}]
set_property LOC SLICE_X166Y686 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_i_1]
set_property LOC SLICE_X10Y801 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_575]
set_property LOC SLICE_X167Y743 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_ctr_reg[2]}]
set_property LOC SLICE_X12Y671 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[418]}]
set_property LOC SLICE_X15Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[95]_i_1}]
set_property LOC SLICE_X119Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[187]}]
set_property LOC SLICE_X104Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d2_reg[7]}]
set_property LOC SLICE_X50Y858 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[436]}]
set_property LOC SLICE_X86Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[300]}]
set_property LOC SLICE_X168Y744 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/FSM_sequential_sm_reset_rx[2]_i_5}]
set_property LOC SLICE_X86Y825 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[36]}]
set_property LOC SLICE_X168Y739 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/i_in_sync1_reg]
set_property LOC SLICE_X14Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[357]_i_2}]
set_property LOC SLICE_X83Y785 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_out_reg[5]}]
set_property LOC SLICE_X11Y668 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[106]}]
set_property LOC SLICE_X11Y807 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[272]}]
set_property LOC SLICE_X12Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[102]_i_2}]
set_property LOC SLICE_X14Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[199]_i_1}]
set_property LOC SLICE_X151Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1/data_out_reg[3]}]
set_property LOC SLICE_X151Y798 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[36]}]
set_property LOC SLICE_X16Y667 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_eop[2]_i_6}]
set_property LOC SLICE_X11Y804 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty_reg[9]}]
set_property LOC SLICE_X168Y774 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1}]
set_property LOC SLICE_X150Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[11]}]
set_property LOC SLICE_X86Y681 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[19]}]
set_property LOC SLICE_X10Y840 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[438]}]
set_property LOC SLICE_X49Y817 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data0/data_out_reg[6]}]
set_property LOC SLICE_X50Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[0]}]
set_property LOC SLICE_X16Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[473]_i_1}]
set_property LOC SLICE_X12Y734 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[242]}]
set_property LOC SLICE_X120Y738 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[10]}]
set_property LOC SLICE_X49Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[149]}]
set_property LOC SLICE_X49Y827 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[1]}]
set_property LOC SLICE_X101Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[7]}]
set_property LOC SLICE_X78Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[50]}]
set_property LOC SLICE_X49Y740 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[60]}]
set_property LOC SLICE_X10Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[222]_i_1}]
set_property LOC SLICE_X14Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[298]_i_1}]
set_property LOC SLICE_X83Y739 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d3_reg[11]}]
set_property LOC SLICE_X120Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[47]}]
set_property LOC SLICE_X84Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[168]}]
set_property LOC SLICE_X12Y735 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[334]_i_1}]
set_property LOC SLICE_X10Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[395]_i_2}]
set_property LOC SLICE_X167Y696 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]_i_1}]
set_property LOC SLICE_X15Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[209]}]
set_property LOC SLICE_X13Y747 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[26]}]
set_property LOC SLICE_X14Y731 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[285]_i_1}]
set_property LOC SLICE_X166Y687 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[8]_i_1}]
set_property LOC SLICE_X167Y749 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_sat_reg]
set_property LOC SLICE_X16Y684 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty[11]_i_1}]
set_property LOC SLICE_X14Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[7]_i_2}]
set_property LOC SLICE_X120Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[285]}]
set_property LOC SLICE_X86Y796 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[143]}]
set_property LOC SLICE_X86Y687 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[2]}]
set_property LOC SLICE_X167Y750 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/FSM_sequential_sm_reset_tx[2]_i_5}]
set_property LOC SLICE_X125Y774 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1/data_out_reg[1]}]
set_property LOC SLICE_X86Y827 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[46]}]
set_property LOC SLICE_X139Y764 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[21]}]
set_property LOC SLICE_X12Y734 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_369]
set_property LOC SLICE_X10Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[387]_i_1}]
set_property LOC SLICE_X49Y821 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[132]}]
set_property LOC SLICE_X10Y667 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[120]}]
set_property LOC SLICE_X10Y800 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty[4]_i_3}]
set_property LOC SLICE_X49Y845 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[38]}]
set_property LOC SLICE_X14Y704 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[100]_i_2}]
set_property LOC SLICE_X12Y837 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[93]}]
set_property LOC SLICE_X14Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[198]_i_2}]
set_property LOC SLICE_X152Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1/data_out_reg[12]}]
set_property LOC SLICE_X20Y714 [get_cells {qsfp1_cmac_inst/inst/master_watchdog_reg[0]_i_2}]
set_property LOC SLICE_X14Y703 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[351]}]
set_property LOC SLICE_X11Y671 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_28]
set_property LOC SLICE_X168Y723 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]_i_1}]
set_property LOC SLICE_X49Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[14]}]
set_property LOC SLICE_X13Y704 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[338]}]
set_property LOC SLICE_X51Y817 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[28]}]
set_property LOC SLICE_X10Y840 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[439]}]
set_property LOC SLICE_X49Y818 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data0/data_out_reg[11]}]
set_property LOC SLICE_X84Y681 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[7]}]
set_property LOC SLICE_X12Y809 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_85]
set_property LOC SLICE_X16Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[475]_i_1}]
set_property LOC SLICE_X12Y734 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[241]}]
set_property LOC SLICE_X51Y831 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[36]}]
set_property LOC SLICE_X120Y738 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[11]}]
set_property LOC SLICE_X50Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[139]}]
set_property LOC SLICE_X49Y827 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[13]}]
set_property LOC SLICE_X98Y753 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[63]}]
set_property LOC SLICE_X78Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[58]}]
set_property LOC SLICE_X139Y758 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[305]}]
set_property LOC SLICE_X49Y740 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[61]}]
set_property LOC SLICE_X11Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[221]_i_1}]
set_property LOC SLICE_X14Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[294]_i_1}]
set_property LOC SLICE_X86Y740 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d2_reg[14]}]
set_property LOC SLICE_X150Y684 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[61]}]
set_property LOC SLICE_X83Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[157]}]
set_property LOC SLICE_X12Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[330]_i_1}]
set_property LOC SLICE_X10Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[395]_i_1}]
set_property LOC SLICE_X167Y696 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt[1]_i_1}]
set_property LOC SLICE_X16Y735 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[208]}]
set_property LOC SLICE_X16Y749 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[25]}]
set_property LOC SLICE_X12Y731 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[285]_i_2}]
set_property LOC SLICE_X150Y788 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[30]}]
set_property LOC SLICE_X14Y611 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[43]}]
set_property LOC SLICE_X34Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_out_reg[12]}]
set_property LOC SLICE_X166Y687 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[7]_i_1}]
set_property LOC SLICE_X168Y748 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[6]}]
set_property LOC SLICE_X16Y684 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty[11]_i_2}]
set_property LOC SLICE_X14Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[7]_i_1}]
set_property LOC SLICE_X120Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[302]}]
set_property LOC SLICE_X83Y791 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[144]}]
set_property LOC SLICE_X84Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[305]}]
set_property LOC SLICE_X86Y826 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[25]}]
set_property LOC SLICE_X12Y677 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_368]
set_property LOC SLICE_X14Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[362]_i_2}]
set_property LOC SLICE_X49Y821 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[133]}]
set_property LOC SLICE_X11Y668 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[111]}]
set_property LOC SLICE_X10Y802 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty[7]_i_3}]
set_property LOC SLICE_X51Y847 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[39]}]
set_property LOC SLICE_X12Y704 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[101]_i_1}]
set_property LOC SLICE_X12Y841 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[84]}]
set_property LOC SLICE_X16Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[198]_i_1}]
set_property LOC SLICE_X116Y741 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_out_reg]
set_property LOC SLICE_X150Y693 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1/data_out_reg[1]}]
set_property LOC SLICE_X20Y715 [get_cells {qsfp1_cmac_inst/inst/master_watchdog_reg[10]}]
set_property LOC SLICE_X15Y718 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_256]
set_property LOC SLICE_X12Y808 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[412]}]
set_property LOC SLICE_X168Y744 [get_cells qsfp0_cmac_inst/inst/cmac_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg]
set_property LOC SLICE_X168Y723 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]_i_2}]
set_property LOC SLICE_X86Y673 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[1]}]
set_property LOC SLICE_X12Y833 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_487]
set_property LOC SLICE_X49Y814 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[5]}]
set_property LOC SLICE_X10Y840 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[436]}]
set_property LOC SLICE_X86Y790 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data0/data_in_d1_reg[14]}]
set_property LOC SLICE_X50Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[12]}]
set_property LOC SLICE_X59Y755 [get_cells {qsfp0_cmac_inst/inst/master_watchdog_reg[27]}]
set_property LOC SLICE_X15Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[471]_i_2}]
set_property LOC SLICE_X12Y734 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[244]}]
set_property LOC SLICE_X49Y833 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[38]}]
set_property LOC SLICE_X49Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[145]}]
set_property LOC SLICE_X49Y827 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[21]}]
set_property LOC SLICE_X55Y747 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[59]}]
set_property LOC SLICE_X11Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[223]_i_1}]
set_property LOC SLICE_X16Y744 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[293]_i_2}]
set_property LOC SLICE_X83Y739 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d3_reg[13]}]
set_property LOC SLICE_X86Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[275]}]
set_property LOC SLICE_X15Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[32]_i_2}]
set_property LOC SLICE_X11Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[396]_i_1}]
set_property LOC SLICE_X167Y696 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_i_1__2}]
set_property LOC SLICE_X10Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[212]}]
set_property LOC SLICE_X14Y749 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[27]}]
set_property LOC SLICE_X10Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[284]_i_1}]
set_property LOC SLICE_X37Y750 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_out_reg[13]}]
set_property LOC SLICE_X167Y686 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[6]_i_2}]
set_property LOC SLICE_X168Y731 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_meta_reg}]
set_property LOC SLICE_X16Y684 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty[10]_i_3}]
set_property LOC SLICE_X15Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[79]_i_2}]
set_property LOC SLICE_X120Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[280]}]
set_property LOC SLICE_X86Y784 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[16]}]
set_property LOC SLICE_X84Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[307]}]
set_property LOC SLICE_X133Y778 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1/data_out_reg[0]}]
set_property LOC SLICE_X86Y822 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[44]}]
set_property LOC SLICE_X11Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/wr_ptr[2]_i_5}]
set_property LOC SLICE_X136Y764 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[20]}]
set_property LOC SLICE_X12Y734 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_370]
set_property LOC SLICE_X12Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[358]_i_2}]
set_property LOC SLICE_X166Y694 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync3_reg]
set_property LOC SLICE_X49Y817 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[130]}]
set_property LOC SLICE_X10Y669 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[126]}]
set_property LOC SLICE_X10Y789 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[188]}]
set_property LOC SLICE_X168Y753 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_txresetdone_inst/i_in_sync3_reg}]
set_property LOC SLICE_X166Y740 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/i_in_meta_reg]
set_property LOC SLICE_X14Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[103]_i_1}]
set_property LOC SLICE_X12Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[91]}]
set_property LOC SLICE_X12Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[190]_i_2}]
set_property LOC SLICE_X138Y750 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg]
set_property LOC SLICE_X151Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1/data_out_reg[2]}]
set_property LOC SLICE_X20Y717 [get_cells {qsfp1_cmac_inst/inst/master_watchdog_reg[24]_i_1}]
set_property LOC SLICE_X14Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[359]}]
set_property LOC SLICE_X12Y809 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[409]}]
set_property LOC SLICE_X49Y737 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[17]}]
set_property LOC SLICE_X13Y704 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[340]}]
set_property LOC SLICE_X51Y817 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[22]}]
set_property LOC SLICE_X10Y840 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[437]}]
set_property LOC SLICE_X83Y684 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[9]}]
set_property LOC SLICE_X59Y755 [get_cells {qsfp0_cmac_inst/inst/master_watchdog_reg[26]}]
set_property LOC SLICE_X14Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[455]_i_1}]
set_property LOC SLICE_X12Y734 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[243]}]
set_property LOC SLICE_X119Y737 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[0]}]
set_property LOC SLICE_X50Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[148]}]
set_property LOC SLICE_X51Y831 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[20]}]
set_property LOC SLICE_X78Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[57]}]
set_property LOC SLICE_X130Y773 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[304]}]
set_property LOC SLICE_X12Y671 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_9]
set_property LOC SLICE_X51Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[5]}]
set_property LOC SLICE_X10Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[222]_i_2}]
set_property LOC SLICE_X15Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[295]_i_2}]
set_property LOC SLICE_X83Y739 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d3_reg[12]}]
set_property LOC SLICE_X84Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[166]}]
set_property LOC SLICE_X11Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[331]_i_2}]
set_property LOC SLICE_X10Y749 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[397]_i_1}]
set_property LOC SLICE_X168Y714 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]}]
set_property LOC SLICE_X16Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[20]}]
set_property LOC SLICE_X15Y748 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[14]}]
set_property LOC SLICE_X10Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[284]_i_2}]
set_property LOC SLICE_X150Y788 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[32]}]
set_property LOC SLICE_X33Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_out_reg[11]}]
set_property LOC SLICE_X166Y687 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[6]_i_1}]
set_property LOC SLICE_X11Y800 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_571]
set_property LOC SLICE_X167Y716 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr_reg[2]}]
set_property LOC SLICE_X15Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[79]_i_1}]
set_property LOC SLICE_X120Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[286]}]
set_property LOC SLICE_X83Y791 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[141]}]
set_property LOC SLICE_X86Y694 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[29]}]
set_property LOC SLICE_X136Y764 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1/data_out_reg[10]}]
set_property LOC SLICE_X86Y827 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[45]}]
set_property LOC SLICE_X13Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/wr_ptr_reg[1]}]
set_property LOC SLICE_X12Y806 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_176]
set_property LOC SLICE_X12Y671 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_37]
set_property LOC SLICE_X16Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[331]_i_2}]
set_property LOC SLICE_X51Y819 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[131]}]
set_property LOC SLICE_X168Y672 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_sync1_reg}]
set_property LOC SLICE_X10Y800 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty[7]_i_4}]
set_property LOC SLICE_X49Y847 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[42]}]
set_property LOC SLICE_X167Y751 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst/i_in_out_reg}]
set_property LOC SLICE_X13Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[101]_i_2}]
set_property LOC SLICE_X16Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[189]_i_1}]
set_property LOC SLICE_X138Y750 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync1_reg]
set_property LOC SLICE_X150Y685 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1/data_out_reg[13]}]
set_property LOC SLICE_X14Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[358]}]
set_property LOC SLICE_X14Y694 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_286]
set_property LOC SLICE_X12Y809 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[407]}]
set_property LOC SLICE_X20Y737 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[16]}]
set_property LOC SLICE_X13Y704 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[341]}]
set_property LOC SLICE_X86Y792 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[60]}]
set_property LOC SLICE_X10Y840 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[434]}]
set_property LOC SLICE_X49Y814 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data0/data_out_reg[0]}]
set_property LOC SLICE_X83Y673 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[6]}]
set_property LOC SLICE_X15Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[450]_i_2}]
set_property LOC SLICE_X12Y735 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[250]}]
set_property LOC SLICE_X50Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[143]}]
set_property LOC SLICE_X83Y798 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[24]}]
set_property LOC SLICE_X98Y753 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[32]}]
set_property LOC SLICE_X54Y758 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[13]}]
set_property LOC SLICE_X10Y719 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_62]
set_property LOC SLICE_X58Y751 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[57]}]
set_property LOC SLICE_X10Y730 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[224]_i_1}]
set_property LOC SLICE_X15Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[295]_i_1}]
set_property LOC SLICE_X86Y694 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[16]}]
set_property LOC SLICE_X11Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[331]_i_1}]
set_property LOC SLICE_X10Y749 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[397]_i_2}]
set_property LOC SLICE_X167Y696 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]}]
set_property LOC SLICE_X8Y733 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[211]}]
set_property LOC SLICE_X13Y747 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[22]}]
set_property LOC SLICE_X12Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[286]_i_2}]
set_property LOC SLICE_X12Y650 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[56]}]
set_property LOC SLICE_X167Y686 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[5]_i_1}]
set_property LOC SLICE_X152Y680 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0/data_out_reg[11]}]
set_property LOC SLICE_X168Y731 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_sync2_reg}]
set_property LOC SLICE_X16Y683 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty[9]_i_5}]
set_property LOC SLICE_X14Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[510]_i_1}]
set_property LOC SLICE_X120Y706 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[265]}]
set_property LOC SLICE_X83Y785 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[142]}]
set_property LOC SLICE_X83Y740 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[409]}]
set_property LOC SLICE_X86Y827 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[43]}]
set_property LOC SLICE_X133Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0/data_out_reg[11]}]
set_property LOC SLICE_X12Y678 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_365]
set_property LOC SLICE_X12Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[350]_i_1}]
set_property LOC SLICE_X51Y819 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[134]}]
set_property LOC SLICE_X12Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[12]}]
set_property LOC SLICE_X10Y798 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty[5]_i_2}]
set_property LOC SLICE_X51Y847 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[43]}]
set_property LOC SLICE_X14Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[102]_i_1}]
set_property LOC SLICE_X12Y793 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[43]}]
set_property LOC SLICE_X10Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[174]_i_1}]
set_property LOC SLICE_X168Y688 [get_cells qsfp1_cmac_inst/inst/cmac_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst_i_2]
set_property LOC SLICE_X151Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1/data_out_reg[0]}]
set_property LOC SLICE_X152Y798 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[0]}]
set_property LOC SLICE_X15Y702 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[344]}]
set_property LOC SLICE_X15Y718 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_255]
set_property LOC SLICE_X11Y804 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty[9]_i_2}]
set_property LOC SLICE_X37Y750 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[19]}]
set_property LOC SLICE_X49Y817 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[26]}]
set_property LOC SLICE_X167Y684 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/i_in_sync1_reg]
set_property LOC SLICE_X10Y840 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[435]}]
set_property LOC SLICE_X84Y787 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data0/data_in_d1_reg[9]}]
set_property LOC SLICE_X50Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[166]}]
set_property LOC SLICE_X83Y691 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[61]}]
set_property LOC SLICE_X59Y755 [get_cells {qsfp0_cmac_inst/inst/master_watchdog_reg[28]}]
set_property LOC SLICE_X14Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[455]_i_2}]
set_property LOC SLICE_X12Y735 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[249]}]
set_property LOC SLICE_X10Y800 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_559]
set_property LOC SLICE_X50Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[144]}]
set_property LOC SLICE_X86Y797 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[25]}]
set_property LOC SLICE_X54Y758 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[14]}]
set_property LOC SLICE_X131Y773 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[303]}]
set_property LOC SLICE_X49Y740 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[58]}]
set_property LOC SLICE_X10Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[223]_i_2}]
set_property LOC SLICE_X14Y744 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[291]_i_2}]
set_property LOC SLICE_X150Y692 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[29]}]
set_property LOC SLICE_X86Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[160]}]
set_property LOC SLICE_X11Y742 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[328]_i_1}]
set_property LOC SLICE_X10Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[396]_i_2}]
set_property LOC SLICE_X167Y695 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]}]
set_property LOC SLICE_X10Y729 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[210]}]
set_property LOC SLICE_X15Y750 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[13]}]
set_property LOC SLICE_X15Y731 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[287]_i_1}]
set_property LOC SLICE_X14Y655 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[40]}]
set_property LOC SLICE_X52Y743 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d4_reg[8]}]
set_property LOC SLICE_X166Y684 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[4]_i_1}]
set_property LOC SLICE_X16Y682 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty[9]_i_2}]
set_property LOC SLICE_X14Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[510]_i_2}]
set_property LOC SLICE_X119Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[282]}]
set_property LOC SLICE_X78Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d3_reg[1]}]
set_property LOC SLICE_X86Y796 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[146]}]
set_property LOC SLICE_X86Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[34]}]
set_property LOC SLICE_X86Y788 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[34]}]
set_property LOC SLICE_X14Y692 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/rot[1]_i_4}]
set_property LOC SLICE_X139Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0/data_out_reg[1]}]
set_property LOC SLICE_X10Y678 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_364]
set_property LOC SLICE_X15Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[351]_i_1}]
set_property LOC SLICE_X51Y819 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[135]}]
set_property LOC SLICE_X10Y669 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[127]}]
set_property LOC SLICE_X10Y799 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty[7]_i_5}]
set_property LOC SLICE_X49Y849 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[41]}]
set_property LOC SLICE_X14Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[103]_i_2}]
set_property LOC SLICE_X12Y833 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_eop[0]_i_1}]
set_property LOC SLICE_X12Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[161]_i_1}]
set_property LOC SLICE_X12Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/rd_ptr[0]_i_1__1}]
set_property LOC SLICE_X138Y750 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg]
set_property LOC SLICE_X20Y717 [get_cells {qsfp1_cmac_inst/inst/master_watchdog_reg[28]}]
set_property LOC SLICE_X152Y798 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[10]}]
set_property LOC SLICE_X12Y809 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[401]}]
set_property LOC SLICE_X166Y744 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]}]
set_property LOC SLICE_X51Y739 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[18]}]
set_property LOC SLICE_X51Y818 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[33]}]
set_property LOC SLICE_X167Y686 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/sm_reset_rx_cdr_to_clr_i_1]
set_property LOC SLICE_X10Y838 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[463]}]
set_property LOC SLICE_X84Y787 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data0/data_in_d1_reg[8]}]
set_property LOC SLICE_X84Y681 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[8]}]
set_property LOC SLICE_X14Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[454]_i_2}]
set_property LOC SLICE_X12Y679 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[231]}]
set_property LOC SLICE_X49Y831 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[12]}]
set_property LOC SLICE_X71Y753 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[19]}]
set_property LOC SLICE_X72Y753 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[5]}]
set_property LOC SLICE_X51Y743 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[55]}]
set_property LOC SLICE_X10Y742 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[225]_i_1}]
set_property LOC SLICE_X14Y744 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[291]_i_1}]
set_property LOC SLICE_X85Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[173]}]
set_property LOC SLICE_X15Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[327]_i_2}]
set_property LOC SLICE_X12Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[398]_i_2}]
set_property LOC SLICE_X167Y695 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt[3]_i_2}]
set_property LOC SLICE_X11Y736 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[214]}]
set_property LOC SLICE_X13Y748 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[24]}]
set_property LOC SLICE_X12Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[286]_i_1}]
set_property LOC SLICE_X10Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[270]_i_1}]
set_property LOC SLICE_X150Y802 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[34]}]
set_property LOC SLICE_X14Y608 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[44]}]
set_property LOC SLICE_X25Y751 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_out_reg[0]}]
set_property LOC SLICE_X166Y684 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[3]_i_1}]
set_property LOC SLICE_X168Y748 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[4]}]
set_property LOC SLICE_X16Y683 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty[8]_i_1}]
set_property LOC SLICE_X14Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[511]_i_2}]
set_property LOC SLICE_X119Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[281]}]
set_property LOC SLICE_X12Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[114]}]
set_property LOC SLICE_X83Y802 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[131]}]
set_property LOC SLICE_X86Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[306]}]
set_property LOC SLICE_X125Y771 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1/data_out_reg[11]}]
set_property LOC SLICE_X86Y826 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[41]}]
set_property LOC SLICE_X139Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0/data_out_reg[0]}]
set_property LOC SLICE_X166Y751 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]}]
set_property LOC SLICE_X12Y677 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_367]
set_property LOC SLICE_X15Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[353]_i_1}]
set_property LOC SLICE_X51Y826 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_in_d1_reg[17]}]
set_property LOC SLICE_X10Y669 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[125]}]
set_property LOC SLICE_X10Y799 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty[5]_i_4}]
set_property LOC SLICE_X51Y845 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[45]}]
set_property LOC SLICE_X14Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[104]_i_1}]
set_property LOC SLICE_X12Y793 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[46]}]
set_property LOC SLICE_X12Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[161]_i_2}]
set_property LOC SLICE_X168Y688 [get_cells qsfp1_cmac_inst/inst/cmac_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst_i_1]
set_property LOC SLICE_X150Y685 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1/data_out_reg[11]}]
set_property LOC SLICE_X120Y797 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[11]}]
set_property LOC SLICE_X13Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[356]}]
set_property LOC SLICE_X13Y718 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_251]
set_property LOC SLICE_X10Y803 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty[8]_i_3}]
set_property LOC SLICE_X168Y742 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_i_1__0}]
set_property LOC SLICE_X49Y738 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[20]}]
set_property LOC SLICE_X51Y818 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[30]}]
set_property LOC SLICE_X12Y816 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[464]}]
set_property LOC SLICE_X85Y701 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[63]}]
set_property LOC SLICE_X15Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[458]_i_2}]
set_property LOC SLICE_X12Y735 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[251]}]
set_property LOC SLICE_X51Y831 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[39]}]
set_property LOC SLICE_X83Y741 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_out_reg[49]}]
set_property LOC SLICE_X83Y798 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[23]}]
set_property LOC SLICE_X98Y753 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[62]}]
set_property LOC SLICE_X131Y774 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[302]}]
set_property LOC SLICE_X14Y684 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_89]
set_property LOC SLICE_X51Y743 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[56]}]
set_property LOC SLICE_X10Y730 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[224]_i_2}]
set_property LOC SLICE_X15Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[292]_i_2}]
set_property LOC SLICE_X86Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[159]}]
set_property LOC SLICE_X12Y737 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[329]_i_2}]
set_property LOC SLICE_X12Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[398]_i_1}]
set_property LOC SLICE_X167Y696 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]_i_2}]
set_property LOC SLICE_X15Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[213]}]
set_property LOC SLICE_X14Y749 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[23]}]
set_property LOC SLICE_X14Y732 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[287]_i_2}]
set_property LOC SLICE_X10Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[266]_i_1}]
set_property LOC SLICE_X16Y610 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[45]}]
set_property LOC SLICE_X29Y750 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_out_reg[10]}]
set_property LOC SLICE_X167Y686 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[2]_i_1}]
set_property LOC SLICE_X168Y749 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[2]}]
set_property LOC SLICE_X11Y669 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[385]}]
set_property LOC SLICE_X16Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[81]_i_2}]
set_property LOC SLICE_X119Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[299]}]
set_property LOC SLICE_X86Y796 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[145]}]
set_property LOC SLICE_X86Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[308]}]
set_property LOC SLICE_X118Y767 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync1_reg]
set_property LOC SLICE_X86Y827 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[42]}]
set_property LOC SLICE_X12Y805 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_156]
set_property LOC SLICE_X139Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0/data_out_reg[10]}]
set_property LOC SLICE_X12Y678 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_366]
set_property LOC SLICE_X16Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[353]_i_2}]
set_property LOC SLICE_X51Y826 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_in_d1_reg[18]}]
set_property LOC SLICE_X10Y669 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[124]}]
set_property LOC SLICE_X10Y799 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty_reg[5]}]
set_property LOC SLICE_X168Y745 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/i_in_meta_reg]
set_property LOC SLICE_X10Y732 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[104]_i_2}]
set_property LOC SLICE_X12Y793 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[42]}]
set_property LOC SLICE_X10Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[162]_i_1}]
set_property LOC SLICE_X167Y687 [get_cells qsfp1_cmac_inst/inst/cmac_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg]
set_property LOC SLICE_X150Y684 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data1/data_out_reg[10]}]
set_property LOC SLICE_X152Y798 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[16]}]
set_property LOC SLICE_X15Y702 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[345]}]
set_property LOC SLICE_X11Y804 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty[9]_i_1}]
set_property LOC SLICE_X150Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[0]}]
set_property LOC SLICE_X49Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[1]}]
set_property LOC SLICE_X49Y818 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[31]}]
set_property LOC SLICE_X10Y838 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[461]}]
set_property LOC SLICE_X51Y819 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[160]}]
set_property LOC SLICE_X51Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[17]}]
set_property LOC SLICE_X15Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[456]_i_1}]
set_property LOC SLICE_X12Y678 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[234]}]
set_property LOC SLICE_X12Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[106]_i_1}]
set_property LOC SLICE_X83Y740 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_out_reg[51]}]
set_property LOC SLICE_X50Y833 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[14]}]
set_property LOC SLICE_X76Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[32]}]
set_property LOC SLICE_X54Y758 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[12]}]
set_property LOC SLICE_X51Y743 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[53]}]
set_property LOC SLICE_X11Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[226]_i_1}]
set_property LOC SLICE_X15Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[292]_i_1}]
set_property LOC SLICE_X85Y701 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d1_reg[5]}]
set_property LOC SLICE_X150Y695 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[5]}]
set_property LOC SLICE_X84Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[176]}]
set_property LOC SLICE_X12Y737 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[329]_i_1}]
set_property LOC SLICE_X10Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[399]_i_2}]
set_property LOC SLICE_X15Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[216]}]
set_property LOC SLICE_X13Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[18]}]
set_property LOC SLICE_X12Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[288]_i_2}]
set_property LOC SLICE_X16Y610 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[46]}]
set_property LOC SLICE_X41Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_out_reg[14]}]
set_property LOC SLICE_X166Y684 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[3]}]
set_property LOC SLICE_X150Y671 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0/data_out_reg[4]}]
set_property LOC SLICE_X168Y748 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[3]}]
set_property LOC SLICE_X12Y665 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[411]}]
set_property LOC SLICE_X12Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[50]_i_2}]
set_property LOC SLICE_X120Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[284]}]
set_property LOC SLICE_X152Y680 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[61]}]
set_property LOC SLICE_X86Y791 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[168]}]
set_property LOC SLICE_X86Y790 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[38]}]
set_property LOC SLICE_X12Y678 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_361]
set_property LOC SLICE_X12Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[350]_i_2}]
set_property LOC SLICE_X50Y812 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[11]}]
set_property LOC SLICE_X10Y802 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty_reg[6]}]
set_property LOC SLICE_X49Y845 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[37]}]
set_property LOC SLICE_X167Y749 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/txuserrdy_out_i_1]
set_property LOC SLICE_X17Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[105]_i_1}]
set_property LOC SLICE_X12Y840 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[60]}]
set_property LOC SLICE_X11Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[173]_i_2}]
set_property LOC BUFG_GT_X1Y278 [get_cells qsfp1_cmac_inst/inst/cmac_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst]
set_property LOC SLICE_X19Y715 [get_cells qsfp1_cmac_inst/inst/master_watchdog_barking_i_4]
set_property LOC SLICE_X15Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[355]}]
set_property LOC SLICE_X15Y809 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[397]}]
set_property LOC SLICE_X168Y724 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]}]
set_property LOC SLICE_X51Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[21]}]
set_property LOC SLICE_X10Y838 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[462]}]
set_property LOC SLICE_X86Y788 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data0/data_in_d1_reg[5]}]
set_property LOC SLICE_X14Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[457]_i_1}]
set_property LOC SLICE_X12Y677 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[233]}]
set_property LOC GTYE4_COMMON_X1Y11 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[35].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST}]
set_property LOC SLICE_X83Y741 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_out_reg[50]}]
set_property LOC SLICE_X51Y831 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[26]}]
set_property LOC SLICE_X78Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[31]}]
set_property LOC SLICE_X127Y778 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[308]}]
set_property LOC SLICE_X51Y743 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[54]}]
set_property LOC SLICE_X10Y742 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[225]_i_2}]
set_property LOC SLICE_X14Y753 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[309]_i_1}]
set_property LOC SLICE_X117Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d1_reg[2]}]
set_property LOC SLICE_X150Y692 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[2]}]
set_property LOC SLICE_X86Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[162]}]
set_property LOC SLICE_X15Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[325]_i_2}]
set_property LOC SLICE_X10Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[399]_i_1}]
set_property LOC SLICE_X9Y733 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[215]}]
set_property LOC SLICE_X13Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[30]}]
set_property LOC SLICE_X12Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[289]_i_1}]
set_property LOC SLICE_X11Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[269]_i_2}]
set_property LOC SLICE_X152Y783 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[26]}]
set_property LOC SLICE_X13Y635 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[53]}]
set_property LOC SLICE_X167Y686 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[2]}]
set_property LOC SLICE_X152Y680 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0/data_out_reg[12]}]
set_property LOC SLICE_X12Y671 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[422]}]
set_property LOC SLICE_X14Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[80]_i_1}]
set_property LOC SLICE_X120Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[283]}]
set_property LOC SLICE_X150Y680 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[60]}]
set_property LOC SLICE_X84Y798 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[167]}]
set_property LOC SLICE_X85Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[315]}]
set_property LOC SLICE_X168Y744 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/i_in_sync2_reg]
set_property LOC SLICE_X86Y822 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[2]}]
set_property LOC SLICE_X12Y806 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_172]
set_property LOC SLICE_X12Y679 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_360]
set_property LOC SLICE_X15Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[351]_i_2}]
set_property LOC SLICE_X50Y813 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[128]}]
set_property LOC SLICE_X10Y669 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[116]}]
set_property LOC SLICE_X10Y806 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[256]}]
set_property LOC SLICE_X49Y849 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[53]}]
set_property LOC SLICE_X16Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[105]_i_2}]
set_property LOC SLICE_X12Y799 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[48]}]
set_property LOC SLICE_X10Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[162]_i_2}]
set_property LOC SLICE_X120Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d1_reg[13]}]
set_property LOC SLICE_X20Y717 [get_cells {qsfp1_cmac_inst/inst/master_watchdog_reg[24]}]
set_property LOC SLICE_X13Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[357]}]
set_property LOC SLICE_X14Y694 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_271]
set_property LOC SLICE_X124Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl0/data_out_reg[1]}]
set_property LOC SLICE_X150Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[10]}]
set_property LOC SLICE_X20Y739 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[24]}]
set_property LOC SLICE_X49Y814 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[21]}]
set_property LOC SLICE_X10Y838 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[459]}]
set_property LOC SLICE_X86Y680 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[21]}]
set_property LOC SLICE_X11Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[45]_i_1}]
set_property LOC SLICE_X10Y678 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[236]}]
set_property LOC SLICE_X49Y827 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[35]}]
set_property LOC SLICE_X12Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[106]_i_2}]
set_property LOC SLICE_X86Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_out_reg[4]}]
set_property LOC SLICE_X49Y827 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[16]}]
set_property LOC SLICE_X97Y753 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[30]}]
set_property LOC SLICE_X78Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[56]}]
set_property LOC SLICE_X51Y743 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[51]}]
set_property LOC SLICE_X14Y730 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[227]_i_1}]
set_property LOC SLICE_X16Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[276]_i_2}]
set_property LOC SLICE_X118Y696 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d1_reg[1]}]
set_property LOC SLICE_X86Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[171]}]
set_property LOC SLICE_X15Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[325]_i_1}]
set_property LOC SLICE_X14Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[39]_i_2}]
set_property LOC SLICE_X167Y695 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]}]
set_property LOC SLICE_X12Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[218]}]
set_property LOC SLICE_X16Y758 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[1]}]
set_property LOC SLICE_X12Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[288]_i_1}]
set_property LOC SLICE_X10Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[266]_i_2}]
set_property LOC SLICE_X150Y802 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[2]}]
set_property LOC SLICE_X14Y607 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[52]}]
set_property LOC SLICE_X51Y739 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d4_reg[9]}]
set_property LOC SLICE_X166Y677 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[1]}]
set_property LOC SLICE_X167Y716 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr_reg[1]}]
set_property LOC SLICE_X11Y671 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[413]}]
set_property LOC SLICE_X14Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[511]_i_1}]
set_property LOC SLICE_X119Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[260]}]
set_property LOC SLICE_X150Y670 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[5]}]
set_property LOC SLICE_X86Y800 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[166]}]
set_property LOC SLICE_X86Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[40]}]
set_property LOC SLICE_X168Y744 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/i_in_sync3_reg]
set_property LOC SLICE_X86Y827 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[27]}]
set_property LOC SLICE_X167Y752 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]}]
set_property LOC SLICE_X10Y678 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_363]
set_property LOC SLICE_X10Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[35]_i_1}]
set_property LOC SLICE_X150Y692 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[0]}]
set_property LOC SLICE_X84Y826 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_out_reg[52]}]
set_property LOC SLICE_X12Y669 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[115]}]
set_property LOC SLICE_X10Y802 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty[6]_i_1}]
set_property LOC SLICE_X168Y766 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst/i_in_sync1_reg}]
set_property LOC SLICE_X166Y740 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/i_in_sync3_reg]
set_property LOC SLICE_X15Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[106]_i_1}]
set_property LOC SLICE_X12Y840 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[59]}]
set_property LOC SLICE_X9Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[163]_i_1}]
set_property LOC SLICE_X14Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[371]}]
set_property LOC SLICE_X14Y695 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_261]
set_property LOC SLICE_X13Y817 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[418]}]
set_property LOC SLICE_X168Y724 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_i_1}]
set_property LOC SLICE_X150Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[16]}]
set_property LOC SLICE_X10Y838 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[460]}]
set_property LOC SLICE_X51Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[16]}]
set_property LOC SLICE_X14Y813 [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_cmac_cdc_sync_core_drp_reset_rx_clk/s_out_d3_reg]
set_property LOC SLICE_X14Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[457]_i_2}]
set_property LOC SLICE_X12Y678 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[235]}]
set_property LOC SLICE_X10Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[107]_i_2}]
set_property LOC SLICE_X49Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[146]}]
set_property LOC SLICE_X51Y831 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[15]}]
set_property LOC SLICE_X128Y771 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[307]}]
set_property LOC SLICE_X51Y743 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[52]}]
set_property LOC SLICE_X11Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[226]_i_2}]
set_property LOC SLICE_X16Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[276]_i_1}]
set_property LOC SLICE_X150Y684 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[63]}]
set_property LOC SLICE_X86Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[161]}]
set_property LOC SLICE_X14Y744 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[326]_i_2}]
set_property LOC SLICE_X13Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[39]_i_1}]
set_property LOC SLICE_X167Y696 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]}]
set_property LOC SLICE_X10Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[217]}]
set_property LOC SLICE_X16Y749 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[19]}]
set_property LOC SLICE_X10Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[274]_i_1}]
set_property LOC SLICE_X10Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[267]_i_2}]
set_property LOC SLICE_X14Y608 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[37]}]
set_property LOC SLICE_X166Y677 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[0]}]
set_property LOC SLICE_X10Y839 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_67]
set_property LOC SLICE_X11Y671 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[412]}]
set_property LOC SLICE_X12Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[50]_i_1}]
set_property LOC SLICE_X119Y693 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[184]}]
set_property LOC SLICE_X150Y680 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[59]}]
set_property LOC SLICE_X97Y753 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d2_reg[5]}]
set_property LOC SLICE_X85Y783 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[12]}]
set_property LOC SLICE_X83Y740 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[387]}]
set_property LOC SLICE_X86Y822 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[29]}]
set_property LOC SLICE_X12Y678 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_362]
set_property LOC SLICE_X15Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[334]_i_2}]
set_property LOC SLICE_X49Y807 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_in_d1_reg[0]}]
set_property LOC SLICE_X10Y669 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[112]}]
set_property LOC SLICE_X10Y806 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[257]}]
set_property LOC SLICE_X49Y845 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[35]}]
set_property LOC SLICE_X166Y740 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/i_in_sync2_reg]
set_property LOC SLICE_X14Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[106]_i_2}]
set_property LOC SLICE_X11Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[182]_i_2}]
set_property LOC SLICE_X15Y704 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[343]}]
set_property LOC SLICE_X122Y760 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl0/data_out_reg[20]}]
set_property LOC SLICE_X168Y723 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[1]_i_1}]
set_property LOC SLICE_X37Y750 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[22]}]
set_property LOC SLICE_X12Y809 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[466]}]
set_property LOC SLICE_X85Y701 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[60]}]
set_property LOC SLICE_X14Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[454]_i_1}]
set_property LOC SLICE_X12Y735 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[255]}]
set_property LOC SLICE_X12Y737 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[108]_i_1}]
set_property LOC SLICE_X86Y741 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_out_reg[49]}]
set_property LOC SLICE_X49Y831 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[23]}]
set_property LOC SLICE_X98Y753 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[29]}]
set_property LOC SLICE_X83Y753 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[53]}]
set_property LOC SLICE_X14Y684 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_85]
set_property LOC SLICE_X51Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[4]}]
set_property LOC SLICE_X14Y735 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[228]_i_1}]
set_property LOC SLICE_X15Y752 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[277]_i_2}]
set_property LOC SLICE_X86Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d2_reg[8]}]
set_property LOC SLICE_X86Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[163]}]
set_property LOC SLICE_X14Y744 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[326]_i_1}]
set_property LOC SLICE_X11Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[3]_i_2}]
set_property LOC SLICE_X168Y714 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_i_2}]
set_property LOC SLICE_X15Y752 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[21]}]
set_property LOC SLICE_X16Y749 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[29]}]
set_property LOC SLICE_X10Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[274]_i_2}]
set_property LOC SLICE_X12Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[26]_i_1}]
set_property LOC SLICE_X120Y785 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[28]}]
set_property LOC SLICE_X12Y650 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[48]}]
set_property LOC SLICE_X166Y687 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_4}]
set_property LOC SLICE_X10Y837 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_64]
set_property LOC SLICE_X16Y682 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty[10]_i_2}]
set_property LOC SLICE_X14Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[80]_i_2}]
set_property LOC SLICE_X120Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[264]}]
set_property LOC SLICE_X86Y782 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[13]}]
set_property LOC SLICE_X85Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[309]}]
set_property LOC SLICE_X86Y785 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[3]}]
set_property LOC SLICE_X12Y805 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_154]
set_property LOC SLICE_X119Y737 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d1_reg[1]}]
set_property LOC SLICE_X10Y679 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_358]
set_property LOC SLICE_X14Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[360]_i_1}]
set_property LOC SLICE_X168Y682 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_meta_reg]
set_property LOC SLICE_X83Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_out_reg[48]}]
set_property LOC SLICE_X12Y669 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[114]}]
set_property LOC SLICE_X10Y803 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_eop[1]_i_4}]
set_property LOC SLICE_X51Y845 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[36]}]
set_property LOC SLICE_X14Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[107]_i_1}]
set_property LOC SLICE_X117Y693 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[13]}]
set_property LOC SLICE_X12Y841 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[77]}]
set_property LOC SLICE_X9Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[18]_i_2}]
set_property LOC SLICE_X20Y715 [get_cells {qsfp1_cmac_inst/inst/master_watchdog_reg[11]}]
set_property LOC SLICE_X13Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[373]}]
set_property LOC SLICE_X166Y744 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]}]
set_property LOC SLICE_X39Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[25]}]
set_property LOC SLICE_X10Y838 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[458]}]
set_property LOC SLICE_X84Y681 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[11]}]
set_property LOC SLICE_X16Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[452]_i_2}]
set_property LOC SLICE_X12Y734 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[245]}]
set_property LOC SLICE_X50Y833 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[3]}]
set_property LOC SLICE_X168Y682 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[35].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/rst_in_meta_i_1__4}]
set_property LOC SLICE_X10Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[107]_i_1}]
set_property LOC SLICE_X49Y742 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_in_d1_reg[35]}]
set_property LOC SLICE_X49Y831 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[22]}]
set_property LOC SLICE_X100Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[2]}]
set_property LOC SLICE_X73Y753 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[55]}]
set_property LOC SLICE_X119Y789 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[309]}]
set_property LOC SLICE_X12Y663 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_576]
set_property LOC SLICE_X51Y743 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[50]}]
set_property LOC SLICE_X12Y730 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[227]_i_2}]
set_property LOC SLICE_X15Y752 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[277]_i_1}]
set_property LOC SLICE_X117Y689 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d1_reg[11]}]
set_property LOC SLICE_X84Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[170]}]
set_property LOC SLICE_X10Y737 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[345]_i_1}]
set_property LOC SLICE_X11Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[3]_i_1}]
set_property LOC SLICE_X14Y734 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[219]}]
set_property LOC SLICE_X13Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[28]}]
set_property LOC SLICE_X11Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[28]_i_2}]
set_property LOC SLICE_X11Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[268]_i_1}]
set_property LOC SLICE_X155Y786 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[29]}]
set_property LOC SLICE_X14Y635 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[50]}]
set_property LOC SLICE_X52Y737 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d4_reg[4]}]
set_property LOC SLICE_X166Y687 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_3}]
set_property LOC SLICE_X12Y665 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[409]}]
set_property LOC SLICE_X12Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[511]_i_3}]
set_property LOC SLICE_X119Y684 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[25]}]
set_property LOC SLICE_X83Y785 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[130]}]
set_property LOC SLICE_X86Y827 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[28]}]
set_property LOC SLICE_X13Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/wr_ptr_reg[2]}]
set_property LOC SLICE_X10Y679 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_357]
set_property LOC SLICE_X16Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[332]_i_1}]
set_property LOC SLICE_X51Y826 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_in_d1_reg[16]}]
set_property LOC SLICE_X12Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[6]}]
set_property LOC SLICE_X10Y808 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[258]}]
set_property LOC SLICE_X51Y847 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[48]}]
set_property LOC SLICE_X166Y740 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/i_in_sync1_reg]
set_property LOC SLICE_X14Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[107]_i_2}]
set_property LOC SLICE_X12Y838 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[67]}]
set_property LOC SLICE_X10Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[172]_i_1}]
set_property LOC SLICE_X13Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[372]}]
set_property LOC SLICE_X128Y761 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl0/data_out_reg[23]}]
set_property LOC SLICE_X39Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[23]}]
set_property LOC SLICE_X12Y808 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[430]}]
set_property LOC SLICE_X49Y817 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data0/data_out_reg[9]}]
set_property LOC SLICE_X83Y684 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[14]}]
set_property LOC SLICE_X14Y813 [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_cmac_cdc_sync_core_drp_reset_rx_clk/s_out_d4_reg]
set_property LOC SLICE_X14Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[453]_i_2}]
set_property LOC SLICE_X12Y677 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[232]}]
set_property LOC SLICE_X12Y803 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[146]}]
set_property LOC SLICE_X10Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[109]_i_1}]
set_property LOC SLICE_X86Y694 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_out_reg[3]}]
set_property LOC SLICE_X49Y831 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[25]}]
set_property LOC SLICE_X100Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[27]}]
set_property LOC SLICE_X54Y756 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[34]}]
set_property LOC SLICE_X10Y719 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_60]
set_property LOC SLICE_X52Y743 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[48]}]
set_property LOC SLICE_X16Y734 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[229]_i_1}]
set_property LOC SLICE_X16Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[278]_i_2}]
set_property LOC SLICE_X85Y731 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d2_reg[15]}]
set_property LOC SLICE_X120Y681 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[24]}]
set_property LOC SLICE_X84Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[172]}]
set_property LOC SLICE_X12Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[362]_i_2}]
set_property LOC SLICE_X16Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[400]_i_2}]
set_property LOC SLICE_X10Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[222]}]
set_property LOC SLICE_X15Y748 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[15]}]
set_property LOC SLICE_X12Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[289]_i_2}]
set_property LOC SLICE_X11Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[267]_i_1}]
set_property LOC SLICE_X14Y635 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[51]}]
set_property LOC SLICE_X51Y739 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d4_reg[6]}]
set_property LOC SLICE_X166Y687 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_2}]
set_property LOC SLICE_X12Y665 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[410]}]
set_property LOC SLICE_X14Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[511]_i_4}]
set_property LOC SLICE_X119Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[262]}]
set_property LOC SLICE_X86Y796 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[140]}]
set_property LOC SLICE_X85Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[36]}]
set_property LOC SLICE_X86Y827 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[47]}]
set_property LOC SLICE_X11Y669 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_36]
set_property LOC SLICE_X17Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[352]_i_1}]
set_property LOC SLICE_X49Y817 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[129]}]
set_property LOC SLICE_X11Y668 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[110]}]
set_property LOC SLICE_X10Y808 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[259]}]
set_property LOC SLICE_X51Y833 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[3]}]
set_property LOC SLICE_X166Y741 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/i_in_out_reg]
set_property LOC SLICE_X15Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[108]_i_1}]
set_property LOC SLICE_X12Y841 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[75]}]
set_property LOC SLICE_X10Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[172]_i_2}]
set_property LOC SLICE_X20Y717 [get_cells {qsfp1_cmac_inst/inst/master_watchdog_reg[25]}]
set_property LOC SLICE_X13Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[375]}]
set_property LOC SLICE_X49Y740 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[27]}]
set_property LOC SLICE_X10Y806 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[510]}]
set_property LOC SLICE_X86Y788 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data0/data_in_d1_reg[4]}]
set_property LOC SLICE_X50Y671 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[12]}]
set_property LOC SLICE_X16Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[459]_i_1}]
set_property LOC SLICE_X12Y734 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[246]}]
set_property LOC SLICE_X12Y737 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[108]_i_2}]
set_property LOC SLICE_X49Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[142]}]
set_property LOC SLICE_X51Y833 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[24]}]
set_property LOC SLICE_X97Y753 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[28]}]
set_property LOC SLICE_X76Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[52]}]
set_property LOC SLICE_X128Y771 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[306]}]
set_property LOC SLICE_X11Y670 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_6]
set_property LOC SLICE_X51Y743 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[49]}]
set_property LOC SLICE_X14Y735 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[228]_i_2}]
set_property LOC SLICE_X16Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[278]_i_1}]
set_property LOC SLICE_X20Y741 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_out_reg[9]}]
set_property LOC SLICE_X86Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d2_reg[9]}]
set_property LOC SLICE_X150Y684 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[25]}]
set_property LOC SLICE_X85Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[158]}]
set_property LOC SLICE_X12Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[362]_i_1}]
set_property LOC SLICE_X15Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[400]_i_1}]
set_property LOC SLICE_X15Y733 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[220]}]
set_property LOC SLICE_X15Y748 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[2]}]
set_property LOC SLICE_X11Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[28]_i_1}]
set_property LOC SLICE_X11Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[269]_i_1}]
set_property LOC SLICE_X150Y802 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[27]}]
set_property LOC SLICE_X16Y610 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[47]}]
set_property LOC SLICE_X52Y743 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d4_reg[7]}]
set_property LOC SLICE_X166Y687 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1}]
set_property LOC SLICE_X150Y671 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0/data_out_reg[5]}]
set_property LOC SLICE_X10Y807 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_6]
set_property LOC SLICE_X168Y731 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_sync3_reg}]
set_property LOC SLICE_X15Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[81]_i_1}]
set_property LOC SLICE_X120Y700 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[263]}]
set_property LOC SLICE_X86Y791 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[169]}]
set_property LOC SLICE_X86Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[35]}]
set_property LOC SLICE_X86Y825 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[48]}]
set_property LOC SLICE_X12Y805 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_159]
set_property LOC SLICE_X167Y691 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/FSM_sequential_sm_reset_tx[2]_i_5}]
set_property LOC SLICE_X129Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[17]}]
set_property LOC SLICE_X12Y679 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_359]
set_property LOC SLICE_X15Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[330]_i_1}]
set_property LOC SLICE_X49Y807 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[12]}]
set_property LOC SLICE_X12Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[70]}]
set_property LOC SLICE_X10Y807 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[260]}]
set_property LOC SLICE_X49Y849 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[40]}]
set_property LOC SLICE_X16Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[113]_i_1}]
set_property LOC SLICE_X117Y693 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[12]}]
set_property LOC SLICE_X11Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[173]_i_1}]
set_property LOC SLICE_X19Y715 [get_cells qsfp1_cmac_inst/inst/master_watchdog_barking_i_6]
set_property LOC SLICE_X13Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[374]}]
set_property LOC SLICE_X14Y693 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_275]
set_property LOC SLICE_X12Y809 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[400]}]
set_property LOC SLICE_X124Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl0/data_out_reg[2]}]
set_property LOC SLICE_X168Y723 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1}]
set_property LOC SLICE_X49Y740 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[26]}]
set_property LOC SLICE_X10Y839 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[454]}]
set_property LOC SLICE_X50Y826 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[174]}]
set_property LOC SLICE_X83Y702 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[62]}]
set_property LOC SLICE_X16Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[459]_i_2}]
set_property LOC SLICE_X12Y687 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[188]}]
set_property LOC SLICE_X11Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[109]_i_2}]
set_property LOC SLICE_X120Y733 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[45]}]
set_property LOC SLICE_X86Y741 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_out_reg[52]}]
set_property LOC SLICE_X83Y798 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[33]}]
set_property LOC SLICE_X100Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[37]}]
set_property LOC SLICE_X78Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[61]}]
set_property LOC SLICE_X10Y719 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_65]
set_property LOC SLICE_X25Y751 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[17]}]
set_property LOC SLICE_X16Y752 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[22]_i_1}]
set_property LOC SLICE_X16Y752 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[27]_i_2}]
set_property LOC SLICE_X118Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d1_reg[4]}]
set_property LOC SLICE_X85Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[294]}]
set_property LOC SLICE_X11Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[363]_i_2}]
set_property LOC SLICE_X16Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[401]_i_2}]
set_property LOC SLICE_X12Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[2]}]
set_property LOC SLICE_X10Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[290]_i_2}]
set_property LOC SLICE_X11Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[268]_i_2}]
set_property LOC SLICE_X155Y786 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[12]}]
set_property LOC SLICE_X16Y610 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[35]}]
set_property LOC SLICE_X36Y750 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_out_reg[8]}]
set_property LOC SLICE_X166Y686 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_sat_reg]
set_property LOC SLICE_X152Y680 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0/data_out_reg[14]}]
set_property LOC SLICE_X14Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[98]_i_2}]
set_property LOC SLICE_X119Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[259]}]
set_property LOC SLICE_X36Y761 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_out_reg[4]}]
set_property LOC SLICE_X51Y857 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[428]}]
set_property LOC SLICE_X85Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[314]}]
set_property LOC SLICE_X168Y694 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]}]
set_property LOC SLICE_X86Y827 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[39]}]
set_property LOC SLICE_X136Y763 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0/data_out_reg[7]}]
set_property LOC SLICE_X12Y735 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_383]
set_property LOC SLICE_X16Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[333]_i_2}]
set_property LOC SLICE_X50Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[150]}]
set_property LOC SLICE_X10Y667 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[121]}]
set_property LOC SLICE_X10Y819 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[250]}]
set_property LOC SLICE_X16Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[113]_i_2}]
set_property LOC SLICE_X12Y839 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[68]}]
set_property LOC SLICE_X10Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[174]_i_2}]
set_property LOC SLICE_X86Y788 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[13]}]
set_property LOC SLICE_X117Y679 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d1_reg[2]}]
set_property LOC SLICE_X19Y716 [get_cells qsfp1_cmac_inst/inst/master_watchdog_barking_i_5]
set_property LOC SLICE_X120Y797 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[33]}]
set_property LOC SLICE_X10Y804 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty[11]_i_2}]
set_property LOC SLICE_X168Y744 [get_cells qsfp0_cmac_inst/inst/cmac_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg]
set_property LOC SLICE_X20Y741 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[29]}]
set_property LOC SLICE_X51Y817 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[27]}]
set_property LOC SLICE_X167Y691 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/i_in_sync3_reg]
set_property LOC SLICE_X10Y839 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[455]}]
set_property LOC SLICE_X84Y787 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data0/data_in_d1_reg[0]}]
set_property LOC SLICE_X86Y680 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[9]}]
set_property LOC SLICE_X16Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[489]_i_2}]
set_property LOC SLICE_X12Y687 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[204]}]
set_property LOC SLICE_X10Y737 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[110]_i_2}]
set_property LOC SLICE_X119Y737 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[9]}]
set_property LOC SLICE_X83Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_out_reg[7]}]
set_property LOC SLICE_X104Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[38]}]
set_property LOC SLICE_X50Y756 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[15]}]
set_property LOC SLICE_X119Y789 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[312]}]
set_property LOC SLICE_X25Y751 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[18]}]
set_property LOC SLICE_X15Y735 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[229]_i_2}]
set_property LOC SLICE_X15Y755 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[279]_i_1}]
set_property LOC SLICE_X85Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[276]}]
set_property LOC SLICE_X11Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[363]_i_1}]
set_property LOC SLICE_X16Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[401]_i_1}]
set_property LOC SLICE_X11Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[221]}]
set_property LOC SLICE_X10Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[291]_i_1}]
set_property LOC SLICE_X12Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[26]_i_2}]
set_property LOC SLICE_X14Y635 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[49]}]
set_property LOC SLICE_X25Y751 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_out_reg[9]}]
set_property LOC SLICE_X166Y686 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_sat_i_1]
set_property LOC SLICE_X167Y743 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_ctr_reg[1]}]
set_property LOC SLICE_X12Y665 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[429]}]
set_property LOC SLICE_X13Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[506]_i_1}]
set_property LOC SLICE_X120Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[261]}]
set_property LOC SLICE_X73Y753 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d3_reg[0]}]
set_property LOC SLICE_X84Y798 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[183]}]
set_property LOC SLICE_X120Y797 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3/data_out_reg[15]}]
set_property LOC SLICE_X86Y822 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[3]}]
set_property LOC SLICE_X122Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[49]}]
set_property LOC SLICE_X139Y764 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0/data_out_reg[8]}]
set_property LOC SLICE_X167Y690 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/sm_reset_tx_timer_clr_i_1]
set_property LOC SLICE_X12Y735 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_382]
set_property LOC SLICE_X16Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[333]_i_1}]
set_property LOC SLICE_X50Y826 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[152]}]
set_property LOC SLICE_X10Y803 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_eop[1]_i_5}]
set_property LOC SLICE_X15Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[114]_i_1}]
set_property LOC SLICE_X12Y793 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[33]}]
set_property LOC SLICE_X10Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[175]_i_1}]
set_property LOC SLICE_X13Y696 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/axis_tkeep[63]_i_13}]
set_property LOC SLICE_X120Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d1_reg[12]}]
set_property LOC SLICE_X20Y715 [get_cells {qsfp1_cmac_inst/inst/master_watchdog_reg[12]}]
set_property LOC SLICE_X15Y719 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_249]
set_property LOC SLICE_X130Y768 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl0/data_out_reg[19]}]
set_property LOC SLICE_X168Y724 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]}]
set_property LOC SLICE_X29Y750 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[28]}]
set_property LOC SLICE_X167Y691 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/i_in_sync1_reg]
set_property LOC SLICE_X10Y839 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[452]}]
set_property LOC SLICE_X86Y785 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data0/data_in_d1_reg[3]}]
set_property LOC SLICE_X50Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[190]}]
set_property LOC SLICE_X14Y693 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/axis_tkeep[15]_i_1}]
set_property LOC SLICE_X83Y684 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[10]}]
set_property LOC SLICE_X10Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[44]_i_2}]
set_property LOC SLICE_X10Y684 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[210]}]
set_property LOC SLICE_X12Y814 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[152]}]
set_property LOC SLICE_X12Y744 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[10]_i_2}]
set_property LOC SLICE_X83Y741 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_out_reg[48]}]
set_property LOC SLICE_X86Y802 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[31]}]
set_property LOC SLICE_X103Y753 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[35]}]
set_property LOC SLICE_X36Y750 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[14]}]
set_property LOC SLICE_X15Y733 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[230]_i_1}]
set_property LOC SLICE_X16Y752 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[27]_i_1}]
set_property LOC SLICE_X86Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d2_reg[2]}]
set_property LOC SLICE_X152Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[39]}]
set_property LOC SLICE_X49Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[8]}]
set_property LOC SLICE_X14Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[364]_i_2}]
set_property LOC SLICE_X16Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[402]_i_2}]
set_property LOC SLICE_X14Y752 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[29]}]
set_property LOC SLICE_X16Y749 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[31]}]
set_property LOC SLICE_X10Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[292]_i_1}]
set_property LOC SLICE_X10Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[265]_i_2}]
set_property LOC SLICE_X155Y786 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[13]}]
set_property LOC SLICE_X14Y607 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[4]}]
set_property LOC SLICE_X52Y737 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d4_reg[5]}]
set_property LOC SLICE_X166Y687 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[9]}]
set_property LOC SLICE_X152Y680 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0/data_out_reg[13]}]
set_property LOC SLICE_X10Y838 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_60]
set_property LOC SLICE_X167Y743 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_ctr0]
set_property LOC SLICE_X12Y665 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[408]}]
set_property LOC SLICE_X10Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[505]_i_3}]
set_property LOC SLICE_X119Y678 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[29]}]
set_property LOC SLICE_X85Y783 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[153]}]
set_property LOC SLICE_X152Y798 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3/data_out_reg[4]}]
set_property LOC SLICE_X86Y826 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[1]}]
set_property LOC SLICE_X122Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[46]}]
set_property LOC SLICE_X139Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0/data_out_reg[4]}]
set_property LOC SLICE_X167Y692 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/gttxreset_out_i_1]
set_property LOC SLICE_X12Y720 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_385]
set_property LOC SLICE_X16Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[342]_i_2}]
set_property LOC SLICE_X50Y813 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[14]}]
set_property LOC SLICE_X11Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[45]}]
set_property LOC SLICE_X10Y791 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[187]}]
set_property LOC SLICE_X15Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[114]_i_2}]
set_property LOC SLICE_X12Y833 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_eop_reg[0]}]
set_property LOC SLICE_X9Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[153]_i_1}]
set_property LOC SLICE_X20Y717 [get_cells {qsfp1_cmac_inst/inst/master_watchdog_reg[26]}]
set_property LOC SLICE_X13Y717 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_238]
set_property LOC SLICE_X13Y817 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[420]}]
set_property LOC SLICE_X168Y746 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_i_2}]
set_property LOC SLICE_X49Y740 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[30]}]
set_property LOC SLICE_X51Y818 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[24]}]
set_property LOC SLICE_X10Y839 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[453]}]
set_property LOC SLICE_X50Y826 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[165]}]
set_property LOC SLICE_X14Y695 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/axis_tkeep[31]_i_1}]
set_property LOC SLICE_X86Y672 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[0]}]
set_property LOC SLICE_X15Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[458]_i_1}]
set_property LOC SLICE_X12Y688 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[191]}]
set_property LOC SLICE_X12Y743 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[10]_i_1}]
set_property LOC SLICE_X120Y733 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[44]}]
set_property LOC SLICE_X49Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[131]}]
set_property LOC SLICE_X86Y797 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[32]}]
set_property LOC SLICE_X98Y753 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[36]}]
set_property LOC SLICE_X128Y771 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[311]}]
set_property LOC SLICE_X10Y723 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_72]
set_property LOC SLICE_X25Y751 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[16]}]
set_property LOC SLICE_X16Y752 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[22]_i_2}]
set_property LOC SLICE_X15Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[279]_i_2}]
set_property LOC SLICE_X86Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[140]}]
set_property LOC SLICE_X13Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[364]_i_1}]
set_property LOC SLICE_X16Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[402]_i_1}]
set_property LOC SLICE_X9Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[290]_i_1}]
set_property LOC SLICE_X156Y779 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[14]}]
set_property LOC SLICE_X14Y611 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[39]}]
set_property LOC SLICE_X166Y687 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[8]}]
set_property LOC SLICE_X150Y671 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0/data_out_reg[2]}]
set_property LOC SLICE_X12Y665 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[428]}]
set_property LOC SLICE_X120Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[298]}]
set_property LOC SLICE_X86Y796 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[182]}]
set_property LOC SLICE_X168Y744 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/i_in_out_reg]
set_property LOC SLICE_X157Y796 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3/data_out_reg[5]}]
set_property LOC SLICE_X167Y694 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg}]
set_property LOC SLICE_X86Y825 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[20]}]
set_property LOC SLICE_X139Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0/data_out_reg[6]}]
set_property LOC SLICE_X167Y690 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/sm_reset_tx_timer_clr_i_2]
set_property LOC SLICE_X12Y735 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_384]
set_property LOC SLICE_X15Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[334]_i_1}]
set_property LOC SLICE_X86Y784 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_out_reg[3]}]
set_property LOC SLICE_X11Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[44]}]
set_property LOC SLICE_X10Y803 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_eop[1]_i_6}]
set_property LOC SLICE_X16Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[115]_i_1}]
set_property LOC SLICE_X12Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[190]_i_1}]
set_property LOC SLICE_X138Y750 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_meta_reg]
set_property LOC SLICE_X19Y715 [get_cells qsfp1_cmac_inst/inst/master_watchdog_barking_i_3]
set_property LOC SLICE_X14Y719 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_234]
set_property LOC SLICE_X126Y779 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl0/data_out_reg[38]}]
set_property LOC SLICE_X168Y745 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_i_7}]
set_property LOC SLICE_X49Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[2]}]
set_property LOC SLICE_X49Y820 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[29]}]
set_property LOC SLICE_X10Y839 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[450]}]
set_property LOC SLICE_X86Y672 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[6]}]
set_property LOC SLICE_X16Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[470]_i_2}]
set_property LOC SLICE_X12Y689 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[184]}]
set_property LOC SLICE_X12Y803 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[150]}]
set_property LOC SLICE_X10Y743 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[111]_i_1}]
set_property LOC SLICE_X119Y737 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[29]}]
set_property LOC SLICE_X49Y742 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_in_d1_reg[36]}]
set_property LOC SLICE_X86Y802 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[36]}]
set_property LOC SLICE_X53Y759 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[54]}]
set_property LOC SLICE_X29Y750 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[15]}]
set_property LOC SLICE_X15Y734 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[231]_i_1}]
set_property LOC SLICE_X16Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[280]_i_2}]
set_property LOC SLICE_X86Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[180]}]
set_property LOC SLICE_X10Y737 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[366]_i_2}]
set_property LOC SLICE_X16Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[403]_i_2}]
set_property LOC SLICE_X16Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[280]}]
set_property LOC SLICE_X10Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[292]_i_2}]
set_property LOC SLICE_X150Y788 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[23]}]
set_property LOC SLICE_X14Y608 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[42]}]
set_property LOC SLICE_X166Y687 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[7]}]
set_property LOC SLICE_X167Y749 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_sat_i_1]
set_property LOC SLICE_X15Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[97]_i_1}]
set_property LOC SLICE_X120Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[297]}]
set_property LOC SLICE_X73Y753 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d3_reg[11]}]
set_property LOC SLICE_X86Y796 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[186]}]
set_property LOC SLICE_X86Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[312]}]
set_property LOC SLICE_X86Y827 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[52]}]
set_property LOC SLICE_X14Y808 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_165]
set_property LOC SLICE_X122Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[47]}]
set_property LOC SLICE_X139Y764 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[25]}]
set_property LOC SLICE_X12Y671 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_38]
set_property LOC SLICE_X12Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[359]_i_2}]
set_property LOC SLICE_X166Y690 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync2_reg]
set_property LOC SLICE_X83Y828 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_out_reg[49]}]
set_property LOC SLICE_X12Y701 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[46]}]
set_property LOC SLICE_X10Y819 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[252]}]
set_property LOC SLICE_X51Y845 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[34]}]
set_property LOC SLICE_X167Y746 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/i_in_sync2_reg]
set_property LOC SLICE_X16Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[115]_i_2}]
set_property LOC SLICE_X140Y750 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_i_1]
set_property LOC SLICE_X120Y671 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d1_reg[1]}]
set_property LOC SLICE_X152Y793 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[29]}]
set_property LOC SLICE_X14Y694 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_267]
set_property LOC SLICE_X10Y807 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[390]}]
set_property LOC SLICE_X166Y744 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]}]
set_property LOC SLICE_X29Y750 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[31]}]
set_property LOC SLICE_X10Y839 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[451]}]
set_property LOC SLICE_X50Y812 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[18]}]
set_property LOC SLICE_X86Y696 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[63]}]
set_property LOC SLICE_X15Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[471]_i_1}]
set_property LOC SLICE_X12Y669 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[214]}]
set_property LOC SLICE_X10Y735 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[110]_i_1}]
set_property LOC SLICE_X104Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[12]}]
set_property LOC SLICE_X84Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_out_reg[16]}]
set_property LOC SLICE_X86Y805 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[37]}]
set_property LOC SLICE_X119Y789 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[310]}]
set_property LOC SLICE_X10Y720 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_77]
set_property LOC SLICE_X34Y750 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[13]}]
set_property LOC SLICE_X15Y733 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[230]_i_2}]
set_property LOC SLICE_X16Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[280]_i_1}]
set_property LOC SLICE_X117Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d1_reg[3]}]
set_property LOC SLICE_X86Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[181]}]
set_property LOC SLICE_X10Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[365]_i_1}]
set_property LOC SLICE_X15Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[403]_i_1}]
set_property LOC SLICE_X16Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[24]}]
set_property LOC SLICE_X10Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[293]_i_1}]
set_property LOC SLICE_X150Y788 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[38]}]
set_property LOC SLICE_X14Y608 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[38]}]
set_property LOC SLICE_X166Y687 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[6]}]
set_property LOC SLICE_X11Y669 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[407]}]
set_property LOC SLICE_X14Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[98]_i_1}]
set_property LOC SLICE_X120Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[308]}]
set_property LOC SLICE_X78Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d3_reg[10]}]
set_property LOC SLICE_X84Y798 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[187]}]
set_property LOC SLICE_X83Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[30]}]
set_property LOC SLICE_X84Y738 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[424]}]
set_property LOC SLICE_X167Y744 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/gtwiz_reset_tx_done_int_i_1]
set_property LOC SLICE_X86Y828 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[19]}]
set_property LOC SLICE_X124Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[45]}]
set_property LOC SLICE_X166Y751 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]_i_2}]
set_property LOC SLICE_X139Y764 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[24]}]
set_property LOC SLICE_X12Y735 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_379]
set_property LOC SLICE_X10Y732 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[360]_i_2}]
set_property LOC SLICE_X51Y819 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[147]}]
set_property LOC SLICE_X12Y833 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_eop_reg[1]}]
set_property LOC SLICE_X51Y845 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[23]}]
set_property LOC SLICE_X15Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[116]_i_1}]
set_property LOC SLICE_X117Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[11]}]
set_property LOC SLICE_X12Y793 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[39]}]
set_property LOC SLICE_X10Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[1]_i_1}]
set_property LOC SLICE_X117Y681 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d1_reg[11]}]
set_property LOC SLICE_X15Y719 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_230]
set_property LOC SLICE_X128Y761 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl0/data_out_reg[22]}]
set_property LOC SLICE_X49Y740 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[33]}]
set_property LOC SLICE_X10Y839 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[448]}]
set_property LOC SLICE_X86Y680 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[8]}]
set_property LOC SLICE_X11Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[4]_i_1}]
set_property LOC SLICE_X12Y689 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[196]}]
set_property LOC SLICE_X15Y737 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[112]_i_1}]
set_property LOC SLICE_X86Y694 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_out_reg[3]}]
set_property LOC SLICE_X86Y799 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[34]}]
set_property LOC SLICE_X104Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[9]}]
set_property LOC SLICE_X54Y758 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[37]}]
set_property LOC SLICE_X15Y686 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_96]
set_property LOC SLICE_X41Y750 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[11]}]
set_property LOC SLICE_X10Y744 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[1]_i_1}]
set_property LOC SLICE_X13Y747 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[281]_i_2}]
set_property LOC SLICE_X86Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[144]}]
set_property LOC SLICE_X10Y737 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[366]_i_1}]
set_property LOC SLICE_X16Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[404]_i_2}]
set_property LOC SLICE_X14Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[299]}]
set_property LOC SLICE_X10Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[291]_i_2}]
set_property LOC SLICE_X150Y788 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[33]}]
set_property LOC SLICE_X14Y611 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[3]}]
set_property LOC SLICE_X167Y686 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]}]
set_property LOC SLICE_X167Y716 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr_reg[0]}]
set_property LOC SLICE_X15Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[96]_i_2}]
set_property LOC SLICE_X120Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[309]}]
set_property LOC SLICE_X86Y784 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[184]}]
set_property LOC SLICE_X84Y738 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[419]}]
set_property LOC SLICE_X86Y790 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[42]}]
set_property LOC SLICE_X12Y735 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_381]
set_property LOC SLICE_X16Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[332]_i_2}]
set_property LOC SLICE_X12Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[48]}]
set_property LOC SLICE_X10Y819 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[254]}]
set_property LOC SLICE_X49Y849 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[62]}]
set_property LOC SLICE_X14Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[116]_i_2}]
set_property LOC SLICE_X12Y793 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[38]}]
set_property LOC SLICE_X10Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[19]_i_1}]
set_property LOC SLICE_X20Y715 [get_cells {qsfp1_cmac_inst/inst/master_watchdog_reg[14]}]
set_property LOC SLICE_X150Y798 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[51]}]
set_property LOC SLICE_X14Y703 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[349]}]
set_property LOC SLICE_X14Y693 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_274]
set_property LOC SLICE_X12Y808 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[415]}]
set_property LOC SLICE_X29Y750 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[34]}]
set_property LOC SLICE_X49Y818 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[1]}]
set_property LOC SLICE_X10Y839 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[449]}]
set_property LOC SLICE_X86Y672 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[7]}]
set_property LOC SLICE_X11Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[49]_i_1}]
set_property LOC SLICE_X14Y735 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[262]}]
set_property LOC SLICE_X12Y814 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[159]}]
set_property LOC SLICE_X10Y744 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[111]_i_2}]
set_property LOC SLICE_X120Y733 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[43]}]
set_property LOC SLICE_X49Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[12]}]
set_property LOC SLICE_X83Y798 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[35]}]
set_property LOC SLICE_X54Y756 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[36]}]
set_property LOC SLICE_X125Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[30]}]
set_property LOC SLICE_X14Y684 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_92]
set_property LOC SLICE_X48Y750 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[12]}]
set_property LOC SLICE_X15Y734 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[231]_i_2}]
set_property LOC SLICE_X13Y747 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[281]_i_1}]
set_property LOC SLICE_X85Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[143]}]
set_property LOC SLICE_X10Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[365]_i_2}]
set_property LOC SLICE_X16Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[404]_i_1}]
set_property LOC SLICE_X14Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[298]}]
set_property LOC SLICE_X10Y731 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[275]_i_1}]
set_property LOC SLICE_X16Y610 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[41]}]
set_property LOC SLICE_X166Y684 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[4]}]
set_property LOC SLICE_X11Y671 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[414]}]
set_property LOC SLICE_X15Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[97]_i_2}]
set_property LOC SLICE_X120Y696 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[183]}]
set_property LOC SLICE_X150Y670 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[8]}]
set_property LOC SLICE_X100Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d2_reg[9]}]
set_property LOC SLICE_X86Y800 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[185]}]
set_property LOC SLICE_X85Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[311]}]
set_property LOC SLICE_X86Y790 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[40]}]
set_property LOC SLICE_X122Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[44]}]
set_property LOC SLICE_X139Y764 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0/data_out_reg[9]}]
set_property LOC SLICE_X119Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d1_reg[11]}]
set_property LOC SLICE_X12Y735 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_380]
set_property LOC SLICE_X15Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[342]_i_1}]
set_property LOC SLICE_X83Y785 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_out_reg[4]}]
set_property LOC SLICE_X12Y701 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[47]}]
set_property LOC SLICE_X10Y802 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty[4]_i_1}]
set_property LOC SLICE_X12Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[117]_i_1}]
set_property LOC SLICE_X10Y799 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_eop[0]_i_9}]
set_property LOC SLICE_X11Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[156]_i_1}]
set_property LOC SLICE_X12Y695 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/rd_ptr[2]_i_4__2}]
set_property LOC SLICE_X120Y671 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d1_reg[0]}]
set_property LOC SLICE_X14Y695 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_266]
set_property LOC SLICE_X128Y772 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl0/data_out_reg[36]}]
set_property LOC SLICE_X37Y750 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[32]}]
set_property LOC SLICE_X14Y704 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[336]}]
set_property LOC SLICE_X10Y838 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[446]}]
set_property LOC SLICE_X84Y787 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data0/data_in_d1_reg[7]}]
set_property LOC SLICE_X13Y695 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/axis_tkeep[63]_i_22}]
set_property LOC SLICE_X84Y695 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[58]}]
set_property LOC SLICE_X11Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[49]_i_2}]
set_property LOC SLICE_X10Y679 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[229]}]
set_property LOC SLICE_X12Y743 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[113]_i_1}]
set_property LOC SLICE_X120Y738 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[24]}]
set_property LOC SLICE_X50Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[133]}]
set_property LOC SLICE_X86Y799 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[27]}]
set_property LOC SLICE_X82Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[1]}]
set_property LOC SLICE_X83Y753 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[60]}]
set_property LOC SLICE_X12Y662 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_572]
set_property LOC SLICE_X25Y750 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[0]}]
set_property LOC SLICE_X11Y742 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[200]_i_1}]
set_property LOC SLICE_X16Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[282]_i_2}]
set_property LOC SLICE_X150Y684 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[62]}]
set_property LOC SLICE_X86Y694 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[17]}]
set_property LOC SLICE_X10Y743 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[367]_i_2}]
set_property LOC SLICE_X15Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[405]_i_2}]
set_property LOC SLICE_X168Y714 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]}]
set_property LOC SLICE_X16Y752 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[27]}]
set_property LOC SLICE_X15Y749 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[37]}]
set_property LOC SLICE_X10Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[294]_i_2}]
set_property LOC SLICE_X154Y787 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[1]}]
set_property LOC SLICE_X167Y683 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr_reg[1]}]
set_property LOC SLICE_X120Y671 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0/data_out_reg[3]}]
set_property LOC SLICE_X15Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[82]_i_2}]
set_property LOC SLICE_X120Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[307]}]
set_property LOC SLICE_X150Y680 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[63]}]
set_property LOC SLICE_X12Y832 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[120]}]
set_property LOC SLICE_X83Y791 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[149]}]
set_property LOC SLICE_X85Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[37]}]
set_property LOC SLICE_X83Y741 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[427]}]
set_property LOC SLICE_X84Y787 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[2]}]
set_property LOC SLICE_X13Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/rd_ptr_reg[2]}]
set_property LOC SLICE_X138Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0/data_out_reg[13]}]
set_property LOC SLICE_X12Y734 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_376]
set_property LOC SLICE_X12Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[366]_i_1}]
set_property LOC SLICE_X83Y828 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_out_reg[53]}]
set_property LOC SLICE_X10Y799 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty[5]_i_1}]
set_property LOC SLICE_X49Y847 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[46]}]
set_property LOC SLICE_X12Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[117]_i_2}]
set_property LOC SLICE_X12Y838 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[64]}]
set_property LOC SLICE_X14Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[199]_i_2}]
set_property LOC SLICE_X14Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/rd_ptr[1]_i_1}]
set_property LOC SLICE_X14Y703 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[348]}]
set_property LOC SLICE_X14Y694 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_288]
set_property LOC SLICE_X20Y741 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[36]}]
set_property LOC SLICE_X10Y838 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[447]}]
set_property LOC SLICE_X49Y836 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[277]}]
set_property LOC SLICE_X13Y693 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/axis_tkeep[63]_i_3}]
set_property LOC SLICE_X86Y696 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[57]}]
set_property LOC SLICE_X14Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[451]_i_2}]
set_property LOC SLICE_X12Y689 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[198]}]
set_property LOC SLICE_X15Y737 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[112]_i_2}]
set_property LOC SLICE_X119Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[25]}]
set_property LOC SLICE_X85Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_out_reg[39]}]
set_property LOC SLICE_X83Y798 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[28]}]
set_property LOC SLICE_X82Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[33]}]
set_property LOC SLICE_X54Y756 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[50]}]
set_property LOC SLICE_X127Y778 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[316]}]
set_property LOC SLICE_X13Y663 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_550]
set_property LOC SLICE_X31Y750 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[10]}]
set_property LOC SLICE_X10Y744 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[1]_i_2}]
set_property LOC SLICE_X16Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[282]_i_1}]
set_property LOC SLICE_X86Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[174]}]
set_property LOC SLICE_X10Y743 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[367]_i_1}]
set_property LOC SLICE_X15Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[405]_i_1}]
set_property LOC SLICE_X168Y714 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1}]
set_property LOC SLICE_X15Y755 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[279]}]
set_property LOC SLICE_X15Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[36]}]
set_property LOC SLICE_X14Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[295]_i_1}]
set_property LOC SLICE_X155Y786 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[18]}]
set_property LOC SLICE_X167Y683 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr_reg[0]}]
set_property LOC SLICE_X167Y743 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_ctr[2]_i_1}]
set_property LOC SLICE_X11Y664 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[390]}]
set_property LOC SLICE_X14Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[83]_i_1}]
set_property LOC SLICE_X120Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[306]}]
set_property LOC SLICE_X10Y818 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[11]}]
set_property LOC SLICE_X100Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d2_reg[8]}]
set_property LOC SLICE_X83Y791 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[132]}]
set_property LOC SLICE_X86Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[313]}]
set_property LOC SLICE_X85Y740 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[428]}]
set_property LOC SLICE_X86Y826 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[24]}]
set_property LOC SLICE_X118Y796 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[447]}]
set_property LOC SLICE_X139Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0/data_out_reg[2]}]
set_property LOC SLICE_X119Y737 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d1_reg[0]}]
set_property LOC SLICE_X12Y734 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_375]
set_property LOC SLICE_X15Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[364]_i_2}]
set_property LOC SLICE_X150Y694 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[15]}]
set_property LOC SLICE_X83Y828 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_out_reg[54]}]
set_property LOC SLICE_X10Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[11]}]
set_property LOC SLICE_X10Y802 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty[4]_i_2}]
set_property LOC SLICE_X49Y845 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[44]}]
set_property LOC SLICE_X17Y732 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[118]_i_1}]
set_property LOC SLICE_X18Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[179]_i_1}]
set_property LOC SLICE_X13Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/rd_ptr_reg[1]}]
set_property LOC SLICE_X14Y703 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[350]}]
set_property LOC SLICE_X122Y760 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl0/data_out_reg[17]}]
set_property LOC SLICE_X168Y724 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]}]
set_property LOC SLICE_X29Y750 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[35]}]
set_property LOC SLICE_X49Y817 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[18]}]
set_property LOC SLICE_X10Y838 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[444]}]
set_property LOC SLICE_X51Y826 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[167]}]
set_property LOC SLICE_X12Y696 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/rd_ptr[2]_i_1}]
set_property LOC SLICE_X86Y696 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[62]}]
set_property LOC SLICE_X12Y816 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_88]
set_property LOC SLICE_X10Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[48]_i_2}]
set_property LOC SLICE_X12Y735 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[248]}]
set_property LOC SLICE_X14Y734 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[101]_i_2}]
set_property LOC SLICE_X120Y738 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[13]}]
set_property LOC SLICE_X49Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[130]}]
set_property LOC SLICE_X86Y799 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[26]}]
set_property LOC SLICE_X82Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[35]}]
set_property LOC SLICE_X52Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[19]}]
set_property LOC SLICE_X12Y668 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_553]
set_property LOC SLICE_X51Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[8]}]
set_property LOC SLICE_X12Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[202]_i_1}]
set_property LOC SLICE_X16Y753 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[283]_i_2}]
set_property LOC SLICE_X150Y692 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[31]}]
set_property LOC SLICE_X85Y695 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[15]}]
set_property LOC SLICE_X15Y737 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[368]_i_2}]
set_property LOC SLICE_X11Y742 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[375]_i_1}]
set_property LOC SLICE_X9Y737 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[238]}]
set_property LOC SLICE_X14Y749 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[21]}]
set_property LOC SLICE_X10Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[293]_i_2}]
set_property LOC SLICE_X14Y607 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[54]}]
set_property LOC SLICE_X167Y683 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr[2]_i_1}]
set_property LOC SLICE_X168Y747 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[9]_i_3}]
set_property LOC SLICE_X16Y683 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty[11]_i_3}]
set_property LOC SLICE_X12Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[507]_i_1}]
set_property LOC SLICE_X120Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[305]}]
set_property LOC SLICE_X12Y832 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[125]}]
set_property LOC SLICE_X83Y791 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[147]}]
set_property LOC SLICE_X86Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[310]}]
set_property LOC SLICE_X84Y738 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[425]}]
set_property LOC SLICE_X168Y688 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]_i_2}]
set_property LOC SLICE_X86Y828 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[22]}]
set_property LOC SLICE_X13Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/rd_ptr[2]_i_3__1}]
set_property LOC SLICE_X15Y812 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_164]
set_property LOC SLICE_X138Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0/data_out_reg[12]}]
set_property LOC SLICE_X119Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d1_reg[10]}]
set_property LOC SLICE_X12Y735 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_378]
set_property LOC SLICE_X14Y733 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[365]_i_2}]
set_property LOC SLICE_X150Y685 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[19]}]
set_property LOC SLICE_X51Y826 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[136]}]
set_property LOC SLICE_X12Y701 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[40]}]
set_property LOC SLICE_X10Y798 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty[5]_i_3}]
set_property LOC SLICE_X168Y741 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_sync2_reg]
set_property LOC SLICE_X16Y732 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[118]_i_2}]
set_property LOC SLICE_X10Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[163]_i_2}]
set_property LOC SLICE_X167Y687 [get_cells qsfp1_cmac_inst/inst/cmac_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg]
set_property LOC SLICE_X14Y719 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_245]
set_property LOC SLICE_X168Y747 [get_cells qsfp0_cmac_inst/inst/cmac_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst_i_2]
set_property LOC SLICE_X31Y750 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[38]}]
set_property LOC SLICE_X86Y790 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[58]}]
set_property LOC SLICE_X10Y838 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[445]}]
set_property LOC SLICE_X84Y787 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data0/data_in_d1_reg[6]}]
set_property LOC SLICE_X50Y833 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[278]}]
set_property LOC SLICE_X15Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/axis_tvalid_i_1}]
set_property LOC SLICE_X86Y691 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[61]}]
set_property LOC SLICE_X12Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[494]_i_2}]
set_property LOC SLICE_X12Y735 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[252]}]
set_property LOC SLICE_X12Y743 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[113]_i_2}]
set_property LOC SLICE_X119Y737 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[21]}]
set_property LOC SLICE_X83Y741 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_out_reg[50]}]
set_property LOC SLICE_X86Y799 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[0]}]
set_property LOC SLICE_X78Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[34]}]
set_property LOC SLICE_X76Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[6]}]
set_property LOC SLICE_X127Y767 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[315]}]
set_property LOC SLICE_X51Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[9]}]
set_property LOC SLICE_X11Y743 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[200]_i_2}]
set_property LOC SLICE_X16Y753 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[283]_i_1}]
set_property LOC SLICE_X50Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d4_reg[0]}]
set_property LOC SLICE_X84Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[169]}]
set_property LOC SLICE_X15Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[368]_i_1}]
set_property LOC SLICE_X16Y752 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[406]_i_1}]
set_property LOC SLICE_X11Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[237]}]
set_property LOC SLICE_X15Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[38]}]
set_property LOC SLICE_X10Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[294]_i_1}]
set_property LOC SLICE_X167Y683 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr[1]_i_1}]
set_property LOC SLICE_X152Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0/data_out_reg[15]}]
set_property LOC SLICE_X168Y737 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst/i_in_sync2_reg}]
set_property LOC SLICE_X15Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[82]_i_1}]
set_property LOC SLICE_X120Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[304]}]
set_property LOC SLICE_X150Y669 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[6]}]
set_property LOC SLICE_X12Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[102]}]
set_property LOC SLICE_X83Y791 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[148]}]
set_property LOC SLICE_X85Y740 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[416]}]
set_property LOC SLICE_X86Y741 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[426]}]
set_property LOC SLICE_X86Y822 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[26]}]
set_property LOC SLICE_X118Y796 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[446]}]
set_property LOC SLICE_X12Y735 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_377]
set_property LOC SLICE_X12Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[32]_i_2}]
set_property LOC SLICE_X150Y692 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[18]}]
set_property LOC SLICE_X51Y819 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[137]}]
set_property LOC SLICE_X10Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[10]}]
set_property LOC SLICE_X10Y798 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty[5]_i_5}]
set_property LOC SLICE_X51Y847 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[47]}]
set_property LOC SLICE_X16Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[119]_i_1}]
set_property LOC SLICE_X12Y841 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[87]}]
set_property LOC SLICE_X9Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[164]_i_1}]
set_property LOC SLICE_X120Y681 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d1_reg[10]}]
set_property LOC SLICE_X157Y796 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[30]}]
set_property LOC SLICE_X12Y833 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].axis_tready_i_reg}]
set_property LOC SLICE_X128Y774 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl0/data_out_reg[34]}]
set_property LOC SLICE_X20Y741 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[37]}]
set_property LOC SLICE_X51Y818 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[20]}]
set_property LOC SLICE_X167Y685 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/FSM_sequential_sm_reset_rx[2]_i_4}]
set_property LOC SLICE_X10Y838 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[442]}]
set_property LOC SLICE_X50Y813 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[19]}]
set_property LOC SLICE_X14Y653 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/axis_tkeep[47]_i_1}]
set_property LOC SLICE_X84Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[54]}]
set_property LOC SLICE_X15Y731 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[495]_i_1}]
set_property LOC SLICE_X12Y688 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[194]}]
set_property LOC SLICE_X50Y833 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[34]}]
set_property LOC SLICE_X14Y735 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[100]_i_2}]
set_property LOC SLICE_X97Y753 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[19]}]
set_property LOC SLICE_X49Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[132]}]
set_property LOC SLICE_X100Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[6]}]
set_property LOC SLICE_X54Y758 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[35]}]
set_property LOC SLICE_X12Y662 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_563]
set_property LOC SLICE_X51Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[6]}]
set_property LOC SLICE_X12Y737 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[201]_i_2}]
set_property LOC SLICE_X16Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[284]_i_2}]
set_property LOC SLICE_X152Y681 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[28]}]
set_property LOC SLICE_X84Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[156]}]
set_property LOC SLICE_X12Y743 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[369]_i_2}]
set_property LOC SLICE_X12Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[376]_i_1}]
set_property LOC SLICE_X15Y755 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[23]}]
set_property LOC SLICE_X15Y749 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[33]}]
set_property LOC SLICE_X10Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[296]_i_1}]
set_property LOC SLICE_X155Y786 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[19]}]
set_property LOC SLICE_X167Y683 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr[0]_i_1}]
set_property LOC SLICE_X150Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2/data_out_reg[10]}]
set_property LOC SLICE_X168Y737 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst/i_in_sync3_reg}]
set_property LOC SLICE_X11Y670 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[386]}]
set_property LOC SLICE_X15Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[84]_i_1}]
set_property LOC SLICE_X120Y682 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[27]}]
set_property LOC SLICE_X150Y670 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[9]}]
set_property LOC SLICE_X12Y834 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[111]}]
set_property LOC SLICE_X86Y800 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[151]}]
set_property LOC SLICE_X85Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[42]}]
set_property LOC SLICE_X167Y751 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/gttxreset_out_i_1]
set_property LOC SLICE_X152Y798 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3/data_out_reg[6]}]
set_property LOC SLICE_X86Y828 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[23]}]
set_property LOC SLICE_X139Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0/data_out_reg[3]}]
set_property LOC SLICE_X168Y684 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/i_in_meta_reg]
set_property LOC SLICE_X166Y751 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]}]
set_property LOC SLICE_X129Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[13]}]
set_property LOC SLICE_X12Y734 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_372]
set_property LOC SLICE_X15Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[364]_i_1}]
set_property LOC SLICE_X86Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_out_reg[55]}]
set_property LOC SLICE_X11Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[42]}]
set_property LOC SLICE_X10Y789 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[176]}]
set_property LOC SLICE_X15Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[119]_i_2}]
set_property LOC SLICE_X12Y790 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[28]}]
set_property LOC SLICE_X10Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[164]_i_2}]
set_property LOC SLICE_X10Y807 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[387]}]
set_property LOC SLICE_X168Y724 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]}]
set_property LOC SLICE_X49Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[3]}]
set_property LOC SLICE_X13Y704 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[339]}]
set_property LOC SLICE_X12Y833 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_488]
set_property LOC SLICE_X166Y691 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/FSM_sequential_sm_reset_tx[1]_i_1}]
set_property LOC SLICE_X10Y838 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[443]}]
set_property LOC SLICE_X49Y817 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[169]}]
set_property LOC SLICE_X12Y696 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/axis_tkeep[63]_i_10}]
set_property LOC SLICE_X86Y691 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[53]}]
set_property LOC SLICE_X15Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[492]_i_2}]
set_property LOC SLICE_X12Y689 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[193]}]
set_property LOC SLICE_X15Y733 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[102]_i_1}]
set_property LOC SLICE_X59Y755 [get_cells {qsfp0_cmac_inst/inst/master_watchdog[24]_i_5}]
set_property LOC SLICE_X120Y738 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[12]}]
set_property LOC SLICE_X84Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_out_reg[38]}]
set_property LOC SLICE_X86Y805 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[30]}]
set_property LOC SLICE_X54Y756 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[4]}]
set_property LOC SLICE_X119Y789 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[314]}]
set_property LOC SLICE_X12Y670 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_556]
set_property LOC SLICE_X51Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[7]}]
set_property LOC SLICE_X12Y737 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[201]_i_1}]
set_property LOC SLICE_X16Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[284]_i_1}]
set_property LOC SLICE_X150Y692 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[30]}]
set_property LOC SLICE_X84Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[177]}]
set_property LOC SLICE_X12Y743 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[369]_i_1}]
set_property LOC SLICE_X11Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[375]_i_2}]
set_property LOC SLICE_X168Y714 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]}]
set_property LOC SLICE_X10Y743 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[239]}]
set_property LOC SLICE_X15Y747 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[32]}]
set_property LOC SLICE_X10Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[296]_i_2}]
set_property LOC SLICE_X167Y683 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr0]
set_property LOC SLICE_X10Y800 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_574]
set_property LOC SLICE_X167Y740 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst/i_in_out_reg}]
set_property LOC SLICE_X12Y671 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[423]}]
set_property LOC SLICE_X15Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[85]_i_1}]
set_property LOC SLICE_X120Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[303]}]
set_property LOC SLICE_X12Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[106]}]
set_property LOC SLICE_X86Y791 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[152]}]
set_property LOC SLICE_X86Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[318]}]
set_property LOC SLICE_X83Y740 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[432]}]
set_property LOC SLICE_X168Y694 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]}]
set_property LOC SLICE_X86Y825 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[21]}]
set_property LOC SLICE_X118Y796 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[445]}]
set_property LOC SLICE_X12Y734 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_371]
set_property LOC SLICE_X14Y731 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[363]_i_1}]
set_property LOC SLICE_X83Y828 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_out_reg[51]}]
set_property LOC SLICE_X12Y701 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[41]}]
set_property LOC SLICE_X10Y802 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty[6]_i_2}]
set_property LOC SLICE_X49Y847 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[56]}]
set_property LOC SLICE_X168Y741 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_sync1_reg]
set_property LOC SLICE_X9Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[11]_i_1}]
set_property LOC SLICE_X12Y832 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_ena[0]_i_1}]
set_property LOC SLICE_X10Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[175]_i_2}]
set_property LOC SLICE_X20Y714 [get_cells {qsfp1_cmac_inst/inst/master_watchdog[0]_i_10}]
set_property LOC SLICE_X14Y703 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[346]}]
set_property LOC SLICE_X11Y804 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty[11]_i_3}]
set_property LOC SLICE_X124Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl0/data_out_reg[21]}]
set_property LOC SLICE_X20Y741 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[39]}]
set_property LOC SLICE_X14Y704 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[337]}]
set_property LOC SLICE_X12Y833 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_486]
set_property LOC SLICE_X10Y837 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[440]}]
set_property LOC SLICE_X49Y807 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[1]}]
set_property LOC SLICE_X13Y652 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/axis_tkeep[63]_i_1_rewire}]
set_property LOC SLICE_X86Y695 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[56]}]
set_property LOC SLICE_X12Y809 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_86]
set_property LOC SLICE_X14Y731 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[493]_i_2}]
set_property LOC SLICE_X12Y688 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[195]}]
set_property LOC SLICE_X49Y827 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[33]}]
set_property LOC SLICE_X15Y733 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[102]_i_2}]
set_property LOC SLICE_X119Y737 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[16]}]
set_property LOC SLICE_X83Y740 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_out_reg[54]}]
set_property LOC SLICE_X86Y805 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[29]}]
set_property LOC SLICE_X97Y753 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[31]}]
set_property LOC SLICE_X83Y753 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[59]}]
set_property LOC SLICE_X13Y663 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_568]
set_property LOC SLICE_X51Y743 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[62]}]
set_property LOC SLICE_X11Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[203]_i_1}]
set_property LOC SLICE_X15Y752 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[285]_i_2}]
set_property LOC SLICE_X83Y739 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d3_reg[10]}]
set_property LOC SLICE_X150Y685 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[26]}]
set_property LOC SLICE_X84Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[178]}]
set_property LOC SLICE_X15Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[36]_i_2}]
set_property LOC SLICE_X10Y755 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[376]_i_3}]
set_property LOC SLICE_X167Y696 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg}]
set_property LOC SLICE_X12Y743 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[241]}]
set_property LOC SLICE_X15Y747 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[35]}]
set_property LOC SLICE_X14Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[295]_i_2}]
set_property LOC SLICE_X155Y786 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[17]}]
set_property LOC SLICE_X13Y696 [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tlast_i_10]
set_property LOC SLICE_X167Y686 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg]
set_property LOC SLICE_X10Y800 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_573]
set_property LOC SLICE_X168Y747 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[9]_i_4}]
set_property LOC SLICE_X11Y664 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[391]}]
set_property LOC SLICE_X15Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[84]_i_2}]
set_property LOC SLICE_X119Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[278]}]
set_property LOC SLICE_X86Y782 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[14]}]
set_property LOC SLICE_X86Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[297]}]
set_property LOC SLICE_X85Y740 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[430]}]
set_property LOC SLICE_X118Y767 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_meta_reg]
set_property LOC SLICE_X86Y785 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[30]}]
set_property LOC SLICE_X15Y812 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_163]
set_property LOC SLICE_X133Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0/data_out_reg[14]}]
set_property LOC SLICE_X168Y751 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_i_1__1}]
set_property LOC SLICE_X12Y734 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_374]
set_property LOC SLICE_X14Y732 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[365]_i_1}]
set_property LOC SLICE_X166Y690 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_out_reg]
set_property LOC SLICE_X150Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[14]}]
set_property LOC SLICE_X49Y817 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[148]}]
set_property LOC SLICE_X12Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[32]}]
set_property LOC SLICE_X10Y800 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty[6]_i_3}]
set_property LOC SLICE_X51Y845 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[61]}]
set_property LOC SLICE_X10Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[11]_i_2}]
set_property LOC SLICE_X12Y790 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[27]}]
set_property LOC SLICE_X10Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[176]_i_1}]
set_property LOC SLICE_X86Y785 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[12]}]
set_property LOC SLICE_X20Y714 [get_cells {qsfp1_cmac_inst/inst/master_watchdog_reg[4]}]
set_property LOC SLICE_X14Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[352]}]
set_property LOC SLICE_X167Y742 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt[3]_i_2}]
set_property LOC SLICE_X20Y741 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[41]}]
set_property LOC SLICE_X14Y703 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[334]}]
set_property LOC SLICE_X49Y818 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[17]}]
set_property LOC SLICE_X10Y837 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[441]}]
set_property LOC SLICE_X49Y818 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data0/data_out_reg[10]}]
set_property LOC SLICE_X49Y821 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[163]}]
set_property LOC SLICE_X12Y704 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/rd_ptr[1]_i_1__0}]
set_property LOC SLICE_X86Y691 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[55]}]
set_property LOC SLICE_X14Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[491]_i_1}]
set_property LOC SLICE_X12Y689 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[192]}]
set_property LOC SLICE_X15Y736 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[103]_i_1}]
set_property LOC SLICE_X104Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[18]}]
set_property LOC SLICE_X83Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_out_reg[4]}]
set_property LOC SLICE_X86Y805 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[2]}]
set_property LOC SLICE_X100Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[34]}]
set_property LOC SLICE_X54Y758 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[49]}]
set_property LOC SLICE_X128Y774 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[313]}]
set_property LOC SLICE_X56Y753 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[63]}]
set_property LOC SLICE_X12Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[202]_i_2}]
set_property LOC SLICE_X15Y752 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[285]_i_1}]
set_property LOC SLICE_X86Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d1_reg[3]}]
set_property LOC SLICE_X150Y681 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[27]}]
set_property LOC SLICE_X85Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[179]}]
set_property LOC SLICE_X15Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[36]_i_1}]
set_property LOC SLICE_X10Y760 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[376]_i_2}]
set_property LOC SLICE_X168Y714 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]}]
set_property LOC SLICE_X15Y737 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[240]}]
set_property LOC SLICE_X15Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[34]}]
set_property LOC SLICE_X11Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[297]_i_1}]
set_property LOC SLICE_X167Y684 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_i_4]
set_property LOC SLICE_X150Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2/data_out_reg[0]}]
set_property LOC SLICE_X16Y684 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty[9]_i_4}]
set_property LOC SLICE_X14Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[83]_i_2}]
set_property LOC SLICE_X120Y706 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[279]}]
set_property LOC SLICE_X150Y670 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[7]}]
set_property LOC SLICE_X12Y832 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[124]}]
set_property LOC SLICE_X84Y798 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[150]}]
set_property LOC SLICE_X83Y741 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[429]}]
set_property LOC SLICE_X86Y822 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[40]}]
set_property LOC SLICE_X13Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/wr_ptr[1]_i_1__1}]
set_property LOC SLICE_X15Y812 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_162]
set_property LOC SLICE_X138Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0/data_out_reg[15]}]
set_property LOC SLICE_X168Y684 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/i_in_sync3_reg]
set_property LOC SLICE_X12Y734 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_373]
set_property LOC SLICE_X14Y731 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[363]_i_2}]
set_property LOC SLICE_X49Y821 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[149]}]
set_property LOC SLICE_X11Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[43]}]
set_property LOC SLICE_X10Y802 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty[7]_i_1}]
set_property LOC SLICE_X12Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[120]_i_1}]
set_property LOC SLICE_X12Y839 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[69]}]
set_property LOC SLICE_X10Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[176]_i_2}]
set_property LOC SLICE_X13Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/rd_ptr_reg[0]}]
set_property LOC SLICE_X86Y788 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[17]}]
set_property LOC SLICE_X20Y714 [get_cells {qsfp1_cmac_inst/inst/master_watchdog_reg[3]}]
set_property LOC SLICE_X14Y703 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[347]}]
set_property LOC SLICE_X13Y718 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_228]
set_property LOC SLICE_X15Y810 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[392]}]
set_property LOC SLICE_X124Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl0/data_out_reg[18]}]
set_property LOC SLICE_X168Y724 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg}]
set_property LOC SLICE_X49Y740 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[40]}]
set_property LOC SLICE_X14Y703 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[335]}]
set_property LOC SLICE_X86Y790 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[59]}]
set_property LOC SLICE_X12Y815 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[489]}]
set_property LOC SLICE_X86Y807 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data1/data_in_d1_reg[6]}]
set_property LOC SLICE_X49Y821 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[184]}]
set_property LOC SLICE_X86Y672 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[4]}]
set_property LOC SLICE_X15Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[492]_i_1}]
set_property LOC SLICE_X10Y678 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[202]}]
set_property LOC SLICE_X58Y754 [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_cmac_cdc_sync_core_drp_reset_tx_clk/usr_tx_reset_INST_0]
set_property LOC SLICE_X14Y735 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[101]_i_1}]
set_property LOC SLICE_X83Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_out_reg[1]}]
set_property LOC SLICE_X83Y798 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[12]}]
set_property LOC SLICE_X82Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[45]}]
set_property LOC SLICE_X52Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[0]}]
set_property LOC SLICE_X122Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[31]}]
set_property LOC SLICE_X11Y718 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_80]
set_property LOC SLICE_X36Y750 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[31]}]
set_property LOC SLICE_X9Y734 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[204]_i_1}]
set_property LOC SLICE_X15Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[286]_i_2}]
set_property LOC SLICE_X116Y700 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d1_reg[8]}]
set_property LOC SLICE_X85Y731 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d3_reg[4]}]
set_property LOC SLICE_X152Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[9]}]
set_property LOC SLICE_X85Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[134]}]
set_property LOC SLICE_X12Y753 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[318]_i_2}]
set_property LOC SLICE_X12Y755 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[377]_i_2}]
set_property LOC SLICE_X13Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[243]}]
set_property LOC SLICE_X14Y760 [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tlast_i_4]
set_property LOC SLICE_X10Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[298]_i_2}]
set_property LOC SLICE_X120Y785 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[45]}]
set_property LOC SLICE_X166Y693 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[2]_i_1}]
set_property LOC SLICE_X150Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2/data_out_reg[14]}]
set_property LOC SLICE_X16Y684 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty[10]_i_1}]
set_property LOC SLICE_X15Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[87]_i_1}]
set_property LOC SLICE_X120Y706 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[276]}]
set_property LOC SLICE_X150Y669 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[16]}]
set_property LOC SLICE_X86Y796 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[175]}]
set_property LOC SLICE_X85Y740 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[434]}]
set_property LOC SLICE_X84Y787 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[50]}]
set_property LOC SLICE_X125Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[54]}]
set_property LOC SLICE_X168Y752 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_i_2}]
set_property LOC SLICE_X10Y725 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_398]
set_property LOC SLICE_X15Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[349]_i_2}]
set_property LOC SLICE_X84Y798 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_out_reg[21]}]
set_property LOC SLICE_X12Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[54]}]
set_property LOC SLICE_X10Y789 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[181]}]
set_property LOC SLICE_X49Y849 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[54]}]
set_property LOC SLICE_X13Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[120]_i_2}]
set_property LOC SLICE_X12Y838 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[95]}]
set_property LOC SLICE_X10Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[177]_i_1}]
set_property LOC SLICE_X20Y714 [get_cells {qsfp1_cmac_inst/inst/master_watchdog_reg[2]}]
set_property LOC SLICE_X14Y719 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_257]
set_property LOC SLICE_X10Y804 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty[9]_i_4}]
set_property LOC SLICE_X168Y724 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]}]
set_property LOC SLICE_X33Y750 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[43]}]
set_property LOC SLICE_X51Y817 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[51]}]
set_property LOC SLICE_X12Y806 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[490]}]
set_property LOC SLICE_X86Y802 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data1/data_in_d1_reg[5]}]
set_property LOC SLICE_X50Y812 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[17]}]
set_property LOC SLICE_X86Y691 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[51]}]
set_property LOC SLICE_X14Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[490]_i_1}]
set_property LOC SLICE_X11Y688 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[206]}]
set_property LOC SLICE_X13Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[0]_i_1}]
set_property LOC SLICE_X119Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[42]}]
set_property LOC SLICE_X49Y745 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_in_d1_reg[38]}]
set_property LOC SLICE_X86Y802 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[45]}]
set_property LOC SLICE_X78Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[11]}]
set_property LOC SLICE_X82Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[9]}]
set_property LOC SLICE_X33Y750 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[32]}]
set_property LOC SLICE_X11Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[203]_i_2}]
set_property LOC SLICE_X15Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[286]_i_1}]
set_property LOC SLICE_X150Y692 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[7]}]
set_property LOC SLICE_X85Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[293]}]
set_property LOC SLICE_X10Y753 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[318]_i_1}]
set_property LOC SLICE_X12Y755 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[377]_i_1}]
set_property LOC SLICE_X14Y737 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[242]}]
set_property LOC SLICE_X14Y760 [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tlast_i_2]
set_property LOC SLICE_X11Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[299]_i_1}]
set_property LOC SLICE_X150Y802 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[37]}]
set_property LOC SLICE_X166Y693 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[1]_i_1}]
set_property LOC SLICE_X150Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2/data_out_reg[1]}]
set_property LOC SLICE_X10Y801 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_568]
set_property LOC SLICE_X167Y743 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_ctr_reg[0]}]
set_property LOC SLICE_X16Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[86]_i_2}]
set_property LOC SLICE_X120Y706 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[277]}]
set_property LOC SLICE_X120Y669 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[12]}]
set_property LOC SLICE_X86Y791 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[176]}]
set_property LOC SLICE_X83Y740 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[411]}]
set_property LOC SLICE_X86Y741 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[435]}]
set_property LOC SLICE_X168Y688 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]}]
set_property LOC SLICE_X86Y785 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[4]}]
set_property LOC SLICE_X122Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[51]}]
set_property LOC SLICE_X10Y725 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_397]
set_property LOC SLICE_X15Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[349]_i_1}]
set_property LOC SLICE_X166Y743 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]}]
set_property LOC SLICE_X86Y796 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_out_reg[20]}]
set_property LOC SLICE_X12Y700 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[53]}]
set_property LOC SLICE_X10Y789 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[183]}]
set_property LOC SLICE_X10Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[121]_i_1}]
set_property LOC SLICE_X12Y841 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[78]}]
set_property LOC SLICE_X11Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[177]_i_2}]
set_property LOC SLICE_X13Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/axis_tkeep[63]_i_24}]
set_property LOC SLICE_X20Y716 [get_cells {qsfp1_cmac_inst/inst/master_watchdog_reg[16]_i_1}]
set_property LOC SLICE_X12Y808 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[402]}]
set_property LOC SLICE_X127Y772 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl0/data_out_reg[39]}]
set_property LOC SLICE_X31Y750 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[42]}]
set_property LOC SLICE_X51Y817 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[37]}]
set_property LOC SLICE_X166Y691 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/FSM_sequential_sm_reset_tx[0]_i_1}]
set_property LOC SLICE_X12Y809 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[487]}]
set_property LOC SLICE_X84Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[52]}]
set_property LOC SLICE_X14Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[490]_i_2}]
set_property LOC SLICE_X14Y735 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[263]}]
set_property LOC SLICE_X83Y740 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_out_reg[53]}]
set_property LOC SLICE_X83Y798 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[43]}]
set_property LOC SLICE_X78Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[20]}]
set_property LOC SLICE_X52Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[16]}]
set_property LOC SLICE_X124Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[32]}]
set_property LOC SLICE_X20Y750 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[2]}]
set_property LOC SLICE_X10Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[205]_i_1}]
set_property LOC SLICE_X16Y753 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[287]_i_2}]
set_property LOC SLICE_X86Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d2_reg[2]}]
set_property LOC SLICE_X86Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[278]}]
set_property LOC SLICE_X12Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[319]_i_2}]
set_property LOC SLICE_X10Y757 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[378]_i_2}]
set_property LOC SLICE_X12Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[245]}]
set_property LOC SLICE_X15Y748 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[56]}]
set_property LOC SLICE_X10Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[297]_i_2}]
set_property LOC SLICE_X150Y788 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[35]}]
set_property LOC SLICE_X166Y693 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[0]_i_1}]
set_property LOC SLICE_X10Y801 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_562]
set_property LOC SLICE_X167Y743 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_ctr[1]_i_1}]
set_property LOC SLICE_X16Y683 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty[9]_i_3}]
set_property LOC SLICE_X16Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[85]_i_2}]
set_property LOC SLICE_X120Y706 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[273]}]
set_property LOC SLICE_X50Y756 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d4_reg[10]}]
set_property LOC SLICE_X86Y796 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[136]}]
set_property LOC SLICE_X83Y741 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[431]}]
set_property LOC SLICE_X84Y787 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[44]}]
set_property LOC SLICE_X14Y808 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_166]
set_property LOC SLICE_X118Y796 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[443]}]
set_property LOC SLICE_X12Y672 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_4]
set_property LOC SLICE_X10Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[34]_i_2}]
set_property LOC SLICE_X86Y796 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_out_reg[23]}]
set_property LOC SLICE_X12Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[56]}]
set_property LOC SLICE_X10Y789 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[185]}]
set_property LOC SLICE_X167Y745 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/i_in_sync3_reg]
set_property LOC SLICE_X10Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[121]_i_2}]
set_property LOC SLICE_X12Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[88]}]
set_property LOC SLICE_X14Y695 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/axis_tkeep[63]_i_20}]
set_property LOC SLICE_X120Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d1_reg[14]}]
set_property LOC SLICE_X20Y715 [get_cells {qsfp1_cmac_inst/inst/master_watchdog_reg[13]}]
set_property LOC SLICE_X152Y793 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[4]}]
set_property LOC SLICE_X13Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[362]}]
set_property LOC SLICE_X13Y718 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_252]
set_property LOC SLICE_X11Y804 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty[11]_i_4}]
set_property LOC SLICE_X168Y745 [get_cells qsfp0_cmac_inst/inst/cmac_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst_i_1]
set_property LOC SLICE_X33Y750 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[45]}]
set_property LOC SLICE_X49Y814 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[32]}]
set_property LOC SLICE_X12Y815 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[488]}]
set_property LOC SLICE_X86Y792 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data0/data_in_d1_reg[12]}]
set_property LOC SLICE_X84Y691 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[50]}]
set_property LOC SLICE_X15Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[489]_i_1}]
set_property LOC SLICE_X10Y684 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[212]}]
set_property LOC SLICE_X14Y735 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[100]_i_1}]
set_property LOC SLICE_X59Y755 [get_cells {qsfp0_cmac_inst/inst/master_watchdog[24]_i_4}]
set_property LOC SLICE_X83Y740 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_out_reg[55]}]
set_property LOC SLICE_X86Y805 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[44]}]
set_property LOC SLICE_X76Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[36]}]
set_property LOC SLICE_X131Y773 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[319]}]
set_property LOC SLICE_X11Y669 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_8]
set_property LOC SLICE_X50Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[30]}]
set_property LOC SLICE_X10Y734 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[204]_i_2}]
set_property LOC SLICE_X16Y753 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[287]_i_1}]
set_property LOC SLICE_X116Y700 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d1_reg[7]}]
set_property LOC SLICE_X83Y744 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d3_reg[14]}]
set_property LOC SLICE_X86Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[281]}]
set_property LOC SLICE_X12Y755 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[319]_i_1}]
set_property LOC SLICE_X10Y757 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[378]_i_1}]
set_property LOC SLICE_X14Y736 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[244]}]
set_property LOC SLICE_X15Y747 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[54]}]
set_property LOC SLICE_X10Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[298]_i_1}]
set_property LOC SLICE_X167Y693 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_reg]
set_property LOC SLICE_X150Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2/data_out_reg[11]}]
set_property LOC SLICE_X168Y737 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst/i_in_sync1_reg}]
set_property LOC SLICE_X168Y747 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[9]_i_1}]
set_property LOC SLICE_X16Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[86]_i_1}]
set_property LOC SLICE_X120Y706 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[274]}]
set_property LOC SLICE_X150Y670 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[11]}]
set_property LOC SLICE_X86Y796 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[174]}]
set_property LOC SLICE_X86Y741 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[414]}]
set_property LOC SLICE_X84Y738 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[433]}]
set_property LOC SLICE_X86Y790 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[48]}]
set_property LOC SLICE_X12Y725 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_399]
set_property LOC SLICE_X10Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[34]_i_1}]
set_property LOC SLICE_X166Y690 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_reg]
set_property LOC SLICE_X86Y807 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_out_reg[22]}]
set_property LOC SLICE_X12Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[55]}]
set_property LOC SLICE_X10Y789 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[180]}]
set_property LOC SLICE_X51Y847 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[63]}]
set_property LOC SLICE_X13Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[122]_i_1}]
set_property LOC SLICE_X10Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[1]_i_2}]
set_property LOC SLICE_X13Y696 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/rd_ptr[2]_i_1__2}]
set_property LOC SLICE_X20Y714 [get_cells {qsfp1_cmac_inst/inst/master_watchdog[0]_i_7}]
set_property LOC SLICE_X154Y787 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[62]}]
set_property LOC SLICE_X13Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[363]}]
set_property LOC SLICE_X10Y804 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty[9]_i_3}]
set_property LOC SLICE_X124Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl0/data_out_reg[4]}]
set_property LOC SLICE_X25Y750 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[44]}]
set_property LOC SLICE_X49Y818 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[50]}]
set_property LOC SLICE_X167Y689 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/i_in_out_reg]
set_property LOC SLICE_X12Y805 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[485]}]
set_property LOC SLICE_X86Y805 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data1/data_in_d1_reg[15]}]
set_property LOC SLICE_X12Y705 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/rd_ptr[0]_i_1}]
set_property LOC SLICE_X86Y685 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[47]}]
set_property LOC SLICE_X10Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[48]_i_1}]
set_property LOC SLICE_X12Y805 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_153]
set_property LOC SLICE_X12Y806 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[145]}]
set_property LOC SLICE_X13Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[0]_i_2}]
set_property LOC SLICE_X59Y755 [get_cells {qsfp0_cmac_inst/inst/master_watchdog[24]_i_6}]
set_property LOC SLICE_X86Y741 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_out_reg[52]}]
set_property LOC SLICE_X86Y797 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[48]}]
set_property LOC SLICE_X103Y751 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[40]}]
set_property LOC SLICE_X52Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[3]}]
set_property LOC SLICE_X13Y665 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_551]
set_property LOC SLICE_X41Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[28]}]
set_property LOC SLICE_X12Y735 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[206]_i_1}]
set_property LOC SLICE_X15Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[288]_i_2}]
set_property LOC SLICE_X86Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d2_reg[0]}]
set_property LOC SLICE_X152Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[38]}]
set_property LOC SLICE_X84Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[133]}]
set_property LOC SLICE_X15Y753 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[31]_i_2}]
set_property LOC SLICE_X14Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[379]_i_2}]
set_property LOC SLICE_X11Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[247]}]
set_property LOC SLICE_X15Y758 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[8]}]
set_property LOC SLICE_X15Y731 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[29]_i_2}]
set_property LOC SLICE_X150Y802 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[36]}]
set_property LOC SLICE_X167Y693 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_i_1]
set_property LOC SLICE_X168Y747 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[7]}]
set_property LOC SLICE_X12Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[88]_i_1}]
set_property LOC SLICE_X120Y706 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[272]}]
set_property LOC SLICE_X150Y669 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[18]}]
set_property LOC SLICE_X82Y755 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[178]}]
set_property LOC SLICE_X85Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[316]}]
set_property LOC SLICE_X83Y741 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[438]}]
set_property LOC SLICE_X136Y764 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1/data_out_reg[13]}]
set_property LOC SLICE_X168Y688 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]}]
set_property LOC SLICE_X86Y825 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[53]}]
set_property LOC SLICE_X139Y763 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[29]}]
set_property LOC SLICE_X12Y721 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_394]
set_property LOC SLICE_X15Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[347]_i_1}]
set_property LOC SLICE_X12Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[31]}]
set_property LOC SLICE_X10Y789 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[182]}]
set_property LOC SLICE_X49Y849 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[59]}]
set_property LOC SLICE_X10Y732 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[145]_i_1}]
set_property LOC SLICE_X10Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[19]_i_2}]
set_property LOC SLICE_X14Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/rd_ptr[2]_i_2}]
set_property LOC SLICE_X86Y788 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[15]}]
set_property LOC SLICE_X151Y798 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[61]}]
set_property LOC SLICE_X13Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[365]}]
set_property LOC SLICE_X14Y694 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_283]
set_property LOC SLICE_X38Y750 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[47]}]
set_property LOC SLICE_X51Y818 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[49]}]
set_property LOC SLICE_X167Y684 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/i_in_meta_reg]
set_property LOC SLICE_X12Y809 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[486]}]
set_property LOC SLICE_X86Y802 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data1/data_in_d1_reg[14]}]
set_property LOC SLICE_X12Y704 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/rd_ptr[2]_i_2__0}]
set_property LOC SLICE_X84Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[46]}]
set_property LOC SLICE_X15Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[488]_i_1}]
set_property LOC SLICE_X12Y688 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[190]}]
set_property LOC SLICE_X120Y738 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[20]}]
set_property LOC SLICE_X49Y745 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_in_d1_reg[37]}]
set_property LOC SLICE_X82Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[37]}]
set_property LOC SLICE_X50Y756 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[39]}]
set_property LOC SLICE_X128Y774 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[318]}]
set_property LOC SLICE_X25Y751 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[29]}]
set_property LOC SLICE_X10Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[205]_i_2}]
set_property LOC SLICE_X15Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[288]_i_1}]
set_property LOC SLICE_X86Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d2_reg[10]}]
set_property LOC SLICE_X83Y736 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d3_reg[15]}]
set_property LOC SLICE_X86Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[139]}]
set_property LOC SLICE_X15Y753 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[31]_i_1}]
set_property LOC SLICE_X14Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[379]_i_1}]
set_property LOC SLICE_X9Y736 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[246]}]
set_property LOC SLICE_X11Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[2]_i_1}]
set_property LOC SLICE_X167Y684 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_sat_reg]
set_property LOC SLICE_X16Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[89]_i_2}]
set_property LOC SLICE_X120Y706 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[275]}]
set_property LOC SLICE_X33Y760 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_out_reg[5]}]
set_property LOC SLICE_X86Y784 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[17]}]
set_property LOC SLICE_X86Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[317]}]
set_property LOC SLICE_X86Y741 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[439]}]
set_property LOC SLICE_X86Y792 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[43]}]
set_property LOC SLICE_X167Y684 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/i_in_out_reg]
set_property LOC SLICE_X125Y774 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[2]}]
set_property LOC SLICE_X12Y721 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_393]
set_property LOC SLICE_X13Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[348]_i_1}]
set_property LOC SLICE_X86Y806 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_out_reg[36]}]
set_property LOC SLICE_X12Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[30]}]
set_property LOC SLICE_X49Y849 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[33]}]
set_property LOC SLICE_X10Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[131]_i_1}]
set_property LOC SLICE_X10Y818 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[9]}]
set_property LOC SLICE_X11Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[156]_i_2}]
set_property LOC SLICE_X152Y798 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[60]}]
set_property LOC SLICE_X13Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[364]}]
set_property LOC SLICE_X12Y833 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_eop_reg[2]}]
set_property LOC SLICE_X123Y755 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl0/data_out_reg[0]}]
set_property LOC SLICE_X168Y775 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_i_7}]
set_property LOC SLICE_X33Y750 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[46]}]
set_property LOC SLICE_X51Y818 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[48]}]
set_property LOC SLICE_X167Y684 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/i_in_sync3_reg]
set_property LOC SLICE_X12Y805 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[483]}]
set_property LOC SLICE_X86Y807 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data1/data_in_d1_reg[4]}]
set_property LOC SLICE_X50Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[186]}]
set_property LOC SLICE_X84Y691 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[49]}]
set_property LOC SLICE_X14Y813 [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_cmac_cdc_sync_core_drp_reset_rx_clk/usr_rx_reset_INST_0]
set_property LOC SLICE_X15Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[488]_i_2}]
set_property LOC SLICE_X12Y803 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[147]}]
set_property LOC SLICE_X59Y753 [get_cells {qsfp0_cmac_inst/inst/master_watchdog[8]_i_2}]
set_property LOC SLICE_X49Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[135]}]
set_property LOC SLICE_X86Y805 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[46]}]
set_property LOC SLICE_X101Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[8]}]
set_property LOC SLICE_X83Y753 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[7]}]
set_property LOC SLICE_X36Y750 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[26]}]
set_property LOC SLICE_X10Y736 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[207]_i_1}]
set_property LOC SLICE_X13Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[289]_i_2}]
set_property LOC SLICE_X116Y700 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d1_reg[9]}]
set_property LOC SLICE_X118Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d1_reg[5]}]
set_property LOC SLICE_X85Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[280]}]
set_property LOC SLICE_X15Y755 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[320]_i_2}]
set_property LOC SLICE_X15Y743 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[37]_i_2}]
set_property LOC SLICE_X15Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[249]}]
set_property LOC SLICE_X14Y761 [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tlast_i_11]
set_property LOC SLICE_X10Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[299]_i_2}]
set_property LOC SLICE_X154Y787 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[11]}]
set_property LOC SLICE_X167Y684 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_sat_i_1]
set_property LOC SLICE_X167Y716 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr[2]_i_1}]
set_property LOC SLICE_X15Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[87]_i_2}]
set_property LOC SLICE_X120Y706 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[270]}]
set_property LOC SLICE_X150Y670 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[15]}]
set_property LOC SLICE_X12Y832 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[122]}]
set_property LOC SLICE_X84Y788 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[177]}]
set_property LOC SLICE_X84Y738 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[417]}]
set_property LOC SLICE_X86Y741 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[436]}]
set_property LOC SLICE_X86Y792 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[52]}]
set_property LOC SLICE_X139Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[28]}]
set_property LOC SLICE_X12Y721 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_396]
set_property LOC SLICE_X13Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[348]_i_2}]
set_property LOC SLICE_X166Y743 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[6]}]
set_property LOC SLICE_X86Y782 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_out_reg[1]}]
set_property LOC SLICE_X12Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[28]}]
set_property LOC SLICE_X10Y791 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[186]}]
set_property LOC SLICE_X49Y847 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[30]}]
set_property LOC SLICE_X11Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[130]_i_2}]
set_property LOC SLICE_X116Y693 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[16]}]
set_property LOC SLICE_X12Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[89]}]
set_property LOC SLICE_X9Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[191]_i_1}]
set_property LOC SLICE_X150Y798 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[59]}]
set_property LOC SLICE_X14Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[367]}]
set_property LOC SLICE_X13Y718 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_241]
set_property LOC SLICE_X10Y810 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_eop[2]_i_3}]
set_property LOC SLICE_X168Y724 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2}]
set_property LOC SLICE_X20Y741 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[48]}]
set_property LOC SLICE_X49Y814 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[4]}]
set_property LOC SLICE_X12Y805 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[484]}]
set_property LOC SLICE_X50Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[187]}]
set_property LOC SLICE_X84Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[48]}]
set_property LOC SLICE_X14Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[487]_i_1}]
set_property LOC SLICE_X12Y806 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[144]}]
set_property LOC SLICE_X86Y805 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[47]}]
set_property LOC SLICE_X91Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[3]}]
set_property LOC SLICE_X54Y758 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[53]}]
set_property LOC SLICE_X130Y773 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[317]}]
set_property LOC SLICE_X12Y662 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_573]
set_property LOC SLICE_X50Y750 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[27]}]
set_property LOC SLICE_X12Y735 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[206]_i_2}]
set_property LOC SLICE_X14Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[289]_i_1}]
set_property LOC SLICE_X150Y692 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[6]}]
set_property LOC SLICE_X85Y695 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[13]}]
set_property LOC SLICE_X15Y755 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[320]_i_1}]
set_property LOC SLICE_X15Y743 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[37]_i_1}]
set_property LOC SLICE_X10Y755 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[248]}]
set_property LOC SLICE_X14Y760 [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tlast_i_1]
set_property LOC SLICE_X15Y731 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[29]_i_1}]
set_property LOC SLICE_X155Y786 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[16]}]
set_property LOC SLICE_X167Y683 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr_reg[2]}]
set_property LOC SLICE_X168Y747 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[9]_i_2}]
set_property LOC SLICE_X14Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[88]_i_2}]
set_property LOC SLICE_X119Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[271]}]
set_property LOC SLICE_X76Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d3_reg[2]}]
set_property LOC SLICE_X50Y849 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[426]}]
set_property LOC SLICE_X84Y738 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[384]}]
set_property LOC SLICE_X85Y740 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[437]}]
set_property LOC SLICE_X120Y797 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3/data_out_reg[9]}]
set_property LOC SLICE_X168Y688 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt[3]_i_2}]
set_property LOC SLICE_X86Y826 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[54]}]
set_property LOC SLICE_X12Y721 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_395]
set_property LOC SLICE_X15Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[347]_i_2}]
set_property LOC SLICE_X166Y742 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[0]}]
set_property LOC SLICE_X85Y816 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_out_reg[38]}]
set_property LOC SLICE_X12Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[57]}]
set_property LOC SLICE_X10Y789 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[184]}]
set_property LOC SLICE_X49Y845 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[24]}]
set_property LOC SLICE_X117Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[17]}]
set_property LOC SLICE_X12Y838 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[65]}]
set_property LOC SLICE_X12Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[178]_i_2}]
set_property LOC SLICE_X150Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3/data_out_reg[15]}]
set_property LOC SLICE_X20Y714 [get_cells {qsfp1_cmac_inst/inst/master_watchdog[0]_i_6}]
set_property LOC SLICE_X157Y796 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[5]}]
set_property LOC SLICE_X14Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[366]}]
set_property LOC SLICE_X128Y776 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl0/data_out_reg[16]}]
set_property LOC SLICE_X49Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[4]}]
set_property LOC SLICE_X51Y818 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[47]}]
set_property LOC SLICE_X167Y685 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/sm_reset_rx_timer_clr_i_3]
set_property LOC SLICE_X12Y808 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[481]}]
set_property LOC SLICE_X86Y792 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data0/data_in_d1_reg[10]}]
set_property LOC SLICE_X86Y685 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[43]}]
set_property LOC SLICE_X14Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[487]_i_2}]
set_property LOC SLICE_X12Y687 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[189]}]
set_property LOC SLICE_X120Y733 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[54]}]
set_property LOC SLICE_X49Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[134]}]
set_property LOC SLICE_X86Y802 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[39]}]
set_property LOC SLICE_X76Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[39]}]
set_property LOC SLICE_X60Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[17]}]
set_property LOC SLICE_X122Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[37]}]
set_property LOC SLICE_X14Y684 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_86]
set_property LOC SLICE_X41Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[24]}]
set_property LOC SLICE_X16Y735 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[208]_i_1}]
set_property LOC SLICE_X16Y743 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[28]_i_2}]
set_property LOC SLICE_X83Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d3_reg[2]}]
set_property LOC SLICE_X83Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[138]}]
set_property LOC SLICE_X16Y753 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[321]_i_2}]
set_property LOC SLICE_X17Y755 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[380]_i_2}]
set_property LOC SLICE_X13Y747 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[281]}]
set_property LOC SLICE_X15Y747 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[48]}]
set_property LOC SLICE_X10Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[300]_i_1}]
set_property LOC SLICE_X16Y635 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[59]}]
set_property LOC SLICE_X167Y693 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[9]_i_1}]
set_property LOC SLICE_X167Y751 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_txresetdone_inst/i_in_sync3_reg}]
set_property LOC SLICE_X11Y669 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[404]}]
set_property LOC SLICE_X12Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[8]_i_1}]
set_property LOC SLICE_X119Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[269]}]
set_property LOC SLICE_X76Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d3_reg[15]}]
set_property LOC SLICE_X83Y802 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[133]}]
set_property LOC SLICE_X86Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[319]}]
set_property LOC SLICE_X86Y741 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[441]}]
set_property LOC SLICE_X168Y687 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_i_2}]
set_property LOC SLICE_X86Y788 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[28]}]
set_property LOC SLICE_X129Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[23]}]
set_property LOC SLICE_X12Y720 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_390]
set_property LOC SLICE_X16Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[345]_i_2}]
set_property LOC SLICE_X168Y682 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync1_reg]
set_property LOC SLICE_X83Y828 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_out_reg[50]}]
set_property LOC SLICE_X168Y672 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_meta_reg}]
set_property LOC SLICE_X12Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[4]}]
set_property LOC SLICE_X10Y819 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[251]}]
set_property LOC SLICE_X168Y744 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/FSM_sequential_sm_reset_rx[2]_i_1}]
set_property LOC SLICE_X118Y696 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[18]}]
set_property LOC SLICE_X12Y799 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[50]}]
set_property LOC SLICE_X11Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[15]_i_2}]
set_property LOC SLICE_X151Y798 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[42]}]
set_property LOC SLICE_X14Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[369]}]
set_property LOC SLICE_X49Y740 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[50]}]
set_property LOC SLICE_X49Y814 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[19]}]
set_property LOC SLICE_X12Y805 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[482]}]
set_property LOC SLICE_X86Y792 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data0/data_in_d1_reg[11]}]
set_property LOC SLICE_X83Y673 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[13]}]
set_property LOC SLICE_X13Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[485]_i_2}]
set_property LOC SLICE_X10Y684 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[213]}]
set_property LOC SLICE_X119Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[63]}]
set_property LOC SLICE_X83Y741 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_out_reg[51]}]
set_property LOC SLICE_X86Y799 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[3]}]
set_property LOC SLICE_X100Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[48]}]
set_property LOC SLICE_X53Y759 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[18]}]
set_property LOC SLICE_X15Y686 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_87]
set_property LOC SLICE_X25Y751 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[25]}]
set_property LOC SLICE_X10Y736 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[207]_i_2}]
set_property LOC SLICE_X16Y743 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[28]_i_1}]
set_property LOC SLICE_X116Y700 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d1_reg[6]}]
set_property LOC SLICE_X49Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[9]}]
set_property LOC SLICE_X15Y753 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[321]_i_1}]
set_property LOC SLICE_X17Y755 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[380]_i_1}]
set_property LOC SLICE_X15Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[46]}]
set_property LOC SLICE_X10Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[300]_i_2}]
set_property LOC SLICE_X150Y788 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[15]}]
set_property LOC SLICE_X167Y693 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[8]_i_1}]
set_property LOC SLICE_X10Y668 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[403]}]
set_property LOC SLICE_X16Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[58]_i_2}]
set_property LOC SLICE_X119Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[26]}]
set_property LOC SLICE_X78Y753 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d3_reg[14]}]
set_property LOC SLICE_X84Y798 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[172]}]
set_property LOC SLICE_X83Y741 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[385]}]
set_property LOC SLICE_X84Y738 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[442]}]
set_property LOC SLICE_X120Y797 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3/data_out_reg[12]}]
set_property LOC SLICE_X86Y788 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[32]}]
set_property LOC SLICE_X14Y694 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/axis_tkeep[63]_i_19}]
set_property LOC SLICE_X11Y668 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_39]
set_property LOC SLICE_X16Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[345]_i_1}]
set_property LOC SLICE_X168Y682 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync3_reg]
set_property LOC SLICE_X83Y802 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_out_reg[34]}]
set_property LOC SLICE_X12Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[49]}]
set_property LOC SLICE_X10Y818 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[249]}]
set_property LOC SLICE_X51Y847 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[55]}]
set_property LOC SLICE_X12Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[124]_i_2}]
set_property LOC SLICE_X12Y799 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[49]}]
set_property LOC SLICE_X16Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[160]_i_1}]
set_property LOC SLICE_X14Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[368]}]
set_property LOC SLICE_X124Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl0/data_out_reg[3]}]
set_property LOC SLICE_X167Y742 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]}]
set_property LOC SLICE_X20Y741 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[49]}]
set_property LOC SLICE_X84Y787 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[5]}]
set_property LOC SLICE_X12Y805 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[479]}]
set_property LOC SLICE_X86Y685 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[45]}]
set_property LOC SLICE_X12Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[486]_i_2}]
set_property LOC SLICE_X12Y689 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[197]}]
set_property LOC SLICE_X12Y803 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[149]}]
set_property LOC SLICE_X119Y737 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[23]}]
set_property LOC SLICE_X83Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_out_reg[18]}]
set_property LOC SLICE_X86Y805 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[11]}]
set_property LOC SLICE_X53Y759 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[38]}]
set_property LOC SLICE_X118Y801 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[384]}]
set_property LOC SLICE_X37Y751 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[22]}]
set_property LOC SLICE_X15Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[209]_i_1}]
set_property LOC SLICE_X12Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[258]_i_2}]
set_property LOC SLICE_X86Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d2_reg[3]}]
set_property LOC SLICE_X150Y684 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[36]}]
set_property LOC SLICE_X86Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[137]}]
set_property LOC SLICE_X15Y757 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[322]_i_2}]
set_property LOC SLICE_X16Y760 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[381]_i_2}]
set_property LOC SLICE_X16Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[282]}]
set_property LOC SLICE_X11Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[2]_i_2}]
set_property LOC SLICE_X167Y693 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[7]_i_1}]
set_property LOC SLICE_X11Y669 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[406]}]
set_property LOC SLICE_X16Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[89]_i_1}]
set_property LOC SLICE_X120Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[267]}]
set_property LOC SLICE_X82Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d3_reg[13]}]
set_property LOC SLICE_X86Y796 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[188]}]
set_property LOC SLICE_X86Y741 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[405]}]
set_property LOC SLICE_X85Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[43]}]
set_property LOC SLICE_X86Y792 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[45]}]
set_property LOC SLICE_X139Y764 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[26]}]
set_property LOC SLICE_X12Y720 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_392]
set_property LOC SLICE_X13Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[346]_i_2}]
set_property LOC SLICE_X50Y826 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[151]}]
set_property LOC SLICE_X10Y669 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[123]}]
set_property LOC SLICE_X10Y819 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[253]}]
set_property LOC SLICE_X117Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[10]}]
set_property LOC SLICE_X10Y817 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[4]}]
set_property LOC SLICE_X16Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[160]_i_2}]
set_property LOC SLICE_X12Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/rd_ptr[2]_i_3__2}]
set_property LOC SLICE_X20Y715 [get_cells {qsfp1_cmac_inst/inst/master_watchdog[8]_i_5}]
set_property LOC SLICE_X38Y750 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[52]}]
set_property LOC SLICE_X49Y818 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[36]}]
set_property LOC SLICE_X12Y808 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[480]}]
set_property LOC SLICE_X86Y685 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[44]}]
set_property LOC SLICE_X15Y732 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[483]_i_2}]
set_property LOC SLICE_X10Y678 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[200]}]
set_property LOC SLICE_X119Y737 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[22]}]
set_property LOC SLICE_X85Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_out_reg[19]}]
set_property LOC SLICE_X86Y805 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[38]}]
set_property LOC SLICE_X52Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[51]}]
set_property LOC SLICE_X124Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[35]}]
set_property LOC SLICE_X25Y751 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[23]}]
set_property LOC SLICE_X16Y735 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[208]_i_2}]
set_property LOC SLICE_X12Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[258]_i_1}]
set_property LOC SLICE_X118Y696 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d1_reg[4]}]
set_property LOC SLICE_X85Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[279]}]
set_property LOC SLICE_X15Y757 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[322]_i_1}]
set_property LOC SLICE_X17Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[381]_i_1}]
set_property LOC SLICE_X16Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[284]}]
set_property LOC SLICE_X10Y731 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[275]_i_2}]
set_property LOC SLICE_X150Y788 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[39]}]
set_property LOC SLICE_X166Y693 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[6]_i_2}]
set_property LOC SLICE_X167Y716 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr0]
set_property LOC SLICE_X11Y669 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[405]}]
set_property LOC SLICE_X11Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[8]_i_2}]
set_property LOC SLICE_X120Y706 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[268]}]
set_property LOC SLICE_X78Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d3_reg[12]}]
set_property LOC SLICE_X83Y791 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[170]}]
set_property LOC SLICE_X84Y738 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[412]}]
set_property LOC SLICE_X84Y738 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[440]}]
set_property LOC SLICE_X120Y797 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3/data_out_reg[8]}]
set_property LOC SLICE_X168Y688 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]}]
set_property LOC SLICE_X125Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[52]}]
set_property LOC SLICE_X168Y751 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg}]
set_property LOC SLICE_X138Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[27]}]
set_property LOC SLICE_X12Y720 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_391]
set_property LOC SLICE_X14Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[346]_i_1}]
set_property LOC SLICE_X166Y742 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[7]}]
set_property LOC SLICE_X85Y816 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_out_reg[37]}]
set_property LOC SLICE_X10Y669 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[122]}]
set_property LOC SLICE_X10Y819 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[255]}]
set_property LOC SLICE_X51Y847 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[32]}]
set_property LOC SLICE_X10Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[133]_i_2}]
set_property LOC SLICE_X12Y839 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[70]}]
set_property LOC SLICE_X10Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[152]_i_2}]
set_property LOC SLICE_X12Y694 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/rot[0]_i_1}]
set_property LOC SLICE_X20Y715 [get_cells {qsfp1_cmac_inst/inst/master_watchdog_reg[15]}]
set_property LOC SLICE_X154Y787 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[46]}]
set_property LOC SLICE_X14Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[370]}]
set_property LOC SLICE_X14Y693 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_276]
set_property LOC SLICE_X14Y808 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[398]}]
set_property LOC SLICE_X128Y772 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl0/data_out_reg[37]}]
set_property LOC SLICE_X38Y750 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[51]}]
set_property LOC SLICE_X49Y814 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[2]}]
set_property LOC SLICE_X167Y691 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/i_in_out_reg]
set_property LOC SLICE_X12Y816 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[465]}]
set_property LOC SLICE_X86Y785 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data0/data_in_d1_reg[2]}]
set_property LOC SLICE_X86Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[41]}]
set_property LOC SLICE_X13Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[484]_i_2}]
set_property LOC SLICE_X12Y687 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[205]}]
set_property LOC SLICE_X120Y738 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[17]}]
set_property LOC SLICE_X49Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[14]}]
set_property LOC SLICE_X86Y797 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[41]}]
set_property LOC SLICE_X78Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[63]}]
set_property LOC SLICE_X37Y750 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[20]}]
set_property LOC SLICE_X16Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[20]_i_1}]
set_property LOC SLICE_X11Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[259]_i_2}]
set_property LOC SLICE_X83Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d3_reg[3]}]
set_property LOC SLICE_X152Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[33]}]
set_property LOC SLICE_X85Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[132]}]
set_property LOC SLICE_X15Y758 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[323]_i_2}]
set_property LOC SLICE_X12Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[382]_i_2}]
set_property LOC SLICE_X15Y752 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[285]}]
set_property LOC SLICE_X16Y758 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[5]}]
set_property LOC SLICE_X14Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[326]_i_2}]
set_property LOC SLICE_X155Y786 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[21]}]
set_property LOC SLICE_X166Y693 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[6]_i_1}]
set_property LOC SLICE_X150Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2/data_out_reg[12]}]
set_property LOC SLICE_X10Y668 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[400]}]
set_property LOC SLICE_X12Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[53]_i_2}]
set_property LOC SLICE_X120Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[301]}]
set_property LOC SLICE_X150Y670 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[13]}]
set_property LOC SLICE_X86Y800 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[135]}]
set_property LOC SLICE_X86Y741 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[413]}]
set_property LOC SLICE_X86Y741 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[445]}]
set_property LOC SLICE_X84Y787 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[46]}]
set_property LOC SLICE_X122Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[4]}]
set_property LOC SLICE_X126Y770 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[0]}]
set_property LOC SLICE_X12Y720 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_387]
set_property LOC SLICE_X15Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[343]_i_2}]
set_property LOC SLICE_X86Y806 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_out_reg[32]}]
set_property LOC SLICE_X12Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[51]}]
set_property LOC SLICE_X11Y807 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[273]}]
set_property LOC SLICE_X51Y833 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[5]}]
set_property LOC SLICE_X12Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[123]_i_2}]
set_property LOC SLICE_X10Y819 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[6]}]
set_property LOC SLICE_X9Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[191]_i_2}]
set_property LOC SLICE_X13Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/rot[1]_i_10}]
set_property LOC SLICE_X20Y714 [get_cells {qsfp1_cmac_inst/inst/master_watchdog[0]_i_3}]
set_property LOC SLICE_X14Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[353]}]
set_property LOC SLICE_X14Y692 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_280]
set_property LOC SLICE_X49Y741 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[54]}]
set_property LOC SLICE_X49Y820 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[52]}]
set_property LOC SLICE_X12Y805 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[478]}]
set_property LOC SLICE_X50Y683 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[40]}]
set_property LOC SLICE_X14Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[482]_i_2}]
set_property LOC SLICE_X119Y736 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[6]}]
set_property LOC SLICE_X86Y687 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_out_reg[0]}]
set_property LOC SLICE_X86Y797 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[42]}]
set_property LOC SLICE_X52Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[52]}]
set_property LOC SLICE_X124Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[33]}]
set_property LOC SLICE_X41Y750 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[21]}]
set_property LOC SLICE_X15Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[209]_i_2}]
set_property LOC SLICE_X12Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[259]_i_1}]
set_property LOC SLICE_X150Y685 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[34]}]
set_property LOC SLICE_X83Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[141]}]
set_property LOC SLICE_X15Y758 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[323]_i_1}]
set_property LOC SLICE_X12Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[382]_i_1}]
set_property LOC SLICE_X16Y753 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[283]}]
set_property LOC SLICE_X15Y747 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[58]}]
set_property LOC SLICE_X16Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[323]_i_2}]
set_property LOC SLICE_X120Y785 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[46]}]
set_property LOC SLICE_X14Y611 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[5]}]
set_property LOC SLICE_X166Y693 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[5]_i_1}]
set_property LOC SLICE_X150Y671 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0/data_out_reg[7]}]
set_property LOC SLICE_X12Y671 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[399]}]
set_property LOC SLICE_X10Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[52]_i_2}]
set_property LOC SLICE_X120Y696 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[185]}]
set_property LOC SLICE_X84Y798 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[171]}]
set_property LOC SLICE_X86Y741 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[407]}]
set_property LOC SLICE_X85Y740 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[446]}]
set_property LOC SLICE_X86Y790 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[47]}]
set_property LOC SLICE_X167Y753 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0}]
set_property LOC SLICE_X12Y720 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_386]
set_property LOC SLICE_X15Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[330]_i_2}]
set_property LOC SLICE_X83Y785 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_out_reg[2]}]
set_property LOC SLICE_X168Y678 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync1_reg}]
set_property LOC SLICE_X12Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[50]}]
set_property LOC SLICE_X12Y833 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_eop[1]_i_1}]
set_property LOC SLICE_X49Y845 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[6]}]
set_property LOC SLICE_X11Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[130]_i_1}]
set_property LOC SLICE_X117Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[14]}]
set_property LOC SLICE_X12Y840 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[57]}]
set_property LOC SLICE_X12Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[178]_i_1}]
set_property LOC SLICE_X13Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/rd_ptr_reg[2]}]
set_property LOC SLICE_X20Y714 [get_cells {qsfp1_cmac_inst/inst/master_watchdog[0]_i_4}]
set_property LOC SLICE_X152Y793 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[8]}]
set_property LOC SLICE_X15Y704 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[342]}]
set_property LOC SLICE_X14Y719 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_258]
set_property LOC SLICE_X12Y809 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[410]}]
set_property LOC SLICE_X119Y804 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl0/data_out_reg[48]}]
set_property LOC SLICE_X25Y750 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[53]}]
set_property LOC SLICE_X51Y818 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[35]}]
set_property LOC SLICE_X167Y691 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/i_in_sync2_reg]
set_property LOC SLICE_X10Y838 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[456]}]
set_property LOC SLICE_X49Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[188]}]
set_property LOC SLICE_X86Y672 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[5]}]
set_property LOC SLICE_X15Y732 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[483]_i_1}]
set_property LOC SLICE_X11Y677 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[216]}]
set_property LOC SLICE_X119Y737 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[26]}]
set_property LOC SLICE_X83Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_out_reg[17]}]
set_property LOC SLICE_X86Y799 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[40]}]
set_property LOC SLICE_X97Y753 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[39]}]
set_property LOC SLICE_X41Y750 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[19]}]
set_property LOC SLICE_X16Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[20]_i_2}]
set_property LOC SLICE_X13Y747 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[25]_i_2}]
set_property LOC SLICE_X152Y680 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[32]}]
set_property LOC SLICE_X86Y694 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[27]}]
set_property LOC SLICE_X14Y737 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[370]_i_2}]
set_property LOC SLICE_X10Y757 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[383]_i_2}]
set_property LOC SLICE_X16Y753 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[287]}]
set_property LOC SLICE_X15Y750 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[63]}]
set_property LOC SLICE_X11Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[301]_i_1}]
set_property LOC SLICE_X167Y693 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[4]_i_1}]
set_property LOC SLICE_X10Y668 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[402]}]
set_property LOC SLICE_X16Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[59]_i_2}]
set_property LOC SLICE_X119Y678 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[30]}]
set_property LOC SLICE_X150Y669 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[14]}]
set_property LOC SLICE_X84Y798 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[173]}]
set_property LOC SLICE_X86Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[295]}]
set_property LOC SLICE_X84Y738 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[443]}]
set_property LOC SLICE_X168Y688 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]}]
set_property LOC SLICE_X12Y694 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/rot[1]_i_9}]
set_property LOC SLICE_X122Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[50]}]
set_property LOC SLICE_X139Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0/data_out_reg[5]}]
set_property LOC SLICE_X12Y720 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_389]
set_property LOC SLICE_X14Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[344]_i_2}]
set_property LOC SLICE_X85Y783 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_out_reg[2]}]
set_property LOC SLICE_X10Y803 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_eop[1]_i_2}]
set_property LOC SLICE_X10Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[142]_i_1}]
set_property LOC SLICE_X12Y841 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[79]}]
set_property LOC SLICE_X18Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[179]_i_2}]
set_property LOC SLICE_X20Y714 [get_cells {qsfp1_cmac_inst/inst/master_watchdog[0]_i_5}]
set_property LOC SLICE_X152Y793 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[7]}]
set_property LOC SLICE_X167Y742 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]}]
set_property LOC SLICE_X20Y741 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[56]}]
set_property LOC SLICE_X51Y818 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[42]}]
set_property LOC SLICE_X167Y691 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/i_in_meta_reg]
set_property LOC SLICE_X10Y838 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[457]}]
set_property LOC SLICE_X86Y785 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data0/data_in_d1_reg[1]}]
set_property LOC SLICE_X86Y685 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[42]}]
set_property LOC SLICE_X13Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[476]_i_1}]
set_property LOC SLICE_X10Y684 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[208]}]
set_property LOC SLICE_X12Y803 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[143]}]
set_property LOC SLICE_X120Y738 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[14]}]
set_property LOC SLICE_X85Y740 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_out_reg[53]}]
set_property LOC SLICE_X76Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[62]}]
set_property LOC SLICE_X122Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[34]}]
set_property LOC SLICE_X11Y719 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_76]
set_property LOC SLICE_X36Y750 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[1]}]
set_property LOC SLICE_X10Y730 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[210]_i_2}]
set_property LOC SLICE_X13Y747 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[25]_i_1}]
set_property LOC SLICE_X152Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[35]}]
set_property LOC SLICE_X86Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[142]}]
set_property LOC SLICE_X14Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[370]_i_1}]
set_property LOC SLICE_X14Y757 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[383]_i_1}]
set_property LOC SLICE_X15Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[286]}]
set_property LOC SLICE_X15Y750 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[61]}]
set_property LOC SLICE_X14Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[327]_i_1}]
set_property LOC SLICE_X150Y802 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[24]}]
set_property LOC SLICE_X51Y743 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d4_reg[15]}]
set_property LOC SLICE_X167Y693 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[3]_i_1}]
set_property LOC SLICE_X150Y670 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0/data_out_reg[6]}]
set_property LOC SLICE_X10Y800 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_560]
set_property LOC SLICE_X168Y737 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst/i_in_meta_reg}]
set_property LOC SLICE_X167Y744 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_clr_reg]
set_property LOC SLICE_X10Y668 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[401]}]
set_property LOC SLICE_X10Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[52]_i_1}]
set_property LOC SLICE_X119Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[266]}]
set_property LOC SLICE_X150Y670 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[17]}]
set_property LOC SLICE_X86Y800 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[134]}]
set_property LOC SLICE_X83Y740 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[418]}]
set_property LOC SLICE_X84Y738 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[444]}]
set_property LOC SLICE_X86Y792 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[41]}]
set_property LOC SLICE_X12Y804 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_174]
set_property LOC SLICE_X10Y791 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[172]}]
set_property LOC SLICE_X122Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[48]}]
set_property LOC SLICE_X12Y720 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_388]
set_property LOC SLICE_X14Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[344]_i_1}]
set_property LOC SLICE_X83Y802 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_out_reg[33]}]
set_property LOC SLICE_X12Y700 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[52]}]
set_property LOC SLICE_X10Y803 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_eop[1]_i_3}]
set_property LOC SLICE_X12Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[124]_i_1}]
set_property LOC SLICE_X12Y838 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[94]}]
set_property LOC SLICE_X16Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[192]_i_1}]
set_property LOC SLICE_X20Y714 [get_cells {qsfp1_cmac_inst/inst/master_watchdog[0]_i_8}]
set_property LOC SLICE_X157Y796 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[44]}]
set_property LOC SLICE_X15Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[354]}]
set_property LOC SLICE_X14Y693 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_278]
set_property LOC SLICE_X12Y809 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[405]}]
set_property LOC SLICE_X128Y776 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl0/data_out_reg[35]}]
set_property LOC SLICE_X38Y750 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[55]}]
set_property LOC SLICE_X51Y818 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[34]}]
set_property LOC SLICE_X10Y806 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[505]}]
set_property LOC SLICE_X86Y802 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data1/data_in_d1_reg[12]}]
set_property LOC SLICE_X49Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[179]}]
set_property LOC SLICE_X86Y685 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[38]}]
set_property LOC SLICE_X14Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[482]_i_1}]
set_property LOC SLICE_X49Y833 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[50]}]
set_property LOC SLICE_X14Y683 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_111]
set_property LOC SLICE_X119Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[18]}]
set_property LOC SLICE_X49Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_in_d1_reg[6]}]
set_property LOC SLICE_X86Y797 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[56]}]
set_property LOC SLICE_X82Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[42]}]
set_property LOC SLICE_X39Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[51]}]
set_property LOC SLICE_X8Y733 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[211]_i_1}]
set_property LOC SLICE_X13Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[260]_i_2}]
set_property LOC SLICE_X150Y680 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[42]}]
set_property LOC SLICE_X13Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[371]_i_2}]
set_property LOC SLICE_X13Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[384]_i_2}]
set_property LOC SLICE_X15Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[288]}]
set_property LOC SLICE_X16Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[316]_i_2}]
set_property LOC SLICE_X167Y693 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[4]}]
set_property LOC SLICE_X12Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[51]_i_2}]
set_property LOC SLICE_X120Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[311]}]
set_property LOC SLICE_X150Y671 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[22]}]
set_property LOC SLICE_X10Y819 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[1]}]
set_property LOC SLICE_X50Y858 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[430]}]
set_property LOC SLICE_X86Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[299]}]
set_property LOC SLICE_X85Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[45]}]
set_property LOC SLICE_X122Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[61]}]
set_property LOC SLICE_X168Y684 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/i_in_sync2_reg]
set_property LOC SLICE_X10Y801 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty[1]_i_3}]
set_property LOC SLICE_X136Y764 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[39]}]
set_property LOC SLICE_X12Y698 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_411]
set_property LOC SLICE_X12Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[366]_i_2}]
set_property LOC SLICE_X49Y821 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[144]}]
set_property LOC SLICE_X12Y701 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[27]}]
set_property LOC SLICE_X12Y819 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[237]}]
set_property LOC SLICE_X51Y845 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[58]}]
set_property LOC SLICE_X10Y731 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[147]_i_1}]
set_property LOC SLICE_X117Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[0]}]
set_property LOC SLICE_X12Y833 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[99]}]
set_property LOC SLICE_X20Y714 [get_cells {qsfp1_cmac_inst/inst/master_watchdog[0]_i_9}]
set_property LOC SLICE_X14Y695 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_269]
set_property LOC SLICE_X10Y807 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[388]}]
set_property LOC SLICE_X33Y750 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[58]}]
set_property LOC SLICE_X49Y814 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[6]}]
set_property LOC SLICE_X10Y806 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[506]}]
set_property LOC SLICE_X86Y680 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[37]}]
set_property LOC SLICE_X17Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[480]_i_1}]
set_property LOC SLICE_X13Y670 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty[5]_i_1}]
set_property LOC SLICE_X49Y833 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[51]}]
set_property LOC SLICE_X59Y752 [get_cells {qsfp0_cmac_inst/inst/master_watchdog[0]_i_5}]
set_property LOC SLICE_X15Y685 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_108]
set_property LOC SLICE_X83Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_out_reg[6]}]
set_property LOC SLICE_X86Y797 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[57]}]
set_property LOC SLICE_X78Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[41]}]
set_property LOC SLICE_X122Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[38]}]
set_property LOC SLICE_X12Y663 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_575]
set_property LOC SLICE_X10Y729 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[210]_i_1}]
set_property LOC SLICE_X14Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[260]_i_1}]
set_property LOC SLICE_X49Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_out_reg[0]}]
set_property LOC SLICE_X150Y684 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[43]}]
set_property LOC SLICE_X83Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[131]}]
set_property LOC SLICE_X13Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[371]_i_1}]
set_property LOC SLICE_X13Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[384]_i_1}]
set_property LOC SLICE_X14Y744 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[291]}]
set_property LOC SLICE_X15Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[324]_i_1}]
set_property LOC SLICE_X167Y693 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[3]}]
set_property LOC SLICE_X168Y748 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[5]_i_1}]
set_property LOC SLICE_X11Y670 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[387]}]
set_property LOC SLICE_X11Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[54]_i_1}]
set_property LOC SLICE_X120Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[310]}]
set_property LOC SLICE_X150Y669 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[1]}]
set_property LOC SLICE_X86Y796 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[189]}]
set_property LOC SLICE_X85Y740 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[415]}]
set_property LOC SLICE_X86Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[46]}]
set_property LOC SLICE_X166Y751 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt[3]_i_2}]
set_property LOC SLICE_X11Y801 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty[1]_i_2}]
set_property LOC SLICE_X12Y699 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_410]
set_property LOC SLICE_X15Y731 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[367]_i_1}]
set_property LOC SLICE_X166Y690 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync1_reg]
set_property LOC SLICE_X50Y826 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[145]}]
set_property LOC SLICE_X166Y680 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_out_reg}]
set_property LOC SLICE_X12Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[13]}]
set_property LOC SLICE_X12Y819 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[238]}]
set_property LOC SLICE_X167Y740 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/i_in_meta_reg]
set_property LOC SLICE_X13Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[132]_i_2}]
set_property LOC SLICE_X14Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[201]_i_1}]
set_property LOC SLICE_X13Y696 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/rot[1]_i_11}]
set_property LOC SLICE_X117Y672 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d1_reg[5]}]
set_property LOC SLICE_X14Y723 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_231]
set_property LOC SLICE_X49Y741 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[57]}]
set_property LOC SLICE_X49Y820 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[56]}]
set_property LOC SLICE_X168Y687 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_sync3_reg]
set_property LOC SLICE_X12Y808 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[503]}]
set_property LOC SLICE_X86Y802 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data1/data_in_d1_reg[2]}]
set_property LOC SLICE_X50Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[182]}]
set_property LOC SLICE_X86Y672 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[3]}]
set_property LOC SLICE_X16Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[481]_i_1}]
set_property LOC SLICE_X10Y678 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[201]}]
set_property LOC SLICE_X51Y833 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[49]}]
set_property LOC SLICE_X120Y733 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[59]}]
set_property LOC SLICE_X49Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_in_d1_reg[3]}]
set_property LOC SLICE_X86Y797 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[55]}]
set_property LOC SLICE_X78Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[3]}]
set_property LOC SLICE_X53Y756 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[57]}]
set_property LOC SLICE_X119Y801 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[387]}]
set_property LOC SLICE_X10Y719 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_61]
set_property LOC SLICE_X10Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[212]_i_1}]
set_property LOC SLICE_X11Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[261]_i_2}]
set_property LOC SLICE_X150Y685 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[40]}]
set_property LOC SLICE_X12Y711 [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_cmac_cdc_sync_core_tx_reset/s_out_d2_cdc_to_reg]
set_property LOC SLICE_X85Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[277]}]
set_property LOC SLICE_X13Y737 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[372]_i_2}]
set_property LOC SLICE_X10Y744 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[385]_i_2}]
set_property LOC SLICE_X16Y743 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[28]}]
set_property LOC SLICE_X16Y758 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[39]}]
set_property LOC SLICE_X15Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[323]_i_1}]
set_property LOC SLICE_X14Y608 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[36]}]
set_property LOC SLICE_X166Y693 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[2]}]
set_property LOC SLICE_X150Y680 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0/data_out_reg[8]}]
set_property LOC SLICE_X167Y743 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_ctr[0]_i_1}]
set_property LOC SLICE_X14Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[53]_i_1}]
set_property LOC SLICE_X120Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[313]}]
set_property LOC SLICE_X78Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d3_reg[9]}]
set_property LOC SLICE_X50Y858 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[421]}]
set_property LOC SLICE_X85Y740 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[406]}]
set_property LOC SLICE_X85Y740 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[447]}]
set_property LOC SLICE_X122Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[62]}]
set_property LOC SLICE_X168Y684 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/i_in_sync1_reg]
set_property LOC SLICE_X166Y751 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt[1]_i_1}]
set_property LOC SLICE_X10Y800 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty[1]_i_5}]
set_property LOC SLICE_X139Y763 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[37]}]
set_property LOC SLICE_X12Y701 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_413]
set_property LOC SLICE_X14Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[362]_i_1}]
set_property LOC SLICE_X86Y800 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_out_reg[23]}]
set_property LOC SLICE_X12Y701 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[25]}]
set_property LOC SLICE_X10Y820 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[240]}]
set_property LOC SLICE_X167Y750 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/FSM_sequential_sm_reset_tx[2]_i_6}]
set_property LOC SLICE_X9Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[146]_i_1}]
set_property LOC SLICE_X11Y818 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[23]}]
set_property LOC SLICE_X15Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[202]_i_1}]
set_property LOC SLICE_X20Y716 [get_cells {qsfp1_cmac_inst/inst/master_watchdog_reg[16]}]
set_property LOC SLICE_X14Y693 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_264]
set_property LOC SLICE_X12Y808 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[413]}]
set_property LOC SLICE_X52Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[5]}]
set_property LOC SLICE_X10Y806 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[504]}]
set_property LOC SLICE_X86Y799 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data1/data_in_d1_reg[1]}]
set_property LOC SLICE_X50Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[180]}]
set_property LOC SLICE_X86Y681 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[39]}]
set_property LOC SLICE_X12Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[478]_i_2}]
set_property LOC SLICE_X49Y831 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[4]}]
set_property LOC SLICE_X166Y741 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync2_reg]
set_property LOC SLICE_X59Y752 [get_cells {qsfp0_cmac_inst/inst/master_watchdog[0]_i_4}]
set_property LOC SLICE_X120Y733 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[61]}]
set_property LOC SLICE_X49Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_in_d1_reg[5]}]
set_property LOC SLICE_X83Y798 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[16]}]
set_property LOC SLICE_X82Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[40]}]
set_property LOC SLICE_X12Y721 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_56]
set_property LOC SLICE_X35Y751 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[50]}]
set_property LOC SLICE_X10Y733 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[211]_i_2}]
set_property LOC SLICE_X11Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[261]_i_1}]
set_property LOC SLICE_X51Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d4_reg[8]}]
set_property LOC SLICE_X150Y679 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[41]}]
set_property LOC SLICE_X86Y694 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[10]}]
set_property LOC SLICE_X13Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[372]_i_1}]
set_property LOC SLICE_X10Y744 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[385]_i_1}]
set_property LOC SLICE_X14Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[289]}]
set_property LOC SLICE_X15Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[322]_i_2}]
set_property LOC SLICE_X166Y693 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[1]}]
set_property LOC SLICE_X168Y747 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[8]_i_1}]
set_property LOC SLICE_X12Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[51]_i_1}]
set_property LOC SLICE_X120Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[312]}]
set_property LOC SLICE_X150Y669 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[19]}]
set_property LOC SLICE_X86Y694 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[32]}]
set_property LOC SLICE_X86Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[44]}]
set_property LOC SLICE_X168Y744 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/sm_reset_tx_timer_clr_i_2]
set_property LOC SLICE_X10Y801 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty[1]_i_4}]
set_property LOC SLICE_X129Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[38]}]
set_property LOC SLICE_X12Y698 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_412]
set_property LOC SLICE_X15Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[343]_i_1}]
set_property LOC SLICE_X166Y690 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync3_reg]
set_property LOC SLICE_X86Y800 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_out_reg[22]}]
set_property LOC SLICE_X12Y701 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[26]}]
set_property LOC SLICE_X10Y820 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[241]}]
set_property LOC SLICE_X12Y731 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[157]_i_2}]
set_property LOC SLICE_X13Y696 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/rot[1]_i_13}]
set_property LOC SLICE_X14Y694 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_268]
set_property LOC SLICE_X168Y775 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]}]
set_property LOC SLICE_X51Y739 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[59]}]
set_property LOC SLICE_X49Y820 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[54]}]
set_property LOC SLICE_X12Y815 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[501]}]
set_property LOC SLICE_X86Y680 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[33]}]
set_property LOC SLICE_X10Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[47]_i_2}]
set_property LOC SLICE_X14Y739 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[265]}]
set_property LOC SLICE_X51Y833 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[54]}]
set_property LOC SLICE_X12Y814 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[154]}]
set_property LOC SLICE_X14Y683 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_109]
set_property LOC SLICE_X119Y736 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[5]}]
set_property LOC SLICE_X83Y740 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_out_reg[54]}]
set_property LOC SLICE_X83Y798 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[19]}]
set_property LOC SLICE_X82Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[12]}]
set_property LOC SLICE_X119Y804 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[388]}]
set_property LOC SLICE_X14Y684 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_91]
set_property LOC SLICE_X52Y743 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[32]}]
set_property LOC SLICE_X15Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[213]_i_1}]
set_property LOC SLICE_X12Y758 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[262]_i_2}]
set_property LOC SLICE_X51Y739 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_out_reg[2]}]
set_property LOC SLICE_X85Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[292]}]
set_property LOC SLICE_X12Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[373]_i_2}]
set_property LOC SLICE_X12Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[386]_i_2}]
set_property LOC SLICE_X15Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[292]}]
set_property LOC SLICE_X11Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[30]_i_2}]
set_property LOC SLICE_X166Y693 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[0]}]
set_property LOC SLICE_X150Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2/data_out_reg[13]}]
set_property LOC SLICE_X10Y838 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_62]
set_property LOC SLICE_X167Y751 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_txresetdone_inst/i_in_out_reg}]
set_property LOC SLICE_X12Y663 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[392]}]
set_property LOC SLICE_X18Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[55]_i_1}]
set_property LOC SLICE_X120Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[315]}]
set_property LOC SLICE_X51Y857 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[437]}]
set_property LOC SLICE_X85Y740 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[386]}]
set_property LOC SLICE_X86Y694 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[49]}]
set_property LOC SLICE_X125Y774 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1/data_out_reg[4]}]
set_property LOC SLICE_X122Y760 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[60]}]
set_property LOC SLICE_X136Y763 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[41]}]
set_property LOC SLICE_X12Y698 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_408]
set_property LOC SLICE_X14Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[368]_i_2}]
set_property LOC SLICE_X51Y857 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_in_d1_reg[51]}]
set_property LOC SLICE_X167Y684 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_out_reg}]
set_property LOC SLICE_X12Y819 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[239]}]
set_property LOC SLICE_X51Y845 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[22]}]
set_property LOC SLICE_X168Y741 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_sync3_reg]
set_property LOC SLICE_X9Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[146]_i_2}]
set_property LOC SLICE_X118Y696 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[15]}]
set_property LOC SLICE_X16Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[200]_i_1}]
set_property LOC SLICE_X12Y696 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/rot[1]_i_14}]
set_property LOC SLICE_X20Y714 [get_cells {qsfp1_cmac_inst/inst/master_watchdog_reg[7]}]
set_property LOC SLICE_X152Y798 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[6]}]
set_property LOC SLICE_X14Y808 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[395]}]
set_property LOC BUFG_GT_X1Y309 [get_cells qsfp0_cmac_inst/inst/cmac_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst]
set_property LOC SLICE_X166Y744 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1}]
set_property LOC SLICE_X168Y775 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]}]
set_property LOC SLICE_X33Y750 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[61]}]
set_property LOC SLICE_X12Y808 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[502]}]
set_property LOC SLICE_X49Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[183]}]
set_property LOC SLICE_X86Y685 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[35]}]
set_property LOC SLICE_X16Y731 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[495]_i_2}]
set_property LOC SLICE_X10Y684 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[209]}]
set_property LOC SLICE_X51Y831 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[55]}]
set_property LOC SLICE_X12Y814 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[155]}]
set_property LOC SLICE_X59Y752 [get_cells {qsfp0_cmac_inst/inst/master_watchdog[0]_i_3}]
set_property LOC SLICE_X119Y736 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[3]}]
set_property LOC SLICE_X85Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_out_reg[5]}]
set_property LOC SLICE_X86Y797 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[5]}]
set_property LOC SLICE_X53Y759 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[42]}]
set_property LOC SLICE_X119Y801 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[385]}]
set_property LOC SLICE_X11Y718 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_64]
set_property LOC SLICE_X10Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[212]_i_2}]
set_property LOC SLICE_X12Y758 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[262]_i_1}]
set_property LOC SLICE_X49Y740 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_out_reg[4]}]
set_property LOC SLICE_X85Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[283]}]
set_property LOC SLICE_X12Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[373]_i_1}]
set_property LOC SLICE_X12Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[386]_i_1}]
set_property LOC SLICE_X16Y748 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[290]}]
set_property LOC SLICE_X11Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[310]_i_1}]
set_property LOC SLICE_X13Y693 [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tlast_i_1]
set_property LOC SLICE_X167Y694 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[9]_i_4}]
set_property LOC SLICE_X150Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2/data_out_reg[2]}]
set_property LOC SLICE_X12Y672 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[389]}]
set_property LOC SLICE_X15Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[56]_i_1}]
set_property LOC SLICE_X120Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[314]}]
set_property LOC SLICE_X12Y799 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[19]}]
set_property LOC SLICE_X84Y788 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[129]}]
set_property LOC SLICE_X85Y695 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[4]}]
set_property LOC SLICE_X126Y769 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1/data_out_reg[5]}]
set_property LOC SLICE_X168Y687 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_i_4}]
set_property LOC SLICE_X86Y826 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[59]}]
set_property LOC SLICE_X10Y791 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[173]}]
set_property LOC SLICE_X122Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[59]}]
set_property LOC SLICE_X139Y764 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[42]}]
set_property LOC SLICE_X12Y698 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_407]
set_property LOC SLICE_X15Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[369]_i_1}]
set_property LOC SLICE_X50Y856 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_in_d1_reg[52]}]
set_property LOC SLICE_X12Y701 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[24]}]
set_property LOC SLICE_X10Y820 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[242]}]
set_property LOC SLICE_X12Y790 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[45]}]
set_property LOC SLICE_X16Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[192]_i_2}]
set_property LOC SLICE_X12Y696 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/rot[1]_i_15}]
set_property LOC SLICE_X20Y714 [get_cells {qsfp1_cmac_inst/inst/master_watchdog_reg[6]}]
set_property LOC SLICE_X152Y793 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[3]}]
set_property LOC SLICE_X14Y694 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_272]
set_property LOC SLICE_X33Y750 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[60]}]
set_property LOC SLICE_X11Y808 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[499]}]
set_property LOC SLICE_X49Y814 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data0/data_out_reg[3]}]
set_property LOC SLICE_X51Y826 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[164]}]
set_property LOC SLICE_X86Y680 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[36]}]
set_property LOC SLICE_X13Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[478]_i_1}]
set_property LOC SLICE_X11Y688 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[207]}]
set_property LOC SLICE_X49Y833 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[52]}]
set_property LOC SLICE_X49Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[136]}]
set_property LOC SLICE_X86Y799 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[58]}]
set_property LOC SLICE_X103Y751 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[42]}]
set_property LOC SLICE_X10Y719 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_66]
set_property LOC SLICE_X34Y750 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[9]}]
set_property LOC SLICE_X11Y736 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[214]_i_1}]
set_property LOC SLICE_X12Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[263]_i_2}]
set_property LOC SLICE_X33Y750 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_out_reg[15]}]
set_property LOC SLICE_X85Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[284]}]
set_property LOC SLICE_X12Y737 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[374]_i_2}]
set_property LOC SLICE_X11Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[387]_i_2}]
set_property LOC SLICE_X14Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[294]}]
set_property LOC SLICE_X14Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[325]_i_2}]
set_property LOC SLICE_X167Y694 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[9]_i_3}]
set_property LOC SLICE_X150Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2/data_out_reg[15]}]
set_property LOC SLICE_X18Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[55]_i_2}]
set_property LOC SLICE_X120Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[317]}]
set_property LOC SLICE_X50Y858 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[429]}]
set_property LOC SLICE_X83Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[31]}]
set_property LOC SLICE_X85Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[47]}]
set_property LOC SLICE_X86Y790 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[49]}]
set_property LOC SLICE_X9Y801 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty[1]_i_1}]
set_property LOC SLICE_X127Y776 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[3]}]
set_property LOC SLICE_X12Y665 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_41]
set_property LOC SLICE_X16Y731 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[367]_i_2}]
set_property LOC SLICE_X50Y826 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[146]}]
set_property LOC SLICE_X12Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[22]}]
set_property LOC SLICE_X10Y820 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[243]}]
set_property LOC SLICE_X51Y847 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[29]}]
set_property LOC SLICE_X167Y741 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/FSM_sequential_sm_reset_rx[2]_i_3}]
set_property LOC SLICE_X167Y745 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/i_in_sync2_reg]
set_property LOC SLICE_X10Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[133]_i_1}]
set_property LOC SLICE_X12Y790 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[44]}]
set_property LOC SLICE_X14Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[167]_i_1}]
set_property LOC SLICE_X12Y694 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/rot[1]_i_2}]
set_property LOC SLICE_X157Y796 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[14]}]
set_property LOC SLICE_X14Y695 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_262]
set_property LOC SLICE_X12Y816 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[416]}]
set_property LOC SLICE_X55Y743 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[63]}]
set_property LOC SLICE_X12Y815 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[500]}]
set_property LOC SLICE_X51Y826 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[161]}]
set_property LOC SLICE_X86Y685 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[34]}]
set_property LOC SLICE_X16Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[499]_i_2}]
set_property LOC SLICE_X12Y689 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[185]}]
set_property LOC SLICE_X58Y754 [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_cmac_cdc_sync_core_drp_reset_tx_clk/s_out_d4_reg]
set_property LOC SLICE_X51Y833 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[53]}]
set_property LOC SLICE_X12Y814 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[158]}]
set_property LOC SLICE_X59Y752 [get_cells {qsfp0_cmac_inst/inst/master_watchdog[0]_i_10}]
set_property LOC SLICE_X12Y663 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_11]
set_property LOC SLICE_X119Y737 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[19]}]
set_property LOC SLICE_X86Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_out_reg[35]}]
set_property LOC SLICE_X86Y802 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[59]}]
set_property LOC SLICE_X54Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[41]}]
set_property LOC SLICE_X119Y804 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[386]}]
set_property LOC SLICE_X10Y723 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_67]
set_property LOC SLICE_X50Y744 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[4]}]
set_property LOC SLICE_X14Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[213]_i_2}]
set_property LOC SLICE_X14Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[263]_i_1}]
set_property LOC SLICE_X84Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[285]}]
set_property LOC SLICE_X12Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[374]_i_1}]
set_property LOC SLICE_X11Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[387]_i_1}]
set_property LOC SLICE_X16Y744 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[293]}]
set_property LOC SLICE_X14Y732 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[31]_i_1}]
set_property LOC SLICE_X167Y693 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[9]_i_2}]
set_property LOC SLICE_X168Y747 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[7]_i_1}]
set_property LOC SLICE_X11Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[54]_i_2}]
set_property LOC SLICE_X120Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[316]}]
set_property LOC SLICE_X52Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d4_reg[5]}]
set_property LOC SLICE_X51Y857 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[438]}]
set_property LOC SLICE_X84Y738 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[388]}]
set_property LOC SLICE_X86Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[48]}]
set_property LOC SLICE_X123Y755 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[5]}]
set_property LOC SLICE_X167Y690 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/gtwiz_reset_tx_done_int_i_1]
set_property LOC SLICE_X11Y801 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty[2]_i_2}]
set_property LOC SLICE_X136Y764 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[40]}]
set_property LOC SLICE_X12Y699 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_409]
set_property LOC SLICE_X14Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[368]_i_1}]
set_property LOC SLICE_X50Y856 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_in_d1_reg[50]}]
set_property LOC SLICE_X12Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[23]}]
set_property LOC SLICE_X10Y820 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[244]}]
set_property LOC SLICE_X168Y766 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst/i_in_meta_reg}]
set_property LOC SLICE_X10Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[138]_i_1}]
set_property LOC SLICE_X11Y818 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[22]}]
set_property LOC SLICE_X14Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[167]_i_2}]
set_property LOC SLICE_X13Y696 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/rot[1]_i_6}]
set_property LOC SLICE_X20Y714 [get_cells {qsfp1_cmac_inst/inst/master_watchdog_reg[5]}]
set_property LOC SLICE_X122Y760 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl0/data_out_reg[33]}]
set_property LOC SLICE_X167Y742 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]_i_1}]
set_property LOC SLICE_X167Y775 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_i_1__2}]
set_property LOC SLICE_X38Y750 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[62]}]
set_property LOC SLICE_X167Y685 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/sm_reset_rx_cdr_to_clr_i_2]
set_property LOC SLICE_X11Y816 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[497]}]
set_property LOC SLICE_X49Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[189]}]
set_property LOC SLICE_X86Y685 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[30]}]
set_property LOC SLICE_X12Y816 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_87]
set_property LOC SLICE_X13Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[477]_i_1}]
set_property LOC SLICE_X13Y668 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty[5]_i_3}]
set_property LOC SLICE_X51Y831 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[43]}]
set_property LOC SLICE_X120Y733 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[60]}]
set_property LOC SLICE_X49Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[138]}]
set_property LOC SLICE_X86Y805 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[50]}]
set_property LOC SLICE_X53Y759 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[40]}]
set_property LOC SLICE_X119Y800 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[400]}]
set_property LOC SLICE_X15Y686 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_95]
set_property LOC SLICE_X52Y743 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[28]}]
set_property LOC SLICE_X9Y733 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[215]_i_1}]
set_property LOC SLICE_X14Y742 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[264]_i_2}]
set_property LOC SLICE_X86Y701 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d2_reg[14]}]
set_property LOC SLICE_X117Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d1_reg[7]}]
set_property LOC SLICE_X86Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[289]}]
set_property LOC SLICE_X11Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[349]_i_2}]
set_property LOC SLICE_X14Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[388]_i_2}]
set_property LOC SLICE_X15Y742 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[296]}]
set_property LOC SLICE_X15Y747 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[41]}]
set_property LOC SLICE_X12Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[313]_i_2}]
set_property LOC SLICE_X167Y690 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_clr_reg]
set_property LOC SLICE_X10Y838 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_61]
set_property LOC SLICE_X167Y751 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_txresetdone_inst/i_in_sync2_reg}]
set_property LOC SLICE_X168Y748 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[6]_i_1}]
set_property LOC SLICE_X14Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[57]_i_2}]
set_property LOC SLICE_X120Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[319]}]
set_property LOC SLICE_X150Y670 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[20]}]
set_property LOC SLICE_X12Y832 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[121]}]
set_property LOC SLICE_X82Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d3_reg[3]}]
set_property LOC SLICE_X86Y796 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[181]}]
set_property LOC SLICE_X83Y741 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[389]}]
set_property LOC SLICE_X86Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[52]}]
set_property LOC SLICE_X86Y792 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[53]}]
set_property LOC SLICE_X13Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/rd_ptr_reg[1]}]
set_property LOC SLICE_X122Y760 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[57]}]
set_property LOC SLICE_X126Y774 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[31]}]
set_property LOC SLICE_X12Y725 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_404]
set_property LOC SLICE_X10Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[36]_i_2}]
set_property LOC SLICE_X50Y812 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[13]}]
set_property LOC SLICE_X12Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[19]}]
set_property LOC SLICE_X10Y820 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[245]}]
set_property LOC SLICE_X167Y749 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/i_in_sync2_reg]
set_property LOC SLICE_X13Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[134]_i_1}]
set_property LOC SLICE_X12Y840 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[58]}]
set_property LOC SLICE_X10Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[168]_i_1}]
set_property LOC SLICE_X11Y696 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/wr_ptr[0]_i_1__0}]
set_property LOC SLICE_X20Y716 [get_cells {qsfp1_cmac_inst/inst/master_watchdog[16]_i_9}]
set_property LOC SLICE_X158Y791 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[56]}]
set_property LOC SLICE_X10Y807 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[384]}]
set_property LOC SLICE_X49Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[7]}]
set_property LOC SLICE_X49Y820 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[38]}]
set_property LOC SLICE_X11Y808 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[498]}]
set_property LOC SLICE_X51Y818 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data0/data_out_reg[5]}]
set_property LOC SLICE_X86Y674 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[2]}]
set_property LOC SLICE_X59Y753 [get_cells {qsfp0_cmac_inst/inst/master_watchdog_reg[8]_i_1}]
set_property LOC SLICE_X16Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[473]_i_2}]
set_property LOC SLICE_X14Y739 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[264]}]
set_property LOC SLICE_X49Y831 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[44]}]
set_property LOC SLICE_X124Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[0]}]
set_property LOC SLICE_X12Y803 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[148]}]
set_property LOC SLICE_X15Y736 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[103]_i_2}]
set_property LOC SLICE_X119Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[51]}]
set_property LOC SLICE_X50Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[137]}]
set_property LOC SLICE_X86Y797 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[51]}]
set_property LOC SLICE_X83Y753 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[44]}]
set_property LOC SLICE_X119Y800 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[401]}]
set_property LOC SLICE_X52Y737 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[29]}]
set_property LOC SLICE_X11Y736 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[214]_i_2}]
set_property LOC SLICE_X14Y742 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[264]_i_1}]
set_property LOC SLICE_X86Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d2_reg[15]}]
set_property LOC SLICE_X119Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d1_reg[6]}]
set_property LOC SLICE_X83Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[28]}]
set_property LOC SLICE_X11Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[349]_i_1}]
set_property LOC SLICE_X14Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[388]_i_1}]
set_property LOC SLICE_X15Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[295]}]
set_property LOC SLICE_X12Y762 [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tlast_i_7]
set_property LOC SLICE_X12Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[276]_i_1}]
set_property LOC SLICE_X16Y635 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[57]}]
set_property LOC SLICE_X168Y693 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_sat_reg]
set_property LOC SLICE_X10Y799 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_564]
set_property LOC SLICE_X14Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[66]_i_1}]
set_property LOC SLICE_X120Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[318]}]
set_property LOC SLICE_X150Y670 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[21]}]
set_property LOC SLICE_X12Y834 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[105]}]
set_property LOC SLICE_X82Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d3_reg[6]}]
set_property LOC SLICE_X84Y788 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[138]}]
set_property LOC SLICE_X86Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[53]}]
set_property LOC SLICE_X86Y825 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[55]}]
set_property LOC SLICE_X14Y808 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_178]
set_property LOC SLICE_X136Y764 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[32]}]
set_property LOC SLICE_X12Y725 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_403]
set_property LOC SLICE_X15Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[370]_i_1}]
set_property LOC SLICE_X166Y743 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[2]}]
set_property LOC SLICE_X51Y819 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[140]}]
set_property LOC SLICE_X12Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[1]}]
set_property LOC SLICE_X10Y818 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[246]}]
set_property LOC SLICE_X51Y847 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[31]}]
set_property LOC SLICE_X167Y740 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/i_in_sync3_reg]
set_property LOC SLICE_X167Y749 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/i_in_sync1_reg]
set_property LOC SLICE_X13Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[132]_i_1}]
set_property LOC SLICE_X10Y819 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[3]}]
set_property LOC SLICE_X10Y733 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[17]_i_1}]
set_property LOC SLICE_X11Y696 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/wr_ptr[1]_i_1__0}]
set_property LOC SLICE_X150Y801 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[54]}]
set_property LOC SLICE_X10Y803 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[381]}]
set_property LOC SLICE_X125Y761 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl0/data_out_reg[32]}]
set_property LOC SLICE_X49Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[6]}]
set_property LOC SLICE_X51Y817 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[53]}]
set_property LOC SLICE_X12Y815 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[495]}]
set_property LOC SLICE_X84Y787 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data0/data_in_d1_reg[13]}]
set_property LOC SLICE_X50Y826 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[159]}]
set_property LOC SLICE_X86Y685 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[32]}]
set_property LOC SLICE_X16Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[499]_i_1}]
set_property LOC SLICE_X12Y689 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[199]}]
set_property LOC SLICE_X12Y803 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[141]}]
set_property LOC SLICE_X12Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[120]_i_1}]
set_property LOC SLICE_X120Y733 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[52]}]
set_property LOC SLICE_X85Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_out_reg[23]}]
set_property LOC SLICE_X86Y797 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[49]}]
set_property LOC SLICE_X78Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[10]}]
set_property LOC SLICE_X58Y753 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[1]}]
set_property LOC SLICE_X15Y686 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_94]
set_property LOC SLICE_X41Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[35]}]
set_property LOC SLICE_X15Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[216]_i_1}]
set_property LOC SLICE_X11Y747 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[265]_i_2}]
set_property LOC SLICE_X83Y702 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d2_reg[13]}]
set_property LOC SLICE_X86Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[290]}]
set_property LOC SLICE_X16Y748 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[34]_i_2}]
set_property LOC SLICE_X11Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[389]_i_2}]
set_property LOC SLICE_X16Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[276]}]
set_property LOC SLICE_X14Y760 [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tlast_reg]
set_property LOC SLICE_X11Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[310]_i_2}]
set_property LOC SLICE_X168Y693 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_sat_i_1]
set_property LOC SLICE_X150Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2/data_out_reg[3]}]
set_property LOC SLICE_X10Y799 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_563]
set_property LOC SLICE_X15Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[56]_i_2}]
set_property LOC SLICE_X119Y678 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[32]}]
set_property LOC SLICE_X12Y833 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[100]}]
set_property LOC SLICE_X82Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d3_reg[4]}]
set_property LOC SLICE_X86Y796 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[180]}]
set_property LOC SLICE_X85Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[50]}]
set_property LOC SLICE_X86Y825 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[56]}]
set_property LOC SLICE_X122Y760 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[58]}]
set_property LOC SLICE_X12Y699 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_406]
set_property LOC SLICE_X15Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[369]_i_2}]
set_property LOC SLICE_X51Y819 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[138]}]
set_property LOC SLICE_X12Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[17]}]
set_property LOC SLICE_X10Y818 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[247]}]
set_property LOC SLICE_X49Y831 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[2]}]
set_property LOC SLICE_X167Y740 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/i_in_sync2_reg]
set_property LOC SLICE_X13Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[122]_i_2}]
set_property LOC SLICE_X118Y696 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[19]}]
set_property LOC SLICE_X12Y840 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[61]}]
set_property LOC SLICE_X10Y733 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[17]_i_2}]
set_property LOC SLICE_X11Y696 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/wr_ptr[2]_i_2}]
set_property LOC SLICE_X86Y672 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d1_reg[6]}]
set_property LOC SLICE_X151Y798 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[52]}]
set_property LOC BUFG_GT_X1Y308 [get_cells qsfp0_cmac_inst/inst/cmac_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst]
set_property LOC SLICE_X116Y683 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[50]}]
set_property LOC SLICE_X51Y817 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[44]}]
set_property LOC SLICE_X11Y816 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[496]}]
set_property LOC SLICE_X86Y807 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data1/data_in_d1_reg[3]}]
set_property LOC SLICE_X86Y685 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[31]}]
set_property LOC SLICE_X16Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[475]_i_2}]
set_property LOC SLICE_X10Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[11]_i_2}]
set_property LOC SLICE_X119Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[41]}]
set_property LOC SLICE_X86Y694 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_out_reg[2]}]
set_property LOC SLICE_X86Y797 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[4]}]
set_property LOC SLICE_X76Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[0]}]
set_property LOC SLICE_X50Y756 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[56]}]
set_property LOC SLICE_X41Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[42]}]
set_property LOC SLICE_X9Y733 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[215]_i_2}]
set_property LOC SLICE_X11Y747 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[265]_i_1}]
set_property LOC SLICE_X83Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d3_reg[5]}]
set_property LOC SLICE_X86Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[291]}]
set_property LOC SLICE_X16Y748 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[34]_i_1}]
set_property LOC SLICE_X11Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[389]_i_1}]
set_property LOC SLICE_X14Y748 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[297]}]
set_property LOC SLICE_X14Y761 [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tlast_i_9]
set_property LOC SLICE_X11Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[305]_i_2}]
set_property LOC SLICE_X167Y693 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[9]}]
set_property LOC SLICE_X150Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2/data_out_reg[4]}]
set_property LOC SLICE_X167Y751 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_txresetdone_inst/i_in_sync1_reg}]
set_property LOC SLICE_X12Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[57]_i_1}]
set_property LOC SLICE_X119Y678 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[31]}]
set_property LOC SLICE_X83Y791 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[137]}]
set_property LOC SLICE_X86Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[51]}]
set_property LOC SLICE_X86Y792 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[54]}]
set_property LOC SLICE_X12Y806 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_171]
set_property LOC SLICE_X122Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[55]}]
set_property LOC SLICE_X125Y771 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[30]}]
set_property LOC SLICE_X12Y699 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_405]
set_property LOC SLICE_X10Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[36]_i_1}]
set_property LOC SLICE_X50Y812 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[139]}]
set_property LOC SLICE_X12Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[18]}]
set_property LOC SLICE_X10Y818 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[248]}]
set_property LOC SLICE_X167Y749 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/i_in_out_reg]
set_property LOC SLICE_X16Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[123]_i_1}]
set_property LOC SLICE_X10Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[180]_i_1}]
set_property LOC SLICE_X11Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/wr_ptr[2]_i_6}]
set_property LOC SLICE_X86Y785 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[0]}]
set_property LOC SLICE_X151Y798 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[45]}]
set_property LOC SLICE_X15Y719 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_229]
set_property LOC SLICE_X15Y810 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[393]}]
set_property LOC SLICE_X168Y775 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_i_4}]
set_property LOC SLICE_X51Y818 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[46]}]
set_property LOC SLICE_X168Y687 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_sync1_reg]
set_property LOC SLICE_X12Y815 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[493]}]
set_property LOC SLICE_X86Y685 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[27]}]
set_property LOC SLICE_X13Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[472]_i_2}]
set_property LOC SLICE_X10Y678 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[203]}]
set_property LOC SLICE_X51Y833 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[47]}]
set_property LOC SLICE_X124Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[11]}]
set_property LOC SLICE_X10Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[121]_i_1}]
set_property LOC SLICE_X97Y753 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[10]}]
set_property LOC SLICE_X83Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_out_reg[21]}]
set_property LOC SLICE_X86Y799 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[53]}]
set_property LOC SLICE_X78Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[22]}]
set_property LOC SLICE_X76Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[4]}]
set_property LOC SLICE_X52Y743 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[35]}]
set_property LOC SLICE_X10Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[217]_i_1}]
set_property LOC SLICE_X12Y742 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[266]_i_2}]
set_property LOC SLICE_X52Y737 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_out_reg[1]}]
set_property LOC SLICE_X86Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d2_reg[4]}]
set_property LOC SLICE_X151Y694 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[8]}]
set_property LOC SLICE_X85Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[282]}]
set_property LOC SLICE_X10Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[350]_i_2}]
set_property LOC SLICE_X13Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[38]_i_2}]
set_property LOC SLICE_X16Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[273]}]
set_property LOC SLICE_X10Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[303]_i_2}]
set_property LOC SLICE_X15Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[241]_i_2}]
set_property LOC SLICE_X14Y607 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[62]}]
set_property LOC SLICE_X167Y693 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[8]}]
set_property LOC SLICE_X168Y748 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[4]_i_1}]
set_property LOC SLICE_X15Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[59]_i_1}]
set_property LOC SLICE_X119Y678 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[34]}]
set_property LOC SLICE_X150Y669 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[10]}]
set_property LOC SLICE_X12Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[103]}]
set_property LOC SLICE_X78Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d3_reg[7]}]
set_property LOC SLICE_X50Y858 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[422]}]
set_property LOC SLICE_X86Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[58]}]
set_property LOC SLICE_X86Y825 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[57]}]
set_property LOC SLICE_X120Y700 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl0/data_out_reg[16]}]
set_property LOC SLICE_X139Y763 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[35]}]
set_property LOC SLICE_X12Y725 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_400]
set_property LOC SLICE_X14Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[371]_i_2}]
set_property LOC SLICE_X166Y692 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_out_reg]
set_property LOC SLICE_X49Y821 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[142]}]
set_property LOC SLICE_X12Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[15]}]
set_property LOC SLICE_X10Y789 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[175]}]
set_property LOC SLICE_X167Y740 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/i_in_sync1_reg]
set_property LOC SLICE_X10Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[180]_i_2}]
set_property LOC SLICE_X12Y696 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/wr_ptr_reg[0]}]
set_property LOC SLICE_X20Y716 [get_cells {qsfp1_cmac_inst/inst/master_watchdog[16]_i_2}]
set_property LOC SLICE_X151Y798 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[43]}]
set_property LOC SLICE_X10Y803 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[380]}]
set_property LOC SLICE_X51Y817 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[45]}]
set_property LOC SLICE_X167Y685 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_out_reg]
set_property LOC SLICE_X12Y815 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[494]}]
set_property LOC SLICE_X49Y817 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data0/data_out_reg[8]}]
set_property LOC SLICE_X50Y826 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[158]}]
set_property LOC SLICE_X84Y681 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[5]}]
set_property LOC SLICE_X59Y753 [get_cells {qsfp0_cmac_inst/inst/master_watchdog_reg[9]}]
set_property LOC SLICE_X14Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[474]_i_2}]
set_property LOC SLICE_X14Y669 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty[5]_i_2}]
set_property LOC SLICE_X51Y831 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[48]}]
set_property LOC SLICE_X10Y755 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[120]_i_2}]
set_property LOC SLICE_X120Y738 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[1]}]
set_property LOC SLICE_X86Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_out_reg[22]}]
set_property LOC SLICE_X86Y805 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[54]}]
set_property LOC SLICE_X82Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[21]}]
set_property LOC SLICE_X48Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[55]}]
set_property LOC SLICE_X124Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[36]}]
set_property LOC SLICE_X35Y750 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[34]}]
set_property LOC SLICE_X15Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[216]_i_2}]
set_property LOC SLICE_X12Y742 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[266]_i_1}]
set_property LOC SLICE_X86Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d2_reg[12]}]
set_property LOC SLICE_X86Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d2_reg[1]}]
set_property LOC SLICE_X86Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[286]}]
set_property LOC SLICE_X10Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[350]_i_1}]
set_property LOC SLICE_X13Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[38]_i_1}]
set_property LOC SLICE_X15Y752 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[277]}]
set_property LOC SLICE_X15Y748 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[3]}]
set_property LOC SLICE_X14Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[313]_i_1}]
set_property LOC SLICE_X15Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[242]_i_1}]
set_property LOC SLICE_X14Y611 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[9]}]
set_property LOC SLICE_X167Y693 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[7]}]
set_property LOC SLICE_X10Y837 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_63]
set_property LOC SLICE_X11Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[5]_i_1}]
set_property LOC SLICE_X119Y678 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[33]}]
set_property LOC SLICE_X12Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[119]}]
set_property LOC SLICE_X50Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d4_reg[0]}]
set_property LOC SLICE_X51Y815 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[42]}]
set_property LOC SLICE_X86Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[56]}]
set_property LOC SLICE_X167Y744 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/sm_reset_tx_timer_clr_i_1]
set_property LOC SLICE_X86Y792 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[55]}]
set_property LOC SLICE_X122Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[56]}]
set_property LOC SLICE_X119Y700 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl0/data_out_reg[17]}]
set_property LOC SLICE_X136Y764 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[36]}]
set_property LOC SLICE_X11Y668 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_40]
set_property LOC SLICE_X14Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[372]_i_1}]
set_property LOC SLICE_X166Y694 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_meta_reg]
set_property LOC SLICE_X51Y826 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[143]}]
set_property LOC SLICE_X12Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[16]}]
set_property LOC SLICE_X10Y789 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[178]}]
set_property LOC SLICE_X10Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[13]_i_1}]
set_property LOC SLICE_X12Y841 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[74]}]
set_property LOC SLICE_X14Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[181]_i_1}]
set_property LOC SLICE_X12Y696 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/wr_ptr_reg[1]}]
set_property LOC SLICE_X86Y790 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[11]}]
set_property LOC SLICE_X20Y716 [get_cells {qsfp1_cmac_inst/inst/master_watchdog[16]_i_3}]
set_property LOC SLICE_X11Y671 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_25]
set_property LOC SLICE_X49Y818 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[55]}]
set_property LOC SLICE_X168Y687 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_meta_reg]
set_property LOC SLICE_X12Y806 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[491]}]
set_property LOC SLICE_X86Y802 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data1/data_in_d1_reg[10]}]
set_property LOC SLICE_X86Y679 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[29]}]
set_property LOC SLICE_X14Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[451]_i_1}]
set_property LOC SLICE_X51Y833 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[45]}]
set_property LOC SLICE_X123Y755 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[10]}]
set_property LOC SLICE_X10Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[122]_i_1}]
set_property LOC SLICE_X120Y733 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[62]}]
set_property LOC SLICE_X49Y745 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_in_d1_reg[39]}]
set_property LOC SLICE_X100Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[41]}]
set_property LOC SLICE_X83Y753 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[8]}]
set_property LOC SLICE_X119Y801 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[390]}]
set_property LOC SLICE_X13Y669 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_560]
set_property LOC SLICE_X25Y751 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[33]}]
set_property LOC SLICE_X14Y737 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[232]_i_2}]
set_property LOC SLICE_X10Y752 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[267]_i_2}]
set_property LOC SLICE_X86Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d2_reg[11]}]
set_property LOC SLICE_X150Y684 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[37]}]
set_property LOC SLICE_X86Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[287]}]
set_property LOC SLICE_X10Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[351]_i_2}]
set_property LOC SLICE_X12Y758 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[390]_i_2}]
set_property LOC SLICE_X16Y743 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[272]}]
set_property LOC SLICE_X13Y748 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[45]}]
set_property LOC SLICE_X11Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[305]_i_1}]
set_property LOC SLICE_X15Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[242]_i_2}]
set_property LOC SLICE_X166Y693 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[6]}]
set_property LOC SLICE_X152Y680 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data0/data_out_reg[9]}]
set_property LOC SLICE_X16Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[65]_i_2}]
set_property LOC SLICE_X120Y682 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[35]}]
set_property LOC SLICE_X12Y834 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[110]}]
set_property LOC SLICE_X78Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d3_reg[5]}]
set_property LOC SLICE_X51Y857 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[427]}]
set_property LOC SLICE_X85Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[54]}]
set_property LOC SLICE_X86Y827 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[58]}]
set_property LOC SLICE_X124Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[53]}]
set_property LOC SLICE_X139Y763 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[33]}]
set_property LOC SLICE_X12Y725 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_402]
set_property LOC SLICE_X15Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[370]_i_2}]
set_property LOC SLICE_X86Y784 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_out_reg[7]}]
set_property LOC SLICE_X12Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[14]}]
set_property LOC SLICE_X10Y789 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[177]}]
set_property LOC SLICE_X168Y766 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst/i_in_sync3_reg}]
set_property LOC SLICE_X10Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[136]_i_2}]
set_property LOC SLICE_X12Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[90]}]
set_property LOC SLICE_X9Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[166]_i_1}]
set_property LOC SLICE_X12Y696 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/wr_ptr_reg[2]}]
set_property LOC SLICE_X20Y716 [get_cells {qsfp1_cmac_inst/inst/master_watchdog[16]_i_4}]
set_property LOC SLICE_X152Y793 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[17]}]
set_property LOC SLICE_X14Y719 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_239]
set_property LOC SLICE_X13Y817 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[421]}]
set_property LOC SLICE_X168Y687 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_sync2_reg]
set_property LOC SLICE_X12Y815 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[492]}]
set_property LOC SLICE_X49Y818 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data0/data_out_reg[14]}]
set_property LOC SLICE_X51Y826 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[185]}]
set_property LOC SLICE_X86Y680 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[28]}]
set_property LOC SLICE_X16Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[497]_i_1}]
set_property LOC SLICE_X11Y689 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[187]}]
set_property LOC SLICE_X49Y833 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[46]}]
set_property LOC SLICE_X120Y758 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[128]}]
set_property LOC SLICE_X10Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[121]_i_2}]
set_property LOC SLICE_X14Y683 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_110]
set_property LOC SLICE_X119Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[53]}]
set_property LOC SLICE_X86Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_out_reg[20]}]
set_property LOC SLICE_X83Y798 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[52]}]
set_property LOC SLICE_X82Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[38]}]
set_property LOC SLICE_X54Y756 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[58]}]
set_property LOC SLICE_X119Y800 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[389]}]
set_property LOC SLICE_X52Y743 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[34]}]
set_property LOC SLICE_X10Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[217]_i_2}]
set_property LOC SLICE_X10Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[267]_i_1}]
set_property LOC SLICE_X86Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d2_reg[1]}]
set_property LOC SLICE_X83Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d3_reg[1]}]
set_property LOC SLICE_X150Y692 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[3]}]
set_property LOC SLICE_X86Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[288]}]
set_property LOC SLICE_X10Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[351]_i_1}]
set_property LOC SLICE_X12Y758 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[390]_i_1}]
set_property LOC SLICE_X15Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[275]}]
set_property LOC SLICE_X14Y747 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[40]}]
set_property LOC SLICE_X16Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[311]_i_1}]
set_property LOC SLICE_X14Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[243]_i_1}]
set_property LOC SLICE_X158Y791 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[44]}]
set_property LOC SLICE_X14Y607 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[63]}]
set_property LOC SLICE_X166Y693 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]}]
set_property LOC SLICE_X150Y706 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2/data_out_reg[8]}]
set_property LOC SLICE_X16Y683 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty[8]_i_3}]
set_property LOC SLICE_X16Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[58]_i_1}]
set_property LOC SLICE_X119Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[387]}]
set_property LOC SLICE_X150Y671 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[0]}]
set_property LOC SLICE_X12Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[107]}]
set_property LOC SLICE_X78Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d3_reg[8]}]
set_property LOC SLICE_X50Y849 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[432]}]
set_property LOC SLICE_X85Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[38]}]
set_property LOC SLICE_X85Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[55]}]
set_property LOC SLICE_X117Y672 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl0/data_out_reg[0]}]
set_property LOC SLICE_X139Y764 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[34]}]
set_property LOC SLICE_X12Y725 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_401]
set_property LOC SLICE_X15Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[371]_i_1}]
set_property LOC SLICE_X166Y742 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[1]}]
set_property LOC SLICE_X166Y694 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync2_reg]
set_property LOC SLICE_X49Y821 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[141]}]
set_property LOC SLICE_X10Y669 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[118]}]
set_property LOC SLICE_X10Y789 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[179]}]
set_property LOC SLICE_X49Y845 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[8]}]
set_property LOC SLICE_X166Y741 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/i_in_out_reg]
set_property LOC SLICE_X167Y749 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/i_in_meta_reg]
set_property LOC SLICE_X12Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[125]_i_1}]
set_property LOC SLICE_X12Y841 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[82]}]
set_property LOC SLICE_X20Y716 [get_cells {qsfp1_cmac_inst/inst/master_watchdog[16]_i_5}]
set_property LOC SLICE_X13Y715 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_235]
set_property LOC SLICE_X167Y742 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]}]
set_property LOC SLICE_X168Y775 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_i_2}]
set_property LOC SLICE_X49Y820 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[43]}]
set_property LOC SLICE_X10Y811 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty[13]_i_5}]
set_property LOC SLICE_X51Y831 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data1/data_out_reg[9]}]
set_property LOC SLICE_X86Y685 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[24]}]
set_property LOC SLICE_X16Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[497]_i_2}]
set_property LOC SLICE_X13Y741 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[258]}]
set_property LOC SLICE_X49Y831 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[7]}]
set_property LOC SLICE_X10Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[124]_i_1}]
set_property LOC SLICE_X120Y738 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[2]}]
set_property LOC SLICE_X47Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_in_d1_reg[53]}]
set_property LOC SLICE_X49Y831 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[0]}]
set_property LOC SLICE_X100Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[4]}]
set_property LOC SLICE_X12Y662 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_562]
set_property LOC SLICE_X41Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[63]}]
set_property LOC SLICE_X10Y742 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[257]_i_1}]
set_property LOC SLICE_X10Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[268]_i_2}]
set_property LOC SLICE_X51Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d4_reg[12]}]
set_property LOC SLICE_X84Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[185]}]
set_property LOC SLICE_X10Y730 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[352]_i_2}]
set_property LOC SLICE_X12Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[391]_i_2}]
set_property LOC SLICE_X16Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[274]}]
set_property LOC SLICE_X10Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[302]_i_1}]
set_property LOC SLICE_X14Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[243]_i_2}]
set_property LOC SLICE_X14Y607 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[6]}]
set_property LOC SLICE_X151Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2/data_out_reg[5]}]
set_property LOC SLICE_X12Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[425]}]
set_property LOC SLICE_X16Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[60]_i_2}]
set_property LOC SLICE_X119Y684 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[37]}]
set_property LOC SLICE_X150Y669 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[2]}]
set_property LOC SLICE_X50Y756 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d4_reg[2]}]
set_property LOC SLICE_X49Y807 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[4]}]
set_property LOC SLICE_X85Y695 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[5]}]
set_property LOC SLICE_X167Y751 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/gttxreset_out_i_2]
set_property LOC SLICE_X12Y806 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_169]
set_property LOC SLICE_X119Y789 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[432]}]
set_property LOC SLICE_X153Y784 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2/data_out_reg[11]}]
set_property LOC SLICE_X118Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl0/data_out_reg[19]}]
set_property LOC SLICE_X168Y662 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_i_4}]
set_property LOC SLICE_X12Y701 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_426]
set_property LOC SLICE_X12Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[373]_i_2}]
set_property LOC SLICE_X49Y844 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_in_d1_reg[39]}]
set_property LOC SLICE_X168Y678 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync2_reg}]
set_property LOC SLICE_X12Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[64]}]
set_property LOC SLICE_X12Y818 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[219]}]
set_property LOC SLICE_X16Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[108]_i_2}]
set_property LOC SLICE_X10Y800 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_eop[0]_i_6}]
set_property LOC SLICE_X10Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[165]_i_2}]
set_property LOC SLICE_X20Y716 [get_cells {qsfp1_cmac_inst/inst/master_watchdog[16]_i_6}]
set_property LOC SLICE_X14Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[360]}]
set_property LOC SLICE_X14Y694 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_284]
set_property LOC SLICE_X10Y812 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty[14]_i_1}]
set_property LOC SLICE_X49Y833 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data1/data_out_reg[8]}]
set_property LOC SLICE_X51Y836 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[279]}]
set_property LOC SLICE_X86Y685 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[26]}]
set_property LOC SLICE_X14Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[496]_i_2}]
set_property LOC SLICE_X10Y806 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_149]
set_property LOC SLICE_X13Y741 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[259]}]
set_property LOC SLICE_X50Y833 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[8]}]
set_property LOC SLICE_X122Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[13]}]
set_property LOC SLICE_X10Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[122]_i_2}]
set_property LOC SLICE_X59Y754 [get_cells {qsfp0_cmac_inst/inst/master_watchdog[16]_i_5}]
set_property LOC SLICE_X49Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_in_d1_reg[18]}]
set_property LOC SLICE_X49Y827 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[10]}]
set_property LOC SLICE_X82Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[14]}]
set_property LOC SLICE_X50Y756 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[22]}]
set_property LOC SLICE_X37Y750 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[49]}]
set_property LOC SLICE_X14Y736 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[232]_i_1}]
set_property LOC SLICE_X11Y750 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[268]_i_1}]
set_property LOC SLICE_X84Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d3_reg[8]}]
set_property LOC SLICE_X84Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[186]}]
set_property LOC SLICE_X10Y730 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[352]_i_1}]
set_property LOC SLICE_X12Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[391]_i_1}]
set_property LOC SLICE_X16Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[26]}]
set_property LOC SLICE_X10Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[303]_i_1}]
set_property LOC SLICE_X14Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[244]_i_1}]
set_property LOC SLICE_X14Y607 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[61]}]
set_property LOC SLICE_X167Y690 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_ctr_reg[2]}]
set_property LOC SLICE_X167Y716 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr[0]_i_1}]
set_property LOC SLICE_X12Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[426]}]
set_property LOC SLICE_X15Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[61]_i_1}]
set_property LOC SLICE_X120Y682 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[36]}]
set_property LOC SLICE_X152Y684 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[30]}]
set_property LOC SLICE_X52Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d4_reg[1]}]
set_property LOC SLICE_X51Y819 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[50]}]
set_property LOC SLICE_X83Y741 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[391]}]
set_property LOC SLICE_X86Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[60]}]
set_property LOC SLICE_X152Y798 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3/data_out_reg[2]}]
set_property LOC SLICE_X168Y689 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]}]
set_property LOC SLICE_X14Y808 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_168]
set_property LOC SLICE_X119Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl0/data_out_reg[22]}]
set_property LOC SLICE_X12Y832 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_sop[0]_i_1}]
set_property LOC SLICE_X12Y701 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_425]
set_property LOC SLICE_X15Y732 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[374]_i_1}]
set_property LOC SLICE_X49Y844 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_in_d1_reg[38]}]
set_property LOC SLICE_X12Y818 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[222]}]
set_property LOC SLICE_X16Y731 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[111]_i_2}]
set_property LOC SLICE_X12Y793 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[32]}]
set_property LOC SLICE_X14Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[361]}]
set_property LOC SLICE_X11Y804 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty[10]_i_1}]
set_property LOC SLICE_X168Y775 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]}]
set_property LOC SLICE_X51Y818 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[41]}]
set_property LOC SLICE_X167Y685 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/sm_reset_rx_timer_clr_i_2]
set_property LOC SLICE_X10Y810 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty[13]_i_3}]
set_property LOC SLICE_X86Y695 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[59]}]
set_property LOC SLICE_X15Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[479]_i_2}]
set_property LOC SLICE_X13Y741 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[257]}]
set_property LOC SLICE_X51Y833 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[63]}]
set_property LOC SLICE_X122Y760 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[173]}]
set_property LOC SLICE_X14Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[123]_i_2}]
set_property LOC SLICE_X118Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[55]}]
set_property LOC SLICE_X49Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_in_d1_reg[54]}]
set_property LOC SLICE_X83Y798 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[17]}]
set_property LOC SLICE_X98Y753 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[46]}]
set_property LOC SLICE_X53Y759 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[21]}]
set_property LOC SLICE_X41Y750 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[6]}]
set_property LOC SLICE_X13Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[256]_i_2}]
set_property LOC SLICE_X10Y749 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[269]_i_2}]
set_property LOC SLICE_X51Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d4_reg[14]}]
set_property LOC SLICE_X86Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d2_reg[0]}]
set_property LOC SLICE_X86Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[187]}]
set_property LOC SLICE_X10Y742 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[353]_i_2}]
set_property LOC SLICE_X15Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[407]_i_1}]
set_property LOC SLICE_X10Y749 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[269]}]
set_property LOC SLICE_X18Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[311]_i_2}]
set_property LOC SLICE_X14Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[244]_i_2}]
set_property LOC SLICE_X14Y693 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[8]}]
set_property LOC SLICE_X167Y690 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_ctr_reg[1]}]
set_property LOC SLICE_X168Y748 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[3]_i_1}]
set_property LOC SLICE_X16Y684 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty_reg[10]}]
set_property LOC SLICE_X11Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[5]_i_2}]
set_property LOC SLICE_X119Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[385]}]
set_property LOC SLICE_X150Y671 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[28]}]
set_property LOC SLICE_X50Y756 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d4_reg[15]}]
set_property LOC SLICE_X51Y815 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[47]}]
set_property LOC SLICE_X84Y738 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[390]}]
set_property LOC SLICE_X85Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[57]}]
set_property LOC SLICE_X120Y797 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3/data_out_reg[11]}]
set_property LOC SLICE_X168Y689 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1}]
set_property LOC SLICE_X118Y801 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[430]}]
set_property LOC SLICE_X150Y788 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2/data_out_reg[0]}]
set_property LOC SLICE_X119Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl0/data_out_reg[21]}]
set_property LOC SLICE_X12Y803 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[131]}]
set_property LOC SLICE_X127Y776 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[14]}]
set_property LOC SLICE_X11Y699 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_428]
set_property LOC SLICE_X14Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[372]_i_2}]
set_property LOC SLICE_X166Y743 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[4]}]
set_property LOC SLICE_X49Y844 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_in_d1_reg[48]}]
set_property LOC SLICE_X12Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[3]}]
set_property LOC SLICE_X12Y818 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[223]}]
set_property LOC SLICE_X49Y845 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[9]}]
set_property LOC SLICE_X167Y745 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/i_in_sync1_reg]
set_property LOC SLICE_X14Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[112]_i_2}]
set_property LOC SLICE_X10Y801 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_eop[0]_i_5}]
set_property LOC SLICE_X10Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[166]_i_2}]
set_property LOC SLICE_X167Y741 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync3_reg]
set_property LOC BUFG_GT_X1Y287 [get_cells qsfp1_cmac_inst/inst/cmac_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst]
set_property LOC SLICE_X150Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3/data_out_reg[14]}]
set_property LOC SLICE_X20Y715 [get_cells {qsfp1_cmac_inst/inst/master_watchdog_reg[8]_i_1}]
set_property LOC SLICE_X13Y718 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_242]
set_property LOC SLICE_X12Y832 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_ena_reg[2]}]
set_property LOC SLICE_X51Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[8]}]
set_property LOC SLICE_X167Y684 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/i_in_sync2_reg]
set_property LOC SLICE_X10Y811 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty[13]_i_4}]
set_property LOC SLICE_X86Y680 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[25]}]
set_property LOC SLICE_X16Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[479]_i_1}]
set_property LOC SLICE_X12Y679 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[230]}]
set_property LOC SLICE_X49Y818 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[6]}]
set_property LOC SLICE_X125Y761 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[171]}]
set_property LOC SLICE_X14Y758 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[123]_i_1}]
set_property LOC SLICE_X59Y754 [get_cells {qsfp0_cmac_inst/inst/master_watchdog[16]_i_4}]
set_property LOC SLICE_X120Y738 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[8]}]
set_property LOC SLICE_X46Y753 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_in_d1_reg[51]}]
set_property LOC SLICE_X86Y799 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[9]}]
set_property LOC SLICE_X98Y753 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[51]}]
set_property LOC SLICE_X12Y664 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_565]
set_property LOC SLICE_X12Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[245]_i_2}]
set_property LOC SLICE_X10Y749 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[269]_i_1}]
set_property LOC SLICE_X51Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d4_reg[0]}]
set_property LOC SLICE_X51Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d4_reg[0]}]
set_property LOC SLICE_X85Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[188]}]
set_property LOC SLICE_X10Y742 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[353]_i_1}]
set_property LOC SLICE_X14Y743 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[392]_i_1}]
set_property LOC SLICE_X9Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[271]}]
set_property LOC SLICE_X10Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[302]_i_2}]
set_property LOC SLICE_X12Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[245]_i_1}]
set_property LOC SLICE_X14Y611 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[7]}]
set_property LOC SLICE_X167Y690 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_ctr[2]_i_1}]
set_property LOC SLICE_X10Y839 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_66]
set_property LOC SLICE_X12Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[424]}]
set_property LOC SLICE_X16Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[60]_i_1}]
set_property LOC SLICE_X120Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[384]}]
set_property LOC SLICE_X150Y670 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[29]}]
set_property LOC SLICE_X58Y753 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d4_reg[14]}]
set_property LOC SLICE_X51Y815 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[48]}]
set_property LOC SLICE_X85Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[59]}]
set_property LOC SLICE_X157Y796 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3/data_out_reg[3]}]
set_property LOC SLICE_X154Y787 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2/data_out_reg[10]}]
set_property LOC SLICE_X119Y700 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl0/data_out_reg[18]}]
set_property LOC SLICE_X12Y803 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[130]}]
set_property LOC SLICE_X11Y699 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_427]
set_property LOC SLICE_X12Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[373]_i_1}]
set_property LOC SLICE_X50Y812 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_in_d1_reg[3]}]
set_property LOC SLICE_X12Y819 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[224]}]
set_property LOC SLICE_X12Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[110]_i_2}]
set_property LOC SLICE_X12Y793 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[37]}]
set_property LOC SLICE_X16Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[203]_i_2}]
set_property LOC SLICE_X20Y715 [get_cells {qsfp1_cmac_inst/inst/master_watchdog_reg[8]}]
set_property LOC SLICE_X14Y813 [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_cmac_cdc_sync_core_rx_reset/s_out_d4_reg]
set_property LOC SLICE_X152Y798 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[58]}]
set_property LOC SLICE_X168Y740 [get_cells qsfp0_cmac_inst/inst/cmac_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg]
set_property LOC SLICE_X49Y814 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[23]}]
set_property LOC SLICE_X10Y812 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty[13]_i_1}]
set_property LOC SLICE_X50Y833 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data1/data_out_reg[4]}]
set_property LOC SLICE_X84Y681 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[21]}]
set_property LOC SLICE_X59Y753 [get_cells {qsfp0_cmac_inst/inst/master_watchdog_reg[8]}]
set_property LOC SLICE_X14Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[496]_i_1}]
set_property LOC SLICE_X14Y665 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty_reg[7]}]
set_property LOC SLICE_X124Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[141]}]
set_property LOC SLICE_X10Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[125]_i_1}]
set_property LOC SLICE_X120Y738 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[27]}]
set_property LOC SLICE_X50Y738 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_in_d1_reg[34]}]
set_property LOC SLICE_X83Y798 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[13]}]
set_property LOC SLICE_X101Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[44]}]
set_property LOC SLICE_X25Y751 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[8]}]
set_property LOC SLICE_X11Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[247]_i_1}]
set_property LOC SLICE_X16Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[26]_i_2}]
set_property LOC SLICE_X83Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d4_reg[1]}]
set_property LOC SLICE_X152Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[46]}]
set_property LOC SLICE_X85Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[182]}]
set_property LOC SLICE_X11Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[354]_i_2}]
set_property LOC SLICE_X16Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[430]_i_2}]
set_property LOC SLICE_X13Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[270]}]
set_property LOC SLICE_X11Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[301]_i_2}]
set_property LOC SLICE_X12Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[245]_i_2}]
set_property LOC SLICE_X167Y690 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_ctr_reg[0]}]
set_property LOC SLICE_X166Y748 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[1]_i_1}]
set_property LOC SLICE_X12Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[62]_i_2}]
set_property LOC SLICE_X119Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[388]}]
set_property LOC SLICE_X150Y671 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[33]}]
set_property LOC SLICE_X51Y819 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[49]}]
set_property LOC SLICE_X83Y740 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[392]}]
set_property LOC SLICE_X86Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[63]}]
set_property LOC SLICE_X152Y798 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3/data_out_reg[14]}]
set_property LOC SLICE_X119Y800 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[431]}]
set_property LOC SLICE_X120Y785 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2/data_out_reg[13]}]
set_property LOC SLICE_X119Y693 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl0/data_out_reg[23]}]
set_property LOC SLICE_X9Y801 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty_reg[1]}]
set_property LOC SLICE_X12Y698 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_422]
set_property LOC SLICE_X15Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[375]_i_2}]
set_property LOC SLICE_X166Y691 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]}]
set_property LOC SLICE_X49Y848 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_in_d1_reg[35]}]
set_property LOC SLICE_X12Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[66]}]
set_property LOC SLICE_X12Y819 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[225]}]
set_property LOC SLICE_X14Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[112]_i_1}]
set_property LOC SLICE_X12Y793 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[36]}]
set_property LOC SLICE_X16Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[186]_i_2}]
set_property LOC SLICE_X118Y767 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg]
set_property LOC SLICE_X86Y680 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d2_reg[0]}]
set_property LOC SLICE_X19Y715 [get_cells qsfp1_cmac_inst/inst/master_watchdog_barking_i_7]
set_property LOC SLICE_X12Y692 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_289]
set_property LOC SLICE_X51Y818 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[39]}]
set_property LOC SLICE_X10Y812 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty[13]_i_2}]
set_property LOC SLICE_X49Y831 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data1/data_out_reg[3]}]
set_property LOC SLICE_X84Y681 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[22]}]
set_property LOC SLICE_X10Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[46]_i_1}]
set_property LOC SLICE_X14Y665 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty[7]_i_3}]
set_property LOC SLICE_X124Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[140]}]
set_property LOC SLICE_X10Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[124]_i_2}]
set_property LOC SLICE_X59Y754 [get_cells {qsfp0_cmac_inst/inst/master_watchdog[16]_i_3}]
set_property LOC SLICE_X118Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[28]}]
set_property LOC SLICE_X50Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_in_d1_reg[17]}]
set_property LOC SLICE_X104Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[45]}]
set_property LOC SLICE_X10Y723 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_71]
set_property LOC SLICE_X34Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[41]}]
set_property LOC SLICE_X14Y737 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[242]_i_1}]
set_property LOC SLICE_X16Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[26]_i_1}]
set_property LOC SLICE_X51Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d4_reg[11]}]
set_property LOC SLICE_X86Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d3_reg[7]}]
set_property LOC SLICE_X86Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[183]}]
set_property LOC SLICE_X11Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[354]_i_1}]
set_property LOC SLICE_X16Y752 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[406]_i_2}]
set_property LOC SLICE_X12Y742 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[266]}]
set_property LOC SLICE_X15Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[328]_i_1}]
set_property LOC SLICE_X16Y732 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[246]_i_1}]
set_property LOC SLICE_X13Y635 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[55]}]
set_property LOC SLICE_X167Y690 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_ctr[1]_i_1}]
set_property LOC SLICE_X167Y751 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_txresetdone_inst/i_in_meta_reg}]
set_property LOC SLICE_X11Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[63]_i_1}]
set_property LOC SLICE_X119Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[386]}]
set_property LOC SLICE_X152Y680 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[34]}]
set_property LOC SLICE_X91Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d2_reg[11]}]
set_property LOC SLICE_X51Y815 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[52]}]
set_property LOC SLICE_X85Y695 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[6]}]
set_property LOC SLICE_X86Y792 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[51]}]
set_property LOC SLICE_X15Y812 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_161]
set_property LOC SLICE_X150Y788 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2/data_out_reg[2]}]
set_property LOC SLICE_X120Y676 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl0/data_out_reg[2]}]
set_property LOC SLICE_X11Y802 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty_reg[0]}]
set_property LOC SLICE_X139Y763 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[4]}]
set_property LOC SLICE_X12Y698 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_421]
set_property LOC SLICE_X14Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[376]_i_1}]
set_property LOC SLICE_X166Y691 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]}]
set_property LOC SLICE_X51Y836 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_in_d1_reg[34]}]
set_property LOC SLICE_X12Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[65]}]
set_property LOC SLICE_X13Y819 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[226]}]
set_property LOC SLICE_X167Y749 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/i_in_sync3_reg]
set_property LOC SLICE_X14Y731 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[109]_i_2}]
set_property LOC SLICE_X11Y800 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty[0]_i_2}]
set_property LOC SLICE_X9Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[152]_i_1}]
set_property LOC SLICE_X118Y767 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync3_reg]
set_property LOC SLICE_X120Y681 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d1_reg[9]}]
set_property LOC SLICE_X20Y716 [get_cells {qsfp1_cmac_inst/inst/master_watchdog_reg[17]}]
set_property LOC SLICE_X168Y775 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt[3]_i_2}]
set_property LOC SLICE_X49Y820 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[61]}]
set_property LOC SLICE_X10Y811 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty[12]_i_2}]
set_property LOC SLICE_X51Y831 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data1/data_out_reg[7]}]
set_property LOC SLICE_X86Y696 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[60]}]
set_property LOC SLICE_X15Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[470]_i_1}]
set_property LOC SLICE_X13Y738 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[260]}]
set_property LOC SLICE_X50Y833 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[9]}]
set_property LOC SLICE_X166Y741 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_out_reg]
set_property LOC SLICE_X122Y760 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[172]}]
set_property LOC SLICE_X12Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[126]_i_1}]
set_property LOC SLICE_X103Y751 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[17]}]
set_property LOC SLICE_X50Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_in_d1_reg[16]}]
set_property LOC SLICE_X49Y831 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[11]}]
set_property LOC SLICE_X76Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[15]}]
set_property LOC SLICE_X53Y759 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[43]}]
set_property LOC SLICE_X125Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[3]}]
set_property LOC SLICE_X10Y720 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_73]
set_property LOC SLICE_X36Y750 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[7]}]
set_property LOC SLICE_X13Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[256]_i_1}]
set_property LOC SLICE_X12Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[270]_i_2}]
set_property LOC SLICE_X52Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d4_reg[3]}]
set_property LOC SLICE_X118Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d1_reg[9]}]
set_property LOC SLICE_X86Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[184]}]
set_property LOC SLICE_X12Y730 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[355]_i_2}]
set_property LOC SLICE_X15Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[430]_i_1}]
set_property LOC SLICE_X11Y750 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[268]}]
set_property LOC SLICE_X10Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[304]_i_2}]
set_property LOC SLICE_X16Y732 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[246]_i_2}]
set_property LOC SLICE_X10Y733 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[83]_i_2}]
set_property LOC SLICE_X167Y690 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_ctr[0]_i_1}]
set_property LOC SLICE_X150Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2/data_out_reg[6]}]
set_property LOC SLICE_X11Y800 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_572]
set_property LOC SLICE_X12Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[427]}]
set_property LOC SLICE_X15Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[61]_i_2}]
set_property LOC SLICE_X120Y682 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[38]}]
set_property LOC SLICE_X150Y669 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[31]}]
set_property LOC SLICE_X54Y758 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d4_reg[4]}]
set_property LOC SLICE_X51Y857 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[439]}]
set_property LOC SLICE_X86Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[61]}]
set_property LOC SLICE_X152Y798 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3/data_out_reg[1]}]
set_property LOC SLICE_X120Y676 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl0/data_out_reg[1]}]
set_property LOC SLICE_X11Y801 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty_reg[3]}]
set_property LOC SLICE_X126Y769 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[11]}]
set_property LOC SLICE_X12Y697 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_424]
set_property LOC SLICE_X15Y732 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[374]_i_2}]
set_property LOC SLICE_X166Y691 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[2]}]
set_property LOC SLICE_X51Y836 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_in_d1_reg[37]}]
set_property LOC SLICE_X13Y819 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[227]}]
set_property LOC SLICE_X86Y816 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[60]}]
set_property LOC SLICE_X167Y745 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/FSM_sequential_sm_reset_tx[2]_i_3}]
set_property LOC SLICE_X16Y731 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[111]_i_1}]
set_property LOC SLICE_X12Y790 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[26]}]
set_property LOC SLICE_X14Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[181]_i_2}]
set_property LOC SLICE_X86Y672 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d1_reg[3]}]
set_property LOC SLICE_X20Y716 [get_cells {qsfp1_cmac_inst/inst/master_watchdog[16]_i_8}]
set_property LOC SLICE_X158Y791 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[26]}]
set_property LOC SLICE_X14Y719 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_246]
set_property LOC SLICE_X168Y746 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_i_4}]
set_property LOC SLICE_X10Y810 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty[12]_i_3}]
set_property LOC SLICE_X49Y833 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data1/data_out_reg[6]}]
set_property LOC SLICE_X86Y681 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d2_reg[23]}]
set_property LOC SLICE_X16Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[468]_i_1}]
set_property LOC SLICE_X13Y738 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[261]}]
set_property LOC SLICE_X122Y760 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[139]}]
set_property LOC SLICE_X12Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[125]_i_2}]
set_property LOC SLICE_X59Y754 [get_cells {qsfp0_cmac_inst/inst/master_watchdog[16]_i_2}]
set_property LOC SLICE_X104Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[13]}]
set_property LOC SLICE_X49Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_in_d1_reg[52]}]
set_property LOC SLICE_X104Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[43]}]
set_property LOC SLICE_X53Y756 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[44]}]
set_property LOC SLICE_X10Y719 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_70]
set_property LOC SLICE_X10Y757 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[255]_i_2}]
set_property LOC SLICE_X13Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[270]_i_1}]
set_property LOC SLICE_X51Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d4_reg[13]}]
set_property LOC SLICE_X86Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d3_reg[9]}]
set_property LOC SLICE_X152Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[45]}]
set_property LOC SLICE_X14Y730 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[355]_i_1}]
set_property LOC SLICE_X15Y755 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[407]_i_2}]
set_property LOC SLICE_X14Y742 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[264]}]
set_property LOC SLICE_X10Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[304]_i_1}]
set_property LOC SLICE_X15Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[247]_i_1}]
set_property LOC SLICE_X167Y690 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_ctr0]
set_property LOC SLICE_X150Y706 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2/data_out_reg[7]}]
set_property LOC SLICE_X12Y665 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[430]}]
set_property LOC SLICE_X12Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[62]_i_1}]
set_property LOC SLICE_X119Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[389]}]
set_property LOC SLICE_X150Y670 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[32]}]
set_property LOC SLICE_X60Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d4_reg[3]}]
set_property LOC SLICE_X51Y815 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[51]}]
set_property LOC SLICE_X86Y694 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[62]}]
set_property LOC SLICE_X120Y785 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2/data_out_reg[12]}]
set_property LOC SLICE_X120Y696 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl0/data_out_reg[20]}]
set_property LOC SLICE_X11Y801 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty_reg[2]}]
set_property LOC SLICE_X136Y764 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[10]}]
set_property LOC SLICE_X12Y697 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_423]
set_property LOC SLICE_X15Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[375]_i_1}]
set_property LOC SLICE_X51Y843 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_in_d1_reg[36]}]
set_property LOC SLICE_X12Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[67]}]
set_property LOC SLICE_X13Y819 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[228]}]
set_property LOC SLICE_X86Y817 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[59]}]
set_property LOC SLICE_X10Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[10]_i_1}]
set_property LOC SLICE_X10Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[182]_i_1}]
set_property LOC SLICE_X152Y798 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[27]}]
set_property LOC SLICE_X11Y804 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty_reg[11]}]
set_property LOC SLICE_X51Y817 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[60]}]
set_property LOC SLICE_X12Y833 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_eop_reg[3]}]
set_property LOC SLICE_X50Y826 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[172]}]
set_property LOC SLICE_X83Y684 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[25]}]
set_property LOC SLICE_X16Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[469]_i_1}]
set_property LOC SLICE_X12Y735 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[253]}]
set_property LOC SLICE_X51Y833 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[58]}]
set_property LOC SLICE_X166Y741 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync1_reg]
set_property LOC SLICE_X124Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[150]}]
set_property LOC SLICE_X10Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[127]_i_1}]
set_property LOC SLICE_X86Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_out_reg[19]}]
set_property LOC SLICE_X86Y797 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[62]}]
set_property LOC SLICE_X82Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[25]}]
set_property LOC SLICE_X54Y756 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[20]}]
set_property LOC SLICE_X119Y801 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[399]}]
set_property LOC SLICE_X14Y670 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_548]
set_property LOC SLICE_X29Y750 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[56]}]
set_property LOC SLICE_X10Y736 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[246]_i_2}]
set_property LOC SLICE_X10Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[271]_i_2}]
set_property LOC SLICE_X49Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d4_reg[9]}]
set_property LOC SLICE_X85Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[130]}]
set_property LOC SLICE_X12Y734 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[356]_i_2}]
set_property LOC SLICE_X15Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[420]_i_2}]
set_property LOC SLICE_X12Y758 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[262]}]
set_property LOC SLICE_X13Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[320]_i_2}]
set_property LOC SLICE_X15Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[247]_i_2}]
set_property LOC SLICE_X11Y669 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[384]}]
set_property LOC SLICE_X13Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[64]_i_2}]
set_property LOC SLICE_X119Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[391]}]
set_property LOC SLICE_X50Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d4_reg[11]}]
set_property LOC SLICE_X49Y812 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[44]}]
set_property LOC SLICE_X83Y740 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[393]}]
set_property LOC SLICE_X85Y695 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[9]}]
set_property LOC SLICE_X136Y764 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1/data_out_reg[7]}]
set_property LOC SLICE_X15Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[314]_i_1}]
set_property LOC SLICE_X119Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl0/data_out_reg[34]}]
set_property LOC SLICE_X12Y803 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[128]}]
set_property LOC SLICE_X136Y764 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[45]}]
set_property LOC SLICE_X12Y698 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_419]
set_property LOC SLICE_X10Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[377]_i_1}]
set_property LOC SLICE_X166Y685 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]}]
set_property LOC SLICE_X51Y857 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_in_d1_reg[55]}]
set_property LOC SLICE_X12Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[20]}]
set_property LOC SLICE_X13Y819 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[229]}]
set_property LOC SLICE_X49Y831 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[0]}]
set_property LOC SLICE_X12Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[110]_i_1}]
set_property LOC SLICE_X12Y840 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[62]}]
set_property LOC SLICE_X14Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[201]_i_2}]
set_property LOC SLICE_X84Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d2_reg[11]}]
set_property LOC SLICE_X14Y694 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_281]
set_property LOC SLICE_X51Y817 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[58]}]
set_property LOC SLICE_X11Y812 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty[12]_i_1}]
set_property LOC SLICE_X50Y826 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[173]}]
set_property LOC SLICE_X83Y685 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[26]}]
set_property LOC SLICE_X15Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[466]_i_1}]
set_property LOC SLICE_X13Y741 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[266]}]
set_property LOC SLICE_X58Y754 [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_cmac_cdc_sync_core_drp_reset_tx_clk/s_out_d2_cdc_to_reg]
set_property LOC SLICE_X51Y831 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[59]}]
set_property LOC SLICE_X125Y761 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[143]}]
set_property LOC SLICE_X12Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[126]_i_2}]
set_property LOC SLICE_X59Y752 [get_cells {qsfp0_cmac_inst/inst/master_watchdog[0]_i_9}]
set_property LOC SLICE_X119Y737 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[15]}]
set_property LOC SLICE_X85Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_out_reg[18]}]
set_property LOC SLICE_X86Y802 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[15]}]
set_property LOC SLICE_X97Y753 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[49]}]
set_property LOC SLICE_X9Y736 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[246]_i_1}]
set_property LOC SLICE_X9Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[271]_i_1}]
set_property LOC SLICE_X51Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d4_reg[15]}]
set_property LOC SLICE_X86Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d2_reg[7]}]
set_property LOC SLICE_X152Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[54]}]
set_property LOC SLICE_X86Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[0]}]
set_property LOC SLICE_X12Y734 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[356]_i_1}]
set_property LOC SLICE_X14Y744 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[419]_i_1}]
set_property LOC SLICE_X11Y747 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[265]}]
set_property LOC SLICE_X14Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[329]_i_2}]
set_property LOC SLICE_X14Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[248]_i_1}]
set_property LOC SLICE_X150Y706 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data2/data_out_reg[9]}]
set_property LOC SLICE_X168Y749 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[2]_i_1}]
set_property LOC SLICE_X12Y672 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[388]}]
set_property LOC SLICE_X15Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[74]_i_2}]
set_property LOC SLICE_X119Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[390]}]
set_property LOC SLICE_X50Y858 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[447]}]
set_property LOC SLICE_X139Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1/data_out_reg[8]}]
set_property LOC SLICE_X124Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[7]}]
set_property LOC SLICE_X15Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[313]_i_2}]
set_property LOC SLICE_X120Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl0/data_out_reg[35]}]
set_property LOC SLICE_X11Y801 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty[3]_i_3}]
set_property LOC SLICE_X136Y763 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[46]}]
set_property LOC SLICE_X12Y698 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_418]
set_property LOC SLICE_X14Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[377]_i_2}]
set_property LOC SLICE_X166Y685 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]}]
set_property LOC SLICE_X50Y812 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_in_d1_reg[5]}]
set_property LOC SLICE_X12Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[21]}]
set_property LOC SLICE_X13Y818 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[230]}]
set_property LOC SLICE_X11Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[140]_i_2}]
set_property LOC SLICE_X12Y841 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[86]}]
set_property LOC SLICE_X16Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[196]_i_2}]
set_property LOC SLICE_X138Y750 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg]
set_property LOC SLICE_X84Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d2_reg[10]}]
set_property LOC SLICE_X157Y796 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[15]}]
set_property LOC SLICE_X11Y671 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_26]
set_property LOC SLICE_X12Y809 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[411]}]
set_property LOC SLICE_X120Y671 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[4]}]
set_property LOC SLICE_X49Y820 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[57]}]
set_property LOC SLICE_X12Y832 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_ena_reg[3]}]
set_property LOC SLICE_X49Y821 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[170]}]
set_property LOC SLICE_X84Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[23]}]
set_property LOC SLICE_X14Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[467]_i_1}]
set_property LOC SLICE_X12Y669 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[215]}]
set_property LOC SLICE_X51Y833 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[56]}]
set_property LOC SLICE_X123Y755 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[14]}]
set_property LOC SLICE_X13Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[128]_i_1}]
set_property LOC SLICE_X86Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_out_reg[17]}]
set_property LOC SLICE_X86Y802 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[60]}]
set_property LOC SLICE_X82Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[23]}]
set_property LOC SLICE_X124Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[39]}]
set_property LOC SLICE_X39Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[44]}]
set_property LOC SLICE_X14Y737 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[236]_i_1}]
set_property LOC SLICE_X16Y743 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[272]_i_2}]
set_property LOC SLICE_X52Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d4_reg[7]}]
set_property LOC SLICE_X83Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[135]}]
set_property LOC SLICE_X15Y735 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[357]_i_2}]
set_property LOC SLICE_X14Y742 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[42]_i_2}]
set_property LOC SLICE_X11Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[261]}]
set_property LOC SLICE_X14Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[327]_i_2}]
set_property LOC SLICE_X14Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[248]_i_2}]
set_property LOC SLICE_X10Y801 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_576]
set_property LOC SLICE_X11Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[63]_i_2}]
set_property LOC SLICE_X119Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[393]}]
set_property LOC SLICE_X83Y791 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[128]}]
set_property LOC SLICE_X85Y695 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[7]}]
set_property LOC SLICE_X156Y779 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1/data_out_reg[6]}]
set_property LOC SLICE_X15Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[315]_i_1}]
set_property LOC SLICE_X120Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl0/data_out_reg[32]}]
set_property LOC SLICE_X12Y832 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_sop_reg[0]}]
set_property LOC SLICE_X136Y763 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[43]}]
set_property LOC SLICE_X12Y698 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_420]
set_property LOC SLICE_X14Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[376]_i_2}]
set_property LOC SLICE_X166Y691 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx[2]_i_2}]
set_property LOC SLICE_X50Y858 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_in_d1_reg[53]}]
set_property LOC SLICE_X13Y818 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[231]}]
set_property LOC SLICE_X168Y766 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst/i_in_sync2_reg}]
set_property LOC SLICE_X167Y745 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/i_in_out_reg]
set_property LOC SLICE_X10Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[10]_i_2}]
set_property LOC SLICE_X12Y841 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[85]}]
set_property LOC SLICE_X15Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[200]_i_2}]
set_property LOC SLICE_X86Y691 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d2_reg[13]}]
set_property LOC SLICE_X20Y714 [get_cells {qsfp1_cmac_inst/inst/master_watchdog_reg[1]}]
set_property LOC SLICE_X12Y809 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[408]}]
set_property LOC SLICE_X118Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[56]}]
set_property LOC SLICE_X12Y833 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_eop[3]_i_1}]
set_property LOC SLICE_X50Y826 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[171]}]
set_property LOC SLICE_X83Y685 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[24]}]
set_property LOC SLICE_X13Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[464]_i_1}]
set_property LOC SLICE_X12Y735 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[254]}]
set_property LOC SLICE_X49Y833 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[57]}]
set_property LOC SLICE_X123Y755 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[142]}]
set_property LOC SLICE_X12Y814 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[157]}]
set_property LOC SLICE_X10Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[127]_i_2}]
set_property LOC SLICE_X59Y752 [get_cells {qsfp0_cmac_inst/inst/master_watchdog[0]_i_8}]
set_property LOC SLICE_X119Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[40]}]
set_property LOC SLICE_X49Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_in_d1_reg[0]}]
set_property LOC SLICE_X86Y799 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[61]}]
set_property LOC SLICE_X12Y670 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_555]
set_property LOC SLICE_X35Y751 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[43]}]
set_property LOC SLICE_X11Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[235]_i_1}]
set_property LOC SLICE_X16Y743 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[272]_i_1}]
set_property LOC SLICE_X52Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d4_reg[2]}]
set_property LOC SLICE_X83Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[136]}]
set_property LOC SLICE_X15Y735 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[357]_i_1}]
set_property LOC SLICE_X13Y742 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[42]_i_1}]
set_property LOC SLICE_X10Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[267]}]
set_property LOC SLICE_X14Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[326]_i_1}]
set_property LOC SLICE_X11Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[249]_i_1}]
set_property LOC SLICE_X10Y801 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_567]
set_property LOC SLICE_X16Y684 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty[9]_i_1}]
set_property LOC SLICE_X15Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[65]_i_1}]
set_property LOC SLICE_X119Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[392]}]
set_property LOC SLICE_X150Y670 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[23]}]
set_property LOC SLICE_X50Y858 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[444]}]
set_property LOC SLICE_X86Y687 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[8]}]
set_property LOC SLICE_X124Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[8]}]
set_property LOC SLICE_X120Y706 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl0/data_out_reg[33]}]
set_property LOC SLICE_X11Y801 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty[3]_i_4}]
set_property LOC SLICE_X156Y779 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[44]}]
set_property LOC SLICE_X12Y665 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_42]
set_property LOC SLICE_X13Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[376]_i_3}]
set_property LOC SLICE_X167Y691 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx[2]_i_4}]
set_property LOC SLICE_X50Y856 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_in_d1_reg[54]}]
set_property LOC SLICE_X12Y817 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[232]}]
set_property LOC SLICE_X16Y731 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[109]_i_1}]
set_property LOC SLICE_X12Y838 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[66]}]
set_property LOC SLICE_X15Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[206]_i_2}]
set_property LOC SLICE_X86Y691 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d2_reg[12]}]
set_property LOC SLICE_X20Y716 [get_cells {qsfp1_cmac_inst/inst/master_watchdog_reg[18]}]
set_property LOC SLICE_X14Y692 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_279]
set_property LOC SLICE_X12Y809 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[406]}]
set_property LOC SLICE_X167Y742 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]_i_2}]
set_property LOC SLICE_X10Y808 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[509]}]
set_property LOC SLICE_X86Y802 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data1/data_in_d1_reg[13]}]
set_property LOC SLICE_X50Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[162]}]
set_property LOC SLICE_X84Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[30]}]
set_property LOC SLICE_X15Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[465]_i_1}]
set_property LOC SLICE_X13Y742 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[269]}]
set_property LOC SLICE_X51Y833 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[61]}]
set_property LOC SLICE_X128Y761 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[151]}]
set_property LOC SLICE_X10Y744 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[129]_i_1}]
set_property LOC SLICE_X83Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_out_reg[7]}]
set_property LOC SLICE_X86Y799 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[7]}]
set_property LOC SLICE_X82Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[43]}]
set_property LOC SLICE_X12Y668 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_554]
set_property LOC SLICE_X34Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[36]}]
set_property LOC SLICE_X10Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[237]_i_2}]
set_property LOC SLICE_X16Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[273]_i_2}]
set_property LOC SLICE_X52Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d4_reg[6]}]
set_property LOC SLICE_X85Y695 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[11]}]
set_property LOC SLICE_X16Y733 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[358]_i_2}]
set_property LOC SLICE_X15Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[420]_i_1}]
set_property LOC SLICE_X14Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[263]}]
set_property LOC SLICE_X15Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[328]_i_2}]
set_property LOC SLICE_X14Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[249]_i_2}]
set_property LOC SLICE_X164Y684 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[2]}]
set_property LOC SLICE_X16Y685 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty_reg[8]}]
set_property LOC SLICE_X14Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[66]_i_2}]
set_property LOC SLICE_X119Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[395]}]
set_property LOC SLICE_X150Y671 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[25]}]
set_property LOC SLICE_X84Y798 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[179]}]
set_property LOC SLICE_X126Y768 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1/data_out_reg[9]}]
set_property LOC SLICE_X86Y788 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[23]}]
set_property LOC SLICE_X125Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[6]}]
set_property LOC SLICE_X120Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl0/data_out_reg[38]}]
set_property LOC SLICE_X11Y801 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty[2]_i_3}]
set_property LOC SLICE_X136Y764 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[49]}]
set_property LOC SLICE_X12Y701 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_415]
set_property LOC SLICE_X12Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[379]_i_1}]
set_property LOC SLICE_X166Y743 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[3]}]
set_property LOC SLICE_X166Y685 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]}]
set_property LOC SLICE_X51Y815 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_in_d1_reg[4]}]
set_property LOC SLICE_X12Y817 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[233]}]
set_property LOC SLICE_X51Y845 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[11]}]
set_property LOC SLICE_X10Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[142]_i_2}]
set_property LOC SLICE_X12Y803 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[129]}]
set_property LOC SLICE_X15Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[194]_i_1}]
set_property LOC SLICE_X20Y716 [get_cells {qsfp1_cmac_inst/inst/master_watchdog[16]_i_7}]
set_property LOC SLICE_X14Y715 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_259]
set_property LOC SLICE_X11Y804 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty_reg[10]}]
set_property LOC SLICE_X10Y806 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[511]}]
set_property LOC SLICE_X50Y812 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[16]}]
set_property LOC SLICE_X84Y681 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[29]}]
set_property LOC SLICE_X16Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[462]_i_1}]
set_property LOC SLICE_X11Y807 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_152]
set_property LOC SLICE_X13Y741 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[256]}]
set_property LOC SLICE_X49Y833 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[62]}]
set_property LOC SLICE_X120Y758 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[153]}]
set_property LOC SLICE_X12Y814 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[156]}]
set_property LOC SLICE_X14Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[128]_i_2}]
set_property LOC SLICE_X59Y752 [get_cells {qsfp0_cmac_inst/inst/master_watchdog[0]_i_7}]
set_property LOC SLICE_X119Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[39]}]
set_property LOC SLICE_X85Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_out_reg[16]}]
set_property LOC SLICE_X86Y799 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[8]}]
set_property LOC SLICE_X78Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[24]}]
set_property LOC SLICE_X14Y670 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_547]
set_property LOC SLICE_X11Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[237]_i_1}]
set_property LOC SLICE_X16Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[273]_i_1}]
set_property LOC SLICE_X52Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d4_reg[4]}]
set_property LOC SLICE_X83Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[129]}]
set_property LOC SLICE_X16Y733 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[358]_i_1}]
set_property LOC SLICE_X14Y747 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[41]_i_2}]
set_property LOC SLICE_X12Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[259]}]
set_property LOC SLICE_X13Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[320]_i_1}]
set_property LOC SLICE_X9Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[24]_i_1}]
set_property LOC SLICE_X150Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3/data_out_reg[1]}]
set_property LOC SLICE_X16Y684 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty_reg[11]}]
set_property LOC SLICE_X14Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[67]_i_1}]
set_property LOC SLICE_X119Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[394]}]
set_property LOC SLICE_X150Y671 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[26]}]
set_property LOC SLICE_X53Y756 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d4_reg[12]}]
set_property LOC SLICE_X49Y812 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[46]}]
set_property LOC SLICE_X85Y740 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[395]}]
set_property LOC SLICE_X168Y686 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_i_7}]
set_property LOC SLICE_X120Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl0/data_out_reg[39]}]
set_property LOC SLICE_X11Y801 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty[2]_i_1}]
set_property LOC SLICE_X12Y701 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_414]
set_property LOC SLICE_X12Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[379]_i_2}]
set_property LOC SLICE_X166Y691 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[2]}]
set_property LOC SLICE_X50Y856 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_in_d1_reg[49]}]
set_property LOC SLICE_X12Y819 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[234]}]
set_property LOC SLICE_X10Y733 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[145]_i_2}]
set_property LOC SLICE_X12Y841 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[83]}]
set_property LOC SLICE_X17Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[183]_i_1}]
set_property LOC SLICE_X20Y717 [get_cells {qsfp1_cmac_inst/inst/master_watchdog[24]_i_2}]
set_property LOC SLICE_X157Y796 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[13]}]
set_property LOC SLICE_X12Y808 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[403]}]
set_property LOC SLICE_X119Y804 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl0/data_out_reg[49]}]
set_property LOC SLICE_X168Y775 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]}]
set_property LOC SLICE_X10Y806 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[507]}]
set_property LOC SLICE_X84Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[27]}]
set_property LOC SLICE_X59Y752 [get_cells {qsfp0_cmac_inst/inst/master_watchdog_reg[7]}]
set_property LOC SLICE_X15Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[463]_i_1}]
set_property LOC SLICE_X13Y741 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[267]}]
set_property LOC SLICE_X49Y827 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[5]}]
set_property LOC SLICE_X125Y761 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[157]}]
set_property LOC SLICE_X12Y790 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[162]}]
set_property LOC SLICE_X10Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[12]_i_1}]
set_property LOC SLICE_X49Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_in_d1_reg[7]}]
set_property LOC SLICE_X86Y799 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[63]}]
set_property LOC SLICE_X12Y662 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_564]
set_property LOC SLICE_X51Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[2]}]
set_property LOC SLICE_X10Y737 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[238]_i_2}]
set_property LOC SLICE_X16Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[274]_i_2}]
set_property LOC SLICE_X118Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d1_reg[8]}]
set_property LOC SLICE_X152Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[44]}]
set_property LOC SLICE_X12Y711 [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_cmac_cdc_sync_core_tx_reset/s_out_d3_reg]
set_property LOC SLICE_X85Y695 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[12]}]
set_property LOC SLICE_X15Y734 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[359]_i_2}]
set_property LOC SLICE_X16Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[410]_i_2}]
set_property LOC SLICE_X12Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[258]}]
set_property LOC SLICE_X13Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[318]_i_1}]
set_property LOC SLICE_X9Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[24]_i_2}]
set_property LOC SLICE_X14Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].axis_tready_i_reg}]
set_property LOC SLICE_X119Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[397]}]
set_property LOC SLICE_X150Y671 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[24]}]
set_property LOC SLICE_X35Y759 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_out_reg[6]}]
set_property LOC SLICE_X50Y858 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[445]}]
set_property LOC SLICE_X120Y797 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3/data_out_reg[7]}]
set_property LOC SLICE_X168Y689 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg}]
set_property LOC SLICE_X123Y755 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[63]}]
set_property LOC SLICE_X15Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[314]_i_2}]
set_property LOC SLICE_X120Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl0/data_out_reg[36]}]
set_property LOC SLICE_X10Y801 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty[3]_i_2}]
set_property LOC SLICE_X136Y763 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[47]}]
set_property LOC SLICE_X12Y698 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_417]
set_property LOC SLICE_X13Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[378]_i_1}]
set_property LOC SLICE_X166Y685 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx[2]_i_2}]
set_property LOC SLICE_X50Y812 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_in_d1_reg[6]}]
set_property LOC SLICE_X12Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[63]}]
set_property LOC SLICE_X12Y819 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[235]}]
set_property LOC SLICE_X49Y847 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[21]}]
set_property LOC SLICE_X168Y745 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/i_in_sync1_reg]
set_property LOC SLICE_X11Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[143]_i_1}]
set_property LOC SLICE_X12Y790 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[29]}]
set_property LOC SLICE_X16Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[203]_i_1}]
set_property LOC SLICE_X117Y681 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d1_reg[8]}]
set_property LOC SLICE_X20Y716 [get_cells {qsfp1_cmac_inst/inst/master_watchdog_reg[19]}]
set_property LOC SLICE_X151Y800 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[57]}]
set_property LOC SLICE_X13Y718 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_253]
set_property LOC SLICE_X11Y804 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty[8]_i_1}]
set_property LOC SLICE_X167Y686 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/sm_reset_rx_timer_clr_i_1]
set_property LOC SLICE_X10Y808 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[508]}]
set_property LOC SLICE_X49Y821 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[168]}]
set_property LOC SLICE_X86Y681 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[28]}]
set_property LOC SLICE_X15Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[461]_i_1}]
set_property LOC SLICE_X13Y742 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[268]}]
set_property LOC SLICE_X49Y833 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_out_reg[60]}]
set_property LOC SLICE_X124Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[152]}]
set_property LOC SLICE_X10Y744 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[129]_i_2}]
set_property LOC SLICE_X59Y752 [get_cells {qsfp0_cmac_inst/inst/master_watchdog[0]_i_6}]
set_property LOC SLICE_X120Y738 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[7]}]
set_property LOC SLICE_X86Y687 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_out_reg[0]}]
set_property LOC SLICE_X86Y799 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[6]}]
set_property LOC SLICE_X98Y753 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[47]}]
set_property LOC SLICE_X13Y669 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_557]
set_property LOC SLICE_X39Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[37]}]
set_property LOC SLICE_X9Y737 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[238]_i_1}]
set_property LOC SLICE_X16Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[274]_i_1}]
set_property LOC SLICE_X20Y741 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_out_reg[11]}]
set_property LOC SLICE_X85Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[128]}]
set_property LOC SLICE_X15Y734 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[359]_i_1}]
set_property LOC SLICE_X15Y743 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[40]_i_1}]
set_property LOC SLICE_X14Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[260]}]
set_property LOC SLICE_X14Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[325]_i_1}]
set_property LOC SLICE_X13Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[250]_i_1}]
set_property LOC SLICE_X16Y684 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty_reg[9]}]
set_property LOC SLICE_X13Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[64]_i_1}]
set_property LOC SLICE_X119Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[396]}]
set_property LOC SLICE_X150Y671 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[27]}]
set_property LOC SLICE_X60Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d4_reg[13]}]
set_property LOC SLICE_X51Y815 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[45]}]
set_property LOC SLICE_X84Y738 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[394]}]
set_property LOC SLICE_X168Y744 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/rxprogdivreset_out_i_2]
set_property LOC SLICE_X168Y689 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]}]
set_property LOC SLICE_X15Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[315]_i_2}]
set_property LOC SLICE_X120Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl0/data_out_reg[37]}]
set_property LOC SLICE_X11Y801 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty[3]_i_1}]
set_property LOC SLICE_X136Y764 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[48]}]
set_property LOC SLICE_X12Y701 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_416]
set_property LOC SLICE_X13Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[378]_i_2}]
set_property LOC SLICE_X49Y821 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_in_d1_reg[7]}]
set_property LOC SLICE_X12Y819 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[236]}]
set_property LOC SLICE_X49Y846 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[10]}]
set_property LOC SLICE_X11Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[137]_i_1}]
set_property LOC SLICE_X10Y819 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[2]}]
set_property LOC SLICE_X16Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[196]_i_1}]
set_property LOC SLICE_X11Y803 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty[9]_i_5}]
set_property LOC SLICE_X166Y686 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/gtwiz_reset_rx_done_int_i_1]
set_property LOC SLICE_X50Y833 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[275]}]
set_property LOC SLICE_X83Y685 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[32]}]
set_property LOC SLICE_X15Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[461]_i_2}]
set_property LOC SLICE_X12Y669 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty[6]_i_1}]
set_property LOC SLICE_X124Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[155]}]
set_property LOC SLICE_X12Y742 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[130]_i_1}]
set_property LOC SLICE_X119Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[32]}]
set_property LOC SLICE_X86Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_out_reg[20]}]
set_property LOC SLICE_X103Y753 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[21]}]
set_property LOC SLICE_X54Y756 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[27]}]
set_property LOC SLICE_X37Y750 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[39]}]
set_property LOC SLICE_X10Y743 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[239]_i_2}]
set_property LOC SLICE_X15Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[275]_i_2}]
set_property LOC SLICE_X83Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d3_reg[11]}]
set_property LOC SLICE_X86Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d2_reg[10]}]
set_property LOC SLICE_X14Y711 [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_cmac_cdc_sync_core_tx_reset/s_out_d4_reg]
set_property LOC SLICE_X86Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[257]}]
set_property LOC SLICE_X14Y744 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[35]_i_2}]
set_property LOC SLICE_X15Y752 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[413]_i_1}]
set_property LOC SLICE_X13Y747 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[25]}]
set_property LOC SLICE_X15Y747 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[62]}]
set_property LOC SLICE_X15Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[317]_i_1}]
set_property LOC SLICE_X13Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[250]_i_2}]
set_property LOC SLICE_X12Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[434]}]
set_property LOC SLICE_X16Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[68]_i_2}]
set_property LOC SLICE_X119Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[399]}]
set_property LOC SLICE_X150Y679 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[44]}]
set_property LOC SLICE_X52Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d4_reg[8]}]
set_property LOC SLICE_X50Y813 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[59]}]
set_property LOC SLICE_X83Y740 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[396]}]
set_property LOC SLICE_X120Y797 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3/data_out_reg[13]}]
set_property LOC SLICE_X15Y810 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_16]
set_property LOC SLICE_X120Y785 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2/data_out_reg[8]}]
set_property LOC SLICE_X120Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl0/data_out_reg[49]}]
set_property LOC SLICE_X168Y754 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_i_7}]
set_property LOC SLICE_X136Y764 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[56]}]
set_property LOC SLICE_X12Y665 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_44]
set_property LOC SLICE_X12Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[380]_i_1}]
set_property LOC SLICE_X166Y690 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all[2]_i_4}]
set_property LOC SLICE_X50Y813 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_in_d1_reg[2]}]
set_property LOC SLICE_X11Y788 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[205]}]
set_property LOC SLICE_X86Y814 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[6]}]
set_property LOC SLICE_X10Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[144]_i_1}]
set_property LOC SLICE_X12Y799 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[52]}]
set_property LOC SLICE_X14Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[197]_i_2}]
set_property LOC SLICE_X168Y686 [get_cells qsfp1_cmac_inst/inst/cmac_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta_reg]
set_property LOC SLICE_X151Y798 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[21]}]
set_property LOC SLICE_X15Y809 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[396]}]
set_property LOC SLICE_X120Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[63]}]
set_property LOC SLICE_X86Y805 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data1/data_in_d1_reg[11]}]
set_property LOC SLICE_X51Y836 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[274]}]
set_property LOC SLICE_X83Y684 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[33]}]
set_property LOC SLICE_X12Y805 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_89]
set_property LOC SLICE_X14Y669 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty[5]_i_5}]
set_property LOC SLICE_X123Y755 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[144]}]
set_property LOC SLICE_X10Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[12]_i_2}]
set_property LOC SLICE_X120Y733 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[33]}]
set_property LOC SLICE_X86Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_out_reg[22]}]
set_property LOC SLICE_X76Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[47]}]
set_property LOC SLICE_X16Y685 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_81]
set_property LOC SLICE_X10Y743 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[239]_i_1}]
set_property LOC SLICE_X15Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[275]_i_1}]
set_property LOC SLICE_X86Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d2_reg[8]}]
set_property LOC SLICE_X52Y743 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d4_reg[11]}]
set_property LOC SLICE_X86Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[259]}]
set_property LOC SLICE_X14Y744 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[35]_i_1}]
set_property LOC SLICE_X16Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[412]_i_1}]
set_property LOC SLICE_X14Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[255]}]
set_property LOC SLICE_X15Y748 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[60]}]
set_property LOC SLICE_X16Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[324]_i_2}]
set_property LOC SLICE_X14Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[251]_i_1}]
set_property LOC SLICE_X13Y693 [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tlast_reg]
set_property LOC SLICE_X12Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[435]}]
set_property LOC SLICE_X14Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[69]_i_1}]
set_property LOC SLICE_X119Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[398]}]
set_property LOC SLICE_X152Y680 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[45]}]
set_property LOC SLICE_X49Y807 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[5]}]
set_property LOC SLICE_X168Y744 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/i_in_sync1_reg]
set_property LOC SLICE_X167Y694 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt[1]_i_1}]
set_property LOC SLICE_X150Y802 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2/data_out_reg[9]}]
set_property LOC SLICE_X119Y684 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl0/data_out_reg[4]}]
set_property LOC SLICE_X139Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[57]}]
set_property LOC SLICE_X12Y698 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_439]
set_property LOC SLICE_X13Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[380]_i_2}]
set_property LOC SLICE_X166Y686 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx[2]_i_6}]
set_property LOC SLICE_X50Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_in_d1_reg[22]}]
set_property LOC SLICE_X12Y793 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[206]}]
set_property LOC SLICE_X14Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[126]_i_2}]
set_property LOC SLICE_X12Y799 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[53]}]
set_property LOC SLICE_X15Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[193]_i_2}]
set_property LOC SLICE_X152Y793 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[1]}]
set_property LOC SLICE_X14Y693 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_273]
set_property LOC SLICE_X168Y775 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt[1]_i_1}]
set_property LOC SLICE_X120Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[55]}]
set_property LOC SLICE_X12Y820 [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/tx_axis_tready_INST_0]
set_property LOC SLICE_X50Y813 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[22]}]
set_property LOC SLICE_X12Y696 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/wr_ptr[0]_i_1}]
set_property LOC SLICE_X83Y684 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[2]}]
set_property LOC SLICE_X16Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[460]_i_2}]
set_property LOC SLICE_X13Y669 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty[6]_i_3}]
set_property LOC SLICE_X125Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[156]}]
set_property LOC SLICE_X11Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[131]_i_1}]
set_property LOC SLICE_X83Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_out_reg[1]}]
set_property LOC SLICE_X13Y665 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_552]
set_property LOC SLICE_X15Y755 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[23]_i_2}]
set_property LOC SLICE_X16Y748 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[290]_i_1}]
set_property LOC SLICE_X84Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d3_reg[14]}]
set_property LOC SLICE_X117Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d1_reg[11]}]
set_property LOC SLICE_X85Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[258]}]
set_property LOC SLICE_X13Y737 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[360]_i_2}]
set_property LOC SLICE_X15Y742 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[414]_i_2}]
set_property LOC SLICE_X12Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[254]}]
set_property LOC SLICE_X13Y748 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[47]}]
set_property LOC SLICE_X15Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[321]_i_1}]
set_property LOC SLICE_X12Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[251]_i_2}]
set_property LOC SLICE_X167Y749 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/txuserrdy_out_reg]
set_property LOC SLICE_X12Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[433]}]
set_property LOC SLICE_X14Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[67]_i_2}]
set_property LOC SLICE_X120Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[296]}]
set_property LOC SLICE_X150Y680 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[42]}]
set_property LOC SLICE_X50Y858 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[441]}]
set_property LOC SLICE_X12Y804 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_173]
set_property LOC SLICE_X155Y786 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2/data_out_reg[7]}]
set_property LOC SLICE_X119Y678 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl0/data_out_reg[3]}]
set_property LOC SLICE_X168Y662 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg}]
set_property LOC SLICE_X136Y763 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[54]}]
set_property LOC SLICE_X12Y708 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_441]
set_property LOC SLICE_X10Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[37]_i_1}]
set_property LOC SLICE_X166Y689 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[0]}]
set_property LOC SLICE_X50Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_in_d1_reg[33]}]
set_property LOC SLICE_X12Y793 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[207]}]
set_property LOC SLICE_X168Y759 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_rxresetdone_inst/i_in_sync1_reg}]
set_property LOC SLICE_X11Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[143]_i_2}]
set_property LOC SLICE_X12Y833 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[96]}]
set_property LOC SLICE_X16Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[193]_i_1}]
set_property LOC SLICE_X117Y690 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d1_reg[15]}]
set_property LOC SLICE_X20Y715 [get_cells {qsfp1_cmac_inst/inst/master_watchdog[8]_i_8}]
set_property LOC SLICE_X14Y693 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_263]
set_property LOC SLICE_X12Y816 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[417]}]
set_property LOC SLICE_X120Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[54]}]
set_property LOC SLICE_X49Y817 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[25]}]
set_property LOC SLICE_X168Y685 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/gtrxreset_out_i_1]
set_property LOC SLICE_X49Y818 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data0/data_out_reg[2]}]
set_property LOC SLICE_X51Y836 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[276]}]
set_property LOC SLICE_X11Y696 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/wr_ptr[1]_i_1}]
set_property LOC SLICE_X84Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[31]}]
set_property LOC SLICE_X12Y805 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_92]
set_property LOC SLICE_X16Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[462]_i_2}]
set_property LOC SLICE_X15Y668 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty[6]_i_2}]
set_property LOC SLICE_X166Y741 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_reg]
set_property LOC SLICE_X125Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[154]}]
set_property LOC SLICE_X12Y742 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[130]_i_2}]
set_property LOC SLICE_X59Y754 [get_cells {qsfp0_cmac_inst/inst/master_watchdog[16]_i_7}]
set_property LOC SLICE_X119Y736 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[31]}]
set_property LOC SLICE_X50Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_in_d1_reg[22]}]
set_property LOC SLICE_X86Y805 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[22]}]
set_property LOC SLICE_X15Y755 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[23]_i_1}]
set_property LOC SLICE_X16Y748 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[290]_i_2}]
set_property LOC SLICE_X86Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d2_reg[9]}]
set_property LOC SLICE_X52Y743 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d4_reg[10]}]
set_property LOC SLICE_X86Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[260]}]
set_property LOC SLICE_X14Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[360]_i_1}]
set_property LOC SLICE_X15Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[414]_i_1}]
set_property LOC SLICE_X10Y742 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[257]}]
set_property LOC SLICE_X15Y748 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[6]}]
set_property LOC SLICE_X16Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[317]_i_2}]
set_property LOC SLICE_X13Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[252]_i_1}]
set_property LOC SLICE_X15Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[68]_i_1}]
set_property LOC SLICE_X119Y684 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[39]}]
set_property LOC SLICE_X150Y680 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[43]}]
set_property LOC SLICE_X10Y819 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[15]}]
set_property LOC SLICE_X35Y759 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_out_reg[7]}]
set_property LOC SLICE_X49Y821 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[57]}]
set_property LOC SLICE_X124Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[9]}]
set_property LOC SLICE_X119Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl0/data_out_reg[48]}]
set_property LOC SLICE_X168Y660 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]}]
set_property LOC SLICE_X15Y695 [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_cmac_cdc_sync_core_drp_reset_rx_clk/s_out_d2_cdc_to_reg]
set_property LOC SLICE_X136Y763 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[55]}]
set_property LOC SLICE_X12Y698 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_440]
set_property LOC SLICE_X10Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[37]_i_2}]
set_property LOC SLICE_X166Y691 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[1]}]
set_property LOC SLICE_X50Y833 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_in_d1_reg[32]}]
set_property LOC SLICE_X12Y819 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[208]}]
set_property LOC SLICE_X167Y751 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_rxresetdone_inst/i_in_out_reg}]
set_property LOC SLICE_X10Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[137]_i_2}]
set_property LOC SLICE_X12Y840 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[56]}]
set_property LOC SLICE_X14Y732 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[159]_i_1}]
set_property LOC SLICE_X168Y685 [get_cells qsfp1_cmac_inst/inst/cmac_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst_i_1]
set_property LOC SLICE_X20Y715 [get_cells {qsfp1_cmac_inst/inst/master_watchdog_reg[9]}]
set_property LOC SLICE_X152Y793 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[18]}]
set_property LOC SLICE_X167Y742 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__0}]
set_property LOC SLICE_X86Y792 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[62]}]
set_property LOC SLICE_X12Y831 [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/state_i_1]
set_property LOC SLICE_X50Y813 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[24]}]
set_property LOC SLICE_X83Y684 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[36]}]
set_property LOC SLICE_X12Y805 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_91]
set_property LOC SLICE_X15Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[444]_i_1}]
set_property LOC SLICE_X10Y678 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[223]}]
set_property LOC SLICE_X125Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[146]}]
set_property LOC SLICE_X14Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[132]_i_1}]
set_property LOC SLICE_X120Y733 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[49]}]
set_property LOC SLICE_X49Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_in_d1_reg[21]}]
set_property LOC SLICE_X76Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[46]}]
set_property LOC SLICE_X13Y663 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_549]
set_property LOC SLICE_X15Y737 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[240]_i_2}]
set_property LOC SLICE_X84Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d3_reg[1]}]
set_property LOC SLICE_X86Y694 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[22]}]
set_property LOC SLICE_X15Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[361]_i_2}]
set_property LOC SLICE_X15Y753 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[415]_i_2}]
set_property LOC SLICE_X13Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[256]}]
set_property LOC SLICE_X16Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[55]}]
set_property LOC SLICE_X15Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[322]_i_1}]
set_property LOC SLICE_X13Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[252]_i_2}]
set_property LOC SLICE_X13Y694 [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tlast_i_8]
set_property LOC SLICE_X167Y689 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/txuserrdy_out_reg]
set_property LOC SLICE_X12Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[6]_i_2}]
set_property LOC SLICE_X120Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[400]}]
set_property LOC SLICE_X152Y680 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[48]}]
set_property LOC SLICE_X10Y819 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[14]}]
set_property LOC SLICE_X52Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d4_reg[9]}]
set_property LOC SLICE_X49Y812 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[61]}]
set_property LOC SLICE_X83Y741 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[423]}]
set_property LOC SLICE_X168Y743 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_sync2_reg]
set_property LOC SLICE_X167Y695 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__1}]
set_property LOC SLICE_X86Y788 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[24]}]
set_property LOC SLICE_X119Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl0/data_out_reg[52]}]
set_property LOC SLICE_X126Y774 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[5]}]
set_property LOC SLICE_X14Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[382]_i_1}]
set_property LOC SLICE_X168Y682 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_out_reg]
set_property LOC SLICE_X50Y812 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_in_d1_reg[1]}]
set_property LOC SLICE_X12Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[37]}]
set_property LOC SLICE_X12Y819 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[209]}]
set_property LOC SLICE_X49Y845 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[18]}]
set_property LOC SLICE_X167Y745 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/i_in_out_reg]
set_property LOC SLICE_X10Y731 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[147]_i_2}]
set_property LOC SLICE_X10Y819 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[7]}]
set_property LOC SLICE_X16Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[206]_i_1}]
set_property LOC SLICE_X20Y716 [get_cells {qsfp1_cmac_inst/inst/master_watchdog_reg[21]}]
set_property LOC SLICE_X120Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[52]}]
set_property LOC SLICE_X49Y818 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[8]}]
set_property LOC SLICE_X12Y831 [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/state_reg]
set_property LOC SLICE_X49Y817 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data0/data_out_reg[15]}]
set_property LOC SLICE_X49Y817 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[23]}]
set_property LOC SLICE_X84Y681 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[37]}]
set_property LOC SLICE_X15Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[450]_i_1}]
set_property LOC SLICE_X10Y679 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[227]}]
set_property LOC SLICE_X120Y758 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[147]}]
set_property LOC SLICE_X11Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[131]_i_2}]
set_property LOC SLICE_X84Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_out_reg[21]}]
set_property LOC SLICE_X86Y805 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[1]}]
set_property LOC SLICE_X54Y756 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[26]}]
set_property LOC SLICE_X12Y721 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_55]
set_property LOC SLICE_X29Y750 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[46]}]
set_property LOC SLICE_X15Y737 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[240]_i_1}]
set_property LOC SLICE_X16Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[313]_i_1}]
set_property LOC SLICE_X83Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d3_reg[13]}]
set_property LOC SLICE_X118Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d1_reg[10]}]
set_property LOC SLICE_X83Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[23]}]
set_property LOC SLICE_X15Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[361]_i_1}]
set_property LOC SLICE_X15Y753 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[415]_i_1}]
set_property LOC SLICE_X14Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[251]}]
set_property LOC SLICE_X14Y760 [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tlast_i_5]
set_property LOC SLICE_X14Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[329]_i_1}]
set_property LOC SLICE_X12Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[253]_i_1}]
set_property LOC SLICE_X13Y697 [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tlast_i_7]
set_property LOC SLICE_X167Y691 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg]
set_property LOC SLICE_X168Y747 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[9]}]
set_property LOC SLICE_X14Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[71]_i_1}]
set_property LOC SLICE_X120Y676 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[3]}]
set_property LOC SLICE_X120Y671 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[49]}]
set_property LOC SLICE_X31Y759 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_out_reg[11]}]
set_property LOC SLICE_X49Y807 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[6]}]
set_property LOC SLICE_X10Y789 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[174]}]
set_property LOC SLICE_X119Y800 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[437]}]
set_property LOC SLICE_X120Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl0/data_out_reg[53]}]
set_property LOC SLICE_X15Y695 [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_cmac_cdc_sync_core_drp_reset_rx_clk/s_out_d3_reg]
set_property LOC SLICE_X136Y764 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[60]}]
set_property LOC SLICE_X12Y700 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_436]
set_property LOC SLICE_X14Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[382]_i_2}]
set_property LOC SLICE_X166Y691 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all[1]_i_1}]
set_property LOC SLICE_X150Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[17]}]
set_property LOC SLICE_X51Y826 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_in_d1_reg[19]}]
set_property LOC SLICE_X10Y669 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[119]}]
set_property LOC SLICE_X12Y819 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[210]}]
set_property LOC SLICE_X51Y845 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[17]}]
set_property LOC SLICE_X10Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[131]_i_2}]
set_property LOC SLICE_X12Y841 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[80]}]
set_property LOC SLICE_X18Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[183]_i_2}]
set_property LOC SLICE_X19Y716 [get_cells qsfp1_cmac_inst/inst/master_watchdog_barking_i_8]
set_property LOC SLICE_X157Y796 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[20]}]
set_property LOC SLICE_X117Y681 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[57]}]
set_property LOC SLICE_X49Y820 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[59]}]
set_property LOC SLICE_X10Y812 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty_reg[14]}]
set_property LOC SLICE_X51Y836 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[257]}]
set_property LOC SLICE_X83Y685 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[34]}]
set_property LOC SLICE_X12Y679 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[225]}]
set_property LOC SLICE_X120Y758 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[149]}]
set_property LOC SLICE_X12Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[133]_i_1}]
set_property LOC SLICE_X119Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[30]}]
set_property LOC SLICE_X49Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_in_d1_reg[48]}]
set_property LOC SLICE_X12Y662 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_569]
set_property LOC SLICE_X12Y743 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[241]_i_2}]
set_property LOC SLICE_X14Y755 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[308]_i_2}]
set_property LOC SLICE_X83Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d3_reg[3]}]
set_property LOC SLICE_X86Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d2_reg[5]}]
set_property LOC SLICE_X150Y684 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[49]}]
set_property LOC SLICE_X85Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[24]}]
set_property LOC SLICE_X15Y743 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[416]_i_2}]
set_property LOC SLICE_X14Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[250]}]
set_property LOC SLICE_X16Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[59]}]
set_property LOC SLICE_X15Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[321]_i_2}]
set_property LOC SLICE_X12Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[253]_i_2}]
set_property LOC SLICE_X13Y696 [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tlast_i_9]
set_property LOC SLICE_X167Y691 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_i_1]
set_property LOC SLICE_X166Y748 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[0]_i_1}]
set_property LOC SLICE_X14Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[69]_i_2}]
set_property LOC SLICE_X119Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[402]}]
set_property LOC SLICE_X150Y679 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[46]}]
set_property LOC SLICE_X52Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d4_reg[7]}]
set_property LOC SLICE_X49Y848 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[425]}]
set_property LOC SLICE_X120Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl0/data_out_reg[50]}]
set_property LOC SLICE_X168Y660 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]}]
set_property LOC SLICE_X167Y752 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]}]
set_property LOC SLICE_X138Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[58]}]
set_property LOC SLICE_X12Y698 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_437]
set_property LOC SLICE_X12Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[381]_i_1}]
set_property LOC SLICE_X166Y691 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all[2]_i_2}]
set_property LOC SLICE_X50Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_in_d1_reg[21]}]
set_property LOC SLICE_X12Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[36]}]
set_property LOC SLICE_X12Y819 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[211]}]
set_property LOC SLICE_X51Y845 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[13]}]
set_property LOC SLICE_X15Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[127]_i_1}]
set_property LOC SLICE_X12Y840 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[63]}]
set_property LOC SLICE_X12Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[158]_i_1}]
set_property LOC SLICE_X168Y686 [get_cells qsfp1_cmac_inst/inst/cmac_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg]
set_property LOC SLICE_X19Y715 [get_cells qsfp1_cmac_inst/inst/master_watchdog_barking_reg]
set_property LOC SLICE_X152Y793 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[22]}]
set_property LOC SLICE_X116Y683 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[58]}]
set_property LOC SLICE_X10Y812 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty_reg[15]}]
set_property LOC SLICE_X49Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[256]}]
set_property LOC SLICE_X84Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[35]}]
set_property LOC SLICE_X15Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[460]_i_1}]
set_property LOC SLICE_X12Y679 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[224]}]
set_property LOC SLICE_X128Y761 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[145]}]
set_property LOC SLICE_X13Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[132]_i_2}]
set_property LOC SLICE_X49Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_in_d1_reg[49]}]
set_property LOC SLICE_X98Y753 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[52]}]
set_property LOC SLICE_X53Y759 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[25]}]
set_property LOC SLICE_X118Y801 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[398]}]
set_property LOC SLICE_X10Y719 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_57]
set_property LOC SLICE_X25Y750 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[3]}]
set_property LOC SLICE_X12Y743 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[241]_i_1}]
set_property LOC SLICE_X13Y742 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[312]_i_2}]
set_property LOC SLICE_X84Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d3_reg[12]}]
set_property LOC SLICE_X85Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[256]}]
set_property LOC SLICE_X16Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[324]_i_1}]
set_property LOC SLICE_X15Y743 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[416]_i_1}]
set_property LOC SLICE_X16Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[253]}]
set_property LOC SLICE_X15Y750 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[57]}]
set_property LOC SLICE_X14Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[254]_i_1}]
set_property LOC SLICE_X15Y686 [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tvalid_reg]
set_property LOC SLICE_X12Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[436]}]
set_property LOC SLICE_X12Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[6]_i_1}]
set_property LOC SLICE_X119Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[401]}]
set_property LOC SLICE_X150Y679 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[47]}]
set_property LOC SLICE_X31Y759 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_out_reg[0]}]
set_property LOC SLICE_X49Y812 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[60]}]
set_property LOC SLICE_X85Y740 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[397]}]
set_property LOC SLICE_X85Y740 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[422]}]
set_property LOC SLICE_X168Y744 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/rxprogdivreset_out_i_1]
set_property LOC SLICE_X13Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/rd_ptr_reg[0]}]
set_property LOC SLICE_X119Y804 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[438]}]
set_property LOC SLICE_X120Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl0/data_out_reg[51]}]
set_property LOC SLICE_X168Y660 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2}]
set_property LOC SLICE_X15Y695 [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_cmac_cdc_sync_core_drp_reset_rx_clk/s_out_d4_reg]
set_property LOC SLICE_X136Y763 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[59]}]
set_property LOC SLICE_X12Y698 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_438]
set_property LOC SLICE_X12Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[381]_i_2}]
set_property LOC SLICE_X166Y690 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all[2]_i_3}]
set_property LOC SLICE_X50Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_in_d1_reg[20]}]
set_property LOC SLICE_X12Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[58]}]
set_property LOC SLICE_X12Y819 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[212]}]
set_property LOC SLICE_X49Y846 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[12]}]
set_property LOC SLICE_X168Y745 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/i_in_sync2_reg]
set_property LOC SLICE_X12Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[148]_i_1}]
set_property LOC SLICE_X12Y833 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[97]}]
set_property LOC SLICE_X14Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[194]_i_2}]
set_property LOC SLICE_X151Y798 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[63]}]
set_property LOC SLICE_X14Y693 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_277]
set_property LOC SLICE_X14Y808 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[399]}]
set_property LOC SLICE_X120Y681 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[53]}]
set_property LOC SLICE_X167Y688 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/i_in_meta_reg]
set_property LOC SLICE_X12Y833 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty_reg[12]}]
set_property LOC SLICE_X49Y827 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data1/data_out_reg[1]}]
set_property LOC SLICE_X12Y696 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/wr_ptr_reg[2]}]
set_property LOC SLICE_X83Y673 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[3]}]
set_property LOC SLICE_X15Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[456]_i_2}]
set_property LOC SLICE_X15Y669 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty_reg[4]}]
set_property LOC SLICE_X125Y761 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[148]}]
set_property LOC SLICE_X10Y758 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[134]_i_1}]
set_property LOC SLICE_X100Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[11]}]
set_property LOC SLICE_X48Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_in_d1_reg[50]}]
set_property LOC SLICE_X53Y756 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[24]}]
set_property LOC SLICE_X16Y685 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_82]
set_property LOC SLICE_X11Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[247]_i_2}]
set_property LOC SLICE_X10Y744 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[257]_i_2}]
set_property LOC SLICE_X83Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d3_reg[5]}]
set_property LOC SLICE_X84Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d2_reg[3]}]
set_property LOC SLICE_X86Y694 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[19]}]
set_property LOC SLICE_X16Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[324]_i_2}]
set_property LOC SLICE_X14Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[417]_i_2}]
set_property LOC SLICE_X17Y755 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[252]}]
set_property LOC SLICE_X14Y732 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[31]_i_2}]
set_property LOC SLICE_X14Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[254]_i_2}]
set_property LOC SLICE_X13Y693 [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tlast_i_4]
set_property LOC SLICE_X150Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3/data_out_reg[0]}]
set_property LOC SLICE_X16Y684 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty[11]_i_4}]
set_property LOC SLICE_X14Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[71]_i_2}]
set_property LOC SLICE_X120Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[405]}]
set_property LOC SLICE_X150Y670 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[37]}]
set_property LOC SLICE_X34Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_out_reg[14]}]
set_property LOC SLICE_X50Y856 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[434]}]
set_property LOC SLICE_X167Y694 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]_i_1}]
set_property LOC SLICE_X86Y788 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[33]}]
set_property LOC SLICE_X12Y695 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/rd_ptr[2]_i_4__0}]
set_property LOC SLICE_X118Y801 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[436]}]
set_property LOC SLICE_X150Y788 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2/data_out_reg[1]}]
set_property LOC SLICE_X119Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl0/data_out_reg[5]}]
set_property LOC SLICE_X168Y662 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_i_2}]
set_property LOC SLICE_X12Y802 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[137]}]
set_property LOC SLICE_X136Y763 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[50]}]
set_property LOC SLICE_X12Y699 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_433]
set_property LOC SLICE_X12Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[384]_i_2}]
set_property LOC SLICE_X85Y783 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_out_reg[3]}]
set_property LOC SLICE_X12Y819 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[213]}]
set_property LOC SLICE_X86Y817 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[62]}]
set_property LOC SLICE_X168Y753 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_txresetdone_inst/i_in_sync2_reg}]
set_property LOC SLICE_X12Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[125]_i_2}]
set_property LOC SLICE_X12Y793 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[41]}]
set_property LOC SLICE_X12Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[158]_i_2}]
set_property LOC SLICE_X20Y717 [get_cells {qsfp1_cmac_inst/inst/master_watchdog[24]_i_3}]
set_property LOC SLICE_X151Y798 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[28]}]
set_property LOC SLICE_X10Y805 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[382]}]
set_property LOC SLICE_X167Y742 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]}]
set_property LOC SLICE_X120Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[59]}]
set_property LOC SLICE_X49Y818 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[16]}]
set_property LOC SLICE_X10Y812 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty_reg[13]}]
set_property LOC SLICE_X50Y833 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data1/data_out_reg[15]}]
set_property LOC SLICE_X50Y683 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[40]}]
set_property LOC SLICE_X14Y813 [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_cmac_cdc_sync_core_drp_reset_rx_clk/s_out_d2_cdc_to_reg]
set_property LOC SLICE_X11Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[45]_i_2}]
set_property LOC SLICE_X13Y670 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty_reg[5]}]
set_property LOC SLICE_X125Y761 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[158]}]
set_property LOC SLICE_X11Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[133]_i_2}]
set_property LOC SLICE_X119Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[58]}]
set_property LOC SLICE_X50Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_in_d1_reg[20]}]
set_property LOC SLICE_X29Y750 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[52]}]
set_property LOC SLICE_X15Y742 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[30]_i_2}]
set_property LOC SLICE_X86Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d3_reg[15]}]
set_property LOC SLICE_X119Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d1_reg[0]}]
set_property LOC SLICE_X85Y695 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[1]}]
set_property LOC SLICE_X15Y734 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[348]_i_2}]
set_property LOC SLICE_X14Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[417]_i_1}]
set_property LOC SLICE_X16Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[278]}]
set_property LOC SLICE_X15Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[315]_i_1}]
set_property LOC SLICE_X14Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[255]_i_1}]
set_property LOC SLICE_X10Y733 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[83]_i_1}]
set_property LOC SLICE_X13Y695 [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tlast_i_3]
set_property LOC SLICE_X14Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[73]_i_2}]
set_property LOC SLICE_X120Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[403]}]
set_property LOC SLICE_X150Y679 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[38]}]
set_property LOC SLICE_X12Y834 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[109]}]
set_property LOC SLICE_X100Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d2_reg[12]}]
set_property LOC SLICE_X51Y819 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[54]}]
set_property LOC SLICE_X83Y741 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[399]}]
set_property LOC SLICE_X168Y694 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]}]
set_property LOC SLICE_X120Y785 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2/data_out_reg[15]}]
set_property LOC SLICE_X119Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl0/data_out_reg[6]}]
set_property LOC SLICE_X12Y802 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[136]}]
set_property LOC SLICE_X126Y770 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[1]}]
set_property LOC SLICE_X12Y701 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_432]
set_property LOC SLICE_X12Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[384]_i_1}]
set_property LOC SLICE_X86Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_out_reg[48]}]
set_property LOC SLICE_X12Y819 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[214]}]
set_property LOC SLICE_X86Y817 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[61]}]
set_property LOC SLICE_X14Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[126]_i_1}]
set_property LOC SLICE_X10Y817 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[21]}]
set_property LOC SLICE_X16Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[204]_i_1}]
set_property LOC SLICE_X116Y741 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_meta_reg]
set_property LOC SLICE_X20Y717 [get_cells {qsfp1_cmac_inst/inst/master_watchdog[24]_i_4}]
set_property LOC SLICE_X120Y797 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[25]}]
set_property LOC SLICE_X15Y719 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_250]
set_property LOC SLICE_X168Y775 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]_i_2}]
set_property LOC SLICE_X118Y696 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[62]}]
set_property LOC SLICE_X51Y817 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[62]}]
set_property LOC SLICE_X11Y812 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty[15]_i_3}]
set_property LOC SLICE_X49Y831 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data1/data_out_reg[5]}]
set_property LOC SLICE_X83Y685 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[38]}]
set_property LOC SLICE_X13Y669 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty[7]_i_4}]
set_property LOC SLICE_X124Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[159]}]
set_property LOC SLICE_X11Y747 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[137]_i_2}]
set_property LOC SLICE_X59Y754 [get_cells {qsfp0_cmac_inst/inst/master_watchdog[16]_i_6}]
set_property LOC SLICE_X119Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[56]}]
set_property LOC SLICE_X49Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_in_d1_reg[1]}]
set_property LOC SLICE_X78Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[16]}]
set_property LOC SLICE_X29Y750 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[53]}]
set_property LOC SLICE_X10Y755 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[248]_i_1}]
set_property LOC SLICE_X14Y753 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[309]_i_2}]
set_property LOC SLICE_X86Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d3_reg[7]}]
set_property LOC SLICE_X85Y731 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d3_reg[8]}]
set_property LOC SLICE_X85Y695 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[20]}]
set_property LOC SLICE_X15Y736 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[344]_i_2}]
set_property LOC SLICE_X16Y748 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[418]_i_2}]
set_property LOC SLICE_X10Y730 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[224]}]
set_property LOC SLICE_X10Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[319]_i_1}]
set_property LOC SLICE_X14Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[255]_i_2}]
set_property LOC SLICE_X13Y695 [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tlast_i_6]
set_property LOC SLICE_X152Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3/data_out_reg[10]}]
set_property LOC SLICE_X15Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[70]_i_1}]
set_property LOC SLICE_X119Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[407]}]
set_property LOC SLICE_X150Y671 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[35]}]
set_property LOC SLICE_X12Y834 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[104]}]
set_property LOC SLICE_X49Y812 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[56]}]
set_property LOC SLICE_X83Y741 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[398]}]
set_property LOC SLICE_X168Y694 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]}]
set_property LOC SLICE_X119Y801 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[435]}]
set_property LOC SLICE_X120Y785 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2/data_out_reg[14]}]
set_property LOC SLICE_X120Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl0/data_out_reg[54]}]
set_property LOC SLICE_X168Y662 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_i_1}]
set_property LOC SLICE_X12Y803 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[139]}]
set_property LOC SLICE_X139Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[12]}]
set_property LOC SLICE_X12Y700 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_435]
set_property LOC SLICE_X14Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[383]_i_2}]
set_property LOC SLICE_X86Y815 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_out_reg[38]}]
set_property LOC SLICE_X12Y819 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[215]}]
set_property LOC SLICE_X86Y807 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[5]}]
set_property LOC SLICE_X14Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[127]_i_2}]
set_property LOC SLICE_X12Y793 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[24]}]
set_property LOC SLICE_X16Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[204]_i_2}]
set_property LOC SLICE_X20Y717 [get_cells {qsfp1_cmac_inst/inst/master_watchdog[24]_i_5}]
set_property LOC SLICE_X152Y798 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[2]}]
set_property LOC SLICE_X10Y668 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_24]
set_property LOC SLICE_X12Y817 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[422]}]
set_property LOC SLICE_X120Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[61]}]
set_property LOC SLICE_X49Y814 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[7]}]
set_property LOC SLICE_X10Y811 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty[15]_i_4}]
set_property LOC SLICE_X51Y831 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data1/data_out_reg[2]}]
set_property LOC SLICE_X86Y681 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[39]}]
set_property LOC SLICE_X59Y752 [get_cells {qsfp0_cmac_inst/inst/master_watchdog_reg[6]}]
set_property LOC SLICE_X16Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[469]_i_2}]
set_property LOC SLICE_X10Y806 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_150]
set_property LOC SLICE_X13Y669 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty[7]_i_5}]
set_property LOC SLICE_X58Y754 [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_cmac_cdc_sync_core_drp_reset_tx_clk/s_out_d3_reg]
set_property LOC SLICE_X122Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[15]}]
set_property LOC SLICE_X11Y747 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[137]_i_1}]
set_property LOC SLICE_X119Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[47]}]
set_property LOC SLICE_X49Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_in_d1_reg[4]}]
set_property LOC SLICE_X33Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[48]}]
set_property LOC SLICE_X15Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[249]_i_1}]
set_property LOC SLICE_X13Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[312]_i_1}]
set_property LOC SLICE_X86Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d3_reg[2]}]
set_property LOC SLICE_X86Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d2_reg[6]}]
set_property LOC SLICE_X86Y694 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[21]}]
set_property LOC SLICE_X15Y733 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[348]_i_1}]
set_property LOC SLICE_X16Y748 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[418]_i_1}]
set_property LOC SLICE_X11Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[223]}]
set_property LOC SLICE_X12Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[318]_i_2}]
set_property LOC SLICE_X12Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[256]_i_1}]
set_property LOC SLICE_X13Y694 [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tlast_i_5]
set_property LOC SLICE_X14Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[70]_i_2}]
set_property LOC SLICE_X120Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[404]}]
set_property LOC SLICE_X150Y671 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[36]}]
set_property LOC SLICE_X51Y819 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[53]}]
set_property LOC SLICE_X168Y743 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_sync1_reg]
set_property LOC SLICE_X167Y694 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_i_1__1}]
set_property LOC SLICE_X86Y785 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[31]}]
set_property LOC SLICE_X13Y695 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/axis_tkeep[63]_i_21}]
set_property LOC SLICE_X12Y806 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_170]
set_property LOC SLICE_X120Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl0/data_out_reg[55]}]
set_property LOC SLICE_X168Y661 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[1]_i_1}]
set_property LOC SLICE_X15Y695 [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_cmac_cdc_sync_core_drp_reset_rx_clk/usr_rx_reset_INST_0]
set_property LOC SLICE_X12Y803 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[138]}]
set_property LOC SLICE_X12Y699 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_434]
set_property LOC SLICE_X14Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[383]_i_1}]
set_property LOC SLICE_X167Y716 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_i_4]
set_property LOC SLICE_X85Y814 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_out_reg[39]}]
set_property LOC SLICE_X12Y817 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[216]}]
set_property LOC SLICE_X86Y817 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[63]}]
set_property LOC SLICE_X12Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[128]_i_1}]
set_property LOC SLICE_X11Y800 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty[0]_i_3}]
set_property LOC SLICE_X16Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[205]_i_2}]
set_property LOC SLICE_X20Y717 [get_cells {qsfp1_cmac_inst/inst/master_watchdog[24]_i_6}]
set_property LOC SLICE_X152Y798 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[19]}]
set_property LOC SLICE_X13Y715 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_236]
set_property LOC SLICE_X168Y740 [get_cells qsfp0_cmac_inst/inst/cmac_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta_reg]
set_property LOC SLICE_X120Y671 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[5]}]
set_property LOC SLICE_X10Y812 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty[15]_i_1}]
set_property LOC SLICE_X51Y833 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data1/data_out_reg[12]}]
set_property LOC SLICE_X51Y836 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[271]}]
set_property LOC SLICE_X11Y696 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/wr_ptr[2]_i_1__0}]
set_property LOC SLICE_X83Y691 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[45]}]
set_property LOC SLICE_X10Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[46]_i_2}]
set_property LOC SLICE_X13Y669 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty[7]_i_2}]
set_property LOC SLICE_X124Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[163]}]
set_property LOC SLICE_X12Y744 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[138]_i_2}]
set_property LOC SLICE_X97Y753 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[0]}]
set_property LOC SLICE_X50Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_in_d1_reg[19]}]
set_property LOC SLICE_X82Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[13]}]
set_property LOC SLICE_X53Y759 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[23]}]
set_property LOC SLICE_X16Y685 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_83]
set_property LOC SLICE_X12Y755 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[249]_i_2}]
set_property LOC SLICE_X16Y744 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[293]_i_1}]
set_property LOC SLICE_X84Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d3_reg[9]}]
set_property LOC SLICE_X83Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[189]}]
set_property LOC SLICE_X10Y732 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[347]_i_1}]
set_property LOC SLICE_X15Y743 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[421]_i_1}]
set_property LOC SLICE_X11Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[226]}]
set_property LOC SLICE_X15Y748 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[4]}]
set_property LOC SLICE_X11Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[30]_i_1}]
set_property LOC SLICE_X13Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[256]_i_2}]
set_property LOC SLICE_X152Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3/data_out_reg[11]}]
set_property LOC SLICE_X12Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[432]}]
set_property LOC SLICE_X15Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[72]_i_2}]
set_property LOC SLICE_X119Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[409]}]
set_property LOC SLICE_X150Y677 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[40]}]
set_property LOC SLICE_X51Y819 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[55]}]
set_property LOC SLICE_X85Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[39]}]
set_property LOC SLICE_X168Y743 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_sync3_reg]
set_property LOC SLICE_X168Y693 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0}]
set_property LOC SLICE_X86Y788 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[29]}]
set_property LOC SLICE_X12Y696 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/rd_ptr[2]_i_1__0}]
set_property LOC SLICE_X119Y801 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[434]}]
set_property LOC SLICE_X150Y788 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2/data_out_reg[5]}]
set_property LOC SLICE_X10Y800 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[133]}]
set_property LOC SLICE_X136Y764 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[53]}]
set_property LOC SLICE_X12Y665 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_43]
set_property LOC SLICE_X11Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[386]_i_2}]
set_property LOC SLICE_X86Y806 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_out_reg[36]}]
set_property LOC SLICE_X12Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[38]}]
set_property LOC SLICE_X12Y817 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[217]}]
set_property LOC SLICE_X12Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[144]_i_2}]
set_property LOC SLICE_X16Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[205]_i_1}]
set_property LOC SLICE_X20Y715 [get_cells {qsfp1_cmac_inst/inst/master_watchdog[8]_i_2}]
set_property LOC SLICE_X14Y695 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_270]
set_property LOC SLICE_X10Y807 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[389]}]
set_property LOC SLICE_X117Y681 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[51]}]
set_property LOC SLICE_X51Y818 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[40]}]
set_property LOC SLICE_X167Y689 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/txuserrdy_out_i_1]
set_property LOC SLICE_X10Y811 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty[15]_i_2}]
set_property LOC SLICE_X51Y833 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data1/data_out_reg[10]}]
set_property LOC SLICE_X49Y836 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[270]}]
set_property LOC SLICE_X11Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/wr_ptr[2]_i_4}]
set_property LOC SLICE_X83Y685 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[43]}]
set_property LOC SLICE_X14Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[467]_i_2}]
set_property LOC SLICE_X17Y698 [get_cells qsfp1_cmac_inst/inst/gt_rx_reset_done_inv_reg_reg]
set_property LOC SLICE_X14Y665 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty[7]_i_1}]
set_property LOC SLICE_X125Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[161]}]
set_property LOC SLICE_X12Y744 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[138]_i_1}]
set_property LOC SLICE_X120Y733 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[57]}]
set_property LOC SLICE_X47Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_in_d1_reg[55]}]
set_property LOC SLICE_X83Y798 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[18]}]
set_property LOC SLICE_X76Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[48]}]
set_property LOC SLICE_X13Y663 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_567]
set_property LOC SLICE_X29Y750 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[40]}]
set_property LOC SLICE_X10Y755 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[248]_i_2}]
set_property LOC SLICE_X15Y742 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[30]_i_1}]
set_property LOC SLICE_X84Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d3_reg[4]}]
set_property LOC SLICE_X86Y694 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[18]}]
set_property LOC SLICE_X11Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[346]_i_2}]
set_property LOC SLICE_X10Y742 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[225]}]
set_property LOC SLICE_X16Y749 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[49]}]
set_property LOC SLICE_X15Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[312]_i_2}]
set_property LOC SLICE_X10Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[257]_i_1}]
set_property LOC SLICE_X13Y696 [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tlast_i_11]
set_property LOC SLICE_X167Y750 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_i_1]
set_property LOC SLICE_X10Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[9]_i_1}]
set_property LOC SLICE_X119Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[406]}]
set_property LOC SLICE_X120Y671 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[41]}]
set_property LOC SLICE_X12Y799 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[18]}]
set_property LOC SLICE_X53Y756 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d4_reg[6]}]
set_property LOC SLICE_X50Y858 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[431]}]
set_property LOC SLICE_X168Y743 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_meta_reg]
set_property LOC SLICE_X14Y696 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/axis_tkeep[63]_i_11}]
set_property LOC SLICE_X12Y805 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_160]
set_property LOC SLICE_X150Y802 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2/data_out_reg[6]}]
set_property LOC SLICE_X166Y751 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]}]
set_property LOC SLICE_X10Y800 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[132]}]
set_property LOC SLICE_X11Y699 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_429]
set_property LOC SLICE_X10Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[386]_i_1}]
set_property LOC SLICE_X86Y806 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_out_reg[35]}]
set_property LOC SLICE_X12Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[39]}]
set_property LOC SLICE_X12Y818 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[218]}]
set_property LOC SLICE_X12Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[134]_i_2}]
set_property LOC SLICE_X12Y793 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[40]}]
set_property LOC SLICE_X14Y732 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[159]_i_2}]
set_property LOC SLICE_X14Y723 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_232]
set_property LOC SLICE_X168Y775 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]_i_1}]
set_property LOC SLICE_X51Y817 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[3]}]
set_property LOC SLICE_X10Y812 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty[14]_i_2}]
set_property LOC SLICE_X49Y831 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data1/data_out_reg[14]}]
set_property LOC SLICE_X51Y836 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[273]}]
set_property LOC SLICE_X12Y696 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/wr_ptr_reg[0]}]
set_property LOC SLICE_X84Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[41]}]
set_property LOC SLICE_X15Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[468]_i_2}]
set_property LOC SLICE_X13Y738 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[270]}]
set_property LOC SLICE_X125Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[160]}]
set_property LOC SLICE_X10Y752 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[139]_i_2}]
set_property LOC SLICE_X118Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[46]}]
set_property LOC SLICE_X50Y738 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_in_d1_reg[33]}]
set_property LOC SLICE_X97Y753 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[50]}]
set_property LOC SLICE_X119Y800 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[396]}]
set_property LOC SLICE_X12Y664 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_566]
set_property LOC SLICE_X16Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[24]_i_2}]
set_property LOC SLICE_X15Y742 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[296]_i_1}]
set_property LOC SLICE_X51Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d4_reg[10]}]
set_property LOC SLICE_X83Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d3_reg[6]}]
set_property LOC SLICE_X150Y679 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[48]}]
set_property LOC SLICE_X85Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[190]}]
set_property LOC SLICE_X10Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[345]_i_2}]
set_property LOC SLICE_X15Y743 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[421]_i_2}]
set_property LOC SLICE_X14Y735 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[228]}]
set_property LOC SLICE_X15Y750 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[51]}]
set_property LOC SLICE_X9Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[319]_i_2}]
set_property LOC SLICE_X11Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[257]_i_2}]
set_property LOC SLICE_X13Y697 [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tlast_i_2]
set_property LOC SLICE_X10Y840 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_56]
set_property LOC SLICE_X14Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[73]_i_1}]
set_property LOC SLICE_X120Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[410]}]
set_property LOC SLICE_X150Y680 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[39]}]
set_property LOC SLICE_X10Y817 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[20]}]
set_property LOC SLICE_X50Y813 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[43]}]
set_property LOC SLICE_X83Y741 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[420]}]
set_property LOC SLICE_X168Y744 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/i_in_meta_reg]
set_property LOC SLICE_X168Y694 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]}]
set_property LOC SLICE_X86Y790 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[39]}]
set_property LOC SLICE_X13Y701 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/rd_ptr[0]_i_1__2}]
set_property LOC SLICE_X119Y789 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[433]}]
set_property LOC SLICE_X150Y788 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2/data_out_reg[3]}]
set_property LOC SLICE_X119Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl0/data_out_reg[7]}]
set_property LOC SLICE_X168Y660 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]}]
set_property LOC SLICE_X10Y800 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[135]}]
set_property LOC SLICE_X136Y763 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[51]}]
set_property LOC SLICE_X12Y701 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_431]
set_property LOC SLICE_X10Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[385]_i_2}]
set_property LOC SLICE_X86Y815 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_out_reg[37]}]
set_property LOC SLICE_X12Y818 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[220]}]
set_property LOC SLICE_X10Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[12]_i_1}]
set_property LOC SLICE_X12Y799 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[51]}]
set_property LOC SLICE_X16Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[186]_i_1}]
set_property LOC SLICE_X116Y741 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync3_reg]
set_property LOC SLICE_X120Y797 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[24]}]
set_property LOC SLICE_X14Y695 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_265]
set_property LOC SLICE_X12Y808 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[414]}]
set_property LOC SLICE_X51Y817 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[63]}]
set_property LOC SLICE_X10Y811 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty[14]_i_3}]
set_property LOC SLICE_X51Y833 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data1/data_out_reg[13]}]
set_property LOC SLICE_X50Y833 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[272]}]
set_property LOC SLICE_X12Y696 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/wr_ptr_reg[1]}]
set_property LOC SLICE_X86Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[42]}]
set_property LOC SLICE_X16Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[465]_i_2}]
set_property LOC SLICE_X12Y669 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty_reg[6]}]
set_property LOC SLICE_X122Y760 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[164]}]
set_property LOC SLICE_X10Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[139]_i_1}]
set_property LOC SLICE_X50Y738 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_in_d1_reg[32]}]
set_property LOC SLICE_X86Y797 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[14]}]
set_property LOC SLICE_X119Y800 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[397]}]
set_property LOC SLICE_X39Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[54]}]
set_property LOC SLICE_X16Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[24]_i_1}]
set_property LOC SLICE_X14Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[294]_i_2}]
set_property LOC SLICE_X84Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d3_reg[6]}]
set_property LOC SLICE_X19Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_cmac_cdc_sync_core_tx_reset/master_watchdog[0]_i_1}]
set_property LOC SLICE_X83Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[191]}]
set_property LOC SLICE_X14Y734 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[347]_i_2}]
set_property LOC SLICE_X14Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[422]_i_2}]
set_property LOC SLICE_X14Y730 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[227]}]
set_property LOC SLICE_X15Y747 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[50]}]
set_property LOC SLICE_X12Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[32]_i_1}]
set_property LOC SLICE_X11Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[258]_i_1}]
set_property LOC SLICE_X14Y637 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[58]}]
set_property LOC SLICE_X12Y665 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[431]}]
set_property LOC SLICE_X15Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[72]_i_1}]
set_property LOC SLICE_X119Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[408]}]
set_property LOC SLICE_X150Y669 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[3]}]
set_property LOC SLICE_X12Y799 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[17]}]
set_property LOC SLICE_X50Y849 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[433]}]
set_property LOC SLICE_X120Y785 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2/data_out_reg[4]}]
set_property LOC SLICE_X168Y660 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]}]
set_property LOC SLICE_X10Y800 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[134]}]
set_property LOC SLICE_X136Y763 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[52]}]
set_property LOC SLICE_X11Y699 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_430]
set_property LOC SLICE_X10Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[385]_i_1}]
set_property LOC SLICE_X51Y836 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_in_d1_reg[23]}]
set_property LOC SLICE_X12Y818 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[221]}]
set_property LOC SLICE_X10Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[13]_i_2}]
set_property LOC SLICE_X12Y793 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[47]}]
set_property LOC SLICE_X17Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[207]_i_1}]
set_property LOC SLICE_X152Y793 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[23]}]
set_property LOC SLICE_X11Y671 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_27]
set_property LOC SLICE_X120Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[60]}]
set_property LOC SLICE_X86Y792 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[61]}]
set_property LOC SLICE_X12Y818 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[428]}]
set_property LOC SLICE_X51Y836 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[266]}]
set_property LOC SLICE_X84Y695 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[47]}]
set_property LOC SLICE_X12Y805 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_90]
set_property LOC SLICE_X15Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[466]_i_2}]
set_property LOC SLICE_X10Y679 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[228]}]
set_property LOC SLICE_X125Y761 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[162]}]
set_property LOC SLICE_X10Y749 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[13]_i_2}]
set_property LOC SLICE_X15Y685 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_107]
set_property LOC SLICE_X120Y733 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[38]}]
set_property LOC SLICE_X85Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_out_reg[32]}]
set_property LOC SLICE_X91Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[5]}]
set_property LOC SLICE_X10Y723 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_68]
set_property LOC SLICE_X51Y739 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[33]}]
set_property LOC SLICE_X14Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[250]_i_1}]
set_property LOC SLICE_X14Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[299]_i_1}]
set_property LOC SLICE_X49Y740 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_out_reg[7]}]
set_property LOC SLICE_X51Y743 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d4_reg[13]}]
set_property LOC SLICE_X150Y680 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[56]}]
set_property LOC SLICE_X85Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[271]}]
set_property LOC SLICE_X15Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[327]_i_1}]
set_property LOC SLICE_X15Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[423]_i_1}]
set_property LOC SLICE_X15Y734 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[231]}]
set_property LOC SLICE_X10Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[308]_i_1}]
set_property LOC SLICE_X11Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[258]_i_2}]
set_property LOC SLICE_X167Y716 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_sat_reg]
set_property LOC SLICE_X16Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[91]_i_1}]
set_property LOC SLICE_X119Y700 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[257]}]
set_property LOC SLICE_X12Y833 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[101]}]
set_property LOC SLICE_X98Y753 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d2_reg[15]}]
set_property LOC SLICE_X85Y783 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[0]}]
set_property LOC SLICE_X168Y688 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt[1]_i_1}]
set_property LOC SLICE_X86Y827 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[12]}]
set_property LOC SLICE_X13Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/rd_ptr[2]_i_2__1}]
set_property LOC SLICE_X12Y805 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_155]
set_property LOC SLICE_X166Y751 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]}]
set_property LOC SLICE_X136Y764 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[9]}]
set_property LOC SLICE_X11Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[33]_i_2}]
set_property LOC SLICE_X51Y826 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[155]}]
set_property LOC SLICE_X12Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[0]}]
set_property LOC SLICE_X10Y789 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[189]}]
set_property LOC SLICE_X86Y807 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[7]}]
set_property LOC SLICE_X12Y793 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[25]}]
set_property LOC SLICE_X14Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[154]_i_1}]
set_property LOC SLICE_X150Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3/data_out_reg[7]}]
set_property LOC SLICE_X14Y813 [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_cmac_cdc_sync_core_rx_reset/s_out_d2_cdc_to_reg]
set_property LOC SLICE_X152Y798 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[9]}]
set_property LOC SLICE_X14Y723 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_226]
set_property LOC SLICE_X51Y817 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[12]}]
set_property LOC SLICE_X12Y818 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[429]}]
set_property LOC SLICE_X50Y833 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[265]}]
set_property LOC SLICE_X83Y691 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[48]}]
set_property LOC SLICE_X13Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[464]_i_2}]
set_property LOC SLICE_X15Y810 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_15]
set_property LOC SLICE_X125Y761 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[167]}]
set_property LOC SLICE_X12Y803 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[151]}]
set_property LOC SLICE_X10Y749 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[13]_i_1}]
set_property LOC SLICE_X59Y755 [get_cells {qsfp0_cmac_inst/inst/master_watchdog[24]_i_3}]
set_property LOC SLICE_X14Y684 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_106]
set_property LOC SLICE_X119Y736 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[4]}]
set_property LOC SLICE_X84Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_out_reg[34]}]
set_property LOC SLICE_X82Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[17]}]
set_property LOC SLICE_X14Y684 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_90]
set_property LOC SLICE_X17Y755 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[252]_i_1}]
set_property LOC SLICE_X14Y748 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[297]_i_2}]
set_property LOC SLICE_X20Y741 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_out_reg[8]}]
set_property LOC SLICE_X51Y743 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d4_reg[12]}]
set_property LOC SLICE_X85Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[272]}]
set_property LOC SLICE_X11Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[346]_i_1}]
set_property LOC SLICE_X14Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[422]_i_1}]
set_property LOC SLICE_X16Y734 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[229]}]
set_property LOC SLICE_X15Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[44]}]
set_property LOC SLICE_X10Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[308]_i_2}]
set_property LOC SLICE_X11Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[259]_i_1}]
set_property LOC SLICE_X150Y802 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[22]}]
set_property LOC SLICE_X167Y745 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_i_1]
set_property LOC SLICE_X13Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[90]_i_1}]
set_property LOC SLICE_X120Y682 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[40]}]
set_property LOC SLICE_X86Y782 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[10]}]
set_property LOC SLICE_X125Y771 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1/data_out_reg[3]}]
set_property LOC SLICE_X168Y689 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_i_1__0}]
set_property LOC SLICE_X86Y828 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[16]}]
set_property LOC SLICE_X13Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/rd_ptr[1]_i_1__1}]
set_property LOC SLICE_X118Y796 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[444]}]
set_property LOC SLICE_X10Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[33]_i_1}]
set_property LOC SLICE_X166Y742 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[8]}]
set_property LOC SLICE_X86Y800 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_out_reg[16]}]
set_property LOC SLICE_X12Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[60]}]
set_property LOC SLICE_X10Y789 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[190]}]
set_property LOC SLICE_X49Y845 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[16]}]
set_property LOC SLICE_X167Y750 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/FSM_sequential_sm_reset_tx[1]_i_1}]
set_property LOC SLICE_X14Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[135]_i_1}]
set_property LOC SLICE_X11Y801 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty[0]_i_1}]
set_property LOC SLICE_X12Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[154]_i_2}]
set_property LOC SLICE_X152Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3/data_out_reg[6]}]
set_property LOC SLICE_X49Y814 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[13]}]
set_property LOC SLICE_X12Y838 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[426]}]
set_property LOC SLICE_X51Y836 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[268]}]
set_property LOC SLICE_X83Y691 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[44]}]
set_property LOC SLICE_X16Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[452]_i_1}]
set_property LOC SLICE_X10Y684 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[211]}]
set_property LOC SLICE_X124Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[166]}]
set_property LOC SLICE_X10Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[140]_i_2}]
set_property LOC SLICE_X86Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_out_reg[33]}]
set_property LOC SLICE_X97Y753 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[59]}]
set_property LOC SLICE_X41Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[57]}]
set_property LOC SLICE_X14Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[251]_i_1}]
set_property LOC SLICE_X15Y744 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[300]_i_1}]
set_property LOC SLICE_X20Y739 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_out_reg[5]}]
set_property LOC SLICE_X118Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d1_reg[15]}]
set_property LOC SLICE_X150Y684 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[52]}]
set_property LOC SLICE_X85Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[273]}]
set_property LOC SLICE_X15Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[32]_i_1}]
set_property LOC SLICE_X15Y742 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[424]_i_1}]
set_property LOC SLICE_X15Y733 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[230]}]
set_property LOC SLICE_X11Y762 [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tlast_i_8]
set_property LOC SLICE_X16Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[312]_i_1}]
set_property LOC SLICE_X10Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[259]_i_2}]
set_property LOC SLICE_X15Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[74]_i_1}]
set_property LOC SLICE_X120Y682 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[23]}]
set_property LOC SLICE_X104Y751 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d2_reg[4]}]
set_property LOC SLICE_X50Y849 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[440]}]
set_property LOC SLICE_X167Y695 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt[3]_i_2}]
set_property LOC SLICE_X86Y822 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[14]}]
set_property LOC SLICE_X12Y805 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_157]
set_property LOC SLICE_X118Y796 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[442]}]
set_property LOC SLICE_X168Y661 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]_i_1}]
set_property LOC SLICE_X168Y752 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_i_4}]
set_property LOC SLICE_X126Y774 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[8]}]
set_property LOC SLICE_X14Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[341]_i_1}]
set_property LOC SLICE_X50Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[157]}]
set_property LOC SLICE_X12Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[62]}]
set_property LOC SLICE_X10Y789 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[191]}]
set_property LOC SLICE_X167Y750 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/FSM_sequential_sm_reset_tx[2]_i_1}]
set_property LOC SLICE_X14Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[135]_i_2}]
set_property LOC SLICE_X12Y790 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[35]}]
set_property LOC SLICE_X11Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[15]_i_1}]
set_property LOC SLICE_X150Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3/data_out_reg[9]}]
set_property LOC SLICE_X151Y798 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[49]}]
set_property LOC SLICE_X14Y720 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_247]
set_property LOC SLICE_X86Y792 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[57]}]
set_property LOC SLICE_X12Y838 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[427]}]
set_property LOC SLICE_X86Y802 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data1/data_in_d1_reg[0]}]
set_property LOC SLICE_X51Y836 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[267]}]
set_property LOC SLICE_X83Y691 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[46]}]
set_property LOC SLICE_X10Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[44]_i_1}]
set_property LOC SLICE_X120Y758 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[165]}]
set_property LOC SLICE_X10Y752 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[140]_i_1}]
set_property LOC SLICE_X59Y755 [get_cells {qsfp0_cmac_inst/inst/master_watchdog[24]_i_2}]
set_property LOC SLICE_X15Y685 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_103]
set_property LOC SLICE_X86Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_out_reg[36]}]
set_property LOC SLICE_X103Y753 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[60]}]
set_property LOC SLICE_X52Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[31]}]
set_property LOC SLICE_X10Y719 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_69]
set_property LOC SLICE_X10Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[250]_i_2}]
set_property LOC SLICE_X15Y752 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[29]_i_2}]
set_property LOC SLICE_X49Y740 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_out_reg[6]}]
set_property LOC SLICE_X58Y751 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d4_reg[14]}]
set_property LOC SLICE_X120Y681 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[57]}]
set_property LOC SLICE_X84Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[274]}]
set_property LOC SLICE_X11Y742 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[328]_i_2}]
set_property LOC SLICE_X14Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[423]_i_2}]
set_property LOC SLICE_X16Y752 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[22]}]
set_property LOC SLICE_X10Y761 [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tlast_i_6]
set_property LOC SLICE_X14Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[309]_i_2}]
set_property LOC SLICE_X10Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[25]_i_1}]
set_property LOC SLICE_X150Y788 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[20]}]
set_property LOC SLICE_X167Y750 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_reg]
set_property LOC SLICE_X16Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[75]_i_1}]
set_property LOC SLICE_X119Y684 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[24]}]
set_property LOC SLICE_X10Y819 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[0]}]
set_property LOC SLICE_X104Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d2_reg[13]}]
set_property LOC SLICE_X49Y812 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[9]}]
set_property LOC SLICE_X86Y694 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[3]}]
set_property LOC SLICE_X168Y689 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]}]
set_property LOC SLICE_X86Y816 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[13]}]
set_property LOC SLICE_X14Y695 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/axis_tkeep[63]_i_6}]
set_property LOC SLICE_X12Y805 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_158]
set_property LOC SLICE_X168Y661 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]_i_2}]
set_property LOC SLICE_X166Y751 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]_i_1}]
set_property LOC SLICE_X15Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[340]_i_1}]
set_property LOC SLICE_X167Y740 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_sat_reg]
set_property LOC SLICE_X83Y802 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_out_reg[34]}]
set_property LOC SLICE_X12Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[61]}]
set_property LOC SLICE_X10Y791 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[192]}]
set_property LOC SLICE_X86Y814 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[8]}]
set_property LOC SLICE_X10Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[139]_i_1}]
set_property LOC SLICE_X9Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[153]_i_2}]
set_property LOC SLICE_X150Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3/data_out_reg[8]}]
set_property LOC SLICE_X20Y715 [get_cells {qsfp1_cmac_inst/inst/master_watchdog[8]_i_7}]
set_property LOC SLICE_X120Y795 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[48]}]
set_property LOC SLICE_X11Y808 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty_reg[8]}]
set_property LOC SLICE_X49Y814 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[11]}]
set_property LOC SLICE_X12Y838 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[424]}]
set_property LOC SLICE_X49Y812 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[26]}]
set_property LOC SLICE_X83Y691 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[50]}]
set_property LOC SLICE_X16Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[449]_i_2}]
set_property LOC SLICE_X14Y668 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_mty[5]_i_4}]
set_property LOC SLICE_X122Y760 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[130]}]
set_property LOC SLICE_X10Y749 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[141]_i_2}]
set_property LOC SLICE_X14Y684 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_102]
set_property LOC SLICE_X84Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_out_reg[35]}]
set_property LOC SLICE_X103Y753 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[53]}]
set_property LOC SLICE_X50Y756 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[30]}]
set_property LOC SLICE_X11Y719 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_75]
set_property LOC SLICE_X52Y743 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[30]}]
set_property LOC SLICE_X17Y755 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[252]_i_2}]
set_property LOC SLICE_X14Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[303]_i_1}]
set_property LOC SLICE_X19Y743 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_out_reg[13]}]
set_property LOC SLICE_X119Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d1_reg[2]}]
set_property LOC SLICE_X152Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[50]}]
set_property LOC SLICE_X85Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[268]}]
set_property LOC SLICE_X10Y734 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[332]_i_1}]
set_property LOC SLICE_X15Y742 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[424]_i_2}]
set_property LOC SLICE_X15Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[233]}]
set_property LOC SLICE_X16Y749 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[53]}]
set_property LOC SLICE_X15Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[314]_i_1}]
set_property LOC SLICE_X9Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[25]_i_2}]
set_property LOC SLICE_X150Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3/data_out_reg[2]}]
set_property LOC SLICE_X167Y745 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg]
set_property LOC SLICE_X16Y683 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty[8]_i_2}]
set_property LOC SLICE_X16Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[75]_i_2}]
set_property LOC SLICE_X120Y676 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[21]}]
set_property LOC SLICE_X12Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[116]}]
set_property LOC SLICE_X34Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_out_reg[8]}]
set_property LOC SLICE_X51Y857 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[442]}]
set_property LOC SLICE_X152Y798 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3/data_out_reg[0]}]
set_property LOC SLICE_X168Y688 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__0}]
set_property LOC SLICE_X86Y828 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[15]}]
set_property LOC SLICE_X118Y796 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[441]}]
set_property LOC SLICE_X167Y752 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]}]
set_property LOC SLICE_X12Y709 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_450]
set_property LOC SLICE_X14Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[339]_i_1}]
set_property LOC SLICE_X150Y692 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[1]}]
set_property LOC SLICE_X49Y821 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[153]}]
set_property LOC SLICE_X10Y791 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[193]}]
set_property LOC SLICE_X86Y814 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[9]}]
set_property LOC SLICE_X12Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[128]_i_2}]
set_property LOC SLICE_X10Y817 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[5]}]
set_property LOC SLICE_X16Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[187]_i_1}]
set_property LOC SLICE_X86Y785 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[10]}]
set_property LOC SLICE_X117Y679 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d1_reg[4]}]
set_property LOC SLICE_X20Y716 [get_cells {qsfp1_cmac_inst/inst/master_watchdog_reg[20]}]
set_property LOC SLICE_X10Y807 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[385]}]
set_property LOC SLICE_X168Y724 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_i_7}]
set_property LOC SLICE_X49Y814 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[0]}]
set_property LOC SLICE_X167Y691 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/FSM_sequential_sm_reset_tx[2]_i_1}]
set_property LOC SLICE_X12Y838 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[425]}]
set_property LOC SLICE_X49Y836 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[269]}]
set_property LOC SLICE_X83Y691 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[51]}]
set_property LOC SLICE_X12Y806 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_93]
set_property LOC SLICE_X15Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[449]_i_1}]
set_property LOC SLICE_X124Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[12]}]
set_property LOC SLICE_X10Y749 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[141]_i_1}]
set_property LOC SLICE_X59Y754 [get_cells {qsfp0_cmac_inst/inst/master_watchdog[16]_i_9}]
set_property LOC SLICE_X14Y684 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_105]
set_property LOC SLICE_X120Y733 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[36]}]
set_property LOC SLICE_X86Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_out_reg[37]}]
set_property LOC SLICE_X86Y797 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[21]}]
set_property LOC SLICE_X104Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[54]}]
set_property LOC SLICE_X118Y801 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[395]}]
set_property LOC SLICE_X15Y685 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_97]
set_property LOC SLICE_X51Y739 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[31]}]
set_property LOC SLICE_X14Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[251]_i_2}]
set_property LOC SLICE_X16Y744 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[301]_i_2}]
set_property LOC SLICE_X20Y741 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_out_reg[14]}]
set_property LOC SLICE_X119Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d1_reg[14]}]
set_property LOC SLICE_X152Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[51]}]
set_property LOC SLICE_X84Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[269]}]
set_property LOC SLICE_X12Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[330]_i_2}]
set_property LOC SLICE_X14Y742 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[426]_i_2}]
set_property LOC SLICE_X14Y736 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[232]}]
set_property LOC SLICE_X15Y748 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[52]}]
set_property LOC SLICE_X18Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[307]_i_1}]
set_property LOC SLICE_X13Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[260]_i_1}]
set_property LOC SLICE_X168Y749 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[6]_i_2}]
set_property LOC SLICE_X15Y732 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[99]_i_2}]
set_property LOC SLICE_X119Y678 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[22]}]
set_property LOC SLICE_X12Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[118]}]
set_property LOC SLICE_X31Y762 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_out_reg[1]}]
set_property LOC SLICE_X50Y858 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[443]}]
set_property LOC SLICE_X86Y741 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[401]}]
set_property LOC SLICE_X120Y797 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3/data_out_reg[10]}]
set_property LOC SLICE_X167Y694 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]_i_2}]
set_property LOC SLICE_X86Y822 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[17]}]
set_property LOC SLICE_X13Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/wr_ptr[2]_i_1__1}]
set_property LOC SLICE_X167Y691 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/gttxreset_out_i_2]
set_property LOC SLICE_X12Y719 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_45]
set_property LOC SLICE_X15Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[338]_i_2}]
set_property LOC SLICE_X85Y783 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_out_reg[0]}]
set_property LOC SLICE_X10Y791 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[194]}]
set_property LOC SLICE_X167Y750 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/FSM_sequential_sm_reset_tx[0]_i_1}]
set_property LOC SLICE_X10Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[141]_i_1}]
set_property LOC SLICE_X12Y790 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[34]}]
set_property LOC SLICE_X16Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[197]_i_1}]
set_property LOC SLICE_X20Y715 [get_cells {qsfp1_cmac_inst/inst/master_watchdog[8]_i_3}]
set_property LOC SLICE_X10Y805 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[383]}]
set_property LOC SLICE_X49Y814 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_out_reg[10]}]
set_property LOC SLICE_X167Y688 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/i_in_sync1_reg]
set_property LOC SLICE_X50Y813 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[20]}]
set_property LOC SLICE_X83Y691 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[49]}]
set_property LOC SLICE_X12Y806 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_94]
set_property LOC SLICE_X15Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[463]_i_2}]
set_property LOC SLICE_X124Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[133]}]
set_property LOC SLICE_X12Y736 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[116]_i_1}]
set_property LOC SLICE_X85Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_out_reg[36]}]
set_property LOC SLICE_X100Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[57]}]
set_property LOC SLICE_X15Y685 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_98]
set_property LOC SLICE_X52Y737 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[27]}]
set_property LOC SLICE_X16Y760 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[253]_i_2}]
set_property LOC SLICE_X15Y737 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[306]_i_1}]
set_property LOC SLICE_X20Y741 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_out_reg[10]}]
set_property LOC SLICE_X118Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d1_reg[12]}]
set_property LOC SLICE_X85Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[26]}]
set_property LOC SLICE_X10Y736 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[335]_i_1}]
set_property LOC SLICE_X14Y747 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[425]_i_2}]
set_property LOC SLICE_X11Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[235]}]
set_property LOC SLICE_X16Y758 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[43]}]
set_property LOC SLICE_X15Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[314]_i_2}]
set_property LOC SLICE_X13Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[260]_i_2}]
set_property LOC SLICE_X14Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[90]_i_2}]
set_property LOC SLICE_X120Y676 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[20]}]
set_property LOC SLICE_X31Y762 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_out_reg[15]}]
set_property LOC SLICE_X85Y783 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[11]}]
set_property LOC SLICE_X85Y740 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[400]}]
set_property LOC SLICE_X139Y763 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1/data_out_reg[15]}]
set_property LOC SLICE_X168Y689 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]}]
set_property LOC SLICE_X86Y822 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[18]}]
set_property LOC SLICE_X12Y809 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_17]
set_property LOC SLICE_X119Y789 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[440]}]
set_property LOC SLICE_X168Y661 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1}]
set_property LOC SLICE_X14Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[339]_i_2}]
set_property LOC SLICE_X166Y742 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[9]}]
set_property LOC SLICE_X83Y802 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_out_reg[35]}]
set_property LOC SLICE_X12Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[33]}]
set_property LOC SLICE_X10Y791 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[195]}]
set_property LOC SLICE_X51Y845 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[19]}]
set_property LOC SLICE_X168Y759 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_rxresetdone_inst/i_in_sync3_reg}]
set_property LOC SLICE_X11Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[140]_i_1}]
set_property LOC SLICE_X12Y837 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[92]}]
set_property LOC SLICE_X17Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[184]_i_1}]
set_property LOC SLICE_X152Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3/data_out_reg[5]}]
set_property LOC SLICE_X20Y715 [get_cells {qsfp1_cmac_inst/inst/master_watchdog[8]_i_4}]
set_property LOC SLICE_X166Y744 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]}]
set_property LOC SLICE_X49Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[9]}]
set_property LOC SLICE_X86Y790 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[8]}]
set_property LOC SLICE_X12Y817 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[423]}]
set_property LOC SLICE_X51Y815 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[21]}]
set_property LOC SLICE_X83Y684 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[4]}]
set_property LOC SLICE_X16Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[448]_i_1}]
set_property LOC SLICE_X124Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[136]}]
set_property LOC SLICE_X12Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[142]_i_1}]
set_property LOC SLICE_X14Y684 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_101]
set_property LOC SLICE_X86Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_out_reg[37]}]
set_property LOC SLICE_X100Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[58]}]
set_property LOC SLICE_X10Y720 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_74]
set_property LOC SLICE_X16Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[253]_i_1}]
set_property LOC SLICE_X12Y749 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[304]_i_2}]
set_property LOC SLICE_X51Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d4_reg[5]}]
set_property LOC SLICE_X119Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d1_reg[13]}]
set_property LOC SLICE_X150Y692 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[4]}]
set_property LOC SLICE_X85Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[270]}]
set_property LOC SLICE_X10Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[333]_i_2}]
set_property LOC SLICE_X14Y747 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[425]_i_1}]
set_property LOC SLICE_X12Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[234]}]
set_property LOC SLICE_X15Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[42]}]
set_property LOC SLICE_X15Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[316]_i_1}]
set_property LOC SLICE_X10Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[261]_i_1}]
set_property LOC SLICE_X16Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[91]_i_2}]
set_property LOC SLICE_X120Y706 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[256]}]
set_property LOC SLICE_X51Y857 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[446]}]
set_property LOC SLICE_X138Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1/data_out_reg[14]}]
set_property LOC SLICE_X168Y689 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]}]
set_property LOC SLICE_X86Y788 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[27]}]
set_property LOC SLICE_X168Y660 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]}]
set_property LOC SLICE_X11Y709 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_451]
set_property LOC SLICE_X15Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[340]_i_2}]
set_property LOC SLICE_X50Y826 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[154]}]
set_property LOC SLICE_X10Y791 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[196]}]
set_property LOC SLICE_X51Y845 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[27]}]
set_property LOC SLICE_X11Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[129]_i_1}]
set_property LOC SLICE_X12Y841 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[76]}]
set_property LOC SLICE_X12Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[185]_i_2}]
set_property LOC SLICE_X152Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3/data_out_reg[4]}]
set_property LOC SLICE_X157Y796 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[31]}]
set_property LOC SLICE_X10Y668 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_23]
set_property LOC SLICE_X14Y808 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[394]}]
set_property LOC SLICE_X86Y790 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[9]}]
set_property LOC SLICE_X50Y833 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[259]}]
set_property LOC SLICE_X83Y691 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[53]}]
set_property LOC SLICE_X12Y806 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_96]
set_property LOC SLICE_X16Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[448]_i_2}]
set_property LOC SLICE_X10Y678 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[220]}]
set_property LOC SLICE_X128Y761 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[135]}]
set_property LOC SLICE_X12Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[117]_i_1}]
set_property LOC SLICE_X15Y685 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_100]
set_property LOC SLICE_X119Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[48]}]
set_property LOC SLICE_X86Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_out_reg[38]}]
set_property LOC SLICE_X91Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[55]}]
set_property LOC SLICE_X119Y804 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[391]}]
set_property LOC SLICE_X36Y758 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[60]}]
set_property LOC SLICE_X12Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[254]_i_2}]
set_property LOC SLICE_X14Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[307]_i_2}]
set_property LOC SLICE_X84Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d2_reg[5]}]
set_property LOC SLICE_X85Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[263]}]
set_property LOC SLICE_X9Y730 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[338]_i_1}]
set_property LOC SLICE_X14Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[427]_i_1}]
set_property LOC SLICE_X17Y755 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[188]}]
set_property LOC SLICE_X15Y761 [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tlast_i_10]
set_property LOC SLICE_X12Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[276]_i_2}]
set_property LOC SLICE_X10Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[261]_i_2}]
set_property LOC SLICE_X14Y608 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[2]}]
set_property LOC SLICE_X150Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3/data_out_reg[13]}]
set_property LOC SLICE_X167Y743 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg]
set_property LOC SLICE_X13Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[92]_i_2}]
set_property LOC SLICE_X119Y678 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[19]}]
set_property LOC SLICE_X150Y679 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[51]}]
set_property LOC SLICE_X12Y799 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[16]}]
set_property LOC SLICE_X36Y761 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_out_reg[12]}]
set_property LOC SLICE_X50Y813 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[58]}]
set_property LOC SLICE_X83Y740 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[402]}]
set_property LOC SLICE_X85Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[41]}]
set_property LOC SLICE_X168Y688 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]_i_1}]
set_property LOC SLICE_X122Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[43]}]
set_property LOC SLICE_X139Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[62]}]
set_property LOC SLICE_X12Y710 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_447]
set_property LOC SLICE_X15Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[337]_i_1}]
set_property LOC SLICE_X152Y683 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[12]}]
set_property LOC SLICE_X84Y798 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_out_reg[21]}]
set_property LOC SLICE_X11Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[69]}]
set_property LOC SLICE_X10Y791 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[197]}]
set_property LOC SLICE_X49Y833 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[1]}]
set_property LOC SLICE_X11Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[129]_i_2}]
set_property LOC SLICE_X11Y800 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_eop[0]_i_4}]
set_property LOC SLICE_X16Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[184]_i_2}]
set_property LOC SLICE_X20Y715 [get_cells {qsfp1_cmac_inst/inst/master_watchdog[8]_i_9}]
set_property LOC SLICE_X14Y715 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_260]
set_property LOC SLICE_X10Y811 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_eop[2]_i_5}]
set_property LOC SLICE_X49Y814 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data0/data_out_reg[1]}]
set_property LOC SLICE_X49Y836 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[258]}]
set_property LOC SLICE_X83Y691 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[55]}]
set_property LOC SLICE_X11Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[447]_i_1}]
set_property LOC SLICE_X10Y679 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[226]}]
set_property LOC SLICE_X120Y758 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[137]}]
set_property LOC SLICE_X12Y736 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[116]_i_2}]
set_property LOC SLICE_X15Y685 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_104]
set_property LOC SLICE_X120Y733 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[37]}]
set_property LOC SLICE_X85Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_out_reg[33]}]
set_property LOC SLICE_X100Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[56]}]
set_property LOC SLICE_X54Y756 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[2]}]
set_property LOC SLICE_X15Y686 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_93]
set_property LOC SLICE_X29Y750 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[38]}]
set_property LOC SLICE_X12Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[254]_i_1}]
set_property LOC SLICE_X15Y737 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[306]_i_2}]
set_property LOC SLICE_X86Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d2_reg[4]}]
set_property LOC SLICE_X150Y684 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[55]}]
set_property LOC SLICE_X85Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[266]}]
set_property LOC SLICE_X16Y734 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[336]_i_2}]
set_property LOC SLICE_X14Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[426]_i_1}]
set_property LOC SLICE_X14Y737 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[236]}]
set_property LOC SLICE_X16Y750 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[9]}]
set_property LOC SLICE_X16Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[315]_i_2}]
set_property LOC SLICE_X12Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[262]_i_1}]
set_property LOC SLICE_X10Y730 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[82]_i_2}]
set_property LOC SLICE_X13Y640 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[30]}]
set_property LOC SLICE_X13Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[92]_i_1}]
set_property LOC SLICE_X119Y678 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[1]}]
set_property LOC SLICE_X150Y680 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[62]}]
set_property LOC SLICE_X98Y753 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d2_reg[14]}]
set_property LOC SLICE_X50Y856 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[423]}]
set_property LOC SLICE_X167Y694 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]}]
set_property LOC SLICE_X138Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[63]}]
set_property LOC SLICE_X12Y709 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_446]
set_property LOC SLICE_X14Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[336]_i_2}]
set_property LOC SLICE_X168Y682 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync2_reg]
set_property LOC SLICE_X86Y807 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_out_reg[33]}]
set_property LOC SLICE_X11Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[68]}]
set_property LOC SLICE_X10Y791 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[198]}]
set_property LOC SLICE_X168Y753 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_txresetdone_inst/i_in_sync1_reg}]
set_property LOC SLICE_X167Y741 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/sm_reset_rx_timer_clr_i_3]
set_property LOC SLICE_X11Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[141]_i_2}]
set_property LOC SLICE_X15Y695 [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_cmac_cdc_sync_core_rx_reset/s_out_d2_cdc_to_reg]
set_property LOC SLICE_X14Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[185]_i_1}]
set_property LOC SLICE_X120Y797 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[40]}]
set_property LOC SLICE_X12Y809 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[404]}]
set_property LOC SLICE_X86Y792 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[63]}]
set_property LOC SLICE_X50Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[260]}]
set_property LOC SLICE_X83Y691 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[54]}]
set_property LOC SLICE_X12Y806 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_95]
set_property LOC SLICE_X11Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[447]_i_2}]
set_property LOC SLICE_X10Y678 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[222]}]
set_property LOC SLICE_X120Y758 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[138]}]
set_property LOC SLICE_X10Y736 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[118]_i_1}]
set_property LOC SLICE_X104Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[14]}]
set_property LOC SLICE_X86Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_out_reg[2]}]
set_property LOC SLICE_X86Y797 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[10]}]
set_property LOC SLICE_X54Y756 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[29]}]
set_property LOC SLICE_X13Y669 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_559]
set_property LOC SLICE_X38Y750 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[5]}]
set_property LOC SLICE_X13Y737 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[244]_i_2}]
set_property LOC SLICE_X86Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d2_reg[7]}]
set_property LOC SLICE_X86Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d2_reg[13]}]
set_property LOC SLICE_X85Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[265]}]
set_property LOC SLICE_X10Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[340]_i_1}]
set_property LOC SLICE_X15Y744 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[428]_i_1}]
set_property LOC SLICE_X16Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[18]}]
set_property LOC SLICE_X14Y762 [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tlast_i_3]
set_property LOC SLICE_X14Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[309]_i_1}]
set_property LOC SLICE_X12Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[262]_i_2}]
set_property LOC SLICE_X150Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3/data_out_reg[12]}]
set_property LOC SLICE_X10Y838 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_59]
set_property LOC SLICE_X15Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[76]_i_1}]
set_property LOC SLICE_X119Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[190]}]
set_property LOC SLICE_X150Y670 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[4]}]
set_property LOC SLICE_X31Y762 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_out_reg[10]}]
set_property LOC SLICE_X49Y821 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[62]}]
set_property LOC SLICE_X86Y822 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[0]}]
set_property LOC SLICE_X13Y701 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/wr_ptr[0]_i_1__1}]
set_property LOC SLICE_X119Y804 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[439]}]
set_property LOC SLICE_X168Y661 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]}]
set_property LOC SLICE_X139Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[61]}]
set_property LOC SLICE_X12Y709 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_449]
set_property LOC SLICE_X15Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[338]_i_1}]
set_property LOC SLICE_X152Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[13]}]
set_property LOC SLICE_X86Y800 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_out_reg[32]}]
set_property LOC SLICE_X12Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[59]}]
set_property LOC SLICE_X10Y791 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[199]}]
set_property LOC SLICE_X49Y846 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[20]}]
set_property LOC SLICE_X168Y759 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_rxresetdone_inst/i_in_sync2_reg}]
set_property LOC SLICE_X10Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[138]_i_2}]
set_property LOC SLICE_X16Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[188]_i_2}]
set_property LOC SLICE_X152Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_pipeline_sync_alt_data3/data_out_reg[3]}]
set_property LOC SLICE_X13Y718 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_254]
set_property LOC SLICE_X10Y803 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty[8]_i_2}]
set_property LOC SLICE_X51Y818 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data0/data_out_reg[4]}]
set_property LOC SLICE_X50Y812 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[25]}]
set_property LOC SLICE_X83Y691 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[52]}]
set_property LOC SLICE_X12Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[446]_i_1}]
set_property LOC SLICE_X11Y807 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_151]
set_property LOC SLICE_X10Y678 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[221]}]
set_property LOC SLICE_X124Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[134]}]
set_property LOC SLICE_X12Y790 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[164]}]
set_property LOC SLICE_X12Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[117]_i_2}]
set_property LOC SLICE_X12Y671 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_10]
set_property LOC SLICE_X119Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[50]}]
set_property LOC SLICE_X86Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_out_reg[34]}]
set_property LOC SLICE_X86Y799 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data1/data_in_d1_reg[20]}]
set_property LOC SLICE_X12Y662 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_561]
set_property LOC SLICE_X29Y750 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[47]}]
set_property LOC SLICE_X14Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[255]_i_1}]
set_property LOC SLICE_X14Y755 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[308]_i_1}]
set_property LOC SLICE_X49Y740 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_out_reg[12]}]
set_property LOC SLICE_X119Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d1_reg[1]}]
set_property LOC SLICE_X85Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[267]}]
set_property LOC SLICE_X10Y733 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[339]_i_2}]
set_property LOC SLICE_X14Y755 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[427]_i_2}]
set_property LOC SLICE_X14Y758 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[189]}]
set_property LOC SLICE_X14Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[263]_i_1}]
set_property LOC SLICE_X15Y732 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[99]_i_1}]
set_property LOC SLICE_X119Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[191]}]
set_property LOC SLICE_X150Y680 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[50]}]
set_property LOC SLICE_X39Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_out_reg[13]}]
set_property LOC SLICE_X50Y849 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[424]}]
set_property LOC SLICE_X84Y787 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[25]}]
set_property LOC SLICE_X168Y661 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]}]
set_property LOC SLICE_X12Y710 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_448]
set_property LOC SLICE_X16Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[337]_i_2}]
set_property LOC SLICE_X167Y740 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_sat_i_1]
set_property LOC SLICE_X83Y802 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_out_reg[19]}]
set_property LOC SLICE_X12Y818 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[200]}]
set_property LOC SLICE_X49Y846 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[14]}]
set_property LOC SLICE_X167Y745 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/i_in_meta_reg]
set_property LOC SLICE_X11Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[12]_i_2}]
set_property LOC SLICE_X12Y790 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[31]}]
set_property LOC SLICE_X15Y695 [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_cmac_cdc_sync_core_rx_reset/s_out_d3_reg]
set_property LOC SLICE_X16Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[187]_i_2}]
set_property LOC SLICE_X20Y716 [get_cells {qsfp1_cmac_inst/inst/master_watchdog_reg[22]}]
set_property LOC SLICE_X152Y793 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[12]}]
set_property LOC SLICE_X10Y811 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_eop[2]_i_4}]
set_property LOC SLICE_X84Y787 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[6]}]
set_property LOC SLICE_X49Y836 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[262]}]
set_property LOC SLICE_X83Y701 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[58]}]
set_property LOC SLICE_X12Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[446]_i_2}]
set_property LOC SLICE_X11Y677 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[217]}]
set_property LOC SLICE_X124Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[168]}]
set_property LOC SLICE_X12Y790 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[163]}]
set_property LOC SLICE_X11Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[119]_i_1}]
set_property LOC SLICE_X59Y754 [get_cells {qsfp0_cmac_inst/inst/master_watchdog[16]_i_8}]
set_property LOC SLICE_X11Y664 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_1]
set_property LOC SLICE_X98Y753 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[16]}]
set_property LOC SLICE_X85Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_out_reg[32]}]
set_property LOC SLICE_X82Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[49]}]
set_property LOC SLICE_X119Y801 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[392]}]
set_property LOC SLICE_X10Y719 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_59]
set_property LOC SLICE_X29Y750 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[61]}]
set_property LOC SLICE_X13Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[243]_i_2}]
set_property LOC SLICE_X14Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[311]_i_2}]
set_property LOC SLICE_X84Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d3_reg[10]}]
set_property LOC SLICE_X85Y695 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[25]}]
set_property LOC SLICE_X9Y733 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[343]_i_1}]
set_property LOC SLICE_X16Y744 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[429]_i_1}]
set_property LOC SLICE_X12Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[191]}]
set_property LOC SLICE_X14Y749 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[16]}]
set_property LOC SLICE_X12Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[306]_i_2}]
set_property LOC SLICE_X14Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[263]_i_2}]
set_property LOC SLICE_X14Y608 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[33]}]
set_property LOC SLICE_X10Y797 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_565]
set_property LOC SLICE_X12Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[94]_i_2}]
set_property LOC SLICE_X120Y696 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[188]}]
set_property LOC SLICE_X97Y753 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d2_reg[1]}]
set_property LOC SLICE_X51Y819 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[8]}]
set_property LOC SLICE_X167Y695 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]}]
set_property LOC SLICE_X85Y815 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[10]}]
set_property LOC SLICE_X127Y776 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[6]}]
set_property LOC SLICE_X12Y708 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_443]
set_property LOC SLICE_X15Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[341]_i_2}]
set_property LOC SLICE_X84Y798 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_out_reg[17]}]
set_property LOC SLICE_X12Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[35]}]
set_property LOC SLICE_X12Y818 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[201]}]
set_property LOC SLICE_X49Y845 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[25]}]
set_property LOC SLICE_X168Y759 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_rxresetdone_inst/i_in_meta_reg}]
set_property LOC SLICE_X12Y790 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[30]}]
set_property LOC SLICE_X16Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[195]_i_2}]
set_property LOC SLICE_X20Y715 [get_cells {qsfp1_cmac_inst/inst/master_watchdog[8]_i_6}]
set_property LOC SLICE_X151Y798 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[47]}]
set_property LOC SLICE_X14Y694 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_285]
set_property LOC SLICE_X49Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[261]}]
set_property LOC SLICE_X85Y701 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[59]}]
set_property LOC SLICE_X12Y809 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_97]
set_property LOC SLICE_X15Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[445]_i_1}]
set_property LOC SLICE_X11Y689 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[186]}]
set_property LOC SLICE_X125Y761 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[169]}]
set_property LOC SLICE_X10Y736 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[118]_i_2}]
set_property LOC SLICE_X14Y675 [get_cells qsfp1_cmac_pad_inst/frame_reg_reg]
set_property LOC SLICE_X98Y753 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d2_reg[15]}]
set_property LOC SLICE_X49Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_in_d1_reg[2]}]
set_property LOC SLICE_X78Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[28]}]
set_property LOC SLICE_X119Y801 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[393]}]
set_property LOC SLICE_X13Y669 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_558]
set_property LOC SLICE_X34Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[45]}]
set_property LOC SLICE_X12Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[245]_i_1}]
set_property LOC SLICE_X14Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[310]_i_1}]
set_property LOC SLICE_X49Y738 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_out_reg[3]}]
set_property LOC SLICE_X86Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d2_reg[12]}]
set_property LOC SLICE_X85Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[262]}]
set_property LOC SLICE_X14Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[341]_i_2}]
set_property LOC SLICE_X15Y744 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[428]_i_2}]
set_property LOC SLICE_X14Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[190]}]
set_property LOC SLICE_X14Y749 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[17]}]
set_property LOC SLICE_X14Y733 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[277]_i_1}]
set_property LOC SLICE_X12Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[264]_i_1}]
set_property LOC SLICE_X16Y610 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[34]}]
set_property LOC SLICE_X10Y801 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_561]
set_property LOC SLICE_X12Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[94]_i_1}]
set_property LOC SLICE_X120Y676 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[18]}]
set_property LOC SLICE_X31Y762 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_out_reg[2]}]
set_property LOC SLICE_X50Y858 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[435]}]
set_property LOC SLICE_X127Y775 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[7]}]
set_property LOC SLICE_X12Y708 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_442]
set_property LOC SLICE_X14Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[336]_i_1}]
set_property LOC SLICE_X49Y821 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[156]}]
set_property LOC SLICE_X12Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[5]}]
set_property LOC SLICE_X12Y818 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[202]}]
set_property LOC SLICE_X49Y847 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[28]}]
set_property LOC SLICE_X168Y741 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_meta_reg]
set_property LOC SLICE_X10Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[136]_i_1}]
set_property LOC SLICE_X11Y800 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_eop[0]_i_3}]
set_property LOC SLICE_X15Y695 [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_cmac_cdc_sync_core_rx_reset/s_out_d4_reg]
set_property LOC SLICE_X17Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[188]_i_1}]
set_property LOC SLICE_X14Y813 [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_cmac_cdc_sync_core_rx_reset/s_out_d3_reg]
set_property LOC SLICE_X11Y804 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_mty[10]_i_2}]
set_property LOC SLICE_X86Y785 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[7]}]
set_property LOC SLICE_X49Y836 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[264]}]
set_property LOC SLICE_X84Y695 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[56]}]
set_property LOC SLICE_X14Y808 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_9]
set_property LOC SLICE_X15Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[445]_i_2}]
set_property LOC SLICE_X10Y678 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[219]}]
set_property LOC SLICE_X122Y760 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[170]}]
set_property LOC SLICE_X12Y814 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[153]}]
set_property LOC SLICE_X9Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[11]_i_1}]
set_property LOC SLICE_X120Y733 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[34]}]
set_property LOC SLICE_X49Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_in_d1_reg[23]}]
set_property LOC SLICE_X78Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[27]}]
set_property LOC SLICE_X119Y801 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[394]}]
set_property LOC SLICE_X11Y718 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_63]
set_property LOC SLICE_X36Y758 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_out_reg[62]}]
set_property LOC SLICE_X13Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[243]_i_1}]
set_property LOC SLICE_X14Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[311]_i_1}]
set_property LOC SLICE_X84Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d3_reg[0]}]
set_property LOC SLICE_X86Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[261]}]
set_property LOC SLICE_X13Y747 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[41]_i_1}]
set_property LOC SLICE_X16Y753 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[193]}]
set_property LOC SLICE_X16Y750 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep_reg[7]}]
set_property LOC SLICE_X12Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[306]_i_1}]
set_property LOC SLICE_X11Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[264]_i_2}]
set_property LOC SLICE_X12Y641 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[31]}]
set_property LOC SLICE_X10Y838 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_58]
set_property LOC SLICE_X13Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[93]_i_2}]
set_property LOC SLICE_X120Y706 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[258]}]
set_property LOC SLICE_X104Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d2_reg[3]}]
set_property LOC SLICE_X51Y819 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[63]}]
set_property LOC SLICE_X86Y788 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[26]}]
set_property LOC SLICE_X168Y661 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[3]_i_2}]
set_property LOC SLICE_X166Y751 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__1}]
set_property LOC SLICE_X139Y763 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[16]}]
set_property LOC SLICE_X12Y709 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_445]
set_property LOC SLICE_X17Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[335]_i_1}]
set_property LOC SLICE_X84Y798 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl1_out_reg[18]}]
set_property LOC SLICE_X12Y818 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[203]}]
set_property LOC SLICE_X51Y847 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[26]}]
set_property LOC SLICE_X167Y740 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_out_reg]
set_property LOC SLICE_X10Y799 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_eop[0]_i_7}]
set_property LOC SLICE_X10Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[165]_i_1}]
set_property LOC SLICE_X86Y785 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[14]}]
set_property LOC SLICE_X19Y715 [get_cells qsfp1_cmac_inst/inst/master_watchdog_barking_i_2]
set_property LOC SLICE_X150Y801 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[50]}]
set_property LOC SLICE_X13Y718 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_243]
set_property LOC SLICE_X12Y833 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_eop[2]_i_1}]
set_property LOC SLICE_X168Y722 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_i_2}]
set_property LOC SLICE_X49Y836 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[263]}]
set_property LOC SLICE_X12Y834 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_489]
set_property LOC SLICE_X85Y701 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d3_reg[57]}]
set_property LOC SLICE_X16Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[444]_i_2}]
set_property LOC SLICE_X10Y678 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[218]}]
set_property LOC SLICE_X124Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[16]}]
set_property LOC SLICE_X11Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[119]_i_2}]
set_property LOC SLICE_X119Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d1_reg[35]}]
set_property LOC SLICE_X85Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl1_out_reg[23]}]
set_property LOC SLICE_X78Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d3_reg[26]}]
set_property LOC SLICE_X52Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[28]}]
set_property LOC SLICE_X10Y719 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_58]
set_property LOC SLICE_X14Y736 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[244]_i_1}]
set_property LOC SLICE_X13Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[310]_i_2}]
set_property LOC SLICE_X84Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data1/data_in_d2_reg[6]}]
set_property LOC SLICE_X86Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data2/data_in_d2_reg[11]}]
set_property LOC SLICE_X150Y684 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data1/data_out_reg[53]}]
set_property LOC SLICE_X85Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[264]}]
set_property LOC SLICE_X9Y733 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[343]_i_2}]
set_property LOC SLICE_X16Y744 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[429]_i_2}]
set_property LOC SLICE_X17Y755 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[192]}]
set_property LOC SLICE_X16Y750 [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tvalid_reg]
set_property LOC SLICE_X18Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[307]_i_2}]
set_property LOC SLICE_X10Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[265]_i_1}]
set_property LOC SLICE_X14Y655 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[32]}]
set_property LOC SLICE_X10Y839 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_65]
set_property LOC SLICE_X13Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[93]_i_1}]
set_property LOC SLICE_X119Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[189]}]
set_property LOC SLICE_X98Y753 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d2_reg[2]}]
set_property LOC SLICE_X49Y807 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[7]}]
set_property LOC SLICE_X86Y741 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[403]}]
set_property LOC SLICE_X83Y740 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_out_reg[421]}]
set_property LOC SLICE_X118Y767 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg]
set_property LOC SLICE_X167Y694 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]}]
set_property LOC SLICE_X86Y814 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[11]}]
set_property LOC SLICE_X12Y809 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_18]
set_property LOC SLICE_X168Y661 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]}]
set_property LOC SLICE_X12Y708 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_444]
set_property LOC SLICE_X16Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[335]_i_2}]
set_property LOC SLICE_X83Y807 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_out_reg[20]}]
set_property LOC SLICE_X12Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[34]}]
set_property LOC SLICE_X11Y788 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[204]}]
set_property LOC SLICE_X51Y845 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_out_reg[15]}]
set_property LOC SLICE_X168Y745 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/i_in_sync3_reg]
set_property LOC SLICE_X10Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[139]_i_2}]
set_property LOC SLICE_X10Y799 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_eop[0]_i_8}]
set_property LOC SLICE_X15Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[195]_i_1}]
set_property LOC SLICE_X19Y715 [get_cells qsfp1_cmac_inst/inst/master_watchdog_barking_i_1]
set_property LOC SLICE_X168Y746 [get_cells qsfp0_cmac_inst/inst/cmac_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst_i_1]
set_property LOC SLICE_X168Y722 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_i_4}]
set_property LOC SLICE_X86Y790 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[56]}]
set_property LOC SLICE_X12Y837 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_475]
set_property LOC SLICE_X13Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[30]_i_1}]
set_property LOC SLICE_X118Y801 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[412]}]
set_property LOC SLICE_X83Y802 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[286]}]
set_property LOC SLICE_X14Y808 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[306]}]
set_property LOC SLICE_X13Y695 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[56]_i_2}]
set_property LOC SLICE_X10Y807 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_244]
set_property LOC SLICE_X16Y750 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/axis_tvalid_i_1}]
set_property LOC SLICE_X51Y843 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[288]}]
set_property LOC SLICE_X16Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[448]}]
set_property LOC SLICE_X12Y790 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[167]}]
set_property LOC SLICE_X10Y757 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[506]_i_1}]
set_property LOC SLICE_X49Y859 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[12]}]
set_property LOC SLICE_X10Y820 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_376]
set_property LOC SLICE_X14Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[431]_i_2}]
set_property LOC SLICE_X15Y684 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_533]
set_property LOC SLICE_X12Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[423]_i_2}]
set_property LOC SLICE_X10Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[143]_i_1}]
set_property LOC SLICE_X13Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[64]}]
set_property LOC SLICE_X12Y743 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[113]}]
set_property LOC SLICE_X10Y744 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[385]}]
set_property LOC SLICE_X15Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[116]}]
set_property LOC SLICE_X13Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[80]}]
set_property LOC SLICE_X117Y681 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[38]}]
set_property LOC SLICE_X15Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[236]}]
set_property LOC SLICE_X13Y692 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/axis_tkeep[63]_i_12}]
set_property LOC SLICE_X50Y742 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[295]}]
set_property LOC SLICE_X15Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[340]}]
set_property LOC SLICE_X49Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[38]}]
set_property LOC SLICE_X86Y816 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[34]}]
set_property LOC SLICE_X13Y738 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_179]
set_property LOC SLICE_X15Y751 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[511]}]
set_property LOC SLICE_X15Y744 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[44]}]
set_property LOC SLICE_X119Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[412]}]
set_property LOC SLICE_X167Y692 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_txresetdone_inst/i_in_sync1_reg}]
set_property LOC SLICE_X16Y733 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[288]}]
set_property LOC SLICE_X119Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[57]}]
set_property LOC SLICE_X85Y731 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[20]}]
set_property LOC SLICE_X150Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[30]}]
set_property LOC SLICE_X120Y696 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[163]}]
set_property LOC SLICE_X10Y829 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_209]
set_property LOC SLICE_X116Y693 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[25]}]
set_property LOC SLICE_X52Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[25]}]
set_property LOC SLICE_X83Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[413]}]
set_property LOC SLICE_X12Y833 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_483]
set_property LOC SLICE_X15Y748 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[2]_i_1}]
set_property LOC SLICE_X167Y748 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync3_reg]
set_property LOC SLICE_X83Y807 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[292]}]
set_property LOC SLICE_X13Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[31]_i_4}]
set_property LOC SLICE_X10Y808 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_245]
set_property LOC SLICE_X50Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_in_d1_reg[23]}]
set_property LOC SLICE_X10Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/rd_ptr[2]_i_1}]
set_property LOC SLICE_X51Y815 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[30]}]
set_property LOC SLICE_X15Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[449]}]
set_property LOC SLICE_X10Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[505]_i_3}]
set_property LOC SLICE_X51Y858 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[15]}]
set_property LOC SLICE_X10Y820 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_371]
set_property LOC SLICE_X14Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[431]_i_1}]
set_property LOC SLICE_X15Y667 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_515]
set_property LOC SLICE_X10Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[422]_i_1}]
set_property LOC SLICE_X12Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[142]_i_2}]
set_property LOC SLICE_X12Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[8]}]
set_property LOC SLICE_X15Y737 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[112]}]
set_property LOC SLICE_X15Y743 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[37]}]
set_property LOC SLICE_X133Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[53]}]
set_property LOC SLICE_X9Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[11]}]
set_property LOC SLICE_X10Y810 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_526]
set_property LOC SLICE_X12Y689 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[169]}]
set_property LOC SLICE_X119Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl1/data_out_reg[4]}]
set_property LOC SLICE_X116Y683 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[35]}]
set_property LOC SLICE_X14Y732 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[237]}]
set_property LOC SLICE_X13Y694 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/axis_tkeep[63]_i_23}]
set_property LOC SLICE_X50Y738 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[294]}]
set_property LOC SLICE_X15Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[338]}]
set_property LOC SLICE_X48Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[390]}]
set_property LOC SLICE_X15Y735 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_173]
set_property LOC SLICE_X15Y666 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty[12]_i_3}]
set_property LOC SLICE_X15Y753 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[449]}]
set_property LOC SLICE_X167Y743 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/gtwiz_reset_rx_done_int_i_1]
set_property LOC SLICE_X119Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[416]}]
set_property LOC SLICE_X11Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[6]}]
set_property LOC SLICE_X15Y703 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[315]}]
set_property LOC SLICE_X119Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[58]}]
set_property LOC SLICE_X85Y731 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[19]}]
set_property LOC SLICE_X150Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[31]}]
set_property LOC SLICE_X119Y700 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[150]}]
set_property LOC SLICE_X84Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[24]}]
set_property LOC SLICE_X85Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[23]}]
set_property LOC SLICE_X85Y816 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[418]}]
set_property LOC SLICE_X14Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[31]_i_11}]
set_property LOC SLICE_X118Y801 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[413]}]
set_property LOC SLICE_X85Y783 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[20]}]
set_property LOC SLICE_X59Y754 [get_cells {qsfp0_cmac_inst/inst/master_watchdog_reg[23]}]
set_property LOC SLICE_X11Y807 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[278]}]
set_property LOC SLICE_X124Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[22]}]
set_property LOC SLICE_X13Y681 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[31]_i_6}]
set_property LOC SLICE_X10Y808 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_242]
set_property LOC SLICE_X50Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_in_d1_reg[19]}]
set_property LOC SLICE_X9Y763 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/rd_ptr[2]_i_2__0}]
set_property LOC SLICE_X12Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[446]}]
set_property LOC SLICE_X14Y758 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[507]_i_1}]
set_property LOC SLICE_X49Y859 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[26]}]
set_property LOC SLICE_X49Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d4_reg[5]}]
set_property LOC SLICE_X10Y818 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_369]
set_property LOC SLICE_X14Y752 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[432]_i_2}]
set_property LOC SLICE_X12Y719 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_46]
set_property LOC SLICE_X11Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[424]_i_1}]
set_property LOC SLICE_X15Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[144]_i_1}]
set_property LOC SLICE_X16Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[475]}]
set_property LOC SLICE_X14Y737 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[114]}]
set_property LOC SLICE_X14Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[379]}]
set_property LOC SLICE_X15Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[114]}]
set_property LOC SLICE_X13Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[81]}]
set_property LOC SLICE_X116Y681 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[39]}]
set_property LOC SLICE_X16Y731 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[239]}]
set_property LOC SLICE_X12Y701 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/rd_ptr[0]_i_1__0}]
set_property LOC SLICE_X14Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[341]}]
set_property LOC SLICE_X48Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[388]}]
set_property LOC SLICE_X86Y785 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[21]}]
set_property LOC SLICE_X13Y737 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_172]
set_property LOC SLICE_X168Y684 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_sync1_reg]
set_property LOC SLICE_X10Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[443]}]
set_property LOC SLICE_X15Y757 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[451]}]
set_property LOC SLICE_X166Y746 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync1_reg]
set_property LOC SLICE_X167Y743 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr_reg]
set_property LOC SLICE_X120Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[446]}]
set_property LOC SLICE_X12Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[74]}]
set_property LOC SLICE_X12Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[220]_i_1}]
set_property LOC SLICE_X13Y737 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[287]}]
set_property LOC SLICE_X118Y796 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl1/data_out_reg[55]}]
set_property LOC SLICE_X120Y682 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[55]}]
set_property LOC SLICE_X50Y716 [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_cmac_cdc_sync_master_watchdog_barking/s_out_d4_reg]
set_property LOC SLICE_X83Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[21]}]
set_property LOC SLICE_X150Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[32]}]
set_property LOC SLICE_X119Y693 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[170]}]
set_property LOC SLICE_X10Y804 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_227]
set_property LOC SLICE_X116Y693 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[26]}]
set_property LOC SLICE_X86Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[22]}]
set_property LOC SLICE_X83Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[421]}]
set_property LOC SLICE_X14Y763 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[31]_i_10}]
set_property LOC SLICE_X12Y841 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_464]
set_property LOC SLICE_X59Y754 [get_cells {qsfp0_cmac_inst/inst/master_watchdog_reg[22]}]
set_property LOC SLICE_X11Y807 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_146]
set_property LOC SLICE_X10Y805 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[376]}]
set_property LOC SLICE_X13Y695 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[47]_i_4}]
set_property LOC SLICE_X10Y805 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_249]
set_property LOC SLICE_X49Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_in_d1_reg[2]}]
set_property LOC SLICE_X9Y763 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/rd_ptr[0]_i_1}]
set_property LOC SLICE_X49Y807 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[2]}]
set_property LOC SLICE_X11Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[447]}]
set_property LOC SLICE_X10Y757 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[506]_i_2}]
set_property LOC SLICE_X52Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d4_reg[4]}]
set_property LOC SLICE_X13Y817 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_37]
set_property LOC SLICE_X14Y752 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[432]_i_1}]
set_property LOC SLICE_X15Y683 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_530]
set_property LOC SLICE_X14Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[423]_i_1}]
set_property LOC SLICE_X10Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[143]_i_2}]
set_property LOC SLICE_X14Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[7]}]
set_property LOC SLICE_X9Y734 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[95]_i_2}]
set_property LOC SLICE_X12Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[382]}]
set_property LOC SLICE_X16Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[115]}]
set_property LOC SLICE_X12Y689 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[168]}]
set_property LOC SLICE_X168Y691 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtpowergood_int]
set_property LOC SLICE_X14Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[243]}]
set_property LOC SLICE_X13Y701 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/rd_ptr[1]_i_1__2}]
set_property LOC SLICE_X49Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[17]}]
set_property LOC SLICE_X10Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[33]}]
set_property LOC SLICE_X47Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[389]}]
set_property LOC SLICE_X12Y838 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_473]
set_property LOC SLICE_X86Y814 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[35]}]
set_property LOC SLICE_X15Y735 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_174]
set_property LOC SLICE_X116Y690 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg]
set_property LOC SLICE_X11Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[461]}]
set_property LOC SLICE_X15Y757 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[450]}]
set_property LOC SLICE_X168Y741 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg]
set_property LOC SLICE_X14Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[81]}]
set_property LOC SLICE_X167Y692 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_txresetdone_inst/i_in_meta_reg}]
set_property LOC SLICE_X12Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[222]_i_2}]
set_property LOC SLICE_X14Y703 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[330]}]
set_property LOC SLICE_X119Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[56]}]
set_property LOC SLICE_X12Y665 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_31]
set_property LOC SLICE_X83Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[1]}]
set_property LOC SLICE_X150Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[41]}]
set_property LOC SLICE_X119Y678 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[16]}]
set_property LOC SLICE_X20Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[38]}]
set_property LOC SLICE_X116Y700 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[23]}]
set_property LOC SLICE_X51Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[24]}]
set_property LOC SLICE_X14Y749 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[27]_i_1}]
set_property LOC SLICE_X168Y686 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/pllreset_rx_out_i_1]
set_property LOC SLICE_X118Y801 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[410]}]
set_property LOC SLICE_X139Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[40]}]
set_property LOC SLICE_X10Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[343]}]
set_property LOC SLICE_X13Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[31]_i_8}]
set_property LOC SLICE_X10Y805 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_240]
set_property LOC SLICE_X50Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_in_d1_reg[22]}]
set_property LOC SLICE_X10Y761 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/rd_ptr[2]_i_4}]
set_property LOC SLICE_X16Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[452]}]
set_property LOC SLICE_X10Y791 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[170]}]
set_property LOC SLICE_X10Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[508]_i_1}]
set_property LOC SLICE_X49Y858 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[19]}]
set_property LOC SLICE_X12Y817 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_367]
set_property LOC SLICE_X13Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[438]_i_2}]
set_property LOC SLICE_X10Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[421]_i_2}]
set_property LOC SLICE_X16Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[145]_i_1}]
set_property LOC SLICE_X13Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[472]}]
set_property LOC SLICE_X10Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[12]}]
set_property LOC SLICE_X17Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[381]}]
set_property LOC SLICE_X10Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[165]}]
set_property LOC SLICE_X11Y688 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[173]}]
set_property LOC SLICE_X120Y671 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[36]}]
set_property LOC SLICE_X14Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[235]}]
set_property LOC SLICE_X49Y742 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[296]}]
set_property LOC SLICE_X15Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[337]}]
set_property LOC SLICE_X49Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[402]}]
set_property LOC SLICE_X86Y814 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[30]}]
set_property LOC SLICE_X11Y669 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_18]
set_property LOC SLICE_X10Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[442]}]
set_property LOC SLICE_X15Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[453]}]
set_property LOC SLICE_X120Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[445]}]
set_property LOC SLICE_X13Y737 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[286]}]
set_property LOC SLICE_X119Y804 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl1/data_out_reg[51]}]
set_property LOC SLICE_X11Y689 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_317]
set_property LOC SLICE_X86Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[51]}]
set_property LOC SLICE_X150Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[29]}]
set_property LOC SLICE_X119Y700 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[157]}]
set_property LOC SLICE_X19Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[33]}]
set_property LOC SLICE_X10Y829 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_216]
set_property LOC SLICE_X117Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[28]}]
set_property LOC SLICE_X86Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[415]}]
set_property LOC SLICE_X13Y747 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[26]_i_1}]
set_property LOC SLICE_X167Y688 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1]
set_property LOC SLICE_X139Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[3]}]
set_property LOC SLICE_X11Y807 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_145]
set_property LOC SLICE_X10Y808 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[375]}]
set_property LOC SLICE_X12Y692 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[31]_i_7}]
set_property LOC SLICE_X10Y808 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_241]
set_property LOC SLICE_X10Y760 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/rd_ptr[2]_i_3__0}]
set_property LOC SLICE_X14Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[451]}]
set_property LOC SLICE_X14Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[507]_i_2}]
set_property LOC SLICE_X20Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_out_reg[13]}]
set_property LOC SLICE_X12Y817 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_368]
set_property LOC SLICE_X13Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[433]_i_1}]
set_property LOC SLICE_X11Y668 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_492]
set_property LOC SLICE_X10Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[420]_i_1}]
set_property LOC SLICE_X16Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[144]_i_2}]
set_property LOC SLICE_X13Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[474]}]
set_property LOC SLICE_X10Y744 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[129]}]
set_property LOC SLICE_X12Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[374]}]
set_property LOC SLICE_X16Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[119]}]
set_property LOC SLICE_X10Y812 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_520]
set_property LOC SLICE_X11Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[84]}]
set_property LOC SLICE_X117Y672 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[29]}]
set_property LOC SLICE_X15Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[241]}]
set_property LOC SLICE_X49Y742 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[270]}]
set_property LOC SLICE_X15Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[334]}]
set_property LOC SLICE_X49Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[403]}]
set_property LOC SLICE_X12Y841 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_471]
set_property LOC SLICE_X86Y785 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[22]}]
set_property LOC SLICE_X86Y817 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[31]}]
set_property LOC SLICE_X13Y738 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_180]
set_property LOC SLICE_X10Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[444]}]
set_property LOC SLICE_X16Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[452]}]
set_property LOC SLICE_X166Y745 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_out_reg]
set_property LOC SLICE_X13Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[220]_i_2}]
set_property LOC SLICE_X15Y702 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[329]}]
set_property LOC SLICE_X119Y801 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl1/data_out_reg[49]}]
set_property LOC SLICE_X120Y682 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[5]}]
set_property LOC SLICE_X10Y678 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_349]
set_property LOC SLICE_X150Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[2]}]
set_property LOC SLICE_X116Y693 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[27]}]
set_property LOC SLICE_X83Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[18]}]
set_property LOC SLICE_X84Y826 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[412]}]
set_property LOC SLICE_X12Y837 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_476]
set_property LOC SLICE_X16Y749 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[29]_i_1}]
set_property LOC BUFG_GT_SYNC_X1Y183 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[12].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC}]
set_property LOC SLICE_X119Y800 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[411]}]
set_property LOC SLICE_X84Y826 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[390]}]
set_property LOC SLICE_X59Y754 [get_cells {qsfp0_cmac_inst/inst/master_watchdog_reg[21]}]
set_property LOC SLICE_X11Y808 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_118]
set_property LOC SLICE_X12Y805 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[281]}]
set_property LOC SLICE_X13Y694 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[31]_i_3}]
set_property LOC SLICE_X10Y805 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_239]
set_property LOC SLICE_X10Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/wr_ptr_reg[2]}]
set_property LOC SLICE_X10Y763 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/rd_ptr_reg[0]}]
set_property LOC SLICE_X50Y849 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[393]}]
set_property LOC SLICE_X14Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[454]}]
set_property LOC SLICE_X12Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[509]_i_1}]
set_property LOC SLICE_X49Y849 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[14]}]
set_property LOC SLICE_X51Y858 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[27]}]
set_property LOC SLICE_X49Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d4_reg[8]}]
set_property LOC SLICE_X10Y818 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_370]
set_property LOC SLICE_X14Y757 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[439]_i_2}]
set_property LOC SLICE_X11Y668 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_493]
set_property LOC SLICE_X10Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[422]_i_2}]
set_property LOC SLICE_X16Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[146]_i_1}]
set_property LOC SLICE_X14Y607 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[12]_i_1}]
set_property LOC SLICE_X11Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[131]}]
set_property LOC SLICE_X12Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[373]}]
set_property LOC SLICE_X12Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[117]}]
set_property LOC SLICE_X12Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[83]}]
set_property LOC SLICE_X168Y684 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxcdrlock_int]
set_property LOC SLICE_X117Y672 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[37]}]
set_property LOC SLICE_X12Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[238]}]
set_property LOC SLICE_X14Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[339]}]
set_property LOC SLICE_X49Y745 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[400]}]
set_property LOC SLICE_X86Y817 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[32]}]
set_property LOC SLICE_X15Y735 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_175]
set_property LOC SLICE_X10Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[455]}]
set_property LOC SLICE_X15Y758 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[455]}]
set_property LOC SLICE_X166Y746 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_reg]
set_property LOC SLICE_X168Y741 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_sat_i_1]
set_property LOC SLICE_X15Y734 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[80]}]
set_property LOC SLICE_X14Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[226]_i_1}]
set_property LOC SLICE_X13Y737 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[285]}]
set_property LOC SLICE_X150Y685 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[59]}]
set_property LOC SLICE_X85Y731 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[53]}]
set_property LOC SLICE_X150Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[44]}]
set_property LOC SLICE_X119Y700 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[165]}]
set_property LOC SLICE_X19Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[34]}]
set_property LOC SLICE_X116Y693 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[2]}]
set_property LOC SLICE_X52Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[62]}]
set_property LOC SLICE_X13Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[28]_i_1}]
set_property LOC SLICE_X167Y748 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync2_reg]
set_property LOC SLICE_X133Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[41]}]
set_property LOC SLICE_X12Y815 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_112]
set_property LOC SLICE_X10Y805 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[277]}]
set_property LOC SLICE_X12Y693 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[31]_i_5}]
set_property LOC SLICE_X12Y809 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_24]
set_property LOC SLICE_X10Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/wr_ptr_reg[1]}]
set_property LOC SLICE_X50Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_in_d1_reg[18]}]
set_property LOC SLICE_X10Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/rd_ptr[2]_i_5__0}]
set_property LOC SLICE_X14Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[453]}]
set_property LOC SLICE_X10Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[508]_i_2}]
set_property LOC SLICE_X50Y856 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[28]}]
set_property LOC SLICE_X12Y819 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_366]
set_property LOC SLICE_X14Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[439]_i_1}]
set_property LOC SLICE_X12Y710 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_462]
set_property LOC SLICE_X9Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[421]_i_1}]
set_property LOC SLICE_X16Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[145]_i_2}]
set_property LOC SLICE_X16Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[473]}]
set_property LOC SLICE_X12Y742 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[130]}]
set_property LOC SLICE_X12Y755 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[377]}]
set_property LOC SLICE_X17Y732 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[118]}]
set_property LOC SLICE_X13Y692 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[165]}]
set_property LOC SLICE_X119Y737 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d1_reg[4]}]
set_property LOC SLICE_X14Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[234]}]
set_property LOC SLICE_X13Y693 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/axis_tkeep[47]_i_3}]
set_property LOC SLICE_X49Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[185]}]
set_property LOC SLICE_X14Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[336]}]
set_property LOC SLICE_X49Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[401]}]
set_property LOC SLICE_X85Y815 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[33]}]
set_property LOC SLICE_X13Y738 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_178]
set_property LOC SLICE_X11Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[456]}]
set_property LOC SLICE_X14Y743 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[454]}]
set_property LOC SLICE_X167Y743 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/sm_reset_rx_cdr_to_clr_i_1]
set_property LOC SLICE_X166Y694 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst/i_in_out_reg}]
set_property LOC SLICE_X15Y702 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[328]}]
set_property LOC SLICE_X12Y688 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_310]
set_property LOC SLICE_X83Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[52]}]
set_property LOC SLICE_X150Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[14]}]
set_property LOC SLICE_X118Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[168]}]
set_property LOC SLICE_X19Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[35]}]
set_property LOC SLICE_X118Y696 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[29]}]
set_property LOC SLICE_X85Y731 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[63]}]
set_property LOC SLICE_X84Y826 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[422]}]
set_property LOC SLICE_X12Y829 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_481]
set_property LOC SLICE_X15Y750 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[11]_i_1}]
set_property LOC SLICE_X85Y783 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[23]}]
set_property LOC SLICE_X59Y754 [get_cells {qsfp0_cmac_inst/inst/master_watchdog_reg[20]}]
set_property LOC SLICE_X139Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[10]}]
set_property LOC SLICE_X10Y808 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_123]
set_property LOC SLICE_X10Y806 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[354]}]
set_property LOC SLICE_X12Y641 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[24]}]
set_property LOC SLICE_X10Y805 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_237]
set_property LOC SLICE_X50Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_in_d1_reg[17]}]
set_property LOC SLICE_X10Y763 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/rd_ptr_reg[2]}]
set_property LOC SLICE_X51Y843 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[309]}]
set_property LOC SLICE_X15Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[450]}]
set_property LOC SLICE_X10Y791 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[171]}]
set_property LOC SLICE_X14Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[50]_i_1}]
set_property LOC SLICE_X83Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[39]}]
set_property LOC SLICE_X19Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_out_reg[15]}]
set_property LOC SLICE_X12Y819 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_363]
set_property LOC SLICE_X14Y755 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[43]_i_2}]
set_property LOC SLICE_X12Y708 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_454]
set_property LOC SLICE_X11Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[41]_i_2}]
set_property LOC SLICE_X16Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[147]_i_1}]
set_property LOC SLICE_X16Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[469]}]
set_property LOC SLICE_X14Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[171]}]
set_property LOC SLICE_X12Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[376]}]
set_property LOC SLICE_X13Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[122]}]
set_property LOC SLICE_X11Y688 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[172]}]
set_property LOC SLICE_X120Y681 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[23]}]
set_property LOC SLICE_X11Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[249]}]
set_property LOC SLICE_X15Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[343]}]
set_property LOC SLICE_X48Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[406]}]
set_property LOC SLICE_X12Y841 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_472]
set_property LOC SLICE_X13Y738 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_177]
set_property LOC SLICE_X14Y667 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty[13]_i_2}]
set_property LOC SLICE_X11Y737 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[457]}]
set_property LOC SLICE_X168Y741 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_reg]
set_property LOC SLICE_X15Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[223]_i_1}]
set_property LOC SLICE_X13Y737 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[284]}]
set_property LOC SLICE_X119Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[62]}]
set_property LOC SLICE_X13Y692 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_294]
set_property LOC SLICE_X86Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[54]}]
set_property LOC SLICE_X150Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[15]}]
set_property LOC SLICE_X17Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[2]}]
set_property LOC SLICE_X10Y829 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_207]
set_property LOC SLICE_X118Y696 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[31]}]
set_property LOC SLICE_X51Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[61]}]
set_property LOC SLICE_X14Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[47]_i_8}]
set_property LOC SLICE_X83Y802 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[281]}]
set_property LOC SLICE_X59Y752 [get_cells {qsfp0_cmac_inst/inst/master_watchdog_reg[1]}]
set_property LOC SLICE_X167Y692 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/i_in_sync1_reg]
set_property LOC SLICE_X10Y808 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[374]}]
set_property LOC SLICE_X124Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[23]}]
set_property LOC SLICE_X12Y641 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[23]}]
set_property LOC SLICE_X10Y807 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_243]
set_property LOC SLICE_X50Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_in_d1_reg[21]}]
set_property LOC SLICE_X10Y763 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/rd_ptr_reg[1]}]
set_property LOC SLICE_X51Y843 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[296]}]
set_property LOC SLICE_X10Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[44]}]
set_property LOC SLICE_X12Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[509]_i_2}]
set_property LOC SLICE_X12Y819 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_364]
set_property LOC SLICE_X14Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[43]_i_1}]
set_property LOC SLICE_X15Y683 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_529]
set_property LOC SLICE_X10Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[419]_i_1}]
set_property LOC SLICE_X16Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[146]_i_2}]
set_property LOC SLICE_X15Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[65]}]
set_property LOC SLICE_X11Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[119]}]
set_property LOC SLICE_X12Y743 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[369]}]
set_property LOC SLICE_X133Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[58]}]
set_property LOC SLICE_X16Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[123]}]
set_property LOC SLICE_X12Y692 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[167]}]
set_property LOC SLICE_X117Y679 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[25]}]
set_property LOC SLICE_X12Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[23]}]
set_property LOC SLICE_X49Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[407]}]
set_property LOC SLICE_X86Y807 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[3]}]
set_property LOC SLICE_X12Y665 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty[13]_i_1}]
set_property LOC SLICE_X11Y742 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[456]}]
set_property LOC SLICE_X168Y741 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_i_1]
set_property LOC SLICE_X164Y742 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[7]}]
set_property LOC SLICE_X167Y692 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_txresetdone_inst/i_in_out_reg}]
set_property LOC SLICE_X15Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[223]_i_2}]
set_property LOC SLICE_X15Y704 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[327]}]
set_property LOC SLICE_X122Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl1/data_out_reg[7]}]
set_property LOC SLICE_X120Y682 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[63]}]
set_property LOC SLICE_X12Y688 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_326]
set_property LOC SLICE_X85Y731 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[56]}]
set_property LOC SLICE_X150Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[43]}]
set_property LOC SLICE_X20Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[32]}]
set_property LOC SLICE_X116Y700 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[30]}]
set_property LOC SLICE_X83Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[20]}]
set_property LOC SLICE_X84Y822 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[416]}]
set_property LOC SLICE_X15Y748 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[15]_i_2}]
set_property LOC SLICE_X167Y687 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg]
set_property LOC SLICE_X119Y801 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[418]}]
set_property LOC SLICE_X86Y815 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[309]}]
set_property LOC SLICE_X139Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[42]}]
set_property LOC SLICE_X10Y805 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[361]}]
set_property LOC SLICE_X12Y641 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[31]_i_2}]
set_property LOC SLICE_X10Y806 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_235]
set_property LOC SLICE_X50Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_in_d1_reg[16]}]
set_property LOC SLICE_X15Y761 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/rot[1]_i_5}]
set_property LOC SLICE_X51Y843 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[298]}]
set_property LOC SLICE_X12Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[510]_i_1}]
set_property LOC SLICE_X50Y856 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[20]}]
set_property LOC SLICE_X12Y819 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_361]
set_property LOC SLICE_X13Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[440]_i_2}]
set_property LOC SLICE_X12Y723 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_49]
set_property LOC SLICE_X10Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[420]_i_2}]
set_property LOC SLICE_X16Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[148]_i_1}]
set_property LOC SLICE_X15Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[471]}]
set_property LOC SLICE_X16Y743 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[173]}]
set_property LOC SLICE_X15Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[368]}]
set_property LOC SLICE_X133Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[56]}]
set_property LOC SLICE_X12Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[120]}]
set_property LOC SLICE_X12Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[78]}]
set_property LOC SLICE_X14Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[240]}]
set_property LOC SLICE_X49Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[26]}]
set_property LOC SLICE_X14Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[344]}]
set_property LOC SLICE_X49Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[404]}]
set_property LOC SLICE_X168Y686 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/rxprogdivreset_out_i_2]
set_property LOC SLICE_X11Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[459]}]
set_property LOC SLICE_X120Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[413]}]
set_property LOC SLICE_X17Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[224]_i_1}]
set_property LOC SLICE_X13Y737 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[283]}]
set_property LOC SLICE_X150Y685 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[60]}]
set_property LOC SLICE_X11Y689 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_302]
set_property LOC SLICE_X83Y739 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[57]}]
set_property LOC SLICE_X152Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[42]}]
set_property LOC SLICE_X19Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[37]}]
set_property LOC SLICE_X117Y693 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[32]}]
set_property LOC SLICE_X52Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[26]}]
set_property LOC SLICE_X83Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[417]}]
set_property LOC SLICE_X12Y829 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_480]
set_property LOC SLICE_X14Y763 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[31]_i_6}]
set_property LOC SLICE_X168Y685 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rxuserrdy_out_i_1]
set_property LOC SLICE_X86Y806 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[277]}]
set_property LOC SLICE_X122Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[24]}]
set_property LOC SLICE_X15Y639 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[25]}]
set_property LOC SLICE_X10Y806 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_236]
set_property LOC SLICE_X10Y761 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/rot[1]_i_1}]
set_property LOC SLICE_X51Y857 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[406]}]
set_property LOC SLICE_X14Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[50]_i_2}]
set_property LOC SLICE_X49Y858 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[18]}]
set_property LOC SLICE_X49Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d4_reg[9]}]
set_property LOC SLICE_X12Y819 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_362]
set_property LOC SLICE_X13Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[440]_i_1}]
set_property LOC SLICE_X12Y710 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_457]
set_property LOC SLICE_X11Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[41]_i_1}]
set_property LOC SLICE_X15Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[147]_i_2}]
set_property LOC SLICE_X14Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[467]}]
set_property LOC SLICE_X16Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[172]}]
set_property LOC SLICE_X13Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[371]}]
set_property LOC SLICE_X133Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[61]}]
set_property LOC SLICE_X10Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[121]}]
set_property LOC SLICE_X12Y707 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[77]}]
set_property LOC SLICE_X120Y681 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[24]}]
set_property LOC SLICE_X15Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[247]}]
set_property LOC SLICE_X50Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[180]}]
set_property LOC SLICE_X15Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[342]}]
set_property LOC SLICE_X49Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[405]}]
set_property LOC SLICE_X86Y813 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[41]}]
set_property LOC SLICE_X16Y733 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_167]
set_property LOC SLICE_X12Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_ena_reg[3]}]
set_property LOC SLICE_X12Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[458]}]
set_property LOC SLICE_X166Y746 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync3_reg]
set_property LOC SLICE_X15Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[68]}]
set_property LOC SLICE_X13Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[208]_i_1}]
set_property LOC SLICE_X15Y704 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[326]}]
set_property LOC SLICE_X17Y714 [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_cmac_cdc_sync_gt_rxresetdone_reg_rxusrclk2/s_out_d2_cdc_to_reg]
set_property LOC SLICE_X150Y685 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[61]}]
set_property LOC SLICE_X13Y692 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_293]
set_property LOC SLICE_X85Y731 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[55]}]
set_property LOC SLICE_X150Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[33]}]
set_property LOC SLICE_X20Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[30]}]
set_property LOC SLICE_X10Y830 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_197]
set_property LOC SLICE_X116Y693 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[34]}]
set_property LOC SLICE_X52Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[27]}]
set_property LOC SLICE_X86Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[414]}]
set_property LOC SLICE_X14Y760 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[31]_i_3}]
set_property LOC SLICE_X166Y692 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync3_reg]
set_property LOC SLICE_X12Y793 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_432]
set_property LOC SLICE_X85Y814 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[300]}]
set_property LOC SLICE_X59Y754 [get_cells {qsfp0_cmac_inst/inst/master_watchdog_reg[17]}]
set_property LOC SLICE_X167Y692 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/i_in_sync3_reg]
set_property LOC SLICE_X14Y608 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[11]}]
set_property LOC SLICE_X10Y806 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_233]
set_property LOC SLICE_X10Y761 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/wr_ptr[0]_i_1}]
set_property LOC SLICE_X49Y846 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[408]}]
set_property LOC SLICE_X8Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[511]_i_1}]
set_property LOC SLICE_X12Y819 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_365]
set_property LOC SLICE_X15Y760 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[441]_i_2}]
set_property LOC SLICE_X15Y667 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_516]
set_property LOC SLICE_X10Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[418]_i_2}]
set_property LOC SLICE_X16Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[148]_i_2}]
set_property LOC SLICE_X15Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[466]}]
set_property LOC SLICE_X12Y736 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[116]}]
set_property LOC SLICE_X14Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[370]}]
set_property LOC SLICE_X133Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[45]}]
set_property LOC SLICE_X14Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[126]}]
set_property LOC SLICE_X12Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[79]}]
set_property LOC SLICE_X119Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d1_reg[15]}]
set_property LOC SLICE_X12Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[245]}]
set_property LOC SLICE_X16Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[333]}]
set_property LOC SLICE_X49Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[40]}]
set_property LOC SLICE_X86Y816 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[36]}]
set_property LOC SLICE_X13Y738 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_181]
set_property LOC SLICE_X12Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_eop_reg[3]}]
set_property LOC SLICE_X10Y734 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[460]}]
set_property LOC SLICE_X167Y740 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/i_in_out_reg]
set_property LOC SLICE_X166Y746 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync2_reg]
set_property LOC SLICE_X119Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[421]}]
set_property LOC SLICE_X13Y737 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[282]}]
set_property LOC SLICE_X118Y796 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl1/data_out_reg[54]}]
set_property LOC SLICE_X120Y676 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[7]}]
set_property LOC SLICE_X83Y739 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[59]}]
set_property LOC SLICE_X150Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[39]}]
set_property LOC SLICE_X10Y761 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/rot_reg[1]}]
set_property LOC SLICE_X19Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[36]}]
set_property LOC BUFG_GT_SYNC_X1Y187 [get_cells qsfp0_cmac_inst/inst/BUFG_GT_SYNC]
set_property LOC SLICE_X117Y693 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[35]}]
set_property LOC SLICE_X51Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[28]}]
set_property LOC SLICE_X85Y816 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[419]}]
set_property LOC SLICE_X12Y833 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_485]
set_property LOC SLICE_X16Y749 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[31]_i_2}]
set_property LOC SLICE_X12Y838 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_454]
set_property LOC SLICE_X118Y801 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[415]}]
set_property LOC SLICE_X85Y816 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[314]}]
set_property LOC SLICE_X167Y692 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/i_in_sync2_reg]
set_property LOC SLICE_X12Y805 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[285]}]
set_property LOC SLICE_X127Y778 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[256]}]
set_property LOC SLICE_X13Y640 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[22]}]
set_property LOC SLICE_X10Y806 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_234]
set_property LOC SLICE_X49Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_in_d1_reg[0]}]
set_property LOC SLICE_X11Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/rot[1]_i_8}]
set_property LOC SLICE_X10Y791 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[169]}]
set_property LOC SLICE_X12Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[510]_i_2}]
set_property LOC SLICE_X12Y819 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_360]
set_property LOC SLICE_X15Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[441]_i_1}]
set_property LOC SLICE_X11Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[417]_i_1}]
set_property LOC SLICE_X14Y752 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[149]_i_1}]
set_property LOC SLICE_X15Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[470]}]
set_property LOC SLICE_X12Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[115]}]
set_property LOC SLICE_X12Y742 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[394]}]
set_property LOC SLICE_X11Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[129]}]
set_property LOC SLICE_X11Y689 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[171]}]
set_property LOC SLICE_X120Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl1/data_out_reg[50]}]
set_property LOC SLICE_X120Y671 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[3]}]
set_property LOC SLICE_X16Y732 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[246]}]
set_property LOC SLICE_X14Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[391]}]
set_property LOC SLICE_X49Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[410]}]
set_property LOC SLICE_X86Y785 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[20]}]
set_property LOC SLICE_X86Y816 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[37]}]
set_property LOC SLICE_X16Y733 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_168]
set_property LOC SLICE_X12Y838 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_47]
set_property LOC SLICE_X12Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_eop[3]_i_1}]
set_property LOC SLICE_X15Y744 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[45]}]
set_property LOC SLICE_X168Y739 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/i_in_meta_reg]
set_property LOC SLICE_X119Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[431]}]
set_property LOC SLICE_X15Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[240]_i_2}]
set_property LOC SLICE_X14Y704 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[325]}]
set_property LOC SLICE_X11Y751 [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_cmac_cdc_sync_gt_rxresetdone_reg_rxusrclk2/i_cmac_usplus_1_top_i_1]
set_property LOC SLICE_X120Y676 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[8]}]
set_property LOC SLICE_X11Y688 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_299]
set_property LOC SLICE_X85Y731 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[58]}]
set_property LOC SLICE_X150Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[34]}]
set_property LOC SLICE_X19Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[63]}]
set_property LOC SLICE_X117Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[33]}]
set_property LOC SLICE_X51Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[29]}]
set_property LOC SLICE_X86Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[420]}]
set_property LOC SLICE_X12Y833 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_484]
set_property LOC SLICE_X15Y761 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[31]_i_5}]
set_property LOC SLICE_X58Y754 [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_cmac_cdc_sync_core_tx_reset/s_out_d3_reg]
set_property LOC SLICE_X85Y814 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[295]}]
set_property LOC SLICE_X59Y754 [get_cells {qsfp0_cmac_inst/inst/master_watchdog_reg[19]}]
set_property LOC SLICE_X139Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[0]}]
set_property LOC SLICE_X10Y807 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_131]
set_property LOC SLICE_X12Y804 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[299]}]
set_property LOC SLICE_X13Y640 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[17]}]
set_property LOC SLICE_X10Y804 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_232]
set_property LOC SLICE_X10Y764 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/wr_ptr[2]_i_1__0}]
set_property LOC SLICE_X50Y849 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[409]}]
set_property LOC SLICE_X14Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[455]}]
set_property LOC SLICE_X10Y760 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[511]_i_3}]
set_property LOC SLICE_X12Y819 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_359]
set_property LOC SLICE_X15Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[442]_i_2}]
set_property LOC SLICE_X10Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[419]_i_2}]
set_property LOC SLICE_X14Y758 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[189]_i_1}]
set_property LOC SLICE_X14Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[66]}]
set_property LOC SLICE_X10Y736 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[118]}]
set_property LOC SLICE_X9Y730 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[338]}]
set_property LOC SLICE_X133Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[59]}]
set_property LOC SLICE_X12Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[124]}]
set_property LOC SLICE_X12Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[7]}]
set_property LOC SLICE_X120Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl1/data_out_reg[49]}]
set_property LOC SLICE_X116Y683 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[27]}]
set_property LOC SLICE_X13Y704 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[231]}]
set_property LOC SLICE_X11Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[394]}]
set_property LOC SLICE_X46Y753 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[408]}]
set_property LOC SLICE_X86Y813 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[38]}]
set_property LOC SLICE_X16Y733 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_166]
set_property LOC SLICE_X118Y694 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_i_1__0]
set_property LOC SLICE_X15Y666 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty[12]_i_2}]
set_property LOC SLICE_X10Y735 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[462]}]
set_property LOC SLICE_X168Y739 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/i_in_sync3_reg]
set_property LOC SLICE_X13Y737 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[281]}]
set_property LOC SLICE_X17Y714 [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_cmac_cdc_sync_gt_rxresetdone_reg_rxusrclk2/s_out_d3_reg]
set_property LOC SLICE_X119Y678 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[6]}]
set_property LOC SLICE_X12Y692 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_290]
set_property LOC SLICE_X86Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[5]}]
set_property LOC SLICE_X12Y868 [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_cmac_cdc_sync_gt_txresetdone_int3/s_out_d2_cdc_to_reg]
set_property LOC SLICE_X152Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[35]}]
set_property LOC SLICE_X20Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[31]}]
set_property LOC SLICE_X11Y828 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_190]
set_property LOC SLICE_X116Y693 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[37]}]
set_property LOC SLICE_X52Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[2]}]
set_property LOC SLICE_X12Y829 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_478]
set_property LOC SLICE_X12Y760 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[31]_i_4}]
set_property LOC SLICE_X118Y796 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[416]}]
set_property LOC SLICE_X85Y816 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[301]}]
set_property LOC SLICE_X59Y754 [get_cells {qsfp0_cmac_inst/inst/master_watchdog_reg[18]}]
set_property LOC SLICE_X10Y807 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_138]
set_property LOC SLICE_X15Y812 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[294]}]
set_property LOC SLICE_X123Y755 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[257]}]
set_property LOC SLICE_X15Y639 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[28]}]
set_property LOC SLICE_X10Y805 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_238]
set_property LOC SLICE_X10Y764 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/wr_ptr_reg[2]}]
set_property LOC SLICE_X10Y764 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/wr_ptr[1]_i_1}]
set_property LOC SLICE_X15Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[456]}]
set_property LOC SLICE_X10Y760 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[511]_i_2}]
set_property LOC SLICE_X19Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_out_reg[14]}]
set_property LOC SLICE_X13Y817 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_36]
set_property LOC SLICE_X15Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[442]_i_1}]
set_property LOC SLICE_X15Y684 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_534]
set_property LOC SLICE_X10Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[418]_i_1}]
set_property LOC SLICE_X16Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[19]_i_2}]
set_property LOC SLICE_X16Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[468]}]
set_property LOC SLICE_X12Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[117]}]
set_property LOC SLICE_X17Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[337]}]
set_property LOC SLICE_X12Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[125]}]
set_property LOC SLICE_X11Y689 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[170]}]
set_property LOC SLICE_X117Y681 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[26]}]
set_property LOC SLICE_X14Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[248]}]
set_property LOC SLICE_X50Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[184]}]
set_property LOC SLICE_X10Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[392]}]
set_property LOC SLICE_X46Y753 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[409]}]
set_property LOC SLICE_X86Y813 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[39]}]
set_property LOC SLICE_X15Y735 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_176]
set_property LOC SLICE_X168Y684 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_meta_reg]
set_property LOC SLICE_X16Y667 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty[12]_i_1}]
set_property LOC SLICE_X10Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[461]}]
set_property LOC SLICE_X167Y745 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/pllreset_tx_out_reg]
set_property LOC SLICE_X120Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[444]}]
set_property LOC SLICE_X14Y704 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[324]}]
set_property LOC SLICE_X120Y676 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[9]}]
set_property LOC SLICE_X86Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[60]}]
set_property LOC SLICE_X152Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[37]}]
set_property LOC SLICE_X20Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[26]}]
set_property LOC SLICE_X116Y693 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[36]}]
set_property LOC SLICE_X51Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[30]}]
set_property LOC SLICE_X85Y783 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[41]}]
set_property LOC SLICE_X12Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[85]}]
set_property LOC SLICE_X166Y746 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync1_reg]
set_property LOC SLICE_X12Y840 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_448]
set_property LOC SLICE_X85Y783 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[18]}]
set_property LOC SLICE_X59Y754 [get_cells {qsfp0_cmac_inst/inst/master_watchdog_reg[16]_i_1}]
set_property LOC SLICE_X139Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[2]}]
set_property LOC SLICE_X12Y808 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[317]}]
set_property LOC SLICE_X13Y640 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[18]}]
set_property LOC SLICE_X10Y800 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_259]
set_property LOC SLICE_X10Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/wr_ptr_reg[0]}]
set_property LOC SLICE_X51Y852 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[417]}]
set_property LOC SLICE_X34Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[6]}]
set_property LOC SLICE_X12Y753 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[51]_i_1}]
set_property LOC SLICE_X52Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[13]}]
set_property LOC SLICE_X10Y819 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_385]
set_property LOC SLICE_X14Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[443]_i_2}]
set_property LOC SLICE_X11Y671 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_487]
set_property LOC SLICE_X16Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[416]_i_2}]
set_property LOC SLICE_X16Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[174]_i_1}]
set_property LOC SLICE_X15Y732 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[99]}]
set_property LOC SLICE_X11Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[98]_i_1}]
set_property LOC SLICE_X13Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[33]}]
set_property LOC SLICE_X138Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[51]}]
set_property LOC SLICE_X10Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[12]}]
set_property LOC SLICE_X11Y805 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_536]
set_property LOC SLICE_X14Y694 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[141]}]
set_property LOC SLICE_X168Y737 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg}]
set_property LOC SLICE_X15Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[233]}]
set_property LOC SLICE_X50Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[181]}]
set_property LOC SLICE_X17Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[335]}]
set_property LOC SLICE_X49Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[413]}]
set_property LOC SLICE_X86Y807 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[1]}]
set_property LOC SLICE_X10Y838 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_76]
set_property LOC SLICE_X13Y738 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_132]
set_property LOC SLICE_X14Y667 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty[14]_i_2}]
set_property LOC SLICE_X16Y734 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[464]}]
set_property LOC SLICE_X168Y743 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxuserrdy_out_reg]
set_property LOC SLICE_X15Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[241]_i_1}]
set_property LOC SLICE_X15Y735 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[304]}]
set_property LOC SLICE_X17Y714 [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_cmac_cdc_sync_gt_rxresetdone_reg_rxusrclk2/s_out_d4_reg]
set_property LOC SLICE_X83Y739 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[63]}]
set_property LOC SLICE_X49Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[37]}]
set_property LOC SLICE_X117Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[39]}]
set_property LOC SLICE_X51Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[33]}]
set_property LOC SLICE_X16Y758 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[1]_i_1}]
set_property LOC SLICE_X12Y840 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_442]
set_property LOC SLICE_X139Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[29]}]
set_property LOC SLICE_X168Y686 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/i_in_sync1_reg]
set_property LOC SLICE_X10Y807 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[372]}]
set_property LOC SLICE_X127Y777 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[258]}]
set_property LOC SLICE_X14Y607 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[10]}]
set_property LOC SLICE_X12Y803 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_265]
set_property LOC SLICE_X10Y764 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/wr_ptr[2]_i_4}]
set_property LOC SLICE_X10Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[511]_i_4}]
set_property LOC SLICE_X10Y817 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_387]
set_property LOC SLICE_X14Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[443]_i_1}]
set_property LOC SLICE_X14Y732 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[415]_i_1}]
set_property LOC SLICE_X15Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[19]_i_1}]
set_property LOC SLICE_X10Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[9]}]
set_property LOC SLICE_X10Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[122]}]
set_property LOC SLICE_X10Y734 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[339]}]
set_property LOC SLICE_X11Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[130]}]
set_property LOC SLICE_X10Y805 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_537]
set_property LOC SLICE_X14Y695 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[143]}]
set_property LOC SLICE_X119Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl1/data_out_reg[52]}]
set_property LOC SLICE_X15Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[242]}]
set_property LOC SLICE_X50Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[182]}]
set_property LOC SLICE_X49Y813 [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_cmac_cdc_sync_gt_rxresetdone_int/s_out_d4_reg]
set_property LOC SLICE_X11Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[389]}]
set_property LOC SLICE_X49Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[414]}]
set_property LOC SLICE_X86Y813 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data2/data_in_d1_reg[4]}]
set_property LOC SLICE_X85Y815 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[20]}]
set_property LOC SLICE_X10Y838 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_77]
set_property LOC SLICE_X13Y738 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_131]
set_property LOC SLICE_X11Y736 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[463]}]
set_property LOC SLICE_X17Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[224]_i_2}]
set_property LOC SLICE_X15Y735 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[296]}]
set_property LOC SLICE_X85Y731 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[61]}]
set_property LOC SLICE_X150Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[61]}]
set_property LOC SLICE_X12Y808 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_188]
set_property LOC SLICE_X116Y700 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[38]}]
set_property LOC SLICE_X83Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[29]}]
set_property LOC SLICE_X14Y749 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[21]_i_1}]
set_property LOC SLICE_X83Y785 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[38]}]
set_property LOC SLICE_X139Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[31]}]
set_property LOC SLICE_X11Y816 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_119]
set_property LOC SLICE_X10Y808 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[371]}]
set_property LOC SLICE_X13Y640 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[26]}]
set_property LOC SLICE_X10Y800 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_257]
set_property LOC SLICE_X10Y763 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/wr_ptr_reg[2]}]
set_property LOC SLICE_X14Y752 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[52]_i_1}]
set_property LOC SLICE_X52Y737 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[11]}]
set_property LOC SLICE_X10Y818 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_383]
set_property LOC SLICE_X14Y757 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[444]_i_2}]
set_property LOC SLICE_X83Y752 [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_cmac_cdc_sync_gt_txresetdone_int/s_out_d4_reg]
set_property LOC SLICE_X12Y708 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_453]
set_property LOC SLICE_X11Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[417]_i_2}]
set_property LOC SLICE_X15Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[199]_i_1}]
set_property LOC SLICE_X10Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[46]}]
set_property LOC SLICE_X10Y730 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[96]_i_2}]
set_property LOC SLICE_X14Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[341]}]
set_property LOC SLICE_X138Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[63]}]
set_property LOC SLICE_X15Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[127]}]
set_property LOC SLICE_X14Y695 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[142]}]
set_property LOC SLICE_X119Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl1/data_out_reg[51]}]
set_property LOC SLICE_X13Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[250]}]
set_property LOC SLICE_X12Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[390]}]
set_property LOC SLICE_X48Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[411]}]
set_property LOC SLICE_X86Y814 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data2/data_in_d1_reg[1]}]
set_property LOC SLICE_X86Y816 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[22]}]
set_property LOC SLICE_X10Y838 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_74]
set_property LOC SLICE_X14Y750 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_119]
set_property LOC SLICE_X116Y690 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_i_1]
set_property LOC SLICE_X12Y841 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_469]
set_property LOC SLICE_X10Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[448]}]
set_property LOC SLICE_X9Y734 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[466]}]
set_property LOC SLICE_X15Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[69]}]
set_property LOC SLICE_X15Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[225]_i_1}]
set_property LOC SLICE_X13Y737 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[303]}]
set_property LOC SLICE_X86Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[7]}]
set_property LOC SLICE_X152Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[18]}]
set_property LOC SLICE_X20Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[23]}]
set_property LOC SLICE_X10Y830 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_194]
set_property LOC SLICE_X116Y700 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[53]}]
set_property LOC SLICE_X84Y695 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[27]}]
set_property LOC SLICE_X167Y741 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_out_reg]
set_property LOC SLICE_X13Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[20]_i_1}]
set_property LOC SLICE_X12Y840 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_441]
set_property LOC SLICE_X85Y814 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[400]}]
set_property LOC SLICE_X139Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[30]}]
set_property LOC SLICE_X12Y815 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_111]
set_property LOC SLICE_X10Y831 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[324]}]
set_property LOC SLICE_X125Y761 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[259]}]
set_property LOC SLICE_X12Y641 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[16]}]
set_property LOC SLICE_X10Y800 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_258]
set_property LOC SLICE_X10Y764 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/wr_ptr_reg[1]}]
set_property LOC SLICE_X12Y753 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[51]_i_2}]
set_property LOC SLICE_X86Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[37]}]
set_property LOC SLICE_X10Y818 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_384]
set_property LOC SLICE_X14Y757 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[444]_i_1}]
set_property LOC SLICE_X16Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[416]_i_1}]
set_property LOC SLICE_X16Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[18]_i_2}]
set_property LOC SLICE_X14Y608 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[11]_i_1}]
set_property LOC SLICE_X14Y733 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[91]_i_2}]
set_property LOC SLICE_X10Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[340]}]
set_property LOC SLICE_X138Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[55]}]
set_property LOC SLICE_X12Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[128]}]
set_property LOC SLICE_X10Y810 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_525]
set_property LOC SLICE_X12Y692 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[161]}]
set_property LOC SLICE_X120Y706 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl1/data_out_reg[32]}]
set_property LOC SLICE_X116Y677 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[22]}]
set_property LOC SLICE_X9Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[24]}]
set_property LOC SLICE_X12Y805 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_99]
set_property LOC SLICE_X49Y736 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[271]}]
set_property LOC SLICE_X10Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[38]}]
set_property LOC SLICE_X46Y753 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[412]}]
set_property LOC SLICE_X86Y815 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data2/data_in_d1_reg[10]}]
set_property LOC SLICE_X10Y838 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_75]
set_property LOC SLICE_X13Y741 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_133]
set_property LOC SLICE_X14Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[465]}]
set_property LOC SLICE_X167Y716 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst/i_in_sync2_reg}]
set_property LOC SLICE_X16Y732 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[227]_i_2}]
set_property LOC SLICE_X16Y734 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[295]}]
set_property LOC SLICE_X12Y689 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_323]
set_property LOC SLICE_X85Y731 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[62]}]
set_property LOC SLICE_X150Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[36]}]
set_property LOC SLICE_X19Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[62]}]
set_property LOC SLICE_X86Y701 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[49]}]
set_property LOC SLICE_X84Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[26]}]
set_property LOC SLICE_X11Y747 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[9]}]
set_property LOC SLICE_X166Y746 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync2_reg]
set_property LOC SLICE_X12Y841 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_462]
set_property LOC SLICE_X86Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[391]}]
set_property LOC SLICE_X133Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[26]}]
set_property LOC SLICE_X10Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[329]}]
set_property LOC SLICE_X15Y639 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[19]}]
set_property LOC SLICE_X10Y805 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_255]
set_property LOC SLICE_X49Y836 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[291]}]
set_property LOC SLICE_X12Y747 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[48]_i_1}]
set_property LOC SLICE_X10Y819 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_386]
set_property LOC SLICE_X14Y758 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[445]_i_2}]
set_property LOC SLICE_X15Y669 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_523]
set_property LOC SLICE_X11Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[414]_i_2}]
set_property LOC SLICE_X14Y758 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[189]_i_2}]
set_property LOC SLICE_X14Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[98]}]
set_property LOC SLICE_X11Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[93]_i_1}]
set_property LOC SLICE_X10Y737 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[345]}]
set_property LOC SLICE_X139Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[5]}]
set_property LOC SLICE_X10Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[133]}]
set_property LOC SLICE_X14Y695 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[139]}]
set_property LOC SLICE_X14Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[244]}]
set_property LOC SLICE_X49Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[187]}]
set_property LOC SLICE_X10Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[386]}]
set_property LOC SLICE_X48Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[417]}]
set_property LOC SLICE_X12Y838 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_474]
set_property LOC SLICE_X86Y813 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data2/data_in_d1_reg[3]}]
set_property LOC SLICE_X86Y814 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[15]}]
set_property LOC SLICE_X10Y807 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_8]
set_property LOC SLICE_X12Y664 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_13]
set_property LOC SLICE_X10Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[462]}]
set_property LOC SLICE_X14Y755 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[316]_i_2}]
set_property LOC SLICE_X165Y744 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1}]
set_property LOC SLICE_X120Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[414]}]
set_property LOC SLICE_X13Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[228]_i_1}]
set_property LOC SLICE_X119Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[17]}]
set_property LOC SLICE_X13Y737 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[302]}]
set_property LOC SLICE_X86Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[9]}]
set_property LOC SLICE_X150Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[3]}]
set_property LOC SLICE_X17Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[24]}]
set_property LOC SLICE_X118Y685 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[40]}]
set_property LOC SLICE_X83Y702 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[24]}]
set_property LOC SLICE_X14Y734 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[99]}]
set_property LOC SLICE_X166Y746 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_reg]
set_property LOC SLICE_X12Y838 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_455]
set_property LOC SLICE_X86Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[401]}]
set_property LOC SLICE_X59Y753 [get_cells {qsfp0_cmac_inst/inst/master_watchdog_reg[14]}]
set_property LOC SLICE_X139Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[25]}]
set_property LOC SLICE_X10Y806 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_135]
set_property LOC SLICE_X122Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[25]}]
set_property LOC SLICE_X15Y639 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[20]}]
set_property LOC SLICE_X10Y805 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_256]
set_property LOC SLICE_X31Y762 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[63]}]
set_property LOC SLICE_X13Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[489]_i_2}]
set_property LOC SLICE_X52Y737 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[12]}]
set_property LOC SLICE_X51Y858 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[23]}]
set_property LOC SLICE_X10Y819 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_382]
set_property LOC SLICE_X10Y758 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[445]_i_1}]
set_property LOC SLICE_X11Y669 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_486]
set_property LOC SLICE_X15Y731 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[413]_i_1}]
set_property LOC SLICE_X15Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[199]_i_2}]
set_property LOC SLICE_X15Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[96]}]
set_property LOC SLICE_X15Y736 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[88]_i_2}]
set_property LOC SLICE_X11Y736 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[342]}]
set_property LOC SLICE_X138Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[50]}]
set_property LOC SLICE_X13Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[134]}]
set_property LOC SLICE_X11Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[85]}]
set_property LOC SLICE_X12Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[253]}]
set_property LOC SLICE_X10Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[385]}]
set_property LOC SLICE_X49Y742 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[418]}]
set_property LOC SLICE_X10Y838 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_80]
set_property LOC SLICE_X14Y735 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_129]
set_property LOC SLICE_X10Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[446]}]
set_property LOC SLICE_X10Y734 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[467]}]
set_property LOC SLICE_X167Y740 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_qpll0reset_out[0]_INST_0}]
set_property LOC SLICE_X166Y742 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[1]_i_1}]
set_property LOC SLICE_X120Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[415]}]
set_property LOC SLICE_X11Y737 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[73]}]
set_property LOC SLICE_X14Y704 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[228]_i_2}]
set_property LOC SLICE_X16Y734 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[294]}]
set_property LOC SLICE_X10Y684 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_341]
set_property LOC SLICE_X86Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[6]}]
set_property LOC SLICE_X152Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[38]}]
set_property LOC SLICE_X19Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[27]}]
set_property LOC SLICE_X117Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[3]}]
set_property LOC SLICE_X83Y701 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[28]}]
set_property LOC SLICE_X16Y749 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[19]_i_1}]
set_property LOC SLICE_X83Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[393]}]
set_property LOC SLICE_X59Y754 [get_cells {qsfp0_cmac_inst/inst/master_watchdog_reg[16]}]
set_property LOC SLICE_X139Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[28]}]
set_property LOC SLICE_X10Y807 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[373]}]
set_property LOC SLICE_X14Y693 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[0]}]
set_property LOC SLICE_X10Y805 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_253]
set_property LOC SLICE_X50Y826 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[305]}]
set_property LOC SLICE_X31Y762 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[62]}]
set_property LOC SLICE_X12Y790 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[166]}]
set_property LOC SLICE_X12Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[490]_i_1}]
set_property LOC SLICE_X13Y817 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_38]
set_property LOC SLICE_X12Y753 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[446]_i_2}]
set_property LOC SLICE_X15Y671 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_522]
set_property LOC SLICE_X14Y732 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[415]_i_2}]
set_property LOC SLICE_X15Y742 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[168]_i_1}]
set_property LOC SLICE_X15Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[97]}]
set_property LOC SLICE_X10Y742 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[97]_i_2}]
set_property LOC SLICE_X15Y734 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[344]}]
set_property LOC SLICE_X139Y763 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[57]}]
set_property LOC SLICE_X10Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[131]}]
set_property LOC SLICE_X13Y692 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[162]}]
set_property LOC SLICE_X14Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[251]}]
set_property LOC SLICE_X50Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[183]}]
set_property LOC SLICE_X11Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[388]}]
set_property LOC SLICE_X48Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[415]}]
set_property LOC SLICE_X84Y787 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[1]}]
set_property LOC SLICE_X86Y813 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[18]}]
set_property LOC SLICE_X10Y838 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_78]
set_property LOC SLICE_X14Y750 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_118]
set_property LOC SLICE_X168Y684 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_out_reg]
set_property LOC SLICE_X14Y758 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[317]_i_2}]
set_property LOC SLICE_X14Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[229]_i_1}]
set_property LOC SLICE_X119Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[15]}]
set_property LOC SLICE_X13Y737 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[301]}]
set_property LOC SLICE_X10Y678 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_333]
set_property LOC SLICE_X150Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[40]}]
set_property LOC SLICE_X51Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[36]}]
set_property LOC SLICE_X116Y693 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[42]}]
set_property LOC SLICE_X51Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[31]}]
set_property LOC SLICE_X15Y748 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[10]_i_1}]
set_property LOC SLICE_X12Y840 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_445]
set_property LOC SLICE_X83Y828 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[392]}]
set_property LOC SLICE_X59Y753 [get_cells {qsfp0_cmac_inst/inst/master_watchdog_reg[15]}]
set_property LOC SLICE_X139Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[27]}]
set_property LOC SLICE_X10Y806 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_121]
set_property LOC SLICE_X10Y808 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[370]}]
set_property LOC SLICE_X13Y640 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[21]}]
set_property LOC SLICE_X12Y808 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_26]
set_property LOC SLICE_X12Y749 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[48]_i_2}]
set_property LOC SLICE_X49Y859 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[41]}]
set_property LOC SLICE_X10Y819 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_380]
set_property LOC SLICE_X12Y753 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[446]_i_1}]
set_property LOC SLICE_X12Y708 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_455]
set_property LOC SLICE_X11Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[414]_i_1}]
set_property LOC SLICE_X16Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[18]_i_1}]
set_property LOC SLICE_X14Y607 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[10]_i_1}]
set_property LOC SLICE_X10Y730 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[96]_i_1}]
set_property LOC SLICE_X9Y733 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[343]}]
set_property LOC SLICE_X139Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[8]}]
set_property LOC SLICE_X13Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[132]}]
set_property LOC SLICE_X12Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[87]}]
set_property LOC SLICE_X167Y740 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_out_reg}]
set_property LOC SLICE_X13Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[252]}]
set_property LOC SLICE_X49Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[186]}]
set_property LOC SLICE_X10Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[387]}]
set_property LOC SLICE_X49Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[416]}]
set_property LOC SLICE_X86Y817 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data2/data_in_d1_reg[11]}]
set_property LOC SLICE_X86Y813 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[19]}]
set_property LOC SLICE_X10Y838 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_79]
set_property LOC SLICE_X14Y735 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_130]
set_property LOC SLICE_X168Y686 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/FSM_sequential_sm_reset_rx[2]_i_5}]
set_property LOC SLICE_X10Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[463]}]
set_property LOC SLICE_X14Y758 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[317]_i_1}]
set_property LOC SLICE_X166Y742 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[8]_i_1}]
set_property LOC SLICE_X14Y757 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[66]}]
set_property LOC SLICE_X14Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[226]_i_2}]
set_property LOC SLICE_X16Y734 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[293]}]
set_property LOC SLICE_X12Y671 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_33]
set_property LOC SLICE_X86Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[8]}]
set_property LOC SLICE_X150Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[63]}]
set_property LOC SLICE_X49Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[38]}]
set_property LOC SLICE_X10Y829 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_200]
set_property LOC SLICE_X117Y693 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[41]}]
set_property LOC SLICE_X84Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[25]}]
set_property LOC SLICE_X167Y741 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg]
set_property LOC SLICE_X16Y760 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[24]_i_1}]
set_property LOC SLICE_X167Y688 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_out_reg]
set_property LOC SLICE_X12Y841 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_463]
set_property LOC SLICE_X139Y763 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[37]}]
set_property LOC SLICE_X15Y812 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[295]}]
set_property LOC SLICE_X120Y758 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[260]}]
set_property LOC SLICE_X14Y608 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[13]}]
set_property LOC SLICE_X10Y803 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_251]
set_property LOC SLICE_X51Y843 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[302]}]
set_property LOC SLICE_X10Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[491]_i_1}]
set_property LOC SLICE_X49Y858 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[34]}]
set_property LOC SLICE_X10Y819 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_378]
set_property LOC SLICE_X12Y755 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[447]_i_2}]
set_property LOC SLICE_X12Y717 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_47]
set_property LOC SLICE_X10Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[412]_i_2}]
set_property LOC SLICE_X14Y748 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[169]_i_1}]
set_property LOC SLICE_X13Y681 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[15]_i_11}]
set_property LOC SLICE_X12Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[126]}]
set_property LOC SLICE_X10Y732 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[347]}]
set_property LOC SLICE_X11Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[137]}]
set_property LOC SLICE_X164Y687 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_4}]
set_property LOC SLICE_X12Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[82]}]
set_property LOC SLICE_X168Y737 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync1_reg}]
set_property LOC SLICE_X120Y738 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d1_reg[3]}]
set_property LOC SLICE_X49Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[29]}]
set_property LOC SLICE_X10Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[37]}]
set_property LOC SLICE_X50Y742 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[307]}]
set_property LOC SLICE_X86Y815 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data2/data_in_d1_reg[13]}]
set_property LOC SLICE_X86Y817 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[26]}]
set_property LOC SLICE_X12Y842 [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_cmac_cdc_sync_gt_rxresetdone_reg_rxusrclk2/s_out_d4_reg]
set_property LOC SLICE_X12Y809 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_83]
set_property LOC SLICE_X11Y669 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_17]
set_property LOC SLICE_X10Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[445]}]
set_property LOC SLICE_X15Y743 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[416]}]
set_property LOC SLICE_X166Y742 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[0]_i_1}]
set_property LOC SLICE_X167Y692 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_txresetdone_inst/i_in_sync3_reg}]
set_property LOC SLICE_X16Y732 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[227]_i_1}]
set_property LOC SLICE_X118Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[18]}]
set_property LOC SLICE_X14Y703 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[333]}]
set_property LOC SLICE_X11Y689 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_318]
set_property LOC SLICE_X150Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[5]}]
set_property LOC SLICE_X120Y696 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[171]}]
set_property LOC SLICE_X20Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[25]}]
set_property LOC SLICE_X117Y693 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[44]}]
set_property LOC SLICE_X51Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[34]}]
set_property LOC SLICE_X85Y816 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[424]}]
set_property LOC SLICE_X15Y750 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[61]_i_1}]
set_property LOC SLICE_X167Y688 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync1_reg]
set_property LOC SLICE_X12Y799 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_440]
set_property LOC SLICE_X119Y800 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[427]}]
set_property LOC SLICE_X86Y782 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[3]}]
set_property LOC SLICE_X59Y753 [get_cells {qsfp0_cmac_inst/inst/master_watchdog_reg[12]}]
set_property LOC SLICE_X139Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[36]}]
set_property LOC SLICE_X10Y805 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[276]}]
set_property LOC SLICE_X14Y607 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[12]}]
set_property LOC SLICE_X10Y803 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_252]
set_property LOC SLICE_X14Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/axis_tkeep[63]_i_13}]
set_property LOC SLICE_X10Y760 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/wr_ptr_reg[0]}]
set_property LOC SLICE_X49Y844 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[313]}]
set_property LOC SLICE_X12Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[490]_i_2}]
set_property LOC SLICE_X83Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[40]}]
set_property LOC SLICE_X10Y819 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_379]
set_property LOC SLICE_X12Y755 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[447]_i_1}]
set_property LOC SLICE_X10Y669 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_499]
set_property LOC SLICE_X14Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[411]_i_1}]
set_property LOC SLICE_X15Y742 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[168]_i_2}]
set_property LOC SLICE_X15Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[79]}]
set_property LOC SLICE_X10Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[125]}]
set_property LOC SLICE_X11Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[346]}]
set_property LOC SLICE_X10Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[138]}]
set_property LOC SLICE_X12Y692 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[166]}]
set_property LOC SLICE_X168Y737 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync2_reg}]
set_property LOC SLICE_X117Y672 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[2]}]
set_property LOC SLICE_X12Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[230]}]
set_property LOC SLICE_X10Y798 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_554]
set_property LOC SLICE_X12Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[379]}]
set_property LOC SLICE_X49Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[30]}]
set_property LOC SLICE_X86Y816 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[27]}]
set_property LOC SLICE_X12Y809 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_84]
set_property LOC SLICE_X13Y738 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_182]
set_property LOC SLICE_X14Y711 [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_cmac_cdc_sync_core_drp_reset_tx_clk/s_out_d2_cdc_to_reg]
set_property LOC SLICE_X10Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[454]}]
set_property LOC SLICE_X15Y753 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[415]}]
set_property LOC SLICE_X168Y742 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[0]}]
set_property LOC SLICE_X120Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[443]}]
set_property LOC SLICE_X14Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[229]_i_2}]
set_property LOC SLICE_X117Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[14]}]
set_property LOC SLICE_X16Y734 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[292]}]
set_property LOC SLICE_X125Y761 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl1/data_out_reg[19]}]
set_property LOC SLICE_X150Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[62]}]
set_property LOC SLICE_X118Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[169]}]
set_property LOC SLICE_X20Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[3]}]
set_property LOC SLICE_X116Y700 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[43]}]
set_property LOC SLICE_X84Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[30]}]
set_property LOC SLICE_X83Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[423]}]
set_property LOC SLICE_X167Y741 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1]
set_property LOC SLICE_X12Y829 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_477]
set_property LOC SLICE_X16Y749 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[25]_i_1}]
set_property LOC SLICE_X12Y841 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_465]
set_property LOC SLICE_X59Y753 [get_cells {qsfp0_cmac_inst/inst/master_watchdog_reg[13]}]
set_property LOC SLICE_X139Y763 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[39]}]
set_property LOC SLICE_X10Y808 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_141]
set_property LOC SLICE_X119Y804 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl0/data_out_reg[51]}]
set_property LOC SLICE_X14Y808 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[308]}]
set_property LOC SLICE_X128Y772 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[261]}]
set_property LOC SLICE_X14Y611 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[1]}]
set_property LOC SLICE_X12Y808 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_25]
set_property LOC SLICE_X14Y761 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/axis_tkeep[63]_i_20}]
set_property LOC SLICE_X14Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[492]_i_1}]
set_property LOC SLICE_X51Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[10]}]
set_property LOC SLICE_X49Y859 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[24]}]
set_property LOC SLICE_X50Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d4_reg[7]}]
set_property LOC SLICE_X10Y819 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_381]
set_property LOC SLICE_X16Y758 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[448]_i_2}]
set_property LOC SLICE_X11Y670 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_5]
set_property LOC SLICE_X15Y731 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[413]_i_2}]
set_property LOC SLICE_X16Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[16]_i_1}]
set_property LOC SLICE_X13Y693 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[15]_i_3}]
set_property LOC SLICE_X13Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[128]}]
set_property LOC SLICE_X11Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[349]}]
set_property LOC SLICE_X14Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[135]}]
set_property LOC SLICE_X10Y840 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_54]
set_property LOC SLICE_X166Y685 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr_reg[2]}]
set_property LOC SLICE_X11Y688 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[174]}]
set_property LOC SLICE_X120Y706 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl1/data_out_reg[33]}]
set_property LOC SLICE_X118Y679 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[28]}]
set_property LOC SLICE_X14Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[254]}]
set_property LOC SLICE_X158Y791 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[48]}]
set_property LOC SLICE_X49Y745 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[292]}]
set_property LOC SLICE_X12Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[384]}]
set_property LOC SLICE_X46Y753 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[419]}]
set_property LOC SLICE_X86Y815 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data2/data_in_d1_reg[2]}]
set_property LOC SLICE_X86Y817 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[29]}]
set_property LOC SLICE_X12Y816 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_81]
set_property LOC SLICE_X14Y750 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_117]
set_property LOC SLICE_X15Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[464]}]
set_property LOC SLICE_X16Y748 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[418]}]
set_property LOC SLICE_X168Y699 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst/i_in_meta_reg}]
set_property LOC SLICE_X13Y704 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[231]_i_1}]
set_property LOC SLICE_X16Y733 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[290]}]
set_property LOC SLICE_X12Y669 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_337]
set_property LOC SLICE_X150Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[57]}]
set_property LOC SLICE_X19Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[61]}]
set_property LOC SLICE_X168Y746 [get_cells qsfp0_cmac_inst/inst/BUFG_GT_GTREFCLK_INST_i_1]
set_property LOC SLICE_X10Y830 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_224]
set_property LOC SLICE_X116Y700 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[45]}]
set_property LOC SLICE_X84Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[2]}]
set_property LOC SLICE_X85Y816 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[425]}]
set_property LOC SLICE_X12Y838 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_48]
set_property LOC SLICE_X16Y760 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[24]_i_2}]
set_property LOC SLICE_X167Y688 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_reg]
set_property LOC SLICE_X12Y841 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_461]
set_property LOC SLICE_X139Y763 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[38]}]
set_property LOC SLICE_X10Y808 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_133]
set_property LOC SLICE_X12Y804 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[298]}]
set_property LOC SLICE_X12Y641 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[27]}]
set_property LOC SLICE_X10Y805 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_250]
set_property LOC SLICE_X10Y760 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/wr_ptr[2]_i_5}]
set_property LOC SLICE_X49Y812 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[41]}]
set_property LOC SLICE_X10Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[491]_i_2}]
set_property LOC SLICE_X50Y856 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[25]}]
set_property LOC SLICE_X19Y694 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d4_reg[6]}]
set_property LOC SLICE_X10Y819 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_377]
set_property LOC SLICE_X15Y758 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[448]_i_1}]
set_property LOC SLICE_X12Y708 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_469]
set_property LOC SLICE_X10Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[412]_i_1}]
set_property LOC SLICE_X14Y748 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[169]_i_2}]
set_property LOC SLICE_X12Y693 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[15]_i_10}]
set_property LOC SLICE_X10Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[127]}]
set_property LOC SLICE_X15Y733 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[348]}]
set_property LOC SLICE_X10Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[136]}]
set_property LOC SLICE_X167Y685 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_sat_i_1]
set_property LOC SLICE_X12Y707 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[76]}]
set_property LOC SLICE_X120Y706 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl1/data_out_reg[35]}]
set_property LOC SLICE_X168Y737 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync3_reg}]
set_property LOC SLICE_X118Y685 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[30]}]
set_property LOC SLICE_X14Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[255]}]
set_property LOC SLICE_X49Y736 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[272]}]
set_property LOC SLICE_X14Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[383]}]
set_property LOC SLICE_X49Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[32]}]
set_property LOC SLICE_X86Y807 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[2]}]
set_property LOC SLICE_X12Y816 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_82]
set_property LOC SLICE_X15Y735 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_183]
set_property LOC SLICE_X14Y711 [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_cmac_cdc_sync_core_drp_reset_tx_clk/s_out_d3_reg]
set_property LOC SLICE_X15Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[465]}]
set_property LOC SLICE_X14Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[417]}]
set_property LOC SLICE_X14Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[22]_i_1}]
set_property LOC SLICE_X116Y700 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[1]}]
set_property LOC SLICE_X16Y733 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[291]}]
set_property LOC SLICE_X150Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[60]}]
set_property LOC SLICE_X119Y693 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[172]}]
set_property LOC SLICE_X19Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[49]}]
set_property LOC SLICE_X10Y840 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_49]
set_property LOC SLICE_X10Y830 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_213]
set_property LOC SLICE_X86Y695 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[47]}]
set_property LOC SLICE_X51Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[32]}]
set_property LOC SLICE_X85Y814 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[426]}]
set_property LOC SLICE_X167Y740 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/pllreset_rx_out_i_1]
set_property LOC SLICE_X15Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[34]_i_1}]
set_property LOC SLICE_X167Y745 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/pllreset_tx_out_i_1]
set_property LOC SLICE_X167Y688 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync3_reg]
set_property LOC SLICE_X12Y840 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_444]
set_property LOC SLICE_X119Y804 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[414]}]
set_property LOC SLICE_X139Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[33]}]
set_property LOC SLICE_X10Y808 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_134]
set_property LOC SLICE_X10Y830 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[338]}]
set_property LOC SLICE_X14Y608 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[14]}]
set_property LOC SLICE_X10Y808 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_248]
set_property LOC SLICE_X10Y763 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/rd_ptr[0]_i_1__1}]
set_property LOC SLICE_X10Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/wr_ptr[1]_i_1__1}]
set_property LOC SLICE_X10Y791 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[168]}]
set_property LOC SLICE_X11Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[493]_i_1}]
set_property LOC SLICE_X49Y859 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[53]}]
set_property LOC SLICE_X10Y820 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_374]
set_property LOC SLICE_X15Y753 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[449]_i_2}]
set_property LOC SLICE_X13Y708 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_474]
set_property LOC SLICE_X12Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[410]_i_2}]
set_property LOC SLICE_X14Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[170]_i_1}]
set_property LOC SLICE_X11Y747 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[9]_i_1}]
set_property LOC SLICE_X10Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[350]}]
set_property LOC SLICE_X11Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[140]}]
set_property LOC SLICE_X163Y684 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_3}]
set_property LOC SLICE_X11Y688 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[175]}]
set_property LOC SLICE_X15Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[322]}]
set_property LOC SLICE_X49Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[2]}]
set_property LOC SLICE_X14Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[376]}]
set_property LOC SLICE_X48Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[423]}]
set_property LOC SLICE_X86Y815 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data2/data_in_d1_reg[14]}]
set_property LOC SLICE_X86Y813 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[23]}]
set_property LOC SLICE_X13Y737 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_171]
set_property LOC SLICE_X13Y747 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[41]}]
set_property LOC SLICE_X119Y684 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[43]}]
set_property LOC SLICE_X117Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[50]}]
set_property LOC SLICE_X16Y733 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[289]}]
set_property LOC SLICE_X129Y777 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl1/data_out_reg[36]}]
set_property LOC SLICE_X12Y689 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_320]
set_property LOC SLICE_X150Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[53]}]
set_property LOC SLICE_X120Y696 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[153]}]
set_property LOC SLICE_X49Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[33]}]
set_property LOC SLICE_X12Y808 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_186]
set_property LOC SLICE_X118Y696 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[48]}]
set_property LOC SLICE_X12Y829 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_479]
set_property LOC SLICE_X15Y748 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[52]_i_1}]
set_property LOC SLICE_X119Y800 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[417]}]
set_property LOC SLICE_X86Y806 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[263]}]
set_property LOC SLICE_X139Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[32]}]
set_property LOC SLICE_X10Y806 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_127]
set_property LOC SLICE_X10Y798 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_555]
set_property LOC SLICE_X119Y800 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl0/data_out_reg[50]}]
set_property LOC SLICE_X10Y830 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[339]}]
set_property LOC SLICE_X12Y641 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[29]}]
set_property LOC SLICE_X10Y805 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_254]
set_property LOC SLICE_X14Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/axis_tkeep[63]_i_24}]
set_property LOC SLICE_X49Y836 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[289]}]
set_property LOC SLICE_X14Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[492]_i_2}]
set_property LOC SLICE_X49Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d4_reg[14]}]
set_property LOC SLICE_X10Y820 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_375]
set_property LOC SLICE_X15Y753 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[449]_i_1}]
set_property LOC SLICE_X10Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[40]_i_1}]
set_property LOC SLICE_X16Y743 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[16]_i_2}]
set_property LOC SLICE_X12Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[94]}]
set_property LOC SLICE_X14Y734 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[99]_i_2}]
set_property LOC SLICE_X16Y748 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[34]}]
set_property LOC SLICE_X139Y763 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[9]}]
set_property LOC SLICE_X10Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[141]}]
set_property LOC SLICE_X10Y804 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_542]
set_property LOC SLICE_X12Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[75]}]
set_property LOC SLICE_X14Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[229]}]
set_property LOC SLICE_X15Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[375]}]
set_property LOC SLICE_X49Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[56]}]
set_property LOC SLICE_X86Y815 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data2/data_in_d1_reg[12]}]
set_property LOC SLICE_X13Y737 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_170]
set_property LOC SLICE_X10Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[447]}]
set_property LOC SLICE_X14Y744 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[419]}]
set_property LOC SLICE_X167Y740 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/pllreset_rx_out_reg]
set_property LOC SLICE_X118Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[55]}]
set_property LOC SLICE_X14Y703 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[332]}]
set_property LOC SLICE_X119Y789 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl1/data_out_reg[37]}]
set_property LOC SLICE_X150Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[59]}]
set_property LOC SLICE_X120Y696 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[167]}]
set_property LOC SLICE_X49Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[34]}]
set_property LOC SLICE_X11Y828 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_221]
set_property LOC SLICE_X116Y693 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[46]}]
set_property LOC SLICE_X83Y702 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[19]}]
set_property LOC SLICE_X12Y829 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_482]
set_property LOC SLICE_X14Y749 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[23]_i_1}]
set_property LOC SLICE_X12Y840 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_443]
set_property LOC SLICE_X139Y763 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[35]}]
set_property LOC SLICE_X12Y815 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_105]
set_property LOC SLICE_X118Y801 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl0/data_out_reg[53]}]
set_property LOC SLICE_X12Y808 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[318]}]
set_property LOC SLICE_X14Y611 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep_reg[15]}]
set_property LOC SLICE_X10Y808 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_246]
set_property LOC SLICE_X10Y763 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/rd_ptr_reg[0]}]
set_property LOC SLICE_X49Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_in_d1_reg[1]}]
set_property LOC SLICE_X10Y737 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[494]_i_1}]
set_property LOC SLICE_X49Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d4_reg[13]}]
set_property LOC SLICE_X10Y820 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_372]
set_property LOC SLICE_X15Y744 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[44]_i_2}]
set_property LOC SLICE_X103Y751 [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_cmac_cdc_sync_gt_txresetdone_int/s_out_d2_cdc_to_reg]
set_property LOC SLICE_X12Y671 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_477]
set_property LOC SLICE_X14Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[411]_i_2}]
set_property LOC SLICE_X14Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[171]_i_1}]
set_property LOC SLICE_X14Y611 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[15]_i_2}]
set_property LOC SLICE_X15Y733 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[92]_i_1}]
set_property LOC SLICE_X10Y730 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[352]}]
set_property LOC SLICE_X133Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[54]}]
set_property LOC SLICE_X10Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[139]}]
set_property LOC SLICE_X10Y812 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_522]
set_property LOC SLICE_X14Y692 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[144]}]
set_property LOC SLICE_X120Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl1/data_out_reg[34]}]
set_property LOC SLICE_X117Y681 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[32]}]
set_property LOC SLICE_X15Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[321]}]
set_property LOC SLICE_X50Y742 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[298]}]
set_property LOC SLICE_X13Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[378]}]
set_property LOC SLICE_X49Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[58]}]
set_property LOC SLICE_X86Y813 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[24]}]
set_property LOC SLICE_X15Y735 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_184]
set_property LOC SLICE_X14Y711 [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_cmac_cdc_sync_core_drp_reset_tx_clk/s_out_d4_reg]
set_property LOC SLICE_X15Y743 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[421]}]
set_property LOC SLICE_X167Y743 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg]
set_property LOC SLICE_X120Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[441]}]
set_property LOC SLICE_X117Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[54]}]
set_property LOC SLICE_X13Y738 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[272]}]
set_property LOC SLICE_X123Y755 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl1/data_out_reg[5]}]
set_property LOC SLICE_X10Y684 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_339]
set_property LOC SLICE_X150Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[4]}]
set_property LOC SLICE_X120Y676 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[15]}]
set_property LOC SLICE_X50Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[32]}]
set_property LOC SLICE_X12Y809 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_20]
set_property LOC SLICE_X116Y693 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[4]}]
set_property LOC SLICE_X52Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[7]}]
set_property LOC SLICE_X13Y747 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[22]_i_1}]
set_property LOC SLICE_X166Y746 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_out_reg]
set_property LOC SLICE_X167Y688 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync2_reg]
set_property LOC SLICE_X139Y763 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[34]}]
set_property LOC SLICE_X10Y807 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_132]
set_property LOC SLICE_X10Y808 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[368]}]
set_property LOC SLICE_X13Y691 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[56]_i_4}]
set_property LOC SLICE_X10Y808 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_247]
set_property LOC SLICE_X10Y764 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/rd_ptr[1]_i_1}]
set_property LOC SLICE_X10Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/wr_ptr[2]_i_1__1}]
set_property LOC SLICE_X51Y843 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[285]}]
set_property LOC SLICE_X11Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[493]_i_2}]
set_property LOC SLICE_X83Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[3]}]
set_property LOC SLICE_X49Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d4_reg[12]}]
set_property LOC SLICE_X10Y820 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_373]
set_property LOC SLICE_X15Y744 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[44]_i_1}]
set_property LOC SLICE_X103Y751 [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_cmac_cdc_sync_gt_txresetdone_int/s_out_d3_reg]
set_property LOC SLICE_X12Y671 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_478]
set_property LOC SLICE_X12Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[410]_i_1}]
set_property LOC SLICE_X14Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[170]_i_2}]
set_property LOC SLICE_X13Y693 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[15]_i_4}]
set_property LOC SLICE_X9Y733 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[87]_i_1}]
set_property LOC SLICE_X10Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[351]}]
set_property LOC SLICE_X10Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[13]}]
set_property LOC SLICE_X14Y692 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[145]}]
set_property LOC SLICE_X120Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl1/data_out_reg[53]}]
set_property LOC SLICE_X116Y683 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[31]}]
set_property LOC SLICE_X15Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[232]}]
set_property LOC SLICE_X49Y736 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[273]}]
set_property LOC SLICE_X10Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[377]}]
set_property LOC SLICE_X49Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[57]}]
set_property LOC SLICE_X86Y816 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data2/data_in_d1_reg[15]}]
set_property LOC SLICE_X86Y817 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[25]}]
set_property LOC SLICE_X12Y834 [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_cmac_cdc_sync_gt_rxresetdone_reg_rxusrclk2/s_out_d3_reg]
set_property LOC SLICE_X13Y737 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_169]
set_property LOC SLICE_X15Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[420]}]
set_property LOC SLICE_X168Y745 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_i_1}]
set_property LOC SLICE_X120Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[442]}]
set_property LOC SLICE_X14Y703 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[331]}]
set_property LOC SLICE_X122Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl1/data_out_reg[6]}]
set_property LOC SLICE_X150Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[56]}]
set_property LOC SLICE_X119Y693 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[175]}]
set_property LOC SLICE_X51Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[35]}]
set_property LOC SLICE_X12Y808 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_185]
set_property LOC SLICE_X117Y693 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[49]}]
set_property LOC SLICE_X52Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[8]}]
set_property LOC SLICE_X16Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[59]_i_1}]
set_property LOC SLICE_X86Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[404]}]
set_property LOC SLICE_X139Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[17]}]
set_property LOC SLICE_X168Y685 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/i_in_out_reg]
set_property LOC SLICE_X119Y804 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl0/data_out_reg[52]}]
set_property LOC SLICE_X12Y806 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[301]}]
set_property LOC SLICE_X13Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[56]_i_3}]
set_property LOC SLICE_X12Y803 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_273]
set_property LOC SLICE_X10Y764 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/rd_ptr[2]_i_2}]
set_property LOC SLICE_X51Y843 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[301]}]
set_property LOC SLICE_X10Y744 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[495]_i_1}]
set_property LOC SLICE_X51Y861 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[52]}]
set_property LOC SLICE_X49Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d4_reg[15]}]
set_property LOC SLICE_X10Y807 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_4]
set_property LOC SLICE_X15Y757 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[450]_i_2}]
set_property LOC SLICE_X16Y682 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_536]
set_property LOC SLICE_X9Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[409]_i_2}]
set_property LOC SLICE_X16Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[172]_i_1}]
set_property LOC SLICE_X15Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[465]}]
set_property LOC SLICE_X10Y742 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[97]_i_1}]
set_property LOC SLICE_X11Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[354]}]
set_property LOC SLICE_X11Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[143]}]
set_property LOC SLICE_X14Y694 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[158]}]
set_property LOC SLICE_X120Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl1/data_out_reg[54]}]
set_property LOC SLICE_X116Y683 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[43]}]
set_property LOC SLICE_X14Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[216]}]
set_property LOC SLICE_X158Y791 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[52]}]
set_property LOC SLICE_X15Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[371]}]
set_property LOC SLICE_X50Y742 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[309]}]
set_property LOC SLICE_X86Y816 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[49]}]
set_property LOC SLICE_X10Y807 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_7]
set_property LOC SLICE_X14Y739 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_143]
set_property LOC SLICE_X12Y707 [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/state_reg]
set_property LOC SLICE_X15Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[423]}]
set_property LOC SLICE_X119Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[48]}]
set_property LOC SLICE_X119Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[51]}]
set_property LOC SLICE_X16Y733 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[319]}]
set_property LOC SLICE_X12Y688 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_314]
set_property LOC SLICE_X150Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[58]}]
set_property LOC SLICE_X120Y700 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[160]}]
set_property LOC SLICE_X50Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[2]}]
set_property LOC SLICE_X10Y830 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_214]
set_property LOC SLICE_X116Y693 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[51]}]
set_property LOC SLICE_X51Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[6]}]
set_property LOC SLICE_X84Y788 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[48]}]
set_property LOC SLICE_X86Y800 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[261]}]
set_property LOC SLICE_X139Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[13]}]
set_property LOC SLICE_X167Y685 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/i_in_sync1_reg]
set_property LOC SLICE_X12Y805 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[282]}]
set_property LOC SLICE_X128Y761 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[182]}]
set_property LOC SLICE_X15Y609 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[55]_i_1}]
set_property LOC SLICE_X12Y803 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_274]
set_property LOC SLICE_X10Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/rd_ptr[2]_i_1__2}]
set_property LOC SLICE_X51Y852 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[401]}]
set_property LOC SLICE_X10Y737 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[494]_i_2}]
set_property LOC SLICE_X83Y736 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[45]}]
set_property LOC SLICE_X12Y816 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_40]
set_property LOC SLICE_X15Y757 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[450]_i_1}]
set_property LOC SLICE_X10Y669 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_497]
set_property LOC SLICE_X10Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[408]_i_1}]
set_property LOC SLICE_X14Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[171]_i_2}]
set_property LOC SLICE_X15Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[460]}]
set_property LOC SLICE_X11Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[98]_i_2}]
set_property LOC SLICE_X10Y742 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[353]}]
set_property LOC SLICE_X10Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[144]}]
set_property LOC SLICE_X12Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[8]}]
set_property LOC SLICE_X120Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl1/data_out_reg[55]}]
set_property LOC SLICE_X83Y678 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[40]}]
set_property LOC SLICE_X14Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[325]}]
set_property LOC SLICE_X120Y785 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[50]}]
set_property LOC SLICE_X49Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[18]}]
set_property LOC SLICE_X12Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[373]}]
set_property LOC SLICE_X49Y745 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[315]}]
set_property LOC SLICE_X86Y813 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[12]}]
set_property LOC SLICE_X10Y839 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_69]
set_property LOC SLICE_X13Y741 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_142]
set_property LOC SLICE_X12Y728 [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/tx_axis_tready_INST_0]
set_property LOC SLICE_X14Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[422]}]
set_property LOC SLICE_X119Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[45]}]
set_property LOC SLICE_X168Y699 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst/i_in_sync3_reg}]
set_property LOC SLICE_X14Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[218]_i_1}]
set_property LOC SLICE_X119Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[53]}]
set_property LOC SLICE_X13Y743 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[276]}]
set_property LOC SLICE_X125Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl1/data_out_reg[3]}]
set_property LOC SLICE_X83Y725 [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_cmac_cdc_sync_master_watchdog_barking/cmac_usplus_0_gt_i_i_1]
set_property LOC SLICE_X10Y678 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_350]
set_property LOC SLICE_X150Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[6]}]
set_property LOC SLICE_X120Y696 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[152]}]
set_property LOC SLICE_X49Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[28]}]
set_property LOC SLICE_X117Y693 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[50]}]
set_property LOC SLICE_X51Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[60]}]
set_property LOC SLICE_X167Y741 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg]
set_property LOC SLICE_X12Y761 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[31]_i_9}]
set_property LOC SLICE_X139Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[15]}]
set_property LOC SLICE_X14Y808 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[288]}]
set_property LOC SLICE_X13Y691 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[56]_i_1}]
set_property LOC SLICE_X12Y802 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_271]
set_property LOC SLICE_X10Y765 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/rd_ptr[2]_i_3__2}]
set_property LOC SLICE_X15Y737 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[496]_i_1}]
set_property LOC SLICE_X83Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[35]}]
set_property LOC SLICE_X49Y858 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[54]}]
set_property LOC SLICE_X10Y818 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_398]
set_property LOC SLICE_X15Y757 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[451]_i_2}]
set_property LOC SLICE_X16Y682 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_535]
set_property LOC SLICE_X10Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[40]_i_2}]
set_property LOC SLICE_X16Y743 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[173]_i_1}]
set_property LOC SLICE_X15Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[95]}]
set_property LOC SLICE_X9Y734 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[95]_i_1}]
set_property LOC SLICE_X12Y734 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[356]}]
set_property LOC SLICE_X10Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[142]}]
set_property LOC SLICE_X11Y805 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_532]
set_property LOC SLICE_X12Y692 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[160]}]
set_property LOC SLICE_X120Y681 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[44]}]
set_property LOC SLICE_X14Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[327]}]
set_property LOC SLICE_X154Y787 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[61]}]
set_property LOC SLICE_X15Y732 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[374]}]
set_property LOC SLICE_X49Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[45]}]
set_property LOC SLICE_X85Y815 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[21]}]
set_property LOC SLICE_X10Y839 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_71]
set_property LOC SLICE_X15Y751 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_122]
set_property LOC SLICE_X15Y667 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty_reg[15]}]
set_property LOC SLICE_X14Y747 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[425]}]
set_property LOC SLICE_X119Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[440]}]
set_property LOC SLICE_X168Y678 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst/i_in_sync2_reg}]
set_property LOC SLICE_X12Y733 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[21]_i_2}]
set_property LOC SLICE_X16Y733 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[318]}]
set_property LOC SLICE_X150Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[50]}]
set_property LOC SLICE_X120Y696 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[173]}]
set_property LOC SLICE_X19Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[29]}]
set_property LOC SLICE_X117Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[54]}]
set_property LOC SLICE_X51Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[35]}]
set_property LOC SLICE_X10Y760 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[56]_i_3}]
set_property LOC SLICE_X166Y741 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync3_reg]
set_property LOC SLICE_X12Y839 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_452]
set_property LOC SLICE_X119Y804 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[406]}]
set_property LOC SLICE_X83Y828 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[386]}]
set_property LOC SLICE_X139Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[14]}]
set_property LOC SLICE_X14Y808 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_10]
set_property LOC SLICE_X14Y808 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[289]}]
set_property LOC SLICE_X124Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[183]}]
set_property LOC SLICE_X16Y610 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[47]_i_2}]
set_property LOC SLICE_X12Y802 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_272]
set_property LOC SLICE_X10Y764 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/rd_ptr_reg[1]}]
set_property LOC SLICE_X49Y844 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[290]}]
set_property LOC SLICE_X36Y761 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[43]}]
set_property LOC SLICE_X10Y744 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[495]_i_2}]
set_property LOC SLICE_X49Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d4_reg[10]}]
set_property LOC SLICE_X10Y818 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_399]
set_property LOC SLICE_X15Y757 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[451]_i_1}]
set_property LOC SLICE_X12Y710 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_461]
set_property LOC SLICE_X9Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[409]_i_1}]
set_property LOC SLICE_X15Y744 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[172]_i_2}]
set_property LOC SLICE_X14Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[457]}]
set_property LOC SLICE_X10Y732 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[89]_i_1}]
set_property LOC SLICE_X14Y730 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[355]}]
set_property LOC SLICE_X133Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[47]}]
set_property LOC SLICE_X10Y732 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[145]}]
set_property LOC SLICE_X11Y805 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_531]
set_property LOC SLICE_X166Y685 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr_reg[0]}]
set_property LOC SLICE_X12Y671 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[90]}]
set_property LOC SLICE_X15Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[225]}]
set_property LOC SLICE_X120Y785 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[49]}]
set_property LOC SLICE_X50Y742 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[297]}]
set_property LOC SLICE_X14Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[372]}]
set_property LOC SLICE_X46Y753 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[421]}]
set_property LOC SLICE_X86Y814 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[28]}]
set_property LOC SLICE_X10Y839 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_70]
set_property LOC SLICE_X14Y739 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_144]
set_property LOC SLICE_X12Y707 [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/state_i_1]
set_property LOC SLICE_X15Y742 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[424]}]
set_property LOC SLICE_X119Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[438]}]
set_property LOC SLICE_X167Y692 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_txresetdone_inst/i_in_sync2_reg}]
set_property LOC SLICE_X86Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[52]}]
set_property LOC SLICE_X13Y743 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[275]}]
set_property LOC SLICE_X12Y688 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_311]
set_property LOC SLICE_X150Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[55]}]
set_property LOC SLICE_X120Y696 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[159]}]
set_property LOC SLICE_X20Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[28]}]
set_property LOC SLICE_X118Y696 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[52]}]
set_property LOC SLICE_X51Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[36]}]
set_property LOC SLICE_X86Y784 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[4]}]
set_property LOC SLICE_X167Y741 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg]
set_property LOC SLICE_X168Y753 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst/i_in_sync3_reg}]
set_property LOC SLICE_X16Y749 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[49]_i_1}]
set_property LOC SLICE_X83Y828 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[388]}]
set_property LOC SLICE_X139Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[11]}]
set_property LOC SLICE_X12Y815 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_106]
set_property LOC SLICE_X167Y685 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/i_in_sync2_reg]
set_property LOC SLICE_X10Y805 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[363]}]
set_property LOC SLICE_X13Y681 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[47]_i_6}]
set_property LOC SLICE_X12Y808 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_27]
set_property LOC SLICE_X10Y763 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/rd_ptr_reg[2]}]
set_property LOC SLICE_X12Y743 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[497]_i_1}]
set_property LOC SLICE_X20Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_out_reg[0]}]
set_property LOC SLICE_X10Y818 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_400]
set_property LOC SLICE_X16Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[452]_i_2}]
set_property LOC SLICE_X12Y707 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_460]
set_property LOC SLICE_X12Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[407]_i_2}]
set_property LOC SLICE_X15Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[461]}]
set_property LOC SLICE_X11Y747 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[9]_i_2}]
set_property LOC SLICE_X16Y733 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[358]}]
set_property LOC SLICE_X12Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[148]}]
set_property LOC SLICE_X167Y685 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_sat_reg]
set_property LOC SLICE_X12Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[9]}]
set_property LOC SLICE_X120Y682 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl1/data_out_reg[7]}]
set_property LOC SLICE_X120Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[41]}]
set_property LOC SLICE_X15Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[214]}]
set_property LOC SLICE_X15Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[369]}]
set_property LOC SLICE_X47Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[447]}]
set_property LOC SLICE_X86Y813 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[47]}]
set_property LOC SLICE_X13Y742 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_140]
set_property LOC SLICE_X12Y665 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty_reg[13]}]
set_property LOC SLICE_X14Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[427]}]
set_property LOC SLICE_X119Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[47]}]
set_property LOC SLICE_X117Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[21]}]
set_property LOC SLICE_X16Y733 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[317]}]
set_property LOC SLICE_X11Y669 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_35]
set_property LOC SLICE_X150Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[49]}]
set_property LOC SLICE_X120Y700 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[161]}]
set_property LOC SLICE_X51Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[27]}]
set_property LOC SLICE_X120Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[56]}]
set_property LOC SLICE_X51Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[37]}]
set_property LOC SLICE_X15Y748 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[4]_i_1}]
set_property LOC SLICE_X58Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_cmac_cdc_sync_core_tx_reset/master_watchdog[0]_i_1}]
set_property LOC SLICE_X12Y799 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_433]
set_property LOC SLICE_X83Y828 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[387]}]
set_property LOC SLICE_X167Y685 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/i_in_sync3_reg]
set_property LOC SLICE_X12Y806 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[302]}]
set_property LOC SLICE_X124Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[184]}]
set_property LOC SLICE_X13Y691 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_7}]
set_property LOC SLICE_X12Y803 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_276]
set_property LOC SLICE_X10Y760 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/rd_ptr[2]_i_4__2}]
set_property LOC SLICE_X84Y798 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_out_reg[17]}]
set_property LOC SLICE_X51Y852 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[411]}]
set_property LOC SLICE_X15Y737 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[496]_i_2}]
set_property LOC SLICE_X86Y827 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[60]}]
set_property LOC SLICE_X51Y861 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[51]}]
set_property LOC SLICE_X19Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_out_reg[12]}]
set_property LOC SLICE_X10Y818 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_397]
set_property LOC SLICE_X16Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[452]_i_1}]
set_property LOC SLICE_X12Y724 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_54]
set_property LOC SLICE_X12Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[406]_i_1}]
set_property LOC SLICE_X16Y744 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[173]_i_2}]
set_property LOC SLICE_X16Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[462]}]
set_property LOC SLICE_X14Y736 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[104]}]
set_property LOC SLICE_X15Y735 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[357]}]
set_property LOC SLICE_X14Y735 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[149]}]
set_property LOC SLICE_X167Y686 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr_reg]
set_property LOC SLICE_X12Y689 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[181]}]
set_property LOC BUFG_GT_SYNC_X1Y166 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1}]
set_property LOC SLICE_X17Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[213]}]
set_property LOC SLICE_X50Y742 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[291]}]
set_property LOC SLICE_X14Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[368]}]
set_property LOC SLICE_X49Y745 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[312]}]
set_property LOC SLICE_X12Y664 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_14]
set_property LOC SLICE_X15Y669 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty_reg[14]}]
set_property LOC SLICE_X14Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[426]}]
set_property LOC SLICE_X119Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[49]}]
set_property LOC SLICE_X16Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[221]_i_1}]
set_property LOC SLICE_X117Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[19]}]
set_property LOC SLICE_X13Y743 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[274]}]
set_property LOC SLICE_X150Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[51]}]
set_property LOC SLICE_X120Y696 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[164]}]
set_property LOC SLICE_X52Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[29]}]
set_property LOC SLICE_X116Y693 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[55]}]
set_property LOC SLICE_X51Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[38]}]
set_property LOC SLICE_X168Y743 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rxuserrdy_out_i_1]
set_property LOC SLICE_X167Y751 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst/i_in_out_reg}]
set_property LOC SLICE_X15Y747 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[50]_i_1}]
set_property LOC SLICE_X86Y796 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[191]}]
set_property LOC SLICE_X150Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[9]}]
set_property LOC SLICE_X139Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[12]}]
set_property LOC SLICE_X10Y808 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_139]
set_property LOC SLICE_X10Y805 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[362]}]
set_property LOC SLICE_X14Y607 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[52]_i_1}]
set_property LOC SLICE_X12Y803 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_268]
set_property LOC SLICE_X10Y763 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/rot[1]_i_10}]
set_property LOC SLICE_X86Y807 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_out_reg[18]}]
set_property LOC SLICE_X14Y737 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[498]_i_1}]
set_property LOC SLICE_X19Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_out_reg[10]}]
set_property LOC SLICE_X10Y819 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_394]
set_property LOC SLICE_X15Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[453]_i_2}]
set_property LOC SLICE_X11Y667 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_495]
set_property LOC SLICE_X10Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[408]_i_2}]
set_property LOC SLICE_X12Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[191]_i_2}]
set_property LOC SLICE_X13Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[464]}]
set_property LOC SLICE_X14Y734 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[99]_i_1}]
set_property LOC SLICE_X14Y744 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[35]}]
set_property LOC SLICE_X9Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[146]}]
set_property LOC SLICE_X166Y685 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr_reg[1]}]
set_property LOC SLICE_X119Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl1/data_out_reg[5]}]
set_property LOC SLICE_X116Y683 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[42]}]
set_property LOC SLICE_X15Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[323]}]
set_property LOC SLICE_X15Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[370]}]
set_property LOC SLICE_X47Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[422]}]
set_property LOC SLICE_X10Y839 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_68]
set_property LOC SLICE_X15Y751 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_121]
set_property LOC SLICE_X14Y684 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[466]}]
set_property LOC SLICE_X16Y744 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[429]}]
set_property LOC SLICE_X168Y742 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all[2]_i_4}]
set_property LOC SLICE_X120Y682 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[46]}]
set_property LOC SLICE_X12Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[22]_i_2}]
set_property LOC SLICE_X119Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[20]}]
set_property LOC SLICE_X13Y738 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[308]}]
set_property LOC SLICE_X10Y678 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_345]
set_property LOC SLICE_X150Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[47]}]
set_property LOC SLICE_X120Y700 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[151]}]
set_property LOC SLICE_X19Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[60]}]
set_property LOC SLICE_X12Y868 [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_cmac_cdc_sync_gt_txresetdone_int3/s_out_d4_reg]
set_property LOC SLICE_X86Y685 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[57]}]
set_property LOC SLICE_X51Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[39]}]
set_property LOC SLICE_X84Y788 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[47]}]
set_property LOC SLICE_X14Y763 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_26}]
set_property LOC SLICE_X166Y746 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync3_reg]
set_property LOC SLICE_X86Y791 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[190]}]
set_property LOC SLICE_X150Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[54]}]
set_property LOC SLICE_X139Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[16]}]
set_property LOC SLICE_X15Y809 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_11]
set_property LOC SLICE_X168Y685 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/FSM_sequential_sm_reset_rx[2]_i_3}]
set_property LOC SLICE_X12Y806 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[296]}]
set_property LOC SLICE_X128Y761 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[185]}]
set_property LOC SLICE_X15Y609 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[53]_i_1}]
set_property LOC SLICE_X12Y803 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_269]
set_property LOC SLICE_X10Y761 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/rot[0]_i_1}]
set_property LOC SLICE_X49Y846 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[402]}]
set_property LOC SLICE_X12Y743 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[497]_i_2}]
set_property LOC SLICE_X83Y739 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[44]}]
set_property LOC SLICE_X51Y861 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[50]}]
set_property LOC SLICE_X10Y819 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_395]
set_property LOC SLICE_X15Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[453]_i_1}]
set_property LOC SLICE_X11Y709 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_464]
set_property LOC SLICE_X12Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[407]_i_1}]
set_property LOC SLICE_X14Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[190]_i_1}]
set_property LOC SLICE_X16Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[91]}]
set_property LOC SLICE_X14Y735 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[100]}]
set_property LOC SLICE_X15Y734 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[359]}]
set_property LOC SLICE_X10Y731 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[147]}]
set_property LOC SLICE_X164Y687 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1}]
set_property LOC SLICE_X14Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_ena[0]_i_1}]
set_property LOC SLICE_X120Y682 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl1/data_out_reg[6]}]
set_property LOC SLICE_X120Y738 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d1_reg[5]}]
set_property LOC SLICE_X14Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[226]}]
set_property LOC SLICE_X50Y742 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[299]}]
set_property LOC SLICE_X10Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[36]}]
set_property LOC SLICE_X49Y745 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[314]}]
set_property LOC SLICE_X86Y813 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[48]}]
set_property LOC SLICE_X13Y741 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_141]
set_property LOC SLICE_X16Y667 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty_reg[12]}]
set_property LOC SLICE_X15Y744 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[428]}]
set_property LOC SLICE_X119Y684 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[41]}]
set_property LOC SLICE_X15Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[221]_i_2}]
set_property LOC SLICE_X13Y737 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[300]}]
set_property LOC SLICE_X150Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[45]}]
set_property LOC SLICE_X119Y700 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[166]}]
set_property LOC SLICE_X50Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[31]}]
set_property LOC SLICE_X10Y830 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_212]
set_property LOC SLICE_X85Y701 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[4]}]
set_property LOC SLICE_X49Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[3]}]
set_property LOC SLICE_X86Y782 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[40]}]
set_property LOC SLICE_X12Y799 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_436]
set_property LOC SLICE_X85Y816 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[395]}]
set_property LOC SLICE_X150Y706 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[29]}]
set_property LOC SLICE_X59Y753 [get_cells {qsfp0_cmac_inst/inst/master_watchdog_reg[10]}]
set_property LOC SLICE_X139Y763 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[22]}]
set_property LOC SLICE_X14Y808 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_13]
set_property LOC SLICE_X10Y805 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[377]}]
set_property LOC SLICE_X14Y607 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[54]_i_1}]
set_property LOC SLICE_X12Y803 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_266]
set_property LOC SLICE_X11Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/rot[1]_i_13}]
set_property LOC SLICE_X12Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[499]_i_1}]
set_property LOC SLICE_X83Y736 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[43]}]
set_property LOC SLICE_X10Y819 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_392]
set_property LOC SLICE_X14Y744 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[454]_i_2}]
set_property LOC SLICE_X12Y733 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[405]_i_2}]
set_property LOC SLICE_X12Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[191]_i_1}]
set_property LOC SLICE_X13Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[90]}]
set_property LOC SLICE_X15Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[361]}]
set_property LOC SLICE_X139Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[6]}]
set_property LOC SLICE_X10Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[151]}]
set_property LOC SLICE_X13Y692 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[163]}]
set_property LOC SLICE_X14Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[22]}]
set_property LOC SLICE_X50Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[188]}]
set_property LOC SLICE_X14Y732 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[365]}]
set_property LOC SLICE_X86Y814 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[45]}]
set_property LOC SLICE_X13Y738 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_138]
set_property LOC SLICE_X118Y698 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg]
set_property LOC SLICE_X19Y714 [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_cmac_cdc_sync_core_drp_reset_tx_clk/usr_tx_reset_INST_0]
set_property LOC SLICE_X15Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[430]}]
set_property LOC SLICE_X168Y744 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/FSM_sequential_sm_reset_rx[2]_i_4}]
set_property LOC SLICE_X168Y741 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_i_1]
set_property LOC SLICE_X120Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[437]}]
set_property LOC SLICE_X12Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[222]_i_1}]
set_property LOC SLICE_X117Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[22]}]
set_property LOC SLICE_X13Y738 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[307]}]
set_property LOC SLICE_X150Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[46]}]
set_property LOC SLICE_X119Y700 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[155]}]
set_property LOC SLICE_X20Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[5]}]
set_property LOC SLICE_X118Y696 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[59]}]
set_property LOC SLICE_X51Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[42]}]
set_property LOC SLICE_X14Y742 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[8]}]
set_property LOC SLICE_X167Y748 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_out_reg]
set_property LOC SLICE_X12Y799 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_434]
set_property LOC SLICE_X85Y816 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[394]}]
set_property LOC SLICE_X150Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[2]}]
set_property LOC SLICE_X139Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[21]}]
set_property LOC SLICE_X168Y686 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/i_in_meta_reg]
set_property LOC SLICE_X10Y805 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[378]}]
set_property LOC SLICE_X125Y761 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[186]}]
set_property LOC SLICE_X12Y803 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_267]
set_property LOC SLICE_X11Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/rot[1]_i_11}]
set_property LOC SLICE_X36Y761 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[9]}]
set_property LOC SLICE_X14Y737 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[498]_i_2}]
set_property LOC SLICE_X10Y819 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_393]
set_property LOC SLICE_X14Y743 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[454]_i_1}]
set_property LOC SLICE_X15Y682 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_541]
set_property LOC SLICE_X12Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[404]_i_2}]
set_property LOC SLICE_X12Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[190]_i_2}]
set_property LOC SLICE_X11Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[45]}]
set_property LOC SLICE_X10Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[124]}]
set_property LOC SLICE_X14Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[360]}]
set_property LOC SLICE_X9Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[152]}]
set_property LOC SLICE_X12Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[86]}]
set_property LOC SLICE_X16Y732 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[227]}]
set_property LOC SLICE_X49Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[189]}]
set_property LOC SLICE_X10Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[393]}]
set_property LOC SLICE_X49Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[44]}]
set_property LOC SLICE_X86Y785 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[19]}]
set_property LOC SLICE_X86Y814 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[13]}]
set_property LOC SLICE_X13Y738 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_137]
set_property LOC SLICE_X13Y742 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[42]}]
set_property LOC SLICE_X117Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[23]}]
set_property LOC SLICE_X15Y735 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[299]}]
set_property LOC SLICE_X12Y672 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_3]
set_property LOC SLICE_X150Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[52]}]
set_property LOC SLICE_X120Y696 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[154]}]
set_property LOC SLICE_X19Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[59]}]
set_property LOC SLICE_X117Y693 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[58]}]
set_property LOC SLICE_X84Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[36]}]
set_property LOC SLICE_X15Y747 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[54]_i_1}]
set_property LOC SLICE_X86Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[396]}]
set_property LOC SLICE_X150Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[60]}]
set_property LOC SLICE_X59Y753 [get_cells {qsfp0_cmac_inst/inst/master_watchdog_reg[11]}]
set_property LOC SLICE_X139Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[24]}]
set_property LOC SLICE_X14Y696 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[47]_i_5}]
set_property LOC SLICE_X12Y803 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_264]
set_property LOC SLICE_X11Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/rot[1]_i_15}]
set_property LOC SLICE_X10Y763 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/rd_ptr[2]_i_3}]
set_property LOC SLICE_X51Y852 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[405]}]
set_property LOC SLICE_X35Y759 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[8]}]
set_property LOC SLICE_X12Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[49]_i_1}]
set_property LOC SLICE_X16Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_out_reg[6]}]
set_property LOC SLICE_X10Y819 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_396]
set_property LOC SLICE_X15Y758 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[455]_i_2}]
set_property LOC SLICE_X12Y707 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_459]
set_property LOC SLICE_X12Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[406]_i_2}]
set_property LOC SLICE_X15Y755 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[192]_i_2}]
set_property LOC SLICE_X15Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[463]}]
set_property LOC SLICE_X10Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[94]_i_1}]
set_property LOC SLICE_X11Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[363]}]
set_property LOC SLICE_X10Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[14]}]
set_property LOC SLICE_X13Y692 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[164]}]
set_property LOC SLICE_X15Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[215]}]
set_property LOC SLICE_X49Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[190]}]
set_property LOC SLICE_X15Y731 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[367]}]
set_property LOC SLICE_X49Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[59]}]
set_property LOC SLICE_X86Y814 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[17]}]
set_property LOC SLICE_X14Y750 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_120]
set_property LOC SLICE_X14Y752 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[432]}]
set_property LOC SLICE_X167Y744 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx[2]_i_6}]
set_property LOC SLICE_X14Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[216]_i_2}]
set_property LOC SLICE_X16Y733 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[316]}]
set_property LOC SLICE_X83Y698 [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_cmac_cdc_sync_gt_txresetdone_int/s_out_d2_cdc_to_reg]
set_property LOC SLICE_X10Y678 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_348]
set_property LOC SLICE_X150Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[54]}]
set_property LOC SLICE_X119Y693 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[162]}]
set_property LOC SLICE_X50Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[30]}]
set_property LOC SLICE_X11Y828 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_192]
set_property LOC SLICE_X117Y693 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[60]}]
set_property LOC SLICE_X83Y702 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[34]}]
set_property LOC SLICE_X14Y763 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[47]_i_10}]
set_property LOC SLICE_X12Y799 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_435]
set_property LOC SLICE_X83Y828 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[398]}]
set_property LOC SLICE_X150Y706 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[28]}]
set_property LOC SLICE_X139Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[23]}]
set_property LOC SLICE_X12Y808 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_103]
set_property LOC SLICE_X10Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[342]}]
set_property LOC SLICE_X122Y760 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[187]}]
set_property LOC SLICE_X15Y609 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[49]_i_1}]
set_property LOC SLICE_X12Y803 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_270]
set_property LOC SLICE_X11Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/rot[1]_i_14}]
set_property LOC SLICE_X49Y844 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[308]}]
set_property LOC SLICE_X12Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[499]_i_2}]
set_property LOC SLICE_X20Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_out_reg[1]}]
set_property LOC SLICE_X10Y819 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_391]
set_property LOC SLICE_X15Y758 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[455]_i_1}]
set_property LOC SLICE_X14Y733 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[405]_i_1}]
set_property LOC SLICE_X17Y755 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[192]_i_1}]
set_property LOC SLICE_X13Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[93]}]
set_property LOC SLICE_X11Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[93]_i_2}]
set_property LOC SLICE_X12Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[362]}]
set_property LOC SLICE_X14Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[150]}]
set_property LOC SLICE_X14Y694 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[157]}]
set_property LOC SLICE_X13Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[320]}]
set_property LOC SLICE_X158Y791 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[51]}]
set_property LOC SLICE_X50Y742 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[293]}]
set_property LOC SLICE_X12Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[366]}]
set_property LOC SLICE_X49Y742 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[313]}]
set_property LOC SLICE_X85Y815 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[14]}]
set_property LOC SLICE_X13Y742 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_139]
set_property LOC SLICE_X14Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[431]}]
set_property LOC SLICE_X120Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[439]}]
set_property LOC SLICE_X167Y689 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_txresetdone_inst/i_in_meta_reg}]
set_property LOC SLICE_X16Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[217]_i_1}]
set_property LOC SLICE_X118Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[24]}]
set_property LOC SLICE_X13Y738 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[273]}]
set_property LOC SLICE_X150Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[19]}]
set_property LOC SLICE_X119Y693 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[174]}]
set_property LOC SLICE_X19Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[57]}]
set_property LOC SLICE_X117Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[5]}]
set_property LOC SLICE_X84Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[33]}]
set_property LOC SLICE_X12Y761 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[31]_i_8}]
set_property LOC SLICE_X167Y689 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/pllreset_tx_out_i_1]
set_property LOC SLICE_X12Y839 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_449]
set_property LOC SLICE_X83Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[399]}]
set_property LOC SLICE_X59Y752 [get_cells {qsfp0_cmac_inst/inst/master_watchdog_reg[0]_i_2}]
set_property LOC SLICE_X139Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[19]}]
set_property LOC SLICE_X12Y805 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[283]}]
set_property LOC SLICE_X12Y692 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[47]_i_7}]
set_property LOC SLICE_X12Y803 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_262]
set_property LOC SLICE_X12Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/rot[1]_i_6}]
set_property LOC SLICE_X51Y815 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[38]}]
set_property LOC SLICE_X14Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[4]_i_1}]
set_property LOC SLICE_X83Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[41]}]
set_property LOC SLICE_X51Y861 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[45]}]
set_property LOC SLICE_X12Y816 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_39]
set_property LOC SLICE_X14Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[434]_i_1}]
set_property LOC SLICE_X10Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[403]_i_1}]
set_property LOC SLICE_X15Y758 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[195]_i_2}]
set_property LOC SLICE_X12Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[88]}]
set_property LOC SLICE_X12Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[106]}]
set_property LOC SLICE_X10Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[365]}]
set_property LOC SLICE_X138Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[62]}]
set_property LOC SLICE_X14Y731 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[155]}]
set_property LOC SLICE_X14Y694 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[140]}]
set_property LOC SLICE_X16Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[221]}]
set_property LOC SLICE_X50Y742 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[300]}]
set_property LOC SLICE_X14Y731 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[363]}]
set_property LOC SLICE_X49Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[446]}]
set_property LOC SLICE_X86Y815 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data2/data_in_d1_reg[0]}]
set_property LOC SLICE_X86Y816 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[40]}]
set_property LOC SLICE_X13Y741 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_135]
set_property LOC SLICE_X118Y698 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync1_reg]
set_property LOC SLICE_X14Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[434]}]
set_property LOC SLICE_X168Y740 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr_reg[2]}]
set_property LOC SLICE_X15Y753 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[65]}]
set_property LOC SLICE_X12Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[231]_i_2}]
set_property LOC SLICE_X118Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[27]}]
set_property LOC SLICE_X13Y738 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[306]}]
set_property LOC SLICE_X83Y698 [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_cmac_cdc_sync_gt_txresetdone_int/s_out_d3_reg]
set_property LOC SLICE_X150Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[48]}]
set_property LOC SLICE_X120Y696 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[156]}]
set_property LOC SLICE_X19Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[55]}]
set_property LOC SLICE_X10Y830 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_211]
set_property LOC SLICE_X117Y693 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[61]}]
set_property LOC SLICE_X84Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[31]}]
set_property LOC SLICE_X15Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[44]_i_1}]
set_property LOC SLICE_X166Y692 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_reg]
set_property LOC SLICE_X12Y838 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_46]
set_property LOC SLICE_X84Y826 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[397]}]
set_property LOC SLICE_X59Y752 [get_cells {qsfp0_cmac_inst/inst/master_watchdog_reg[0]}]
set_property LOC SLICE_X139Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[18]}]
set_property LOC SLICE_X11Y828 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[350]}]
set_property LOC SLICE_X128Y761 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[189]}]
set_property LOC SLICE_X14Y607 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[4]_i_1}]
set_property LOC SLICE_X12Y803 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_263]
set_property LOC SLICE_X10Y761 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/rot[1]_i_2}]
set_property LOC SLICE_X50Y856 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[8]}]
set_property LOC SLICE_X13Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[49]_i_2}]
set_property LOC SLICE_X10Y819 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_390]
set_property LOC SLICE_X11Y742 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[456]_i_1}]
set_property LOC SLICE_X12Y708 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_466]
set_property LOC SLICE_X10Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[402]_i_2}]
set_property LOC SLICE_X16Y753 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[193]_i_1}]
set_property LOC SLICE_X16Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[89]}]
set_property LOC SLICE_X14Y733 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[91]_i_1}]
set_property LOC SLICE_X13Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[364]}]
set_property LOC SLICE_X138Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[60]}]
set_property LOC SLICE_X11Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[156]}]
set_property LOC SLICE_X10Y670 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[88]}]
set_property LOC SLICE_X117Y681 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[45]}]
set_property LOC SLICE_X17Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[224]}]
set_property LOC SLICE_X155Y786 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[5]}]
set_property LOC SLICE_X49Y736 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[274]}]
set_property LOC SLICE_X14Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[362]}]
set_property LOC SLICE_X49Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[41]}]
set_property LOC SLICE_X86Y813 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[42]}]
set_property LOC SLICE_X10Y838 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_73]
set_property LOC SLICE_X13Y741 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_134]
set_property LOC SLICE_X15Y669 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty[14]_i_1}]
set_property LOC SLICE_X13Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[433]}]
set_property LOC SLICE_X168Y742 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all[1]_i_1}]
set_property LOC SLICE_X119Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[433]}]
set_property LOC SLICE_X16Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[217]_i_2}]
set_property LOC SLICE_X15Y735 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[298]}]
set_property LOC SLICE_X150Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[7]}]
set_property LOC SLICE_X119Y693 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[176]}]
set_property LOC SLICE_X19Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[58]}]
set_property LOC SLICE_X85Y701 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[47]}]
set_property LOC SLICE_X84Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[35]}]
set_property LOC SLICE_X167Y741 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg]
set_property LOC SLICE_X15Y750 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[57]_i_1}]
set_property LOC SLICE_X84Y826 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[403]}]
set_property LOC SLICE_X139Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[20]}]
set_property LOC SLICE_X168Y685 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/FSM_sequential_sm_reset_rx[2]_i_1}]
set_property LOC SLICE_X10Y830 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[349]}]
set_property LOC SLICE_X125Y761 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[174]}]
set_property LOC SLICE_X13Y681 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[31]_i_10}]
set_property LOC SLICE_X10Y800 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_260]
set_property LOC SLICE_X10Y764 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/wr_ptr[1]_i_1__0}]
set_property LOC SLICE_X10Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/rd_ptr_reg[0]}]
set_property LOC SLICE_X49Y836 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[292]}]
set_property LOC SLICE_X12Y736 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[500]_i_1}]
set_property LOC SLICE_X83Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[36]}]
set_property LOC SLICE_X51Y861 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[49]}]
set_property LOC SLICE_X10Y817 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_388]
set_property LOC SLICE_X14Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[489]_i_1}]
set_property LOC SLICE_X11Y668 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_491]
set_property LOC SLICE_X12Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[404]_i_1}]
set_property LOC SLICE_X17Y757 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[194]_i_1}]
set_property LOC SLICE_X16Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[459]}]
set_property LOC SLICE_X14Y758 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[123]}]
set_property LOC SLICE_X15Y744 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[301]}]
set_property LOC SLICE_X9Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[153]}]
set_property LOC SLICE_X14Y694 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[159]}]
set_property LOC SLICE_X15Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[324]}]
set_property LOC SLICE_X49Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[191]}]
set_property LOC SLICE_X12Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[381]}]
set_property LOC SLICE_X49Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[62]}]
set_property LOC SLICE_X85Y815 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[43]}]
set_property LOC SLICE_X12Y868 [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_cmac_cdc_sync_gt_rxresetdone_reg_rxusrclk2/i_cmac_usplus_0_top_i_1]
set_property LOC SLICE_X12Y663 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_12]
set_property LOC SLICE_X14Y755 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[436]}]
set_property LOC SLICE_X12Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[230]_i_1}]
set_property LOC SLICE_X15Y735 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[305]}]
set_property LOC SLICE_X49Y709 [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_cmac_cdc_sync_gt_txresetdone_int/s_out_d4_reg]
set_property LOC SLICE_X150Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[12]}]
set_property LOC SLICE_X119Y700 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[158]}]
set_property LOC SLICE_X20Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[8]}]
set_property LOC SLICE_X117Y693 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[63]}]
set_property LOC SLICE_X51Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[40]}]
set_property LOC SLICE_X84Y788 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[50]}]
set_property LOC SLICE_X10Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[84]}]
set_property LOC SLICE_X167Y748 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_sync1_reg]
set_property LOC SLICE_X12Y838 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_456]
set_property LOC SLICE_X125Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[40]}]
set_property LOC SLICE_X83Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[402]}]
set_property LOC SLICE_X150Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[35]}]
set_property LOC SLICE_X164Y685 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[10]}]
set_property LOC SLICE_X139Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[1]}]
set_property LOC SLICE_X11Y805 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_129]
set_property LOC SLICE_X167Y685 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/i_in_meta_reg]
set_property LOC SLICE_X13Y694 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_5}]
set_property LOC SLICE_X12Y803 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_261]
set_property LOC SLICE_X14Y763 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/wr_ptr[0]_i_1__0}]
set_property LOC SLICE_X10Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/rd_ptr[2]_i_2__2}]
set_property LOC SLICE_X51Y852 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[404]}]
set_property LOC SLICE_X34Y759 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[7]}]
set_property LOC SLICE_X14Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[4]_i_2}]
set_property LOC SLICE_X83Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[42]}]
set_property LOC SLICE_X49Y849 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[4]}]
set_property LOC SLICE_X10Y819 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_389]
set_property LOC SLICE_X13Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[433]_i_2}]
set_property LOC SLICE_X12Y707 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_476]
set_property LOC SLICE_X10Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[403]_i_2}]
set_property LOC SLICE_X16Y753 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[193]_i_2}]
set_property LOC SLICE_X13Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[92]}]
set_property LOC SLICE_X10Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[94]_i_2}]
set_property LOC SLICE_X15Y744 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[300]}]
set_property LOC SLICE_X14Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[154]}]
set_property LOC SLICE_X10Y670 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[89]}]
set_property LOC SLICE_X13Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[228]}]
set_property LOC SLICE_X158Y791 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[53]}]
set_property LOC SLICE_X49Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[19]}]
set_property LOC SLICE_X15Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[364]}]
set_property LOC SLICE_X49Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[46]}]
set_property LOC SLICE_X86Y813 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[44]}]
set_property LOC SLICE_X13Y741 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_136]
set_property LOC SLICE_X12Y753 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[435]}]
set_property LOC SLICE_X116Y741 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync1_reg]
set_property LOC SLICE_X12Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[230]_i_2}]
set_property LOC SLICE_X15Y735 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[297]}]
set_property LOC SLICE_X12Y689 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_307]
set_property LOC SLICE_X120Y676 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[10]}]
set_property LOC SLICE_X117Y693 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[62]}]
set_property LOC SLICE_X83Y702 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[32]}]
set_property LOC SLICE_X83Y785 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[46]}]
set_property LOC SLICE_X14Y760 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_29}]
set_property LOC SLICE_X166Y692 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync1_reg]
set_property LOC SLICE_X86Y806 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[285]}]
set_property LOC SLICE_X150Y706 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[34]}]
set_property LOC SLICE_X58Y754 [get_cells qsfp0_cmac_inst/inst/master_watchdog_barking_i_8]
set_property LOC SLICE_X49Y858 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data3/data_out_reg[7]}]
set_property LOC SLICE_X10Y808 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[369]}]
set_property LOC SLICE_X124Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[175]}]
set_property LOC SLICE_X13Y640 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[30]_i_1}]
set_property LOC SLICE_X12Y790 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_289]
set_property LOC SLICE_X50Y858 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_in_d1_reg[50]}]
set_property LOC SLICE_X14Y761 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/axis_tkeep[63]_i_19}]
set_property LOC SLICE_X50Y849 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[299]}]
set_property LOC SLICE_X33Y760 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[31]}]
set_property LOC SLICE_X12Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[501]_i_1}]
set_property LOC SLICE_X84Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[4]}]
set_property LOC SLICE_X12Y790 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_412]
set_property LOC SLICE_X14Y737 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[488]_i_2}]
set_property LOC SLICE_X14Y684 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_532]
set_property LOC SLICE_X10Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[402]_i_1}]
set_property LOC SLICE_X15Y757 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[195]_i_1}]
set_property LOC SLICE_X15Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[84]}]
set_property LOC SLICE_X14Y742 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[8]_i_1}]
set_property LOC SLICE_X14Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[303]}]
set_property LOC SLICE_X14Y732 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[159]}]
set_property LOC SLICE_X10Y797 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_549]
set_property LOC SLICE_X14Y693 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[129]}]
set_property LOC SLICE_X14Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[504]_i_1}]
set_property LOC SLICE_X14Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[326]}]
set_property LOC SLICE_X50Y738 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[275]}]
set_property LOC SLICE_X10Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[35]}]
set_property LOC SLICE_X13Y737 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_154]
set_property LOC SLICE_X15Y685 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[480]}]
set_property LOC SLICE_X13Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[438]}]
set_property LOC SLICE_X164Y745 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_4}]
set_property LOC SLICE_X15Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[232]_i_1}]
set_property LOC SLICE_X125Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl1/data_out_reg[1]}]
set_property LOC SLICE_X83Y725 [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_cmac_cdc_sync_master_watchdog_barking/s_out_d2_cdc_to_reg]
set_property LOC SLICE_X58Y754 [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_cmac_cdc_sync_core_tx_reset/s_out_d4_reg]
set_property LOC SLICE_X50Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[1]}]
set_property LOC SLICE_X117Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[7]}]
set_property LOC SLICE_X51Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[43]}]
set_property LOC SLICE_X15Y750 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_2}]
set_property LOC SLICE_X166Y692 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync2_reg]
set_property LOC SLICE_X86Y800 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[262]}]
set_property LOC SLICE_X150Y706 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[31]}]
set_property LOC SLICE_X49Y858 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data3/data_out_reg[6]}]
set_property LOC SLICE_X10Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[332]}]
set_property LOC SLICE_X15Y609 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[57]_i_1}]
set_property LOC SLICE_X12Y809 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_29]
set_property LOC SLICE_X10Y764 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/wr_ptr[2]_i_2}]
set_property LOC SLICE_X51Y815 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_in_d1_reg[4]}]
set_property LOC SLICE_X33Y760 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[34]}]
set_property LOC SLICE_X12Y736 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[500]_i_2}]
set_property LOC SLICE_X51Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[1]}]
set_property LOC SLICE_X51Y858 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[22]}]
set_property LOC SLICE_X12Y790 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_410]
set_property LOC SLICE_X11Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[477]_i_2}]
set_property LOC SLICE_X12Y724 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_51]
set_property LOC SLICE_X10Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[400]_i_2}]
set_property LOC SLICE_X15Y758 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[194]_i_2}]
set_property LOC SLICE_X15Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[85]}]
set_property LOC SLICE_X10Y732 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[89]_i_2}]
set_property LOC SLICE_X16Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[302]}]
set_property LOC SLICE_X138Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[44]}]
set_property LOC SLICE_X11Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[15]}]
set_property LOC SLICE_X14Y695 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[130]}]
set_property LOC SLICE_X14Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[218]}]
set_property LOC SLICE_X14Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[359]}]
set_property LOC SLICE_X49Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[5]}]
set_property LOC SLICE_X13Y737 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_153]
set_property LOC SLICE_X118Y698 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_meta_reg]
set_property LOC SLICE_X14Y684 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[479]}]
set_property LOC SLICE_X14Y753 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[437]}]
set_property LOC SLICE_X168Y741 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_sat_reg]
set_property LOC SLICE_X120Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[435]}]
set_property LOC SLICE_X168Y699 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_rxresetdone_inst/i_in_sync3_reg}]
set_property LOC SLICE_X15Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[232]_i_2}]
set_property LOC SLICE_X10Y684 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_342]
set_property LOC SLICE_X150Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[8]}]
set_property LOC SLICE_X20Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[9]}]
set_property LOC SLICE_X118Y696 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[6]}]
set_property LOC SLICE_X83Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[38]}]
set_property LOC SLICE_X168Y753 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_txresetdone_inst/i_in_meta_reg}]
set_property LOC SLICE_X15Y747 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[41]_i_1}]
set_property LOC SLICE_X166Y692 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_out_reg]
set_property LOC SLICE_X83Y807 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[260]}]
set_property LOC SLICE_X150Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[30]}]
set_property LOC SLICE_X49Y859 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data3/data_out_reg[11]}]
set_property LOC SLICE_X166Y690 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/FSM_sequential_sm_reset_all[2]_i_1}]
set_property LOC SLICE_X10Y830 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[344]}]
set_property LOC SLICE_X128Y761 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[176]}]
set_property LOC SLICE_X13Y696 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[47]_i_8}]
set_property LOC SLICE_X12Y814 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_286]
set_property LOC SLICE_X51Y857 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_in_d1_reg[52]}]
set_property LOC SLICE_X11Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/axis_tkeep[63]_i_11}]
set_property LOC SLICE_X31Y762 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[39]}]
set_property LOC SLICE_X12Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[501]_i_2}]
set_property LOC SLICE_X51Y739 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[16]}]
set_property LOC SLICE_X13Y819 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_357]
set_property LOC SLICE_X9Y734 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[479]_i_1}]
set_property LOC SLICE_X15Y668 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_518]
set_property LOC SLICE_X10Y733 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[401]_i_2}]
set_property LOC SLICE_X16Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[196]_i_2}]
set_property LOC SLICE_X16Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[86]}]
set_property LOC SLICE_X10Y743 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[111]}]
set_property LOC SLICE_X12Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[305]}]
set_property LOC SLICE_X14Y731 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[157]}]
set_property LOC SLICE_X12Y706 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_sop_reg[0]}]
set_property LOC SLICE_X15Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[219]}]
set_property LOC SLICE_X49Y742 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[301]}]
set_property LOC SLICE_X15Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[361]}]
set_property LOC SLICE_X46Y753 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[420]}]
set_property LOC SLICE_X12Y834 [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_cmac_cdc_sync_gt_rxresetdone_reg_rxusrclk2/s_out_d2_cdc_to_reg]
set_property LOC SLICE_X14Y751 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_126]
set_property LOC SLICE_X15Y685 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[481]}]
set_property LOC SLICE_X14Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[43]}]
set_property LOC SLICE_X168Y743 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtrxreset_out_reg]
set_property LOC SLICE_X166Y743 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[6]_i_2}]
set_property LOC SLICE_X14Y704 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[313]}]
set_property LOC SLICE_X83Y725 [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_cmac_cdc_sync_master_watchdog_barking/s_out_d3_reg]
set_property LOC SLICE_X10Y678 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_334]
set_property LOC SLICE_X150Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[9]}]
set_property LOC SLICE_X117Y693 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[9]}]
set_property LOC SLICE_X86Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[37]}]
set_property LOC SLICE_X14Y760 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_17}]
set_property LOC SLICE_X86Y807 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[269]}]
set_property LOC SLICE_X57Y754 [get_cells qsfp0_cmac_inst/inst/master_watchdog_barking_reg]
set_property LOC SLICE_X49Y859 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data3/data_out_reg[5]}]
set_property LOC SLICE_X12Y692 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[31]_i_11}]
set_property LOC SLICE_X12Y814 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_288]
set_property LOC SLICE_X49Y857 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_in_d1_reg[51]}]
set_property LOC SLICE_X49Y844 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[312]}]
set_property LOC SLICE_X31Y762 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[33]}]
set_property LOC SLICE_X51Y739 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[17]}]
set_property LOC SLICE_X12Y790 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_413]
set_property LOC SLICE_X10Y735 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[462]_i_2}]
set_property LOC SLICE_X10Y669 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_504]
set_property LOC SLICE_X10Y733 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[401]_i_1}]
set_property LOC SLICE_X15Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[196]_i_1}]
set_property LOC SLICE_X15Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[87]}]
set_property LOC SLICE_X14Y742 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[8]_i_2}]
set_property LOC SLICE_X12Y747 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[304]}]
set_property LOC SLICE_X12Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[158]}]
set_property LOC SLICE_X11Y805 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_535]
set_property LOC SLICE_X14Y693 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[128]}]
set_property LOC SLICE_X119Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d1_reg[9]}]
set_property LOC SLICE_X15Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[223]}]
set_property LOC SLICE_X14Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[360]}]
set_property LOC SLICE_X13Y737 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_155]
set_property LOC SLICE_X16Y685 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[471]}]
set_property LOC SLICE_X14Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[439]}]
set_property LOC SLICE_X168Y678 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst/i_in_meta_reg}]
set_property LOC SLICE_X15Y703 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[314]}]
set_property LOC SLICE_X11Y688 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_330]
set_property LOC SLICE_X10Y829 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_199]
set_property LOC SLICE_X118Y696 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[8]}]
set_property LOC SLICE_X51Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[41]}]
set_property LOC SLICE_X86Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[407]}]
set_property LOC SLICE_X15Y761 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_30}]
set_property LOC SLICE_X86Y806 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[267]}]
set_property LOC SLICE_X12Y815 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_116]
set_property LOC SLICE_X10Y806 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[355]}]
set_property LOC SLICE_X123Y755 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[177]}]
set_property LOC SLICE_X13Y694 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_4_rewire}]
set_property LOC SLICE_X12Y814 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_284]
set_property LOC SLICE_X51Y815 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_in_d1_reg[3]}]
set_property LOC SLICE_X14Y761 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/axis_tkeep[63]_i_6}]
set_property LOC SLICE_X50Y849 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[307]}]
set_property LOC SLICE_X36Y758 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[37]}]
set_property LOC SLICE_X12Y737 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[502]_i_2}]
set_property LOC SLICE_X12Y808 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_41]
set_property LOC SLICE_X14Y736 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[488]_i_1}]
set_property LOC SLICE_X11Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[427]_i_2}]
set_property LOC SLICE_X15Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[197]_i_2}]
set_property LOC SLICE_X14Y608 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[13]_i_1}]
set_property LOC SLICE_X15Y736 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[103]}]
set_property LOC SLICE_X14Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[307]}]
set_property LOC SLICE_X133Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[52]}]
set_property LOC SLICE_X12Y704 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[101]}]
set_property LOC SLICE_X13Y663 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty_reg[3]}]
set_property LOC SLICE_X15Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[503]_i_1}]
set_property LOC SLICE_X14Y733 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[21]}]
set_property LOC SLICE_X120Y785 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[54]}]
set_property LOC SLICE_X49Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[1]}]
set_property LOC SLICE_X15Y732 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[355]}]
set_property LOC SLICE_X46Y753 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[399]}]
set_property LOC SLICE_X13Y738 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_151]
set_property LOC SLICE_X116Y690 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync1_reg]
set_property LOC SLICE_X14Y684 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[483]}]
set_property LOC SLICE_X15Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[441]}]
set_property LOC SLICE_X166Y742 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[7]_i_1}]
set_property LOC SLICE_X120Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[436]}]
set_property LOC SLICE_X15Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[219]_i_2}]
set_property LOC SLICE_X13Y738 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[311]}]
set_property LOC SLICE_X12Y692 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_296]
set_property LOC SLICE_X150Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[1]}]
set_property LOC SLICE_X19Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[56]}]
set_property LOC SLICE_X10Y829 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_202]
set_property LOC SLICE_X84Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[0]}]
set_property LOC SLICE_X10Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[90]}]
set_property LOC SLICE_X83Y802 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[271]}]
set_property LOC SLICE_X49Y859 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data3/data_out_reg[10]}]
set_property LOC SLICE_X12Y815 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_115]
set_property LOC SLICE_X11Y828 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[347]}]
set_property LOC SLICE_X12Y641 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[29]_i_1}]
set_property LOC SLICE_X12Y814 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_287]
set_property LOC SLICE_X14Y761 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/axis_tkeep[63]_i_21}]
set_property LOC SLICE_X50Y813 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[28]}]
set_property LOC SLICE_X12Y737 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[502]_i_1}]
set_property LOC SLICE_X83Y736 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[49]}]
set_property LOC SLICE_X12Y793 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_423]
set_property LOC SLICE_X15Y736 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[487]_i_2}]
set_property LOC SLICE_X14Y684 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_531]
set_property LOC SLICE_X10Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[427]_i_1}]
set_property LOC SLICE_X15Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[197]_i_1}]
set_property LOC SLICE_X14Y608 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[14]_i_1}]
set_property LOC SLICE_X15Y733 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[92]_i_2}]
set_property LOC SLICE_X15Y737 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[306]}]
set_property LOC SLICE_X9Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[164]}]
set_property LOC SLICE_X12Y706 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_sop[0]_i_1}]
set_property LOC SLICE_X117Y681 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[47]}]
set_property LOC SLICE_X12Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[220]}]
set_property LOC SLICE_X120Y785 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[58]}]
set_property LOC SLICE_X14Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[357]}]
set_property LOC SLICE_X49Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[3]}]
set_property LOC SLICE_X13Y743 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_150]
set_property LOC SLICE_X14Y684 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[482]}]
set_property LOC SLICE_X13Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[440]}]
set_property LOC SLICE_X119Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[434]}]
set_property LOC SLICE_X14Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[234]_i_2}]
set_property LOC SLICE_X14Y704 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[312]}]
set_property LOC SLICE_X12Y689 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_327]
set_property LOC SLICE_X120Y676 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[14]}]
set_property LOC SLICE_X14Y808 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_180]
set_property LOC SLICE_X86Y701 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[11]}]
set_property LOC SLICE_X84Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[1]}]
set_property LOC SLICE_X15Y760 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_18}]
set_property LOC SLICE_X83Y807 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[272]}]
set_property LOC SLICE_X51Y858 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data3/data_out_reg[8]}]
set_property LOC SLICE_X12Y806 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[300]}]
set_property LOC SLICE_X120Y752 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[178]}]
set_property LOC SLICE_X13Y693 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[47]_i_9}]
set_property LOC SLICE_X12Y814 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_282]
set_property LOC SLICE_X51Y852 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_in_d1_reg[49]}]
set_property LOC SLICE_X9Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/rd_ptr[2]_i_2__1}]
set_property LOC SLICE_X49Y846 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[412]}]
set_property LOC SLICE_X36Y761 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[35]}]
set_property LOC SLICE_X11Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[503]_i_2}]
set_property LOC SLICE_X12Y799 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_408]
set_property LOC SLICE_X10Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[478]_i_2}]
set_property LOC SLICE_X15Y671 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_521]
set_property LOC SLICE_X11Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[424]_i_2}]
set_property LOC SLICE_X14Y743 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[198]_i_2}]
set_property LOC SLICE_X15Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[82]}]
set_property LOC SLICE_X10Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[90]_i_1}]
set_property LOC SLICE_X14Y753 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[309]}]
set_property LOC SLICE_X16Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[160]}]
set_property LOC SLICE_X12Y664 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty_reg[0]}]
set_property LOC SLICE_X15Y732 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[502]_i_2}]
set_property LOC SLICE_X116Y683 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[49]}]
set_property LOC SLICE_X16Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[217]}]
set_property LOC SLICE_X50Y738 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[276]}]
set_property LOC SLICE_X12Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[358]}]
set_property LOC SLICE_X47Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[424]}]
set_property LOC SLICE_X86Y817 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[56]}]
set_property LOC SLICE_X14Y751 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_125]
set_property LOC SLICE_X15Y685 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[485]}]
set_property LOC SLICE_X14Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[443]}]
set_property LOC SLICE_X165Y743 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_3}]
set_property LOC SLICE_X119Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[432]}]
set_property LOC SLICE_X14Y733 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[21]_i_1}]
set_property LOC SLICE_X117Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[26]}]
set_property LOC SLICE_X13Y738 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[309]}]
set_property LOC SLICE_X12Y689 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_303]
set_property LOC SLICE_X52Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[19]}]
set_property LOC SLICE_X86Y693 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[12]}]
set_property LOC SLICE_X52Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[23]}]
set_property LOC SLICE_X16Y760 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[40]_i_2}]
set_property LOC SLICE_X86Y806 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[268]}]
set_property LOC SLICE_X14Y808 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_14]
set_property LOC SLICE_X12Y805 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[284]}]
set_property LOC SLICE_X13Y694 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_17}]
set_property LOC SLICE_X12Y814 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_285]
set_property LOC SLICE_X49Y844 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_in_d1_reg[48]}]
set_property LOC SLICE_X9Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/rd_ptr[0]_i_1__2}]
set_property LOC SLICE_X49Y844 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[304]}]
set_property LOC SLICE_X11Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[503]_i_1}]
set_property LOC SLICE_X83Y739 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[48]}]
set_property LOC SLICE_X20Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_out_reg[2]}]
set_property LOC SLICE_X12Y790 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_409]
set_property LOC SLICE_X10Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[478]_i_1}]
set_property LOC SLICE_X12Y724 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_52]
set_property LOC SLICE_X10Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[400]_i_1}]
set_property LOC SLICE_X14Y743 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[198]_i_1}]
set_property LOC SLICE_X15Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[458]}]
set_property LOC SLICE_X10Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[90]_i_2}]
set_property LOC SLICE_X14Y755 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[308]}]
set_property LOC SLICE_X10Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[162]}]
set_property LOC SLICE_X13Y662 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty_reg[1]}]
set_property LOC SLICE_X15Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[503]_i_2}]
set_property LOC SLICE_X120Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[48]}]
set_property LOC SLICE_X12Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[222]}]
set_property LOC SLICE_X50Y738 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[278]}]
set_property LOC SLICE_X14Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[356]}]
set_property LOC SLICE_X49Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[391]}]
set_property LOC SLICE_X86Y816 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[57]}]
set_property LOC SLICE_X13Y738 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_152]
set_property LOC SLICE_X12Y841 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_467]
set_property LOC SLICE_X15Y685 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[484]}]
set_property LOC SLICE_X15Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[442]}]
set_property LOC SLICE_X168Y742 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all[2]_i_3}]
set_property LOC SLICE_X13Y738 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[310]}]
set_property LOC SLICE_X12Y692 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_295]
set_property LOC SLICE_X86Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[22]}]
set_property LOC SLICE_X19Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[54]}]
set_property LOC SLICE_X10Y831 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_195]
set_property LOC SLICE_X86Y701 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[10]}]
set_property LOC SLICE_X49Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[12]}]
set_property LOC SLICE_X83Y807 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[279]}]
set_property LOC SLICE_X11Y828 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[313]}]
set_property LOC SLICE_X124Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[179]}]
set_property LOC SLICE_X12Y641 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[27]_i_1}]
set_property LOC SLICE_X12Y806 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_280]
set_property LOC SLICE_X49Y817 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_in_d1_reg[7]}]
set_property LOC SLICE_X9Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/rd_ptr[1]_i_1__1}]
set_property LOC SLICE_X51Y843 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[303]}]
set_property LOC SLICE_X33Y760 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[46]}]
set_property LOC SLICE_X12Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[504]_i_2}]
set_property LOC SLICE_X83Y736 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[47]}]
set_property LOC SLICE_X49Y859 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[31]}]
set_property LOC SLICE_X12Y793 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_424]
set_property LOC SLICE_X11Y737 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[457]_i_1}]
set_property LOC SLICE_X11Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[425]_i_2}]
set_property LOC SLICE_X17Y755 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[188]_i_1}]
set_property LOC SLICE_X15Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[61]}]
set_property LOC SLICE_X10Y735 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[110]}]
set_property LOC SLICE_X14Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[310]}]
set_property LOC SLICE_X10Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[168]}]
set_property LOC SLICE_X10Y805 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_539]
set_property LOC SLICE_X14Y694 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[137]}]
set_property LOC SLICE_X12Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[256]}]
set_property LOC SLICE_X49Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[21]}]
set_property LOC SLICE_X17Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[352]}]
set_property LOC SLICE_X49Y742 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[393]}]
set_property LOC SLICE_X86Y828 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data3/data_in_d1_reg[0]}]
set_property LOC SLICE_X86Y817 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[52]}]
set_property LOC SLICE_X13Y743 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_149]
set_property LOC SLICE_X16Y667 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty[15]_i_3}]
set_property LOC SLICE_X10Y758 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[445]}]
set_property LOC SLICE_X119Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[428]}]
set_property LOC SLICE_X167Y689 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_txresetdone_inst/i_in_sync3_reg}]
set_property LOC SLICE_X15Y704 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[321]}]
set_property LOC SLICE_X120Y682 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[4]}]
set_property LOC SLICE_X12Y689 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_321]
set_property LOC SLICE_X52Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[21]}]
set_property LOC SLICE_X10Y806 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_230]
set_property LOC SLICE_X86Y701 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[14]}]
set_property LOC SLICE_X51Y737 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[10]}]
set_property LOC SLICE_X86Y784 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[45]}]
set_property LOC SLICE_X168Y753 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst/i_in_sync2_reg}]
set_property LOC SLICE_X15Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[42]_i_1}]
set_property LOC SLICE_X167Y748 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_datapath_inst/rst_in_meta_reg]
set_property LOC SLICE_X83Y807 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[278]}]
set_property LOC SLICE_X11Y808 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_117]
set_property LOC SLICE_X167Y716 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst/i_in_sync3_reg}]
set_property LOC SLICE_X12Y641 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[23]_i_1}]
set_property LOC SLICE_X12Y814 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_283]
set_property LOC SLICE_X50Y813 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_in_d1_reg[6]}]
set_property LOC SLICE_X10Y761 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/rd_ptr[2]_i_4__0}]
set_property LOC SLICE_X49Y836 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[294]}]
set_property LOC SLICE_X12Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[504]_i_1}]
set_property LOC SLICE_X51Y861 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[32]}]
set_property LOC SLICE_X19Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_out_reg[11]}]
set_property LOC SLICE_X12Y799 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_407]
set_property LOC SLICE_X11Y742 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[456]_i_2}]
set_property LOC SLICE_X10Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[426]_i_2}]
set_property LOC SLICE_X15Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[187]_i_2}]
set_property LOC SLICE_X15Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[81]}]
set_property LOC SLICE_X15Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[105]}]
set_property LOC SLICE_X15Y742 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[30]}]
set_property LOC SLICE_X10Y805 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_540]
set_property LOC SLICE_X14Y695 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[138]}]
set_property LOC SLICE_X11Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[259]}]
set_property LOC SLICE_X49Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[22]}]
set_property LOC SLICE_X15Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[351]}]
set_property LOC SLICE_X47Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[398]}]
set_property LOC SLICE_X86Y817 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[53]}]
set_property LOC SLICE_X13Y743 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_148]
set_property LOC SLICE_X15Y667 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty[15]_i_4}]
set_property LOC SLICE_X14Y757 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[444]}]
set_property LOC SLICE_X119Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[429]}]
set_property LOC SLICE_X13Y742 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[278]}]
set_property LOC SLICE_X128Y761 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl1/data_out_reg[20]}]
set_property LOC SLICE_X83Y691 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d3_reg[15]}]
set_property LOC SLICE_X49Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[26]}]
set_property LOC SLICE_X12Y808 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_22]
set_property LOC SLICE_X86Y696 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[13]}]
set_property LOC SLICE_X52Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[9]}]
set_property LOC SLICE_X84Y788 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[49]}]
set_property LOC SLICE_X16Y758 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[43]_i_1}]
set_property LOC SLICE_X86Y800 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[259]}]
set_property LOC SLICE_X10Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[320]}]
set_property LOC SLICE_X124Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[17]}]
set_property LOC SLICE_X15Y639 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[28]_i_1}]
set_property LOC SLICE_X12Y806 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_279]
set_property LOC SLICE_X86Y800 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_out_reg[16]}]
set_property LOC SLICE_X11Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/rd_ptr_reg[0]}]
set_property LOC SLICE_X49Y846 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[398]}]
set_property LOC SLICE_X15Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[443]}]
set_property LOC SLICE_X10Y760 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[505]_i_2}]
set_property LOC SLICE_X12Y799 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_406]
set_property LOC SLICE_X12Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[458]_i_1}]
set_property LOC SLICE_X15Y667 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_525]
set_property LOC SLICE_X10Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[426]_i_1}]
set_property LOC SLICE_X15Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[187]_i_1}]
set_property LOC SLICE_X13Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[0]}]
set_property LOC SLICE_X13Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[312]}]
set_property LOC SLICE_X9Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[163]}]
set_property LOC SLICE_X14Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[135]}]
set_property LOC SLICE_X10Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[257]}]
set_property LOC SLICE_X14Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[354]}]
set_property LOC SLICE_X49Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[397]}]
set_property LOC SLICE_X86Y814 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[54]}]
set_property LOC SLICE_X14Y751 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_124]
set_property LOC SLICE_X12Y755 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[447]}]
set_property LOC GTYE4_COMMON_X1Y12 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[12].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST}]
set_property LOC SLICE_X120Y682 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[42]}]
set_property LOC SLICE_X167Y689 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_txresetdone_inst/i_in_sync2_reg}]
set_property LOC SLICE_X15Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[233]_i_1}]
set_property LOC SLICE_X117Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[28]}]
set_property LOC SLICE_X14Y704 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[323]}]
set_property LOC SLICE_X12Y671 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_34]
set_property LOC SLICE_X19Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[50]}]
set_property LOC SLICE_X11Y828 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_191]
set_property LOC SLICE_X84Y695 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[16]}]
set_property LOC SLICE_X51Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[11]}]
set_property LOC SLICE_X12Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_27}]
set_property LOC SLICE_X86Y807 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[280]}]
set_property LOC SLICE_X168Y691 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/i_in_sync2_reg]
set_property LOC SLICE_X10Y830 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[340]}]
set_property LOC SLICE_X14Y608 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[2]_i_1}]
set_property LOC SLICE_X12Y814 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_281]
set_property LOC SLICE_X86Y784 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_out_reg[0]}]
set_property LOC SLICE_X10Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/rd_ptr[2]_i_1__0}]
set_property LOC SLICE_X36Y758 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[44]}]
set_property LOC SLICE_X10Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[505]_i_1}]
set_property LOC SLICE_X12Y799 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_405]
set_property LOC SLICE_X11Y737 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[457]_i_2}]
set_property LOC SLICE_X11Y671 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_483]
set_property LOC SLICE_X11Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[425]_i_1}]
set_property LOC SLICE_X17Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[186]_i_1}]
set_property LOC SLICE_X11Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[63]}]
set_property LOC SLICE_X12Y743 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[10]}]
set_property LOC SLICE_X14Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[311]}]
set_property LOC SLICE_X9Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[166]}]
set_property LOC SLICE_X10Y804 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_544]
set_property LOC SLICE_X14Y694 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[136]}]
set_property LOC BUFG_GT_SYNC_X1Y168 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC}]
set_property LOC SLICE_X11Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[258]}]
set_property LOC SLICE_X49Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[20]}]
set_property LOC SLICE_X15Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[353]}]
set_property LOC SLICE_X49Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[39]}]
set_property LOC SLICE_X86Y788 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data0/data_in_d1_reg[18]}]
set_property LOC SLICE_X86Y817 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[55]}]
set_property LOC SLICE_X12Y663 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_15]
set_property LOC SLICE_X12Y753 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[446]}]
set_property LOC SLICE_X119Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[430]}]
set_property LOC SLICE_X167Y692 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst/i_in_out_reg}]
set_property LOC SLICE_X14Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[208]_i_2}]
set_property LOC SLICE_X119Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[25]}]
set_property LOC SLICE_X13Y737 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[280]}]
set_property LOC SLICE_X50Y683 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d3_reg[3]}]
set_property LOC SLICE_X49Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[25]}]
set_property LOC SLICE_X14Y808 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_184]
set_property LOC SLICE_X86Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[15]}]
set_property LOC SLICE_X51Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[0]}]
set_property LOC SLICE_X83Y828 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[408]}]
set_property LOC SLICE_X15Y747 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[58]_i_1}]
set_property LOC SLICE_X86Y806 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[266]}]
set_property LOC SLICE_X12Y805 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_100]
set_property LOC SLICE_X168Y691 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/i_in_sync1_reg]
set_property LOC SLICE_X10Y830 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[323]}]
set_property LOC SLICE_X125Y761 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[180]}]
set_property LOC SLICE_X15Y609 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[51]_i_1}]
set_property LOC SLICE_X12Y803 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_277]
set_property LOC SLICE_X50Y856 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_in_d1_reg[54]}]
set_property LOC SLICE_X10Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/rd_ptr_reg[1]}]
set_property LOC SLICE_X50Y849 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[300]}]
set_property LOC SLICE_X15Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[445]}]
set_property LOC SLICE_X14Y753 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[52]_i_2}]
set_property LOC SLICE_X83Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[46]}]
set_property LOC SLICE_X50Y856 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[33]}]
set_property LOC SLICE_X10Y817 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_404]
set_property LOC SLICE_X11Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[459]_i_1}]
set_property LOC SLICE_X15Y667 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_528]
set_property LOC SLICE_X13Y742 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[184]_i_1}]
set_property LOC SLICE_X15Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[59]}]
set_property LOC SLICE_X12Y737 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[108]}]
set_property LOC SLICE_X15Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[314]}]
set_property LOC SLICE_X12Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[0]}]
set_property LOC SLICE_X14Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[133]}]
set_property LOC SLICE_X10Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[261]}]
set_property LOC SLICE_X50Y742 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[304]}]
set_property LOC SLICE_X15Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[349]}]
set_property LOC SLICE_X49Y745 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[305]}]
set_property LOC SLICE_X86Y817 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[46]}]
set_property LOC SLICE_X13Y742 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_146]
set_property LOC SLICE_X14Y684 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[476]}]
set_property LOC SLICE_X14Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[469]}]
set_property LOC SLICE_X119Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[424]}]
set_property LOC SLICE_X15Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[233]_i_2}]
set_property LOC SLICE_X119Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[2]}]
set_property LOC SLICE_X14Y704 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[322]}]
set_property LOC SLICE_X119Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[51]}]
set_property LOC SLICE_X49Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[23]}]
set_property LOC SLICE_X86Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[18]}]
set_property LOC SLICE_X51Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[44]}]
set_property LOC SLICE_X15Y761 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[47]_i_9}]
set_property LOC SLICE_X86Y806 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[265]}]
set_property LOC SLICE_X150Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[57]}]
set_property LOC SLICE_X50Y856 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data3/data_out_reg[2]}]
set_property LOC SLICE_X10Y806 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_136]
set_property LOC SLICE_X12Y808 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[319]}]
set_property LOC SLICE_X12Y692 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[24]_i_1}]
set_property LOC SLICE_X12Y808 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_28]
set_property LOC SLICE_X50Y856 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_in_d1_reg[53]}]
set_property LOC SLICE_X10Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/rd_ptr[2]_i_3__1}]
set_property LOC SLICE_X50Y858 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[399]}]
set_property LOC SLICE_X35Y759 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[42]}]
set_property LOC SLICE_X14Y753 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[53]_i_1}]
set_property LOC SLICE_X49Y859 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[29]}]
set_property LOC SLICE_X10Y817 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_403]
set_property LOC SLICE_X12Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[458]_i_2}]
set_property LOC SLICE_X15Y669 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_524]
set_property LOC SLICE_X10Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[3]_i_2}]
set_property LOC SLICE_X15Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[185]_i_2}]
set_property LOC SLICE_X14Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[83]}]
set_property LOC SLICE_X10Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[109]}]
set_property LOC SLICE_X16Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[313]}]
set_property LOC SLICE_X16Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[193]}]
set_property LOC SLICE_X10Y809 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_523]
set_property LOC SLICE_X14Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[134]}]
set_property LOC SLICE_X120Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl1/data_out_reg[36]}]
set_property LOC SLICE_X14Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[263]}]
set_property LOC SLICE_X49Y745 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[303]}]
set_property LOC SLICE_X16Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[332]}]
set_property LOC SLICE_X49Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[395]}]
set_property LOC SLICE_X86Y814 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[4]}]
set_property LOC SLICE_X10Y839 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_72]
set_property LOC SLICE_X13Y742 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_145]
set_property LOC SLICE_X15Y758 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[448]}]
set_property LOC SLICE_X119Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[420]}]
set_property LOC SLICE_X167Y691 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_txresetdone_inst/i_in_out_reg}]
set_property LOC SLICE_X14Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[234]_i_1}]
set_property LOC SLICE_X86Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[29]}]
set_property LOC SLICE_X13Y742 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[279]}]
set_property LOC SLICE_X120Y682 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[50]}]
set_property LOC SLICE_X83Y725 [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_cmac_cdc_sync_master_watchdog_barking/s_out_d4_reg]
set_property LOC SLICE_X52Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[22]}]
set_property LOC SLICE_X10Y807 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_2]
set_property LOC SLICE_X84Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[17]}]
set_property LOC SLICE_X84Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[21]}]
set_property LOC SLICE_X12Y760 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_28}]
set_property LOC SLICE_X58Y754 [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_cmac_cdc_sync_core_tx_reset/s_out_d2_cdc_to_reg]
set_property LOC SLICE_X84Y788 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[25]}]
set_property LOC SLICE_X58Y753 [get_cells qsfp0_cmac_inst/inst/master_watchdog_barking_i_7]
set_property LOC SLICE_X10Y806 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_122]
set_property LOC SLICE_X167Y691 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/i_in_out_reg]
set_property LOC SLICE_X123Y755 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[181]}]
set_property LOC SLICE_X13Y692 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[24]_i_2}]
set_property LOC SLICE_X12Y803 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_275]
set_property LOC SLICE_X51Y815 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_in_d1_reg[5]}]
set_property LOC SLICE_X12Y760 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/rd_ptr[2]_i_4__1}]
set_property LOC SLICE_X14Y761 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/rot[1]_i_4}]
set_property LOC SLICE_X14Y743 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[70]_i_2}]
set_property LOC SLICE_X49Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d4_reg[11]}]
set_property LOC SLICE_X11Y818 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_402]
set_property LOC SLICE_X15Y744 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[45]_i_1}]
set_property LOC SLICE_X11Y668 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_489]
set_property LOC SLICE_X11Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[429]_i_1}]
set_property LOC SLICE_X16Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[185]_i_1}]
set_property LOC SLICE_X16Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[60]}]
set_property LOC SLICE_X15Y733 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[102]}]
set_property LOC SLICE_X14Y755 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[316]}]
set_property LOC SLICE_X15Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[194]}]
set_property LOC SLICE_X10Y809 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_524]
set_property LOC SLICE_X14Y695 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[131]}]
set_property LOC SLICE_X10Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[25]}]
set_property LOC SLICE_X49Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[23]}]
set_property LOC SLICE_X12Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[350]}]
set_property LOC SLICE_X49Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[394]}]
set_property LOC SLICE_X86Y816 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[50]}]
set_property LOC SLICE_X13Y694 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/rot_reg[1]}]
set_property LOC SLICE_X14Y751 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_123]
set_property LOC SLICE_X12Y841 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_470]
set_property LOC SLICE_X14Y684 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[478]}]
set_property LOC SLICE_X15Y755 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[64]}]
set_property LOC SLICE_X119Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[426]}]
set_property LOC SLICE_X117Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[33]}]
set_property LOC SLICE_X15Y704 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[320]}]
set_property LOC SLICE_X84Y681 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d3_reg[2]}]
set_property LOC SLICE_X86Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[19]}]
set_property LOC SLICE_X150Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[20]}]
set_property LOC SLICE_X19Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[52]}]
set_property LOC SLICE_X10Y830 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_198]
set_property LOC SLICE_X85Y701 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[1]}]
set_property LOC SLICE_X51Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[46]}]
set_property LOC SLICE_X15Y761 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_25}]
set_property LOC SLICE_X84Y826 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[405]}]
set_property LOC SLICE_X150Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[63]}]
set_property LOC SLICE_X168Y691 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/i_in_meta_reg]
set_property LOC SLICE_X119Y789 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl0/data_out_reg[55]}]
set_property LOC SLICE_X10Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[328]}]
set_property LOC SLICE_X124Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[188]}]
set_property LOC SLICE_X15Y609 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[50]_i_1}]
set_property LOC SLICE_X12Y803 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_278]
set_property LOC SLICE_X51Y857 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_in_d1_reg[55]}]
set_property LOC SLICE_X10Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/rd_ptr_reg[2]}]
set_property LOC SLICE_X51Y836 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[283]}]
set_property LOC SLICE_X10Y731 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[82]_i_1}]
set_property LOC SLICE_X11Y818 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_401]
set_property LOC SLICE_X11Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[459]_i_2}]
set_property LOC SLICE_X12Y708 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_456]
set_property LOC SLICE_X10Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[428]_i_1}]
set_property LOC SLICE_X16Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[186]_i_2}]
set_property LOC SLICE_X11Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[5]}]
set_property LOC SLICE_X10Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[107]}]
set_property LOC SLICE_X15Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[315]}]
set_property LOC SLICE_X9Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[18]}]
set_property LOC SLICE_X10Y840 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_55]
set_property LOC SLICE_X14Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[132]}]
set_property LOC SLICE_X120Y738 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d1_reg[6]}]
set_property LOC SLICE_X13Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[260]}]
set_property LOC SLICE_X49Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[24]}]
set_property LOC SLICE_X10Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[34]}]
set_property LOC SLICE_X46Y753 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[396]}]
set_property LOC SLICE_X86Y816 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[51]}]
set_property LOC SLICE_X13Y743 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_147]
set_property LOC SLICE_X14Y684 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[477]}]
set_property LOC SLICE_X10Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[468]}]
set_property LOC SLICE_X167Y743 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_clr_reg]
set_property LOC SLICE_X119Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[427]}]
set_property LOC SLICE_X118Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[30]}]
set_property LOC SLICE_X13Y743 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[277]}]
set_property LOC SLICE_X84Y681 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d3_reg[1]}]
set_property LOC SLICE_X12Y689 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_324]
set_property LOC SLICE_X152Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[21]}]
set_property LOC SLICE_X120Y700 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[149]}]
set_property LOC SLICE_X50Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[24]}]
set_property LOC SLICE_X85Y701 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[19]}]
set_property LOC SLICE_X52Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[45]}]
set_property LOC SLICE_X83Y785 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[56]}]
set_property LOC SLICE_X11Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[98]}]
set_property LOC SLICE_X83Y807 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[276]}]
set_property LOC SLICE_X150Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[62]}]
set_property LOC SLICE_X10Y806 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[364]}]
set_property LOC SLICE_X15Y639 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[25]_i_1}]
set_property LOC SLICE_X10Y791 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_303]
set_property LOC SLICE_X50Y826 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_in_d1_reg[20]}]
set_property LOC SLICE_X10Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/rd_ptr_reg[1]}]
set_property LOC SLICE_X10Y760 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/wr_ptr[0]_i_1__1}]
set_property LOC SLICE_X51Y815 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[29]}]
set_property LOC SLICE_X39Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[17]}]
set_property LOC SLICE_X11Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[5]_i_1}]
set_property LOC SLICE_X52Y737 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[14]}]
set_property LOC SLICE_X12Y818 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_349]
set_property LOC SLICE_X10Y734 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[460]_i_1}]
set_property LOC SLICE_X12Y708 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_470]
set_property LOC SLICE_X14Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[39]_i_1}]
set_property LOC SLICE_X14Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[182]_i_1}]
set_property LOC SLICE_X15Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[56]}]
set_property LOC SLICE_X16Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[167]}]
set_property LOC SLICE_X10Y753 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[318]}]
set_property LOC SLICE_X9Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[191]}]
set_property LOC SLICE_X11Y805 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_534]
set_property LOC SLICE_X166Y686 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg]
set_property LOC SLICE_X11Y671 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[97]}]
set_property LOC SLICE_X10Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[265]}]
set_property LOC SLICE_X49Y736 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[277]}]
set_property LOC SLICE_X14Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[346]}]
set_property LOC SLICE_X49Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[35]}]
set_property LOC SLICE_X11Y812 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_517]
set_property LOC SLICE_X16Y733 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_185]
set_property LOC SLICE_X10Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[452]}]
set_property LOC SLICE_X14Y734 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[483]}]
set_property LOC SLICE_X168Y742 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all[2]_i_2}]
set_property LOC SLICE_X164Y742 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[6]}]
set_property LOC SLICE_X168Y699 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_rxresetdone_inst/i_in_meta_reg}]
set_property LOC SLICE_X119Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[5]}]
set_property LOC SLICE_X11Y677 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_351]
set_property LOC SLICE_X86Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[18]}]
set_property LOC SLICE_X52Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[20]}]
set_property LOC SLICE_X86Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[21]}]
set_property LOC SLICE_X51Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[47]}]
set_property LOC SLICE_X84Y826 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[442]}]
set_property LOC SLICE_X13Y748 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[45]_i_1}]
set_property LOC SLICE_X119Y801 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[404]}]
set_property LOC SLICE_X83Y802 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[258]}]
set_property LOC SLICE_X150Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[6]}]
set_property LOC SLICE_X49Y858 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data3/data_out_reg[3]}]
set_property LOC SLICE_X118Y796 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl0/data_out_reg[54]}]
set_property LOC SLICE_X10Y806 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[365]}]
set_property LOC SLICE_X13Y694 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_35}]
set_property LOC SLICE_X10Y791 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_302]
set_property LOC SLICE_X49Y817 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_in_d1_reg[1]}]
set_property LOC SLICE_X10Y763 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/rot[1]_i_12}]
set_property LOC SLICE_X11Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[2].fifo_sync_inst/rot[1]_i_9}]
set_property LOC SLICE_X49Y836 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[293]}]
set_property LOC SLICE_X34Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[1]}]
set_property LOC SLICE_X14Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[81]_i_2}]
set_property LOC SLICE_X51Y739 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[15]}]
set_property LOC SLICE_X13Y818 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_354]
set_property LOC SLICE_X16Y744 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[45]_i_2}]
set_property LOC SLICE_X14Y682 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_544]
set_property LOC SLICE_X11Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[399]_i_2}]
set_property LOC SLICE_X14Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[183]_i_2}]
set_property LOC SLICE_X18Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[55]}]
set_property LOC SLICE_X15Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[187]}]
set_property LOC SLICE_X14Y758 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[317]}]
set_property LOC SLICE_X10Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[9]_i_2}]
set_property LOC SLICE_X166Y689 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_datapath_int_reg]
set_property LOC SLICE_X10Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[266]}]
set_property LOC SLICE_X49Y742 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[279]}]
set_property LOC SLICE_X13Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[348]}]
set_property LOC SLICE_X50Y742 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[317]}]
set_property LOC SLICE_X10Y809 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_516]
set_property LOC SLICE_X16Y733 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_165]
set_property LOC SLICE_X10Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[453]}]
set_property LOC SLICE_X168Y740 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr_reg[0]}]
set_property LOC SLICE_X86Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[16]}]
set_property LOC SLICE_X124Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl1/data_out_reg[0]}]
set_property LOC SLICE_X86Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[17]}]
set_property LOC SLICE_X19Y701 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[4]}]
set_property LOC SLICE_X83Y702 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[20]}]
set_property LOC SLICE_X51Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[49]}]
set_property LOC SLICE_X83Y830 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[434]}]
set_property LOC SLICE_X15Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[46]_i_1}]
set_property LOC SLICE_X83Y807 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[283]}]
set_property LOC SLICE_X58Y753 [get_cells qsfp0_cmac_inst/inst/master_watchdog_barking_i_6]
set_property LOC SLICE_X122Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl0/data_out_reg[6]}]
set_property LOC SLICE_X12Y806 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[297]}]
set_property LOC SLICE_X124Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[18]}]
set_property LOC SLICE_X13Y640 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[22]_i_1}]
set_property LOC SLICE_X10Y791 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_301]
set_property LOC SLICE_X50Y812 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_in_d1_reg[2]}]
set_property LOC SLICE_X10Y761 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/rot[1]_i_3}]
set_property LOC SLICE_X36Y758 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[19]}]
set_property LOC SLICE_X16Y734 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[80]_i_2}]
set_property LOC SLICE_X49Y849 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[2]}]
set_property LOC SLICE_X12Y818 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_347]
set_property LOC SLICE_X10Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[461]_i_1}]
set_property LOC SLICE_X10Y669 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_500]
set_property LOC SLICE_X10Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[3]_i_1}]
set_property LOC SLICE_X14Y753 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[181]_i_1}]
set_property LOC SLICE_X16Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[58]}]
set_property LOC SLICE_X14Y748 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[169]}]
set_property LOC SLICE_X15Y753 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[31]}]
set_property LOC SLICE_X16Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[192]}]
set_property LOC SLICE_X166Y689 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_datapath_int_i_1]
set_property LOC SLICE_X13Y662 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty[1]_i_4}]
set_property LOC SLICE_X12Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[262]}]
set_property LOC SLICE_X49Y742 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[302]}]
set_property LOC SLICE_X12Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[380]}]
set_property LOC SLICE_X46Y753 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[392]}]
set_property LOC SLICE_X10Y809 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_515]
set_property LOC SLICE_X14Y704 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_198]
set_property LOC SLICE_X15Y760 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[57]}]
set_property LOC SLICE_X168Y740 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr[2]_i_1}]
set_property LOC SLICE_X120Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[447]}]
set_property LOC SLICE_X14Y732 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[237]_i_1}]
set_property LOC SLICE_X118Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[61]}]
set_property LOC SLICE_X10Y678 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_346]
set_property LOC SLICE_X86Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[1]}]
set_property LOC SLICE_X19Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[51]}]
set_property LOC SLICE_X86Y696 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[48]}]
set_property LOC SLICE_X49Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[4]}]
set_property LOC SLICE_X86Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[435]}]
set_property LOC SLICE_X10Y742 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[97]}]
set_property LOC SLICE_X119Y804 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[405]}]
set_property LOC SLICE_X83Y785 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[39]}]
set_property LOC SLICE_X10Y806 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[275]}]
set_property LOC SLICE_X13Y640 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[26]_i_1}]
set_property LOC SLICE_X10Y791 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_300]
set_property LOC SLICE_X51Y836 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_in_d1_reg[23]}]
set_property LOC SLICE_X10Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/rd_ptr_reg[2]}]
set_property LOC SLICE_X49Y836 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[282]}]
set_property LOC SLICE_X35Y759 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[21]}]
set_property LOC SLICE_X11Y742 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[72]_i_1}]
set_property LOC SLICE_X83Y736 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[54]}]
set_property LOC SLICE_X19Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_out_reg[8]}]
set_property LOC SLICE_X12Y793 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_416]
set_property LOC SLICE_X10Y734 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[460]_i_2}]
set_property LOC SLICE_X12Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[39]_i_2}]
set_property LOC SLICE_X13Y742 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[184]_i_2}]
set_property LOC SLICE_X12Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[57]}]
set_property LOC SLICE_X15Y742 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[168]}]
set_property LOC SLICE_X12Y755 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[319]}]
set_property LOC SLICE_X12Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[190]}]
set_property LOC SLICE_X10Y840 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_53]
set_property LOC SLICE_X168Y686 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_qpll0reset_out[0]_INST_0}]
set_property LOC SLICE_X12Y688 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[178]}]
set_property LOC SLICE_X12Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[264]}]
set_property LOC SLICE_X49Y736 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[266]}]
set_property LOC SLICE_X15Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[347]}]
set_property LOC SLICE_X49Y745 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[316]}]
set_property LOC SLICE_X10Y810 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_514]
set_property LOC SLICE_X14Y704 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_197]
set_property LOC SLICE_X10Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[505]}]
set_property LOC SLICE_X168Y740 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr[1]_i_1}]
set_property LOC SLICE_X119Y684 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[44]}]
set_property LOC SLICE_X14Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[235]_i_1}]
set_property LOC SLICE_X83Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[24]}]
set_property LOC SLICE_X19Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[53]}]
set_property LOC SLICE_X11Y828 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_218]
set_property LOC SLICE_X86Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[22]}]
set_property LOC SLICE_X51Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[48]}]
set_property LOC SLICE_X83Y830 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[436]}]
set_property LOC SLICE_X13Y748 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[47]_i_2}]
set_property LOC SLICE_X118Y801 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[409]}]
set_property LOC SLICE_X83Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[406]}]
set_property LOC SLICE_X59Y755 [get_cells qsfp0_cmac_inst/inst/master_watchdog_barking_i_5]
set_property LOC SLICE_X12Y805 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_101]
set_property LOC SLICE_X122Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl0/data_out_reg[5]}]
set_property LOC SLICE_X128Y761 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[190]}]
set_property LOC SLICE_X13Y695 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_30}]
set_property LOC SLICE_X10Y791 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_299]
set_property LOC SLICE_X51Y826 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_in_d1_reg[18]}]
set_property LOC SLICE_X10Y761 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/wr_ptr[0]_i_1__2}]
set_property LOC SLICE_X49Y844 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[295]}]
set_property LOC SLICE_X35Y759 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[20]}]
set_property LOC SLICE_X15Y758 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[71]_i_1}]
set_property LOC SLICE_X83Y739 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[52]}]
set_property LOC SLICE_X12Y818 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_348]
set_property LOC SLICE_X10Y735 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[462]_i_1}]
set_property LOC SLICE_X12Y717 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_48]
set_property LOC SLICE_X10Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[398]_i_1}]
set_property LOC SLICE_X14Y753 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[181]_i_2}]
set_property LOC SLICE_X10Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[52]}]
set_property LOC SLICE_X16Y743 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[165]}]
set_property LOC SLICE_X15Y753 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[321]}]
set_property LOC SLICE_X15Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[106]}]
set_property LOC SLICE_X10Y802 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_546]
set_property LOC SLICE_X167Y692 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gttxreset_out_reg]
set_property LOC SLICE_X11Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[72]}]
set_property LOC SLICE_X117Y677 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[11]}]
set_property LOC SLICE_X11Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[269]}]
set_property LOC SLICE_X50Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[161]}]
set_property LOC SLICE_X10Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[395]}]
set_property LOC SLICE_X46Y753 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[427]}]
set_property LOC SLICE_X16Y734 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_162]
set_property LOC SLICE_X14Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[54]}]
set_property LOC SLICE_X168Y740 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr[0]_i_1}]
set_property LOC SLICE_X86Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[14]}]
set_property LOC SLICE_X12Y689 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_319]
set_property LOC SLICE_X86Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[21]}]
set_property LOC SLICE_X120Y700 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[135]}]
set_property LOC SLICE_X19Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[48]}]
set_property LOC SLICE_X52Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[51]}]
set_property LOC SLICE_X83Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[437]}]
set_property LOC SLICE_X10Y732 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[89]}]
set_property LOC SLICE_X86Y770 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[1]}]
set_property LOC SLICE_X150Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[7]}]
set_property LOC SLICE_X14Y808 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[307]}]
set_property LOC SLICE_X13Y694 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_34}]
set_property LOC SLICE_X10Y807 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_3]
set_property LOC SLICE_X50Y826 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_in_d1_reg[21]}]
set_property LOC SLICE_X10Y763 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/rot[1]_i_7}]
set_property LOC SLICE_X15Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[442]}]
set_property LOC SLICE_X36Y761 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[23]}]
set_property LOC SLICE_X14Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[81]_i_1}]
set_property LOC SLICE_X19Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_out_reg[5]}]
set_property LOC SLICE_X12Y790 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_411]
set_property LOC SLICE_X10Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[461]_i_2}]
set_property LOC SLICE_X10Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[397]_i_2}]
set_property LOC SLICE_X14Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[183]_i_1}]
set_property LOC SLICE_X12Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[50]}]
set_property LOC SLICE_X16Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[185]}]
set_property LOC SLICE_X15Y755 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[320]}]
set_property LOC SLICE_X9Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[169]}]
set_property LOC SLICE_X13Y663 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_eop[0]_i_2}]
set_property LOC SLICE_X117Y681 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[16]}]
set_property LOC SLICE_X12Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[26]}]
set_property LOC SLICE_X158Y791 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[63]}]
set_property LOC SLICE_X49Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[27]}]
set_property LOC SLICE_X11Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[396]}]
set_property LOC SLICE_X49Y742 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[318]}]
set_property LOC SLICE_X13Y696 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/rot_reg[0]}]
set_property LOC SLICE_X10Y840 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_52]
set_property LOC SLICE_X16Y734 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_161]
set_property LOC SLICE_X14Y755 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[316]_i_1}]
set_property LOC SLICE_X168Y740 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr0]
set_property LOC SLICE_X118Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[62]}]
set_property LOC SLICE_X86Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[20]}]
set_property LOC SLICE_X20Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[47]}]
set_property LOC SLICE_X10Y829 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_204]
set_property LOC SLICE_X86Y695 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[51]}]
set_property LOC SLICE_X51Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[50]}]
set_property LOC SLICE_X86Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[411]}]
set_property LOC SLICE_X14Y763 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[15]_i_11}]
set_property LOC SLICE_X83Y807 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[293]}]
set_property LOC SLICE_X150Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[56]}]
set_property LOC SLICE_X11Y816 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_120]
set_property LOC SLICE_X10Y806 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[367]}]
set_property LOC SLICE_X128Y761 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[191]}]
set_property LOC SLICE_X13Y693 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_32}]
set_property LOC SLICE_X10Y789 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_297]
set_property LOC SLICE_X51Y826 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_in_d1_reg[22]}]
set_property LOC SLICE_X10Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/wr_ptr[1]_i_1__2}]
set_property LOC SLICE_X31Y762 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[22]}]
set_property LOC SLICE_X14Y753 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[53]_i_2}]
set_property LOC SLICE_X51Y858 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[30]}]
set_property LOC SLICE_X50Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d4_reg[1]}]
set_property LOC SLICE_X12Y808 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_42]
set_property LOC SLICE_X9Y734 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[479]_i_2}]
set_property LOC SLICE_X12Y671 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_482]
set_property LOC SLICE_X11Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[399]_i_1}]
set_property LOC SLICE_X14Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[182]_i_2}]
set_property LOC SLICE_X11Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[54]}]
set_property LOC SLICE_X14Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[166]}]
set_property LOC SLICE_X15Y758 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[323]}]
set_property LOC SLICE_X14Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[167]}]
set_property LOC SLICE_X168Y685 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtrxreset_out_reg]
set_property LOC SLICE_X12Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[71]}]
set_property LOC SLICE_X120Y671 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[0]}]
set_property LOC SLICE_X11Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[267]}]
set_property LOC SLICE_X154Y787 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[9]}]
set_property LOC SLICE_X14Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[382]}]
set_property LOC SLICE_X50Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[60]}]
set_property LOC SLICE_X10Y812 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_519]
set_property LOC SLICE_X16Y734 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_164]
set_property LOC SLICE_X15Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[475]}]
set_property LOC SLICE_X13Y742 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[56]}]
set_property LOC SLICE_X168Y738 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[12].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/rst_in_meta_i_1__4}]
set_property LOC SLICE_X167Y743 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_clr_i_1]
set_property LOC SLICE_X15Y757 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[67]}]
set_property LOC SLICE_X119Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[58]}]
set_property LOC SLICE_X9Y754 [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_cmac_cdc_sync_gt_txresetdone_int3/s_out_d2_cdc_to_reg]
set_property LOC SLICE_X12Y669 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_338]
set_property LOC SLICE_X86Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[23]}]
set_property LOC SLICE_X119Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[148]}]
set_property LOC SLICE_X20Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[46]}]
set_property LOC SLICE_X10Y830 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_223]
set_property LOC SLICE_X116Y700 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[22]}]
set_property LOC SLICE_X51Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[52]}]
set_property LOC SLICE_X84Y826 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[438]}]
set_property LOC SLICE_X14Y734 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[88]}]
set_property LOC SLICE_X119Y800 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[403]}]
set_property LOC SLICE_X83Y802 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[294]}]
set_property LOC SLICE_X150Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[55]}]
set_property LOC SLICE_X125Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl0/data_out_reg[7]}]
set_property LOC SLICE_X11Y828 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[314]}]
set_property LOC SLICE_X13Y693 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_33}]
set_property LOC SLICE_X10Y789 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_298]
set_property LOC SLICE_X51Y826 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_in_d1_reg[19]}]
set_property LOC SLICE_X10Y763 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/wr_ptr_reg[0]}]
set_property LOC SLICE_X49Y846 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[395]}]
set_property LOC SLICE_X36Y761 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[25]}]
set_property LOC SLICE_X15Y758 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[71]_i_2}]
set_property LOC SLICE_X50Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d4_reg[2]}]
set_property LOC SLICE_X12Y793 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_415]
set_property LOC SLICE_X10Y670 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_479]
set_property LOC SLICE_X10Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[398]_i_2}]
set_property LOC SLICE_X14Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[180]_i_1}]
set_property LOC SLICE_X14Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[53]}]
set_property LOC SLICE_X17Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[186]}]
set_property LOC SLICE_X15Y757 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[322]}]
set_property LOC SLICE_X12Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[16]}]
set_property LOC SLICE_X13Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[95]}]
set_property LOC SLICE_X120Y671 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[10]}]
set_property LOC SLICE_X11Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[268]}]
set_property LOC SLICE_X50Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[160]}]
set_property LOC SLICE_X16Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[345]}]
set_property LOC SLICE_X49Y745 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[319]}]
set_property LOC SLICE_X11Y812 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_518]
set_property LOC SLICE_X16Y734 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_163]
set_property LOC SLICE_X12Y841 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_468]
set_property LOC SLICE_X10Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[449]}]
set_property LOC SLICE_X14Y757 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[55]}]
set_property LOC SLICE_X168Y741 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_clr_reg]
set_property LOC SLICE_X119Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[423]}]
set_property LOC SLICE_X14Y743 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[70]}]
set_property LOC SLICE_X119Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[57]}]
set_property LOC SLICE_X86Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[25]}]
set_property LOC SLICE_X120Y676 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[11]}]
set_property LOC SLICE_X20Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[45]}]
set_property LOC SLICE_X10Y807 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_226]
set_property LOC SLICE_X84Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[14]}]
set_property LOC SLICE_X51Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[53]}]
set_property LOC SLICE_X84Y826 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[439]}]
set_property LOC SLICE_X15Y748 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[14]_i_1}]
set_property LOC SLICE_X119Y801 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[407]}]
set_property LOC SLICE_X86Y784 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[19]}]
set_property LOC SLICE_X58Y754 [get_cells qsfp0_cmac_inst/inst/master_watchdog_barking_i_4]
set_property LOC SLICE_X10Y806 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_128]
set_property LOC SLICE_X10Y807 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[359]}]
set_property LOC SLICE_X124Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[19]}]
set_property LOC SLICE_X13Y692 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[8]_i_2}]
set_property LOC SLICE_X12Y809 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_30]
set_property LOC SLICE_X51Y843 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_in_d1_reg[37]}]
set_property LOC SLICE_X10Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/wr_ptr[2]_i_1__2}]
set_property LOC SLICE_X49Y849 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[6]}]
set_property LOC SLICE_X36Y758 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[24]}]
set_property LOC SLICE_X14Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[54]_i_2}]
set_property LOC SLICE_X12Y793 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_420]
set_property LOC SLICE_X14Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[47]_i_1}]
set_property LOC SLICE_X11Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[396]_i_1}]
set_property LOC SLICE_X14Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[179]_i_1}]
set_property LOC SLICE_X12Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[507]}]
set_property LOC SLICE_X14Y734 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[88]_i_1}]
set_property LOC SLICE_X15Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[325]}]
set_property LOC SLICE_X10Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[172]}]
set_property LOC SLICE_X168Y694 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_i_1}]
set_property LOC SLICE_X13Y662 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty[1]_i_2}]
set_property LOC SLICE_X12Y731 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[272]}]
set_property LOC SLICE_X49Y736 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[280]}]
set_property LOC SLICE_X11Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[399]}]
set_property LOC SLICE_X50Y742 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[308]}]
set_property LOC SLICE_X12Y829 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_502]
set_property LOC SLICE_X12Y663 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_16]
set_property LOC SLICE_X15Y685 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[487]}]
set_property LOC SLICE_X11Y736 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[470]}]
set_property LOC SLICE_X164Y743 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[11]}]
set_property LOC SLICE_X168Y699 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_rxresetdone_inst/i_in_sync2_reg}]
set_property LOC SLICE_X13Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[218]_i_2}]
set_property LOC SLICE_X86Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[15]}]
set_property LOC SLICE_X122Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl1/data_out_reg[21]}]
set_property LOC SLICE_X9Y754 [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_cmac_cdc_sync_gt_txresetdone_int3/s_out_d3_reg]
set_property LOC SLICE_X86Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[24]}]
set_property LOC SLICE_X20Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[44]}]
set_property LOC SLICE_X10Y829 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_203]
set_property LOC SLICE_X83Y702 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[13]}]
set_property LOC SLICE_X49Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[56]}]
set_property LOC SLICE_X14Y749 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[17]_i_1}]
set_property LOC SLICE_X167Y687 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync3_reg]
set_property LOC SLICE_X83Y802 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[274]}]
set_property LOC SLICE_X150Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[59]}]
set_property LOC SLICE_X58Y754 [get_cells qsfp0_cmac_inst/inst/master_watchdog_barking_i_3]
set_property LOC SLICE_X14Y607 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[6]_i_1}]
set_property LOC SLICE_X12Y789 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_296]
set_property LOC SLICE_X14Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/axis_tkeep[31]_i_1}]
set_property LOC SLICE_X50Y833 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_in_d1_reg[36]}]
set_property LOC SLICE_X10Y764 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/wr_ptr[2]_i_1}]
set_property LOC SLICE_X50Y856 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[9]}]
set_property LOC SLICE_X51Y843 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[306]}]
set_property LOC SLICE_X16Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[440]}]
set_property LOC SLICE_X36Y758 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[27]}]
set_property LOC SLICE_X14Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[54]_i_1}]
set_property LOC SLICE_X83Y736 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[51]}]
set_property LOC SLICE_X12Y793 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_418]
set_property LOC SLICE_X10Y730 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[480]_i_1}]
set_property LOC SLICE_X11Y668 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_494]
set_property LOC SLICE_X10Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[395]_i_2}]
set_property LOC SLICE_X16Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[17]_i_2}]
set_property LOC SLICE_X13Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[506]}]
set_property LOC SLICE_X10Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[121]}]
set_property LOC SLICE_X16Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[324]}]
set_property LOC SLICE_X17Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[105]}]
set_property LOC SLICE_X168Y686 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_i_1}]
set_property LOC SLICE_X12Y688 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[177]}]
set_property LOC SLICE_X10Y732 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[273]}]
set_property LOC SLICE_X49Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[165]}]
set_property LOC SLICE_X14Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[39]}]
set_property LOC SLICE_X49Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[428]}]
set_property LOC SLICE_X86Y816 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[58]}]
set_property LOC SLICE_X12Y829 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_501]
set_property LOC SLICE_X13Y737 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_159]
set_property LOC SLICE_X15Y685 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[486]}]
set_property LOC SLICE_X15Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[58]}]
set_property LOC SLICE_X164Y745 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[24]_i_1}]
set_property LOC SLICE_X86Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[11]}]
set_property LOC SLICE_X125Y761 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl1/data_out_reg[18]}]
set_property LOC SLICE_X86Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[26]}]
set_property LOC SLICE_X20Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[43]}]
set_property LOC SLICE_X84Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[11]}]
set_property LOC SLICE_X51Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[54]}]
set_property LOC SLICE_X86Y815 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[409]}]
set_property LOC SLICE_X15Y748 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[12]_i_1}]
set_property LOC SLICE_X118Y801 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[408]}]
set_property LOC SLICE_X85Y783 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[26]}]
set_property LOC SLICE_X133Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[43]}]
set_property LOC SLICE_X123Y755 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[1]}]
set_property LOC SLICE_X13Y695 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_31}]
set_property LOC SLICE_X12Y790 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_293]
set_property LOC SLICE_X14Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/axis_tkeep[47]_i_1}]
set_property LOC SLICE_X50Y849 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_in_d1_reg[39]}]
set_property LOC SLICE_X10Y761 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/wr_ptr_reg[1]}]
set_property LOC SLICE_X49Y848 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[416]}]
set_property LOC SLICE_X36Y761 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[26]}]
set_property LOC SLICE_X14Y757 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[55]_i_2}]
set_property LOC SLICE_X83Y736 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[53]}]
set_property LOC SLICE_X12Y790 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_421]
set_property LOC SLICE_X10Y730 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[480]_i_2}]
set_property LOC SLICE_X12Y723 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_50]
set_property LOC SLICE_X10Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[397]_i_1}]
set_property LOC SLICE_X16Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[17]_i_1}]
set_property LOC SLICE_X12Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[509]}]
set_property LOC SLICE_X14Y735 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[101]}]
set_property LOC SLICE_X15Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[327]}]
set_property LOC SLICE_X10Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[171]}]
set_property LOC SLICE_X168Y686 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_i_1}]
set_property LOC SLICE_X14Y662 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty[1]_i_3}]
set_property LOC SLICE_X120Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[46]}]
set_property LOC SLICE_X10Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[270]}]
set_property LOC SLICE_X50Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[163]}]
set_property LOC SLICE_X10Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[397]}]
set_property LOC SLICE_X50Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[61]}]
set_property LOC SLICE_X12Y829 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_500]
set_property LOC SLICE_X14Y751 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_128]
set_property LOC SLICE_X14Y683 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[489]}]
set_property LOC SLICE_X15Y736 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[472]}]
set_property LOC SLICE_X168Y742 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[1]}]
set_property LOC SLICE_X164Y743 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[14]}]
set_property LOC SLICE_X15Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[219]_i_1}]
set_property LOC SLICE_X118Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[60]}]
set_property LOC SLICE_X9Y754 [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_cmac_cdc_sync_gt_txresetdone_int3/s_out_d4_reg]
set_property LOC SLICE_X83Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[11]}]
set_property LOC SLICE_X150Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[26]}]
set_property LOC SLICE_X19Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[39]}]
set_property LOC SLICE_X117Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[20]}]
set_property LOC SLICE_X52Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[58]}]
set_property LOC SLICE_X9Y734 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[95]}]
set_property LOC SLICE_X83Y807 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[275]}]
set_property LOC SLICE_X150Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[8]}]
set_property LOC SLICE_X51Y858 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data3/data_out_reg[4]}]
set_property LOC SLICE_X10Y805 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_148]
set_property LOC SLICE_X15Y812 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[292]}]
set_property LOC SLICE_X13Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_29}]
set_property LOC SLICE_X12Y790 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_294]
set_property LOC SLICE_X15Y760 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/axis_tkeep[15]_i_1}]
set_property LOC SLICE_X49Y846 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_in_d1_reg[38]}]
set_property LOC SLICE_X10Y763 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/wr_ptr[2]_i_3}]
set_property LOC SLICE_X51Y861 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[61]}]
set_property LOC SLICE_X50Y849 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[418]}]
set_property LOC SLICE_X15Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[444]}]
set_property LOC SLICE_X33Y760 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[29]}]
set_property LOC SLICE_X14Y757 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[55]_i_1}]
set_property LOC SLICE_X51Y861 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[55]}]
set_property LOC SLICE_X12Y790 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_414]
set_property LOC SLICE_X14Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[47]_i_2}]
set_property LOC SLICE_X13Y708 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_471]
set_property LOC SLICE_X11Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[396]_i_2}]
set_property LOC SLICE_X14Y753 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[180]_i_2}]
set_property LOC SLICE_X12Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[508]}]
set_property LOC SLICE_X9Y733 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[87]_i_2}]
set_property LOC SLICE_X14Y744 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[326]}]
set_property LOC SLICE_X9Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[170]}]
set_property LOC SLICE_X166Y689 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg]
set_property LOC SLICE_X11Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[271]}]
set_property LOC SLICE_X50Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[164]}]
set_property LOC SLICE_X10Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[398]}]
set_property LOC SLICE_X49Y745 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[310]}]
set_property LOC SLICE_X10Y840 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_50]
set_property LOC SLICE_X13Y737 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_160]
set_property LOC SLICE_X14Y683 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[488]}]
set_property LOC SLICE_X9Y733 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[471]}]
set_property LOC SLICE_X167Y750 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[2]}]
set_property LOC SLICE_X166Y742 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1}]
set_property LOC SLICE_X119Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[425]}]
set_property LOC SLICE_X14Y731 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[235]_i_2}]
set_property LOC SLICE_X86Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[13]}]
set_property LOC SLICE_X12Y689 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_308]
set_property LOC SLICE_X86Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[27]}]
set_property LOC SLICE_X150Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[27]}]
set_property LOC SLICE_X20Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[41]}]
set_property LOC SLICE_X84Y695 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[12]}]
set_property LOC SLICE_X52Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[55]}]
set_property LOC SLICE_X15Y760 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[15]_i_4}]
set_property LOC SLICE_X167Y687 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg]
set_property LOC SLICE_X86Y806 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[264]}]
set_property LOC SLICE_X150Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[38]}]
set_property LOC SLICE_X14Y808 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[290]}]
set_property LOC SLICE_X13Y692 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[8]_i_1}]
set_property LOC SLICE_X12Y790 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_291]
set_property LOC SLICE_X50Y833 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_in_d1_reg[33]}]
set_property LOC SLICE_X50Y812 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[27]}]
set_property LOC SLICE_X33Y760 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[28]}]
set_property LOC SLICE_X13Y742 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[56]_i_2}]
set_property LOC SLICE_X12Y793 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_425]
set_property LOC SLICE_X10Y742 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[481]_i_2}]
set_property LOC SLICE_X14Y670 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_545]
set_property LOC SLICE_X11Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[394]_i_1}]
set_property LOC SLICE_X12Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[177]_i_1}]
set_property LOC SLICE_X15Y732 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[502]}]
set_property LOC SLICE_X9Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[11]}]
set_property LOC SLICE_X12Y737 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[329]}]
set_property LOC SLICE_X14Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[104]}]
set_property LOC SLICE_X166Y689 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_i_1]
set_property LOC SLICE_X13Y662 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_eop[0]_i_5}]
set_property LOC SLICE_X12Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[276]}]
set_property LOC SLICE_X49Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[167]}]
set_property LOC SLICE_X10Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[400]}]
set_property LOC SLICE_X49Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[426]}]
set_property LOC SLICE_X10Y810 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_513]
set_property LOC SLICE_X13Y737 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_157]
set_property LOC SLICE_X12Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[437]}]
set_property LOC SLICE_X10Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[474]}]
set_property LOC SLICE_X164Y744 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[16]_i_1}]
set_property LOC SLICE_X86Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[0]}]
set_property LOC SLICE_X118Y801 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl1/data_out_reg[52]}]
set_property LOC SLICE_X12Y687 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_315]
set_property LOC SLICE_X83Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[10]}]
set_property LOC SLICE_X152Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[23]}]
set_property LOC SLICE_X19Y701 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[7]}]
set_property LOC SLICE_X11Y828 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_217]
set_property LOC SLICE_X86Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[50]}]
set_property LOC SLICE_X86Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[5]}]
set_property LOC SLICE_X167Y741 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync2_reg]
set_property LOC SLICE_X10Y730 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[96]}]
set_property LOC SLICE_X83Y828 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[389]}]
set_property LOC SLICE_X150Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[5]}]
set_property LOC SLICE_X10Y807 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[358]}]
set_property LOC SLICE_X14Y611 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[9]_i_1}]
set_property LOC SLICE_X12Y790 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_292]
set_property LOC SLICE_X15Y760 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/axis_tkeep[63]_i_1}]
set_property LOC SLICE_X51Y836 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_in_d1_reg[32]}]
set_property LOC SLICE_X10Y761 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/wr_ptr_reg[2]}]
set_property LOC SLICE_X51Y852 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[396]}]
set_property LOC SLICE_X33Y760 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[30]}]
set_property LOC SLICE_X13Y742 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[56]_i_1}]
set_property LOC SLICE_X12Y793 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_419]
set_property LOC SLICE_X10Y742 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[481]_i_1}]
set_property LOC SLICE_X10Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[393]_i_2}]
set_property LOC SLICE_X15Y737 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[178]_i_2}]
set_property LOC SLICE_X12Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[501]}]
set_property LOC SLICE_X16Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[16]}]
set_property LOC SLICE_X11Y742 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[328]}]
set_property LOC SLICE_X139Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[7]}]
set_property LOC SLICE_X14Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[107]}]
set_property LOC SLICE_X167Y690 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg]
set_property LOC SLICE_X13Y662 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty_reg[2]}]
set_property LOC SLICE_X14Y733 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[277]}]
set_property LOC SLICE_X49Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[168]}]
set_property LOC SLICE_X10Y733 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[401]}]
set_property LOC SLICE_X47Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[429]}]
set_property LOC SLICE_X10Y840 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_51]
set_property LOC SLICE_X13Y737 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_156]
set_property LOC SLICE_X168Y686 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/rxprogdivreset_out_i_1]
set_property LOC SLICE_X14Y683 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[490]}]
set_property LOC SLICE_X12Y732 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[473]}]
set_property LOC SLICE_X164Y742 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[0]_i_2}]
set_property LOC SLICE_X167Y716 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst/i_in_meta_reg}]
set_property LOC SLICE_X16Y731 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[239]_i_1}]
set_property LOC SLICE_X86Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[10]}]
set_property LOC SLICE_X118Y801 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl1/data_out_reg[53]}]
set_property LOC SLICE_X11Y677 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_352]
set_property LOC SLICE_X84Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[0]}]
set_property LOC SLICE_X17Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[6]}]
set_property LOC SLICE_X12Y868 [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_cmac_cdc_sync_gt_txresetdone_int3/s_out_d3_reg]
set_property LOC SLICE_X118Y696 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[1]}]
set_property LOC SLICE_X52Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[57]}]
set_property LOC SLICE_X85Y816 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[433]}]
set_property LOC SLICE_X167Y751 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_txresetdone_inst/i_in_out_reg}]
set_property LOC SLICE_X15Y760 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[15]_i_8}]
set_property LOC SLICE_X86Y807 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[270]}]
set_property LOC SLICE_X150Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[58]}]
set_property LOC SLICE_X14Y808 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[304]}]
set_property LOC SLICE_X14Y611 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[7]_i_1}]
set_property LOC SLICE_X12Y789 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_295]
set_property LOC SLICE_X49Y836 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_in_d1_reg[35]}]
set_property LOC SLICE_X51Y861 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[59]}]
set_property LOC SLICE_X51Y852 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[397]}]
set_property LOC SLICE_X33Y760 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[2]}]
set_property LOC SLICE_X15Y760 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[57]_i_1}]
set_property LOC SLICE_X52Y737 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[20]}]
set_property LOC SLICE_X12Y793 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_417]
set_property LOC SLICE_X11Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[482]_i_1}]
set_property LOC SLICE_X10Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[395]_i_1}]
set_property LOC SLICE_X16Y737 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[178]_i_1}]
set_property LOC SLICE_X10Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[505]}]
set_property LOC SLICE_X14Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[170]}]
set_property LOC SLICE_X12Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[330]}]
set_property LOC SLICE_X16Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[113]}]
set_property LOC SLICE_X166Y689 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_reg]
set_property LOC SLICE_X10Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[274]}]
set_property LOC SLICE_X49Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[166]}]
set_property LOC SLICE_X10Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[3]}]
set_property LOC SLICE_X48Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[442]}]
set_property LOC SLICE_X12Y829 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_504]
set_property LOC SLICE_X14Y751 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_127]
set_property LOC SLICE_X15Y735 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[476]}]
set_property LOC SLICE_X168Y740 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr_reg[1]}]
set_property LOC SLICE_X15Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[236]_i_1}]
set_property LOC SLICE_X119Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[56]}]
set_property LOC SLICE_X86Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[28]}]
set_property LOC SLICE_X152Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[25]}]
set_property LOC SLICE_X19Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[22]}]
set_property LOC SLICE_X86Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[54]}]
set_property LOC SLICE_X83Y702 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[48]}]
set_property LOC SLICE_X86Y815 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[440]}]
set_property LOC SLICE_X12Y760 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[15]_i_3}]
set_property LOC SLICE_X83Y807 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[273]}]
set_property LOC SLICE_X150Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[61]}]
set_property LOC SLICE_X14Y681 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[15]_i_7}]
set_property LOC SLICE_X12Y790 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_290]
set_property LOC SLICE_X51Y836 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_in_d1_reg[34]}]
set_property LOC SLICE_X49Y859 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[7]}]
set_property LOC SLICE_X12Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[437]}]
set_property LOC SLICE_X33Y760 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[36]}]
set_property LOC SLICE_X83Y736 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[50]}]
set_property LOC SLICE_X51Y858 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[56]}]
set_property LOC SLICE_X12Y790 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_422]
set_property LOC SLICE_X12Y734 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[484]_i_1}]
set_property LOC SLICE_X13Y708 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_472]
set_property LOC SLICE_X10Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[394]_i_2}]
set_property LOC SLICE_X14Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[179]_i_2}]
set_property LOC SLICE_X14Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[504]}]
set_property LOC SLICE_X12Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[120]}]
set_property LOC SLICE_X15Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[32]}]
set_property LOC SLICE_X10Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[175]}]
set_property LOC SLICE_X166Y689 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_i_1]
set_property LOC SLICE_X13Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[94]}]
set_property LOC SLICE_X120Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl1/data_out_reg[37]}]
set_property LOC SLICE_X10Y731 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[275]}]
set_property LOC SLICE_X50Y738 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[281]}]
set_property LOC SLICE_X10Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[402]}]
set_property LOC SLICE_X48Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[425]}]
set_property LOC SLICE_X12Y829 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_503]
set_property LOC SLICE_X13Y737 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_158]
set_property LOC SLICE_X14Y683 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[491]}]
set_property LOC SLICE_X14Y736 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[475]}]
set_property LOC SLICE_X164Y745 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[25]}]
set_property LOC SLICE_X16Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[236]_i_2}]
set_property LOC SLICE_X119Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[59]}]
set_property LOC SLICE_X12Y688 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_312]
set_property LOC SLICE_X83Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[12]}]
set_property LOC SLICE_X86Y701 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[52]}]
set_property LOC SLICE_X52Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[59]}]
set_property LOC SLICE_X83Y830 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[441]}]
set_property LOC SLICE_X14Y733 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[91]}]
set_property LOC SLICE_X12Y840 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_447]
set_property LOC SLICE_X86Y806 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[287]}]
set_property LOC SLICE_X150Y706 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[33]}]
set_property LOC SLICE_X86Y828 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data3/data_in_d1_reg[7]}]
set_property LOC SLICE_X12Y805 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[280]}]
set_property LOC SLICE_X13Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_28}]
set_property LOC SLICE_X10Y791 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_317]
set_property LOC SLICE_X10Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/rd_ptr[1]_i_1__2}]
set_property LOC SLICE_X36Y761 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[45]}]
set_property LOC SLICE_X15Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[58]_i_1}]
set_property LOC SLICE_X86Y827 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[9]}]
set_property LOC SLICE_X14Y734 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[483]_i_1}]
set_property LOC SLICE_X10Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[392]_i_1}]
set_property LOC SLICE_X14Y747 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[175]_i_1}]
set_property LOC SLICE_X11Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[4]}]
set_property LOC SLICE_X14Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[182]}]
set_property LOC SLICE_X10Y734 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[332]}]
set_property LOC SLICE_X15Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[108]}]
set_property LOC SLICE_X10Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_eop[0]_i_1}]
set_property LOC SLICE_X120Y700 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl1/data_out_reg[17]}]
set_property LOC SLICE_X14Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[27]}]
set_property LOC SLICE_X50Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[159]}]
set_property LOC SLICE_X14Y733 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[405]}]
set_property LOC SLICE_X49Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[47]}]
set_property LOC SLICE_X12Y834 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_496]
set_property LOC SLICE_X15Y703 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_189]
set_property LOC SLICE_X14Y683 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[502]}]
set_property LOC SLICE_X10Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[478]}]
set_property LOC SLICE_X167Y744 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]}]
set_property LOC SLICE_X164Y743 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[12]}]
set_property LOC SLICE_X118Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[63]}]
set_property LOC SLICE_X11Y688 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_298]
set_property LOC SLICE_X120Y700 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[147]}]
set_property LOC SLICE_X19Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[40]}]
set_property LOC SLICE_X12Y808 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_21]
set_property LOC SLICE_X86Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[53]}]
set_property LOC SLICE_X83Y702 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[40]}]
set_property LOC SLICE_X85Y783 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[5]}]
set_property LOC SLICE_X15Y750 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[13]_i_1}]
set_property LOC SLICE_X119Y804 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[422]}]
set_property LOC SLICE_X86Y806 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[288]}]
set_property LOC SLICE_X150Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[32]}]
set_property LOC SLICE_X168Y686 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/i_in_out_reg]
set_property LOC SLICE_X11Y828 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[346]}]
set_property LOC SLICE_X124Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[20]}]
set_property LOC SLICE_X13Y691 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[15]_i_5}]
set_property LOC SLICE_X10Y791 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_318]
set_property LOC SLICE_X49Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_in_d1_reg[51]}]
set_property LOC SLICE_X50Y756 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[63]}]
set_property LOC SLICE_X15Y760 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[57]_i_2}]
set_property LOC SLICE_X83Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[5]}]
set_property LOC SLICE_X49Y858 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[35]}]
set_property LOC SLICE_X11Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[482]_i_2}]
set_property LOC SLICE_X11Y668 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_490]
set_property LOC SLICE_X14Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[391]_i_2}]
set_property LOC SLICE_X14Y752 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[176]_i_2}]
set_property LOC SLICE_X11Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[49]}]
set_property LOC SLICE_X14Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[183]}]
set_property LOC SLICE_X11Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[331]}]
set_property LOC SLICE_X14Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[112]}]
set_property LOC SLICE_X14Y670 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_eop[0]_i_3}]
set_property LOC SLICE_X9Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[280]}]
set_property LOC SLICE_X49Y736 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[283]}]
set_property LOC SLICE_X12Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[406]}]
set_property LOC SLICE_X47Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[433]}]
set_property LOC SLICE_X12Y834 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_495]
set_property LOC SLICE_X14Y703 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_206]
set_property LOC SLICE_X14Y750 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[496]}]
set_property LOC SLICE_X11Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[477]}]
set_property LOC SLICE_X14Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[240]_i_1}]
set_property LOC SLICE_X86Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[12]}]
set_property LOC SLICE_X50Y683 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d3_reg[6]}]
set_property LOC SLICE_X12Y689 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_328]
set_property LOC SLICE_X83Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[23]}]
set_property LOC SLICE_X152Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[13]}]
set_property LOC SLICE_X120Y700 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[145]}]
set_property LOC SLICE_X17Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[20]}]
set_property LOC SLICE_X10Y804 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_231]
set_property LOC SLICE_X84Y695 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[57]}]
set_property LOC SLICE_X84Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[51]}]
set_property LOC SLICE_X84Y788 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[60]}]
set_property LOC SLICE_X15Y761 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[47]_i_4}]
set_property LOC SLICE_X85Y814 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[302]}]
set_property LOC SLICE_X86Y828 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data3/data_in_d1_reg[8]}]
set_property LOC SLICE_X10Y808 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_142]
set_property LOC SLICE_X10Y804 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[352]}]
set_property LOC SLICE_X10Y789 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_316]
set_property LOC SLICE_X14Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/axis_tkeep[63]_i_12}]
set_property LOC SLICE_X49Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_in_d1_reg[52]}]
set_property LOC SLICE_X49Y807 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[3]}]
set_property LOC SLICE_X52Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[62]}]
set_property LOC SLICE_X14Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[59]_i_1}]
set_property LOC SLICE_X83Y739 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[59]}]
set_property LOC SLICE_X49Y858 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[11]}]
set_property LOC SLICE_X12Y734 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[484]_i_2}]
set_property LOC SLICE_X10Y669 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_498]
set_property LOC SLICE_X10Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[393]_i_1}]
set_property LOC SLICE_X14Y752 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[176]_i_1}]
set_property LOC SLICE_X15Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[503]}]
set_property LOC SLICE_X13Y742 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[184]}]
set_property LOC SLICE_X12Y735 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[334]}]
set_property LOC SLICE_X14Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[102]}]
set_property LOC SLICE_X120Y676 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl1/data_out_reg[0]}]
set_property LOC SLICE_X117Y679 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[20]}]
set_property LOC SLICE_X12Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[278]}]
set_property LOC SLICE_X49Y736 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[282]}]
set_property LOC SLICE_X10Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[403]}]
set_property LOC SLICE_X49Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[42]}]
set_property LOC SLICE_X12Y829 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_494]
set_property LOC SLICE_X15Y702 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_208]
set_property LOC SLICE_X10Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[459]}]
set_property LOC SLICE_X14Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[47]}]
set_property LOC SLICE_X168Y745 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_i_1}]
set_property LOC SLICE_X118Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[7]}]
set_property LOC SLICE_X12Y689 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_304]
set_property LOC SLICE_X86Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[14]}]
set_property LOC SLICE_X19Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[19]}]
set_property LOC SLICE_X86Y701 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[55]}]
set_property LOC SLICE_X83Y702 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[42]}]
set_property LOC SLICE_X86Y791 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[61]}]
set_property LOC SLICE_X14Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[47]_i_11}]
set_property LOC SLICE_X12Y793 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_426]
set_property LOC SLICE_X86Y782 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[21]}]
set_property LOC SLICE_X150Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[27]}]
set_property LOC SLICE_X10Y830 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[345]}]
set_property LOC SLICE_X13Y691 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_27}]
set_property LOC SLICE_X10Y789 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_314]
set_property LOC SLICE_X10Y760 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/rd_ptr[2]_i_5}]
set_property LOC SLICE_X49Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_in_d1_reg[50]}]
set_property LOC SLICE_X51Y852 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[403]}]
set_property LOC SLICE_X11Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[438]}]
set_property LOC SLICE_X53Y756 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[9]}]
set_property LOC SLICE_X16Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[58]_i_2}]
set_property LOC SLICE_X19Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_out_reg[7]}]
set_property LOC SLICE_X14Y734 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[483]_i_2}]
set_property LOC SLICE_X11Y667 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_496]
set_property LOC SLICE_X10Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[392]_i_2}]
set_property LOC SLICE_X12Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[177]_i_2}]
set_property LOC SLICE_X14Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[500]}]
set_property LOC SLICE_X14Y752 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[157]}]
set_property LOC SLICE_X10Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[333]}]
set_property LOC SLICE_X14Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[103]}]
set_property LOC SLICE_X15Y669 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_eop[0]_i_7}]
set_property LOC SLICE_X119Y700 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl1/data_out_reg[16]}]
set_property LOC SLICE_X118Y679 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[21]}]
set_property LOC SLICE_X10Y731 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[279]}]
set_property LOC SLICE_X49Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[158]}]
set_property LOC SLICE_X12Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[404]}]
set_property LOC SLICE_X49Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[31]}]
set_property LOC SLICE_X12Y829 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_493]
set_property LOC SLICE_X15Y702 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_207]
set_property LOC SLICE_X14Y683 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[503]}]
set_property LOC SLICE_X9Y734 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[479]}]
set_property LOC SLICE_X16Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[225]_i_2}]
set_property LOC SLICE_X116Y700 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[8]}]
set_property LOC SLICE_X128Y776 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl1/data_out_reg[32]}]
set_property LOC SLICE_X11Y688 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_297]
set_property LOC SLICE_X83Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[22]}]
set_property LOC SLICE_X150Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[24]}]
set_property LOC SLICE_X20Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[1]}]
set_property LOC SLICE_X10Y829 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_206]
set_property LOC SLICE_X86Y696 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[56]}]
set_property LOC SLICE_X84Y695 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[41]}]
set_property LOC SLICE_X84Y788 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[62]}]
set_property LOC SLICE_X167Y741 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync1_reg]
set_property LOC SLICE_X14Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_31}]
set_property LOC SLICE_X85Y814 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[304]}]
set_property LOC SLICE_X150Y706 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[24]}]
set_property LOC SLICE_X15Y639 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[20]_i_1}]
set_property LOC SLICE_X10Y789 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_313]
set_property LOC SLICE_X14Y760 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/axis_tkeep[47]_i_3}]
set_property LOC SLICE_X47Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_in_d1_reg[49]}]
set_property LOC SLICE_X51Y852 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[390]}]
set_property LOC SLICE_X14Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[441]}]
set_property LOC SLICE_X54Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[6]}]
set_property LOC SLICE_X14Y734 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[485]_i_2}]
set_property LOC SLICE_X16Y685 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_537]
set_property LOC SLICE_X12Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[390]_i_1}]
set_property LOC SLICE_X14Y755 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[188]_i_2}]
set_property LOC SLICE_X16Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[497]}]
set_property LOC SLICE_X16Y744 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[154]}]
set_property LOC SLICE_X16Y734 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[336]}]
set_property LOC SLICE_X16Y731 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[111]}]
set_property LOC SLICE_X12Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[74]}]
set_property LOC SLICE_X14Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[283]}]
set_property LOC SLICE_X12Y696 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/wr_ptr[0]_i_1__2}]
set_property LOC SLICE_X49Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[157]}]
set_property LOC SLICE_X9Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[409]}]
set_property LOC SLICE_X49Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[48]}]
set_property LOC SLICE_X10Y807 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_5]
set_property LOC SLICE_X16Y733 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_188]
set_property LOC SLICE_X14Y751 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[508]}]
set_property LOC SLICE_X10Y742 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[481]}]
set_property LOC SLICE_X167Y751 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gttxreset_out_reg]
set_property LOC SLICE_X164Y744 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[16]}]
set_property LOC SLICE_X167Y716 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst/i_in_sync1_reg}]
set_property LOC SLICE_X119Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[9]}]
set_property LOC SLICE_X85Y731 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[16]}]
set_property LOC SLICE_X150Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[22]}]
set_property LOC SLICE_X20Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[42]}]
set_property LOC SLICE_X14Y808 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_181]
set_property LOC SLICE_X86Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[31]}]
set_property LOC SLICE_X84Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[39]}]
set_property LOC SLICE_X86Y791 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[63]}]
set_property LOC SLICE_X10Y733 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[83]}]
set_property LOC SLICE_X118Y801 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[420]}]
set_property LOC SLICE_X85Y814 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[303]}]
set_property LOC SLICE_X150Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[37]}]
set_property LOC SLICE_X11Y807 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[279]}]
set_property LOC SLICE_X14Y607 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_2}]
set_property LOC SLICE_X10Y789 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_315]
set_property LOC SLICE_X10Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/rd_ptr[0]_i_1__0}]
set_property LOC SLICE_X50Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_in_d1_reg[20]}]
set_property LOC SLICE_X51Y843 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[281]}]
set_property LOC SLICE_X17Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[439]}]
set_property LOC SLICE_X54Y758 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[8]}]
set_property LOC SLICE_X14Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[59]_i_2}]
set_property LOC SLICE_X51Y861 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[10]}]
set_property LOC SLICE_X51Y858 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[37]}]
set_property LOC SLICE_X15Y734 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[485]_i_1}]
set_property LOC SLICE_X16Y685 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_538]
set_property LOC SLICE_X10Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[38]_i_2}]
set_property LOC SLICE_X16Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[174]_i_2}]
set_property LOC SLICE_X14Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[496]}]
set_property LOC SLICE_X13Y747 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[153]}]
set_property LOC SLICE_X10Y736 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[335]}]
set_property LOC SLICE_X10Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[174]}]
set_property LOC SLICE_X167Y689 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/pllreset_tx_out_reg]
set_property LOC SLICE_X12Y688 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[179]}]
set_property LOC SLICE_X12Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[286]}]
set_property LOC SLICE_X12Y809 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_98]
set_property LOC SLICE_X50Y738 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[284]}]
set_property LOC SLICE_X10Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[40]}]
set_property LOC SLICE_X49Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[49]}]
set_property LOC SLICE_X12Y829 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_499]
set_property LOC SLICE_X14Y703 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_203]
set_property LOC SLICE_X14Y751 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[507]}]
set_property LOC SLICE_X10Y730 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[480]}]
set_property LOC SLICE_X164Y743 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[15]}]
set_property LOC SLICE_X14Y733 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[237]_i_2}]
set_property LOC SLICE_X119Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[6]}]
set_property LOC SLICE_X12Y665 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_30]
set_property LOC SLICE_X83Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[13]}]
set_property LOC SLICE_X119Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[144]}]
set_property LOC SLICE_X19Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[18]}]
set_property LOC SLICE_X86Y701 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[58]}]
set_property LOC SLICE_X84Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[43]}]
set_property LOC SLICE_X86Y782 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[6]}]
set_property LOC SLICE_X16Y760 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[40]_i_1}]
set_property LOC SLICE_X12Y840 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_446]
set_property LOC SLICE_X129Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[305]}]
set_property LOC SLICE_X150Y706 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[26]}]
set_property LOC SLICE_X86Y825 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data3/data_in_d1_reg[6]}]
set_property LOC SLICE_X12Y806 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[303]}]
set_property LOC SLICE_X124Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[21]}]
set_property LOC SLICE_X13Y640 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[21]_i_1}]
set_property LOC SLICE_X10Y789 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_311]
set_property LOC SLICE_X15Y760 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/axis_tkeep[63]_i_23}]
set_property LOC SLICE_X49Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_in_d1_reg[4]}]
set_property LOC SLICE_X51Y857 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[414]}]
set_property LOC SLICE_X54Y758 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[7]}]
set_property LOC SLICE_X12Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[74]_i_1}]
set_property LOC SLICE_X49Y847 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[0]}]
set_property LOC SLICE_X16Y733 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[486]_i_2}]
set_property LOC SLICE_X11Y709 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_463]
set_property LOC SLICE_X14Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[391]_i_1}]
set_property LOC SLICE_X13Y747 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[153]_i_1}]
set_property LOC SLICE_X16Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[499]}]
set_property LOC SLICE_X16Y742 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[156]}]
set_property LOC SLICE_X10Y737 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[366]}]
set_property LOC SLICE_X16Y731 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[109]}]
set_property LOC SLICE_X168Y686 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/pllreset_rx_out_reg]
set_property LOC SLICE_X11Y689 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[182]}]
set_property LOC SLICE_X97Y753 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d2_reg[0]}]
set_property LOC SLICE_X10Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[281]}]
set_property LOC SLICE_X49Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[15]}]
set_property LOC SLICE_X12Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[407]}]
set_property LOC SLICE_X12Y829 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_498]
set_property LOC SLICE_X14Y703 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_205]
set_property LOC SLICE_X15Y751 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[510]}]
set_property LOC SLICE_X15Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[46]}]
set_property LOC SLICE_X164Y744 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[17]}]
set_property LOC SLICE_X117Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[32]}]
set_property LOC SLICE_X123Y755 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl1/data_out_reg[2]}]
set_property LOC SLICE_X12Y665 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_29]
set_property LOC SLICE_X85Y731 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[18]}]
set_property LOC SLICE_X119Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[146]}]
set_property LOC SLICE_X19Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[16]}]
set_property LOC SLICE_X12Y808 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_187]
set_property LOC SLICE_X86Y701 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[25]}]
set_property LOC SLICE_X84Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[44]}]
set_property LOC SLICE_X11Y736 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[86]}]
set_property LOC SLICE_X119Y801 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[421]}]
set_property LOC SLICE_X85Y816 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[299]}]
set_property LOC SLICE_X150Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[23]}]
set_property LOC SLICE_X10Y807 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_1]
set_property LOC SLICE_X14Y808 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[291]}]
set_property LOC SLICE_X13Y640 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[17]_i_1}]
set_property LOC SLICE_X10Y789 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_312]
set_property LOC SLICE_X50Y738 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_in_d1_reg[32]}]
set_property LOC SLICE_X50Y849 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[392]}]
set_property LOC SLICE_X31Y762 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[0]}]
set_property LOC SLICE_X11Y742 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[72]_i_2}]
set_property LOC SLICE_X83Y739 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[58]}]
set_property LOC SLICE_X51Y858 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[36]}]
set_property LOC SLICE_X16Y733 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[486]_i_1}]
set_property LOC SLICE_X15Y684 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_539]
set_property LOC SLICE_X12Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[390]_i_2}]
set_property LOC SLICE_X14Y747 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[175]_i_2}]
set_property LOC SLICE_X15Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[498]}]
set_property LOC SLICE_X16Y752 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[155]}]
set_property LOC SLICE_X10Y743 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[367]}]
set_property LOC SLICE_X10Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[10]}]
set_property LOC SLICE_X10Y797 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_552]
set_property LOC SLICE_X168Y694 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_i_1}]
set_property LOC SLICE_X14Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[282]}]
set_property LOC SLICE_X50Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[156]}]
set_property LOC SLICE_X10Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[408]}]
set_property LOC SLICE_X12Y829 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_497]
set_property LOC SLICE_X14Y703 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_204]
set_property LOC SLICE_X14Y751 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[509]}]
set_property LOC SLICE_X11Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[482]}]
set_property LOC SLICE_X168Y742 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all[0]_i_1}]
set_property LOC SLICE_X164Y744 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[19]}]
set_property LOC SLICE_X12Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[23]_i_1}]
set_property LOC SLICE_X117Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[31]}]
set_property LOC SLICE_X14Y813 [get_cells qsfp0_cmac_inst/inst/gt_rx_reset_done_inv_reg_reg]
set_property LOC SLICE_X83Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[15]}]
set_property LOC SLICE_X152Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[17]}]
set_property LOC SLICE_X119Y700 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[143]}]
set_property LOC SLICE_X19Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[17]}]
set_property LOC SLICE_X86Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[3]}]
set_property LOC SLICE_X83Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[443]}]
set_property LOC SLICE_X11Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[93]}]
set_property LOC SLICE_X83Y807 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[291]}]
set_property LOC SLICE_X150Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[1]}]
set_property LOC SLICE_X10Y808 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_140]
set_property LOC SLICE_X10Y804 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[353]}]
set_property LOC SLICE_X14Y611 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[1]_i_1}]
set_property LOC SLICE_X10Y789 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_309]
set_property LOC SLICE_X10Y763 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/wr_ptr_reg[0]}]
set_property LOC SLICE_X49Y807 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_in_d1_reg[0]}]
set_property LOC SLICE_X50Y738 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_in_d1_reg[33]}]
set_property LOC SLICE_X51Y857 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[415]}]
set_property LOC SLICE_X35Y759 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[11]}]
set_property LOC SLICE_X11Y737 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[73]_i_2}]
set_property LOC SLICE_X83Y739 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[57]}]
set_property LOC SLICE_X13Y819 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_355]
set_property LOC SLICE_X15Y735 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[476]_i_1}]
set_property LOC SLICE_X12Y710 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_458]
set_property LOC SLICE_X11Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[389]_i_1}]
set_property LOC SLICE_X16Y744 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[154]_i_1}]
set_property LOC SLICE_X15Y731 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[495]}]
set_property LOC SLICE_X16Y748 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[162]}]
set_property LOC SLICE_X10Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[395]}]
set_property LOC SLICE_X11Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[173]}]
set_property LOC SLICE_X10Y803 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_547]
set_property LOC SLICE_X168Y685 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxuserrdy_out_reg]
set_property LOC SLICE_X117Y679 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[17]}]
set_property LOC SLICE_X15Y731 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[287]}]
set_property LOC SLICE_X13Y701 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/rd_ptr_reg[1]}]
set_property LOC SLICE_X49Y736 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[285]}]
set_property LOC SLICE_X10Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[412]}]
set_property LOC SLICE_X50Y742 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[306]}]
set_property LOC SLICE_X16Y733 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_187]
set_property LOC SLICE_X15Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[473]}]
set_property LOC SLICE_X11Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[5]}]
set_property LOC SLICE_X165Y744 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_9}]
set_property LOC SLICE_X12Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[23]_i_2}]
set_property LOC SLICE_X117Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[35]}]
set_property LOC SLICE_X128Y776 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl1/data_out_reg[33]}]
set_property LOC SLICE_X86Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[33]}]
set_property LOC SLICE_X120Y700 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[179]}]
set_property LOC SLICE_X20Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[13]}]
set_property LOC SLICE_X86Y693 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[27]}]
set_property LOC SLICE_X83Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[45]}]
set_property LOC SLICE_X85Y783 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[7]}]
set_property LOC SLICE_X15Y733 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[92]}]
set_property LOC SLICE_X119Y800 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[419]}]
set_property LOC SLICE_X151Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[25]}]
set_property LOC SLICE_X58Y753 [get_cells qsfp0_cmac_inst/inst/master_watchdog_barking_i_2]
set_property LOC SLICE_X13Y681 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_26}]
set_property LOC SLICE_X12Y809 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_31]
set_property LOC SLICE_X49Y849 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[5]}]
set_property LOC SLICE_X49Y836 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[297]}]
set_property LOC SLICE_X34Y759 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[12]}]
set_property LOC SLICE_X11Y737 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[73]_i_1}]
set_property LOC SLICE_X86Y827 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[8]}]
set_property LOC SLICE_X49Y859 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[44]}]
set_property LOC SLICE_X13Y819 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_358]
set_property LOC SLICE_X15Y736 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[487]_i_1}]
set_property LOC SLICE_X11Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[388]_i_2}]
set_property LOC SLICE_X13Y747 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[153]_i_2}]
set_property LOC SLICE_X12Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[494]}]
set_property LOC SLICE_X13Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[161]}]
set_property LOC SLICE_X15Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[414]}]
set_property LOC SLICE_X10Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[176]}]
set_property LOC SLICE_X10Y805 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_538]
set_property LOC SLICE_X168Y686 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxprogdivreset_out_reg]
set_property LOC SLICE_X12Y707 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[92]}]
set_property LOC SLICE_X120Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl1/data_out_reg[38]}]
set_property LOC SLICE_X10Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[505]_i_1}]
set_property LOC SLICE_X117Y672 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[14]}]
set_property LOC SLICE_X12Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[288]}]
set_property LOC SLICE_X155Y786 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[7]}]
set_property LOC SLICE_X13Y701 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/rd_ptr_reg[2]}]
set_property LOC SLICE_X50Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[162]}]
set_property LOC SLICE_X15Y731 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[413]}]
set_property LOC SLICE_X15Y704 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_200]
set_property LOC SLICE_X15Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[474]}]
set_property LOC SLICE_X14Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[59]}]
set_property LOC SLICE_X117Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[34]}]
set_property LOC SLICE_X120Y776 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl1/data_out_reg[34]}]
set_property LOC SLICE_X83Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[17]}]
set_property LOC SLICE_X120Y676 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[17]}]
set_property LOC SLICE_X17Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[15]}]
set_property LOC SLICE_X14Y808 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_183]
set_property LOC SLICE_X86Y701 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[26]}]
set_property LOC SLICE_X84Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[4]}]
set_property LOC SLICE_X86Y782 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[8]}]
set_property LOC SLICE_X9Y733 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[87]}]
set_property LOC SLICE_X86Y806 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[290]}]
set_property LOC SLICE_X150Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[4]}]
set_property LOC SLICE_X12Y808 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_104]
set_property LOC SLICE_X10Y830 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[326]}]
set_property LOC SLICE_X13Y640 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[18]_i_1}]
set_property LOC SLICE_X10Y789 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_307]
set_property LOC SLICE_X49Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_in_d1_reg[17]}]
set_property LOC SLICE_X51Y815 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[39]}]
set_property LOC SLICE_X31Y759 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[10]}]
set_property LOC SLICE_X11Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[75]_i_1}]
set_property LOC SLICE_X13Y819 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_356]
set_property LOC SLICE_X10Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[474]_i_2}]
set_property LOC SLICE_X12Y708 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_465]
set_property LOC SLICE_X10Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[38]_i_1}]
set_property LOC SLICE_X16Y752 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[155]_i_1}]
set_property LOC SLICE_X12Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[62]}]
set_property LOC SLICE_X15Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[164]}]
set_property LOC SLICE_X11Y747 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[393]}]
set_property LOC SLICE_X14Y704 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[100]}]
set_property LOC SLICE_X10Y812 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_521]
set_property LOC SLICE_X11Y671 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[96]}]
set_property LOC SLICE_X86Y672 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[12]}]
set_property LOC SLICE_X10Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[284]}]
set_property LOC SLICE_X13Y694 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/rot[1]_i_3}]
set_property LOC SLICE_X49Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[154]}]
set_property LOC SLICE_X12Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[410]}]
set_property LOC SLICE_X49Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[6]}]
set_property LOC SLICE_X14Y703 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_202]
set_property LOC SLICE_X11Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[460]}]
set_property LOC SLICE_X14Y758 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[61]}]
set_property LOC SLICE_X164Y742 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[0]}]
set_property LOC SLICE_X15Y758 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[71]}]
set_property LOC SLICE_X118Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[37]}]
set_property LOC SLICE_X122Y760 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl1/data_out_reg[22]}]
set_property LOC SLICE_X86Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[30]}]
set_property LOC SLICE_X118Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[141]}]
set_property LOC SLICE_X20Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[14]}]
set_property LOC SLICE_X10Y806 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_229]
set_property LOC SLICE_X86Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[23]}]
set_property LOC SLICE_X83Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[52]}]
set_property LOC SLICE_X86Y782 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[9]}]
set_property LOC SLICE_X10Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[94]}]
set_property LOC SLICE_X122Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[41]}]
set_property LOC SLICE_X86Y806 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[282]}]
set_property LOC SLICE_X150Y706 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[36]}]
set_property LOC SLICE_X86Y825 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data3/data_in_d1_reg[9]}]
set_property LOC SLICE_X12Y815 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_107]
set_property LOC SLICE_X126Y771 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[294]}]
set_property LOC SLICE_X15Y639 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[19]_i_1}]
set_property LOC SLICE_X10Y789 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_308]
set_property LOC SLICE_X10Y764 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/wr_ptr[2]_i_6}]
set_property LOC SLICE_X51Y826 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_in_d1_reg[16]}]
set_property LOC SLICE_X11Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[43]}]
set_property LOC SLICE_X36Y761 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[14]}]
set_property LOC SLICE_X12Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[74]_i_2}]
set_property LOC SLICE_X86Y825 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[6]}]
set_property LOC SLICE_X51Y861 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[43]}]
set_property LOC SLICE_X13Y818 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_353]
set_property LOC SLICE_X15Y734 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[476]_i_2}]
set_property LOC SLICE_X11Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[389]_i_2}]
set_property LOC SLICE_X16Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[154]_i_2}]
set_property LOC SLICE_X14Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[511]}]
set_property LOC SLICE_X10Y798 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_558]
set_property LOC SLICE_X13Y744 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[163]}]
set_property LOC SLICE_X10Y749 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[397]}]
set_property LOC SLICE_X12Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[110]}]
set_property LOC SLICE_X10Y797 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_550]
set_property LOC SLICE_X14Y668 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_eop[0]_i_9}]
set_property LOC SLICE_X120Y671 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[13]}]
set_property LOC SLICE_X14Y731 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[285]}]
set_property LOC SLICE_X155Y786 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[6]}]
set_property LOC SLICE_X12Y695 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/rot[1]_i_7}]
set_property LOC SLICE_X49Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[155]}]
set_property LOC SLICE_X14Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[411]}]
set_property LOC SLICE_X47Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[430]}]
set_property LOC SLICE_X14Y703 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_201]
set_property LOC SLICE_X15Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[472]}]
set_property LOC SLICE_X14Y757 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[60]}]
set_property LOC SLICE_X168Y741 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_clr_i_1]
set_property LOC SLICE_X11Y742 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[72]}]
set_property LOC SLICE_X117Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[36]}]
set_property LOC SLICE_X12Y688 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_325]
set_property LOC SLICE_X86Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[39]}]
set_property LOC SLICE_X119Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[181]}]
set_property LOC SLICE_X10Y761 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/rot_reg[0]}]
set_property LOC SLICE_X20Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[12]}]
set_property LOC SLICE_X85Y701 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[28]}]
set_property LOC SLICE_X86Y695 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[46]}]
set_property LOC SLICE_X15Y761 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[47]_i_5}]
set_property LOC SLICE_X86Y782 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[28]}]
set_property LOC SLICE_X150Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[49]}]
set_property LOC SLICE_X10Y808 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_124]
set_property LOC SLICE_X119Y789 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[291]}]
set_property LOC SLICE_X13Y695 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[15]_i_8}]
set_property LOC SLICE_X10Y789 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_310]
set_property LOC SLICE_X168Y743 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxcdrlock_int]
set_property LOC SLICE_X51Y852 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[400]}]
set_property LOC SLICE_X35Y759 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[13]}]
set_property LOC SLICE_X10Y735 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[78]_i_1}]
set_property LOC SLICE_X52Y737 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[19]}]
set_property LOC SLICE_X12Y817 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_352]
set_property LOC SLICE_X10Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[474]_i_1}]
set_property LOC SLICE_X12Y707 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_475]
set_property LOC SLICE_X16Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[443]_i_2}]
set_property LOC SLICE_X16Y742 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[156]_i_1}]
set_property LOC SLICE_X14Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[491]}]
set_property LOC SLICE_X16Y753 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[159]}]
set_property LOC SLICE_X15Y752 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[413]}]
set_property LOC SLICE_X133Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[48]}]
set_property LOC SLICE_X18Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[179]}]
set_property LOC SLICE_X12Y671 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[91]}]
set_property LOC SLICE_X119Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl1/data_out_reg[21]}]
set_property LOC SLICE_X117Y672 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[19]}]
set_property LOC SLICE_X9Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[290]}]
set_property LOC SLICE_X13Y701 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/rd_ptr_reg[0]}]
set_property LOC SLICE_X50Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[153]}]
set_property LOC SLICE_X14Y732 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[415]}]
set_property LOC SLICE_X48Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[444]}]
set_property LOC SLICE_X12Y834 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_492]
set_property LOC SLICE_X16Y733 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_186]
set_property LOC SLICE_X15Y685 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[493]}]
set_property LOC SLICE_X12Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[510]}]
set_property LOC SLICE_X168Y742 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_clr_i_2]
set_property LOC SLICE_X164Y745 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[24]}]
set_property LOC SLICE_X16Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[207]_i_2}]
set_property LOC SLICE_X117Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[39]}]
set_property LOC SLICE_X86Y695 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d2_reg[14]}]
set_property LOC SLICE_X86Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[32]}]
set_property LOC SLICE_X118Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[182]}]
set_property LOC SLICE_X20Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[0]}]
set_property LOC SLICE_X86Y707 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[29]}]
set_property LOC SLICE_X84Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[49]}]
set_property LOC SLICE_X12Y761 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[15]_i_10}]
set_property LOC SLICE_X150Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[15]}]
set_property LOC SLICE_X10Y805 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_147]
set_property LOC SLICE_X10Y830 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[341]}]
set_property LOC SLICE_X126Y771 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[292]}]
set_property LOC SLICE_X13Y693 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_25}]
set_property LOC SLICE_X10Y789 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_306]
set_property LOC SLICE_X10Y764 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[0].fifo_sync_inst/wr_ptr_reg[1]}]
set_property LOC SLICE_X49Y844 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[287]}]
set_property LOC SLICE_X33Y760 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[16]}]
set_property LOC SLICE_X11Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[75]_i_2}]
set_property LOC SLICE_X83Y736 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[56]}]
set_property LOC SLICE_X12Y817 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_351]
set_property LOC SLICE_X14Y733 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[475]_i_2}]
set_property LOC SLICE_X11Y708 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_468]
set_property LOC SLICE_X15Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[443]_i_1}]
set_property LOC SLICE_X16Y753 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[155]_i_2}]
set_property LOC SLICE_X14Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[490]}]
set_property LOC SLICE_X12Y832 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_ena_reg[0]}]
set_property LOC SLICE_X16Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[158]}]
set_property LOC SLICE_X12Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[398]}]
set_property LOC SLICE_X14Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[181]}]
set_property LOC SLICE_X13Y669 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_eop[0]_i_8}]
set_property LOC SLICE_X119Y700 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl1/data_out_reg[18]}]
set_property LOC SLICE_X117Y672 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[1]}]
set_property LOC SLICE_X10Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[291]}]
set_property LOC SLICE_X13Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/rd_ptr[2]_i_3}]
set_property LOC SLICE_X49Y736 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[287]}]
set_property LOC SLICE_X16Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[416]}]
set_property LOC SLICE_X49Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[63]}]
set_property LOC SLICE_X12Y834 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_491]
set_property LOC SLICE_X15Y704 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_199]
set_property LOC SLICE_X118Y698 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg]
set_property LOC SLICE_X15Y685 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[492]}]
set_property LOC SLICE_X12Y753 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[62]}]
set_property LOC SLICE_X12Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[238]_i_1}]
set_property LOC SLICE_X119Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[38]}]
set_property LOC SLICE_X86Y691 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d2_reg[15]}]
set_property LOC SLICE_X10Y684 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_343]
set_property LOC SLICE_X86Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[31]}]
set_property LOC SLICE_X20Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[11]}]
set_property LOC SLICE_X84Y695 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[24]}]
set_property LOC SLICE_X83Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[47]}]
set_property LOC SLICE_X15Y761 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[47]_i_7}]
set_property LOC SLICE_X83Y807 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[289]}]
set_property LOC SLICE_X57Y754 [get_cells qsfp0_cmac_inst/inst/master_watchdog_barking_i_1]
set_property LOC SLICE_X49Y859 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data3/data_out_reg[9]}]
set_property LOC SLICE_X12Y808 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_113]
set_property LOC SLICE_X168Y686 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/i_in_sync3_reg]
set_property LOC SLICE_X10Y805 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[379]}]
set_property LOC SLICE_X122Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[264]}]
set_property LOC SLICE_X13Y695 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_18}]
set_property LOC SLICE_X10Y789 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_305]
set_property LOC SLICE_X31Y762 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[15]}]
set_property LOC SLICE_X10Y734 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[76]_i_2}]
set_property LOC SLICE_X83Y736 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[55]}]
set_property LOC SLICE_X51Y858 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[47]}]
set_property LOC SLICE_X12Y818 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_350]
set_property LOC SLICE_X14Y736 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[475]_i_1}]
set_property LOC SLICE_X11Y671 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_488]
set_property LOC SLICE_X11Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[388]_i_1}]
set_property LOC SLICE_X16Y743 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[156]_i_2}]
set_property LOC SLICE_X15Y731 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[493]}]
set_property LOC SLICE_X15Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[160]}]
set_property LOC SLICE_X15Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[36]}]
set_property LOC SLICE_X10Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[177]}]
set_property LOC SLICE_X12Y688 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[176]}]
set_property LOC SLICE_X120Y681 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[15]}]
set_property LOC SLICE_X12Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[289]}]
set_property LOC SLICE_X13Y692 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/rd_ptr[2]_i_4__1}]
set_property LOC SLICE_X49Y736 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[286]}]
set_property LOC SLICE_X11Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[414]}]
set_property LOC SLICE_X49Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[431]}]
set_property LOC SLICE_X12Y834 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_490]
set_property LOC SLICE_X11Y669 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_20]
set_property LOC SLICE_X14Y684 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[495]}]
set_property LOC SLICE_X10Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[508]}]
set_property LOC SLICE_X164Y743 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[13]}]
set_property LOC SLICE_X168Y699 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_rxresetdone_inst/i_in_sync1_reg}]
set_property LOC SLICE_X117Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[40]}]
set_property LOC SLICE_X10Y678 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_335]
set_property LOC SLICE_X85Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[2]}]
set_property LOC SLICE_X120Y676 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[0]}]
set_property LOC SLICE_X49Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[8]}]
set_property LOC SLICE_X86Y701 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[2]}]
set_property LOC SLICE_X83Y702 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[7]}]
set_property LOC SLICE_X14Y763 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[47]_i_6}]
set_property LOC SLICE_X86Y784 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[2]}]
set_property LOC SLICE_X151Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[17]}]
set_property LOC SLICE_X59Y753 [get_cells {qsfp0_cmac_inst/inst/master_watchdog[8]_i_9}]
set_property LOC SLICE_X168Y686 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/i_in_sync2_reg]
set_property LOC SLICE_X10Y831 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[325]}]
set_property LOC SLICE_X128Y761 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[265]}]
set_property LOC SLICE_X13Y691 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[15]_i_9}]
set_property LOC SLICE_X10Y791 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_304]
set_property LOC SLICE_X51Y852 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[394]}]
set_property LOC SLICE_X36Y761 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[18]}]
set_property LOC SLICE_X10Y734 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[76]_i_1}]
set_property LOC SLICE_X52Y737 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[18]}]
set_property LOC SLICE_X13Y817 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_35]
set_property LOC SLICE_X15Y736 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[472]_i_2}]
set_property LOC SLICE_X10Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[387]_i_2}]
set_property LOC SLICE_X15Y752 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[157]_i_2}]
set_property LOC SLICE_X15Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[492]}]
set_property LOC SLICE_X10Y798 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_557]
set_property LOC SLICE_X9Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[15]}]
set_property LOC SLICE_X11Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[396]}]
set_property LOC SLICE_X12Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[178]}]
set_property LOC SLICE_X10Y798 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_553]
set_property LOC SLICE_X11Y669 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[99]}]
set_property LOC SLICE_X14Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[504]_i_2}]
set_property LOC SLICE_X118Y679 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[18]}]
set_property LOC SLICE_X11Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[28]}]
set_property LOC SLICE_X155Y786 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[8]}]
set_property LOC SLICE_X12Y696 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/rot[1]_i_12}]
set_property LOC SLICE_X50Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[152]}]
set_property LOC SLICE_X11Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[417]}]
set_property LOC SLICE_X46Y753 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[432]}]
set_property LOC SLICE_X11Y664 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_2]
set_property LOC SLICE_X14Y684 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[494]}]
set_property LOC SLICE_X12Y755 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[63]}]
set_property LOC SLICE_X166Y743 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[4]_i_1}]
set_property LOC SLICE_X86Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[3]}]
set_property LOC SLICE_X86Y679 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d2_reg[1]}]
set_property LOC SLICE_X12Y687 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_331]
set_property LOC SLICE_X83Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[29]}]
set_property LOC SLICE_X119Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[180]}]
set_property LOC SLICE_X50Y685 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[9]}]
set_property LOC SLICE_X10Y829 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_201]
set_property LOC SLICE_X86Y696 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[32]}]
set_property LOC SLICE_X84Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[6]}]
set_property LOC SLICE_X83Y791 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[59]}]
set_property LOC SLICE_X14Y760 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_33}]
set_property LOC SLICE_X117Y692 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync2_reg]
set_property LOC SLICE_X12Y841 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_458]
set_property LOC SLICE_X85Y814 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[311]}]
set_property LOC SLICE_X150Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[14]}]
set_property LOC SLICE_X59Y753 [get_cells {qsfp0_cmac_inst/inst/master_watchdog[8]_i_7}]
set_property LOC SLICE_X49Y858 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data3/data_out_reg[15]}]
set_property LOC SLICE_X166Y685 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/FSM_sequential_sm_reset_rx[0]_i_1}]
set_property LOC SLICE_X10Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[321]}]
set_property LOC SLICE_X122Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[267]}]
set_property LOC SLICE_X14Y607 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[62]_i_1}]
set_property LOC SLICE_X12Y817 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_33]
set_property LOC SLICE_X50Y742 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_in_d1_reg[35]}]
set_property LOC SLICE_X50Y813 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[37]}]
set_property LOC SLICE_X35Y759 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[53]}]
set_property LOC SLICE_X10Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[77]_i_2}]
set_property LOC SLICE_X85Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[6]}]
set_property LOC SLICE_X86Y825 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[7]}]
set_property LOC SLICE_X15Y736 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[472]_i_1}]
set_property LOC SLICE_X15Y671 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_520]
set_property LOC SLICE_X14Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[441]_i_2}]
set_property LOC SLICE_X16Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[158]_i_1}]
set_property LOC SLICE_X14Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[487]}]
set_property LOC SLICE_X16Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[146]}]
set_property LOC SLICE_X11Y742 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[375]}]
set_property LOC SLICE_X12Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[161]}]
set_property LOC SLICE_X164Y687 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_5}]
set_property LOC SLICE_X13Y662 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty[1]_i_1}]
set_property LOC SLICE_X97Y753 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d2_reg[10]}]
set_property LOC SLICE_X10Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[294]}]
set_property LOC SLICE_X12Y700 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/wr_ptr_reg[1]}]
set_property LOC SLICE_X49Y745 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[288]}]
set_property LOC SLICE_X11Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[41]}]
set_property LOC SLICE_X49Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[4]}]
set_property LOC SLICE_X14Y704 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_192]
set_property LOC SLICE_X16Y667 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty[13]_i_3}]
set_property LOC SLICE_X14Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[50]}]
set_property LOC SLICE_X168Y754 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_i_1}]
set_property LOC SLICE_X164Y744 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[21]}]
set_property LOC SLICE_X10Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[77]}]
set_property LOC SLICE_X119Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[42]}]
set_property LOC SLICE_X84Y681 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d3_reg[5]}]
set_property LOC SLICE_X12Y665 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_32]
set_property LOC SLICE_X86Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[35]}]
set_property LOC SLICE_X49Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[6]}]
set_property LOC SLICE_X86Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[30]}]
set_property LOC SLICE_X84Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[53]}]
set_property LOC SLICE_X15Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[38]_i_1}]
set_property LOC SLICE_X86Y815 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[310]}]
set_property LOC SLICE_X150Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[13]}]
set_property LOC SLICE_X51Y861 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data3/data_out_reg[14]}]
set_property LOC SLICE_X14Y808 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[309]}]
set_property LOC SLICE_X127Y778 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[293]}]
set_property LOC SLICE_X13Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_14}]
set_property LOC SLICE_X11Y788 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_332]
set_property LOC SLICE_X50Y813 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[36]}]
set_property LOC SLICE_X35Y759 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[54]}]
set_property LOC SLICE_X10Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[77]_i_1}]
set_property LOC SLICE_X52Y737 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[23]}]
set_property LOC SLICE_X49Y858 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[57]}]
set_property LOC SLICE_X50Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d4_reg[3]}]
set_property LOC SLICE_X10Y732 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[473]_i_2}]
set_property LOC SLICE_X10Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[428]_i_2}]
set_property LOC SLICE_X14Y752 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[157]_i_1}]
set_property LOC SLICE_X12Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[486]}]
set_property LOC SLICE_X16Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[145]}]
set_property LOC SLICE_X13Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[372]}]
set_property LOC SLICE_X10Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[1]}]
set_property LOC SLICE_X166Y685 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr[2]_i_1}]
set_property LOC SLICE_X13Y664 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty[0]_i_1}]
set_property LOC SLICE_X14Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[295]}]
set_property LOC SLICE_X12Y700 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/wr_ptr_reg[2]}]
set_property LOC SLICE_X49Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[169]}]
set_property LOC SLICE_X10Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[420]}]
set_property LOC SLICE_X49Y846 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data2/data_out_reg[9]}]
set_property LOC SLICE_X14Y703 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_217]
set_property LOC SLICE_X15Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[500]}]
set_property LOC SLICE_X12Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[509]}]
set_property LOC SLICE_X15Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[212]_i_2}]
set_property LOC SLICE_X117Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[41]}]
set_property LOC SLICE_X119Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[54]}]
set_property LOC SLICE_X86Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[37]}]
set_property LOC SLICE_X49Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[7]}]
set_property LOC SLICE_X10Y804 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_228]
set_property LOC SLICE_X83Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[17]}]
set_property LOC SLICE_X83Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[50]}]
set_property LOC SLICE_X168Y753 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst/i_in_meta_reg}]
set_property LOC SLICE_X16Y758 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[39]_i_1}]
set_property LOC SLICE_X12Y790 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_428]
set_property LOC SLICE_X85Y814 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[313]}]
set_property LOC SLICE_X151Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[20]}]
set_property LOC SLICE_X166Y685 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/FSM_sequential_sm_reset_rx[1]_i_1}]
set_property LOC SLICE_X10Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[330]}]
set_property LOC SLICE_X131Y778 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[266]}]
set_property LOC SLICE_X13Y695 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_15}]
set_property LOC SLICE_X10Y791 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_328]
set_property LOC SLICE_X49Y736 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_in_d1_reg[34]}]
set_property LOC SLICE_X49Y846 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[388]}]
set_property LOC SLICE_X31Y762 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[51]}]
set_property LOC SLICE_X10Y736 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[79]_i_1}]
set_property LOC SLICE_X12Y732 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[473]_i_1}]
set_property LOC SLICE_X15Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[442]_i_2}]
set_property LOC SLICE_X16Y753 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[159]_i_1}]
set_property LOC SLICE_X10Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[48]}]
set_property LOC SLICE_X16Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[148]}]
set_property LOC SLICE_X17Y755 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[380]}]
set_property LOC SLICE_X16Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[212]}]
set_property LOC SLICE_X166Y685 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr[1]_i_1}]
set_property LOC SLICE_X14Y662 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty[3]_i_2}]
set_property LOC SLICE_X120Y696 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl1/data_out_reg[19]}]
set_property LOC SLICE_X10Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[292]}]
set_property LOC SLICE_X12Y695 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/rd_ptr[2]_i_1__1}]
set_property LOC SLICE_X49Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[150]}]
set_property LOC SLICE_X10Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[418]}]
set_property LOC SLICE_X47Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[434]}]
set_property LOC SLICE_X14Y703 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_219]
set_property LOC SLICE_X16Y667 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty[13]_i_5}]
set_property LOC SLICE_X12Y753 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[51]}]
set_property LOC SLICE_X167Y750 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx[2]_i_2}]
set_property LOC SLICE_X164Y743 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[10]}]
set_property LOC SLICE_X10Y736 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[79]}]
set_property LOC SLICE_X16Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[209]_i_1}]
set_property LOC SLICE_X118Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[44]}]
set_property LOC SLICE_X86Y680 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d2_reg[2]}]
set_property LOC SLICE_X10Y678 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_347]
set_property LOC SLICE_X85Y731 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[44]}]
set_property LOC SLICE_X119Y700 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[142]}]
set_property LOC SLICE_X49Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[62]}]
set_property LOC SLICE_X10Y807 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_225]
set_property LOC SLICE_X86Y701 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[34]}]
set_property LOC SLICE_X86Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[55]}]
set_property LOC SLICE_X14Y761 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_15}]
set_property LOC SLICE_X117Y692 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync3_reg]
set_property LOC SLICE_X12Y841 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_460]
set_property LOC SLICE_X86Y815 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[312]}]
set_property LOC SLICE_X151Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[18]}]
set_property LOC SLICE_X59Y753 [get_cells {qsfp0_cmac_inst/inst/master_watchdog[8]_i_8}]
set_property LOC SLICE_X10Y807 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_137]
set_property LOC SLICE_X12Y808 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[316]}]
set_property LOC SLICE_X123Y760 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[277]}]
set_property LOC SLICE_X13Y693 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_16}]
set_property LOC SLICE_X12Y793 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_330]
set_property LOC SLICE_X49Y844 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[315]}]
set_property LOC SLICE_X36Y758 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[52]}]
set_property LOC SLICE_X10Y735 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[78]_i_2}]
set_property LOC SLICE_X86Y825 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[63]}]
set_property LOC SLICE_X11Y736 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[470]_i_2}]
set_property LOC SLICE_X12Y724 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_53]
set_property LOC SLICE_X15Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[442]_i_1}]
set_property LOC SLICE_X15Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[158]_i_2}]
set_property LOC SLICE_X15Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[489]}]
set_property LOC SLICE_X16Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[147]}]
set_property LOC SLICE_X10Y757 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[378]}]
set_property LOC SLICE_X14Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[199]}]
set_property LOC SLICE_X10Y804 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_543]
set_property LOC SLICE_X166Y685 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr[0]_i_1}]
set_property LOC SLICE_X13Y662 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty[2]_i_3}]
set_property LOC SLICE_X10Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[293]}]
set_property LOC SLICE_X13Y701 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/rd_ptr[2]_i_2__2}]
set_property LOC SLICE_X50Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[151]}]
set_property LOC SLICE_X10Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[419]}]
set_property LOC SLICE_X14Y703 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_218]
set_property LOC SLICE_X15Y666 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty[13]_i_4}]
set_property LOC SLICE_X8Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[511]}]
set_property LOC SLICE_X168Y741 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_datapath_int_reg]
set_property LOC SLICE_X166Y742 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_4}]
set_property LOC SLICE_X12Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[7]}]
set_property LOC SLICE_X16Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[209]_i_2}]
set_property LOC SLICE_X117Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[43]}]
set_property LOC SLICE_X83Y715 [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_cmac_cdc_sync_master_watchdog_barking/cmac_usplus_1_gt_i_i_1]
set_property LOC SLICE_X86Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[42]}]
set_property LOC SLICE_X119Y678 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[13]}]
set_property LOC SLICE_X49Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[63]}]
set_property LOC SLICE_X10Y830 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_219]
set_property LOC SLICE_X85Y701 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[33]}]
set_property LOC SLICE_X83Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[54]}]
set_property LOC SLICE_X15Y749 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[37]_i_1}]
set_property LOC SLICE_X117Y692 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_meta_reg]
set_property LOC SLICE_X12Y799 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_439]
set_property LOC SLICE_X86Y815 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[297]}]
set_property LOC SLICE_X150Y706 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[40]}]
set_property LOC SLICE_X86Y826 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data3/data_in_d1_reg[10]}]
set_property LOC SLICE_X12Y805 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_102]
set_property LOC SLICE_X10Y830 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[327]}]
set_property LOC SLICE_X156Y779 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[278]}]
set_property LOC SLICE_X15Y609 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[59]_i_1}]
set_property LOC SLICE_X10Y791 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_326]
set_property LOC SLICE_X51Y815 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[33]}]
set_property LOC SLICE_X33Y760 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[4]}]
set_property LOC SLICE_X12Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[7]_i_1}]
set_property LOC SLICE_X9Y733 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[471]_i_2}]
set_property LOC SLICE_X14Y682 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_543]
set_property LOC SLICE_X16Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[440]_i_1}]
set_property LOC SLICE_X9Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[15]_i_1}]
set_property LOC SLICE_X14Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[484]}]
set_property LOC SLICE_X12Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[142]}]
set_property LOC SLICE_X13Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[384]}]
set_property LOC SLICE_X16Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[196]}]
set_property LOC SLICE_X10Y804 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_541]
set_property LOC SLICE_X166Y685 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr0]
set_property LOC SLICE_X13Y664 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty[3]_i_3}]
set_property LOC SLICE_X119Y678 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl1/data_out_reg[1]}]
set_property LOC SLICE_X10Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[298]}]
set_property LOC SLICE_X158Y791 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[56]}]
set_property LOC SLICE_X50Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[170]}]
set_property LOC SLICE_X14Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[423]}]
set_property LOC SLICE_X50Y742 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[311]}]
set_property LOC SLICE_X49Y846 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data2/data_out_reg[6]}]
set_property LOC SLICE_X14Y704 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_191]
set_property LOC SLICE_X14Y753 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[53]}]
set_property LOC SLICE_X168Y741 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_datapath_int_i_1]
set_property LOC SLICE_X166Y742 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_3}]
set_property LOC SLICE_X166Y694 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_rxresetdone_inst/i_in_out_reg}]
set_property LOC SLICE_X12Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[20]_i_1}]
set_property LOC SLICE_X117Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[46]}]
set_property LOC SLICE_X129Y777 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl1/data_out_reg[35]}]
set_property LOC SLICE_X86Y672 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d2_reg[3]}]
set_property LOC SLICE_X12Y689 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_322]
set_property LOC SLICE_X120Y700 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[137]}]
set_property LOC SLICE_X50Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[5]}]
set_property LOC SLICE_X11Y828 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_189]
set_property LOC SLICE_X86Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[36]}]
set_property LOC SLICE_X84Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[57]}]
set_property LOC SLICE_X14Y760 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_35}]
set_property LOC SLICE_X83Y802 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[296]}]
set_property LOC SLICE_X150Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[48]}]
set_property LOC SLICE_X49Y858 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data3/data_out_reg[13]}]
set_property LOC SLICE_X12Y815 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_108]
set_property LOC SLICE_X131Y774 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[295]}]
set_property LOC SLICE_X12Y693 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[15]_i_6}]
set_property LOC SLICE_X11Y788 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_331]
set_property LOC SLICE_X50Y812 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[31]}]
set_property LOC SLICE_X36Y758 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[50]}]
set_property LOC SLICE_X10Y736 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[79]_i_2}]
set_property LOC SLICE_X83Y739 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[63]}]
set_property LOC SLICE_X16Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[46]_i_2}]
set_property LOC SLICE_X15Y684 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_540]
set_property LOC SLICE_X11Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[43]_i_2}]
set_property LOC SLICE_X16Y753 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[159]_i_2}]
set_property LOC SLICE_X15Y732 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[483]}]
set_property LOC SLICE_X10Y749 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[141]}]
set_property LOC SLICE_X14Y757 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[383]}]
set_property LOC SLICE_X16Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[197]}]
set_property LOC SLICE_X166Y689 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_clr_reg]
set_property LOC SLICE_X13Y663 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty[3]_i_1}]
set_property LOC SLICE_X11Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[299]}]
set_property LOC SLICE_X50Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[171]}]
set_property LOC SLICE_X10Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[426]}]
set_property LOC SLICE_X49Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[50]}]
set_property LOC SLICE_X49Y845 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data2/data_out_reg[5]}]
set_property LOC SLICE_X13Y704 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_214]
set_property LOC SLICE_X118Y698 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync3_reg]
set_property LOC SLICE_X11Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[457]}]
set_property LOC SLICE_X14Y752 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[52]}]
set_property LOC SLICE_X168Y738 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_meta_reg]
set_property LOC SLICE_X164Y744 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[23]}]
set_property LOC SLICE_X168Y678 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst/i_in_sync1_reg}]
set_property LOC SLICE_X17Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[213]_i_1}]
set_property LOC SLICE_X117Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[45]}]
set_property LOC SLICE_X50Y716 [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_cmac_cdc_sync_master_watchdog_barking/s_out_d2_cdc_to_reg]
set_property LOC SLICE_X83Y673 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d2_reg[6]}]
set_property LOC SLICE_X86Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[34]}]
set_property LOC SLICE_X49Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[60]}]
set_property LOC SLICE_X11Y828 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_222]
set_property LOC SLICE_X85Y701 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[35]}]
set_property LOC SLICE_X83Y702 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[56]}]
set_property LOC SLICE_X14Y760 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_34}]
set_property LOC SLICE_X117Y692 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync1_reg]
set_property LOC SLICE_X85Y814 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[315]}]
set_property LOC SLICE_X150Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[3]}]
set_property LOC SLICE_X59Y753 [get_cells {qsfp0_cmac_inst/inst/master_watchdog[8]_i_6}]
set_property LOC SLICE_X49Y858 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data3/data_out_reg[12]}]
set_property LOC SLICE_X10Y809 [get_cells qsfp0_cmac_pad_inst/frame_reg_reg]
set_property LOC SLICE_X10Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[335]}]
set_property LOC SLICE_X130Y772 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[281]}]
set_property LOC SLICE_X14Y607 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[60]_i_1}]
set_property LOC SLICE_X10Y791 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_324]
set_property LOC SLICE_X48Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_in_d1_reg[48]}]
set_property LOC SLICE_X50Y812 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[34]}]
set_property LOC SLICE_X36Y758 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[48]}]
set_property LOC SLICE_X15Y734 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[80]_i_1}]
set_property LOC SLICE_X83Y739 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[62]}]
set_property LOC SLICE_X51Y861 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[38]}]
set_property LOC SLICE_X13Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[469]_i_2}]
set_property LOC SLICE_X14Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[441]_i_1}]
set_property LOC SLICE_X15Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[160]_i_1}]
set_property LOC SLICE_X15Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[488]}]
set_property LOC SLICE_X15Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[144]}]
set_property LOC SLICE_X11Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[387]}]
set_property LOC SLICE_X16Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[200]}]
set_property LOC SLICE_X10Y803 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_548]
set_property LOC SLICE_X166Y690 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_clr_i_2]
set_property LOC SLICE_X13Y662 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty[3]_i_4}]
set_property LOC SLICE_X10Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[296]}]
set_property LOC SLICE_X49Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[16]}]
set_property LOC SLICE_X9Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[421]}]
set_property LOC SLICE_X49Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[7]}]
set_property LOC SLICE_X49Y845 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data2/data_out_reg[8]}]
set_property LOC SLICE_X14Y704 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_216]
set_property LOC SLICE_X10Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[450]}]
set_property LOC SLICE_X10Y757 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[506]}]
set_property LOC SLICE_X165Y743 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_i_3]
set_property LOC SLICE_X117Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[48]}]
set_property LOC SLICE_X84Y681 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d3_reg[4]}]
set_property LOC SLICE_X10Y684 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_340]
set_property LOC SLICE_X86Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[40]}]
set_property LOC SLICE_X51Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[59]}]
set_property LOC SLICE_X10Y831 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_196]
set_property LOC SLICE_X83Y702 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[38]}]
set_property LOC SLICE_X85Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[63]}]
set_property LOC SLICE_X83Y791 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[57]}]
set_property LOC SLICE_X15Y747 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[62]_i_1}]
set_property LOC SLICE_X117Y692 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_out_reg]
set_property LOC SLICE_X12Y841 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_459]
set_property LOC SLICE_X83Y802 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[298]}]
set_property LOC SLICE_X151Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[19]}]
set_property LOC SLICE_X59Y753 [get_cells {qsfp0_cmac_inst/inst/master_watchdog[8]_i_5}]
set_property LOC SLICE_X12Y806 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_110]
set_property LOC SLICE_X10Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[331]}]
set_property LOC SLICE_X122Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[27]}]
set_property LOC SLICE_X14Y607 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[61]_i_1}]
set_property LOC SLICE_X10Y791 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_327]
set_property LOC SLICE_X48Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_in_d1_reg[53]}]
set_property LOC SLICE_X51Y819 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[35]}]
set_property LOC SLICE_X36Y758 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[49]}]
set_property LOC SLICE_X12Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[7]_i_2}]
set_property LOC SLICE_X11Y736 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[470]_i_1}]
set_property LOC SLICE_X16Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[440]_i_2}]
set_property LOC SLICE_X10Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[15]_i_2}]
set_property LOC SLICE_X14Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[485]}]
set_property LOC SLICE_X10Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[143]}]
set_property LOC SLICE_X12Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[386]}]
set_property LOC SLICE_X15Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[210]}]
set_property LOC SLICE_X10Y802 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_545]
set_property LOC SLICE_X166Y689 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_clr_i_1]
set_property LOC SLICE_X12Y670 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_eop[0]_i_6}]
set_property LOC SLICE_X11Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[297]}]
set_property LOC SLICE_X156Y786 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[55]}]
set_property LOC SLICE_X49Y745 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[289]}]
set_property LOC SLICE_X10Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[422]}]
set_property LOC SLICE_X49Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[445]}]
set_property LOC SLICE_X51Y847 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data2/data_out_reg[7]}]
set_property LOC SLICE_X14Y704 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_215]
set_property LOC SLICE_X10Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[451]}]
set_property LOC SLICE_X14Y758 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[507]}]
set_property LOC SLICE_X167Y750 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]}]
set_property LOC SLICE_X164Y742 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[4]}]
set_property LOC SLICE_X14Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[211]_i_2}]
set_property LOC SLICE_X117Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[47]}]
set_property LOC SLICE_X50Y716 [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_cmac_cdc_sync_master_watchdog_barking/s_out_d3_reg]
set_property LOC SLICE_X86Y680 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d2_reg[4]}]
set_property LOC SLICE_X86Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[43]}]
set_property LOC SLICE_X49Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[61]}]
set_property LOC SLICE_X14Y808 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_182]
set_property LOC SLICE_X86Y695 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[37]}]
set_property LOC SLICE_X83Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[58]}]
set_property LOC SLICE_X86Y782 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[52]}]
set_property LOC SLICE_X12Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[15]_i_5}]
set_property LOC SLICE_X12Y841 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_466]
set_property LOC SLICE_X85Y816 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[307]}]
set_property LOC SLICE_X150Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[12]}]
set_property LOC SLICE_X59Y753 [get_cells {qsfp0_cmac_inst/inst/master_watchdog[8]_i_4}]
set_property LOC SLICE_X10Y806 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_125]
set_property LOC SLICE_X167Y692 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/i_in_out_reg]
set_property LOC SLICE_X14Y808 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[311]}]
set_property LOC SLICE_X120Y777 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[279]}]
set_property LOC SLICE_X10Y791 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_322]
set_property LOC SLICE_X47Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_in_d1_reg[55]}]
set_property LOC SLICE_X50Y813 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[32]}]
set_property LOC SLICE_X34Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[41]}]
set_property LOC SLICE_X14Y743 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[70]_i_1}]
set_property LOC SLICE_X52Y743 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[21]}]
set_property LOC SLICE_X14Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[469]_i_1}]
set_property LOC SLICE_X17Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[439]_i_1}]
set_property LOC SLICE_X13Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[161]_i_1}]
set_property LOC SLICE_X17Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[480]}]
set_property LOC SLICE_X16Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[150]}]
set_property LOC SLICE_X11Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[389]}]
set_property LOC SLICE_X12Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[20]}]
set_property LOC SLICE_X164Y685 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[12]}]
set_property LOC SLICE_X11Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[73]}]
set_property LOC SLICE_X120Y696 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl1/data_out_reg[20]}]
set_property LOC SLICE_X10Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[300]}]
set_property LOC SLICE_X155Y786 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[4]}]
set_property LOC SLICE_X12Y696 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/wr_ptr_reg[0]}]
set_property LOC SLICE_X50Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[173]}]
set_property LOC SLICE_X10Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[427]}]
set_property LOC SLICE_X49Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[435]}]
set_property LOC SLICE_X15Y703 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_190]
set_property LOC SLICE_X14Y751 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[506]}]
set_property LOC SLICE_X12Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[504]}]
set_property LOC SLICE_X167Y744 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]}]
set_property LOC SLICE_X166Y743 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[3]_i_1}]
set_property LOC SLICE_X15Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[211]_i_1}]
set_property LOC SLICE_X116Y700 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[4]}]
set_property LOC SLICE_X86Y680 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d2_reg[7]}]
set_property LOC SLICE_X12Y687 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_316]
set_property LOC SLICE_X86Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[46]}]
set_property LOC SLICE_X120Y700 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[140]}]
set_property LOC SLICE_X51Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[57]}]
set_property LOC SLICE_X10Y829 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_208]
set_property LOC SLICE_X86Y701 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[3]}]
set_property LOC SLICE_X83Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[61]}]
set_property LOC SLICE_X84Y826 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[444]}]
set_property LOC SLICE_X13Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[18]_i_1}]
set_property LOC SLICE_X119Y800 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[423]}]
set_property LOC SLICE_X85Y814 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[306]}]
set_property LOC SLICE_X150Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[10]}]
set_property LOC SLICE_X86Y828 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data3/data_in_d1_reg[4]}]
set_property LOC SLICE_X10Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[337]}]
set_property LOC SLICE_X127Y767 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[276]}]
set_property LOC SLICE_X12Y692 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[47]_i_11}]
set_property LOC SLICE_X10Y791 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_325]
set_property LOC SLICE_X49Y752 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_in_d1_reg[54]}]
set_property LOC SLICE_X51Y843 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[319]}]
set_property LOC SLICE_X33Y760 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[47]}]
set_property LOC SLICE_X11Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[6]_i_2}]
set_property LOC SLICE_X52Y737 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[22]}]
set_property LOC SLICE_X19Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_out_reg[4]}]
set_property LOC SLICE_X9Y733 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[471]_i_1}]
set_property LOC SLICE_X15Y667 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_527]
set_property LOC SLICE_X11Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[438]_i_2}]
set_property LOC SLICE_X15Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[160]_i_2}]
set_property LOC SLICE_X10Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[47]}]
set_property LOC SLICE_X14Y753 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[181]}]
set_property LOC SLICE_X14Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[388]}]
set_property LOC SLICE_X10Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[19]}]
set_property LOC SLICE_X10Y810 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_528]
set_property LOC SLICE_X164Y685 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[11]}]
set_property LOC SLICE_X12Y662 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty[0]_i_3}]
set_property LOC SLICE_X11Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[301]}]
set_property LOC SLICE_X50Y742 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[290]}]
set_property LOC SLICE_X10Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[428]}]
set_property LOC SLICE_X49Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[33]}]
set_property LOC SLICE_X13Y704 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_211]
set_property LOC SLICE_X14Y751 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[505]}]
set_property LOC SLICE_X11Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[503]}]
set_property LOC SLICE_X168Y738 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync1_reg]
set_property LOC SLICE_X166Y742 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_2}]
set_property LOC SLICE_X168Y686 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst/i_in_out_reg}]
set_property LOC SLICE_X118Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[49]}]
set_property LOC SLICE_X128Y761 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl1/data_out_reg[23]}]
set_property LOC SLICE_X12Y679 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_354]
set_property LOC SLICE_X86Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[41]}]
set_property LOC SLICE_X118Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[136]}]
set_property LOC SLICE_X51Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[58]}]
set_property LOC SLICE_X86Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[39]}]
set_property LOC SLICE_X84Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[62]}]
set_property LOC SLICE_X84Y826 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[445]}]
set_property LOC SLICE_X14Y763 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[15]_i_7}]
set_property LOC SLICE_X12Y799 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_438]
set_property LOC SLICE_X86Y782 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[22]}]
set_property LOC SLICE_X151Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[16]}]
set_property LOC SLICE_X10Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[336]}]
set_property LOC SLICE_X119Y789 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[280]}]
set_property LOC SLICE_X13Y681 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_8}]
set_property LOC SLICE_X10Y789 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_320]
set_property LOC SLICE_X51Y852 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[410]}]
set_property LOC SLICE_X31Y762 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[32]}]
set_property LOC SLICE_X11Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[6]_i_1}]
set_property LOC SLICE_X15Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[46]_i_1}]
set_property LOC SLICE_X15Y667 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_526]
set_property LOC SLICE_X11Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[43]_i_1}]
set_property LOC SLICE_X16Y748 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[162]_i_1}]
set_property LOC SLICE_X14Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[482]}]
set_property LOC SLICE_X15Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[152]}]
set_property LOC SLICE_X12Y758 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[390]}]
set_property LOC SLICE_X13Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[208]}]
set_property LOC SLICE_X10Y810 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_527]
set_property LOC SLICE_X164Y684 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[0]_i_2}]
set_property LOC SLICE_X12Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_ena_reg[0]}]
set_property LOC SLICE_X119Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl1/data_out_reg[22]}]
set_property LOC SLICE_X15Y731 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[29]}]
set_property LOC SLICE_X49Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[28]}]
set_property LOC SLICE_X11Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[424]}]
set_property LOC SLICE_X13Y704 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_213]
set_property LOC SLICE_X14Y751 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[504]}]
set_property LOC SLICE_X12Y737 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[502]}]
set_property LOC SLICE_X164Y745 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_8}]
set_property LOC SLICE_X15Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[210]_i_2}]
set_property LOC SLICE_X86Y674 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d2_reg[5]}]
set_property LOC SLICE_X49Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[55]}]
set_property LOC SLICE_X85Y701 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[59]}]
set_property LOC SLICE_X51Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[18]}]
set_property LOC SLICE_X83Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[410]}]
set_property LOC SLICE_X14Y761 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[15]_i_6}]
set_property LOC SLICE_X86Y784 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[29]}]
set_property LOC SLICE_X150Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[11]}]
set_property LOC SLICE_X49Y858 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data3/data_out_reg[0]}]
set_property LOC SLICE_X167Y692 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/FSM_sequential_sm_reset_tx[2]_i_6}]
set_property LOC SLICE_X11Y828 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[315]}]
set_property LOC SLICE_X130Y776 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[268]}]
set_property LOC SLICE_X13Y691 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_9}]
set_property LOC SLICE_X12Y793 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_329]
set_property LOC SLICE_X49Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_in_d1_reg[5]}]
set_property LOC SLICE_X50Y849 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[391]}]
set_property LOC SLICE_X36Y761 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[40]}]
set_property LOC SLICE_X15Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[69]_i_1}]
set_property LOC SLICE_X83Y736 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[61]}]
set_property LOC SLICE_X49Y849 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[1]}]
set_property LOC SLICE_X10Y733 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[467]_i_2}]
set_property LOC SLICE_X12Y669 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_502]
set_property LOC SLICE_X18Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[439]_i_2}]
set_property LOC SLICE_X13Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[161]_i_2}]
set_property LOC SLICE_X16Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[481]}]
set_property LOC SLICE_X14Y755 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[151]}]
set_property LOC SLICE_X13Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[38]}]
set_property LOC SLICE_X15Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[211]}]
set_property LOC SLICE_X164Y684 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[0]}]
set_property LOC SLICE_X13Y662 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty[1]_i_5}]
set_property LOC SLICE_X11Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[2]}]
set_property LOC SLICE_X49Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[172]}]
set_property LOC SLICE_X11Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[425]}]
set_property LOC SLICE_X48Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[443]}]
set_property LOC SLICE_X13Y704 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_212]
set_property LOC SLICE_X14Y750 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[497]}]
set_property LOC SLICE_X12Y736 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[500]}]
set_property LOC SLICE_X168Y738 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_out_reg]
set_property LOC SLICE_X166Y743 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[5]_i_1}]
set_property LOC SLICE_X16Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[212]_i_1}]
set_property LOC SLICE_X84Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d2_reg[8]}]
set_property LOC SLICE_X12Y688 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_313]
set_property LOC SLICE_X86Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[45]}]
set_property LOC SLICE_X51Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[56]}]
set_property LOC SLICE_X85Y701 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[60]}]
set_property LOC SLICE_X84Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[60]}]
set_property LOC SLICE_X83Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[446]}]
set_property LOC SLICE_X15Y748 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[3]_i_1}]
set_property LOC SLICE_X84Y798 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[256]}]
set_property LOC SLICE_X151Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[21]}]
set_property LOC SLICE_X167Y692 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/i_in_meta_reg]
set_property LOC SLICE_X14Y808 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[310]}]
set_property LOC SLICE_X124Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[26]}]
set_property LOC SLICE_X16Y610 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[46]_i_1}]
set_property LOC SLICE_X10Y789 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_319]
set_property LOC SLICE_X49Y844 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[316]}]
set_property LOC SLICE_X53Y756 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[60]}]
set_property LOC SLICE_X15Y757 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[67]_i_1}]
set_property LOC SLICE_X83Y736 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[60]}]
set_property LOC SLICE_X51Y861 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[17]}]
set_property LOC SLICE_X51Y858 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[48]}]
set_property LOC SLICE_X10Y734 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[467]_i_1}]
set_property LOC SLICE_X16Y666 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_513]
set_property LOC SLICE_X12Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[437]_i_1}]
set_property LOC SLICE_X13Y744 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[163]_i_1}]
set_property LOC SLICE_X13Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[478]}]
set_property LOC SLICE_X14Y752 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[149]}]
set_property LOC SLICE_X14Y743 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[392]}]
set_property LOC SLICE_X16Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[198]}]
set_property LOC SLICE_X10Y797 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_551]
set_property LOC SLICE_X163Y686 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_9}]
set_property LOC SLICE_X14Y662 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_eop[0]_i_4}]
set_property LOC SLICE_X10Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[304]}]
set_property LOC SLICE_X12Y700 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/wr_ptr[1]_i_1__2}]
set_property LOC SLICE_X50Y738 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[269]}]
set_property LOC SLICE_X10Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[430]}]
set_property LOC SLICE_X49Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[36]}]
set_property LOC SLICE_X11Y669 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_19]
set_property LOC SLICE_X116Y690 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_meta_reg]
set_property LOC SLICE_X14Y750 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[499]}]
set_property LOC SLICE_X14Y737 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[498]}]
set_property LOC SLICE_X167Y744 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg]
set_property LOC SLICE_X166Y743 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[6]_i_1}]
set_property LOC SLICE_X10Y734 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[76]}]
set_property LOC SLICE_X12Y679 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_353]
set_property LOC SLICE_X86Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[47]}]
set_property LOC SLICE_X118Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[138]}]
set_property LOC SLICE_X49Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[53]}]
set_property LOC SLICE_X86Y696 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[61]}]
set_property LOC SLICE_X86Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[5]}]
set_property LOC SLICE_X84Y826 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[447]}]
set_property LOC SLICE_X15Y760 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_32}]
set_property LOC SLICE_X83Y785 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[24]}]
set_property LOC SLICE_X151Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[22]}]
set_property LOC SLICE_X86Y825 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data3/data_in_d1_reg[5]}]
set_property LOC SLICE_X10Y806 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_126]
set_property LOC SLICE_X156Y779 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[269]}]
set_property LOC SLICE_X16Y610 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[45]_i_1}]
set_property LOC SLICE_X10Y791 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_321]
set_property LOC SLICE_X167Y746 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtpowergood_int]
set_property LOC SLICE_X50Y849 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[389]}]
set_property LOC SLICE_X36Y761 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[38]}]
set_property LOC SLICE_X16Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[68]_i_2}]
set_property LOC SLICE_X49Y858 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[16]}]
set_property LOC SLICE_X10Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[468]_i_2}]
set_property LOC SLICE_X16Y666 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_514]
set_property LOC SLICE_X10Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[436]_i_2}]
set_property LOC SLICE_X16Y748 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[162]_i_2}]
set_property LOC SLICE_X13Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[477]}]
set_property LOC SLICE_X16Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[17]}]
set_property LOC SLICE_X12Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[391]}]
set_property LOC SLICE_X15Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[195]}]
set_property LOC SLICE_X10Y804 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_530]
set_property LOC SLICE_X164Y687 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_8}]
set_property LOC SLICE_X13Y662 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty[2]_i_1}]
set_property LOC SLICE_X11Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[305]}]
set_property LOC SLICE_X11Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/wr_ptr[2]_i_1}]
set_property LOC SLICE_X50Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[176]}]
set_property LOC SLICE_X10Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[431]}]
set_property LOC SLICE_X48Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[436]}]
set_property LOC SLICE_X15Y704 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_209]
set_property LOC SLICE_X14Y750 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[498]}]
set_property LOC SLICE_X14Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[4]}]
set_property LOC SLICE_X164Y742 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[1]}]
set_property LOC SLICE_X12Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[20]_i_2}]
set_property LOC SLICE_X17Y698 [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_cmac_cdc_sync_gt_rxresetdone_int/gt_rx_reset_done_inv_reg_i_1]
set_property LOC SLICE_X86Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[38]}]
set_property LOC SLICE_X119Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[133]}]
set_property LOC SLICE_X51Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[54]}]
set_property LOC SLICE_X86Y701 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[5]}]
set_property LOC SLICE_X51Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[21]}]
set_property LOC SLICE_X84Y788 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[44]}]
set_property LOC SLICE_X12Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[15]_i_9}]
set_property LOC SLICE_X12Y818 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_44]
set_property LOC SLICE_X86Y784 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[30]}]
set_property LOC SLICE_X86Y822 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data3/data_in_d1_reg[3]}]
set_property LOC SLICE_X130Y776 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[274]}]
set_property LOC SLICE_X13Y681 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[47]_i_10}]
set_property LOC SLICE_X10Y791 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_323]
set_property LOC SLICE_X51Y852 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[385]}]
set_property LOC SLICE_X33Y760 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[3]}]
set_property LOC SLICE_X15Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[68]_i_1}]
set_property LOC SLICE_X49Y858 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[13]}]
set_property LOC SLICE_X10Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[468]_i_1}]
set_property LOC SLICE_X15Y671 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_519]
set_property LOC SLICE_X11Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[438]_i_1}]
set_property LOC SLICE_X15Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[164]_i_1}]
set_property LOC SLICE_X14Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[80]}]
set_property LOC SLICE_X12Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[14]}]
set_property LOC SLICE_X10Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[399]}]
set_property LOC SLICE_X139Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[4]}]
set_property LOC SLICE_X17Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[207]}]
set_property LOC SLICE_X164Y683 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_7}]
set_property LOC SLICE_X13Y662 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty[2]_i_2}]
set_property LOC SLICE_X10Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[302]}]
set_property LOC SLICE_X50Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[174]}]
set_property LOC SLICE_X11Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[429]}]
set_property LOC SLICE_X49Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[52]}]
set_property LOC SLICE_X15Y704 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_210]
set_property LOC SLICE_X15Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[501]}]
set_property LOC SLICE_X12Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[49]}]
set_property LOC SLICE_X165Y744 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_i_2]
set_property LOC SLICE_X10Y735 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[78]}]
set_property LOC SLICE_X168Y699 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst/i_in_sync1_reg}]
set_property LOC SLICE_X15Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[210]_i_1}]
set_property LOC SLICE_X84Y695 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d3_reg[10]}]
set_property LOC SLICE_X11Y689 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_301]
set_property LOC SLICE_X86Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[3]}]
set_property LOC SLICE_X20Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[10]}]
set_property LOC SLICE_X83Y702 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[16]}]
set_property LOC SLICE_X83Y702 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[8]}]
set_property LOC SLICE_X86Y784 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[58]}]
set_property LOC SLICE_X10Y731 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[82]}]
set_property LOC SLICE_X85Y816 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[308]}]
set_property LOC SLICE_X86Y816 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data3/data_in_d1_reg[15]}]
set_property LOC SLICE_X10Y830 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[322]}]
set_property LOC SLICE_X156Y779 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[270]}]
set_property LOC SLICE_X15Y609 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[58]_i_1}]
set_property LOC SLICE_X12Y809 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_32]
set_property LOC SLICE_X10Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/rd_ptr[2]_i_1__1}]
set_property LOC SLICE_X51Y852 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[384]}]
set_property LOC SLICE_X53Y756 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[61]}]
set_property LOC SLICE_X15Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[69]_i_2}]
set_property LOC SLICE_X14Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[465]_i_2}]
set_property LOC SLICE_X15Y668 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_517]
set_property LOC SLICE_X12Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[437]_i_2}]
set_property LOC SLICE_X14Y744 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[163]_i_2}]
set_property LOC SLICE_X14Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[510]}]
set_property LOC SLICE_X10Y798 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_556]
set_property LOC SLICE_X14Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[180]}]
set_property LOC SLICE_X138Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[49]}]
set_property LOC SLICE_X16Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[206]}]
set_property LOC SLICE_X164Y684 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_6}]
set_property LOC SLICE_X13Y664 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_mty[0]_i_2}]
set_property LOC SLICE_X10Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[303]}]
set_property LOC SLICE_X49Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[175]}]
set_property LOC SLICE_X14Y813 [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_cmac_cdc_sync_gt_rxresetdone_int/gt_rx_reset_done_inv_reg_i_1]
set_property LOC SLICE_X10Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[42]}]
set_property LOC SLICE_X49Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[34]}]
set_property LOC SLICE_X10Y668 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_21]
set_property LOC SLICE_X10Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[458]}]
set_property LOC SLICE_X12Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[501]}]
set_property LOC SLICE_X164Y744 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[20]}]
set_property LOC SLICE_X11Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[75]}]
set_property LOC SLICE_X83Y698 [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_cmac_cdc_sync_gt_rxresetdone_int/s_out_d2_cdc_to_reg]
set_property LOC SLICE_X85Y731 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[48]}]
set_property LOC SLICE_X120Y700 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[139]}]
set_property LOC SLICE_X20Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_out_reg[21]}]
set_property LOC SLICE_X10Y830 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_220]
set_property LOC SLICE_X86Y696 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[40]}]
set_property LOC SLICE_X83Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[59]}]
set_property LOC SLICE_X15Y748 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[60]_i_1}]
set_property LOC SLICE_X12Y793 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_429]
set_property LOC SLICE_X119Y800 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[425]}]
set_property LOC SLICE_X83Y785 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[35]}]
set_property LOC SLICE_X150Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[0]}]
set_property LOC SLICE_X86Y828 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data3/data_in_d1_reg[2]}]
set_property LOC SLICE_X126Y777 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[275]}]
set_property LOC SLICE_X14Y611 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[43]_i_1}]
set_property LOC SLICE_X49Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_in_d1_reg[3]}]
set_property LOC SLICE_X15Y753 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[65]_i_1}]
set_property LOC SLICE_X14Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[465]_i_1}]
set_property LOC SLICE_X10Y670 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_480]
set_property LOC SLICE_X12Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[435]_i_1}]
set_property LOC SLICE_X16Y743 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[165]_i_1}]
set_property LOC SLICE_X13Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[476]}]
set_property LOC SLICE_X10Y758 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[134]}]
set_property LOC SLICE_X13Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[39]}]
set_property LOC SLICE_X16Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[204]}]
set_property LOC SLICE_X164Y686 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[19]}]
set_property LOC SLICE_X14Y693 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[148]}]
set_property LOC SLICE_X10Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[308]}]
set_property LOC SLICE_X49Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[178]}]
set_property LOC SLICE_X12Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[434]}]
set_property LOC SLICE_X49Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[439]}]
set_property LOC SLICE_X49Y845 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data2/data_out_reg[0]}]
set_property LOC SLICE_X14Y704 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_196]
set_property LOC SLICE_X16Y667 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty[15]_i_2}]
set_property LOC SLICE_X10Y737 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[494]}]
set_property LOC SLICE_X167Y744 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]}]
set_property LOC SLICE_X164Y742 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_6}]
set_property LOC SLICE_X14Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[216]_i_1}]
set_property LOC SLICE_X119Y789 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl1/data_out_reg[38]}]
set_property LOC SLICE_X86Y681 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d2_reg[9]}]
set_property LOC SLICE_X86Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[4]}]
set_property LOC SLICE_X119Y700 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[130]}]
set_property LOC SLICE_X49Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[51]}]
set_property LOC SLICE_X85Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[15]}]
set_property LOC SLICE_X51Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[0]}]
set_property LOC SLICE_X168Y753 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst/i_in_sync1_reg}]
set_property LOC SLICE_X15Y749 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[33]_i_1}]
set_property LOC SLICE_X12Y839 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_450]
set_property LOC SLICE_X86Y782 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[27]}]
set_property LOC SLICE_X10Y808 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_144]
set_property LOC SLICE_X14Y808 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[305]}]
set_property LOC SLICE_X127Y772 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[273]}]
set_property LOC SLICE_X14Y608 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[42]_i_1}]
set_property LOC SLICE_X12Y818 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_346]
set_property LOC SLICE_X49Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_in_d1_reg[6]}]
set_property LOC SLICE_X51Y843 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[311]}]
set_property LOC SLICE_X15Y758 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[66]_i_2}]
set_property LOC SLICE_X51Y858 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[42]}]
set_property LOC SLICE_X10Y732 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[466]_i_2}]
set_property LOC SLICE_X12Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[434]_i_2}]
set_property LOC SLICE_X15Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[164]_i_2}]
set_property LOC SLICE_X14Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[67]}]
set_property LOC SLICE_X14Y752 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[176]}]
set_property LOC SLICE_X11Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[3]}]
set_property LOC SLICE_X16Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[203]}]
set_property LOC SLICE_X164Y686 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[18]}]
set_property LOC SLICE_X14Y694 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[155]}]
set_property LOC SLICE_X14Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[309]}]
set_property LOC SLICE_X12Y700 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/wr_ptr[2]_i_1__2}]
set_property LOC SLICE_X50Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[179]}]
set_property LOC SLICE_X10Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[270]_i_2}]
set_property LOC SLICE_X49Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[441]}]
set_property LOC SLICE_X86Y816 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data2/data_in_d1_reg[9]}]
set_property LOC SLICE_X14Y683 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_114]
set_property LOC SLICE_X116Y690 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg]
set_property LOC SLICE_X15Y667 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty[15]_i_1}]
set_property LOC SLICE_X12Y743 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[497]}]
set_property LOC SLICE_X167Y750 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]}]
set_property LOC SLICE_X167Y745 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_reg]
set_property LOC SLICE_X12Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[238]_i_2}]
set_property LOC SLICE_X125Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl1/data_out_reg[4]}]
set_property LOC SLICE_X83Y698 [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_cmac_cdc_sync_gt_rxresetdone_int/s_out_d3_reg]
set_property LOC SLICE_X11Y688 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_300]
set_property LOC SLICE_X86Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[49]}]
set_property LOC SLICE_X119Y700 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[129]}]
set_property LOC SLICE_X49Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[52]}]
set_property LOC SLICE_X117Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d1_reg[21]}]
set_property LOC SLICE_X84Y695 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[9]}]
set_property LOC SLICE_X16Y758 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[5]_i_1}]
set_property LOC SLICE_X12Y793 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_430]
set_property LOC SLICE_X119Y801 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[426]}]
set_property LOC SLICE_X83Y785 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[37]}]
set_property LOC SLICE_X10Y806 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[274]}]
set_property LOC SLICE_X127Y778 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[272]}]
set_property LOC SLICE_X14Y608 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[44]_i_1}]
set_property LOC SLICE_X12Y818 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_345]
set_property LOC SLICE_X86Y800 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_out_reg[19]}]
set_property LOC SLICE_X49Y859 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[63]}]
set_property LOC SLICE_X49Y745 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_in_d1_reg[38]}]
set_property LOC SLICE_X50Y858 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[407]}]
set_property LOC SLICE_X15Y755 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[64]_i_1}]
set_property LOC SLICE_X9Y734 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[466]_i_1}]
set_property LOC SLICE_X11Y709 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_452]
set_property LOC SLICE_X11Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[436]_i_1}]
set_property LOC SLICE_X14Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[166]_i_1}]
set_property LOC SLICE_X16Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[479]}]
set_property LOC SLICE_X13Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[136]}]
set_property LOC SLICE_X15Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[400]}]
set_property LOC SLICE_X16Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[209]}]
set_property LOC SLICE_X164Y686 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[17]}]
set_property LOC SLICE_X14Y693 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[150]}]
set_property LOC SLICE_X12Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[306]}]
set_property LOC SLICE_X49Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[177]}]
set_property LOC SLICE_X83Y785 [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_cmac_cdc_sync_gt_rxresetdone_int/s_out_d2_cdc_to_reg]
set_property LOC SLICE_X10Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[432]}]
set_property LOC SLICE_X49Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[437]}]
set_property LOC SLICE_X51Y847 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data2/data_out_reg[11]}]
set_property LOC SLICE_X12Y790 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[165]}]
set_property LOC SLICE_X15Y686 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_116]
set_property LOC SLICE_X14Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[492]}]
set_property LOC SLICE_X11Y689 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_306]
set_property LOC SLICE_X120Y700 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[134]}]
set_property LOC SLICE_X49Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[4]}]
set_property LOC SLICE_X10Y830 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_193]
set_property LOC SLICE_X86Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[62]}]
set_property LOC SLICE_X51Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[10]}]
set_property LOC SLICE_X86Y782 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[42]}]
set_property LOC SLICE_X167Y741 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_reg]
set_property LOC SLICE_X16Y760 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[56]_i_4}]
set_property LOC SLICE_X12Y839 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_451]
set_property LOC SLICE_X86Y784 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[36]}]
set_property LOC SLICE_X86Y828 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data3/data_in_d1_reg[13]}]
set_property LOC SLICE_X12Y806 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_109]
set_property LOC SLICE_X10Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[334]}]
set_property LOC SLICE_X128Y777 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[282]}]
set_property LOC SLICE_X14Y611 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[5]_i_1}]
set_property LOC SLICE_X12Y819 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_344]
set_property LOC SLICE_X50Y849 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[419]}]
set_property LOC SLICE_X15Y757 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[67]_i_2}]
set_property LOC SLICE_X83Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[38]}]
set_property LOC SLICE_X10Y736 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[463]_i_2}]
set_property LOC SLICE_X11Y671 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_484]
set_property LOC SLICE_X12Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[435]_i_2}]
set_property LOC SLICE_X16Y744 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[165]_i_2}]
set_property LOC SLICE_X12Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[51]}]
set_property LOC SLICE_X12Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[135]}]
set_property LOC SLICE_X16Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[402]}]
set_property LOC SLICE_X133Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0/data_out_reg[46]}]
set_property LOC SLICE_X14Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[201]}]
set_property LOC SLICE_X164Y686 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[16]_i_1}]
set_property LOC SLICE_X14Y693 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[149]}]
set_property LOC SLICE_X120Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl1/data_out_reg[39]}]
set_property LOC SLICE_X119Y737 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d1_reg[8]}]
set_property LOC SLICE_X18Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[307]}]
set_property LOC SLICE_X11Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/wr_ptr[2]_i_3}]
set_property LOC SLICE_X49Y742 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[268]}]
set_property LOC SLICE_X11Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[433]}]
set_property LOC SLICE_X48Y755 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[438]}]
set_property LOC SLICE_X49Y849 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data2/data_out_reg[10]}]
set_property LOC SLICE_X15Y686 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_115]
set_property LOC SLICE_X12Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[499]}]
set_property LOC SLICE_X16Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[214]_i_2}]
set_property LOC SLICE_X125Y761 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl1/data_out_reg[16]}]
set_property LOC SLICE_X86Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[50]}]
set_property LOC SLICE_X119Y678 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[12]}]
set_property LOC SLICE_X51Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[50]}]
set_property LOC SLICE_X86Y701 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[63]}]
set_property LOC SLICE_X52Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[12]}]
set_property LOC SLICE_X84Y826 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[429]}]
set_property LOC SLICE_X16Y749 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[53]_i_1}]
set_property LOC SLICE_X12Y838 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_453]
set_property LOC SLICE_X86Y800 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[257]}]
set_property LOC SLICE_X150Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[45]}]
set_property LOC SLICE_X10Y808 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_143]
set_property LOC SLICE_X10Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[333]}]
set_property LOC SLICE_X127Y766 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[283]}]
set_property LOC SLICE_X13Y691 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[40]_i_1}]
set_property LOC SLICE_X12Y819 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_341]
set_property LOC SLICE_X50Y738 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_in_d1_reg[39]}]
set_property LOC SLICE_X49Y844 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[310]}]
set_property LOC SLICE_X15Y755 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[64]_i_2}]
set_property LOC SLICE_X51Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[0]}]
set_property LOC SLICE_X11Y736 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[463]_i_1}]
set_property LOC SLICE_X11Y669 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_485]
set_property LOC SLICE_X11Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[433]_i_1}]
set_property LOC SLICE_X16Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[167]_i_1}]
set_property LOC SLICE_X12Y699 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[6]}]
set_property LOC SLICE_X14Y738 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[132]}]
set_property LOC SLICE_X15Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[403]}]
set_property LOC SLICE_X10Y733 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[17]}]
set_property LOC SLICE_X10Y804 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_529]
set_property LOC SLICE_X164Y686 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[16]}]
set_property LOC SLICE_X14Y694 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[152]}]
set_property LOC SLICE_X11Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[4]_i_2}]
set_property LOC SLICE_X119Y737 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data3/data_in_d1_reg[7]}]
set_property LOC SLICE_X16Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[311]}]
set_property LOC SLICE_X50Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[262]}]
set_property LOC SLICE_X11Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[271]_i_1}]
set_property LOC SLICE_X49Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[54]}]
set_property LOC SLICE_X86Y815 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data2/data_in_d1_reg[6]}]
set_property LOC SLICE_X86Y813 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[16]}]
set_property LOC SLICE_X14Y704 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_195]
set_property LOC SLICE_X12Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[438]}]
set_property LOC SLICE_X11Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[493]}]
set_property LOC SLICE_X164Y745 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_5}]
set_property LOC SLICE_X119Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[422]}]
set_property LOC SLICE_X168Y699 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst/i_in_sync2_reg}]
set_property LOC SLICE_X15Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[214]_i_1}]
set_property LOC SLICE_X83Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[25]}]
set_property LOC SLICE_X49Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[48]}]
set_property LOC SLICE_X10Y829 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_215]
set_property LOC SLICE_X86Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[6]}]
set_property LOC SLICE_X52Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[13]}]
set_property LOC SLICE_X83Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[428]}]
set_property LOC SLICE_X167Y741 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync3_reg]
set_property LOC SLICE_X14Y763 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[31]_i_7}]
set_property LOC SLICE_X167Y687 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg]
set_property LOC SLICE_X12Y841 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_457]
set_property LOC SLICE_X83Y802 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[284]}]
set_property LOC SLICE_X150Y706 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[42]}]
set_property LOC SLICE_X11Y805 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_130]
set_property LOC SLICE_X131Y773 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[271]}]
set_property LOC SLICE_X14Y611 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[3]_i_1}]
set_property LOC SLICE_X12Y819 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_342]
set_property LOC SLICE_X49Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_in_d1_reg[7]}]
set_property LOC SLICE_X51Y857 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[413]}]
set_property LOC SLICE_X14Y757 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[66]_i_1}]
set_property LOC SLICE_X51Y858 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[46]}]
set_property LOC SLICE_X16Y734 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[464]_i_2}]
set_property LOC SLICE_X10Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[432]_i_2}]
set_property LOC SLICE_X13Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[166]_i_2}]
set_property LOC SLICE_X15Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[70]}]
set_property LOC SLICE_X16Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[174]}]
set_property LOC SLICE_X16Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[401]}]
set_property LOC SLICE_X10Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[180]}]
set_property LOC SLICE_X164Y685 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[15]}]
set_property LOC SLICE_X14Y693 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[151]}]
set_property LOC SLICE_X119Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl1/data_out_reg[48]}]
set_property LOC SLICE_X16Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[312]}]
set_property LOC SLICE_X120Y785 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[62]}]
set_property LOC SLICE_X49Y736 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[264]}]
set_property LOC SLICE_X11Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[271]_i_2}]
set_property LOC SLICE_X49Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[53]}]
set_property LOC SLICE_X86Y815 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data2/data_in_d1_reg[5]}]
set_property LOC SLICE_X85Y815 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[11]}]
set_property LOC SLICE_X14Y723 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_225]
set_property LOC SLICE_X168Y686 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/sm_reset_rx_cdr_to_clr_i_3]
set_property LOC SLICE_X15Y737 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[496]}]
set_property LOC SLICE_X168Y754 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_i_1}]
set_property LOC SLICE_X167Y745 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_i_1]
set_property LOC SLICE_X16Y731 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[239]_i_2}]
set_property LOC SLICE_X119Y804 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl1/data_out_reg[48]}]
set_property LOC SLICE_X49Y698 [get_cells qsfp1_cmac_inst/inst/i_cmac_usplus_1_cmac_cdc_sync_gt_rxresetdone_int/s_out_d4_reg]
set_property LOC SLICE_X119Y684 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[52]}]
set_property LOC SLICE_X83Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[34]}]
set_property LOC SLICE_X119Y693 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[177]}]
set_property LOC SLICE_X49Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[49]}]
set_property LOC SLICE_X86Y701 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[7]}]
set_property LOC SLICE_X51Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[11]}]
set_property LOC SLICE_X86Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[427]}]
set_property LOC SLICE_X10Y761 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[56]_i_2}]
set_property LOC SLICE_X12Y799 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_437]
set_property LOC SLICE_X119Y789 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[424]}]
set_property LOC SLICE_X84Y826 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[385]}]
set_property LOC SLICE_X150Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[47]}]
set_property LOC SLICE_X59Y753 [get_cells {qsfp0_cmac_inst/inst/master_watchdog[8]_i_3}]
set_property LOC SLICE_X12Y808 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_114]
set_property LOC SLICE_X168Y691 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/i_in_sync3_reg]
set_property LOC SLICE_X11Y828 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[312]}]
set_property LOC SLICE_X130Y772 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[285]}]
set_property LOC SLICE_X16Y610 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[41]_i_1}]
set_property LOC SLICE_X12Y819 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_343]
set_property LOC SLICE_X50Y813 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[40]}]
set_property LOC SLICE_X35Y759 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[60]}]
set_property LOC SLICE_X15Y753 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[65]_i_2}]
set_property LOC SLICE_X16Y734 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[464]_i_1}]
set_property LOC SLICE_X10Y669 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_503]
set_property LOC SLICE_X12Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[434]_i_1}]
set_property LOC SLICE_X15Y752 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[149]_i_2}]
set_property LOC SLICE_X15Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[68]}]
set_property LOC SLICE_X12Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[133]}]
set_property LOC SLICE_X15Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[405]}]
set_property LOC SLICE_X15Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[202]}]
set_property LOC SLICE_X164Y685 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[14]}]
set_property LOC SLICE_X14Y694 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[154]}]
set_property LOC SLICE_X11Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[30]}]
set_property LOC SLICE_X13Y695 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/SEG_LOOP3[3].fifo_sync_inst/rd_ptr[2]_i_5_rewire}]
set_property LOC SLICE_X50Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[263]}]
set_property LOC SLICE_X83Y785 [get_cells qsfp0_cmac_inst/inst/i_cmac_usplus_0_cmac_cdc_sync_gt_rxresetdone_int/s_out_d3_reg]
set_property LOC SLICE_X12Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[435]}]
set_property LOC SLICE_X85Y815 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data2/data_in_d1_reg[8]}]
set_property LOC SLICE_X86Y813 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[10]}]
set_property LOC SLICE_X14Y683 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_113]
set_property LOC SLICE_X12Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[439]}]
set_property LOC SLICE_X10Y744 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[495]}]
set_property LOC SLICE_X164Y743 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[9]}]
set_property LOC SLICE_X167Y689 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_txresetdone_inst/i_in_sync1_reg}]
set_property LOC SLICE_X83Y691 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d3_reg[11]}]
set_property LOC SLICE_X83Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[26]}]
set_property LOC SLICE_X119Y700 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[132]}]
set_property LOC SLICE_X51Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[46]}]
set_property LOC BUFG_GT_X1Y310 [get_cells qsfp0_cmac_inst/inst/BUFG_GT_GTREFCLK_INST]
set_property LOC SLICE_X86Y696 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[8]}]
set_property LOC SLICE_X49Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[14]}]
set_property LOC SLICE_X83Y791 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[43]}]
set_property LOC SLICE_X16Y760 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[56]_i_1}]
set_property LOC SLICE_X167Y687 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg]
set_property LOC SLICE_X12Y818 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_43]
set_property LOC BUFG_GT_SYNC_X1Y181 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[12].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1}]
set_property LOC SLICE_X83Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[384]}]
set_property LOC SLICE_X150Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[44]}]
set_property LOC SLICE_X86Y828 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data3/data_in_d1_reg[14]}]
set_property LOC SLICE_X10Y806 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[366]}]
set_property LOC SLICE_X128Y761 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[284]}]
set_property LOC SLICE_X13Y691 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[40]_i_2}]
set_property LOC SLICE_X12Y819 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_340]
set_property LOC SLICE_X50Y829 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[280]}]
set_property LOC SLICE_X33Y758 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[61]}]
set_property LOC SLICE_X12Y755 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[63]_i_1}]
set_property LOC SLICE_X51Y858 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[39]}]
set_property LOC SLICE_X11Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[477]_i_1}]
set_property LOC SLICE_X11Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[433]_i_2}]
set_property LOC SLICE_X15Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[167]_i_2}]
set_property LOC SLICE_X14Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[69]}]
set_property LOC SLICE_X14Y747 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[175]}]
set_property LOC SLICE_X16Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[404]}]
set_property LOC SLICE_X16Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[205]}]
set_property LOC SLICE_X164Y685 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[13]}]
set_property LOC SLICE_X14Y694 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[153]}]
set_property LOC SLICE_X116Y683 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[34]}]
set_property LOC SLICE_X11Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[310]}]
set_property LOC SLICE_X50Y738 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[267]}]
set_property LOC SLICE_X11Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[436]}]
set_property LOC SLICE_X49Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[55]}]
set_property LOC SLICE_X86Y817 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data2/data_in_d1_reg[7]}]
set_property LOC SLICE_X85Y815 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data2/data_in_d1_reg[0]}]
set_property LOC SLICE_X14Y683 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_112]
set_property LOC SLICE_X11Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[441]}]
set_property LOC SLICE_X12Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[490]}]
set_property LOC SLICE_X168Y738 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync3_reg]
set_property LOC SLICE_X164Y742 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[3]}]
set_property LOC SLICE_X168Y678 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst/i_in_sync3_reg}]
set_property LOC SLICE_X15Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[215]_i_1}]
set_property LOC SLICE_X123Y755 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl1/data_out_reg[17]}]
set_property LOC SLICE_X84Y681 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d3_reg[0]}]
set_property LOC SLICE_X12Y688 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_309]
set_property LOC SLICE_X86Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d2_reg[36]}]
set_property LOC SLICE_X118Y698 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[128]}]
set_property LOC SLICE_X49Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[47]}]
set_property LOC SLICE_X86Y693 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[9]}]
set_property LOC SLICE_X15Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[36]_i_1}]
set_property LOC SLICE_X168Y687 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_meta_reg]
set_property LOC SLICE_X85Y814 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[317]}]
set_property LOC SLICE_X150Y706 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[41]}]
set_property LOC SLICE_X49Y859 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data3/data_out_reg[1]}]
set_property LOC SLICE_X11Y828 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[351]}]
set_property LOC SLICE_X130Y777 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[287]}]
set_property LOC SLICE_X14Y608 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[37]_i_1}]
set_property LOC SLICE_X12Y819 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_337]
set_property LOC SLICE_X51Y852 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[387]}]
set_property LOC SLICE_X35Y759 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[59]}]
set_property LOC SLICE_X14Y758 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[61]_i_1}]
set_property LOC SLICE_X86Y827 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[62]}]
set_property LOC SLICE_X49Y849 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[3]}]
set_property LOC SLICE_X12Y753 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[435]_i_1}]
set_property LOC SLICE_X14Y670 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_546]
set_property LOC SLICE_X10Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[431]_i_1}]
set_property LOC SLICE_X12Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[14]_i_2}]
set_property LOC SLICE_X14Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[73]}]
set_property LOC SLICE_X12Y746 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[177]}]
set_property LOC SLICE_X16Y752 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[406]}]
set_property LOC SLICE_X17Y719 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[184]}]
set_property LOC SLICE_X164Y687 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[24]_i_1}]
set_property LOC SLICE_X11Y689 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[183]}]
set_property LOC SLICE_X12Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[501]_i_2}]
set_property LOC SLICE_X15Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[315]}]
set_property LOC SLICE_X158Y791 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[47]}]
set_property LOC SLICE_X49Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[259]}]
set_property LOC SLICE_X10Y732 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[273]_i_1}]
set_property LOC SLICE_X49Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[37]}]
set_property LOC SLICE_X49Y846 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data2/data_out_reg[2]}]
set_property LOC SLICE_X15Y704 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_194]
set_property LOC SLICE_X168Y684 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_sync3_reg]
set_property LOC SLICE_X15Y736 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[487]}]
set_property LOC SLICE_X168Y738 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync2_reg]
set_property LOC SLICE_X164Y741 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_7}]
set_property LOC SLICE_X15Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[215]_i_2}]
set_property LOC SLICE_X84Y686 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d3_reg[8]}]
set_property LOC SLICE_X83Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[29]}]
set_property LOC SLICE_X51Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[43]}]
set_property LOC SLICE_X85Y701 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[10]}]
set_property LOC SLICE_X51Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[16]}]
set_property LOC SLICE_X86Y791 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[53]}]
set_property LOC SLICE_X14Y760 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_4}]
set_property LOC SLICE_X85Y816 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[316]}]
set_property LOC SLICE_X150Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[53]}]
set_property LOC SLICE_X59Y755 [get_cells {qsfp0_cmac_inst/inst/master_watchdog_reg[25]}]
set_property LOC SLICE_X86Y822 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data3/data_in_d1_reg[12]}]
set_property LOC SLICE_X10Y830 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[348]}]
set_property LOC SLICE_X129Y766 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[286]}]
set_property LOC SLICE_X14Y608 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[36]_i_1}]
set_property LOC SLICE_X12Y817 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_34]
set_property LOC SLICE_X49Y846 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[386]}]
set_property LOC SLICE_X33Y758 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[5]}]
set_property LOC SLICE_X12Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[62]_i_2}]
set_property LOC SLICE_X86Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[9]}]
set_property LOC SLICE_X14Y740 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[434]_i_2}]
set_property LOC SLICE_X15Y682 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_542]
set_property LOC SLICE_X10Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[430]_i_2}]
set_property LOC SLICE_X12Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[14]_i_1}]
set_property LOC SLICE_X15Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[76]}]
set_property LOC SLICE_X16Y737 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[178]}]
set_property LOC SLICE_X15Y743 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[40]}]
set_property LOC SLICE_X14Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[185]}]
set_property LOC SLICE_X11Y805 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_533]
set_property LOC SLICE_X164Y687 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[24]}]
set_property LOC SLICE_X10Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_eop_reg[0]}]
set_property LOC SLICE_X119Y678 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl1/data_out_reg[2]}]
set_property LOC SLICE_X12Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[501]_i_1}]
set_property LOC SLICE_X15Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[316]}]
set_property LOC SLICE_X50Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[261]}]
set_property LOC SLICE_X15Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[328]}]
set_property LOC SLICE_X47Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[384]}]
set_property LOC SLICE_X49Y846 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data2/data_out_reg[1]}]
set_property LOC SLICE_X14Y703 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_222]
set_property LOC SLICE_X116Y690 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg]
set_property LOC SLICE_X12Y747 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[48]}]
set_property LOC SLICE_X164Y744 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[22]}]
set_property LOC SLICE_X119Y684 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[53]}]
set_property LOC SLICE_X10Y684 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_344]
set_property LOC SLICE_X83Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[33]}]
set_property LOC SLICE_X49Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[44]}]
set_property LOC SLICE_X86Y695 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[46]}]
set_property LOC SLICE_X52Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[15]}]
set_property LOC SLICE_X86Y784 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[54]}]
set_property LOC SLICE_X12Y760 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_14}]
set_property LOC SLICE_X168Y687 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync1_reg]
set_property LOC SLICE_X12Y793 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_431]
set_property LOC SLICE_X85Y814 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[319]}]
set_property LOC SLICE_X150Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[46]}]
set_property LOC SLICE_X86Y822 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data3/data_in_d1_reg[11]}]
set_property LOC SLICE_X12Y805 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[287]}]
set_property LOC SLICE_X129Y766 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[288]}]
set_property LOC SLICE_X14Y611 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[39]_i_1}]
set_property LOC SLICE_X12Y819 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_339]
set_property LOC SLICE_X51Y843 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[318]}]
set_property LOC SLICE_X33Y758 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[57]}]
set_property LOC SLICE_X12Y753 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[62]_i_1}]
set_property LOC SLICE_X83Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[8]}]
set_property LOC SLICE_X14Y755 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[436]_i_1}]
set_property LOC SLICE_X13Y708 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_473]
set_property LOC SLICE_X10Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[432]_i_1}]
set_property LOC SLICE_X16Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[150]_i_2}]
set_property LOC SLICE_X14Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[71]}]
set_property LOC SLICE_X14Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[179]}]
set_property LOC SLICE_X15Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[408]}]
set_property LOC SLICE_X10Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[182]}]
set_property LOC SLICE_X164Y687 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[25]}]
set_property LOC SLICE_X12Y689 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[180]}]
set_property LOC SLICE_X120Y682 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl1/data_out_reg[3]}]
set_property LOC SLICE_X14Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[500]_i_2}]
set_property LOC SLICE_X14Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[313]}]
set_property LOC SLICE_X154Y787 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[59]}]
set_property LOC SLICE_X49Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[260]}]
set_property LOC SLICE_X12Y731 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[272]_i_1}]
set_property LOC SLICE_X49Y714 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[51]}]
set_property LOC SLICE_X51Y847 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data2/data_out_reg[4]}]
set_property LOC SLICE_X15Y702 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_224]
set_property LOC SLICE_X16Y685 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[469]}]
set_property LOC SLICE_X14Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[489]}]
set_property LOC SLICE_X168Y744 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxprogdivreset_out_reg]
set_property LOC SLICE_X164Y742 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[5]}]
set_property LOC SLICE_X15Y724 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[213]_i_2}]
set_property LOC SLICE_X117Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[10]}]
set_property LOC SLICE_X10Y678 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_336]
set_property LOC SLICE_X83Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[30]}]
set_property LOC SLICE_X119Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[178]}]
set_property LOC SLICE_X49Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[42]}]
set_property LOC SLICE_X86Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[44]}]
set_property LOC SLICE_X49Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[19]}]
set_property LOC SLICE_X16Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[55]_i_1}]
set_property LOC SLICE_X12Y838 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_45]
set_property LOC SLICE_X85Y814 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[318]}]
set_property LOC SLICE_X150Y706 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[43]}]
set_property LOC SLICE_X10Y804 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[357]}]
set_property LOC SLICE_X128Y777 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[289]}]
set_property LOC SLICE_X14Y608 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[38]_i_1}]
set_property LOC SLICE_X12Y819 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_338]
set_property LOC SLICE_X49Y844 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[317]}]
set_property LOC SLICE_X31Y762 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[58]}]
set_property LOC SLICE_X12Y755 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[63]_i_2}]
set_property LOC SLICE_X12Y753 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[435]_i_2}]
set_property LOC SLICE_X11Y708 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_467]
set_property LOC SLICE_X10Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[431]_i_2}]
set_property LOC SLICE_X16Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[150]_i_1}]
set_property LOC SLICE_X15Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[72]}]
set_property LOC SLICE_X10Y752 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[140]}]
set_property LOC SLICE_X15Y754 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[407]}]
set_property LOC SLICE_X17Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[183]}]
set_property LOC SLICE_X164Y686 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[23]}]
set_property LOC SLICE_X11Y669 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[98]}]
set_property LOC SLICE_X14Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[500]_i_1}]
set_property LOC SLICE_X15Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[314]}]
set_property LOC SLICE_X49Y736 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[265]}]
set_property LOC SLICE_X10Y731 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[272]_i_2}]
set_property LOC SLICE_X49Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[440]}]
set_property LOC SLICE_X49Y845 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data2/data_out_reg[3]}]
set_property LOC SLICE_X15Y702 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_223]
set_property LOC SLICE_X16Y685 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[470]}]
set_property LOC SLICE_X10Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[491]}]
set_property LOC SLICE_X168Y742 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[2]}]
set_property LOC SLICE_X166Y743 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[2]_i_1}]
set_property LOC SLICE_X116Y700 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[0]}]
set_property LOC SLICE_X119Y804 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl1/data_out_reg[50]}]
set_property LOC SLICE_X84Y695 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d3_reg[9]}]
set_property LOC SLICE_X12Y687 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_332]
set_property LOC SLICE_X83Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[31]}]
set_property LOC SLICE_X51Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[45]}]
set_property LOC SLICE_X12Y809 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_19]
set_property LOC SLICE_X86Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[43]}]
set_property LOC SLICE_X49Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[1]}]
set_property LOC SLICE_X84Y788 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[55]}]
set_property LOC SLICE_X15Y760 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_16}]
set_property LOC SLICE_X168Y687 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync2_reg]
set_property LOC SLICE_X12Y790 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_427]
set_property LOC SLICE_X84Y788 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[32]}]
set_property LOC SLICE_X150Y706 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[39]}]
set_property LOC SLICE_X15Y809 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_12]
set_property LOC SLICE_X10Y805 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[360]}]
set_property LOC SLICE_X130Y776 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[290]}]
set_property LOC SLICE_X14Y608 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[33]_i_1}]
set_property LOC SLICE_X12Y818 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_333]
set_property LOC SLICE_X51Y861 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[60]}]
set_property LOC SLICE_X9Y763 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/rd_ptr[1]_i_1__0}]
set_property LOC SLICE_X41Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[5]}]
set_property LOC SLICE_X11Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[5]_i_2}]
set_property LOC SLICE_X52Y737 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[25]}]
set_property LOC SLICE_X51Y858 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[58]}]
set_property LOC SLICE_X19Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_out_reg[9]}]
set_property LOC SLICE_X14Y753 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[437]_i_1}]
set_property LOC SLICE_X10Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[42]_i_1}]
set_property LOC SLICE_X15Y756 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[151]_i_2}]
set_property LOC SLICE_X15Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[77]}]
set_property LOC SLICE_X12Y744 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[138]}]
set_property LOC SLICE_X16Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[410]}]
set_property LOC SLICE_X17Y715 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[188]}]
set_property LOC SLICE_X164Y686 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[22]}]
set_property LOC SLICE_X14Y694 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[156]}]
set_property LOC SLICE_X119Y693 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_64bit_txctrl1/data_out_reg[23]}]
set_property LOC SLICE_X10Y720 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[319]}]
set_property LOC SLICE_X120Y785 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[57]}]
set_property LOC SLICE_X49Y736 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[256]}]
set_property LOC SLICE_X15Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[330]}]
set_property LOC SLICE_X47Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[386]}]
set_property LOC SLICE_X51Y847 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data2/data_out_reg[13]}]
set_property LOC SLICE_X15Y704 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_193]
set_property LOC SLICE_X14Y684 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[467]}]
set_property LOC SLICE_X12Y734 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[484]}]
set_property LOC SLICE_X167Y744 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx[2]_i_2}]
set_property LOC SLICE_X164Y742 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[2]}]
set_property LOC SLICE_X120Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[418]}]
set_property LOC SLICE_X119Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[16]}]
set_property LOC SLICE_X83Y691 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d3_reg[12]}]
set_property LOC SLICE_X13Y692 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_292]
set_property LOC SLICE_X83Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[27]}]
set_property LOC SLICE_X49Y712 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[40]}]
set_property LOC SLICE_X10Y829 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_210]
set_property LOC SLICE_X86Y693 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[41]}]
set_property LOC SLICE_X51Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[20]}]
set_property LOC SLICE_X86Y791 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[51]}]
set_property LOC SLICE_X14Y760 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[63]_i_5}]
set_property LOC SLICE_X83Y785 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[31]}]
set_property LOC SLICE_X150Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[52]}]
set_property LOC SLICE_X10Y804 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[356]}]
set_property LOC SLICE_X123Y755 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[28]}]
set_property LOC SLICE_X12Y693 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[31]_i_9}]
set_property LOC SLICE_X12Y818 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_336]
set_property LOC SLICE_X51Y861 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[62]}]
set_property LOC SLICE_X11Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/axis_tkeep[63]_i_10}]
set_property LOC SLICE_X49Y836 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[286]}]
set_property LOC SLICE_X36Y758 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[56]}]
set_property LOC SLICE_X14Y757 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[60]_i_2}]
set_property LOC SLICE_X52Y737 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[26]}]
set_property LOC SLICE_X50Y856 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[21]}]
set_property LOC SLICE_X14Y755 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[436]_i_2}]
set_property LOC SLICE_X12Y669 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_501]
set_property LOC SLICE_X11Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[429]_i_2}]
set_property LOC SLICE_X14Y755 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[151]_i_1}]
set_property LOC SLICE_X16Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[78]}]
set_property LOC SLICE_X11Y747 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[137]}]
set_property LOC SLICE_X12Y747 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[409]}]
set_property LOC SLICE_X16Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[189]}]
set_property LOC SLICE_X164Y686 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[21]}]
set_property LOC SLICE_X12Y707 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].lbus_data_reg[93]}]
set_property LOC SLICE_X14Y732 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[31]}]
set_property LOC SLICE_X158Y791 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[60]}]
set_property LOC SLICE_X49Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[258]}]
set_property LOC SLICE_X16Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[331]}]
set_property LOC SLICE_X46Y753 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[387]}]
set_property LOC SLICE_X51Y847 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data2/data_out_reg[12]}]
set_property LOC SLICE_X10Y668 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_22]
set_property LOC SLICE_X168Y684 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_sync2_reg]
set_property LOC SLICE_X16Y685 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[468]}]
set_property LOC SLICE_X16Y733 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[486]}]
set_property LOC SLICE_X168Y743 [get_cells qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/gtrxreset_out_i_1]
set_property LOC SLICE_X164Y744 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[18]}]
set_property LOC SLICE_X119Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[419]}]
set_property LOC SLICE_X119Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[11]}]
set_property LOC SLICE_X84Y695 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d3_reg[14]}]
set_property LOC SLICE_X11Y688 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_329]
set_property LOC SLICE_X83Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[28]}]
set_property LOC SLICE_X49Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[41]}]
set_property LOC SLICE_X12Y809 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_23]
set_property LOC SLICE_X86Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[45]}]
set_property LOC SLICE_X51Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[17]}]
set_property LOC SLICE_X85Y814 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[432]}]
set_property LOC SLICE_X15Y750 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[51]_i_1}]
set_property LOC SLICE_X168Y687 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync3_reg]
set_property LOC SLICE_X85Y783 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[34]}]
set_property LOC SLICE_X150Y710 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[50]}]
set_property LOC SLICE_X59Y755 [get_cells {qsfp0_cmac_inst/inst/master_watchdog_reg[24]_i_1}]
set_property LOC SLICE_X15Y812 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[293]}]
set_property LOC SLICE_X128Y761 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[263]}]
set_property LOC SLICE_X16Y610 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[35]_i_1}]
set_property LOC SLICE_X12Y818 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_335]
set_property LOC SLICE_X50Y738 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_in_d1_reg[36]}]
set_property LOC SLICE_X14Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/axis_tkeep[63]_i_3}]
set_property LOC SLICE_X49Y844 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[314]}]
set_property LOC SLICE_X31Y762 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_out_reg[55]}]
set_property LOC SLICE_X14Y757 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[60]_i_1}]
set_property LOC SLICE_X52Y737 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d4_reg[24]}]
set_property LOC SLICE_X86Y828 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[61]}]
set_property LOC SLICE_X49Y859 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_out_reg[40]}]
set_property LOC SLICE_X19Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_out_reg[3]}]
set_property LOC SLICE_X13Y739 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[438]_i_1}]
set_property LOC SLICE_X10Y728 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[430]_i_1}]
set_property LOC SLICE_X15Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[152]_i_2}]
set_property LOC SLICE_X15Y716 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[74]}]
set_property LOC SLICE_X10Y749 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[13]}]
set_property LOC SLICE_X16Y741 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[412]}]
set_property LOC SLICE_X16Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[186]}]
set_property LOC SLICE_X164Y686 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[20]}]
set_property LOC SLICE_X14Y693 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[147]}]
set_property LOC SLICE_X118Y679 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d1_reg[33]}]
set_property LOC SLICE_X15Y721 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[317]}]
set_property LOC SLICE_X50Y729 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[257]}]
set_property LOC SLICE_X14Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[329]}]
set_property LOC SLICE_X47Y754 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[385]}]
set_property LOC SLICE_X51Y845 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data2/data_out_reg[15]}]
set_property LOC SLICE_X14Y703 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_221]
set_property LOC SLICE_X15Y667 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_mty[14]_i_3}]
set_property LOC SLICE_X15Y734 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[485]}]
set_property LOC SLICE_X164Y743 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[8]}]
set_property LOC SLICE_X117Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[13]}]
set_property LOC SLICE_X83Y684 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d3_reg[7]}]
set_property LOC SLICE_X11Y689 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_305]
set_property LOC SLICE_X85Y717 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[2]}]
set_property LOC SLICE_X120Y700 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[131]}]
set_property LOC SLICE_X52Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[39]}]
set_property LOC SLICE_X84Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d3_reg[0]}]
set_property LOC SLICE_X51Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d4_reg[22]}]
set_property LOC SLICE_X83Y828 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[431]}]
set_property LOC SLICE_X15Y747 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tkeep[35]_i_1}]
set_property LOC SLICE_X168Y687 [get_cells qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_out_reg]
set_property LOC SLICE_X83Y785 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[33]}]
set_property LOC SLICE_X150Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data2/data_out_reg[51]}]
set_property LOC SLICE_X59Y755 [get_cells {qsfp0_cmac_inst/inst/master_watchdog_reg[24]}]
set_property LOC SLICE_X86Y825 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data3/data_in_d1_reg[1]}]
set_property LOC SLICE_X12Y805 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_axis2lbus/i_cmac_usplus_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_data_reg[286]}]
set_property LOC SLICE_X124Y759 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_512bit_txdata/data_out_reg[262]}]
set_property LOC SLICE_X16Y610 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tkeep[34]_i_1}]
set_property LOC SLICE_X12Y818 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_334]
set_property LOC SLICE_X86Y784 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/ctrl0_out_reg[1]}]
set_property LOC SLICE_X50Y738 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/ctrl0_in_d1_reg[37]}]
set_property LOC SLICE_X15Y762 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/SEG_LOOP3[1].fifo_sync_inst/axis_tkeep[63]_i_22}]
set_property LOC SLICE_X51Y843 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_in_d1_reg[284]}]
set_property LOC SLICE_X54Y758 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data3/data_in_d4_reg[59]}]
set_property LOC SLICE_X14Y758 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[61]_i_2}]
set_property LOC SLICE_X83Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[7]}]
set_property LOC SLICE_X86Y825 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_64bit_sync_serdes_data3/data_in_d1_reg[5]}]
set_property LOC SLICE_X14Y753 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[437]_i_2}]
set_property LOC SLICE_X12Y671 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_481]
set_property LOC SLICE_X10Y722 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[42]_i_2}]
set_property LOC SLICE_X15Y745 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata[152]_i_1}]
set_property LOC SLICE_X16Y727 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[75]}]
set_property LOC SLICE_X10Y751 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[139]}]
set_property LOC SLICE_X16Y752 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[411]}]
set_property LOC SLICE_X16Y723 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[187]}]
set_property LOC SLICE_X164Y684 [get_cells {qsfp1_cmac_inst/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[1]}]
set_property LOC SLICE_X14Y693 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_data_reg[146]}]
set_property LOC SLICE_X15Y732 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata[502]_i_1}]
set_property LOC SLICE_X13Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[318]}]
set_property LOC SLICE_X49Y708 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[25]}]
set_property LOC SLICE_X12Y711 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_lbus2axis/i_cmac_usplus_1_lbus2axis_segmented_corelogic/axis_tdata_reg[32]}]
set_property LOC SLICE_X49Y709 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_tx_sync/data_in_d1_reg[43]}]
set_property LOC SLICE_X49Y845 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_rx_16bit_sync_alt_data2/data_out_reg[14]}]
set_property LOC SLICE_X14Y703 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_220]
set_property LOC SLICE_X11Y718 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_data_reg[440]}]
set_property LOC SLICE_X14Y736 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/axis_tdata_reg[488]}]
set_property LOC SLICE_X167Y751 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx[2]_i_4}]
set_property LOC SLICE_X164Y743 [get_cells {qsfp0_cmac_inst/inst/cmac_usplus_0_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[8]_i_1}]
set_property LOC SLICE_X119Y726 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_pipeline_sync_512bit_txdata/data_out_reg[417]}]
set_property LOC SLICE_X118Y713 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d1_reg[12]}]
set_property LOC SLICE_X127Y776 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_pipeline_sync_64bit_txctrl1/data_out_reg[39]}]
set_property LOC SLICE_X83Y691 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_16bit_sync_alt_data0/data_in_d3_reg[13]}]
set_property LOC SLICE_X13Y692 [get_cells qsfp1_cmac_pad_inst/qsfp1_cmac_inst_i_291]
set_property LOC SLICE_X83Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data2/data_in_d3_reg[32]}]
set_property LOC SLICE_X150Y725 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_pipeline_sync_serdes_data3/data_out_reg[28]}]
set_property LOC SLICE_X49Y697 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data0/data_in_d4_reg[3]}]
set_property LOC SLICE_X10Y829 [get_cells qsfp0_cmac_pad_inst/qsfp0_cmac_inst_i_205]
set_property LOC SLICE_X86Y696 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_in_d2_reg[42]}]
set_property LOC SLICE_X51Y730 [get_cells {qsfp1_cmac_inst/inst/i_cmac_usplus_1_rx_64bit_sync_serdes_data1/data_out_reg[13]}]
set_property LOC SLICE_X84Y826 [get_cells {qsfp0_cmac_inst/inst/i_cmac_usplus_0_tx_sync/data_out_reg[430]}]
