$date
	Tue Sep  6 20:46:50 2022
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module ram_tb $end
$var wire 8 ! q [7:0] $end
$var reg 16 " a [15:0] $end
$var reg 1 # clk $end
$var reg 8 $ d [7:0] $end
$var reg 1 % re $end
$var reg 1 & rst $end
$var reg 1 ' we $end
$scope module r $end
$var wire 16 ( a [15:0] $end
$var wire 1 # clk $end
$var wire 8 ) d [7:0] $end
$var wire 1 % re $end
$var wire 1 & rst $end
$var wire 1 ' we $end
$var reg 8 * q [7:0] $end
$scope begin $ivl_for_loop0 $end
$var integer 32 + i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000000000000000 +
bz *
b0 )
b0 (
0'
0&
0%
b0 $
0#
b0 "
bz !
$end
#10
1#
#20
0#
#30
1#
#40
0#
#50
b0 !
b0 *
1#
1%
b1010 "
b1010 (
#60
0#
#70
1#
#80
0#
#90
1#
#100
bz !
bz *
0#
b1001110001000000 "
b1001110001000000 (
#110
1#
#120
0#
#130
1#
#140
0#
#150
b1100100 !
b1100100 *
1#
b1100100 $
b1100100 )
1'
b1 "
b1 (
#160
0#
#170
1#
#180
0#
#190
1#
#200
b11110 !
b11110 *
0#
b11110 $
b11110 )
b10 "
b10 (
#210
1#
#220
0#
#230
1#
#240
0#
#250
b0 !
b0 *
1#
b101000 $
b101000 )
0'
b11 "
b11 (
#260
0#
#270
1#
#280
0#
#290
1#
#300
b1100100 !
b1100100 *
0#
b1 "
b1 (
#310
1#
#320
0#
#330
1#
#340
0#
#350
b0 !
b0 *
1#
b11 "
b11 (
#360
0#
#370
1#
#380
0#
#390
1#
#400
0#
#410
b1100100 !
b1100100 *
1#
b1 "
b1 (
#420
0#
#430
1#
#440
0#
#450
1#
#460
bz !
bz *
0#
b10 "
b10 (
0%
#470
1#
#480
0#
#490
1#
#500
0#
#510
b11110 !
b11110 *
1#
1%
#520
0#
#530
1#
#540
0#
#550
1#
#560
0#
1&
#570
1#
#580
0#
#590
1#
#600
0#
#610
1#
