--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Core.twx Core.ncd -o Core.twr Core.pcf -ucf Core.ucf

Design file:              Core.ncd
Physical constraint file: Core.pcf
Device,package,speed:     xc3s200,tq144,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clock
--------------+------------+------------+------------------+--------+
              |Max Setup to|Max Hold to |                  | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------+------------+------------+------------------+--------+
ClrButton     |    5.518(R)|   -0.835(R)|Clock_BUFGP       |   0.000|
Dips<0>       |    6.947(R)|   -1.708(R)|Clock_BUFGP       |   0.000|
Dips<1>       |    7.478(R)|   -0.595(R)|Clock_BUFGP       |   0.000|
Dips<2>       |    8.107(R)|   -0.417(R)|Clock_BUFGP       |   0.000|
Dips<3>       |    7.778(R)|   -0.946(R)|Clock_BUFGP       |   0.000|
Dips<4>       |    8.653(R)|   -1.388(R)|Clock_BUFGP       |   0.000|
Dips<5>       |    8.573(R)|   -0.434(R)|Clock_BUFGP       |   0.000|
Dips<6>       |    8.579(R)|   -0.949(R)|Clock_BUFGP       |   0.000|
Dips<7>       |    8.233(R)|   -0.953(R)|Clock_BUFGP       |   0.000|
MinusButton   |    7.049(R)|   -0.548(R)|Clock_BUFGP       |   0.000|
MultiplyButton|    5.742(R)|   -0.363(R)|Clock_BUFGP       |   0.000|
PlusButton    |    4.210(R)|   -0.320(R)|Clock_BUFGP       |   0.000|
SetButton     |    4.173(R)|   -1.283(R)|Clock_BUFGP       |   0.000|
--------------+------------+------------+------------------+--------+

Clock Clock to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Digits<1>   |   10.054(R)|Clock_BUFGP       |   0.000|
Digits<2>   |   10.391(R)|Clock_BUFGP       |   0.000|
Digits<3>   |   10.223(R)|Clock_BUFGP       |   0.000|
Digits<4>   |    9.518(R)|Clock_BUFGP       |   0.000|
Segments<0> |    9.119(R)|Clock_BUFGP       |   0.000|
Segments<1> |    9.566(R)|Clock_BUFGP       |   0.000|
Segments<2> |    9.429(R)|Clock_BUFGP       |   0.000|
Segments<3> |    9.586(R)|Clock_BUFGP       |   0.000|
Segments<4> |    9.518(R)|Clock_BUFGP       |   0.000|
Segments<5> |    9.618(R)|Clock_BUFGP       |   0.000|
Segments<6> |    9.896(R)|Clock_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock Clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clock          |   11.537|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Dec 07 13:27:34 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 157 MB



