#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x560c9cff47a0 .scope module, "ul4_tb" "ul4_tb" 2 5;
 .timescale -9 -11;
v0x560c9d021eb0_0 .net "test_Out", 3 0, L_0x560c9d0237f0;  1 drivers
v0x560c9d021f90_0 .var "test_a", 3 0;
v0x560c9d022060_0 .var "test_b", 3 0;
v0x560c9d022160_0 .var "test_s", 1 0;
S_0x560c9cffd450 .scope module, "ul4_prueba" "ul4" 2 13, 3 1 0, S_0x560c9cff47a0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out";
    .port_info 1 /INPUT 4 "A";
    .port_info 2 /INPUT 4 "B";
    .port_info 3 /INPUT 2 "S";
v0x560c9d021ac0_0 .net "A", 3 0, v0x560c9d021f90_0;  1 drivers
v0x560c9d021ba0_0 .net "B", 3 0, v0x560c9d022060_0;  1 drivers
v0x560c9d021c80_0 .net "Out", 3 0, L_0x560c9d0237f0;  alias, 1 drivers
v0x560c9d021d40_0 .net "S", 1 0, v0x560c9d022160_0;  1 drivers
L_0x560c9d022640 .part v0x560c9d021f90_0, 0, 1;
L_0x560c9d0226e0 .part v0x560c9d022060_0, 0, 1;
L_0x560c9d022c10 .part v0x560c9d021f90_0, 1, 1;
L_0x560c9d022cb0 .part v0x560c9d022060_0, 1, 1;
L_0x560c9d023190 .part v0x560c9d021f90_0, 2, 1;
L_0x560c9d0232c0 .part v0x560c9d022060_0, 2, 1;
L_0x560c9d0237f0 .concat8 [ 1 1 1 1], v0x560c9d01de90_0, v0x560c9d01ef20_0, v0x560c9d020060_0, v0x560c9d021260_0;
L_0x560c9d0239d0 .part v0x560c9d021f90_0, 3, 1;
L_0x560c9d023ac0 .part v0x560c9d022060_0, 3, 1;
S_0x560c9cffd630 .scope module, "cl0" "cl" 3 3, 4 3 0, S_0x560c9cffd450;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 2 "S";
L_0x560c9d022200 .functor AND 1, L_0x560c9d022640, L_0x560c9d0226e0, C4<1>, C4<1>;
L_0x560c9d0222f0 .functor OR 1, L_0x560c9d022640, L_0x560c9d0226e0, C4<0>, C4<0>;
L_0x560c9d022450 .functor XOR 1, L_0x560c9d022640, L_0x560c9d0226e0, C4<0>, C4<0>;
L_0x560c9d022530 .functor NOT 1, L_0x560c9d022640, C4<0>, C4<0>, C4<0>;
v0x560c9d01e010_0 .net "S", 1 0, v0x560c9d022160_0;  alias, 1 drivers
v0x560c9d01e0f0_0 .net "a", 0 0, L_0x560c9d022640;  1 drivers
v0x560c9d01e190_0 .net "b", 0 0, L_0x560c9d0226e0;  1 drivers
v0x560c9d01e230_0 .net "out", 0 0, v0x560c9d01de90_0;  1 drivers
v0x560c9d01e2d0_0 .net "salida_and", 0 0, L_0x560c9d022200;  1 drivers
v0x560c9d01e3c0_0 .net "salida_not", 0 0, L_0x560c9d022530;  1 drivers
v0x560c9d01e460_0 .net "salida_or", 0 0, L_0x560c9d0222f0;  1 drivers
v0x560c9d01e500_0 .net "salida_xor", 0 0, L_0x560c9d022450;  1 drivers
S_0x560c9cff7aa0 .scope module, "mux4_1_1" "mux4_1" 4 15, 5 1 0, S_0x560c9cffd630;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
    .port_info 4 /INPUT 1 "d";
    .port_info 5 /INPUT 2 "S";
v0x560c9cfec180_0 .net "S", 1 0, v0x560c9d022160_0;  alias, 1 drivers
v0x560c9d01db60_0 .net "a", 0 0, L_0x560c9d022200;  alias, 1 drivers
v0x560c9d01dc20_0 .net "b", 0 0, L_0x560c9d0222f0;  alias, 1 drivers
v0x560c9d01dcc0_0 .net "c", 0 0, L_0x560c9d022450;  alias, 1 drivers
v0x560c9d01dd80_0 .net "d", 0 0, L_0x560c9d022530;  alias, 1 drivers
v0x560c9d01de90_0 .var "out", 0 0;
E_0x560c9cffbe40/0 .event edge, v0x560c9cfec180_0, v0x560c9d01dd80_0, v0x560c9d01dcc0_0, v0x560c9d01dc20_0;
E_0x560c9cffbe40/1 .event edge, v0x560c9d01db60_0;
E_0x560c9cffbe40 .event/or E_0x560c9cffbe40/0, E_0x560c9cffbe40/1;
S_0x560c9d01e5a0 .scope module, "cl1" "cl" 3 4, 4 3 0, S_0x560c9cffd450;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 2 "S";
L_0x560c9d022780 .functor AND 1, L_0x560c9d022c10, L_0x560c9d022cb0, C4<1>, C4<1>;
L_0x560c9d022860 .functor OR 1, L_0x560c9d022c10, L_0x560c9d022cb0, C4<0>, C4<0>;
L_0x560c9d0229c0 .functor XOR 1, L_0x560c9d022c10, L_0x560c9d022cb0, C4<0>, C4<0>;
L_0x560c9d022aa0 .functor NOT 1, L_0x560c9d022c10, C4<0>, C4<0>, C4<0>;
v0x560c9d01f0a0_0 .net "S", 1 0, v0x560c9d022160_0;  alias, 1 drivers
v0x560c9d01f180_0 .net "a", 0 0, L_0x560c9d022c10;  1 drivers
v0x560c9d01f240_0 .net "b", 0 0, L_0x560c9d022cb0;  1 drivers
v0x560c9d01f2e0_0 .net "out", 0 0, v0x560c9d01ef20_0;  1 drivers
v0x560c9d01f3b0_0 .net "salida_and", 0 0, L_0x560c9d022780;  1 drivers
v0x560c9d01f4a0_0 .net "salida_not", 0 0, L_0x560c9d022aa0;  1 drivers
v0x560c9d01f570_0 .net "salida_or", 0 0, L_0x560c9d022860;  1 drivers
v0x560c9d01f640_0 .net "salida_xor", 0 0, L_0x560c9d0229c0;  1 drivers
S_0x560c9d01e7f0 .scope module, "mux4_1_1" "mux4_1" 4 15, 5 1 0, S_0x560c9d01e5a0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
    .port_info 4 /INPUT 1 "d";
    .port_info 5 /INPUT 2 "S";
v0x560c9d01eac0_0 .net "S", 1 0, v0x560c9d022160_0;  alias, 1 drivers
v0x560c9d01ebf0_0 .net "a", 0 0, L_0x560c9d022780;  alias, 1 drivers
v0x560c9d01ecb0_0 .net "b", 0 0, L_0x560c9d022860;  alias, 1 drivers
v0x560c9d01ed50_0 .net "c", 0 0, L_0x560c9d0229c0;  alias, 1 drivers
v0x560c9d01ee10_0 .net "d", 0 0, L_0x560c9d022aa0;  alias, 1 drivers
v0x560c9d01ef20_0 .var "out", 0 0;
E_0x560c9cfe09f0/0 .event edge, v0x560c9cfec180_0, v0x560c9d01ee10_0, v0x560c9d01ed50_0, v0x560c9d01ecb0_0;
E_0x560c9cfe09f0/1 .event edge, v0x560c9d01ebf0_0;
E_0x560c9cfe09f0 .event/or E_0x560c9cfe09f0/0, E_0x560c9cfe09f0/1;
S_0x560c9d01f740 .scope module, "cl2" "cl" 3 5, 4 3 0, S_0x560c9cffd450;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 2 "S";
L_0x560c9d022de0 .functor AND 1, L_0x560c9d023190, L_0x560c9d0232c0, C4<1>, C4<1>;
L_0x560c9d022e50 .functor OR 1, L_0x560c9d023190, L_0x560c9d0232c0, C4<0>, C4<0>;
L_0x560c9d022f60 .functor XOR 1, L_0x560c9d023190, L_0x560c9d0232c0, C4<0>, C4<0>;
L_0x560c9d023020 .functor NOT 1, L_0x560c9d023190, C4<0>, C4<0>, C4<0>;
v0x560c9d020220_0 .net "S", 1 0, v0x560c9d022160_0;  alias, 1 drivers
v0x560c9d020300_0 .net "a", 0 0, L_0x560c9d023190;  1 drivers
v0x560c9d0203c0_0 .net "b", 0 0, L_0x560c9d0232c0;  1 drivers
v0x560c9d020460_0 .net "out", 0 0, v0x560c9d020060_0;  1 drivers
v0x560c9d020530_0 .net "salida_and", 0 0, L_0x560c9d022de0;  1 drivers
v0x560c9d020620_0 .net "salida_not", 0 0, L_0x560c9d023020;  1 drivers
v0x560c9d0206f0_0 .net "salida_or", 0 0, L_0x560c9d022e50;  1 drivers
v0x560c9d0207c0_0 .net "salida_xor", 0 0, L_0x560c9d022f60;  1 drivers
S_0x560c9d01f9c0 .scope module, "mux4_1_1" "mux4_1" 4 15, 5 1 0, S_0x560c9d01f740;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
    .port_info 4 /INPUT 1 "d";
    .port_info 5 /INPUT 2 "S";
v0x560c9d01fc70_0 .net "S", 1 0, v0x560c9d022160_0;  alias, 1 drivers
v0x560c9d01fd50_0 .net "a", 0 0, L_0x560c9d022de0;  alias, 1 drivers
v0x560c9d01fe10_0 .net "b", 0 0, L_0x560c9d022e50;  alias, 1 drivers
v0x560c9d01fee0_0 .net "c", 0 0, L_0x560c9d022f60;  alias, 1 drivers
v0x560c9d01ffa0_0 .net "d", 0 0, L_0x560c9d023020;  alias, 1 drivers
v0x560c9d020060_0 .var "out", 0 0;
E_0x560c9cff4330/0 .event edge, v0x560c9cfec180_0, v0x560c9d01ffa0_0, v0x560c9d01fee0_0, v0x560c9d01fe10_0;
E_0x560c9cff4330/1 .event edge, v0x560c9d01fd50_0;
E_0x560c9cff4330 .event/or E_0x560c9cff4330/0, E_0x560c9cff4330/1;
S_0x560c9d0208c0 .scope module, "cl3" "cl" 3 6, 4 3 0, S_0x560c9cffd450;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 2 "S";
L_0x560c9d0234c0 .functor AND 1, L_0x560c9d0239d0, L_0x560c9d023ac0, C4<1>, C4<1>;
L_0x560c9d023530 .functor OR 1, L_0x560c9d0239d0, L_0x560c9d023ac0, C4<0>, C4<0>;
L_0x560c9d0235a0 .functor XOR 1, L_0x560c9d0239d0, L_0x560c9d023ac0, C4<0>, C4<0>;
L_0x560c9d023680 .functor NOT 1, L_0x560c9d0239d0, C4<0>, C4<0>, C4<0>;
v0x560c9d021420_0 .net "S", 1 0, v0x560c9d022160_0;  alias, 1 drivers
v0x560c9d021500_0 .net "a", 0 0, L_0x560c9d0239d0;  1 drivers
v0x560c9d0215c0_0 .net "b", 0 0, L_0x560c9d023ac0;  1 drivers
v0x560c9d021660_0 .net "out", 0 0, v0x560c9d021260_0;  1 drivers
v0x560c9d021730_0 .net "salida_and", 0 0, L_0x560c9d0234c0;  1 drivers
v0x560c9d021820_0 .net "salida_not", 0 0, L_0x560c9d023680;  1 drivers
v0x560c9d0218f0_0 .net "salida_or", 0 0, L_0x560c9d023530;  1 drivers
v0x560c9d0219c0_0 .net "salida_xor", 0 0, L_0x560c9d0235a0;  1 drivers
S_0x560c9d020b10 .scope module, "mux4_1_1" "mux4_1" 4 15, 5 1 0, S_0x560c9d0208c0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
    .port_info 4 /INPUT 1 "d";
    .port_info 5 /INPUT 2 "S";
v0x560c9d020e20_0 .net "S", 1 0, v0x560c9d022160_0;  alias, 1 drivers
v0x560c9d020f00_0 .net "a", 0 0, L_0x560c9d0234c0;  alias, 1 drivers
v0x560c9d020fc0_0 .net "b", 0 0, L_0x560c9d023530;  alias, 1 drivers
v0x560c9d021090_0 .net "c", 0 0, L_0x560c9d0235a0;  alias, 1 drivers
v0x560c9d021150_0 .net "d", 0 0, L_0x560c9d023680;  alias, 1 drivers
v0x560c9d021260_0 .var "out", 0 0;
E_0x560c9d020d90/0 .event edge, v0x560c9cfec180_0, v0x560c9d021150_0, v0x560c9d021090_0, v0x560c9d020fc0_0;
E_0x560c9d020d90/1 .event edge, v0x560c9d020f00_0;
E_0x560c9d020d90 .event/or E_0x560c9d020d90/0, E_0x560c9d020d90/1;
    .scope S_0x560c9cff7aa0;
T_0 ;
    %wait E_0x560c9cffbe40;
    %load/vec4 v0x560c9cfec180_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v0x560c9d01db60_0;
    %store/vec4 v0x560c9d01de90_0, 0, 1;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v0x560c9d01dc20_0;
    %store/vec4 v0x560c9d01de90_0, 0, 1;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v0x560c9d01dcc0_0;
    %store/vec4 v0x560c9d01de90_0, 0, 1;
    %jmp T_0.4;
T_0.3 ;
    %load/vec4 v0x560c9d01dd80_0;
    %store/vec4 v0x560c9d01de90_0, 0, 1;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x560c9d01e7f0;
T_1 ;
    %wait E_0x560c9cfe09f0;
    %load/vec4 v0x560c9d01eac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v0x560c9d01ebf0_0;
    %store/vec4 v0x560c9d01ef20_0, 0, 1;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v0x560c9d01ecb0_0;
    %store/vec4 v0x560c9d01ef20_0, 0, 1;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x560c9d01ed50_0;
    %store/vec4 v0x560c9d01ef20_0, 0, 1;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v0x560c9d01ee10_0;
    %store/vec4 v0x560c9d01ef20_0, 0, 1;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x560c9d01f9c0;
T_2 ;
    %wait E_0x560c9cff4330;
    %load/vec4 v0x560c9d01fc70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0x560c9d01fd50_0;
    %store/vec4 v0x560c9d020060_0, 0, 1;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v0x560c9d01fe10_0;
    %store/vec4 v0x560c9d020060_0, 0, 1;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0x560c9d01fee0_0;
    %store/vec4 v0x560c9d020060_0, 0, 1;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v0x560c9d01ffa0_0;
    %store/vec4 v0x560c9d020060_0, 0, 1;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x560c9d020b10;
T_3 ;
    %wait E_0x560c9d020d90;
    %load/vec4 v0x560c9d020e20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v0x560c9d020f00_0;
    %store/vec4 v0x560c9d021260_0, 0, 1;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v0x560c9d020fc0_0;
    %store/vec4 v0x560c9d021260_0, 0, 1;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0x560c9d021090_0;
    %store/vec4 v0x560c9d021260_0, 0, 1;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v0x560c9d021150_0;
    %store/vec4 v0x560c9d021260_0, 0, 1;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x560c9cff47a0;
T_4 ;
    %vpi_call 2 17 "$monitor", "tiempo=%0d a=%b b=%b s=%b Out=%b", $time, v0x560c9d021f90_0, v0x560c9d022060_0, v0x560c9d022160_0, v0x560c9d021eb0_0 {0 0 0};
    %vpi_call 2 18 "$dumpfile", "ul4_tb.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars" {0 0 0};
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x560c9d021f90_0, 0, 4;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x560c9d022060_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560c9d022160_0, 0, 2;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x560c9d022160_0, 0, 2;
    %delay 2000, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x560c9d022160_0, 0, 2;
    %delay 2000, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x560c9d022160_0, 0, 2;
    %delay 2000, 0;
    %vpi_call 2 42 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "ul4_tb.v";
    "ul4.v";
    "cl.v";
    "mux4_1.v";
