-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_graph_top_rfi_C_stdDeviationList is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    list_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    list_ce0 : OUT STD_LOGIC;
    list_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    average : IN STD_LOGIC_VECTOR (6 downto 0);
    deviation_list_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    deviation_list_ce0 : OUT STD_LOGIC;
    deviation_list_we0 : OUT STD_LOGIC;
    deviation_list_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of top_graph_top_rfi_C_stdDeviationList is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv12_800 : STD_LOGIC_VECTOR (11 downto 0) := "100000000000";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv63_0 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv12_433 : STD_LOGIC_VECTOR (11 downto 0) := "010000110011";
    constant ap_const_lv11_433 : STD_LOGIC_VECTOR (10 downto 0) := "10000110011";
    constant ap_const_lv12_36 : STD_LOGIC_VECTOR (11 downto 0) := "000000110110";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter22 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter23 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter24 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter25 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter26 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter27 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter28 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter29 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter30 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter31 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter32 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter33 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter34 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter35 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter36 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter37 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter38 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter39 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter40 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter41 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter42 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter43 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter44 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter45 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter46 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter47 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter48 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter49 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter50 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter51 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter52 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter53 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter54 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter55 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter56 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter57 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter58 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter59 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter60 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter61 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter62 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter63 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter64 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter65 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter66 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter67 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter68 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter69 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter70 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter71 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter72 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter73 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter74 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter75 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter76 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter77 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter78 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter79 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter80 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter81 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter82 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter83 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter84 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter85 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter86 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter87 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter88 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter89 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter90 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter91 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter92 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter93 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter94 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter95 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter96 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter97 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter98 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter99 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter100 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter101 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter102 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter103 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter104 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter105 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter106 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter107 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter108 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter109 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter110 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter111 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter24 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter25 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter26 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter27 : BOOLEAN;
    signal ap_block_state29_pp0_stage0_iter28 : BOOLEAN;
    signal ap_block_state30_pp0_stage0_iter29 : BOOLEAN;
    signal ap_block_state31_pp0_stage0_iter30 : BOOLEAN;
    signal ap_block_state32_pp0_stage0_iter31 : BOOLEAN;
    signal ap_block_state33_pp0_stage0_iter32 : BOOLEAN;
    signal ap_block_state34_pp0_stage0_iter33 : BOOLEAN;
    signal ap_block_state35_pp0_stage0_iter34 : BOOLEAN;
    signal ap_block_state36_pp0_stage0_iter35 : BOOLEAN;
    signal ap_block_state37_pp0_stage0_iter36 : BOOLEAN;
    signal ap_block_state38_pp0_stage0_iter37 : BOOLEAN;
    signal ap_block_state39_pp0_stage0_iter38 : BOOLEAN;
    signal ap_block_state40_pp0_stage0_iter39 : BOOLEAN;
    signal ap_block_state41_pp0_stage0_iter40 : BOOLEAN;
    signal ap_block_state42_pp0_stage0_iter41 : BOOLEAN;
    signal ap_block_state43_pp0_stage0_iter42 : BOOLEAN;
    signal ap_block_state44_pp0_stage0_iter43 : BOOLEAN;
    signal ap_block_state45_pp0_stage0_iter44 : BOOLEAN;
    signal ap_block_state46_pp0_stage0_iter45 : BOOLEAN;
    signal ap_block_state47_pp0_stage0_iter46 : BOOLEAN;
    signal ap_block_state48_pp0_stage0_iter47 : BOOLEAN;
    signal ap_block_state49_pp0_stage0_iter48 : BOOLEAN;
    signal ap_block_state50_pp0_stage0_iter49 : BOOLEAN;
    signal ap_block_state51_pp0_stage0_iter50 : BOOLEAN;
    signal ap_block_state52_pp0_stage0_iter51 : BOOLEAN;
    signal ap_block_state53_pp0_stage0_iter52 : BOOLEAN;
    signal ap_block_state54_pp0_stage0_iter53 : BOOLEAN;
    signal ap_block_state55_pp0_stage0_iter54 : BOOLEAN;
    signal ap_block_state56_pp0_stage0_iter55 : BOOLEAN;
    signal ap_block_state57_pp0_stage0_iter56 : BOOLEAN;
    signal ap_block_state58_pp0_stage0_iter57 : BOOLEAN;
    signal ap_block_state59_pp0_stage0_iter58 : BOOLEAN;
    signal ap_block_state60_pp0_stage0_iter59 : BOOLEAN;
    signal ap_block_state61_pp0_stage0_iter60 : BOOLEAN;
    signal ap_block_state62_pp0_stage0_iter61 : BOOLEAN;
    signal ap_block_state63_pp0_stage0_iter62 : BOOLEAN;
    signal ap_block_state64_pp0_stage0_iter63 : BOOLEAN;
    signal ap_block_state65_pp0_stage0_iter64 : BOOLEAN;
    signal ap_block_state66_pp0_stage0_iter65 : BOOLEAN;
    signal ap_block_state67_pp0_stage0_iter66 : BOOLEAN;
    signal ap_block_state68_pp0_stage0_iter67 : BOOLEAN;
    signal ap_block_state69_pp0_stage0_iter68 : BOOLEAN;
    signal ap_block_state70_pp0_stage0_iter69 : BOOLEAN;
    signal ap_block_state71_pp0_stage0_iter70 : BOOLEAN;
    signal ap_block_state72_pp0_stage0_iter71 : BOOLEAN;
    signal ap_block_state73_pp0_stage0_iter72 : BOOLEAN;
    signal ap_block_state74_pp0_stage0_iter73 : BOOLEAN;
    signal ap_block_state75_pp0_stage0_iter74 : BOOLEAN;
    signal ap_block_state76_pp0_stage0_iter75 : BOOLEAN;
    signal ap_block_state77_pp0_stage0_iter76 : BOOLEAN;
    signal ap_block_state78_pp0_stage0_iter77 : BOOLEAN;
    signal ap_block_state79_pp0_stage0_iter78 : BOOLEAN;
    signal ap_block_state80_pp0_stage0_iter79 : BOOLEAN;
    signal ap_block_state81_pp0_stage0_iter80 : BOOLEAN;
    signal ap_block_state82_pp0_stage0_iter81 : BOOLEAN;
    signal ap_block_state83_pp0_stage0_iter82 : BOOLEAN;
    signal ap_block_state84_pp0_stage0_iter83 : BOOLEAN;
    signal ap_block_state85_pp0_stage0_iter84 : BOOLEAN;
    signal ap_block_state86_pp0_stage0_iter85 : BOOLEAN;
    signal ap_block_state87_pp0_stage0_iter86 : BOOLEAN;
    signal ap_block_state88_pp0_stage0_iter87 : BOOLEAN;
    signal ap_block_state89_pp0_stage0_iter88 : BOOLEAN;
    signal ap_block_state90_pp0_stage0_iter89 : BOOLEAN;
    signal ap_block_state91_pp0_stage0_iter90 : BOOLEAN;
    signal ap_block_state92_pp0_stage0_iter91 : BOOLEAN;
    signal ap_block_state93_pp0_stage0_iter92 : BOOLEAN;
    signal ap_block_state94_pp0_stage0_iter93 : BOOLEAN;
    signal ap_block_state95_pp0_stage0_iter94 : BOOLEAN;
    signal ap_block_state96_pp0_stage0_iter95 : BOOLEAN;
    signal ap_block_state97_pp0_stage0_iter96 : BOOLEAN;
    signal ap_block_state98_pp0_stage0_iter97 : BOOLEAN;
    signal ap_block_state99_pp0_stage0_iter98 : BOOLEAN;
    signal ap_block_state100_pp0_stage0_iter99 : BOOLEAN;
    signal ap_block_state101_pp0_stage0_iter100 : BOOLEAN;
    signal ap_block_state102_pp0_stage0_iter101 : BOOLEAN;
    signal ap_block_state103_pp0_stage0_iter102 : BOOLEAN;
    signal ap_block_state104_pp0_stage0_iter103 : BOOLEAN;
    signal ap_block_state105_pp0_stage0_iter104 : BOOLEAN;
    signal ap_block_state106_pp0_stage0_iter105 : BOOLEAN;
    signal ap_block_state107_pp0_stage0_iter106 : BOOLEAN;
    signal ap_block_state108_pp0_stage0_iter107 : BOOLEAN;
    signal ap_block_state109_pp0_stage0_iter108 : BOOLEAN;
    signal ap_block_state110_pp0_stage0_iter109 : BOOLEAN;
    signal ap_block_state111_pp0_stage0_iter110 : BOOLEAN;
    signal ap_block_state112_pp0_stage0_iter111 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln39_fu_184_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal rhs_fu_172_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal rhs_reg_463 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal zext_ln587_fu_196_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter3_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter4_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter5_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter6_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter7_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter8_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter9_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter10_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter11_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter12_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter13_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter14_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter15_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter16_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter17_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter18_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter19_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter20_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter21_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter22_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter23_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter24_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter25_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter26_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter27_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter28_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter29_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter30_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter31_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter32_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter33_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter34_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter35_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter36_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter37_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter38_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter39_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter40_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter41_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter42_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter43_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter44_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter45_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter46_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter47_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter48_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter49_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter50_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter51_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter52_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter53_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter54_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter55_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter56_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter57_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter58_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter59_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter60_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter61_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter62_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter63_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter64_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter65_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter66_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter67_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter68_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter69_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter70_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter71_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter72_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter73_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter74_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter75_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter76_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter77_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter78_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter79_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter80_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter81_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter82_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter83_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter84_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter85_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter86_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter87_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter88_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter89_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter90_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter91_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter92_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter93_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter94_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter95_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter96_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter97_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter98_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter99_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter100_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter101_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter102_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter103_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter104_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter105_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter106_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter107_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter108_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter109_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_472_pp0_iter110_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal ret_fu_210_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal ret_reg_482 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_161_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_x_assign_reg_492 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_164_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal x_assign_reg_497 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_pow_generic_double_s_fu_132_ap_return : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_reg_502 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_167_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_reg_507 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_fu_219_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_reg_512 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_s_reg_517 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_517_pp0_iter110_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln359_fu_248_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln359_reg_522 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln359_reg_522_pp0_iter110_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln354_fu_252_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln354_reg_528 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln354_reg_528_pp0_iter110_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_fu_258_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_reg_534 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln358_fu_268_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln358_reg_539 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln358_reg_539_pp0_iter110_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln361_fu_280_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln361_reg_544 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_1_fu_286_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sh_amt_1_reg_550 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln360_fu_320_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln360_reg_555 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln379_fu_338_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln379_reg_561 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln361_1_fu_418_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln361_1_reg_566 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pow_generic_double_s_fu_132_ap_start : STD_LOGIC;
    signal grp_pow_generic_double_s_fu_132_ap_done : STD_LOGIC;
    signal grp_pow_generic_double_s_fu_132_ap_idle : STD_LOGIC;
    signal grp_pow_generic_double_s_fu_132_ap_ready : STD_LOGIC;
    signal grp_pow_generic_double_s_fu_132_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal i_V_fu_96 : STD_LOGIC_VECTOR (11 downto 0);
    signal i_V_2_fu_190_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i_V_1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_161_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln232_fu_206_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal exp_fu_234_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln337_fu_222_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln342_fu_244_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln357_fu_264_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_2_fu_292_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln358_fu_308_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln360_fu_274_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln358_fu_314_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln360_fu_326_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln379_fu_302_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln360_fu_332_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln346_fu_344_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_1_fu_347_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln363_fu_359_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln351_fu_355_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln363_fu_362_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln363_fu_366_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal sh_amt_1cast_fu_376_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal and_ln361_fu_384_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln370_fu_372_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln381_fu_379_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln361_fu_388_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln361_fu_403_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln361_1_fu_408_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln361_fu_413_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln379_fu_396_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln354_fu_426_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln358_fu_431_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln358_fu_436_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln501_fu_442_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter12_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter13_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter14_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter15_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter16_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter17_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter18_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter19_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter20_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter21_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter22_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter23_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter24_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter25_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter26_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter27_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter28_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter29_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter30_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter31_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter32_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter33_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter34_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter35_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter36_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter37_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter38_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter39_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter40_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter41_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter42_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter43_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter44_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter45_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter46_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter47_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter48_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter49_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter50_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter51_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter52_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter53_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter54_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter55_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter56_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter57_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter58_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter59_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter60_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter61_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter62_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter63_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter64_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter65_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter66_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter67_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter68_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter69_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter70_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter71_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter72_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter73_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter74_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter75_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter76_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter77_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter78_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter79_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter80_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter81_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter82_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter83_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter84_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter85_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter86_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter87_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter88_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter89_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter90_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter91_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter92_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter93_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter94_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter95_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter96_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter97_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter98_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter99_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter100_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter101_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter102_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter103_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter104_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter105_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter106_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter107_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter108_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter109_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter110_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component top_graph_top_rfi_C_pow_generic_double_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        base_r : IN STD_LOGIC_VECTOR (63 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component top_graph_top_rfi_C_sitofp_32s_32_5_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component top_graph_top_rfi_C_fpext_32ns_64_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component top_graph_top_rfi_C_dsqrt_64ns_64ns_64_30_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    grp_pow_generic_double_s_fu_132 : component top_graph_top_rfi_C_pow_generic_double_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_pow_generic_double_s_fu_132_ap_start,
        ap_done => grp_pow_generic_double_s_fu_132_ap_done,
        ap_idle => grp_pow_generic_double_s_fu_132_ap_idle,
        ap_ready => grp_pow_generic_double_s_fu_132_ap_ready,
        base_r => x_assign_reg_497,
        ap_return => grp_pow_generic_double_s_fu_132_ap_return);

    sitofp_32s_32_5_no_dsp_1_U70 : component top_graph_top_rfi_C_sitofp_32s_32_5_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_161_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_161_p1);

    fpext_32ns_64_2_no_dsp_1_U71 : component top_graph_top_rfi_C_fpext_32ns_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_x_assign_reg_492,
        ce => ap_const_logic_1,
        dout => grp_fu_164_p1);

    dsqrt_64ns_64ns_64_30_no_dsp_1_U72 : component top_graph_top_rfi_C_dsqrt_64ns_64ns_64_30_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 30,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv64_0,
        din1 => tmp_reg_502,
        ce => ap_const_logic_1,
        dout => grp_fu_167_p2);

    flow_control_loop_pipe_sequential_init_U : component top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter110_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter100_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter100 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter100 <= ap_enable_reg_pp0_iter99;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter101_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter101 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter101 <= ap_enable_reg_pp0_iter100;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter102_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter102 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter102 <= ap_enable_reg_pp0_iter101;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter103_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter103 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter103 <= ap_enable_reg_pp0_iter102;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter104_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter104 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter104 <= ap_enable_reg_pp0_iter103;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter105_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter105 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter105 <= ap_enable_reg_pp0_iter104;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter106_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter106 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter106 <= ap_enable_reg_pp0_iter105;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter107_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter107 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter107 <= ap_enable_reg_pp0_iter106;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter108_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter108 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter108 <= ap_enable_reg_pp0_iter107;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter109_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter109 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter109 <= ap_enable_reg_pp0_iter108;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter110_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter110 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter110 <= ap_enable_reg_pp0_iter109;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter111_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter111 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter111 <= ap_enable_reg_pp0_iter110;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter22 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter23 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter24 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter25 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter26 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter27_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter27 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter28_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter28 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter29_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter29 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter30_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter30 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter31_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter31 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter32_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter32 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter33_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter33 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter34_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter34 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter35_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter35 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter36_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter36 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter37_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter37 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter38_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter38 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter39_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter39 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter40_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter40 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter41_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter41 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter42_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter42 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter42 <= ap_enable_reg_pp0_iter41;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter43_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter43 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter43 <= ap_enable_reg_pp0_iter42;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter44_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter44 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter44 <= ap_enable_reg_pp0_iter43;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter45_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter45 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter45 <= ap_enable_reg_pp0_iter44;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter46_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter46 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter46 <= ap_enable_reg_pp0_iter45;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter47_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter47 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter47 <= ap_enable_reg_pp0_iter46;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter48_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter48 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter48 <= ap_enable_reg_pp0_iter47;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter49_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter49 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter49 <= ap_enable_reg_pp0_iter48;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter50_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter50 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter50 <= ap_enable_reg_pp0_iter49;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter51_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter51 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter51 <= ap_enable_reg_pp0_iter50;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter52_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter52 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter52 <= ap_enable_reg_pp0_iter51;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter53_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter53 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter53 <= ap_enable_reg_pp0_iter52;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter54_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter54 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter54 <= ap_enable_reg_pp0_iter53;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter55_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter55 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter55 <= ap_enable_reg_pp0_iter54;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter56_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter56 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter56 <= ap_enable_reg_pp0_iter55;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter57_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter57 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter57 <= ap_enable_reg_pp0_iter56;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter58_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter58 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter58 <= ap_enable_reg_pp0_iter57;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter59_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter59 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter59 <= ap_enable_reg_pp0_iter58;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter60_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter60 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter60 <= ap_enable_reg_pp0_iter59;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter61_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter61 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter61 <= ap_enable_reg_pp0_iter60;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter62_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter62 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter62 <= ap_enable_reg_pp0_iter61;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter63_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter63 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter63 <= ap_enable_reg_pp0_iter62;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter64_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter64 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter64 <= ap_enable_reg_pp0_iter63;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter65_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter65 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter65 <= ap_enable_reg_pp0_iter64;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter66_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter66 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter66 <= ap_enable_reg_pp0_iter65;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter67_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter67 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter67 <= ap_enable_reg_pp0_iter66;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter68_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter68 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter68 <= ap_enable_reg_pp0_iter67;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter69_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter69 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter69 <= ap_enable_reg_pp0_iter68;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter70_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter70 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter70 <= ap_enable_reg_pp0_iter69;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter71_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter71 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter71 <= ap_enable_reg_pp0_iter70;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter72_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter72 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter72 <= ap_enable_reg_pp0_iter71;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter73_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter73 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter73 <= ap_enable_reg_pp0_iter72;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter74_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter74 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter74 <= ap_enable_reg_pp0_iter73;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter75_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter75 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter75 <= ap_enable_reg_pp0_iter74;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter76_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter76 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter76 <= ap_enable_reg_pp0_iter75;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter77_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter77 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter77 <= ap_enable_reg_pp0_iter76;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter78_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter78 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter78 <= ap_enable_reg_pp0_iter77;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter79_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter79 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter79 <= ap_enable_reg_pp0_iter78;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter80_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter80 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter80 <= ap_enable_reg_pp0_iter79;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter81_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter81 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter81 <= ap_enable_reg_pp0_iter80;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter82_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter82 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter82 <= ap_enable_reg_pp0_iter81;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter83_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter83 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter83 <= ap_enable_reg_pp0_iter82;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter84_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter84 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter84 <= ap_enable_reg_pp0_iter83;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter85_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter85 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter85 <= ap_enable_reg_pp0_iter84;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter86_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter86 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter86 <= ap_enable_reg_pp0_iter85;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter87_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter87 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter87 <= ap_enable_reg_pp0_iter86;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter88_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter88 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter88 <= ap_enable_reg_pp0_iter87;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter89_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter89 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter89 <= ap_enable_reg_pp0_iter88;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter90_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter90 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter90 <= ap_enable_reg_pp0_iter89;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter91_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter91 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter91 <= ap_enable_reg_pp0_iter90;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter92_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter92 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter92 <= ap_enable_reg_pp0_iter91;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter93_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter93 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter93 <= ap_enable_reg_pp0_iter92;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter94_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter94 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter94 <= ap_enable_reg_pp0_iter93;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter95_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter95 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter95 <= ap_enable_reg_pp0_iter94;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter96_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter96 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter96 <= ap_enable_reg_pp0_iter95;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter97_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter97 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter97 <= ap_enable_reg_pp0_iter96;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter98_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter98 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter98 <= ap_enable_reg_pp0_iter97;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter99_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter99 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter99 <= ap_enable_reg_pp0_iter98;
                end if; 
            end if;
        end if;
    end process;


    grp_pow_generic_double_s_fu_132_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_pow_generic_double_s_fu_132_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
                    grp_pow_generic_double_s_fu_132_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_pow_generic_double_s_fu_132_ap_ready = ap_const_logic_1)) then 
                    grp_pow_generic_double_s_fu_132_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_V_fu_96_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln39_fu_184_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_V_fu_96 <= i_V_2_fu_190_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_V_fu_96 <= ap_const_lv12_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                and_ln360_reg_555 <= and_ln360_fu_320_p2;
                and_ln379_reg_561 <= and_ln379_fu_338_p2;
                ap_loop_exit_ready_pp0_iter100_reg <= ap_loop_exit_ready_pp0_iter99_reg;
                ap_loop_exit_ready_pp0_iter101_reg <= ap_loop_exit_ready_pp0_iter100_reg;
                ap_loop_exit_ready_pp0_iter102_reg <= ap_loop_exit_ready_pp0_iter101_reg;
                ap_loop_exit_ready_pp0_iter103_reg <= ap_loop_exit_ready_pp0_iter102_reg;
                ap_loop_exit_ready_pp0_iter104_reg <= ap_loop_exit_ready_pp0_iter103_reg;
                ap_loop_exit_ready_pp0_iter105_reg <= ap_loop_exit_ready_pp0_iter104_reg;
                ap_loop_exit_ready_pp0_iter106_reg <= ap_loop_exit_ready_pp0_iter105_reg;
                ap_loop_exit_ready_pp0_iter107_reg <= ap_loop_exit_ready_pp0_iter106_reg;
                ap_loop_exit_ready_pp0_iter108_reg <= ap_loop_exit_ready_pp0_iter107_reg;
                ap_loop_exit_ready_pp0_iter109_reg <= ap_loop_exit_ready_pp0_iter108_reg;
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter110_reg <= ap_loop_exit_ready_pp0_iter109_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
                ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
                ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
                ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
                ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
                ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
                ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
                ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
                ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
                ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
                ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
                ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
                ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
                ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
                ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
                ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
                ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
                ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
                ap_loop_exit_ready_pp0_iter30_reg <= ap_loop_exit_ready_pp0_iter29_reg;
                ap_loop_exit_ready_pp0_iter31_reg <= ap_loop_exit_ready_pp0_iter30_reg;
                ap_loop_exit_ready_pp0_iter32_reg <= ap_loop_exit_ready_pp0_iter31_reg;
                ap_loop_exit_ready_pp0_iter33_reg <= ap_loop_exit_ready_pp0_iter32_reg;
                ap_loop_exit_ready_pp0_iter34_reg <= ap_loop_exit_ready_pp0_iter33_reg;
                ap_loop_exit_ready_pp0_iter35_reg <= ap_loop_exit_ready_pp0_iter34_reg;
                ap_loop_exit_ready_pp0_iter36_reg <= ap_loop_exit_ready_pp0_iter35_reg;
                ap_loop_exit_ready_pp0_iter37_reg <= ap_loop_exit_ready_pp0_iter36_reg;
                ap_loop_exit_ready_pp0_iter38_reg <= ap_loop_exit_ready_pp0_iter37_reg;
                ap_loop_exit_ready_pp0_iter39_reg <= ap_loop_exit_ready_pp0_iter38_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter40_reg <= ap_loop_exit_ready_pp0_iter39_reg;
                ap_loop_exit_ready_pp0_iter41_reg <= ap_loop_exit_ready_pp0_iter40_reg;
                ap_loop_exit_ready_pp0_iter42_reg <= ap_loop_exit_ready_pp0_iter41_reg;
                ap_loop_exit_ready_pp0_iter43_reg <= ap_loop_exit_ready_pp0_iter42_reg;
                ap_loop_exit_ready_pp0_iter44_reg <= ap_loop_exit_ready_pp0_iter43_reg;
                ap_loop_exit_ready_pp0_iter45_reg <= ap_loop_exit_ready_pp0_iter44_reg;
                ap_loop_exit_ready_pp0_iter46_reg <= ap_loop_exit_ready_pp0_iter45_reg;
                ap_loop_exit_ready_pp0_iter47_reg <= ap_loop_exit_ready_pp0_iter46_reg;
                ap_loop_exit_ready_pp0_iter48_reg <= ap_loop_exit_ready_pp0_iter47_reg;
                ap_loop_exit_ready_pp0_iter49_reg <= ap_loop_exit_ready_pp0_iter48_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter50_reg <= ap_loop_exit_ready_pp0_iter49_reg;
                ap_loop_exit_ready_pp0_iter51_reg <= ap_loop_exit_ready_pp0_iter50_reg;
                ap_loop_exit_ready_pp0_iter52_reg <= ap_loop_exit_ready_pp0_iter51_reg;
                ap_loop_exit_ready_pp0_iter53_reg <= ap_loop_exit_ready_pp0_iter52_reg;
                ap_loop_exit_ready_pp0_iter54_reg <= ap_loop_exit_ready_pp0_iter53_reg;
                ap_loop_exit_ready_pp0_iter55_reg <= ap_loop_exit_ready_pp0_iter54_reg;
                ap_loop_exit_ready_pp0_iter56_reg <= ap_loop_exit_ready_pp0_iter55_reg;
                ap_loop_exit_ready_pp0_iter57_reg <= ap_loop_exit_ready_pp0_iter56_reg;
                ap_loop_exit_ready_pp0_iter58_reg <= ap_loop_exit_ready_pp0_iter57_reg;
                ap_loop_exit_ready_pp0_iter59_reg <= ap_loop_exit_ready_pp0_iter58_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter60_reg <= ap_loop_exit_ready_pp0_iter59_reg;
                ap_loop_exit_ready_pp0_iter61_reg <= ap_loop_exit_ready_pp0_iter60_reg;
                ap_loop_exit_ready_pp0_iter62_reg <= ap_loop_exit_ready_pp0_iter61_reg;
                ap_loop_exit_ready_pp0_iter63_reg <= ap_loop_exit_ready_pp0_iter62_reg;
                ap_loop_exit_ready_pp0_iter64_reg <= ap_loop_exit_ready_pp0_iter63_reg;
                ap_loop_exit_ready_pp0_iter65_reg <= ap_loop_exit_ready_pp0_iter64_reg;
                ap_loop_exit_ready_pp0_iter66_reg <= ap_loop_exit_ready_pp0_iter65_reg;
                ap_loop_exit_ready_pp0_iter67_reg <= ap_loop_exit_ready_pp0_iter66_reg;
                ap_loop_exit_ready_pp0_iter68_reg <= ap_loop_exit_ready_pp0_iter67_reg;
                ap_loop_exit_ready_pp0_iter69_reg <= ap_loop_exit_ready_pp0_iter68_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter70_reg <= ap_loop_exit_ready_pp0_iter69_reg;
                ap_loop_exit_ready_pp0_iter71_reg <= ap_loop_exit_ready_pp0_iter70_reg;
                ap_loop_exit_ready_pp0_iter72_reg <= ap_loop_exit_ready_pp0_iter71_reg;
                ap_loop_exit_ready_pp0_iter73_reg <= ap_loop_exit_ready_pp0_iter72_reg;
                ap_loop_exit_ready_pp0_iter74_reg <= ap_loop_exit_ready_pp0_iter73_reg;
                ap_loop_exit_ready_pp0_iter75_reg <= ap_loop_exit_ready_pp0_iter74_reg;
                ap_loop_exit_ready_pp0_iter76_reg <= ap_loop_exit_ready_pp0_iter75_reg;
                ap_loop_exit_ready_pp0_iter77_reg <= ap_loop_exit_ready_pp0_iter76_reg;
                ap_loop_exit_ready_pp0_iter78_reg <= ap_loop_exit_ready_pp0_iter77_reg;
                ap_loop_exit_ready_pp0_iter79_reg <= ap_loop_exit_ready_pp0_iter78_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter80_reg <= ap_loop_exit_ready_pp0_iter79_reg;
                ap_loop_exit_ready_pp0_iter81_reg <= ap_loop_exit_ready_pp0_iter80_reg;
                ap_loop_exit_ready_pp0_iter82_reg <= ap_loop_exit_ready_pp0_iter81_reg;
                ap_loop_exit_ready_pp0_iter83_reg <= ap_loop_exit_ready_pp0_iter82_reg;
                ap_loop_exit_ready_pp0_iter84_reg <= ap_loop_exit_ready_pp0_iter83_reg;
                ap_loop_exit_ready_pp0_iter85_reg <= ap_loop_exit_ready_pp0_iter84_reg;
                ap_loop_exit_ready_pp0_iter86_reg <= ap_loop_exit_ready_pp0_iter85_reg;
                ap_loop_exit_ready_pp0_iter87_reg <= ap_loop_exit_ready_pp0_iter86_reg;
                ap_loop_exit_ready_pp0_iter88_reg <= ap_loop_exit_ready_pp0_iter87_reg;
                ap_loop_exit_ready_pp0_iter89_reg <= ap_loop_exit_ready_pp0_iter88_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter90_reg <= ap_loop_exit_ready_pp0_iter89_reg;
                ap_loop_exit_ready_pp0_iter91_reg <= ap_loop_exit_ready_pp0_iter90_reg;
                ap_loop_exit_ready_pp0_iter92_reg <= ap_loop_exit_ready_pp0_iter91_reg;
                ap_loop_exit_ready_pp0_iter93_reg <= ap_loop_exit_ready_pp0_iter92_reg;
                ap_loop_exit_ready_pp0_iter94_reg <= ap_loop_exit_ready_pp0_iter93_reg;
                ap_loop_exit_ready_pp0_iter95_reg <= ap_loop_exit_ready_pp0_iter94_reg;
                ap_loop_exit_ready_pp0_iter96_reg <= ap_loop_exit_ready_pp0_iter95_reg;
                ap_loop_exit_ready_pp0_iter97_reg <= ap_loop_exit_ready_pp0_iter96_reg;
                ap_loop_exit_ready_pp0_iter98_reg <= ap_loop_exit_ready_pp0_iter97_reg;
                ap_loop_exit_ready_pp0_iter99_reg <= ap_loop_exit_ready_pp0_iter98_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                icmp_ln354_reg_528 <= icmp_ln354_fu_252_p2;
                icmp_ln354_reg_528_pp0_iter110_reg <= icmp_ln354_reg_528;
                icmp_ln358_reg_539 <= icmp_ln358_fu_268_p2;
                icmp_ln358_reg_539_pp0_iter110_reg <= icmp_ln358_reg_539;
                icmp_ln361_reg_544 <= icmp_ln361_fu_280_p2;
                p_Result_s_reg_517 <= reg_fu_219_p1(63 downto 63);
                p_Result_s_reg_517_pp0_iter110_reg <= p_Result_s_reg_517;
                p_x_assign_reg_492 <= grp_fu_161_p1;
                reg_reg_512 <= reg_fu_219_p1;
                select_ln361_1_reg_566 <= select_ln361_1_fu_418_p3;
                sh_amt_1_reg_550 <= sh_amt_1_fu_286_p2;
                sh_amt_reg_534 <= sh_amt_fu_258_p2;
                tmp_reg_502 <= grp_pow_generic_double_s_fu_132_ap_return;
                trunc_ln359_reg_522 <= trunc_ln359_fu_248_p1;
                trunc_ln359_reg_522_pp0_iter110_reg <= trunc_ln359_reg_522;
                val_reg_507 <= grp_fu_167_p2;
                x_assign_reg_497 <= grp_fu_164_p1;
                    zext_ln587_reg_472_pp0_iter100_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter99_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter101_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter100_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter102_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter101_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter103_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter102_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter104_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter103_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter105_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter104_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter106_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter105_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter107_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter106_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter108_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter107_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter109_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter108_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter10_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter9_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter110_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter109_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter11_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter10_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter12_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter11_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter13_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter12_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter14_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter13_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter15_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter14_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter16_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter15_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter17_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter16_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter18_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter17_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter19_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter18_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter20_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter19_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter21_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter20_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter22_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter21_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter23_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter22_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter24_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter23_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter25_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter24_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter26_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter25_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter27_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter26_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter28_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter27_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter29_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter28_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter2_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter1_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter30_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter29_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter31_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter30_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter32_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter31_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter33_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter32_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter34_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter33_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter35_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter34_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter36_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter35_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter37_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter36_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter38_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter37_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter39_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter38_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter3_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter2_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter40_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter39_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter41_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter40_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter42_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter41_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter43_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter42_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter44_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter43_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter45_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter44_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter46_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter45_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter47_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter46_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter48_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter47_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter49_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter48_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter4_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter3_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter50_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter49_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter51_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter50_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter52_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter51_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter53_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter52_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter54_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter53_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter55_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter54_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter56_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter55_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter57_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter56_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter58_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter57_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter59_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter58_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter5_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter4_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter60_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter59_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter61_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter60_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter62_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter61_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter63_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter62_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter64_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter63_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter65_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter64_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter66_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter65_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter67_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter66_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter68_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter67_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter69_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter68_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter6_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter5_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter70_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter69_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter71_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter70_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter72_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter71_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter73_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter72_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter74_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter73_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter75_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter74_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter76_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter75_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter77_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter76_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter78_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter77_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter79_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter78_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter7_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter6_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter80_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter79_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter81_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter80_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter82_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter81_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter83_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter82_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter84_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter83_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter85_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter84_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter86_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter85_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter87_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter86_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter88_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter87_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter89_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter88_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter8_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter7_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter90_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter89_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter91_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter90_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter92_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter91_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter93_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter92_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter94_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter93_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter95_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter94_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter96_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter95_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter97_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter96_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter98_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter97_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter99_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter98_reg(11 downto 0);
                    zext_ln587_reg_472_pp0_iter9_reg(11 downto 0) <= zext_ln587_reg_472_pp0_iter8_reg(11 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                ret_reg_482 <= ret_fu_210_p2;
                rhs_reg_463 <= rhs_fu_172_p1;
                    zext_ln587_reg_472_pp0_iter1_reg(11 downto 0) <= zext_ln587_reg_472(11 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln39_fu_184_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    zext_ln587_reg_472(11 downto 0) <= zext_ln587_fu_196_p1(11 downto 0);
            end if;
        end if;
    end process;
    zext_ln587_reg_472(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter1_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter2_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter3_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter4_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter5_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter6_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter7_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter8_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter9_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter10_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter11_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter12_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter13_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter14_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter15_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter16_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter17_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter18_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter19_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter20_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter21_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter22_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter23_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter24_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter25_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter26_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter27_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter28_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter29_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter30_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter31_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter32_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter33_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter34_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter35_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter36_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter37_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter38_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter39_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter40_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter41_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter42_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter43_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter44_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter45_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter46_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter47_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter48_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter49_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter50_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter51_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter52_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter53_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter54_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter55_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter56_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter57_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter58_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter59_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter60_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter61_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter62_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter63_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter64_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter65_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter66_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter67_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter68_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter69_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter70_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter71_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter72_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter73_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter74_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter75_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter76_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter77_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter78_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter79_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter80_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter81_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter82_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter83_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter84_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter85_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter86_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter87_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter88_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter89_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter90_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter91_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter92_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter93_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter94_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter95_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter96_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter97_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter98_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter99_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter100_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter101_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter102_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter103_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter104_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter105_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter106_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter107_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter108_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter109_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln587_reg_472_pp0_iter110_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    and_ln358_fu_431_p2 <= (xor_ln354_fu_426_p2 and icmp_ln358_reg_539_pp0_iter110_reg);
    and_ln360_fu_320_p2 <= (xor_ln358_fu_314_p2 and icmp_ln360_fu_274_p2);
    and_ln361_1_fu_408_p2 <= (xor_ln361_fu_403_p2 and and_ln360_reg_555);
    and_ln361_fu_384_p2 <= (icmp_ln361_reg_544 and and_ln360_reg_555);
    and_ln379_fu_338_p2 <= (xor_ln360_fu_332_p2 and icmp_ln379_fu_302_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state100_pp0_stage0_iter99 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state101_pp0_stage0_iter100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state102_pp0_stage0_iter101 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state103_pp0_stage0_iter102 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state104_pp0_stage0_iter103 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state105_pp0_stage0_iter104 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state106_pp0_stage0_iter105 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state107_pp0_stage0_iter106 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state108_pp0_stage0_iter107 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state109_pp0_stage0_iter108 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state110_pp0_stage0_iter109 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state111_pp0_stage0_iter110 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state112_pp0_stage0_iter111 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter23 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter25 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage0_iter27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage0_iter28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp0_stage0_iter29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp0_stage0_iter30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp0_stage0_iter31 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp0_stage0_iter32 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state34_pp0_stage0_iter33 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state35_pp0_stage0_iter34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state36_pp0_stage0_iter35 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state37_pp0_stage0_iter36 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state38_pp0_stage0_iter37 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state39_pp0_stage0_iter38 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state40_pp0_stage0_iter39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state41_pp0_stage0_iter40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state42_pp0_stage0_iter41 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state43_pp0_stage0_iter42 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state44_pp0_stage0_iter43 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state45_pp0_stage0_iter44 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state46_pp0_stage0_iter45 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state47_pp0_stage0_iter46 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state48_pp0_stage0_iter47 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state49_pp0_stage0_iter48 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state50_pp0_stage0_iter49 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state51_pp0_stage0_iter50 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state52_pp0_stage0_iter51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state53_pp0_stage0_iter52 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state54_pp0_stage0_iter53 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state55_pp0_stage0_iter54 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state56_pp0_stage0_iter55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state57_pp0_stage0_iter56 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state58_pp0_stage0_iter57 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state59_pp0_stage0_iter58 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state60_pp0_stage0_iter59 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state61_pp0_stage0_iter60 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state62_pp0_stage0_iter61 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state63_pp0_stage0_iter62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state64_pp0_stage0_iter63 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state65_pp0_stage0_iter64 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state66_pp0_stage0_iter65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state67_pp0_stage0_iter66 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state68_pp0_stage0_iter67 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state69_pp0_stage0_iter68 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state70_pp0_stage0_iter69 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state71_pp0_stage0_iter70 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state72_pp0_stage0_iter71 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state73_pp0_stage0_iter72 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state74_pp0_stage0_iter73 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state75_pp0_stage0_iter74 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state76_pp0_stage0_iter75 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state77_pp0_stage0_iter76 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state78_pp0_stage0_iter77 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state79_pp0_stage0_iter78 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state80_pp0_stage0_iter79 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state81_pp0_stage0_iter80 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state82_pp0_stage0_iter81 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state83_pp0_stage0_iter82 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state84_pp0_stage0_iter83 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state85_pp0_stage0_iter84 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state86_pp0_stage0_iter85 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state87_pp0_stage0_iter86 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state88_pp0_stage0_iter87 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state89_pp0_stage0_iter88 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state90_pp0_stage0_iter89 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state91_pp0_stage0_iter90 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state92_pp0_stage0_iter91 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state93_pp0_stage0_iter92 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state94_pp0_stage0_iter93 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state95_pp0_stage0_iter94 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state96_pp0_stage0_iter95 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state97_pp0_stage0_iter96 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state98_pp0_stage0_iter97 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state99_pp0_stage0_iter98 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln39_fu_184_p2)
    begin
        if (((icmp_ln39_fu_184_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter110_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter110_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, ap_enable_reg_pp0_iter25, ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, ap_enable_reg_pp0_iter28, ap_enable_reg_pp0_iter29, ap_enable_reg_pp0_iter30, ap_enable_reg_pp0_iter31, ap_enable_reg_pp0_iter32, ap_enable_reg_pp0_iter33, ap_enable_reg_pp0_iter34, ap_enable_reg_pp0_iter35, ap_enable_reg_pp0_iter36, ap_enable_reg_pp0_iter37, ap_enable_reg_pp0_iter38, ap_enable_reg_pp0_iter39, ap_enable_reg_pp0_iter40, ap_enable_reg_pp0_iter41, ap_enable_reg_pp0_iter42, ap_enable_reg_pp0_iter43, ap_enable_reg_pp0_iter44, ap_enable_reg_pp0_iter45, ap_enable_reg_pp0_iter46, ap_enable_reg_pp0_iter47, ap_enable_reg_pp0_iter48, ap_enable_reg_pp0_iter49, ap_enable_reg_pp0_iter50, ap_enable_reg_pp0_iter51, ap_enable_reg_pp0_iter52, ap_enable_reg_pp0_iter53, ap_enable_reg_pp0_iter54, ap_enable_reg_pp0_iter55, ap_enable_reg_pp0_iter56, ap_enable_reg_pp0_iter57, ap_enable_reg_pp0_iter58, ap_enable_reg_pp0_iter59, ap_enable_reg_pp0_iter60, ap_enable_reg_pp0_iter61, ap_enable_reg_pp0_iter62, ap_enable_reg_pp0_iter63, ap_enable_reg_pp0_iter64, ap_enable_reg_pp0_iter65, ap_enable_reg_pp0_iter66, ap_enable_reg_pp0_iter67, ap_enable_reg_pp0_iter68, ap_enable_reg_pp0_iter69, ap_enable_reg_pp0_iter70, ap_enable_reg_pp0_iter71, ap_enable_reg_pp0_iter72, ap_enable_reg_pp0_iter73, ap_enable_reg_pp0_iter74, ap_enable_reg_pp0_iter75, ap_enable_reg_pp0_iter76, ap_enable_reg_pp0_iter77, ap_enable_reg_pp0_iter78, ap_enable_reg_pp0_iter79, ap_enable_reg_pp0_iter80, ap_enable_reg_pp0_iter81, ap_enable_reg_pp0_iter82, ap_enable_reg_pp0_iter83, ap_enable_reg_pp0_iter84, ap_enable_reg_pp0_iter85, ap_enable_reg_pp0_iter86, ap_enable_reg_pp0_iter87, ap_enable_reg_pp0_iter88, ap_enable_reg_pp0_iter89, ap_enable_reg_pp0_iter90, ap_enable_reg_pp0_iter91, ap_enable_reg_pp0_iter92, ap_enable_reg_pp0_iter93, ap_enable_reg_pp0_iter94, ap_enable_reg_pp0_iter95, ap_enable_reg_pp0_iter96, ap_enable_reg_pp0_iter97, ap_enable_reg_pp0_iter98, ap_enable_reg_pp0_iter99, ap_enable_reg_pp0_iter100, ap_enable_reg_pp0_iter101, ap_enable_reg_pp0_iter102, ap_enable_reg_pp0_iter103, ap_enable_reg_pp0_iter104, ap_enable_reg_pp0_iter105, ap_enable_reg_pp0_iter106, ap_enable_reg_pp0_iter107, ap_enable_reg_pp0_iter108, ap_enable_reg_pp0_iter109, ap_enable_reg_pp0_iter110, ap_enable_reg_pp0_iter111)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_0) and (ap_enable_reg_pp0_iter25 = ap_const_logic_0) and (ap_enable_reg_pp0_iter24 = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_0) and (ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter111 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter110 = ap_const_logic_0) and (ap_enable_reg_pp0_iter109 = ap_const_logic_0) and (ap_enable_reg_pp0_iter108 = ap_const_logic_0) and (ap_enable_reg_pp0_iter107 = ap_const_logic_0) and (ap_enable_reg_pp0_iter106 = ap_const_logic_0) and (ap_enable_reg_pp0_iter105 = ap_const_logic_0) and (ap_enable_reg_pp0_iter104 = ap_const_logic_0) and (ap_enable_reg_pp0_iter103 = ap_const_logic_0) and (ap_enable_reg_pp0_iter102 = ap_const_logic_0) and (ap_enable_reg_pp0_iter101 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter100 = ap_const_logic_0) and (ap_enable_reg_pp0_iter99 = ap_const_logic_0) and (ap_enable_reg_pp0_iter98 = ap_const_logic_0) and (ap_enable_reg_pp0_iter97 = ap_const_logic_0) and (ap_enable_reg_pp0_iter96 = ap_const_logic_0) and (ap_enable_reg_pp0_iter95 = ap_const_logic_0) and (ap_enable_reg_pp0_iter94 = ap_const_logic_0) and (ap_enable_reg_pp0_iter93 = ap_const_logic_0) and (ap_enable_reg_pp0_iter92 = ap_const_logic_0) and (ap_enable_reg_pp0_iter91 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter90 = ap_const_logic_0) and (ap_enable_reg_pp0_iter89 = ap_const_logic_0) and (ap_enable_reg_pp0_iter88 = ap_const_logic_0) and (ap_enable_reg_pp0_iter87 = ap_const_logic_0) and (ap_enable_reg_pp0_iter86 = ap_const_logic_0) and (ap_enable_reg_pp0_iter85 = ap_const_logic_0) and (ap_enable_reg_pp0_iter84 = ap_const_logic_0) and (ap_enable_reg_pp0_iter83 = ap_const_logic_0) and (ap_enable_reg_pp0_iter82 = ap_const_logic_0) and (ap_enable_reg_pp0_iter81 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter80 = ap_const_logic_0) and (ap_enable_reg_pp0_iter79 = ap_const_logic_0) and (ap_enable_reg_pp0_iter78 = ap_const_logic_0) and (ap_enable_reg_pp0_iter77 = ap_const_logic_0) and (ap_enable_reg_pp0_iter76 = ap_const_logic_0) and (ap_enable_reg_pp0_iter75 = ap_const_logic_0) and (ap_enable_reg_pp0_iter74 = ap_const_logic_0) and (ap_enable_reg_pp0_iter73 = ap_const_logic_0) and (ap_enable_reg_pp0_iter72 = ap_const_logic_0) and (ap_enable_reg_pp0_iter71 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter70 = ap_const_logic_0) and (ap_enable_reg_pp0_iter69 = ap_const_logic_0) and (ap_enable_reg_pp0_iter68 = ap_const_logic_0) and (ap_enable_reg_pp0_iter67 = ap_const_logic_0) and (ap_enable_reg_pp0_iter66 = ap_const_logic_0) and (ap_enable_reg_pp0_iter65 = ap_const_logic_0) and (ap_enable_reg_pp0_iter64 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter63 = ap_const_logic_0) and (ap_enable_reg_pp0_iter62 = ap_const_logic_0) and (ap_enable_reg_pp0_iter61 = ap_const_logic_0) and (ap_enable_reg_pp0_iter60 = ap_const_logic_0) and (ap_enable_reg_pp0_iter59 = ap_const_logic_0) and (ap_enable_reg_pp0_iter58 = ap_const_logic_0) and (ap_enable_reg_pp0_iter57 = ap_const_logic_0) and (ap_enable_reg_pp0_iter56 = ap_const_logic_0) and (ap_enable_reg_pp0_iter55 = ap_const_logic_0) and (ap_enable_reg_pp0_iter54 = ap_const_logic_0) and (ap_enable_reg_pp0_iter53 = ap_const_logic_0) and (ap_enable_reg_pp0_iter52 = ap_const_logic_0) and (ap_enable_reg_pp0_iter51 = ap_const_logic_0) and (ap_enable_reg_pp0_iter50 = ap_const_logic_0) and (ap_enable_reg_pp0_iter49 = ap_const_logic_0) and (ap_enable_reg_pp0_iter48 = ap_const_logic_0) and (ap_enable_reg_pp0_iter47 = ap_const_logic_0) and (ap_enable_reg_pp0_iter46 = ap_const_logic_0) and (ap_enable_reg_pp0_iter45 = ap_const_logic_0) and (ap_enable_reg_pp0_iter44 = ap_const_logic_0) and (ap_enable_reg_pp0_iter43 = ap_const_logic_0) and (ap_enable_reg_pp0_iter42 = ap_const_logic_0) and (ap_enable_reg_pp0_iter41 = ap_const_logic_0) and (ap_enable_reg_pp0_iter40 = ap_const_logic_0) and (ap_enable_reg_pp0_iter39 = ap_const_logic_0) and (ap_enable_reg_pp0_iter38 = ap_const_logic_0) and (ap_enable_reg_pp0_iter37 = ap_const_logic_0) and (ap_enable_reg_pp0_iter36 = ap_const_logic_0) and (ap_enable_reg_pp0_iter35 = ap_const_logic_0) and (ap_enable_reg_pp0_iter34 = ap_const_logic_0) and (ap_enable_reg_pp0_iter33 = ap_const_logic_0) and (ap_enable_reg_pp0_iter32 = ap_const_logic_0) and (ap_enable_reg_pp0_iter31 = ap_const_logic_0) and (ap_enable_reg_pp0_iter30 = ap_const_logic_0) and (ap_enable_reg_pp0_iter29 = ap_const_logic_0) and (ap_enable_reg_pp0_iter28 = ap_const_logic_0) and (ap_enable_reg_pp0_iter27 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_V_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, i_V_fu_96, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i_V_1 <= ap_const_lv12_0;
        else 
            ap_sig_allocacmp_i_V_1 <= i_V_fu_96;
        end if; 
    end process;

    deviation_list_address0 <= zext_ln587_reg_472_pp0_iter110_reg(11 - 1 downto 0);

    deviation_list_ce0_assign_proc : process(ap_enable_reg_pp0_iter111, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter111 = ap_const_logic_1))) then 
            deviation_list_ce0 <= ap_const_logic_1;
        else 
            deviation_list_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    deviation_list_d0 <= 
        sub_ln501_fu_442_p2 when (p_Result_s_reg_517_pp0_iter110_reg(0) = '1') else 
        select_ln358_fu_436_p3;

    deviation_list_we0_assign_proc : process(ap_enable_reg_pp0_iter111, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter111 = ap_const_logic_1))) then 
            deviation_list_we0 <= ap_const_logic_1;
        else 
            deviation_list_we0 <= ap_const_logic_0;
        end if; 
    end process;

    exp_fu_234_p4 <= reg_fu_219_p1(62 downto 52);
        grp_fu_161_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_reg_482),32));

    grp_pow_generic_double_s_fu_132_ap_start <= grp_pow_generic_double_s_fu_132_ap_start_reg;
    i_V_2_fu_190_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_V_1) + unsigned(ap_const_lv12_1));
    icmp_ln354_fu_252_p2 <= "1" when (trunc_ln337_fu_222_p1 = ap_const_lv63_0) else "0";
    icmp_ln358_fu_268_p2 <= "1" when (exp_fu_234_p4 = ap_const_lv11_433) else "0";
    icmp_ln360_fu_274_p2 <= "1" when (signed(sh_amt_fu_258_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln361_fu_280_p2 <= "1" when (signed(sh_amt_fu_258_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln379_fu_302_p2 <= "1" when (tmp_2_fu_292_p4 = ap_const_lv6_0) else "0";
    icmp_ln39_fu_184_p2 <= "1" when (ap_sig_allocacmp_i_V_1 = ap_const_lv12_800) else "0";
    list_address0 <= zext_ln587_fu_196_p1(11 - 1 downto 0);

    list_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            list_ce0 <= ap_const_logic_1;
        else 
            list_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    lshr_ln363_fu_366_p2 <= std_logic_vector(shift_right(unsigned(zext_ln351_fu_355_p1),to_integer(unsigned('0' & zext_ln363_fu_362_p1(31-1 downto 0)))));
    or_ln358_fu_308_p2 <= (icmp_ln358_fu_268_p2 or icmp_ln354_fu_252_p2);
    or_ln360_fu_326_p2 <= (or_ln358_fu_308_p2 or icmp_ln360_fu_274_p2);
    or_ln361_fu_413_p2 <= (icmp_ln354_reg_528 or and_ln361_1_fu_408_p2);
    p_Result_1_fu_347_p3 <= (ap_const_lv1_1 & trunc_ln346_fu_344_p1);
    reg_fu_219_p1 <= val_reg_507;
    ret_fu_210_p2 <= std_logic_vector(signed(sext_ln232_fu_206_p1) - signed(rhs_reg_463));
        rhs_fu_172_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(average),17));

    select_ln358_fu_436_p3 <= 
        trunc_ln359_reg_522_pp0_iter110_reg when (and_ln358_fu_431_p2(0) = '1') else 
        select_ln361_1_reg_566;
    select_ln361_1_fu_418_p3 <= 
        ap_const_lv16_0 when (or_ln361_fu_413_p2(0) = '1') else 
        select_ln379_fu_396_p3;
    select_ln361_fu_388_p3 <= 
        trunc_ln370_fu_372_p1 when (and_ln361_fu_384_p2(0) = '1') else 
        ap_const_lv16_0;
    select_ln379_fu_396_p3 <= 
        shl_ln381_fu_379_p2 when (and_ln379_reg_561(0) = '1') else 
        select_ln361_fu_388_p3;
        sext_ln232_fu_206_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(list_q0),17));

    sh_amt_1_fu_286_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln357_fu_264_p1));
    sh_amt_1cast_fu_376_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sh_amt_1_reg_550),16));
    sh_amt_fu_258_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln342_fu_244_p1));
    shl_ln381_fu_379_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln359_reg_522),to_integer(unsigned('0' & sh_amt_1cast_fu_376_p1(16-1 downto 0)))));
    sub_ln501_fu_442_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(select_ln358_fu_436_p3));
    tmp_2_fu_292_p4 <= sh_amt_1_fu_286_p2(9 downto 4);
    trunc_ln337_fu_222_p1 <= reg_fu_219_p1(63 - 1 downto 0);
    trunc_ln346_fu_344_p1 <= reg_reg_512(52 - 1 downto 0);
    trunc_ln357_fu_264_p1 <= sh_amt_fu_258_p2(10 - 1 downto 0);
    trunc_ln359_fu_248_p1 <= reg_fu_219_p1(16 - 1 downto 0);
    trunc_ln363_fu_359_p1 <= sh_amt_reg_534(6 - 1 downto 0);
    trunc_ln370_fu_372_p1 <= lshr_ln363_fu_366_p2(16 - 1 downto 0);
    xor_ln354_fu_426_p2 <= (icmp_ln354_reg_528_pp0_iter110_reg xor ap_const_lv1_1);
    xor_ln358_fu_314_p2 <= (or_ln358_fu_308_p2 xor ap_const_lv1_1);
    xor_ln360_fu_332_p2 <= (or_ln360_fu_326_p2 xor ap_const_lv1_1);
    xor_ln361_fu_403_p2 <= (icmp_ln361_reg_544 xor ap_const_lv1_1);
    zext_ln342_fu_244_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_fu_234_p4),12));
    zext_ln351_fu_355_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_1_fu_347_p3),54));
    zext_ln363_fu_362_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln363_fu_359_p1),54));
    zext_ln587_fu_196_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_i_V_1),64));
end behav;
