
---------- Begin Simulation Statistics ----------
final_tick                                13974972500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 245134                       # Simulator instruction rate (inst/s)
host_mem_usage                                4425448                       # Number of bytes of host memory used
host_op_rate                                   427224                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    54.59                       # Real time elapsed on the host
host_tick_rate                              256015614                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13380983                       # Number of instructions simulated
sim_ops                                      23320611                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.013975                       # Number of seconds simulated
sim_ticks                                 13974972500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               35                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               76                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     76                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    3380983                       # Number of instructions committed
system.cpu0.committedOps                      6392680                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              8.266809                       # CPI: cycles per instruction
system.cpu0.discardedOps                      1195002                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                     859147                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        12339                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                     616805                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                          453                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       16905268                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.120966                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    1143559                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          192                       # TLB misses on write requests
system.cpu0.numCycles                        27949942                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              14274      0.22%      0.22% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                5007396     78.33%     78.55% # Class of committed instruction
system.cpu0.op_class_0::IntMult                 12393      0.19%     78.75% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1365      0.02%     78.77% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                 8500      0.13%     78.90% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     78.90% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  160      0.00%     78.90% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     78.90% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     78.90% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     78.90% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     78.90% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     78.90% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   946      0.01%     78.92% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     78.92% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1027      0.02%     78.93% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                    12      0.00%     78.94% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                 10104      0.16%     79.09% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                38559      0.60%     79.70% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     79.70% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     79.70% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 446      0.01%     79.70% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     79.70% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     79.70% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     79.70% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     79.70% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     79.70% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     79.70% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     79.70% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     79.70% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     79.70% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     79.70% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     79.70% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     79.70% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     79.70% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     79.70% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     79.70% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     79.70% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     79.70% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     79.70% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     79.70% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     79.70% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     79.70% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     79.70% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     79.70% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     79.70% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     79.70% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     79.70% # Class of committed instruction
system.cpu0.op_class_0::MemRead                701550     10.97%     90.68% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               559180      8.75%     99.42% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            23052      0.36%     99.79% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           13716      0.21%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                 6392680                       # Class of committed instruction
system.cpu0.tickCycles                       11044674                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   35                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               43                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               90                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     90                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     16927931                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              2.794995                       # CPI: cycles per instruction
system.cpu1.discardedOps                      2872281                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    4157455                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2407                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    2003188                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         1710                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                        5022178                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.357782                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    2443245                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          185                       # TLB misses on write requests
system.cpu1.numCycles                        27949945                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              31838      0.19%      0.19% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               11081465     65.46%     65.65% # Class of committed instruction
system.cpu1.op_class_0::IntMult                    77      0.00%     65.65% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1369      0.01%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                  223      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  176      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   952      0.01%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                   988      0.01%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1344      0.01%     65.68% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                  912      0.01%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 333      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::MemRead               3833806     22.65%     88.34% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1911134     11.29%     99.63% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            31918      0.19%     99.81% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           31396      0.19%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                16927931                       # Class of committed instruction
system.cpu1.tickCycles                       22927767                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   43                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        72988                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        147000                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1006820                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          154                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2013705                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            154                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              53873                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        23585                       # Transaction distribution
system.membus.trans_dist::CleanEvict            49403                       # Transaction distribution
system.membus.trans_dist::ReadExReq             20139                       # Transaction distribution
system.membus.trans_dist::ReadExResp            20139                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         53873                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       221012                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       221012                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 221012                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6246208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      6246208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6246208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             74012                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   74012    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               74012                       # Request fanout histogram
system.membus.reqLayer4.occupancy           254417000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               1.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy          396614500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  13974972500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst       591894                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          591894                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst       591894                       # number of overall hits
system.cpu0.icache.overall_hits::total         591894                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       551612                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        551612                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       551612                       # number of overall misses
system.cpu0.icache.overall_misses::total       551612                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   9771396500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   9771396500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   9771396500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   9771396500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      1143506                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1143506                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      1143506                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1143506                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.482387                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.482387                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.482387                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.482387                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 17714.256579                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 17714.256579                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 17714.256579                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 17714.256579                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       551596                       # number of writebacks
system.cpu0.icache.writebacks::total           551596                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       551612                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       551612                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       551612                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       551612                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   9219784500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   9219784500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   9219784500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   9219784500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.482387                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.482387                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.482387                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.482387                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 16714.256579                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 16714.256579                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 16714.256579                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 16714.256579                       # average overall mshr miss latency
system.cpu0.icache.replacements                551596                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst       591894                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         591894                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       551612                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       551612                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   9771396500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   9771396500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      1143506                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1143506                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.482387                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.482387                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 17714.256579                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 17714.256579                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       551612                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       551612                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   9219784500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   9219784500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.482387                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.482387                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 16714.256579                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 16714.256579                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  13974972500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999019                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1143506                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           551612                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             2.073026                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999019                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999939                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999939                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          9699660                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         9699660                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13974972500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13974972500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13974972500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13974972500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13974972500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13974972500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      1156537                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1156537                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      1156537                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1156537                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       249667                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        249667                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       249667                       # number of overall misses
system.cpu0.dcache.overall_misses::total       249667                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   5346724000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   5346724000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   5346724000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   5346724000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      1406204                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1406204                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      1406204                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1406204                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.177547                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.177547                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.177547                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.177547                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 21415.421341                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 21415.421341                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 21415.421341                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 21415.421341                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       136825                       # number of writebacks
system.cpu0.dcache.writebacks::total           136825                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        29617                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        29617                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        29617                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        29617                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       220050                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       220050                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       220050                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       220050                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   4255909000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4255909000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   4255909000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4255909000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.156485                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.156485                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.156485                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.156485                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19340.645308                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19340.645308                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 19340.645308                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19340.645308                       # average overall mshr miss latency
system.cpu0.dcache.replacements                220033                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       672011                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         672011                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       161508                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       161508                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   2849922000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2849922000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       833519                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       833519                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.193766                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.193766                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 17645.701761                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 17645.701761                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data         6271                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         6271                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       155237                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       155237                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   2575224500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2575224500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.186243                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.186243                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16588.986517                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16588.986517                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       484526                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        484526                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        88159                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        88159                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   2496802000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   2496802000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       572685                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       572685                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.153940                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.153940                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 28321.578058                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 28321.578058                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        23346                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        23346                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        64813                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        64813                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   1680684500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1680684500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.113174                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.113174                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 25931.286933                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25931.286933                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  13974972500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999077                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1376586                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           220049                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.255816                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999077                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999942                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999942                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         11469681                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        11469681                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13974972500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  13974972500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13974972500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2429336                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2429336                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2429336                       # number of overall hits
system.cpu1.icache.overall_hits::total        2429336                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        13862                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         13862                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        13862                       # number of overall misses
system.cpu1.icache.overall_misses::total        13862                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    315992000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    315992000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    315992000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    315992000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2443198                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2443198                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2443198                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2443198                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005674                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005674                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005674                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005674                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 22795.556197                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 22795.556197                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 22795.556197                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 22795.556197                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        13846                       # number of writebacks
system.cpu1.icache.writebacks::total            13846                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        13862                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        13862                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        13862                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        13862                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    302130000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    302130000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    302130000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    302130000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005674                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005674                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005674                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005674                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 21795.556197                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 21795.556197                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 21795.556197                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 21795.556197                       # average overall mshr miss latency
system.cpu1.icache.replacements                 13846                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2429336                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2429336                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        13862                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        13862                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    315992000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    315992000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2443198                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2443198                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005674                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005674                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 22795.556197                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 22795.556197                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        13862                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        13862                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    302130000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    302130000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005674                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005674                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 21795.556197                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 21795.556197                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  13974972500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.998974                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2443198                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            13862                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           176.251479                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.998974                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999936                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999936                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         19559446                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        19559446                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13974972500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13974972500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13974972500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13974972500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13974972500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13974972500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5861404                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5861404                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5861693                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5861693                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       226540                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        226540                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       233642                       # number of overall misses
system.cpu1.dcache.overall_misses::total       233642                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data   4064141495                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4064141495                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data   4064141495                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4064141495                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6087944                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6087944                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6095335                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6095335                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.037211                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.037211                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.038331                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.038331                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 17940.061336                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 17940.061336                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 17394.738510                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 17394.738510                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         2617                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               41                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    63.829268                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        60943                       # number of writebacks
system.cpu1.dcache.writebacks::total            60943                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data         8922                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8922                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data         8922                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8922                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       217618                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       217618                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       221361                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       221361                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   3613764500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3613764500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   3903565500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3903565500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.035746                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.035746                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.036316                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.036316                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 16605.999963                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 16605.999963                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 17634.386816                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17634.386816                       # average overall mshr miss latency
system.cpu1.dcache.replacements                221345                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      3983179                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3983179                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       163076                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       163076                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   2419435500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2419435500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      4146255                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      4146255                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.039331                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.039331                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 14836.245064                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 14836.245064                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          457                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          457                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       162619                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       162619                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   2236547000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2236547000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.039221                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.039221                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 13753.294510                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13753.294510                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1878225                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1878225                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        63464                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        63464                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   1644705995                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1644705995                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.032685                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.032685                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 25915.574105                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 25915.574105                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data         8465                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         8465                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        54999                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        54999                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1377217500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1377217500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.028325                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.028325                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 25040.773469                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 25040.773469                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data          289                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          289                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data         7102                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         7102                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.960898                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.960898                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data         3743                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         3743                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data    289801000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total    289801000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 77424.792947                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 77424.792947                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  13974972500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.998887                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6083054                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           221361                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            27.480243                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.998887                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999930                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999930                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         48984041                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        48984041                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13974972500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  13974972500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13974972500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              516526                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              197908                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               12008                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              206431                       # number of demand (read+write) hits
system.l2.demand_hits::total                   932873                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             516526                       # number of overall hits
system.l2.overall_hits::.cpu0.data             197908                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              12008                       # number of overall hits
system.l2.overall_hits::.cpu1.data             206431                       # number of overall hits
system.l2.overall_hits::total                  932873                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             35086                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             22142                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1854                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             14930                       # number of demand (read+write) misses
system.l2.demand_misses::total                  74012                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            35086                       # number of overall misses
system.l2.overall_misses::.cpu0.data            22142                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1854                       # number of overall misses
system.l2.overall_misses::.cpu1.data            14930                       # number of overall misses
system.l2.overall_misses::total                 74012                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2948711500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   1747458500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    149623500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   1245784000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6091577500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2948711500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   1747458500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    149623500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   1245784000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6091577500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          551612                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          220050                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           13862                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          221361                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1006885                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         551612                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         220050                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          13862                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         221361                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1006885                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.063606                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.100623                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.133747                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.067446                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.073506                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.063606                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.100623                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.133747                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.067446                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.073506                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84042.395827                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 78920.535634                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 80703.074434                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 83441.661085                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82305.268065                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84042.395827                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 78920.535634                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 80703.074434                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 83441.661085                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82305.268065                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               23585                       # number of writebacks
system.l2.writebacks::total                     23585                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst        35086                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        22142                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1854                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        14930                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             74012                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        35086                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        22142                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1854                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        14930                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            74012                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2597851500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   1526038500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    131083500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   1096484000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5351457500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2597851500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   1526038500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    131083500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   1096484000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5351457500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.063606                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.100623                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.133747                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.067446                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.073506                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.063606                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.100623                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.133747                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.067446                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.073506                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74042.395827                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 68920.535634                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 70703.074434                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 73441.661085                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72305.268065                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74042.395827                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 68920.535634                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 70703.074434                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 73441.661085                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72305.268065                       # average overall mshr miss latency
system.l2.replacements                          73114                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       197768                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           197768                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       197768                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       197768                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       565442                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           565442                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       565442                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       565442                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           28                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            28                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            52122                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            47551                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 99673                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          12691                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           7448                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               20139                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   1030468500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    646472500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1676941000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        64813                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        54999                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            119812                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.195809                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.135421                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.168088                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 81196.793003                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 86798.133727                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83268.335071                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        12691                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         7448                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          20139                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    903558500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    571992500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1475551000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.195809                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.135421                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.168088                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 71196.793003                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 76798.133727                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73268.335071                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        516526                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         12008                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             528534                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        35086                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1854                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            36940                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2948711500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    149623500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3098335000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       551612                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        13862                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         565474                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.063606                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.133747                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.065326                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84042.395827                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 80703.074434                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83874.796968                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        35086                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1854                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        36940                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2597851500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    131083500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2728935000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.063606                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.133747                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.065326                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74042.395827                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 70703.074434                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73874.796968                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       145786                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       158880                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            304666                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         9451                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         7482                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           16933                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    716990000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    599311500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1316301500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       155237                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       166362                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        321599                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.060881                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.044974                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.052653                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 75863.929743                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 80100.441059                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77735.870785                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         9451                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         7482                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        16933                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    622480000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    524491500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1146971500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.060881                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.044974                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.052653                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 65863.929743                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 70100.441059                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67735.870785                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  13974972500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1022.333563                       # Cycle average of tags in use
system.l2.tags.total_refs                     2013676                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     74138                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     27.161186                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       7.112241                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      154.982745                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      227.160633                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       85.933620                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      547.144325                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006946                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.151350                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.221837                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.083920                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.534321                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998373                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          191                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          486                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           59                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          259                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  16183770                       # Number of tag accesses
system.l2.tags.data_accesses                 16183770                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13974972500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst       2245504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       1417088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        118656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data        955520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4736768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2245504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       118656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2364160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1509440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1509440                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          35086                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          22142                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1854                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          14930                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               74012                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        23585                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              23585                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        160680388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        101401845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          8490607                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         68373659                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             338946499                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    160680388                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      8490607                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        169170995                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      108010230                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            108010230                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      108010230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       160680388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       101401845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         8490607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        68373659                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            446956729                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     21463.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     35086.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     19490.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1854.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     14890.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000493825750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1298                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1298                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              167007                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              20157                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       74012                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      23585                       # Number of write requests accepted
system.mem_ctrls.readBursts                     74012                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    23585                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2692                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2122                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9441                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              3975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             11081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1313                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1306                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.29                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1000321750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  356600000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2337571750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14025.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32775.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    42851                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   17984                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 60.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.79                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 74012                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                23585                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   58936                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   10414                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1794                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        31913                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    185.983643                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   131.837979                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   187.583185                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        14146     44.33%     44.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         9496     29.76%     74.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4179     13.09%     87.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1506      4.72%     91.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1293      4.05%     95.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          387      1.21%     97.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          237      0.74%     97.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          128      0.40%     98.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          541      1.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        31913                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1298                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      54.916795                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     47.476835                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     59.714916                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            992     76.43%     76.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          277     21.34%     97.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           15      1.16%     98.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            9      0.69%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            1      0.08%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            2      0.15%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            1      0.08%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1298                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1298                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.515408                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.492075                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.898123                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              962     74.11%     74.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               28      2.16%     76.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              286     22.03%     98.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               19      1.46%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.23%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1298                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                4564480                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  172288                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1371968                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4736768                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1509440                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       326.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        98.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    338.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    108.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.32                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.77                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   13974741000                       # Total gap between requests
system.mem_ctrls.avgGap                     143188.22                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2245504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      1247360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       118656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data       952960                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1371968                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 160680387.743160128593                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 89256705.156307101250                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 8490607.047706175596                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 68190474.077855959535                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 98173216.441034138203                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        35086                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        22142                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1854                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        14930                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        23585                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1157560250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data    642387750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     55027250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data    482596500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 338811407750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32992.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     29012.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     29680.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     32323.95                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14365546.23                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    65.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             85501500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             45429945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           215977860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           57639240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1102664160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5831794260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        455404800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7794411765                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        557.740759                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1133582500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    466440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  12374950000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            142421580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             75679890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           293246940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           54261900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1102664160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5979162060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        331305600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7978742130                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        570.930793                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    808713000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    466440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  12699819500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  13974972500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            887073                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       221353                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       565442                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          293139                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           119812                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          119811                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        565474                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       321599                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1654820                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       660132                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        41570                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       664067                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3020589                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     70605312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     22839936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1773312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     18067456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              113286016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           73114                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1509440                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1079999                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000144                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.011979                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1079844     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    155      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1079999                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1770062500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         332346888                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          20808469                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         330200246                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         827644546                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.9                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  13974972500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
