set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path0/genblk1[0].chblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path1/genblk1[0].chblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path0/genblk1[1].chblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path1/genblk1[1].chblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path0/genblk1[2].chblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path1/genblk1[2].chblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path0/genblk1[3].chblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path1/genblk1[3].chblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path0/genblk1[4].chblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path1/genblk1[4].chblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path0/genblk1[5].chblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path1/genblk1[5].chblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path0/genblk1[6].chblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path1/genblk1[6].chblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path0/genblk1[7].chblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path1/genblk1[7].chblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path0/genblk1[8].chblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path1/genblk1[8].chblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path0/genblk1[9].chblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path1/genblk1[9].chblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path0/genblk1[10].chblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path1/genblk1[10].chblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path0/genblk1[11].chblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path1/genblk1[11].chblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path0/genblk1[12].chblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path1/genblk1[12].chblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path0/genblk1[13].chblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path1/genblk1[13].chblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path0/genblk1[14].chblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path1/genblk1[14].chblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path0/genblk1[15].chblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path1/genblk1[15].chblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path0/genblk1[16].chblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path1/genblk1[16].chblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path0/genblk1[17].chblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path1/genblk1[17].chblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path0/genblk1[18].chblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path1/genblk1[18].chblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path0/genblk1[19].chblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path1/genblk1[19].chblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path0/genblk1[20].chblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path1/genblk1[20].chblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path0/genblk1[21].chblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path1/genblk1[21].chblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path0/genblk1[22].chblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path1/genblk1[22].chblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path0/genblk1[23].chblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path1/genblk1[23].chblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path0/genblk1[24].chblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path1/genblk1[24].chblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path0/genblk1[25].chblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path1/genblk1[25].chblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path0/genblk1[26].chblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path1/genblk1[26].chblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path0/genblk1[27].chblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path1/genblk1[27].chblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path0/genblk1[28].chblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path1/genblk1[28].chblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path0/genblk1[29].chblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path1/genblk1[29].chblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path0/genblk1[30].chblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path1/genblk1[30].chblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path0/genblk1[31].chblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path0/genblk2[0].adjblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path1/genblk2[0].adjblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path0/genblk2[1].adjblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path1/genblk2[1].adjblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path0/genblk2[2].adjblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path1/genblk2[2].adjblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path0/genblk2[3].adjblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path1/genblk2[3].adjblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path0/genblk2[4].adjblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path1/genblk2[4].adjblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path0/genblk2[5].adjblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path1/genblk2[5].adjblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path0/genblk2[6].adjblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path1/genblk2[6].adjblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path0/genblk2[7].adjblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path1/genblk2[7].adjblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path0/genblk2[8].adjblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path1/genblk2[8].adjblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path0/genblk2[9].adjblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path1/genblk2[9].adjblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path0/genblk2[10].adjblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path1/genblk2[10].adjblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path0/genblk2[11].adjblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path1/genblk2[11].adjblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path0/genblk2[12].adjblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path1/genblk2[12].adjblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path0/genblk2[13].adjblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path1/genblk2[13].adjblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path0/genblk2[14].adjblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path1/genblk2[14].adjblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path0/genblk2[15].adjblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path1/genblk2[15].adjblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path0/genblk2[16].adjblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path1/genblk2[16].adjblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SS2BEG3 NR1BEG3  { FAN_ALT1 FAN_BOUNCE1 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path0/genblk2[17].adjblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SS2BEG3 NR1BEG3  { FAN_ALT1 FAN_BOUNCE1 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path1/genblk2[17].adjblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path0/genblk2[18].adjblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path1/genblk2[18].adjblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path0/genblk2[19].adjblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path1/genblk2[19].adjblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path0/genblk2[20].adjblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path1/genblk2[20].adjblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path0/genblk2[21].adjblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path1/genblk2[21].adjblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path0/genblk2[22].adjblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path1/genblk2[22].adjblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path0/genblk2[23].adjblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path1/genblk2[23].adjblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path0/genblk2[24].adjblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path1/genblk2[24].adjblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path0/genblk2[25].adjblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path1/genblk2[25].adjblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path0/genblk2[26].adjblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path1/genblk2[26].adjblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path0/genblk2[27].adjblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path1/genblk2[27].adjblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path0/genblk2[28].adjblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path1/genblk2[28].adjblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path0/genblk2[29].adjblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path1/genblk2[29].adjblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { FAN_ALT1 FAN_BOUNCE1 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path0/genblk2[30].adjblock/OUT}]
set_property FIXED_ROUTE { { CLBLM_L_D CLBLM_LOGIC_OUTS11 SL1BEG3  { FAN_ALT1 FAN_BOUNCE1 IMUX42 CLBLM_L_D6 }  IMUX46 CLBLM_L_D5 }  } [get_nets {apuf/path1/genblk2[30].adjblock/OUT}]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets clk]
