// Seed: 185446773
module module_0;
  wire id_1;
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1
    , id_9,
    input supply1 id_2,
    input uwire id_3,
    output supply0 id_4,
    input uwire id_5,
    input tri0 id_6,
    output tri1 id_7
);
  for (id_10 = id_3; 1; id_9++) begin : LABEL_0
    tri id_11;
    for (id_12 = 0 > {id_0 == id_3, id_10 != 1}; id_11; id_9 = id_6) begin : LABEL_0
      wire id_13;
    end
  end
  assign id_9 = 1;
  wire id_14;
  module_0 modCall_1 ();
  wire id_15;
endmodule
