Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/kalvi_000/Documents/GitHub/CMPEN371/Lab04/Lab04_kjb5568_rjl5336/CounterUpDown_nbit_isim_beh.exe -prj C:/Users/kalvi_000/Documents/GitHub/CMPEN371/Lab04/Lab04_kjb5568_rjl5336/CounterUpDown_nbit_beh.prj kjb5568_rjl5336_library.CounterUpDown_nbit 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/kalvi_000/Documents/GitHub/CMPEN371/Lab04/Lab04_kjb5568_rjl5336/../kjb5568_rjl5336_library/counterupdown_nbit.vhd" into library kjb5568_rjl5336_library
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity counterupdown_nbit
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 VHDL Units
Built simulation executable C:/Users/kalvi_000/Documents/GitHub/CMPEN371/Lab04/Lab04_kjb5568_rjl5336/CounterUpDown_nbit_isim_beh.exe
Fuse Memory Usage: 34504 KB
Fuse CPU Usage: 655 ms
