
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.101339                       # Number of seconds simulated
sim_ticks                                101339393376                       # Number of ticks simulated
final_tick                               628333290654                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 144204                       # Simulator instruction rate (inst/s)
host_op_rate                                   181966                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6644823                       # Simulator tick rate (ticks/s)
host_mem_usage                               16886388                       # Number of bytes of host memory used
host_seconds                                 15250.88                       # Real time elapsed on the host
sim_insts                                  2199244829                       # Number of instructions simulated
sim_ops                                    2775138028                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3975040                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1787392                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5765888                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1320704                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1320704                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        31055                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        13964                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 45046                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10318                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10318                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        16420                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     39225023                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        17683                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     17637682                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                56896808                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        16420                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        17683                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              34103                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          13032484                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               13032484                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          13032484                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        16420                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     39225023                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        17683                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     17637682                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               69929292                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               243020129                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21945714                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17780153                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2014859                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8961765                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8281118                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2466708                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91333                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    185613463                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             121950473                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21945714                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10747826                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26718291                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6171740                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4490045                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11618247                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2014471                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    220933811                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.678373                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.050453                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       194215520     87.91%     87.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2486466      1.13%     89.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1958055      0.89%     89.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4590697      2.08%     92.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          996748      0.45%     92.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1555140      0.70%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1184590      0.54%     93.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          742148      0.34%     94.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13204447      5.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    220933811                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.090304                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.501812                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       183532383                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6630979                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26612106                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        87999                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4070338                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3782284                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42249                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     149582548                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        77068                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4070338                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       184038205                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1724857                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3471575                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26163485                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1465345                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     149447674                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        29092                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        276052                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       539150                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       208423                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    210227573                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    697347585                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    697347585                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695495                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        39532055                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37092                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        20552                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4743348                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14547409                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7213644                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       134872                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1598911                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         148379913                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37073                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139383879                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       143087                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     24770706                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     51524414                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4005                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    220933811                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.630885                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.302152                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    160850539     72.80%     72.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25747754     11.65%     84.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12488772      5.65%     90.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8335534      3.77%     93.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7728943      3.50%     97.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2595360      1.17%     98.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2678268      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       379329      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       129312      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    220933811                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         400610     59.07%     59.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        138965     20.49%     79.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       138602     20.44%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117073511     83.99%     83.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2113056      1.52%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13024265      9.34%     94.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7156513      5.13%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139383879                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.573549                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             678177                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004866                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    500522831                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    173188166                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135808216                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140062056                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       351537                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3313472                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1002                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          474                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       187918                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4070338                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1074483                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        96557                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    148416986                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         9921                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14547409                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7213644                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        20539                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         81779                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          474                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1096841                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1141905                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2238746                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136843005                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12575155                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2540872                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19730414                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19401577                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7155259                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.563093                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135809031                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135808216                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         80439705                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        222044262                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.558835                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.362269                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809383                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     25608782                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2017737                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    216863473                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.566298                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.370844                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    165289568     76.22%     76.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24272488     11.19%     87.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10602399      4.89%     92.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      6015306      2.77%     95.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4361829      2.01%     97.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1710489      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1325066      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       954602      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2331726      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    216863473                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809383                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259663                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233937                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645452                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655559                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500186                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2331726                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           362949912                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          300906745                       # The number of ROB writes
system.switch_cpus0.timesIdled                3015932                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               22086318                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809383                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.430201                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.430201                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.411489                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.411489                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       616384420                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      189146151                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138121938                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               243020129                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21800068                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17688866                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2006858                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8827232                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8255352                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2366118                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94597                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    188828320                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             121577304                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21800068                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10621470                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             26766232                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6129037                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4477039                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11669651                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2005269                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    224167886                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.666220                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.025981                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       197401654     88.06%     88.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1861562      0.83%     88.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3396269      1.52%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3133879      1.40%     91.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1991500      0.89%     92.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1637150      0.73%     93.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          937800      0.42%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          953708      0.43%     94.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12854364      5.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    224167886                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.089705                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.500277                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       186911298                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6411420                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26703719                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        45375                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4096070                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3769799                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          225                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     149245834                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1286                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4096070                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       187389570                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1194937                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      4124219                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26241183                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1121896                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     149121132                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        179811                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       486533                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    211503265                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    694656790                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    694656790                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    174028855                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        37474410                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34271                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17136                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4157957                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14092405                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7280663                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        82952                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1610806                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         148119973                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34272                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        139825399                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       118096                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     22422984                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     47236317                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    224167886                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.623753                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.297315                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    163866813     73.10%     73.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25526499     11.39%     84.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13736059      6.13%     90.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6961960      3.11%     93.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8280657      3.69%     97.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2690151      1.20%     98.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2516774      1.12%     99.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       444909      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       144064      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    224167886                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         422331     59.57%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        146816     20.71%     80.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       139855     19.73%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    117578752     84.09%     84.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2005276      1.43%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17135      0.01%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12966242      9.27%     94.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7257994      5.19%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     139825399                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.575366                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             709002                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005071                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    504645782                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    170577442                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    136798067                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     140534401                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       272520                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2747449                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          213                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        93718                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4096070                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         810994                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       114625                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    148154245                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        75349                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14092405                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7280663                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17136                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         99898                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          213                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1069950                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1119776                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2189726                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    137810105                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12511048                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2015294                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19768882                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19450940                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7257834                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.567073                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             136798112                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            136798067                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         78967249                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        219970853                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.562908                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.358990                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101353625                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124796175                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     23358411                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34272                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2032338                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    220071816                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.567070                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.366790                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    167516423     76.12%     76.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24194618     10.99%     87.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     12548621      5.70%     92.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4030937      1.83%     94.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5541955      2.52%     97.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1857222      0.84%     98.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1074421      0.49%     98.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       949904      0.43%     98.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2357715      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    220071816                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101353625                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124796175                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18531901                       # Number of memory references committed
system.switch_cpus1.commit.loads             11344956                       # Number of loads committed
system.switch_cpus1.commit.membars              17136                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18012945                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112431858                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2573959                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2357715                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           365868687                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          300405278                       # The number of ROB writes
system.switch_cpus1.timesIdled                2924423                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               18852243                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101353625                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124796175                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101353625                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.397745                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.397745                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.417059                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.417059                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       619848457                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      191452232                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      137716935                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34272                       # number of misc regfile writes
system.l2.replacements                          45068                       # number of replacements
system.l2.tagsinuse                              4096                       # Cycle average of tags in use
system.l2.total_refs                           299139                       # Total number of references to valid blocks.
system.l2.sampled_refs                          49164                       # Sample count of references to valid blocks.
system.l2.avg_refs                           6.084513                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            25.962151                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      0.900257                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1975.220700                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      1.208222                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1298.731987                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            443.520832                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            350.455851                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.006338                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000220                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.482232                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000295                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.317073                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.108281                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.085561                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        42312                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        25347                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   67659                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            17852                       # number of Writeback hits
system.l2.Writeback_hits::total                 17852                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        42312                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        25347                       # number of demand (read+write) hits
system.l2.demand_hits::total                    67659                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        42312                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        25347                       # number of overall hits
system.l2.overall_hits::total                   67659                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        31055                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        13964                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 45046                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        31055                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        13964                       # number of demand (read+write) misses
system.l2.demand_misses::total                  45046                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        31055                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        13964                       # number of overall misses
system.l2.overall_misses::total                 45046                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1901297                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   5107794609                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2100483                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2317714684                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      7429511073                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1901297                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   5107794609                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2100483                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2317714684                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7429511073                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1901297                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   5107794609                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2100483                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2317714684                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7429511073                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        73367                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        39311                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              112705                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        17852                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             17852                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        73367                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        39311                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               112705                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        73367                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        39311                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              112705                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.423283                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.355219                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.399681                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.423283                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.355219                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.399681                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.423283                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.355219                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.399681                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 146253.615385                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 164475.756207                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 150034.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 165977.849040                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 164931.649270                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 146253.615385                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 164475.756207                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 150034.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 165977.849040                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 164931.649270                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 146253.615385                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 164475.756207                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 150034.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 165977.849040                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 164931.649270                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10318                       # number of writebacks
system.l2.writebacks::total                     10318                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        31055                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        13964                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            45046                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        31055                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        13964                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             45046                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        31055                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        13964                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            45046                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1144600                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   3298427394                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1283899                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1504199307                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   4805055200                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1144600                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   3298427394                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1283899                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1504199307                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4805055200                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1144600                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   3298427394                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1283899                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1504199307                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4805055200                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.423283                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.355219                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.399681                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.423283                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.355219                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.399681                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.423283                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.355219                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.399681                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 88046.153846                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 106212.442248                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 91707.071429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 107719.801418                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 106669.964037                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 88046.153846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 106212.442248                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 91707.071429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 107719.801418                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106669.964037                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 88046.153846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 106212.442248                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 91707.071429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 107719.801418                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 106669.964037                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               490.996653                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011625856                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2060337.792261                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996653                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          478                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.766026                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11618232                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11618232                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11618232                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11618232                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11618232                       # number of overall hits
system.cpu0.icache.overall_hits::total       11618232                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2411637                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2411637                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2411637                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2411637                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2411637                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2411637                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11618247                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11618247                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11618247                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11618247                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11618247                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11618247                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 160775.800000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 160775.800000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 160775.800000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 160775.800000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 160775.800000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 160775.800000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2009197                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2009197                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2009197                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2009197                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2009197                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2009197                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 154553.615385                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 154553.615385                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 154553.615385                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 154553.615385                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 154553.615385                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 154553.615385                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73367                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179481695                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73623                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2437.848159                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.004056                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.995944                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.902360                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.097640                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9416857                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9416857                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992658                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992658                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        20245                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        20245                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16409515                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16409515                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16409515                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16409515                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       180549                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       180549                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       180549                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        180549                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       180549                       # number of overall misses
system.cpu0.dcache.overall_misses::total       180549                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  21623481191                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  21623481191                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  21623481191                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  21623481191                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  21623481191                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  21623481191                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9597406                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9597406                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        20245                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        20245                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16590064                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16590064                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16590064                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16590064                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.018812                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018812                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010883                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010883                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010883                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010883                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 119765.167301                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 119765.167301                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 119765.167301                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 119765.167301                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 119765.167301                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 119765.167301                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8956                       # number of writebacks
system.cpu0.dcache.writebacks::total             8956                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       107182                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       107182                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       107182                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       107182                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       107182                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       107182                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73367                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73367                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73367                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73367                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73367                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73367                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   8139748153                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8139748153                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8139748153                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8139748153                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8139748153                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8139748153                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007644                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007644                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004422                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004422                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004422                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004422                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 110945.631592                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 110945.631592                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 110945.631592                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 110945.631592                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 110945.631592                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 110945.631592                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.996984                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1009568485                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2180493.488121                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.996984                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11669635                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11669635                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11669635                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11669635                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11669635                       # number of overall hits
system.cpu1.icache.overall_hits::total       11669635                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2600678                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2600678                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2600678                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2600678                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2600678                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2600678                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11669651                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11669651                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11669651                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11669651                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11669651                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11669651                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 162542.375000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 162542.375000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 162542.375000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 162542.375000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 162542.375000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 162542.375000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2216883                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2216883                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2216883                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2216883                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2216883                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2216883                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 158348.785714                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 158348.785714                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 158348.785714                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 158348.785714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 158348.785714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 158348.785714                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39311                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               167992844                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 39567                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4245.781687                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.222746                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.777254                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.907120                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.092880                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9401657                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9401657                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7154387                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7154387                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17136                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17136                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17136                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17136                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16556044                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16556044                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16556044                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16556044                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       118501                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       118501                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       118501                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        118501                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       118501                       # number of overall misses
system.cpu1.dcache.overall_misses::total       118501                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  14303818054                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  14303818054                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  14303818054                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14303818054                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  14303818054                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14303818054                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9520158                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9520158                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7154387                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7154387                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17136                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17136                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17136                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17136                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16674545                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16674545                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16674545                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16674545                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012447                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012447                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007107                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007107                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007107                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007107                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 120706.306732                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 120706.306732                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 120706.306732                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 120706.306732                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 120706.306732                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 120706.306732                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8896                       # number of writebacks
system.cpu1.dcache.writebacks::total             8896                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        79190                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        79190                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        79190                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        79190                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        79190                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        79190                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39311                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39311                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39311                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39311                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39311                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39311                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4088902715                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4088902715                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4088902715                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4088902715                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4088902715                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4088902715                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004129                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004129                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002358                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002358                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002358                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002358                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 104014.212689                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 104014.212689                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 104014.212689                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 104014.212689                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 104014.212689                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 104014.212689                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
