
---------- Begin Simulation Statistics ----------
simSeconds                                   0.250000                       # Number of seconds simulated (Second)
simTicks                                 249999999500                       # Number of ticks simulated (Tick)
finalTick                                10967944570000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   2222.72                       # Real time elapsed on the host (Second)
hostTickRate                                112474686                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   17043660                       # Number of bytes of host memory used (Byte)
simInsts                                    721115067                       # Number of instructions simulated (Count)
simOps                                      721968820                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   324429                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     324813                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 250000000000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches0.demandHits::processor.cores0.core.mmu.dtb.walker      2389144                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.dptw_caches0.demandHits::total      2389144                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.dptw_caches0.overallHits::processor.cores0.core.mmu.dtb.walker      2389144                       # number of overall hits (Count)
board.cache_hierarchy.dptw_caches0.overallHits::total      2389144                       # number of overall hits (Count)
board.cache_hierarchy.dptw_caches0.demandMisses::processor.cores0.core.mmu.dtb.walker        31658                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.dptw_caches0.demandMisses::total        31658                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.dptw_caches0.overallMisses::processor.cores0.core.mmu.dtb.walker        31658                       # number of overall misses (Count)
board.cache_hierarchy.dptw_caches0.overallMisses::total        31658                       # number of overall misses (Count)
board.cache_hierarchy.dptw_caches0.demandMissLatency::processor.cores0.core.mmu.dtb.walker    318362000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.dptw_caches0.demandMissLatency::total    318362000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.dptw_caches0.overallMissLatency::processor.cores0.core.mmu.dtb.walker    318362000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.dptw_caches0.overallMissLatency::total    318362000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.dptw_caches0.demandAccesses::processor.cores0.core.mmu.dtb.walker      2420802                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches0.demandAccesses::total      2420802                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches0.overallAccesses::processor.cores0.core.mmu.dtb.walker      2420802                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches0.overallAccesses::total      2420802                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches0.demandMissRate::processor.cores0.core.mmu.dtb.walker     0.013077                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches0.demandMissRate::total     0.013077                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches0.overallMissRate::processor.cores0.core.mmu.dtb.walker     0.013077                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches0.overallMissRate::total     0.013077                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches0.demandAvgMissLatency::processor.cores0.core.mmu.dtb.walker 10056.289090                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.dptw_caches0.demandAvgMissLatency::total 10056.289090                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.dptw_caches0.overallAvgMissLatency::processor.cores0.core.mmu.dtb.walker 10056.289090                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches0.overallAvgMissLatency::total 10056.289090                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches0.writebacks::writebacks         3589                       # number of writebacks (Count)
board.cache_hierarchy.dptw_caches0.writebacks::total         3589                       # number of writebacks (Count)
board.cache_hierarchy.dptw_caches0.demandMshrMisses::processor.cores0.core.mmu.dtb.walker        31658                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.dptw_caches0.demandMshrMisses::total        31658                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.dptw_caches0.overallMshrMisses::processor.cores0.core.mmu.dtb.walker        31658                       # number of overall MSHR misses (Count)
board.cache_hierarchy.dptw_caches0.overallMshrMisses::total        31658                       # number of overall MSHR misses (Count)
board.cache_hierarchy.dptw_caches0.demandMshrMissLatency::processor.cores0.core.mmu.dtb.walker    302533000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches0.demandMshrMissLatency::total    302533000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches0.overallMshrMissLatency::processor.cores0.core.mmu.dtb.walker    302533000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches0.overallMshrMissLatency::total    302533000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches0.demandMshrMissRate::processor.cores0.core.mmu.dtb.walker     0.013077                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches0.demandMshrMissRate::total     0.013077                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches0.overallMshrMissRate::processor.cores0.core.mmu.dtb.walker     0.013077                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches0.overallMshrMissRate::total     0.013077                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches0.demandAvgMshrMissLatency::processor.cores0.core.mmu.dtb.walker  9556.289090                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches0.demandAvgMshrMissLatency::total  9556.289090                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches0.overallAvgMshrMissLatency::processor.cores0.core.mmu.dtb.walker  9556.289090                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches0.overallAvgMshrMissLatency::total  9556.289090                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches0.replacements        31122                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches0.ReadReq.hits::processor.cores0.core.mmu.dtb.walker      2389144                       # number of ReadReq hits (Count)
board.cache_hierarchy.dptw_caches0.ReadReq.hits::total      2389144                       # number of ReadReq hits (Count)
board.cache_hierarchy.dptw_caches0.ReadReq.misses::processor.cores0.core.mmu.dtb.walker        31658                       # number of ReadReq misses (Count)
board.cache_hierarchy.dptw_caches0.ReadReq.misses::total        31658                       # number of ReadReq misses (Count)
board.cache_hierarchy.dptw_caches0.ReadReq.missLatency::processor.cores0.core.mmu.dtb.walker    318362000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.dptw_caches0.ReadReq.missLatency::total    318362000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.dptw_caches0.ReadReq.accesses::processor.cores0.core.mmu.dtb.walker      2420802                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.dptw_caches0.ReadReq.accesses::total      2420802                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.dptw_caches0.ReadReq.missRate::processor.cores0.core.mmu.dtb.walker     0.013077                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches0.ReadReq.missRate::total     0.013077                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches0.ReadReq.avgMissLatency::processor.cores0.core.mmu.dtb.walker 10056.289090                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches0.ReadReq.avgMissLatency::total 10056.289090                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches0.ReadReq.mshrMisses::processor.cores0.core.mmu.dtb.walker        31658                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.dptw_caches0.ReadReq.mshrMisses::total        31658                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.dptw_caches0.ReadReq.mshrMissLatency::processor.cores0.core.mmu.dtb.walker    302533000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches0.ReadReq.mshrMissLatency::total    302533000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches0.ReadReq.mshrMissRate::processor.cores0.core.mmu.dtb.walker     0.013077                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches0.ReadReq.mshrMissRate::total     0.013077                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches0.ReadReq.avgMshrMissLatency::processor.cores0.core.mmu.dtb.walker  9556.289090                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches0.ReadReq.avgMshrMissLatency::total  9556.289090                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches0.power_state.pwrStateResidencyTicks::UNDEFINED 250000000000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches0.tags.tagsInUse   123.527009                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches0.tags.totalRefs      1556781                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches0.tags.sampledRefs        31531                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches0.tags.avgRefs    49.373030                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches0.tags.warmupTick 10717988860500                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches0.tags.occupancies::processor.cores0.core.mmu.dtb.walker   123.527009                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.dptw_caches0.tags.avgOccs::processor.cores0.core.mmu.dtb.walker     0.965055                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.dptw_caches0.tags.avgOccs::total     0.965055                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.dptw_caches0.tags.occupanciesTaskId::1024          127                       # Occupied blocks per task id (Count)
board.cache_hierarchy.dptw_caches0.tags.ageTaskId_1024::4          127                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.dptw_caches0.tags.ratioOccsTaskId::1024     0.992188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.dptw_caches0.tags.tagAccesses      9714866                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches0.tags.dataAccesses      9714866                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED 250000000000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches1.demandHits::processor.cores1.core.mmu.dtb.walker       119992                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.dptw_caches1.demandHits::total       119992                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.dptw_caches1.overallHits::processor.cores1.core.mmu.dtb.walker       119992                       # number of overall hits (Count)
board.cache_hierarchy.dptw_caches1.overallHits::total       119992                       # number of overall hits (Count)
board.cache_hierarchy.dptw_caches1.demandMisses::processor.cores1.core.mmu.dtb.walker         2717                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.dptw_caches1.demandMisses::total         2717                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.dptw_caches1.overallMisses::processor.cores1.core.mmu.dtb.walker         2717                       # number of overall misses (Count)
board.cache_hierarchy.dptw_caches1.overallMisses::total         2717                       # number of overall misses (Count)
board.cache_hierarchy.dptw_caches1.demandMissLatency::processor.cores1.core.mmu.dtb.walker    131743000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.dptw_caches1.demandMissLatency::total    131743000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.dptw_caches1.overallMissLatency::processor.cores1.core.mmu.dtb.walker    131743000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.dptw_caches1.overallMissLatency::total    131743000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.dptw_caches1.demandAccesses::processor.cores1.core.mmu.dtb.walker       122709                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches1.demandAccesses::total       122709                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches1.overallAccesses::processor.cores1.core.mmu.dtb.walker       122709                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches1.overallAccesses::total       122709                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches1.demandMissRate::processor.cores1.core.mmu.dtb.walker     0.022142                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches1.demandMissRate::total     0.022142                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches1.overallMissRate::processor.cores1.core.mmu.dtb.walker     0.022142                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches1.overallMissRate::total     0.022142                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches1.demandAvgMissLatency::processor.cores1.core.mmu.dtb.walker 48488.406331                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.dptw_caches1.demandAvgMissLatency::total 48488.406331                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.dptw_caches1.overallAvgMissLatency::processor.cores1.core.mmu.dtb.walker 48488.406331                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches1.overallAvgMissLatency::total 48488.406331                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches1.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches1.writebacks::writebacks           33                       # number of writebacks (Count)
board.cache_hierarchy.dptw_caches1.writebacks::total           33                       # number of writebacks (Count)
board.cache_hierarchy.dptw_caches1.demandMshrMisses::processor.cores1.core.mmu.dtb.walker         2717                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.dptw_caches1.demandMshrMisses::total         2717                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.dptw_caches1.overallMshrMisses::processor.cores1.core.mmu.dtb.walker         2717                       # number of overall MSHR misses (Count)
board.cache_hierarchy.dptw_caches1.overallMshrMisses::total         2717                       # number of overall MSHR misses (Count)
board.cache_hierarchy.dptw_caches1.demandMshrMissLatency::processor.cores1.core.mmu.dtb.walker    130384500                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches1.demandMshrMissLatency::total    130384500                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches1.overallMshrMissLatency::processor.cores1.core.mmu.dtb.walker    130384500                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches1.overallMshrMissLatency::total    130384500                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches1.demandMshrMissRate::processor.cores1.core.mmu.dtb.walker     0.022142                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches1.demandMshrMissRate::total     0.022142                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches1.overallMshrMissRate::processor.cores1.core.mmu.dtb.walker     0.022142                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches1.overallMshrMissRate::total     0.022142                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches1.demandAvgMshrMissLatency::processor.cores1.core.mmu.dtb.walker 47988.406331                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches1.demandAvgMshrMissLatency::total 47988.406331                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches1.overallAvgMshrMissLatency::processor.cores1.core.mmu.dtb.walker 47988.406331                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches1.overallAvgMshrMissLatency::total 47988.406331                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches1.replacements         2527                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches1.ReadReq.hits::processor.cores1.core.mmu.dtb.walker       119992                       # number of ReadReq hits (Count)
board.cache_hierarchy.dptw_caches1.ReadReq.hits::total       119992                       # number of ReadReq hits (Count)
board.cache_hierarchy.dptw_caches1.ReadReq.misses::processor.cores1.core.mmu.dtb.walker         2717                       # number of ReadReq misses (Count)
board.cache_hierarchy.dptw_caches1.ReadReq.misses::total         2717                       # number of ReadReq misses (Count)
board.cache_hierarchy.dptw_caches1.ReadReq.missLatency::processor.cores1.core.mmu.dtb.walker    131743000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.dptw_caches1.ReadReq.missLatency::total    131743000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.dptw_caches1.ReadReq.accesses::processor.cores1.core.mmu.dtb.walker       122709                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.dptw_caches1.ReadReq.accesses::total       122709                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.dptw_caches1.ReadReq.missRate::processor.cores1.core.mmu.dtb.walker     0.022142                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches1.ReadReq.missRate::total     0.022142                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches1.ReadReq.avgMissLatency::processor.cores1.core.mmu.dtb.walker 48488.406331                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches1.ReadReq.avgMissLatency::total 48488.406331                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches1.ReadReq.mshrMisses::processor.cores1.core.mmu.dtb.walker         2717                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.dptw_caches1.ReadReq.mshrMisses::total         2717                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.dptw_caches1.ReadReq.mshrMissLatency::processor.cores1.core.mmu.dtb.walker    130384500                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches1.ReadReq.mshrMissLatency::total    130384500                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches1.ReadReq.mshrMissRate::processor.cores1.core.mmu.dtb.walker     0.022142                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches1.ReadReq.mshrMissRate::total     0.022142                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches1.ReadReq.avgMshrMissLatency::processor.cores1.core.mmu.dtb.walker 47988.406331                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches1.ReadReq.avgMshrMissLatency::total 47988.406331                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches1.power_state.pwrStateResidencyTicks::UNDEFINED 250000000000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches1.tags.tagsInUse   127.795877                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches1.tags.totalRefs       101927                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches1.tags.sampledRefs         2589                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches1.tags.avgRefs    39.369255                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches1.tags.warmupTick 10717952179000                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches1.tags.occupancies::processor.cores1.core.mmu.dtb.walker   127.795877                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.dptw_caches1.tags.avgOccs::processor.cores1.core.mmu.dtb.walker     0.998405                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.dptw_caches1.tags.avgOccs::total     0.998405                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.dptw_caches1.tags.occupanciesTaskId::1024          128                       # Occupied blocks per task id (Count)
board.cache_hierarchy.dptw_caches1.tags.ageTaskId_1024::4          128                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.dptw_caches1.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.dptw_caches1.tags.tagAccesses       493553                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches1.tags.dataAccesses       493553                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED 250000000000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iocache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iocache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iocache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iocache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iocache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 250000000000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iocache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iocache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iocache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iocache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iocache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iocache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iocache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 250000000000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches0.demandHits::processor.cores0.core.mmu.itb.walker       217608                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.iptw_caches0.demandHits::total       217608                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.iptw_caches0.overallHits::processor.cores0.core.mmu.itb.walker       217608                       # number of overall hits (Count)
board.cache_hierarchy.iptw_caches0.overallHits::total       217608                       # number of overall hits (Count)
board.cache_hierarchy.iptw_caches0.demandMisses::processor.cores0.core.mmu.itb.walker          638                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.iptw_caches0.demandMisses::total          638                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.iptw_caches0.overallMisses::processor.cores0.core.mmu.itb.walker          638                       # number of overall misses (Count)
board.cache_hierarchy.iptw_caches0.overallMisses::total          638                       # number of overall misses (Count)
board.cache_hierarchy.iptw_caches0.demandMissLatency::processor.cores0.core.mmu.itb.walker     12298500                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.iptw_caches0.demandMissLatency::total     12298500                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.iptw_caches0.overallMissLatency::processor.cores0.core.mmu.itb.walker     12298500                       # number of overall miss ticks (Tick)
board.cache_hierarchy.iptw_caches0.overallMissLatency::total     12298500                       # number of overall miss ticks (Tick)
board.cache_hierarchy.iptw_caches0.demandAccesses::processor.cores0.core.mmu.itb.walker       218246                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches0.demandAccesses::total       218246                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches0.overallAccesses::processor.cores0.core.mmu.itb.walker       218246                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches0.overallAccesses::total       218246                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches0.demandMissRate::processor.cores0.core.mmu.itb.walker     0.002923                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.iptw_caches0.demandMissRate::total     0.002923                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.iptw_caches0.overallMissRate::processor.cores0.core.mmu.itb.walker     0.002923                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.iptw_caches0.overallMissRate::total     0.002923                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.iptw_caches0.demandAvgMissLatency::processor.cores0.core.mmu.itb.walker 19276.645768                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.iptw_caches0.demandAvgMissLatency::total 19276.645768                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.iptw_caches0.overallAvgMissLatency::processor.cores0.core.mmu.itb.walker 19276.645768                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches0.overallAvgMissLatency::total 19276.645768                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches0.writebacks::writebacks            7                       # number of writebacks (Count)
board.cache_hierarchy.iptw_caches0.writebacks::total            7                       # number of writebacks (Count)
board.cache_hierarchy.iptw_caches0.demandMshrMisses::processor.cores0.core.mmu.itb.walker          638                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.iptw_caches0.demandMshrMisses::total          638                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.iptw_caches0.overallMshrMisses::processor.cores0.core.mmu.itb.walker          638                       # number of overall MSHR misses (Count)
board.cache_hierarchy.iptw_caches0.overallMshrMisses::total          638                       # number of overall MSHR misses (Count)
board.cache_hierarchy.iptw_caches0.demandMshrMissLatency::processor.cores0.core.mmu.itb.walker     11979500                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.iptw_caches0.demandMshrMissLatency::total     11979500                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.iptw_caches0.overallMshrMissLatency::processor.cores0.core.mmu.itb.walker     11979500                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.iptw_caches0.overallMshrMissLatency::total     11979500                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.iptw_caches0.demandMshrMissRate::processor.cores0.core.mmu.itb.walker     0.002923                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.iptw_caches0.demandMshrMissRate::total     0.002923                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.iptw_caches0.overallMshrMissRate::processor.cores0.core.mmu.itb.walker     0.002923                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.iptw_caches0.overallMshrMissRate::total     0.002923                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.iptw_caches0.demandAvgMshrMissLatency::processor.cores0.core.mmu.itb.walker 18776.645768                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches0.demandAvgMshrMissLatency::total 18776.645768                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches0.overallAvgMshrMissLatency::processor.cores0.core.mmu.itb.walker 18776.645768                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches0.overallAvgMshrMissLatency::total 18776.645768                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches0.replacements          475                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches0.ReadReq.hits::processor.cores0.core.mmu.itb.walker       217608                       # number of ReadReq hits (Count)
board.cache_hierarchy.iptw_caches0.ReadReq.hits::total       217608                       # number of ReadReq hits (Count)
board.cache_hierarchy.iptw_caches0.ReadReq.misses::processor.cores0.core.mmu.itb.walker          638                       # number of ReadReq misses (Count)
board.cache_hierarchy.iptw_caches0.ReadReq.misses::total          638                       # number of ReadReq misses (Count)
board.cache_hierarchy.iptw_caches0.ReadReq.missLatency::processor.cores0.core.mmu.itb.walker     12298500                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.iptw_caches0.ReadReq.missLatency::total     12298500                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.iptw_caches0.ReadReq.accesses::processor.cores0.core.mmu.itb.walker       218246                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.iptw_caches0.ReadReq.accesses::total       218246                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.iptw_caches0.ReadReq.missRate::processor.cores0.core.mmu.itb.walker     0.002923                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.iptw_caches0.ReadReq.missRate::total     0.002923                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.iptw_caches0.ReadReq.avgMissLatency::processor.cores0.core.mmu.itb.walker 19276.645768                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches0.ReadReq.avgMissLatency::total 19276.645768                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches0.ReadReq.mshrMisses::processor.cores0.core.mmu.itb.walker          638                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.iptw_caches0.ReadReq.mshrMisses::total          638                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.iptw_caches0.ReadReq.mshrMissLatency::processor.cores0.core.mmu.itb.walker     11979500                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.iptw_caches0.ReadReq.mshrMissLatency::total     11979500                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.iptw_caches0.ReadReq.mshrMissRate::processor.cores0.core.mmu.itb.walker     0.002923                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.iptw_caches0.ReadReq.mshrMissRate::total     0.002923                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.iptw_caches0.ReadReq.avgMshrMissLatency::processor.cores0.core.mmu.itb.walker 18776.645768                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches0.ReadReq.avgMshrMissLatency::total 18776.645768                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches0.power_state.pwrStateResidencyTicks::UNDEFINED 250000000000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches0.tags.tagsInUse   120.576260                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches0.tags.totalRefs       136142                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches0.tags.sampledRefs          511                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches0.tags.avgRefs   266.422701                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches0.tags.warmupTick 10718042030500                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches0.tags.occupancies::processor.cores0.core.mmu.itb.walker   120.576260                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.iptw_caches0.tags.avgOccs::processor.cores0.core.mmu.itb.walker     0.942002                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.iptw_caches0.tags.avgOccs::total     0.942002                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.iptw_caches0.tags.occupanciesTaskId::1024          127                       # Occupied blocks per task id (Count)
board.cache_hierarchy.iptw_caches0.tags.ageTaskId_1024::4          127                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.iptw_caches0.tags.ratioOccsTaskId::1024     0.992188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.iptw_caches0.tags.tagAccesses       873622                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches0.tags.dataAccesses       873622                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED 250000000000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches1.demandHits::processor.cores1.core.mmu.itb.walker        14240                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.iptw_caches1.demandHits::total        14240                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.iptw_caches1.overallHits::processor.cores1.core.mmu.itb.walker        14240                       # number of overall hits (Count)
board.cache_hierarchy.iptw_caches1.overallHits::total        14240                       # number of overall hits (Count)
board.cache_hierarchy.iptw_caches1.demandMisses::processor.cores1.core.mmu.itb.walker          112                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.iptw_caches1.demandMisses::total          112                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.iptw_caches1.overallMisses::processor.cores1.core.mmu.itb.walker          112                       # number of overall misses (Count)
board.cache_hierarchy.iptw_caches1.overallMisses::total          112                       # number of overall misses (Count)
board.cache_hierarchy.iptw_caches1.demandMissLatency::processor.cores1.core.mmu.itb.walker     24876500                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.iptw_caches1.demandMissLatency::total     24876500                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.iptw_caches1.overallMissLatency::processor.cores1.core.mmu.itb.walker     24876500                       # number of overall miss ticks (Tick)
board.cache_hierarchy.iptw_caches1.overallMissLatency::total     24876500                       # number of overall miss ticks (Tick)
board.cache_hierarchy.iptw_caches1.demandAccesses::processor.cores1.core.mmu.itb.walker        14352                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches1.demandAccesses::total        14352                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches1.overallAccesses::processor.cores1.core.mmu.itb.walker        14352                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches1.overallAccesses::total        14352                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches1.demandMissRate::processor.cores1.core.mmu.itb.walker     0.007804                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.iptw_caches1.demandMissRate::total     0.007804                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.iptw_caches1.overallMissRate::processor.cores1.core.mmu.itb.walker     0.007804                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.iptw_caches1.overallMissRate::total     0.007804                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.iptw_caches1.demandAvgMissLatency::processor.cores1.core.mmu.itb.walker 222111.607143                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.iptw_caches1.demandAvgMissLatency::total 222111.607143                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.iptw_caches1.overallAvgMissLatency::processor.cores1.core.mmu.itb.walker 222111.607143                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches1.overallAvgMissLatency::total 222111.607143                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches1.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches1.demandMshrMisses::processor.cores1.core.mmu.itb.walker          112                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.iptw_caches1.demandMshrMisses::total          112                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.iptw_caches1.overallMshrMisses::processor.cores1.core.mmu.itb.walker          112                       # number of overall MSHR misses (Count)
board.cache_hierarchy.iptw_caches1.overallMshrMisses::total          112                       # number of overall MSHR misses (Count)
board.cache_hierarchy.iptw_caches1.demandMshrMissLatency::processor.cores1.core.mmu.itb.walker     24820500                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.iptw_caches1.demandMshrMissLatency::total     24820500                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.iptw_caches1.overallMshrMissLatency::processor.cores1.core.mmu.itb.walker     24820500                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.iptw_caches1.overallMshrMissLatency::total     24820500                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.iptw_caches1.demandMshrMissRate::processor.cores1.core.mmu.itb.walker     0.007804                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.iptw_caches1.demandMshrMissRate::total     0.007804                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.iptw_caches1.overallMshrMissRate::processor.cores1.core.mmu.itb.walker     0.007804                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.iptw_caches1.overallMshrMissRate::total     0.007804                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.iptw_caches1.demandAvgMshrMissLatency::processor.cores1.core.mmu.itb.walker 221611.607143                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches1.demandAvgMshrMissLatency::total 221611.607143                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches1.overallAvgMshrMissLatency::processor.cores1.core.mmu.itb.walker 221611.607143                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches1.overallAvgMshrMissLatency::total 221611.607143                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches1.replacements           18                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches1.ReadReq.hits::processor.cores1.core.mmu.itb.walker        14240                       # number of ReadReq hits (Count)
board.cache_hierarchy.iptw_caches1.ReadReq.hits::total        14240                       # number of ReadReq hits (Count)
board.cache_hierarchy.iptw_caches1.ReadReq.misses::processor.cores1.core.mmu.itb.walker          112                       # number of ReadReq misses (Count)
board.cache_hierarchy.iptw_caches1.ReadReq.misses::total          112                       # number of ReadReq misses (Count)
board.cache_hierarchy.iptw_caches1.ReadReq.missLatency::processor.cores1.core.mmu.itb.walker     24876500                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.iptw_caches1.ReadReq.missLatency::total     24876500                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.iptw_caches1.ReadReq.accesses::processor.cores1.core.mmu.itb.walker        14352                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.iptw_caches1.ReadReq.accesses::total        14352                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.iptw_caches1.ReadReq.missRate::processor.cores1.core.mmu.itb.walker     0.007804                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.iptw_caches1.ReadReq.missRate::total     0.007804                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.iptw_caches1.ReadReq.avgMissLatency::processor.cores1.core.mmu.itb.walker 222111.607143                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches1.ReadReq.avgMissLatency::total 222111.607143                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches1.ReadReq.mshrMisses::processor.cores1.core.mmu.itb.walker          112                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.iptw_caches1.ReadReq.mshrMisses::total          112                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.iptw_caches1.ReadReq.mshrMissLatency::processor.cores1.core.mmu.itb.walker     24820500                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.iptw_caches1.ReadReq.mshrMissLatency::total     24820500                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.iptw_caches1.ReadReq.mshrMissRate::processor.cores1.core.mmu.itb.walker     0.007804                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.iptw_caches1.ReadReq.mshrMissRate::total     0.007804                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.iptw_caches1.ReadReq.avgMshrMissLatency::processor.cores1.core.mmu.itb.walker 221611.607143                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches1.ReadReq.avgMshrMissLatency::total 221611.607143                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.iptw_caches1.power_state.pwrStateResidencyTicks::UNDEFINED 250000000000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches1.tags.tagsInUse    90.668606                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches1.tags.totalRefs         8959                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches1.tags.sampledRefs           21                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches1.tags.avgRefs   426.619048                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches1.tags.warmupTick 10717949668500                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches1.tags.occupancies::processor.cores1.core.mmu.itb.walker    90.668606                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.iptw_caches1.tags.avgOccs::processor.cores1.core.mmu.itb.walker     0.708348                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.iptw_caches1.tags.avgOccs::total     0.708348                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.iptw_caches1.tags.occupanciesTaskId::1024           91                       # Occupied blocks per task id (Count)
board.cache_hierarchy.iptw_caches1.tags.ageTaskId_1024::4           91                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.iptw_caches1.tags.ratioOccsTaskId::1024     0.710938                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.iptw_caches1.tags.tagAccesses        57520                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches1.tags.dataAccesses        57520                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED 250000000000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches0.demandHits::processor.cores0.core.data    101666777                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches0.demandHits::total    101666777                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches0.overallHits::processor.cores0.core.data    101666777                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches0.overallHits::total    101666777                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches0.demandMisses::processor.cores0.core.data      2594007                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches0.demandMisses::total      2594007                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches0.overallMisses::processor.cores0.core.data      2594007                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches0.overallMisses::total      2594007                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches0.demandMissLatency::processor.cores0.core.data 115678739461                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.demandMissLatency::total 115678739461                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.overallMissLatency::processor.cores0.core.data 115678739461                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.overallMissLatency::total 115678739461                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.demandAccesses::processor.cores0.core.data    104260784                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches0.demandAccesses::total    104260784                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches0.overallAccesses::processor.cores0.core.data    104260784                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches0.overallAccesses::total    104260784                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches0.demandMissRate::processor.cores0.core.data     0.024880                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches0.demandMissRate::total     0.024880                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMissRate::processor.cores0.core.data     0.024880                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMissRate::total     0.024880                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.demandAvgMissLatency::processor.cores0.core.data 44594.613454                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches0.demandAvgMissLatency::total 44594.613454                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches0.overallAvgMissLatency::processor.cores0.core.data 44594.613454                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.overallAvgMissLatency::total 44594.613454                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.blockedCycles::no_mshrs        21375                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches0.blockedCycles::no_targets        17676                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches0.blockedCauses::no_mshrs          327                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches0.blockedCauses::no_targets         2855                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches0.avgBlocked::no_mshrs    65.366972                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches0.avgBlocked::no_targets     6.191243                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches0.writebacks::writebacks       489661                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches0.writebacks::total       489661                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches0.demandMshrHits::processor.cores0.core.data      1550510                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.demandMshrHits::total      1550510                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.overallMshrHits::processor.cores0.core.data      1550510                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.overallMshrHits::total      1550510                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.demandMshrMisses::processor.cores0.core.data      1043497                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.demandMshrMisses::total      1043497                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.overallMshrMisses::cache_hierarchy.l1dcaches0.prefetcher       221913                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.overallMshrMisses::processor.cores0.core.data      1043497                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.overallMshrMisses::total      1265410                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.overallMshrUncacheable::processor.cores0.core.data       843286                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l1dcaches0.overallMshrUncacheable::total       843286                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l1dcaches0.demandMshrMissLatency::processor.cores0.core.data  20116039500                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.demandMshrMissLatency::total  20116039500                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.overallMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher  37510960318                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.overallMshrMissLatency::processor.cores0.core.data  20116039500                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.overallMshrMissLatency::total  57626999818                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.overallMshrUncacheableLatency::processor.cores0.core.data  94866637500                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l1dcaches0.overallMshrUncacheableLatency::total  94866637500                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l1dcaches0.demandMshrMissRate::processor.cores0.core.data     0.010009                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches0.demandMshrMissRate::total     0.010009                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMshrMissRate::cache_hierarchy.l1dcaches0.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMshrMissRate::processor.cores0.core.data     0.010009                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMshrMissRate::total     0.012137                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.demandAvgMshrMissLatency::processor.cores0.core.data 19277.524995                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.demandAvgMshrMissLatency::total 19277.524995                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 169034.532984                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.overallAvgMshrMissLatency::processor.cores0.core.data 19277.524995                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.overallAvgMshrMissLatency::total 45540.180509                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.overallAvgMshrUncacheableLatency::processor.cores0.core.data 112496.398019                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.overallAvgMshrUncacheableLatency::total 112496.398019                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.replacements      1265507                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches0.prefetcher       221913                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMisses::total       221913                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher  37510960318                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMissLatency::total  37510960318                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches0.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 169034.532984                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.HardPFReq.avgMshrMissLatency::total 169034.532984                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.LoadLockedReq.hits::processor.cores0.core.data         2078                       # number of LoadLockedReq hits (Count)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.hits::total         2078                       # number of LoadLockedReq hits (Count)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.misses::processor.cores0.core.data         1038                       # number of LoadLockedReq misses (Count)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.misses::total         1038                       # number of LoadLockedReq misses (Count)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.missLatency::processor.cores0.core.data     74083000                       # number of LoadLockedReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.missLatency::total     74083000                       # number of LoadLockedReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.accesses::processor.cores0.core.data         3116                       # number of LoadLockedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.accesses::total         3116                       # number of LoadLockedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.missRate::processor.cores0.core.data     0.333119                       # miss rate for LoadLockedReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.missRate::total     0.333119                       # miss rate for LoadLockedReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.avgMissLatency::processor.cores0.core.data 71370.905588                       # average LoadLockedReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.LoadLockedReq.avgMissLatency::total 71370.905588                       # average LoadLockedReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.LoadLockedReq.mshrHits::processor.cores0.core.data          385                       # number of LoadLockedReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.mshrHits::total          385                       # number of LoadLockedReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.mshrMisses::processor.cores0.core.data          653                       # number of LoadLockedReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.mshrMisses::total          653                       # number of LoadLockedReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.mshrMissLatency::processor.cores0.core.data     58706000                       # number of LoadLockedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.mshrMissLatency::total     58706000                       # number of LoadLockedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.mshrMissRate::processor.cores0.core.data     0.209564                       # mshr miss rate for LoadLockedReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.mshrMissRate::total     0.209564                       # mshr miss rate for LoadLockedReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.avgMshrMissLatency::processor.cores0.core.data 89901.990812                       # average LoadLockedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.LoadLockedReq.avgMshrMissLatency::total 89901.990812                       # average LoadLockedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.ReadReq.hits::processor.cores0.core.data     71444065                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.hits::total     71444065                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.misses::processor.cores0.core.data      2073094                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.misses::total      2073094                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.missLatency::processor.cores0.core.data  71565889500                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.ReadReq.missLatency::total  71565889500                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.ReadReq.accesses::processor.cores0.core.data     73517159                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.accesses::total     73517159                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.missRate::processor.cores0.core.data     0.028199                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.ReadReq.missRate::total     0.028199                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.ReadReq.avgMissLatency::processor.cores0.core.data 34521.294982                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.ReadReq.avgMissLatency::total 34521.294982                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.ReadReq.mshrHits::processor.cores0.core.data      1133112                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrHits::total      1133112                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMisses::processor.cores0.core.data       939982                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMisses::total       939982                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrUncacheable::processor.cores0.core.data       843260                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrUncacheable::total       843260                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMissLatency::processor.cores0.core.data  15890504000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMissLatency::total  15890504000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrUncacheableLatency::processor.cores0.core.data  94866637500                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrUncacheableLatency::total  94866637500                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMissRate::processor.cores0.core.data     0.012786                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMissRate::total     0.012786                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.ReadReq.avgMshrMissLatency::processor.cores0.core.data 16905.115204                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.ReadReq.avgMshrMissLatency::total 16905.115204                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.ReadReq.avgMshrUncacheableLatency::processor.cores0.core.data 112499.866589                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.ReadReq.avgMshrUncacheableLatency::total 112499.866589                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.StoreCondReq.hits::processor.cores0.core.data         2994                       # number of StoreCondReq hits (Count)
board.cache_hierarchy.l1dcaches0.StoreCondReq.hits::total         2994                       # number of StoreCondReq hits (Count)
board.cache_hierarchy.l1dcaches0.StoreCondReq.accesses::processor.cores0.core.data         2994                       # number of StoreCondReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.StoreCondReq.accesses::total         2994                       # number of StoreCondReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.SwapReq.hits::processor.cores0.core.data        10042                       # number of SwapReq hits (Count)
board.cache_hierarchy.l1dcaches0.SwapReq.hits::total        10042                       # number of SwapReq hits (Count)
board.cache_hierarchy.l1dcaches0.SwapReq.misses::processor.cores0.core.data          638                       # number of SwapReq misses (Count)
board.cache_hierarchy.l1dcaches0.SwapReq.misses::total          638                       # number of SwapReq misses (Count)
board.cache_hierarchy.l1dcaches0.SwapReq.missLatency::processor.cores0.core.data     10728000                       # number of SwapReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.SwapReq.missLatency::total     10728000                       # number of SwapReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.SwapReq.accesses::processor.cores0.core.data        10680                       # number of SwapReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.SwapReq.accesses::total        10680                       # number of SwapReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.SwapReq.missRate::processor.cores0.core.data     0.059738                       # miss rate for SwapReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.SwapReq.missRate::total     0.059738                       # miss rate for SwapReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.SwapReq.avgMissLatency::processor.cores0.core.data 16815.047022                       # average SwapReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.SwapReq.avgMissLatency::total 16815.047022                       # average SwapReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.SwapReq.mshrMisses::processor.cores0.core.data          638                       # number of SwapReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.SwapReq.mshrMisses::total          638                       # number of SwapReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.SwapReq.mshrUncacheable::processor.cores0.core.data       843256                       # number of SwapReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches0.SwapReq.mshrUncacheable::total       843256                       # number of SwapReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches0.SwapReq.mshrMissLatency::processor.cores0.core.data     10409000                       # number of SwapReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.SwapReq.mshrMissLatency::total     10409000                       # number of SwapReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.SwapReq.mshrMissRate::processor.cores0.core.data     0.059738                       # mshr miss rate for SwapReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.SwapReq.mshrMissRate::total     0.059738                       # mshr miss rate for SwapReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.SwapReq.avgMshrMissLatency::processor.cores0.core.data 16315.047022                       # average SwapReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.SwapReq.avgMshrMissLatency::total 16315.047022                       # average SwapReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.WriteReq.hits::processor.cores0.core.data     30222712                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.hits::total     30222712                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.misses::processor.cores0.core.data       520913                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.misses::total       520913                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.missLatency::processor.cores0.core.data  44112849961                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.WriteReq.missLatency::total  44112849961                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.WriteReq.accesses::processor.cores0.core.data     30743625                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.accesses::total     30743625                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.missRate::processor.cores0.core.data     0.016944                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.WriteReq.missRate::total     0.016944                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.WriteReq.avgMissLatency::processor.cores0.core.data 84683.718704                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.WriteReq.avgMissLatency::total 84683.718704                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.WriteReq.mshrHits::processor.cores0.core.data       417398                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrHits::total       417398                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMisses::processor.cores0.core.data       103515                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMisses::total       103515                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrUncacheable::processor.cores0.core.data           26                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrUncacheable::total           26                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMissLatency::processor.cores0.core.data   4225535500                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMissLatency::total   4225535500                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMissRate::processor.cores0.core.data     0.003367                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMissRate::total     0.003367                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.WriteReq.avgMshrMissLatency::processor.cores0.core.data 40820.513935                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.WriteReq.avgMshrMissLatency::total 40820.513935                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.power_state.pwrStateResidencyTicks::UNDEFINED 250000000000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches0.prefetcher.demandMshrMisses      1043497                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfIssued      1237730                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfUnused       139481                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfUseful        53540                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.accuracy     0.043257                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.coverage     0.048804                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfHitInCache       548499                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfHitInMSHR       467296                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfHitInWB           22                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfLate      1015817                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfIdentified      1998564                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfBufferHit       598469                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfRemovedDemand         6461                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfRemovedFull           19                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfSpanPage       463156                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 250000000000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches0.tags.tagsInUse   511.751336                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches0.tags.totalRefs    101244827                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches0.tags.sampledRefs      1265654                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches0.tags.avgRefs    79.994080                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches0.tags.warmupTick 10717944986000                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches0.tags.occupancies::cache_hierarchy.l1dcaches0.prefetcher    99.005800                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches0.tags.occupancies::processor.cores0.core.data   412.745537                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches0.tags.avgOccs::cache_hierarchy.l1dcaches0.prefetcher     0.193371                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches0.tags.avgOccs::processor.cores0.core.data     0.806144                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches0.tags.avgOccs::total     0.999514                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches0.tags.occupanciesTaskId::1022           86                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches0.tags.occupanciesTaskId::1024          426                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches0.tags.ageTaskId_1022::4           86                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches0.tags.ageTaskId_1024::4          426                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches0.tags.ratioOccsTaskId::1022     0.167969                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches0.tags.ratioOccsTaskId::1024     0.832031                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches0.tags.tagAccesses    209821314                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches0.tags.dataAccesses    209821314                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED 250000000000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches1.demandHits::processor.cores1.core.data    139237894                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches1.demandHits::total    139237894                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches1.overallHits::processor.cores1.core.data    139237894                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches1.overallHits::total    139237894                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches1.demandMisses::processor.cores1.core.data      1574940                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches1.demandMisses::total      1574940                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches1.overallMisses::processor.cores1.core.data      1574940                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches1.overallMisses::total      1574940                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches1.demandMissLatency::processor.cores1.core.data  57555507850                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.demandMissLatency::total  57555507850                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.overallMissLatency::processor.cores1.core.data  57555507850                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.overallMissLatency::total  57555507850                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.demandAccesses::processor.cores1.core.data    140812834                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches1.demandAccesses::total    140812834                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches1.overallAccesses::processor.cores1.core.data    140812834                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches1.overallAccesses::total    140812834                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches1.demandMissRate::processor.cores1.core.data     0.011185                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches1.demandMissRate::total     0.011185                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches1.overallMissRate::processor.cores1.core.data     0.011185                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches1.overallMissRate::total     0.011185                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches1.demandAvgMissLatency::processor.cores1.core.data 36544.571761                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches1.demandAvgMissLatency::total 36544.571761                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches1.overallAvgMissLatency::processor.cores1.core.data 36544.571761                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.overallAvgMissLatency::total 36544.571761                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.blockedCycles::no_mshrs        25777                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches1.blockedCycles::no_targets        27515                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches1.blockedCauses::no_mshrs          991                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches1.blockedCauses::no_targets         5806                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches1.avgBlocked::no_mshrs    26.011100                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches1.avgBlocked::no_targets     4.739063                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches1.writebacks::writebacks       188390                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches1.writebacks::total       188390                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches1.demandMshrHits::processor.cores1.core.data      1152510                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.demandMshrHits::total      1152510                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.overallMshrHits::processor.cores1.core.data      1152510                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.overallMshrHits::total      1152510                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.demandMshrMisses::processor.cores1.core.data       422430                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.demandMshrMisses::total       422430                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.overallMshrMisses::cache_hierarchy.l1dcaches1.prefetcher       211485                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.overallMshrMisses::processor.cores1.core.data       422430                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.overallMshrMisses::total       633915                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.overallMshrUncacheable::processor.cores1.core.data           35                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l1dcaches1.overallMshrUncacheable::total           35                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l1dcaches1.demandMshrMissLatency::processor.cores1.core.data  12564157497                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.demandMshrMissLatency::total  12564157497                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.overallMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher  19897682540                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.overallMshrMissLatency::processor.cores1.core.data  12564157497                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.overallMshrMissLatency::total  32461840037                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.overallMshrUncacheableLatency::processor.cores1.core.data      1348000                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l1dcaches1.overallMshrUncacheableLatency::total      1348000                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l1dcaches1.demandMshrMissRate::processor.cores1.core.data     0.003000                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches1.demandMshrMissRate::total     0.003000                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches1.overallMshrMissRate::cache_hierarchy.l1dcaches1.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches1.overallMshrMissRate::processor.cores1.core.data     0.003000                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches1.overallMshrMissRate::total     0.004502                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches1.demandAvgMshrMissLatency::processor.cores1.core.data 29742.578645                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.demandAvgMshrMissLatency::total 29742.578645                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher 94085.549992                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.overallAvgMshrMissLatency::processor.cores1.core.data 29742.578645                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.overallAvgMshrMissLatency::total 51208.505931                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.overallAvgMshrUncacheableLatency::processor.cores1.core.data 38514.285714                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.overallAvgMshrUncacheableLatency::total 38514.285714                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.replacements       633239                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches1.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches1.prefetcher       211485                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.HardPFReq.mshrMisses::total       211485                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher  19897682540                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.HardPFReq.mshrMissLatency::total  19897682540                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches1.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher 94085.549992                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.HardPFReq.avgMshrMissLatency::total 94085.549992                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.LoadLockedReq.hits::processor.cores1.core.data          104                       # number of LoadLockedReq hits (Count)
board.cache_hierarchy.l1dcaches1.LoadLockedReq.hits::total          104                       # number of LoadLockedReq hits (Count)
board.cache_hierarchy.l1dcaches1.LoadLockedReq.misses::processor.cores1.core.data           36                       # number of LoadLockedReq misses (Count)
board.cache_hierarchy.l1dcaches1.LoadLockedReq.misses::total           36                       # number of LoadLockedReq misses (Count)
board.cache_hierarchy.l1dcaches1.LoadLockedReq.missLatency::processor.cores1.core.data      5149500                       # number of LoadLockedReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.LoadLockedReq.missLatency::total      5149500                       # number of LoadLockedReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.LoadLockedReq.accesses::processor.cores1.core.data          140                       # number of LoadLockedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.LoadLockedReq.accesses::total          140                       # number of LoadLockedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.LoadLockedReq.missRate::processor.cores1.core.data     0.257143                       # miss rate for LoadLockedReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.LoadLockedReq.missRate::total     0.257143                       # miss rate for LoadLockedReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.LoadLockedReq.avgMissLatency::processor.cores1.core.data 143041.666667                       # average LoadLockedReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.LoadLockedReq.avgMissLatency::total 143041.666667                       # average LoadLockedReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.LoadLockedReq.mshrHits::processor.cores1.core.data           17                       # number of LoadLockedReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.LoadLockedReq.mshrHits::total           17                       # number of LoadLockedReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.LoadLockedReq.mshrMisses::processor.cores1.core.data           19                       # number of LoadLockedReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.LoadLockedReq.mshrMisses::total           19                       # number of LoadLockedReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.LoadLockedReq.mshrMissLatency::processor.cores1.core.data      4578500                       # number of LoadLockedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.LoadLockedReq.mshrMissLatency::total      4578500                       # number of LoadLockedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.LoadLockedReq.mshrMissRate::processor.cores1.core.data     0.135714                       # mshr miss rate for LoadLockedReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.LoadLockedReq.mshrMissRate::total     0.135714                       # mshr miss rate for LoadLockedReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.LoadLockedReq.avgMshrMissLatency::processor.cores1.core.data 240973.684211                       # average LoadLockedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.LoadLockedReq.avgMshrMissLatency::total 240973.684211                       # average LoadLockedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.ReadReq.hits::processor.cores1.core.data     98348075                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.hits::total     98348075                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.misses::processor.cores1.core.data      1173150                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.misses::total      1173150                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.missLatency::processor.cores1.core.data  45863580000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.ReadReq.missLatency::total  45863580000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.ReadReq.accesses::processor.cores1.core.data     99521225                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.accesses::total     99521225                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.missRate::processor.cores1.core.data     0.011788                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.ReadReq.missRate::total     0.011788                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.ReadReq.avgMissLatency::processor.cores1.core.data 39094.386907                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.ReadReq.avgMissLatency::total 39094.386907                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.ReadReq.mshrHits::processor.cores1.core.data       832033                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.mshrHits::total       832033                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.mshrMisses::processor.cores1.core.data       341117                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.mshrMisses::total       341117                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.mshrUncacheable::processor.cores1.core.data            9                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.mshrUncacheable::total            9                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.mshrMissLatency::processor.cores1.core.data  11004740500                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.ReadReq.mshrMissLatency::total  11004740500                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.ReadReq.mshrUncacheableLatency::processor.cores1.core.data      1348000                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l1dcaches1.ReadReq.mshrUncacheableLatency::total      1348000                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l1dcaches1.ReadReq.mshrMissRate::processor.cores1.core.data     0.003428                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.ReadReq.mshrMissRate::total     0.003428                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.ReadReq.avgMshrMissLatency::processor.cores1.core.data 32260.897287                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.ReadReq.avgMshrMissLatency::total 32260.897287                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.ReadReq.avgMshrUncacheableLatency::processor.cores1.core.data 149777.777778                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.ReadReq.avgMshrUncacheableLatency::total 149777.777778                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.StoreCondReq.hits::processor.cores1.core.data          132                       # number of StoreCondReq hits (Count)
board.cache_hierarchy.l1dcaches1.StoreCondReq.hits::total          132                       # number of StoreCondReq hits (Count)
board.cache_hierarchy.l1dcaches1.StoreCondReq.accesses::processor.cores1.core.data          132                       # number of StoreCondReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.StoreCondReq.accesses::total          132                       # number of StoreCondReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.SwapReq.hits::processor.cores1.core.data          838                       # number of SwapReq hits (Count)
board.cache_hierarchy.l1dcaches1.SwapReq.hits::total          838                       # number of SwapReq hits (Count)
board.cache_hierarchy.l1dcaches1.SwapReq.misses::processor.cores1.core.data          124                       # number of SwapReq misses (Count)
board.cache_hierarchy.l1dcaches1.SwapReq.misses::total          124                       # number of SwapReq misses (Count)
board.cache_hierarchy.l1dcaches1.SwapReq.missLatency::processor.cores1.core.data      3341500                       # number of SwapReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.SwapReq.missLatency::total      3341500                       # number of SwapReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.SwapReq.accesses::processor.cores1.core.data          962                       # number of SwapReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.SwapReq.accesses::total          962                       # number of SwapReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.SwapReq.missRate::processor.cores1.core.data     0.128898                       # miss rate for SwapReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.SwapReq.missRate::total     0.128898                       # miss rate for SwapReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.SwapReq.avgMissLatency::processor.cores1.core.data 26947.580645                       # average SwapReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.SwapReq.avgMissLatency::total 26947.580645                       # average SwapReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.SwapReq.mshrMisses::processor.cores1.core.data          124                       # number of SwapReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.SwapReq.mshrMisses::total          124                       # number of SwapReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.SwapReq.mshrMissLatency::processor.cores1.core.data      3279500                       # number of SwapReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.SwapReq.mshrMissLatency::total      3279500                       # number of SwapReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.SwapReq.mshrMissRate::processor.cores1.core.data     0.128898                       # mshr miss rate for SwapReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.SwapReq.mshrMissRate::total     0.128898                       # mshr miss rate for SwapReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.SwapReq.avgMshrMissLatency::processor.cores1.core.data 26447.580645                       # average SwapReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.SwapReq.avgMshrMissLatency::total 26447.580645                       # average SwapReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.WriteReq.hits::processor.cores1.core.data     40889819                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.hits::total     40889819                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.misses::processor.cores1.core.data       401790                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.misses::total       401790                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.missLatency::processor.cores1.core.data  11691927850                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.WriteReq.missLatency::total  11691927850                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.WriteReq.accesses::processor.cores1.core.data     41291609                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.accesses::total     41291609                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.missRate::processor.cores1.core.data     0.009731                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.WriteReq.missRate::total     0.009731                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.WriteReq.avgMissLatency::processor.cores1.core.data 29099.598920                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.WriteReq.avgMissLatency::total 29099.598920                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.WriteReq.mshrHits::processor.cores1.core.data       320477                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.mshrHits::total       320477                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.mshrMisses::processor.cores1.core.data        81313                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.mshrMisses::total        81313                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.mshrUncacheable::processor.cores1.core.data           26                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.mshrUncacheable::total           26                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.mshrMissLatency::processor.cores1.core.data   1559416997                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.WriteReq.mshrMissLatency::total   1559416997                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.WriteReq.mshrMissRate::processor.cores1.core.data     0.001969                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.WriteReq.mshrMissRate::total     0.001969                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.WriteReq.avgMshrMissLatency::processor.cores1.core.data 19177.954288                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.WriteReq.avgMshrMissLatency::total 19177.954288                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.power_state.pwrStateResidencyTicks::UNDEFINED 250000000000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches1.prefetcher.demandMshrMisses       422430                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfIssued      1554318                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfUnused       155884                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfUseful        42939                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.accuracy     0.027626                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.coverage     0.092269                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfHitInCache       922946                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfHitInMSHR       419791                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfHitInWB           96                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfLate      1342833                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfIdentified      2150384                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfBufferHit       497715                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfRemovedDemand         1626                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfRemovedFull          154                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfSpanPage       309468                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 250000000000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches1.tags.tagsInUse   510.882808                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches1.tags.totalRefs    139468508                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches1.tags.sampledRefs       633324                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches1.tags.avgRefs   220.216679                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches1.tags.warmupTick 10717945342500                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches1.tags.occupancies::cache_hierarchy.l1dcaches1.prefetcher   226.200989                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches1.tags.occupancies::processor.cores1.core.data   284.681819                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches1.tags.avgOccs::cache_hierarchy.l1dcaches1.prefetcher     0.441799                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches1.tags.avgOccs::processor.cores1.core.data     0.556019                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches1.tags.avgOccs::total     0.997818                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches1.tags.occupanciesTaskId::1022          231                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches1.tags.occupanciesTaskId::1024          280                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches1.tags.ageTaskId_1022::4          231                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches1.tags.ageTaskId_1024::4          280                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches1.tags.ratioOccsTaskId::1022     0.451172                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches1.tags.ratioOccsTaskId::1024     0.546875                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches1.tags.tagAccesses    282261971                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches1.tags.dataAccesses    282261971                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED 250000000000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches0.demandHits::processor.cores0.core.inst     25130173                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches0.demandHits::total     25130173                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches0.overallHits::processor.cores0.core.inst     25130173                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches0.overallHits::total     25130173                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches0.demandMisses::processor.cores0.core.inst      1288023                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches0.demandMisses::total      1288023                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches0.overallMisses::processor.cores0.core.inst      1288023                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches0.overallMisses::total      1288023                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches0.demandMissLatency::processor.cores0.core.inst  10696836000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches0.demandMissLatency::total  10696836000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches0.overallMissLatency::processor.cores0.core.inst  10696836000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches0.overallMissLatency::total  10696836000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches0.demandAccesses::processor.cores0.core.inst     26418196                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches0.demandAccesses::total     26418196                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches0.overallAccesses::processor.cores0.core.inst     26418196                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches0.overallAccesses::total     26418196                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches0.demandMissRate::processor.cores0.core.inst     0.048755                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches0.demandMissRate::total     0.048755                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches0.overallMissRate::processor.cores0.core.inst     0.048755                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches0.overallMissRate::total     0.048755                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches0.demandAvgMissLatency::processor.cores0.core.inst  8304.848594                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches0.demandAvgMissLatency::total  8304.848594                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches0.overallAvgMissLatency::processor.cores0.core.inst  8304.848594                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.overallAvgMissLatency::total  8304.848594                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches0.blockedCycles::no_targets          823                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches0.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches0.avgBlocked::no_targets          823                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches0.demandMshrHits::processor.cores0.core.inst        78385                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches0.demandMshrHits::total        78385                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches0.overallMshrHits::processor.cores0.core.inst        78385                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches0.overallMshrHits::total        78385                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches0.demandMshrMisses::processor.cores0.core.inst      1209638                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches0.demandMshrMisses::total      1209638                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches0.overallMshrMisses::processor.cores0.core.inst      1209638                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches0.overallMshrMisses::total      1209638                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches0.demandMshrMissLatency::processor.cores0.core.inst   9392621500                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.demandMshrMissLatency::total   9392621500                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.overallMshrMissLatency::processor.cores0.core.inst   9392621500                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.overallMshrMissLatency::total   9392621500                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.demandMshrMissRate::processor.cores0.core.inst     0.045788                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches0.demandMshrMissRate::total     0.045788                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches0.overallMshrMissRate::processor.cores0.core.inst     0.045788                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches0.overallMshrMissRate::total     0.045788                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches0.demandAvgMshrMissLatency::processor.cores0.core.inst  7764.820136                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.demandAvgMshrMissLatency::total  7764.820136                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.overallAvgMshrMissLatency::processor.cores0.core.inst  7764.820136                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.overallAvgMshrMissLatency::total  7764.820136                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.replacements      1209126                       # number of replacements (Count)
board.cache_hierarchy.l1icaches0.ReadReq.hits::processor.cores0.core.inst     25130173                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches0.ReadReq.hits::total     25130173                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches0.ReadReq.misses::processor.cores0.core.inst      1288023                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches0.ReadReq.misses::total      1288023                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches0.ReadReq.missLatency::processor.cores0.core.inst  10696836000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches0.ReadReq.missLatency::total  10696836000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches0.ReadReq.accesses::processor.cores0.core.inst     26418196                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches0.ReadReq.accesses::total     26418196                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches0.ReadReq.missRate::processor.cores0.core.inst     0.048755                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches0.ReadReq.missRate::total     0.048755                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches0.ReadReq.avgMissLatency::processor.cores0.core.inst  8304.848594                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.ReadReq.avgMissLatency::total  8304.848594                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.ReadReq.mshrHits::processor.cores0.core.inst        78385                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches0.ReadReq.mshrHits::total        78385                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMisses::processor.cores0.core.inst      1209638                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMisses::total      1209638                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMissLatency::processor.cores0.core.inst   9392621500                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMissLatency::total   9392621500                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMissRate::processor.cores0.core.inst     0.045788                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMissRate::total     0.045788                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches0.ReadReq.avgMshrMissLatency::processor.cores0.core.inst  7764.820136                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.ReadReq.avgMshrMissLatency::total  7764.820136                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.power_state.pwrStateResidencyTicks::UNDEFINED 250000000000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches0.prefetcher.demandMshrMisses      1209638                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches0.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches0.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches0.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 250000000000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches0.tags.tagsInUse   505.337231                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches0.tags.totalRefs     24646501                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches0.tags.sampledRefs      1209126                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches0.tags.avgRefs    20.383733                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches0.tags.warmupTick 10717944642500                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches0.tags.occupancies::processor.cores0.core.inst   505.337231                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches0.tags.avgOccs::processor.cores0.core.inst     0.986987                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches0.tags.avgOccs::total     0.986987                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches0.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches0.tags.ageTaskId_1024::4          512                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches0.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches0.tags.tagAccesses     54046030                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches0.tags.dataAccesses     54046030                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED 250000000000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches1.demandHits::processor.cores1.core.inst     24239813                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches1.demandHits::total     24239813                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches1.overallHits::processor.cores1.core.inst     24239813                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches1.overallHits::total     24239813                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches1.demandMisses::processor.cores1.core.inst       717625                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches1.demandMisses::total       717625                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches1.overallMisses::processor.cores1.core.inst       717625                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches1.overallMisses::total       717625                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches1.demandMissLatency::processor.cores1.core.inst   6334967500                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches1.demandMissLatency::total   6334967500                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches1.overallMissLatency::processor.cores1.core.inst   6334967500                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches1.overallMissLatency::total   6334967500                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches1.demandAccesses::processor.cores1.core.inst     24957438                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches1.demandAccesses::total     24957438                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches1.overallAccesses::processor.cores1.core.inst     24957438                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches1.overallAccesses::total     24957438                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches1.demandMissRate::processor.cores1.core.inst     0.028754                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches1.demandMissRate::total     0.028754                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches1.overallMissRate::processor.cores1.core.inst     0.028754                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches1.overallMissRate::total     0.028754                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches1.demandAvgMissLatency::processor.cores1.core.inst  8827.685072                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches1.demandAvgMissLatency::total  8827.685072                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches1.overallAvgMissLatency::processor.cores1.core.inst  8827.685072                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.overallAvgMissLatency::total  8827.685072                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches1.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches1.demandMshrHits::processor.cores1.core.inst        27072                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches1.demandMshrHits::total        27072                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches1.overallMshrHits::processor.cores1.core.inst        27072                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches1.overallMshrHits::total        27072                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches1.demandMshrMisses::processor.cores1.core.inst       690553                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches1.demandMshrMisses::total       690553                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches1.overallMshrMisses::processor.cores1.core.inst       690553                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches1.overallMshrMisses::total       690553                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches1.demandMshrMissLatency::processor.cores1.core.inst   5646443000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches1.demandMshrMissLatency::total   5646443000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches1.overallMshrMissLatency::processor.cores1.core.inst   5646443000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches1.overallMshrMissLatency::total   5646443000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches1.demandMshrMissRate::processor.cores1.core.inst     0.027669                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches1.demandMshrMissRate::total     0.027669                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches1.overallMshrMissRate::processor.cores1.core.inst     0.027669                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches1.overallMshrMissRate::total     0.027669                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches1.demandAvgMshrMissLatency::processor.cores1.core.inst  8176.697516                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.demandAvgMshrMissLatency::total  8176.697516                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.overallAvgMshrMissLatency::processor.cores1.core.inst  8176.697516                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.overallAvgMshrMissLatency::total  8176.697516                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.replacements       690041                       # number of replacements (Count)
board.cache_hierarchy.l1icaches1.ReadReq.hits::processor.cores1.core.inst     24239813                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches1.ReadReq.hits::total     24239813                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches1.ReadReq.misses::processor.cores1.core.inst       717625                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches1.ReadReq.misses::total       717625                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches1.ReadReq.missLatency::processor.cores1.core.inst   6334967500                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches1.ReadReq.missLatency::total   6334967500                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches1.ReadReq.accesses::processor.cores1.core.inst     24957438                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches1.ReadReq.accesses::total     24957438                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches1.ReadReq.missRate::processor.cores1.core.inst     0.028754                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches1.ReadReq.missRate::total     0.028754                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches1.ReadReq.avgMissLatency::processor.cores1.core.inst  8827.685072                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.ReadReq.avgMissLatency::total  8827.685072                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.ReadReq.mshrHits::processor.cores1.core.inst        27072                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches1.ReadReq.mshrHits::total        27072                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches1.ReadReq.mshrMisses::processor.cores1.core.inst       690553                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches1.ReadReq.mshrMisses::total       690553                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches1.ReadReq.mshrMissLatency::processor.cores1.core.inst   5646443000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches1.ReadReq.mshrMissLatency::total   5646443000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches1.ReadReq.mshrMissRate::processor.cores1.core.inst     0.027669                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches1.ReadReq.mshrMissRate::total     0.027669                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches1.ReadReq.avgMshrMissLatency::processor.cores1.core.inst  8176.697516                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.ReadReq.avgMshrMissLatency::total  8176.697516                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.power_state.pwrStateResidencyTicks::UNDEFINED 250000000000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches1.prefetcher.demandMshrMisses       690553                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches1.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches1.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches1.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 250000000000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches1.tags.tagsInUse   511.732188                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches1.tags.totalRefs     20484281                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches1.tags.sampledRefs       690041                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches1.tags.avgRefs    29.685600                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches1.tags.warmupTick 10717944771000                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches1.tags.occupancies::processor.cores1.core.inst   511.732188                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches1.tags.avgOccs::processor.cores1.core.inst     0.999477                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches1.tags.avgOccs::total     0.999477                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches1.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches1.tags.ageTaskId_1024::4          512                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches1.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches1.tags.tagAccesses     50605429                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches1.tags.dataAccesses     50605429                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED 250000000000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2bus.transDist::ReadReq       843269                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::ReadResp      4493540                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::WriteReq           52                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::WriteResp           52                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::WritebackDirty       697699                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::CleanEvict      3203996                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::HardPFReq        22430                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::UpgradeReq          685                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::UpgradeResp          685                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::ReadExReq       183032                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::ReadExResp       183032                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::ReadSharedReq      3650346                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::SwapReq       843256                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::SwapResp       843256                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::BadAddressError           74                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::InvalidateReq         2013                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::InvalidateResp         2013                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1icaches0.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port      3628402                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1dcaches0.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port      7171583                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.iptw_caches0.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port         1687                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.dptw_caches0.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port        93946                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1icaches1.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port      2071147                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1dcaches1.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port      1901167                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.iptw_caches1.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port          241                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.dptw_caches1.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port         7897                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount::total     14876070                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1icaches0.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port     77416832                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1dcaches0.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port    122353156                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.iptw_caches0.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port        37184                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.dptw_caches0.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port      2224320                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1icaches1.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port     44195392                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1dcaches1.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port     52604348                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.iptw_caches1.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port         7104                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.dptw_caches1.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port       171904                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize::total    299010240                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.snoops              93360                       # Total snoops (Count)
board.cache_hierarchy.l2bus.snoopTraffic      1093376                       # Total snoop traffic (Byte)
board.cache_hierarchy.l2bus.snoopFanout::samples      5619116                       # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::mean     0.083969                       # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::stdev     0.280321                       # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::0      5150885     91.67%     91.67% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::1       465585      8.29%     99.95% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::2         1800      0.03%     99.98% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::3          736      0.01%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::4          110      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::5            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::6            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::7            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::8            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::max_value            4                       # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::total      5619116                       # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 250000000000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2bus.reqLayer0.occupancy   5819427687                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer0.occupancy   1822185142                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer1.occupancy   3589687501                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer2.occupancy       960992                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer3.occupancy     47987446                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer4.occupancy   1041408020                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer4.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer5.occupancy    954841207                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer5.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer6.occupancy       168998                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer6.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer7.occupancy      4128892                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer7.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.snoop_filter.totRequests      7688477                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l2bus.snoop_filter.hitSingleRequests      3845928                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2bus.snoop_filter.hitMultiRequests       469299                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2bus.snoop_filter.totSnoops         1043                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l2bus.snoop_filter.hitSingleSnoops         1021                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2bus.snoop_filter.hitMultiSnoops           22                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2cache.demandHits::cache_hierarchy.l1dcaches0.prefetcher       166152                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::cache_hierarchy.l1dcaches1.prefetcher       181053                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores0.core.mmu.dtb.walker        30785                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores0.core.mmu.itb.walker          525                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores0.core.inst      1201634                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores0.core.data       990715                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores1.core.mmu.dtb.walker         2209                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores1.core.mmu.itb.walker           38                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores1.core.inst       686182                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores1.core.data       385291                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::total      3644584                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.overallHits::cache_hierarchy.l1dcaches0.prefetcher       166152                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::cache_hierarchy.l1dcaches1.prefetcher       181053                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores0.core.mmu.dtb.walker        30785                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores0.core.mmu.itb.walker          525                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores0.core.inst      1201634                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores0.core.data       990715                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores1.core.mmu.dtb.walker         2209                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores1.core.mmu.itb.walker           38                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores1.core.inst       686182                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores1.core.data       385291                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::total      3644584                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.demandMisses::cache_hierarchy.l1dcaches0.prefetcher        55750                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::cache_hierarchy.l1dcaches1.prefetcher        30432                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores0.core.mmu.dtb.walker          381                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores0.core.mmu.itb.walker           49                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores0.core.inst         8004                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores0.core.data        51415                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores1.core.mmu.dtb.walker          444                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores1.core.mmu.itb.walker           73                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores1.core.inst         4371                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores1.core.data        36810                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::total       187729                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.overallMisses::cache_hierarchy.l1dcaches0.prefetcher        55750                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::cache_hierarchy.l1dcaches1.prefetcher        30432                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores0.core.mmu.dtb.walker          381                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores0.core.mmu.itb.walker           49                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores0.core.inst         8004                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores0.core.data        51415                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores1.core.mmu.dtb.walker          444                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores1.core.mmu.itb.walker           73                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores1.core.inst         4371                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores1.core.data        36810                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::total       187729                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.demandMissLatency::cache_hierarchy.l1dcaches0.prefetcher  35881871969                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::cache_hierarchy.l1dcaches1.prefetcher  18256608885                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores0.core.mmu.dtb.walker     89765964                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores0.core.mmu.itb.walker      8023000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores0.core.inst   1335952248                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores0.core.data  12416021165                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores1.core.mmu.dtb.walker    114492802                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores1.core.mmu.itb.walker     24475500                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores1.core.inst    926079055                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores1.core.data   9708424486                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::total  78761715074                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::cache_hierarchy.l1dcaches0.prefetcher  35881871969                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::cache_hierarchy.l1dcaches1.prefetcher  18256608885                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores0.core.mmu.dtb.walker     89765964                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores0.core.mmu.itb.walker      8023000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores0.core.inst   1335952248                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores0.core.data  12416021165                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores1.core.mmu.dtb.walker    114492802                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores1.core.mmu.itb.walker     24475500                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores1.core.inst    926079055                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores1.core.data   9708424486                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::total  78761715074                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.demandAccesses::cache_hierarchy.l1dcaches0.prefetcher       221902                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::cache_hierarchy.l1dcaches1.prefetcher       211485                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores0.core.mmu.dtb.walker        31166                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores0.core.mmu.itb.walker          574                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores0.core.inst      1209638                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores0.core.data      1042130                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores1.core.mmu.dtb.walker         2653                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores1.core.mmu.itb.walker          111                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores1.core.inst       690553                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores1.core.data       422101                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::total      3832313                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::cache_hierarchy.l1dcaches0.prefetcher       221902                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::cache_hierarchy.l1dcaches1.prefetcher       211485                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores0.core.mmu.dtb.walker        31166                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores0.core.mmu.itb.walker          574                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores0.core.inst      1209638                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores0.core.data      1042130                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores1.core.mmu.dtb.walker         2653                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores1.core.mmu.itb.walker          111                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores1.core.inst       690553                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores1.core.data       422101                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::total      3832313                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.251237                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::cache_hierarchy.l1dcaches1.prefetcher     0.143897                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores0.core.mmu.dtb.walker     0.012225                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores0.core.mmu.itb.walker     0.085366                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores0.core.inst     0.006617                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores0.core.data     0.049336                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores1.core.mmu.dtb.walker     0.167358                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores1.core.mmu.itb.walker     0.657658                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores1.core.inst     0.006330                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores1.core.data     0.087207                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::total     0.048986                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.251237                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::cache_hierarchy.l1dcaches1.prefetcher     0.143897                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores0.core.mmu.dtb.walker     0.012225                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores0.core.mmu.itb.walker     0.085366                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores0.core.inst     0.006617                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores0.core.data     0.049336                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores1.core.mmu.dtb.walker     0.167358                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores1.core.mmu.itb.walker     0.657658                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores1.core.inst     0.006330                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores1.core.data     0.087207                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::total     0.048986                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.demandAvgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 643621.021865                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::cache_hierarchy.l1dcaches1.prefetcher 599914.855580                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores0.core.mmu.dtb.walker 235606.204724                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores0.core.mmu.itb.walker 163734.693878                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores0.core.inst 166910.575712                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores0.core.data 241486.359331                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores1.core.mmu.dtb.walker 257866.671171                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores1.core.mmu.itb.walker 335280.821918                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores1.core.inst 211868.921299                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores1.core.data 263744.213149                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::total 419550.069909                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 643621.021865                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::cache_hierarchy.l1dcaches1.prefetcher 599914.855580                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores0.core.mmu.dtb.walker 235606.204724                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores0.core.mmu.itb.walker 163734.693878                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores0.core.inst 166910.575712                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores0.core.data 241486.359331                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores1.core.mmu.dtb.walker 257866.671171                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores1.core.mmu.itb.walker 335280.821918                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores1.core.inst 211868.921299                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores1.core.data 263744.213149                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::total 419550.069909                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.blockedCycles::no_mshrs       152885                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2cache.blockedCauses::no_mshrs         1149                       # number of times access was blocked (Count)
board.cache_hierarchy.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2cache.avgBlocked::no_mshrs   133.059182                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2cache.writebacks::writebacks        16019                       # number of writebacks (Count)
board.cache_hierarchy.l2cache.writebacks::total        16019                       # number of writebacks (Count)
board.cache_hierarchy.l2cache.demandMshrHits::cache_hierarchy.l1dcaches0.prefetcher          279                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrHits::cache_hierarchy.l1dcaches1.prefetcher           94                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrHits::processor.cores0.core.inst           57                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrHits::processor.cores0.core.data           58                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrHits::processor.cores1.core.mmu.itb.walker            2                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrHits::processor.cores1.core.inst           77                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrHits::processor.cores1.core.data           51                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrHits::total          618                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::cache_hierarchy.l1dcaches0.prefetcher          279                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::cache_hierarchy.l1dcaches1.prefetcher           94                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::processor.cores0.core.inst           57                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::processor.cores0.core.data           58                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::processor.cores1.core.mmu.itb.walker            2                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::processor.cores1.core.inst           77                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::processor.cores1.core.data           51                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::total          618                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::cache_hierarchy.l1dcaches0.prefetcher        55471                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::cache_hierarchy.l1dcaches1.prefetcher        30338                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores0.core.mmu.dtb.walker          381                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores0.core.mmu.itb.walker           49                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores0.core.inst         7947                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores0.core.data        51357                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores1.core.mmu.dtb.walker          444                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores1.core.mmu.itb.walker           71                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores1.core.inst         4294                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores1.core.data        36759                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::total       187111                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::cache_hierarchy.l1dcaches0.prefetcher        55471                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::cache_hierarchy.l1dcaches1.prefetcher        30338                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::cache_hierarchy.l2cache.prefetcher         8479                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores0.core.mmu.dtb.walker          381                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores0.core.mmu.itb.walker           49                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores0.core.inst         7947                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores0.core.data        51357                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores1.core.mmu.dtb.walker          444                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores1.core.mmu.itb.walker           71                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores1.core.inst         4294                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores1.core.data        36759                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::total       195590                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrUncacheable::processor.cores0.core.data       843286                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l2cache.overallMshrUncacheable::processor.cores1.core.data           35                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l2cache.overallMshrUncacheable::total       843321                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l2cache.demandMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher  35852080711                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher  18241904395                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores0.core.mmu.dtb.walker     89575464                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores0.core.mmu.itb.walker      7998500                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores0.core.inst   1322067689                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores0.core.data  12391551165                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores1.core.mmu.dtb.walker    114270802                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores1.core.mmu.itb.walker     23765500                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores1.core.inst    908295055                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores1.core.data   9686074986                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::total  78637584267                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher  35852080711                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher  18241904395                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::cache_hierarchy.l2cache.prefetcher    939069037                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores0.core.mmu.dtb.walker     89575464                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores0.core.mmu.itb.walker      7998500                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores0.core.inst   1322067689                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores0.core.data  12391551165                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores1.core.mmu.dtb.walker    114270802                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores1.core.mmu.itb.walker     23765500                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores1.core.inst    908295055                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores1.core.data   9686074986                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::total  79576653304                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrUncacheableLatency::processor.cores0.core.data  93180119500                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrUncacheableLatency::processor.cores1.core.data      1190000                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrUncacheableLatency::total  93181309500                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.249980                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::cache_hierarchy.l1dcaches1.prefetcher     0.143452                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores0.core.mmu.dtb.walker     0.012225                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores0.core.mmu.itb.walker     0.085366                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores0.core.inst     0.006570                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores0.core.data     0.049281                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores1.core.mmu.dtb.walker     0.167358                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores1.core.mmu.itb.walker     0.639640                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores1.core.inst     0.006218                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores1.core.data     0.087086                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::total     0.048825                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.249980                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::cache_hierarchy.l1dcaches1.prefetcher     0.143452                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::cache_hierarchy.l2cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores0.core.mmu.dtb.walker     0.012225                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores0.core.mmu.itb.walker     0.085366                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores0.core.inst     0.006570                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores0.core.data     0.049281                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores1.core.mmu.dtb.walker     0.167358                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores1.core.mmu.itb.walker     0.639640                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores1.core.inst     0.006218                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores1.core.data     0.087086                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::total     0.051037                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 646321.153594                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher 601288.957578                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores0.core.mmu.dtb.walker 235106.204724                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores0.core.mmu.itb.walker 163234.693878                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores0.core.inst 166360.600101                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores0.core.data 241282.613178                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores1.core.mmu.dtb.walker 257366.671171                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores1.core.mmu.itb.walker 334725.352113                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores1.core.inst 211526.561481                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores1.core.data 263502.135151                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::total 420272.374510                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 646321.153594                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher 601288.957578                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::cache_hierarchy.l2cache.prefetcher 110752.333648                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores0.core.mmu.dtb.walker 235106.204724                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores0.core.mmu.itb.walker 163234.693878                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores0.core.inst 166360.600101                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores0.core.data 241282.613178                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores1.core.mmu.dtb.walker 257366.671171                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores1.core.mmu.itb.walker 334725.352113                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores1.core.inst 211526.561481                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores1.core.data 263502.135151                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::total 406854.406176                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrUncacheableLatency::processor.cores0.core.data 110496.462054                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrUncacheableLatency::processor.cores1.core.data        34000                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrUncacheableLatency::total 110493.287254                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l2cache.replacements        69640                       # number of replacements (Count)
board.cache_hierarchy.l2cache.CleanEvict.mshrMisses::writebacks           55                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.l2cache.CleanEvict.mshrMisses::total           55                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.l2cache.HardPFReq.mshrMisses::cache_hierarchy.l2cache.prefetcher         8479                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l2cache.HardPFReq.mshrMisses::total         8479                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l2cache.HardPFReq.mshrMissLatency::cache_hierarchy.l2cache.prefetcher    939069037                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.HardPFReq.mshrMissLatency::total    939069037                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.HardPFReq.mshrMissRate::cache_hierarchy.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l2cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.l2cache.prefetcher 110752.333648                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.HardPFReq.avgMshrMissLatency::total 110752.333648                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.InvalidateReq.hits::cache_hierarchy.l1dcaches0.prefetcher            1                       # number of InvalidateReq hits (Count)
board.cache_hierarchy.l2cache.InvalidateReq.hits::processor.cores0.core.data          602                       # number of InvalidateReq hits (Count)
board.cache_hierarchy.l2cache.InvalidateReq.hits::processor.cores1.core.data           64                       # number of InvalidateReq hits (Count)
board.cache_hierarchy.l2cache.InvalidateReq.hits::total          667                       # number of InvalidateReq hits (Count)
board.cache_hierarchy.l2cache.InvalidateReq.misses::cache_hierarchy.l1dcaches0.prefetcher            4                       # number of InvalidateReq misses (Count)
board.cache_hierarchy.l2cache.InvalidateReq.misses::processor.cores0.core.data         1295                       # number of InvalidateReq misses (Count)
board.cache_hierarchy.l2cache.InvalidateReq.misses::processor.cores1.core.data           47                       # number of InvalidateReq misses (Count)
board.cache_hierarchy.l2cache.InvalidateReq.misses::total         1346                       # number of InvalidateReq misses (Count)
board.cache_hierarchy.l2cache.InvalidateReq.missLatency::processor.cores0.core.data        12000                       # number of InvalidateReq miss ticks (Tick)
board.cache_hierarchy.l2cache.InvalidateReq.missLatency::total        12000                       # number of InvalidateReq miss ticks (Tick)
board.cache_hierarchy.l2cache.InvalidateReq.accesses::cache_hierarchy.l1dcaches0.prefetcher            5                       # number of InvalidateReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.InvalidateReq.accesses::processor.cores0.core.data         1897                       # number of InvalidateReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.InvalidateReq.accesses::processor.cores1.core.data          111                       # number of InvalidateReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.InvalidateReq.accesses::total         2013                       # number of InvalidateReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.InvalidateReq.missRate::cache_hierarchy.l1dcaches0.prefetcher     0.800000                       # miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l2cache.InvalidateReq.missRate::processor.cores0.core.data     0.682657                       # miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l2cache.InvalidateReq.missRate::processor.cores1.core.data     0.423423                       # miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l2cache.InvalidateReq.missRate::total     0.668654                       # miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l2cache.InvalidateReq.avgMissLatency::processor.cores0.core.data     9.266409                       # average InvalidateReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.InvalidateReq.avgMissLatency::total     8.915305                       # average InvalidateReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.InvalidateReq.mshrHits::processor.cores0.core.data            2                       # number of InvalidateReq MSHR hits (Count)
board.cache_hierarchy.l2cache.InvalidateReq.mshrHits::total            2                       # number of InvalidateReq MSHR hits (Count)
board.cache_hierarchy.l2cache.InvalidateReq.mshrMisses::cache_hierarchy.l1dcaches0.prefetcher            4                       # number of InvalidateReq MSHR misses (Count)
board.cache_hierarchy.l2cache.InvalidateReq.mshrMisses::processor.cores0.core.data         1293                       # number of InvalidateReq MSHR misses (Count)
board.cache_hierarchy.l2cache.InvalidateReq.mshrMisses::processor.cores1.core.data           47                       # number of InvalidateReq MSHR misses (Count)
board.cache_hierarchy.l2cache.InvalidateReq.mshrMisses::total         1344                       # number of InvalidateReq MSHR misses (Count)
board.cache_hierarchy.l2cache.InvalidateReq.mshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher      4231209                       # number of InvalidateReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.InvalidateReq.mshrMissLatency::processor.cores0.core.data    778345353                       # number of InvalidateReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.InvalidateReq.mshrMissLatency::processor.cores1.core.data     27542339                       # number of InvalidateReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.InvalidateReq.mshrMissLatency::total    810118901                       # number of InvalidateReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.InvalidateReq.mshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.800000                       # mshr miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l2cache.InvalidateReq.mshrMissRate::processor.cores0.core.data     0.681603                       # mshr miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l2cache.InvalidateReq.mshrMissRate::processor.cores1.core.data     0.423423                       # mshr miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l2cache.InvalidateReq.mshrMissRate::total     0.667660                       # mshr miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l2cache.InvalidateReq.avgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 1057802.250000                       # average InvalidateReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.InvalidateReq.avgMshrMissLatency::processor.cores0.core.data 601968.563805                       # average InvalidateReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.InvalidateReq.avgMshrMissLatency::processor.cores1.core.data 586007.212766                       # average InvalidateReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.InvalidateReq.avgMshrMissLatency::total 602767.039435                       # average InvalidateReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.hits::cache_hierarchy.l1dcaches0.prefetcher           30                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2cache.ReadExReq.hits::cache_hierarchy.l1dcaches1.prefetcher            5                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2cache.ReadExReq.hits::processor.cores0.core.data        95299                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2cache.ReadExReq.hits::processor.cores1.core.data        78046                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2cache.ReadExReq.hits::total       173380                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2cache.ReadExReq.misses::cache_hierarchy.l1dcaches0.prefetcher            1                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.misses::processor.cores0.core.data         6538                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.misses::processor.cores1.core.data         3075                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.misses::total         9614                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.missLatency::cache_hierarchy.l1dcaches0.prefetcher       463500                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.missLatency::processor.cores0.core.data   2732468568                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.missLatency::processor.cores1.core.data    977902000                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.missLatency::total   3710834068                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.accesses::cache_hierarchy.l1dcaches0.prefetcher           31                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadExReq.accesses::cache_hierarchy.l1dcaches1.prefetcher            5                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadExReq.accesses::processor.cores0.core.data       101837                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadExReq.accesses::processor.cores1.core.data        81121                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadExReq.accesses::total       182994                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadExReq.missRate::cache_hierarchy.l1dcaches0.prefetcher     0.032258                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.missRate::processor.cores0.core.data     0.064201                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.missRate::processor.cores1.core.data     0.037906                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.missRate::total     0.052537                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.avgMissLatency::cache_hierarchy.l1dcaches0.prefetcher       463500                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMissLatency::processor.cores0.core.data 417936.458856                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMissLatency::processor.cores1.core.data 318016.910569                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMissLatency::total 385982.324527                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.mshrHits::processor.cores0.core.data           23                       # number of ReadExReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrHits::processor.cores1.core.data           21                       # number of ReadExReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrHits::total           44                       # number of ReadExReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrMisses::cache_hierarchy.l1dcaches0.prefetcher            1                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrMisses::processor.cores0.core.data         6515                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrMisses::processor.cores1.core.data         3054                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrMisses::total         9570                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher       463000                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissLatency::processor.cores0.core.data   2729097068                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissLatency::processor.cores1.core.data    976213000                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissLatency::total   3705773068                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.032258                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissRate::processor.cores0.core.data     0.063975                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissRate::processor.cores1.core.data     0.037647                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissRate::total     0.052297                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.avgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher       463000                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMshrMissLatency::processor.cores0.core.data 418894.407982                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMshrMissLatency::processor.cores1.core.data 319650.622135                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMshrMissLatency::total 387228.115778                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadReq.mshrUncacheable::processor.cores0.core.data       843260                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.l2cache.ReadReq.mshrUncacheable::processor.cores1.core.data            9                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.l2cache.ReadReq.mshrUncacheable::total       843269                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.l2cache.ReadReq.mshrUncacheableLatency::processor.cores0.core.data  93180119500                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l2cache.ReadReq.mshrUncacheableLatency::processor.cores1.core.data      1190000                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l2cache.ReadReq.mshrUncacheableLatency::total  93181309500                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l2cache.ReadReq.avgMshrUncacheableLatency::processor.cores0.core.data 110499.868961                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadReq.avgMshrUncacheableLatency::processor.cores1.core.data 132222.222222                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadReq.avgMshrUncacheableLatency::total 110500.100798                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.hits::cache_hierarchy.l1dcaches0.prefetcher       166122                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::cache_hierarchy.l1dcaches1.prefetcher       181048                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores0.core.mmu.dtb.walker        30785                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores0.core.mmu.itb.walker          525                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores0.core.inst      1201634                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores0.core.data       895416                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores1.core.mmu.dtb.walker         2209                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores1.core.mmu.itb.walker           38                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores1.core.inst       686182                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores1.core.data       307245                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::total      3471204                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::cache_hierarchy.l1dcaches0.prefetcher        55749                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::cache_hierarchy.l1dcaches1.prefetcher        30432                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores0.core.mmu.dtb.walker          381                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores0.core.mmu.itb.walker           49                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores0.core.inst         8004                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores0.core.data        44877                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores1.core.mmu.dtb.walker          444                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores1.core.mmu.itb.walker           73                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores1.core.inst         4371                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores1.core.data        33735                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::total       178115                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches0.prefetcher  35881408469                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches1.prefetcher  18256608885                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores0.core.mmu.dtb.walker     89765964                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores0.core.mmu.itb.walker      8023000                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores0.core.inst   1335952248                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores0.core.data   9683552597                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores1.core.mmu.dtb.walker    114492802                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores1.core.mmu.itb.walker     24475500                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores1.core.inst    926079055                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores1.core.data   8730522486                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::total  75050881006                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::cache_hierarchy.l1dcaches0.prefetcher       221871                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::cache_hierarchy.l1dcaches1.prefetcher       211480                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores0.core.mmu.dtb.walker        31166                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores0.core.mmu.itb.walker          574                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores0.core.inst      1209638                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores0.core.data       940293                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores1.core.mmu.dtb.walker         2653                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores1.core.mmu.itb.walker          111                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores1.core.inst       690553                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores1.core.data       340980                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::total      3649319                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::cache_hierarchy.l1dcaches0.prefetcher     0.251268                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::cache_hierarchy.l1dcaches1.prefetcher     0.143900                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores0.core.mmu.dtb.walker     0.012225                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores0.core.mmu.itb.walker     0.085366                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores0.core.inst     0.006617                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores0.core.data     0.047727                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores1.core.mmu.dtb.walker     0.167358                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores1.core.mmu.itb.walker     0.657658                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores1.core.inst     0.006330                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores1.core.data     0.098935                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::total     0.048808                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 643624.252794                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches1.prefetcher 599914.855580                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores0.core.mmu.dtb.walker 235606.204724                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores0.core.mmu.itb.walker 163734.693878                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores0.core.inst 166910.575712                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores0.core.data 215779.855984                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores1.core.mmu.dtb.walker 257866.671171                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores1.core.mmu.itb.walker 335280.821918                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores1.core.inst 211868.921299                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores1.core.data 258797.168697                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::total 421361.934739                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.mshrHits::cache_hierarchy.l1dcaches0.prefetcher          279                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrHits::cache_hierarchy.l1dcaches1.prefetcher           94                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrHits::processor.cores0.core.inst           57                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrHits::processor.cores0.core.data           35                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrHits::processor.cores1.core.mmu.itb.walker            2                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrHits::processor.cores1.core.inst           77                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrHits::processor.cores1.core.data           30                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrHits::total          574                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches0.prefetcher        55470                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches1.prefetcher        30338                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.cores0.core.mmu.dtb.walker          381                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.cores0.core.mmu.itb.walker           49                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.cores0.core.inst         7947                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.cores0.core.data        44842                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.cores1.core.mmu.dtb.walker          444                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.cores1.core.mmu.itb.walker           71                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.cores1.core.inst         4294                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.cores1.core.data        33705                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::total       177541                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher  35851617711                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher  18241904395                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.cores0.core.mmu.dtb.walker     89575464                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.cores0.core.mmu.itb.walker      7998500                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.cores0.core.inst   1322067689                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.cores0.core.data   9662454097                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.cores1.core.mmu.dtb.walker    114270802                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.cores1.core.mmu.itb.walker     23765500                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.cores1.core.inst    908295055                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.cores1.core.data   8709861986                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::total  74931811199                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.250010                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches1.prefetcher     0.143456                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.cores0.core.mmu.dtb.walker     0.012225                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.cores0.core.mmu.itb.walker     0.085366                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.cores0.core.inst     0.006570                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.cores0.core.data     0.047689                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.cores1.core.mmu.dtb.walker     0.167358                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.cores1.core.mmu.itb.walker     0.639640                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.cores1.core.inst     0.006218                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.cores1.core.data     0.098847                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::total     0.048650                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 646324.458464                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher 601288.957578                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.mmu.dtb.walker 235106.204724                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.mmu.itb.walker 163234.693878                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.inst 166360.600101                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.data 215477.768543                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores1.core.mmu.dtb.walker 257366.671171                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores1.core.mmu.itb.walker 334725.352113                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores1.core.inst 211526.561481                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores1.core.data 258414.537487                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::total 422053.560580                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.SwapReq.mshrUncacheable::processor.cores0.core.data       843256                       # number of SwapReq MSHR uncacheable (Count)
board.cache_hierarchy.l2cache.SwapReq.mshrUncacheable::total       843256                       # number of SwapReq MSHR uncacheable (Count)
board.cache_hierarchy.l2cache.UpgradeReq.hits::processor.cores0.core.data          358                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l2cache.UpgradeReq.hits::processor.cores1.core.data          101                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l2cache.UpgradeReq.hits::total          459                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l2cache.UpgradeReq.misses::processor.cores1.core.data            1                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.l2cache.UpgradeReq.misses::total            1                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.l2cache.UpgradeReq.missLatency::processor.cores1.core.data        10500                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.l2cache.UpgradeReq.missLatency::total        10500                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.l2cache.UpgradeReq.accesses::processor.cores0.core.data          358                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.UpgradeReq.accesses::processor.cores1.core.data          102                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.UpgradeReq.accesses::total          460                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.UpgradeReq.missRate::processor.cores1.core.data     0.009804                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.l2cache.UpgradeReq.missRate::total     0.002174                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.l2cache.UpgradeReq.avgMissLatency::processor.cores1.core.data        10500                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.UpgradeReq.avgMissLatency::total        10500                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.UpgradeReq.mshrMisses::processor.cores1.core.data            1                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.l2cache.UpgradeReq.mshrMisses::total            1                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.l2cache.UpgradeReq.mshrMissLatency::processor.cores1.core.data        10000                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.UpgradeReq.mshrMissLatency::total        10000                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.UpgradeReq.mshrMissRate::processor.cores1.core.data     0.009804                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.l2cache.UpgradeReq.mshrMissRate::total     0.002174                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.l2cache.UpgradeReq.avgMshrMissLatency::processor.cores1.core.data        10000                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.UpgradeReq.avgMshrMissLatency::total        10000                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.WriteReq.mshrUncacheable::processor.cores0.core.data           26                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l2cache.WriteReq.mshrUncacheable::processor.cores1.core.data           26                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l2cache.WriteReq.mshrUncacheable::total           52                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l2cache.WritebackDirty.hits::writebacks       681680                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2cache.WritebackDirty.hits::total       681680                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2cache.WritebackDirty.accesses::writebacks       681680                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.WritebackDirty.accesses::total       681680                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 250000000000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2cache.prefetcher.demandMshrMisses       187111                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l2cache.prefetcher.pfIssued        11850                       # number of hwpf issued (Count)
board.cache_hierarchy.l2cache.prefetcher.pfUnused          969                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l2cache.prefetcher.pfUseful         5602                       # number of useful prefetch (Count)
board.cache_hierarchy.l2cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l2cache.prefetcher.accuracy     0.472743                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l2cache.prefetcher.coverage     0.029069                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l2cache.prefetcher.pfHitInCache         3366                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l2cache.prefetcher.pfHitInMSHR            5                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l2cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l2cache.prefetcher.pfLate         3371                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l2cache.prefetcher.pfIdentified        81191                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l2cache.prefetcher.pfBufferHit        33314                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l2cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l2cache.prefetcher.pfRemovedDemand        23861                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l2cache.prefetcher.pfRemovedFull           38                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l2cache.prefetcher.pfSpanPage        22433                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l2cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 250000000000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2cache.tags.tagsInUse 118563.923724                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l2cache.tags.totalRefs       815276                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l2cache.tags.sampledRefs        70308                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l2cache.tags.avgRefs    11.595779                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l2cache.tags.warmupTick 10717944641500                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l2cache.tags.occupancies::writebacks  1156.942069                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::cache_hierarchy.l1dcaches0.prefetcher 32348.771291                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::cache_hierarchy.l1dcaches1.prefetcher 16753.334860                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::cache_hierarchy.l2cache.prefetcher  4523.536585                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores0.core.mmu.dtb.walker   264.645891                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores0.core.mmu.itb.walker    35.416620                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores0.core.inst  5419.052003                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores0.core.data 31736.058362                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores1.core.mmu.dtb.walker   293.068316                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores1.core.mmu.itb.walker    49.738888                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores1.core.inst  3968.843809                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores1.core.data 22014.515031                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::writebacks     0.008827                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::cache_hierarchy.l1dcaches0.prefetcher     0.246802                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::cache_hierarchy.l1dcaches1.prefetcher     0.127818                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::cache_hierarchy.l2cache.prefetcher     0.034512                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores0.core.mmu.dtb.walker     0.002019                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores0.core.mmu.itb.walker     0.000270                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores0.core.inst     0.041344                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores0.core.data     0.242127                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores1.core.mmu.dtb.walker     0.002236                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores1.core.mmu.itb.walker     0.000379                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores1.core.inst     0.030280                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores1.core.data     0.167957                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::total     0.904571                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.occupanciesTaskId::1022        57323                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2cache.tags.occupanciesTaskId::1024        69369                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2cache.tags.ageTaskId_1022::4        57323                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2cache.tags.ageTaskId_1024::4        69369                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2cache.tags.ratioOccsTaskId::1022     0.437340                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2cache.tags.ratioOccsTaskId::1024     0.529243                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2cache.tags.tagAccesses     57815168                       # Number of tag accesses (Count)
board.cache_hierarchy.l2cache.tags.dataAccesses     57815168                       # Number of data accesses (Count)
board.cache_hierarchy.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 250000000000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.transDist::ReadReq       843269                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadResp      1028650                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WriteReq           52                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WriteResp           52                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WritebackDirty        16019                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::CleanEvict        53455                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::UpgradeReq          226                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExReq         9605                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExResp         9605                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadSharedReq       185464                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::SwapReq       843256                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::SwapResp       843256                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::BadAddressError           82                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::InvalidateReq         1345                       # Transaction distribution (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l2cache.mem_side_port::board.platform.clint.pio      3373117                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l2cache.mem_side_port::board.platform.plic.pio           18                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l2cache.mem_side_port::board.bridge.cpu_side_port           18                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l2cache.mem_side_port::board.memory.mem_ctrl.port       461019                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l2cache.mem_side_port::board.cache_hierarchy.membus.badaddr_responder.pio          164                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l2cache.mem_side_port::total      3834336                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount::total      3834336                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l2cache.mem_side_port::board.platform.clint.pio     10119352                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l2cache.mem_side_port::board.platform.plic.pio           36                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l2cache.mem_side_port::board.bridge.cpu_side_port           36                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l2cache.mem_side_port::board.memory.mem_ctrl.port     13504384                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l2cache.mem_side_port::total     23623808                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize::total     23623808                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.snoops               225                       # Total snoops (Count)
board.cache_hierarchy.membus.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.membus.snoopFanout::samples      2047443                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::mean            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::stdev            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::0      2047443    100.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::1            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::max_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::total      2047443                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 250000000000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.power_state.pwrStateResidencyTicks::UNDEFINED 250000000000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.reqLayer0.occupancy   1264931536                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer1.occupancy         7327                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer2.occupancy         8919                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer2.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer3.occupancy    271131225                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer3.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer4.occupancy        41538                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer4.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer2.occupancy   1901265695                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoop_filter.totRequests       445241                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleRequests        84636                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.clk_domain.clock                            500                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.disk.power_state.pwrStateResidencyTicks::UNDEFINED 250000000000                       # Cumulative time (in ticks) in various power states (Tick)
board.ethernet.EtherDevice.postedInterrupts            0                       # Number of posts to CPU (Count)
board.ethernet.EtherDevice.descDmaReads             0                       # Number of descriptors the device read w/ DMA (Count)
board.ethernet.EtherDevice.descDmaWrites            0                       # Number of descriptors the device wrote w/ DMA (Count)
board.ethernet.EtherDevice.descDmaRdBytes            0                       # Number of descriptor bytes read w/ DMA (Count)
board.ethernet.EtherDevice.descDmaWrBytes            0                       # Number of descriptor bytes write w/ DMA (Count)
board.ethernet.EtherDevice.postedSwi                0                       # Number of software interrupts posted to CPU (Count)
board.ethernet.EtherDevice.totalSwi                 0                       # Total number of Swi written to ISR (Count)
board.ethernet.EtherDevice.coalescedSwi           nan                       # Average number of Swi's coalesced into each post ((Count/Count))
board.ethernet.EtherDevice.postedRxIdle             0                       # Number of rxIdle interrupts posted to CPU (Count)
board.ethernet.EtherDevice.totalRxIdle              0                       # Total number of RxIdle written to ISR (Count)
board.ethernet.EtherDevice.coalescedRxIdle          nan                       # Average number of RxIdle's coalesced into each post ((Count/Count))
board.ethernet.EtherDevice.postedRxOk               0                       # Number of RxOk interrupts posted to CPU (Count)
board.ethernet.EtherDevice.totalRxOk                0                       # Total number of RxOk written to ISR (Count)
board.ethernet.EtherDevice.coalescedRxOk          nan                       # Average number of RxOk's coalesced into each post ((Count/Count))
board.ethernet.EtherDevice.postedRxDesc             0                       # Number of RxDesc interrupts posted to CPU (Count)
board.ethernet.EtherDevice.totalRxDesc              0                       # Total number of RxDesc written to ISR (Count)
board.ethernet.EtherDevice.coalescedRxDesc          nan                       # Average number of RxDesc's coalesced into each post ((Count/Count))
board.ethernet.EtherDevice.postedTxOk               0                       # Number of TxOk interrupts posted to CPU (Count)
board.ethernet.EtherDevice.totalTxOk                0                       # Total number of TxOk written to ISR (Count)
board.ethernet.EtherDevice.coalescedTxOk          nan                       # Average number of TxOk's coalesced into each post ((Count/Count))
board.ethernet.EtherDevice.postedTxIdle             0                       # Number of TxIdle interrupts posted to CPU (Count)
board.ethernet.EtherDevice.totalTxIdle              0                       # Total number of TxIdle written to ISR (Count)
board.ethernet.EtherDevice.coalescedTxIdle          nan                       # Average number of TxIdle's coalesced into each post ((Count/Count))
board.ethernet.EtherDevice.postedTxDesc             0                       # Number of TxDesc interrupts posted to CPU (Count)
board.ethernet.EtherDevice.totalTxDesc              0                       # Total number of TxDesc written to ISR (Count)
board.ethernet.EtherDevice.coalescedTxDesc          nan                       # Average number of TxDesc's coalesced into each post ((Count/Count))
board.ethernet.EtherDevice.postedRxOrn              0                       # Number of RxOrn posted to CPU (Count)
board.ethernet.EtherDevice.totalRxOrn               0                       # Total number of RxOrn written to ISR (Count)
board.ethernet.EtherDevice.coalescedRxOrn          nan                       # Average number of RxOrn's coalesced into each post ((Count/Count))
board.ethernet.EtherDevice.coalescedTotal          nan                       # Average number of interrupts coalesced into each post ((Count/Count))
board.ethernet.EtherDevice.droppedPackets            0                       # Number of packets dropped (Count)
board.ethernet.power_state.pwrStateResidencyTicks::UNDEFINED 250000000000                       # Cumulative time (in ticks) in various power states (Tick)
board.iobus.transDist::ReadReq                      3                       # Transaction distribution (Count)
board.iobus.transDist::ReadResp                     3                       # Transaction distribution (Count)
board.iobus.transDist::WriteReq                     6                       # Transaction distribution (Count)
board.iobus.transDist::WriteResp                    6                       # Transaction distribution (Count)
board.iobus.pktCount_board.bridge.mem_side_port::board.disk.pio           18                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.bridge.mem_side_port::total           18                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount::total                        18                       # Packet count per connected requestor and responder (Count)
board.iobus.pktSize_board.bridge.mem_side_port::board.disk.pio           36                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.bridge.mem_side_port::total           36                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize::total                         36                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 250000000000                       # Cumulative time (in ticks) in various power states (Tick)
board.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 250000000000                       # Cumulative time (in ticks) in various power states (Tick)
board.iobus.reqLayer3.occupancy                  8581                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer3.utilization                 0.0                       # Layer utilization (Ratio)
board.iobus.respLayer1.occupancy                 6000                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer1.utilization                0.0                       # Layer utilization (Ratio)
board.memory.mem_ctrl.avgPriority_writebacks::samples     35251.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l1dcaches0.prefetcher::samples     55626.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l1dcaches1.prefetcher::samples     30382.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l1icaches0.prefetcher::samples    200048.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l2cache.prefetcher::samples      7657.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores0.core.mmu.dtb.walker::samples       381.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores0.core.mmu.itb.walker::samples        49.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores0.core.inst::samples      7947.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores0.core.data::samples     51371.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores1.core.mmu.dtb.walker::samples       444.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores1.core.mmu.itb.walker::samples        71.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores1.core.inst::samples      4294.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores1.core.data::samples     36765.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.priorityMinLatency 0.000000017492                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl.priorityMaxLatency 0.000000980580                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl.numReadWriteTurnArounds        27881                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl.numWriteReadTurnArounds        27882                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl.numStayReadState         717592                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl.numStayWriteState         71635                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl.readReqs                 395035                       # Number of read requests accepted (Count)
board.memory.mem_ctrl.writeReqs                 35258                       # Number of write requests accepted (Count)
board.memory.mem_ctrl.readBursts               395035                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl.writeBursts               35258                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl.servicedByWrQ                 0                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl.mergedWrBursts                7                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl.avgRdQLen                  1.00                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.avgWrQLen                  0.97                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.numRdRetry                    0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl.numWrRetry                    0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl.readPktSize::0                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::1                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::2                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::3                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::4                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::5                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::6           395035                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::0               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::1               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::2               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::3               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::4               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::5               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::6           35258                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.rdQLenPdf::0             387057                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::1               5896                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::2               1869                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::3                198                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::4                 15                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::5                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::6                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::7                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::8                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::9                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::10                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::11                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::12                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::13                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::14                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::15                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::16                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::17                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::18                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::19                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::20                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::21                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::22                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::23                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::24                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::25                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::26                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::27                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::28                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::29                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::30                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::31                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::32                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::33                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::34                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::35                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::36                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::37                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::38                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::39                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::40                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::41                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::42                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::43                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::44                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::45                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::46                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::47                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::48                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::49                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::50                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::51                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::52                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::53                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::54                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::55                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::56                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::57                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::58                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::59                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::60                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::61                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::62                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::63                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::0              32194                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::1               2620                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::2                368                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::3                 58                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::4                  6                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::5                  2                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::6                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::7                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::8                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::9                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::10                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::11                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::12                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::13                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::14                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::15                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::16                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::17                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::18                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::19                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::20                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::21                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::22                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::23                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::24                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::25                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::26                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::27                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::28                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::29                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::30                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::31                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::32                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::33                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::34                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::35                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::36                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::37                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::38                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::39                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::40                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::41                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::42                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::43                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::44                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::45                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::46                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::47                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::48                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::49                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::50                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::51                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::52                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::53                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::54                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::55                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::56                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::57                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::58                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::59                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::60                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::61                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::62                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::63                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::64                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::65                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::66                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::67                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::68                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::69                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::70                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::71                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::72                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::73                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::74                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::75                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::76                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::77                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::78                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::79                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::80                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::81                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::82                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::83                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::84                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::85                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::86                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::87                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::88                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::89                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::90                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::91                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::92                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::93                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::94                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::95                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::96                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::97                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::98                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::99                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::100                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::101                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::102                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::103                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::104                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::105                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::106                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::107                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::108                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::109                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::110                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::111                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::112                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::113                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::114                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::115                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::116                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::117                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::118                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::119                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::120                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::121                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::122                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::123                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::124                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::125                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::126                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::127                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdPerTurnAround::samples        27882                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::mean    14.168101                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::stdev   552.443894                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::0-2047        27877     99.98%     99.98% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::2048-4095            4      0.01%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::90112-92159            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::total        27882                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.wrPerTurnAround::samples        27881                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::mean     1.264302                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::stdev     0.681466                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::0            8      0.03%      0.03% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::1        22716     81.47%     81.50% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::2         3763     13.50%     95.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::3          921      3.30%     98.30% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::4          288      1.03%     99.34% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::5          103      0.37%     99.71% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::6           41      0.15%     99.85% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::7           22      0.08%     99.93% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::8           10      0.04%     99.97% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::9            1      0.00%     99.97% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::10            3      0.01%     99.98% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::11            2      0.01%     99.99% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::12            2      0.01%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::13            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::total        27881                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.bytesReadWrQ                  0                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl.bytesReadSys           25282240                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl.bytesWrittenSys         2256512                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl.avgRdBWSys         101128960.20225793                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.avgWrBWSys         9026048.01805210                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.totGap              48882026262                       # Total gap between requests (Tick)
board.memory.mem_ctrl.avgGap                113601.72                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l1dcaches0.prefetcher      3560064                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l1dcaches1.prefetcher      1944448                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l1icaches0.prefetcher     12803072                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l2cache.prefetcher       490048                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores0.core.mmu.dtb.walker        24384                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores0.core.mmu.itb.walker         3136                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores0.core.inst       508608                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores0.core.data      3287744                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores1.core.mmu.dtb.walker        28416                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores1.core.mmu.itb.walker         4544                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores1.core.inst       274816                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores1.core.data      2352960                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorWriteBytes::writebacks      2256064                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l1dcaches0.prefetcher 14240256.028480513021                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l1dcaches1.prefetcher 7777792.015555584803                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l1icaches0.prefetcher 51212288.102424576879                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l2cache.prefetcher 1960192.003920384217                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores0.core.mmu.dtb.walker 97536.000195072003                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores0.core.mmu.itb.walker 12544.000025088000                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores0.core.inst 2034432.004068864044                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores0.core.data 13150976.026301952079                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores1.core.mmu.dtb.walker 113664.000227328012                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores1.core.mmu.itb.walker 18176.000036352001                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores1.core.inst 1099264.002198528033                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores1.core.data 9411840.018823681399                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorWriteRate::writebacks 9024256.018048511818                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l1dcaches0.prefetcher        55626                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l1dcaches1.prefetcher        30382                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l1icaches0.prefetcher       200048                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l2cache.prefetcher         7657                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores0.core.mmu.dtb.walker          381                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores0.core.mmu.itb.walker           49                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores0.core.inst         7947                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores0.core.data        51371                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores1.core.mmu.dtb.walker          444                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores1.core.mmu.itb.walker           71                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores1.core.inst         4294                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores1.core.data        36765                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorWriteAccesses::writebacks        35258                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l1dcaches0.prefetcher   1312133153                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l1dcaches1.prefetcher    666011113                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l1icaches0.prefetcher   5073031921                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l2cache.prefetcher    204906353                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores0.core.mmu.dtb.walker     14603458                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores0.core.mmu.itb.walker      2110588                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores0.core.inst    230599422                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores0.core.data   1648647366                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores1.core.mmu.dtb.walker     17547428                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores1.core.mmu.itb.walker      3298272                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores1.core.inst    123653590                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores1.core.data   1105408562                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorWriteTotalLat::writebacks   1897095904                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l1dcaches0.prefetcher     23588.49                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l1dcaches1.prefetcher     21921.24                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l1icaches0.prefetcher     25359.07                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l2cache.prefetcher     26760.66                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores0.core.mmu.dtb.walker     38329.29                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores0.core.mmu.itb.walker     43073.22                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores0.core.inst     29017.17                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores0.core.data     32092.96                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores1.core.mmu.dtb.walker     39521.23                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores1.core.mmu.itb.walker     46454.54                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores1.core.inst     28796.83                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores1.core.data     30066.87                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorWriteAvgLat::writebacks     53806.11                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl.EncReadReq               194987                       # Number of read requests checked (Count)
board.memory.mem_ctrl.EncWriteReq               16018                       # Number of write requests checked (Count)
board.memory.mem_ctrl.EncAvgTotGap             301.91                       # Memory access gap ((Cycle/Count))
board.memory.mem_ctrl.EncTotTime             97764053                       # Total Time Cycle (Cycle)
board.memory.mem_ctrl.EncEncryptTime                0                       # Encrypt Time Cycle (Cycle)
board.memory.mem_ctrl.EncDecryptTime                0                       # Decrypt Time Cycle (Cycle)
board.memory.mem_ctrl.EncCacheAccessTime            0                       # CacheAccesTime Cycle (Cycle)
board.memory.mem_ctrl.EncHashOverlapRDMAC     10027333                       # Hash overlap Read MAC (Cycle)
board.memory.mem_ctrl.EncTotInst            713521972                       # Total Inst (Count)
board.memory.mem_ctrl.EncEndTimeOut       21533653207                       # Cycle (Cycle)
board.memory.mem_ctrl.EncBeginTimeout     21435889154                       # Cycle (Cycle)
board.memory.mem_ctrl.EncCacheRd               273963                       # Cnt Cache Read (Count)
board.memory.mem_ctrl.EncCacheWr                18678                       # Cnt Cache Write (Count)
board.memory.mem_ctrl.EncCacheRd_hit           250274                       # Cnt Cache Read Hit (Count)
board.memory.mem_ctrl.EncCacheWr_hit            18660                       # Cnt Cache WriteHit (Count)
board.memory.mem_ctrl.EncCache_hitRate          0.919                       # Cnt Cache WriteHit ((Count/Count))
board.memory.mem_ctrl.MacCacheRd               194987                       # Mac Cache Read (Count)
board.memory.mem_ctrl.MacCacheWr                16018                       # Mac Cache Write (Count)
board.memory.mem_ctrl.MacCacheRd_hit           153343                       # Mac Cache Read Hit (Count)
board.memory.mem_ctrl.MacCacheWr_hit             3341                       # Mac Cache WriteHit (Count)
board.memory.mem_ctrl.MacCache_hitRate          0.743                       # Mac Cache WriteHit ((Count/Count))
board.memory.mem_ctrl.EncReset                      0                       # Reset Time (Count)
board.memory.mem_ctrl.EncReset_Mem_RdTime            0                       # Reset Write (Count)
board.memory.mem_ctrl.EncReset_Mem_WrTime            0                       # Reset Read (Count)
board.memory.mem_ctrl.EncReset_Mem_HashTime            0                       # Reset Hash Cycle (Cycle)
board.memory.mem_ctrl.EncReset_Mem_EncryptTime            0                       # Reset Encryption Cycle (Cycle)
board.memory.mem_ctrl.EncReset_Mem_DecryptTime            0                       # Reset Decryption Cycle (Cycle)
board.memory.mem_ctrl.EncReadAesBias          5046123                       # Prediction Read overlap with AES (Cycle)
board.memory.mem_ctrl.EncPrefetchHashOverlap      5277059                       # Prediction Prefetch overlap with Hash (Cycle)
board.memory.mem_ctrl.EncPredictionSuccess        13663                       # Prediction Success Time (Count)
board.memory.mem_ctrl.EncPredictionSaveAes      1425363                       # Prediction Save Aes Cycle (Cycle)
board.memory.mem_ctrl.EncPredictionAesSuccess            0                       # Prediction Aes table find (Count)
board.memory.mem_ctrl.EncPredictionNorAesSuccess            0                       # AES normal Success Time (Count)
board.memory.mem_ctrl.EncPredictionSuccessTree          224                       # Prediction Success Time with Tree (Count)
board.memory.mem_ctrl.EncPrefetchWaitport        25028                       # Prefetch Wait Port (Count)
board.memory.mem_ctrl.EncWritePredictionNoneed            0                       # prediction write no need (Cycle)
board.memory.mem_ctrl.EncResetAesBias               0                       # Reset AES Bias Cycle (Cycle)
board.memory.mem_ctrl.EncResetHashBias              0                       # Reset Hash Bias Cycle (Cycle)
board.memory.mem_ctrl.EncReadAllLatency      32368680                       # total Read Cycle (Cycle)
board.memory.mem_ctrl.EncL0Reset                    0                       # L0 Reset Time (Cycle)
board.memory.mem_ctrl.EncHashGroupBusyMax            1                       # hash Max NUM (Cycle)
board.memory.mem_ctrl.EncHashGroupAvg           1.000                       # hash average NUM (Cycle)
board.memory.mem_ctrl.EncPrefetchCycle        5531926                       # total prediction prefetch Cycle (Cycle)
board.memory.mem_ctrl.EncPrefetchTime          134715                       # total prediction prefetch time (Cycle)
board.memory.mem_ctrl.EncPreWaitCaled           20920                       # wait for now prediciotn caled done (Cycle)
board.memory.mem_ctrl.EncPrefetchGapPreTime            0                       # prediction during gap (Cycle)
board.memory.mem_ctrl.EncTreeL0ReadTime        194987                       # Tree L0 Read (Cycle)
board.memory.mem_ctrl.EncTreeL0MissTime         11071                       # Tree L0 Miss (Cycle)
board.memory.mem_ctrl.EncTreeL1ReadTime         11071                       # Tree L1 Read (Cycle)
board.memory.mem_ctrl.EncTreeL1MissTime          3593                       # Tree L1 Miss (Cycle)
board.memory.mem_ctrl.EncTreeL2ReadTime         11071                       # Tree L2 Read (Cycle)
board.memory.mem_ctrl.EncTreeL2MissTime          2118                       # Tree L2 Miss (Cycle)
board.memory.mem_ctrl.EncTreeL3ReadTime         11071                       # Tree L3 Read (Cycle)
board.memory.mem_ctrl.EncTreeL3MissTime           456                       # Tree L3 Miss (Cycle)
board.memory.mem_ctrl.EncTreeL4ReadTime         11071                       # Tree L4 Read (Cycle)
board.memory.mem_ctrl.EncTreeL4MissTime           155                       # Tree L4 Miss (Cycle)
board.memory.mem_ctrl.EncTreeNoCheck           183916                       # Read no need check tree (Cycle)
board.memory.mem_ctrl.EncWTreeL0ReadTime        16019                       # WTree L0 Read (Cycle)
board.memory.mem_ctrl.EncWTreeL0MissTime         3636                       # WTree L0 Miss (Cycle)
board.memory.mem_ctrl.EncWTreeL1ReadTime        16019                       # WTree L1 Read (Cycle)
board.memory.mem_ctrl.EncWTreeL1MissTime         1902                       # WTree L1 Miss (Cycle)
board.memory.mem_ctrl.EncWTreeL2ReadTime         1902                       # WTree L2 Read (Cycle)
board.memory.mem_ctrl.EncWTreeL2MissTime          652                       # WTree L2 Miss (Cycle)
board.memory.mem_ctrl.EncWTreeL3ReadTime          652                       # WTree L3 Read (Cycle)
board.memory.mem_ctrl.EncWTreeL3MissTime          102                       # WTree L3 Miss (Cycle)
board.memory.mem_ctrl.EncWTreeL4ReadTime          102                       # WTree L4 Read (Cycle)
board.memory.mem_ctrl.EncWTreeL4MissTime            4                       # WTree L4 Miss (Cycle)
board.memory.mem_ctrl.EncWTreeNoCheck            4640                       # Write Read no need check tree (Cycle)
board.memory.mem_ctrl.EncWTree2HASHTIME           380                       # Write need hash 2 time (Cycle)
board.memory.mem_ctrl.EncWriteHashTime        1311920                       # Write hash time (Cycle)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l1dcaches0.prefetcher      3560064                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l1dcaches1.prefetcher      1944448                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l1icaches0.prefetcher     12803072                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l2cache.prefetcher       490048                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores0.core.mmu.dtb.walker        24384                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores0.core.mmu.itb.walker         3136                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores0.core.inst       508608                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores0.core.data      3287744                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores1.core.mmu.dtb.walker        28416                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores1.core.mmu.itb.walker         4544                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores1.core.inst       274816                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores1.core.data      2352960                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::total     25282240                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores0.core.inst       508608                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores1.core.inst       274816                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::total       783424                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::writebacks      2256512                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::total      2256512                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l1dcaches0.prefetcher        55626                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l1dcaches1.prefetcher        30382                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l1icaches0.prefetcher       200048                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l2cache.prefetcher         7657                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores0.core.mmu.dtb.walker          381                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores0.core.mmu.itb.walker           49                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores0.core.inst         7947                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores0.core.data        51371                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores1.core.mmu.dtb.walker          444                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores1.core.mmu.itb.walker           71                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores1.core.inst         4294                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores1.core.data        36765                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::total       395035                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::writebacks        35258                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::total        35258                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l1dcaches0.prefetcher     14240256                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l1dcaches1.prefetcher      7777792                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l1icaches0.prefetcher     51212288                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l2cache.prefetcher      1960192                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores0.core.mmu.dtb.walker        97536                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores0.core.mmu.itb.walker        12544                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores0.core.inst      2034432                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores0.core.data     13150976                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores1.core.mmu.dtb.walker       113664                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores1.core.mmu.itb.walker        18176                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores1.core.inst      1099264                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores1.core.data      9411840                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::total    101128960                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores0.core.inst      2034432                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores1.core.inst      1099264                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::total      3133696                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::writebacks      9026048                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::total      9026048                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::writebacks      9026048                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l1dcaches0.prefetcher     14240256                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l1dcaches1.prefetcher      7777792                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l1icaches0.prefetcher     51212288                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l2cache.prefetcher      1960192                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores0.core.mmu.dtb.walker        97536                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores0.core.mmu.itb.walker        12544                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores0.core.inst      2034432                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores0.core.data     13150976                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores1.core.mmu.dtb.walker       113664                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores1.core.mmu.itb.walker        18176                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores1.core.inst      1099264                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores1.core.data      9411840                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::total    110155008                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.readBursts          395035                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl.dram.writeBursts          35251                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::0        11912                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::1        13967                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::2        10841                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::3        11085                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::4        11249                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::5        12944                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::6        13424                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::7        11147                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::8        10457                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::9        14943                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::10        12544                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::11        13458                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::12        11742                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::13        12564                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::14        11008                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::15        10817                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::16        13021                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::17        12414                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::18        13315                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::19        11841                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::20        12334                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::21        13292                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::22        13136                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::23        10957                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::24        11293                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::25        13620                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::26        13042                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::27        11623                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::28        11434                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::29        14618                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::30        13352                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::31        11641                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::0         1097                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::1         1532                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::2          669                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::3          450                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::4          728                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::5         1079                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::6         1538                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::7          423                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::8          397                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::9         1788                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::10         1381                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::11         1432                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::12          951                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::13         1482                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::14          693                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::15          946                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::16         1236                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::17         1041                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::18          936                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::19          839                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::20          995                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::21          978                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::22         1044                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::23          356                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::24          718                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::25         1395                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::26         1414                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::27         1427                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::28         1399                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::29         2113                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::30         1532                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::31         1242                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.totQLat         3491999006                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl.dram.totBusLat       1316256620                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl.dram.totMemAccLat   10401951226                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl.dram.avgQLat            8839.72                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgBusLat          3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgMemAccLat      26331.72                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.readRowHits         283199                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl.dram.writeRowHits          4797                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl.dram.readRowHitRate        71.69                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl.dram.writeRowHitRate        13.61                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl.dram.bytesPerActivate::samples       142290                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::mean   193.536468                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::gmean   122.077228                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::stdev   239.125512                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::0-127        76002     53.41%     53.41% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::128-255        34107     23.97%     77.38% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::256-383        10447      7.34%     84.73% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::384-511         5804      4.08%     88.80% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::512-639         4437      3.12%     91.92% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::640-767         2808      1.97%     93.90% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::768-895         1569      1.10%     95.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::896-1023         1404      0.99%     95.99% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::1024-1151         5712      4.01%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::total       142290                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesRead         25282240                       # Total bytes read (Byte)
board.memory.mem_ctrl.dram.bytesWritten       2256064                       # Total bytes written (Byte)
board.memory.mem_ctrl.dram.avgRdBW         101.128960                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.avgWrBW           9.024256                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.peakBW            19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl.dram.busUtil               0.57                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl.dram.busUtilRead           0.53                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl.dram.busUtilWrite          0.05                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl.dram.pageHitRate          66.93                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 250000000000                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl.dram.rank0.actEnergy 109048723.056000                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preEnergy 192512938.010401                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.readEnergy 532402841.644796                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.writeEnergy 39127302.816000                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.refreshEnergy 21701045842.103287                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actBackEnergy 21301283247.165165                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preBackEnergy 66894545570.368042                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.totalEnergy 110769966465.077637                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.averagePower   443.079867                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::IDLE 204412407178                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::REF  11238150000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT  34349442322                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.actEnergy 112834887.984000                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preEnergy 199196975.325601                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.readEnergy 551139607.939195                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.writeEnergy 44031780.240000                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.refreshEnergy 21701045842.103287                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actBackEnergy 21874938727.151505                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preBackEnergy 66498519452.204659                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.totalEnergy 110981707272.862244                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.averagePower   443.926830                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::IDLE 203201252424                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::REF  11238150000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT  35560597076                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 250000000000                       # Cumulative time (in ticks) in various power states (Tick)
board.platform.clint.power_state.pwrStateResidencyTicks::UNDEFINED 250000000000                       # Cumulative time (in ticks) in various power states (Tick)
board.platform.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 250000000000                       # Cumulative time (in ticks) in various power states (Tick)
board.platform.plic.power_state.pwrStateResidencyTicks::UNDEFINED 250000000000                       # Cumulative time (in ticks) in various power states (Tick)
board.platform.uart.power_state.pwrStateResidencyTicks::UNDEFINED 250000000000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.numCycles       500000030                       # Number of cpu cycles simulated (Cycle)
board.processor.cores0.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores0.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores0.core.instsAdded      324835920                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores0.core.nonSpecInstsAdded      1767407                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores0.core.instsIssued     319266877                       # Number of instructions issued (Count)
board.processor.cores0.core.squashedInstsIssued       566883                       # Number of squashed instructions issued (Count)
board.processor.cores0.core.squashedInstsExamined     27920845                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores0.core.squashedOperandsExamined     15777094                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores0.core.squashedNonSpecRemoved        23964                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores0.core.numIssuedDist::samples    498448300                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::mean     0.640522                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::stdev     1.802300                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::0    428006038     85.87%     85.87% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::1     12807408      2.57%     88.44% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::2      5313125      1.07%     89.50% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::3      4027096      0.81%     90.31% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::4     10006502      2.01%     92.32% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::5      8397610      1.68%     94.00% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::6     15526372      3.11%     97.12% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::7      6333551      1.27%     98.39% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::8      8030598      1.61%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::total    498448300                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IntAlu     10637412     43.14%     43.14% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IntMult          765      0.00%     43.14% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IntDiv         3200      0.01%     43.15% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatAdd            0      0.00%     43.15% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatCmp            0      0.00%     43.15% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatCvt            0      0.00%     43.15% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMult            0      0.00%     43.15% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMultAcc            3      0.00%     43.15% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatDiv            8      0.00%     43.15% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMisc            0      0.00%     43.15% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatSqrt            0      0.00%     43.15% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAdd            0      0.00%     43.15% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAddAcc            0      0.00%     43.15% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAlu            0      0.00%     43.15% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdCmp            0      0.00%     43.15% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdCvt            0      0.00%     43.15% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMisc            0      0.00%     43.15% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMult            0      0.00%     43.15% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMultAcc            0      0.00%     43.15% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShift            0      0.00%     43.15% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShiftAcc            0      0.00%     43.15% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdDiv            0      0.00%     43.15% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSqrt            0      0.00%     43.15% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatAdd            0      0.00%     43.15% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatAlu            0      0.00%     43.15% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatCmp            0      0.00%     43.15% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatCvt            0      0.00%     43.15% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatDiv            0      0.00%     43.15% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMisc            0      0.00%     43.15% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMult            0      0.00%     43.15% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMultAcc            0      0.00%     43.15% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatSqrt            0      0.00%     43.15% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdReduceAdd            0      0.00%     43.15% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdReduceAlu            0      0.00%     43.15% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdReduceCmp            0      0.00%     43.15% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     43.15% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     43.15% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAes            0      0.00%     43.15% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAesMix            0      0.00%     43.15% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha1Hash            0      0.00%     43.15% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha1Hash2            0      0.00%     43.15% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha256Hash            0      0.00%     43.15% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha256Hash2            0      0.00%     43.15% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShaSigma2            0      0.00%     43.15% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShaSigma3            0      0.00%     43.15% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdPredAlu            0      0.00%     43.15% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MemRead     10246274     41.55%     84.71% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MemWrite      3691159     14.97%     99.67% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMemRead        44822      0.18%     99.86% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMemWrite        35468      0.14%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statIssuedInstType_0::No_OpClass       893884      0.28%      0.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IntAlu    203692211     63.80%     64.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IntMult       271659      0.09%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IntDiv        15753      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatAdd          303      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatCmp          237      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatCvt          823      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMult          310      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMultAcc           44      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatDiv            8      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMisc          406      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatSqrt            7      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAdd            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAlu            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdCmp            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdCvt            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMisc            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMult            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShift            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdDiv            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSqrt            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAes            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAesMix            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MemRead     81802071     25.62%     89.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MemWrite     32505586     10.18%     99.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMemRead        42931      0.01%     99.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMemWrite        40644      0.01%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::total    319266877                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.issueRate        0.638534                       # Inst issue rate ((Count/Cycle))
board.processor.cores0.core.fuBusy           24659111                       # FU busy when requested (Count)
board.processor.cores0.core.fuBusyRate       0.077237                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores0.core.intInstQueueReads   1161952211                       # Number of integer instruction queue reads (Count)
board.processor.cores0.core.intInstQueueWrites    354459917                       # Number of integer instruction queue writes (Count)
board.processor.cores0.core.intInstQueueWakeupAccesses    313484950                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores0.core.fpInstQueueReads       255837                       # Number of floating instruction queue reads (Count)
board.processor.cores0.core.fpInstQueueWrites       105909                       # Number of floating instruction queue writes (Count)
board.processor.cores0.core.fpInstQueueWakeupAccesses        81410                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores0.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores0.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores0.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores0.core.intAluAccesses    342866090                       # Number of integer alu accesses (Count)
board.processor.cores0.core.fpAluAccesses       166014                       # Number of floating point alu accesses (Count)
board.processor.cores0.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores0.core.numInsts        316086060                       # Number of executed instructions (Count)
board.processor.cores0.core.numLoadInsts     79265217                       # Number of load instructions executed (Count)
board.processor.cores0.core.numSquashedInsts      2329263                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores0.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores0.core.numNop                  0                       # Number of nop insts executed (Count)
board.processor.cores0.core.numRefs         112311866                       # Number of memory reference insts executed (Count)
board.processor.cores0.core.numBranches      23246462                       # Number of branches executed (Count)
board.processor.cores0.core.numStoreInsts     33046649                       # Number of stores executed (Count)
board.processor.cores0.core.numRate          0.632172                       # Inst execution rate ((Count/Cycle))
board.processor.cores0.core.timesIdled          45626                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores0.core.idleCycles        1551730                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores0.core.committedInsts    297829108                       # Number of Instructions Simulated (Count)
board.processor.cores0.core.committedOps    298682410                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores0.core.cpi              1.678815                       # CPI: Cycles Per Instruction ((Cycle/Count))
board.processor.cores0.core.totalCpi         1.678815                       # CPI: Total CPI of All Threads ((Cycle/Count))
board.processor.cores0.core.ipc              0.595658                       # IPC: Instructions Per Cycle ((Count/Cycle))
board.processor.cores0.core.totalIpc         0.595658                       # IPC: Total IPC of All Threads ((Count/Cycle))
board.processor.cores0.core.intRegfileReads    451533125                       # Number of integer regfile reads (Count)
board.processor.cores0.core.intRegfileWrites    259514479                       # Number of integer regfile writes (Count)
board.processor.cores0.core.fpRegfileReads        42989                       # Number of floating regfile reads (Count)
board.processor.cores0.core.fpRegfileWrites        42019                       # Number of floating regfile writes (Count)
board.processor.cores0.core.miscRegfileReads   3940895946                       # number of misc regfile reads (Count)
board.processor.cores0.core.miscRegfileWrites        21807                       # number of misc regfile writes (Count)
board.processor.cores0.core.MemDepUnit__0.insertedLoads     81296824                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__0.insertedStores     34514316                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__0.conflictingLoads      7557358                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__0.conflictingStores      3045099                       # Number of conflicting stores. (Count)
board.processor.cores0.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores0.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores0.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores0.core.branchPred.lookups     30704214                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.condPredicted     23588810                       # Number of conditional branches predicted (Count)
board.processor.cores0.core.branchPred.condIncorrect      1332196                       # Number of conditional branches incorrect (Count)
board.processor.cores0.core.branchPred.BTBLookups     16548028                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.BTBUpdates       773775                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.BTBHits     15434123                       # Number of BTB hits (Count)
board.processor.cores0.core.branchPred.BTBHitRatio     0.932687                       # BTB Hit Ratio (Ratio)
board.processor.cores0.core.branchPred.RASUsed      2046940                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores0.core.branchPred.RASIncorrect        43479                       # Number of incorrect RAS predictions. (Count)
board.processor.cores0.core.branchPred.indirectLookups      2216084                       # Number of indirect predictor lookups. (Count)
board.processor.cores0.core.branchPred.indirectHits       905166                       # Number of indirect target hits. (Count)
board.processor.cores0.core.branchPred.indirectMisses      1310918                       # Number of indirect misses. (Count)
board.processor.cores0.core.branchPred.indirectMispredicted       248234                       # Number of mispredicted indirect branches. (Count)
board.processor.cores0.core.commit.commitSquashedInsts     27936718                       # The number of squashed insts skipped by commit (Count)
board.processor.cores0.core.commit.commitNonSpecStalls      1743429                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores0.core.commit.branchMispredicts      1106934                       # The number of times a branch was mispredicted (Count)
board.processor.cores0.core.commit.numCommittedDist::samples    494024284                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::mean     0.604591                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::stdev     1.913506                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::0    435008698     88.05%     88.05% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::1     11459093      2.32%     90.37% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::2      3127180      0.63%     91.01% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::3      7189652      1.46%     92.46% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::4      6521726      1.32%     93.78% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::5      2114725      0.43%     94.21% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::6      2125611      0.43%     94.64% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::7      1834986      0.37%     95.01% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::8     24642613      4.99%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::total    494024284                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.instsCommitted    297829108                       # Number of instructions committed (Count)
board.processor.cores0.core.commit.opsCommitted    298682410                       # Number of ops (including micro ops) committed (Count)
board.processor.cores0.core.commit.memRefs    105112176                       # Number of memory references committed (Count)
board.processor.cores0.core.commit.loads     73510795                       # Number of loads committed (Count)
board.processor.cores0.core.commit.amos        853936                       # Number of atomic instructions committed (Count)
board.processor.cores0.core.commit.membars       866653                       # Number of memory barriers committed (Count)
board.processor.cores0.core.commit.branches     20269733                       # Number of branches committed (Count)
board.processor.cores0.core.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
board.processor.cores0.core.commit.floating        78069                       # Number of committed floating point instructions. (Count)
board.processor.cores0.core.commit.integer    297284258                       # Number of committed integer instructions. (Count)
board.processor.cores0.core.commit.functionCalls      1318043                       # Number of function calls committed. (Count)
board.processor.cores0.core.commit.committedInstType_0::No_OpClass       884467      0.30%      0.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IntAlu    192421055     64.42%     64.72% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IntMult       249836      0.08%     64.80% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IntDiv        13043      0.00%     64.81% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatAdd          295      0.00%     64.81% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatCmp          179      0.00%     64.81% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatCvt          679      0.00%     64.81% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMult          295      0.00%     64.81% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMultAcc           44      0.00%     64.81% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatDiv            7      0.00%     64.81% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMisc          329      0.00%     64.81% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatSqrt            5      0.00%     64.81% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAdd            0      0.00%     64.81% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     64.81% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAlu            0      0.00%     64.81% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdCmp            0      0.00%     64.81% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdCvt            0      0.00%     64.81% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMisc            0      0.00%     64.81% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMult            0      0.00%     64.81% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     64.81% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShift            0      0.00%     64.81% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     64.81% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdDiv            0      0.00%     64.81% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSqrt            0      0.00%     64.81% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     64.81% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.81% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     64.81% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     64.81% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     64.81% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     64.81% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     64.81% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     64.81% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     64.81% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     64.81% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     64.81% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     64.81% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     64.81% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     64.81% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAes            0      0.00%     64.81% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAesMix            0      0.00%     64.81% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     64.81% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     64.81% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     64.81% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     64.81% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     64.81% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     64.81% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     64.81% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MemRead     74326791     24.88%     89.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MemWrite     30709149     10.28%     99.97% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMemRead        37940      0.01%     99.99% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMemWrite        38296      0.01%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::total    298682410                       # Class of committed instruction (Count)
board.processor.cores0.core.commit.commitEligibleSamples     24642613                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores0.core.decode.idleCycles     17855065                       # Number of cycles decode is idle (Cycle)
board.processor.cores0.core.decode.blockedCycles    427302188                       # Number of cycles decode is blocked (Cycle)
board.processor.cores0.core.decode.runCycles     46918976                       # Number of cycles decode is running (Cycle)
board.processor.cores0.core.decode.unblockCycles      5233225                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores0.core.decode.squashCycles      1138837                       # Number of cycles decode is squashing (Cycle)
board.processor.cores0.core.decode.branchResolved     14804894                       # Number of times decode resolved a branch (Count)
board.processor.cores0.core.decode.branchMispred       241459                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores0.core.decode.decodedInsts    338333214                       # Number of instructions handled by decode (Count)
board.processor.cores0.core.decode.squashedInsts       968550                       # Number of squashed instructions handled by decode (Count)
board.processor.cores0.core.fetch.icacheStallCycles     14648405                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
board.processor.cores0.core.fetch.insts     348293434                       # Number of instructions fetch has processed (Count)
board.processor.cores0.core.fetch.branches     30704214                       # Number of branches that fetch encountered (Count)
board.processor.cores0.core.fetch.predictedBranches     18386229                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores0.core.fetch.cycles    482064753                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores0.core.fetch.squashCycles      2741894                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores0.core.fetch.tlbCycles       177464                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.cores0.core.fetch.miscStallCycles         5745                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores0.core.fetch.pendingTrapStallCycles       180733                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores0.core.fetch.icacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores0.core.fetch.cacheLines     26418197                       # Number of cache lines fetched (Count)
board.processor.cores0.core.fetch.icacheSquashes       388783                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores0.core.fetch.tlbSquashes         7153                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.cores0.core.fetch.nisnDist::samples    498448300                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::mean     0.700490                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::stdev     2.085940                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::0    438271823     87.93%     87.93% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::1      4430034      0.89%     88.82% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::2      5263964      1.06%     89.87% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::3      4429056      0.89%     90.76% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::4      7563236      1.52%     92.28% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::5      2810892      0.56%     92.84% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::6      2865529      0.57%     93.42% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::7      3097900      0.62%     94.04% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::8     29715866      5.96%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::total    498448300                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.branchRate     0.061408                       # Number of branch fetches per cycle (Ratio)
board.processor.cores0.core.fetch.rate       0.696587                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores0.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores0.core.iew.squashCycles      1138837                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores0.core.iew.blockCycles    393670252                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores0.core.iew.unblockCycles      4030406                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores0.core.iew.dispatchedInsts    326603327                       # Number of instructions dispatched to IQ (Count)
board.processor.cores0.core.iew.dispSquashedInsts       296788                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores0.core.iew.dispLoadInsts     81296824                       # Number of dispatched load instructions (Count)
board.processor.cores0.core.iew.dispStoreInsts     34514316                       # Number of dispatched store instructions (Count)
board.processor.cores0.core.iew.dispNonSpecInsts       892048                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores0.core.iew.iqFullEvents        61382                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores0.core.iew.lsqFullEvents      3104787                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores0.core.iew.memOrderViolationEvents        43386                       # Number of memory order violations (Count)
board.processor.cores0.core.iew.predictedTakenIncorrect       470133                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores0.core.iew.predictedNotTakenIncorrect       876754                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores0.core.iew.branchMispredicts      1346887                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores0.core.iew.instsToCommit    315153792                       # Cumulative count of insts sent to commit (Count)
board.processor.cores0.core.iew.writebackCount    313566360                       # Cumulative count of insts written-back (Count)
board.processor.cores0.core.iew.producerInst    220584701                       # Number of instructions producing a value (Count)
board.processor.cores0.core.iew.consumerInst    298012480                       # Number of instructions consuming a value (Count)
board.processor.cores0.core.iew.wbRate       0.627133                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores0.core.iew.wbFanout     0.740186                       # Average fanout of values written-back ((Count/Count))
board.processor.cores0.core.lsq0.forwLoads      3824288                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores0.core.lsq0.squashedLoads      7786007                       # Number of loads squashed (Count)
board.processor.cores0.core.lsq0.ignoredResponses        17576                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores0.core.lsq0.memOrderViolation        43386                       # Number of memory ordering violations (Count)
board.processor.cores0.core.lsq0.squashedStores      2912928                       # Number of stores squashed (Count)
board.processor.cores0.core.lsq0.rescheduledLoads      1050446                       # Number of loads that were rescheduled (Count)
board.processor.cores0.core.lsq0.blockedByCache         3178                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores0.core.lsq0.loadToUse::samples     73510795                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::mean     7.098829                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::stdev    46.246464                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::0-9     70931034     96.49%     96.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::10-19      1210559      1.65%     98.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::20-29       244034      0.33%     98.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::30-39        51760      0.07%     98.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::40-49         5645      0.01%     98.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::50-59         1808      0.00%     98.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::60-69         1394      0.00%     98.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::70-79         1381      0.00%     98.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::80-89         1465      0.00%     98.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::90-99         2717      0.00%     98.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::100-109        13672      0.02%     98.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::110-119         2245      0.00%     98.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::120-129         7822      0.01%     98.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::130-139        21800      0.03%     98.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::140-149         3723      0.01%     98.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::150-159        11635      0.02%     98.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::160-169         7005      0.01%     98.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::170-179         2426      0.00%     98.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::180-189         2936      0.00%     98.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::190-199         1638      0.00%     98.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::200-209         1617      0.00%     98.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::210-219         1921      0.00%     98.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::220-229         1567      0.00%     98.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::230-239       844564      1.15%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::240-249         2117      0.00%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::250-259         3223      0.00%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::260-269         3721      0.01%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::270-279         2916      0.00%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::280-289         2890      0.00%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::290-299         2793      0.00%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::overflows       116767      0.16%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::max_value         5870                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::total     73510795                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.mmu.dtb.readHits     75889222                       # read hits (Count)
board.processor.cores0.core.mmu.dtb.readMisses       786406                       # read misses (Count)
board.processor.cores0.core.mmu.dtb.readAccesses     76675628                       # read accesses (Count)
board.processor.cores0.core.mmu.dtb.writeHits     32201660                       # write hits (Count)
board.processor.cores0.core.mmu.dtb.writeMisses        67586                       # write misses (Count)
board.processor.cores0.core.mmu.dtb.writeAccesses     32269246                       # write accesses (Count)
board.processor.cores0.core.mmu.dtb.hits    108090882                       # Total TLB (read and write) hits (Count)
board.processor.cores0.core.mmu.dtb.misses       853992                       # Total TLB (read and write) misses (Count)
board.processor.cores0.core.mmu.dtb.accesses    108944874                       # Total TLB (read and write) accesses (Count)
board.processor.cores0.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 250000000000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.mmu.itb.readHits     24745223                       # read hits (Count)
board.processor.cores0.core.mmu.itb.readMisses        73527                       # read misses (Count)
board.processor.cores0.core.mmu.itb.readAccesses     24818750                       # read accesses (Count)
board.processor.cores0.core.mmu.itb.writeHits            0                       # write hits (Count)
board.processor.cores0.core.mmu.itb.writeMisses            0                       # write misses (Count)
board.processor.cores0.core.mmu.itb.writeAccesses            0                       # write accesses (Count)
board.processor.cores0.core.mmu.itb.hits     24745223                       # Total TLB (read and write) hits (Count)
board.processor.cores0.core.mmu.itb.misses        73527                       # Total TLB (read and write) misses (Count)
board.processor.cores0.core.mmu.itb.accesses     24818750                       # Total TLB (read and write) accesses (Count)
board.processor.cores0.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 250000000000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.power_state.pwrStateResidencyTicks::ON 250000000000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.rename.squashCycles      1138837                       # Number of cycles rename is squashing (Cycle)
board.processor.cores0.core.rename.idleCycles     20302557                       # Number of cycles rename is idle (Cycle)
board.processor.cores0.core.rename.blockCycles    410607643                       # Number of cycles rename is blocking (Cycle)
board.processor.cores0.core.rename.serializeStallCycles      1009514                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores0.core.rename.runCycles     49149580                       # Number of cycles rename is running (Cycle)
board.processor.cores0.core.rename.unblockCycles     16240160                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores0.core.rename.renamedInsts    333910175                       # Number of instructions processed by rename (Count)
board.processor.cores0.core.rename.ROBFullEvents        98056                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores0.core.rename.IQFullEvents      6209826                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores0.core.rename.LQFullEvents      5513107                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores0.core.rename.SQFullEvents      3492809                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores0.core.rename.renamedOperands    274025976                       # Number of destination operands rename has renamed (Count)
board.processor.cores0.core.rename.lookups    478188078                       # Number of register rename lookups that rename has made (Count)
board.processor.cores0.core.rename.intLookups    472747468                       # Number of integer rename lookups (Count)
board.processor.cores0.core.rename.fpLookups        53649                       # Number of floating rename lookups (Count)
board.processor.cores0.core.rename.committedMaps    248316689                       # Number of HB maps that are committed (Count)
board.processor.cores0.core.rename.undoneMaps     25709229                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores0.core.rename.serializing        36025                       # count of serializing insts renamed (Count)
board.processor.cores0.core.rename.tempSerializing        36107                       # count of temporary serializing insts renamed (Count)
board.processor.cores0.core.rename.skidInsts     24409477                       # count of insts added to the skid buffer (Count)
board.processor.cores0.core.rob.reads       795989972                       # The number of ROB reads (Count)
board.processor.cores0.core.rob.writes      657718613                       # The number of ROB writes (Count)
board.processor.cores0.core.thread_0.numInsts    297829108                       # Number of Instructions committed (Count)
board.processor.cores0.core.thread_0.numOps    298682410                       # Number of Ops committed (Count)
board.processor.cores0.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores1.core.numCycles       499998351                       # Number of cpu cycles simulated (Cycle)
board.processor.cores1.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores1.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores1.core.instsAdded      432983591                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores1.core.nonSpecInstsAdded         8495                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores1.core.instsIssued     429949216                       # Number of instructions issued (Count)
board.processor.cores1.core.squashedInstsIssued       239703                       # Number of squashed instructions issued (Count)
board.processor.cores1.core.squashedInstsExamined      9705669                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores1.core.squashedOperandsExamined      6183409                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores1.core.squashedNonSpecRemoved         2263                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores1.core.numIssuedDist::samples    498851694                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::mean     0.861878                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::stdev     2.128989                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::0    421707704     84.54%     84.54% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::1      2706210      0.54%     85.08% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::2      2481027      0.50%     85.58% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::3      2379487      0.48%     86.05% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::4     12757461      2.56%     88.61% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::5     10823698      2.17%     90.78% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::6     24383686      4.89%     95.67% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::7      9207327      1.85%     97.51% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::8     12405094      2.49%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::total    498851694                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntAlu     18509342     47.33%     47.33% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntMult        38005      0.10%     47.43% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntDiv        18374      0.05%     47.48% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatAdd            0      0.00%     47.48% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatCmp            0      0.00%     47.48% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatCvt            0      0.00%     47.48% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMult            0      0.00%     47.48% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMultAcc            0      0.00%     47.48% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatDiv            5      0.00%     47.48% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMisc           11      0.00%     47.48% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatSqrt            0      0.00%     47.48% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAdd            0      0.00%     47.48% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAddAcc            0      0.00%     47.48% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAlu            0      0.00%     47.48% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdCmp            0      0.00%     47.48% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdCvt            0      0.00%     47.48% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMisc            0      0.00%     47.48% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMult            0      0.00%     47.48% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMultAcc            0      0.00%     47.48% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShift            0      0.00%     47.48% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShiftAcc            0      0.00%     47.48% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdDiv            0      0.00%     47.48% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSqrt            0      0.00%     47.48% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatAdd            0      0.00%     47.48% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatAlu            0      0.00%     47.48% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatCmp            0      0.00%     47.48% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatCvt            0      0.00%     47.48% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatDiv            0      0.00%     47.48% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMisc            0      0.00%     47.48% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMult            0      0.00%     47.48% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMultAcc            0      0.00%     47.48% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatSqrt            0      0.00%     47.48% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceAdd            0      0.00%     47.48% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceAlu            0      0.00%     47.48% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceCmp            0      0.00%     47.48% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     47.48% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     47.48% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAes            0      0.00%     47.48% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAesMix            0      0.00%     47.48% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha1Hash            0      0.00%     47.48% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha1Hash2            0      0.00%     47.48% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha256Hash            0      0.00%     47.48% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha256Hash2            0      0.00%     47.48% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShaSigma2            0      0.00%     47.48% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShaSigma3            0      0.00%     47.48% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdPredAlu            0      0.00%     47.48% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MemRead     15359788     39.28%     86.75% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MemWrite      5156238     13.19%     99.94% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMemRead        12682      0.03%     99.97% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMemWrite        10771      0.03%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statIssuedInstType_0::No_OpClass         6942      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntAlu    283753124     66.00%     66.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntMult       420455      0.10%     66.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntDiv         3966      0.00%     66.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatAdd           30      0.00%     66.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatCmp           36      0.00%     66.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatCvt          103      0.00%     66.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMult           25      0.00%     66.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     66.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatDiv           11      0.00%     66.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMisc           51      0.00%     66.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatSqrt            6      0.00%     66.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAdd            0      0.00%     66.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     66.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAlu            0      0.00%     66.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdCmp            0      0.00%     66.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdCvt            0      0.00%     66.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMisc            0      0.00%     66.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMult            0      0.00%     66.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     66.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShift            0      0.00%     66.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     66.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdDiv            0      0.00%     66.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSqrt            0      0.00%     66.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     66.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     66.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     66.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     66.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     66.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     66.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     66.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     66.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     66.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     66.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     66.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     66.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     66.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     66.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAes            0      0.00%     66.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAesMix            0      0.00%     66.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     66.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     66.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     66.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     66.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     66.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     66.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     66.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MemRead    103927965     24.17%     90.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MemWrite     41809676      9.72%     99.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMemRead        13922      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMemWrite        12904      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::total    429949216                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.issueRate        0.859901                       # Inst issue rate ((Count/Cycle))
board.processor.cores1.core.fuBusy           39105216                       # FU busy when requested (Count)
board.processor.cores1.core.fuBusyRate       0.090953                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores1.core.intInstQueueReads   1398016217                       # Number of integer instruction queue reads (Count)
board.processor.cores1.core.intInstQueueWrites    442682390                       # Number of integer instruction queue writes (Count)
board.processor.cores1.core.intInstQueueWakeupAccesses    428095106                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores1.core.fpInstQueueReads        78828                       # Number of floating instruction queue reads (Count)
board.processor.cores1.core.fpInstQueueWrites        32283                       # Number of floating instruction queue writes (Count)
board.processor.cores1.core.fpInstQueueWakeupAccesses        26090                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores1.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores1.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores1.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores1.core.intAluAccesses    468996933                       # Number of integer alu accesses (Count)
board.processor.cores1.core.fpAluAccesses        50557                       # Number of floating point alu accesses (Count)
board.processor.cores1.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores1.core.numInsts        429008370                       # Number of executed instructions (Count)
board.processor.cores1.core.numLoadInsts    103519926                       # Number of load instructions executed (Count)
board.processor.cores1.core.numSquashedInsts       895763                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores1.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores1.core.numNop                  0                       # Number of nop insts executed (Count)
board.processor.cores1.core.numRefs         145247341                       # Number of memory reference insts executed (Count)
board.processor.cores1.core.numBranches      17859555                       # Number of branches executed (Count)
board.processor.cores1.core.numStoreInsts     41727415                       # Number of stores executed (Count)
board.processor.cores1.core.numRate          0.858020                       # Inst execution rate ((Count/Cycle))
board.processor.cores1.core.timesIdled          10389                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores1.core.idleCycles        1146657                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores1.core.quiesceCycles         1654                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores1.core.committedInsts    423285959                       # Number of Instructions Simulated (Count)
board.processor.cores1.core.committedOps    423286410                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores1.core.cpi              1.181231                       # CPI: Cycles Per Instruction ((Cycle/Count))
board.processor.cores1.core.totalCpi         1.181231                       # CPI: Total CPI of All Threads ((Cycle/Count))
board.processor.cores1.core.ipc              0.846575                       # IPC: Instructions Per Cycle ((Count/Cycle))
board.processor.cores1.core.totalIpc         0.846575                       # IPC: Total IPC of All Threads ((Count/Cycle))
board.processor.cores1.core.intRegfileReads    647383114                       # Number of integer regfile reads (Count)
board.processor.cores1.core.intRegfileWrites    369881736                       # Number of integer regfile writes (Count)
board.processor.cores1.core.fpRegfileReads        13171                       # Number of floating regfile reads (Count)
board.processor.cores1.core.fpRegfileWrites        13502                       # Number of floating regfile writes (Count)
board.processor.cores1.core.miscRegfileReads   4185430304                       # number of misc regfile reads (Count)
board.processor.cores1.core.miscRegfileWrites         3226                       # number of misc regfile writes (Count)
board.processor.cores1.core.MemDepUnit__0.insertedLoads    104162448                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__0.insertedStores     42196003                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__0.conflictingLoads      5299395                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__0.conflictingStores      1764171                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.branchPred.lookups     19173483                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.condPredicted     16425443                       # Number of conditional branches predicted (Count)
board.processor.cores1.core.branchPred.condIncorrect       363737                       # Number of conditional branches incorrect (Count)
board.processor.cores1.core.branchPred.BTBLookups     13189371                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.BTBUpdates       162362                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.BTBHits     13109612                       # Number of BTB hits (Count)
board.processor.cores1.core.branchPred.BTBHitRatio     0.993953                       # BTB Hit Ratio (Ratio)
board.processor.cores1.core.branchPred.RASUsed      1067872                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores1.core.branchPred.RASIncorrect         3219                       # Number of incorrect RAS predictions. (Count)
board.processor.cores1.core.branchPred.indirectLookups       841631                       # Number of indirect predictor lookups. (Count)
board.processor.cores1.core.branchPred.indirectHits       696740                       # Number of indirect target hits. (Count)
board.processor.cores1.core.branchPred.indirectMisses       144891                       # Number of indirect misses. (Count)
board.processor.cores1.core.branchPred.indirectMispredicted        20724                       # Number of mispredicted indirect branches. (Count)
board.processor.cores1.core.commit.commitSquashedInsts      9707490                       # The number of squashed insts skipped by commit (Count)
board.processor.cores1.core.commit.commitNonSpecStalls         6231                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores1.core.commit.branchMispredicts       349874                       # The number of times a branch was mispredicted (Count)
board.processor.cores1.core.commit.numCommittedDist::samples    497404145                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::mean     0.850991                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::stdev     2.278002                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::0    424609339     85.37%     85.37% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::1      7145256      1.44%     86.80% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::2      2661010      0.53%     87.34% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::3      7367678      1.48%     88.82% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::4      9962964      2.00%     90.82% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::5      2655834      0.53%     91.35% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::6      2913247      0.59%     91.94% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::7      2604944      0.52%     92.46% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::8     37483873      7.54%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::total    497404145                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.instsCommitted    423285959                       # Number of instructions committed (Count)
board.processor.cores1.core.commit.opsCommitted    423286410                       # Number of ops (including micro ops) committed (Count)
board.processor.cores1.core.commit.memRefs    143068828                       # Number of memory references committed (Count)
board.processor.cores1.core.commit.loads    101775991                       # Number of loads committed (Count)
board.processor.cores1.core.commit.amos           962                       # Number of atomic instructions committed (Count)
board.processor.cores1.core.commit.membars         2132                       # Number of memory barriers committed (Count)
board.processor.cores1.core.commit.branches     17144071                       # Number of branches committed (Count)
board.processor.cores1.core.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
board.processor.cores1.core.commit.floating        25639                       # Number of committed floating point instructions. (Count)
board.processor.cores1.core.commit.integer    423102906                       # Number of committed integer instructions. (Count)
board.processor.cores1.core.commit.functionCalls       980581                       # Number of function calls committed. (Count)
board.processor.cores1.core.commit.committedInstType_0::No_OpClass         4847      0.00%      0.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntAlu    279821260     66.11%     66.11% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntMult       387408      0.09%     66.20% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntDiv         3835      0.00%     66.20% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatAdd           30      0.00%     66.20% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatCmp           30      0.00%     66.20% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatCvt           87      0.00%     66.20% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMult           24      0.00%     66.20% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatDiv            9      0.00%     66.20% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMisc           46      0.00%     66.20% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatSqrt            6      0.00%     66.20% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAdd            0      0.00%     66.20% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAlu            0      0.00%     66.20% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdCmp            0      0.00%     66.20% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdCvt            0      0.00%     66.20% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMisc            0      0.00%     66.20% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMult            0      0.00%     66.20% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShift            0      0.00%     66.20% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdDiv            0      0.00%     66.20% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSqrt            0      0.00%     66.20% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAes            0      0.00%     66.20% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MemRead    101764168     24.04%     90.24% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MemWrite     41279253      9.75%     99.99% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMemRead        12785      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMemWrite        12622      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::total    423286410                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.commitEligibleSamples     37483873                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores1.core.decode.idleCycles     12949987                       # Number of cycles decode is idle (Cycle)
board.processor.cores1.core.decode.blockedCycles    420087813                       # Number of cycles decode is blocked (Cycle)
board.processor.cores1.core.decode.runCycles     61190801                       # Number of cycles decode is running (Cycle)
board.processor.cores1.core.decode.unblockCycles      4259683                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores1.core.decode.squashCycles       363353                       # Number of cycles decode is squashing (Cycle)
board.processor.cores1.core.decode.branchResolved     12954525                       # Number of times decode resolved a branch (Count)
board.processor.cores1.core.decode.branchMispred        16128                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores1.core.decode.decodedInsts    438016116                       # Number of instructions handled by decode (Count)
board.processor.cores1.core.decode.squashedInsts        68173                       # Number of squashed instructions handled by decode (Count)
board.processor.cores1.core.fetch.icacheStallCycles      9342565                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
board.processor.cores1.core.fetch.insts     440950798                       # Number of instructions fetch has processed (Count)
board.processor.cores1.core.fetch.branches     19173483                       # Number of branches that fetch encountered (Count)
board.processor.cores1.core.fetch.predictedBranches     14874224                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores1.core.fetch.cycles     86837646                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores1.core.fetch.squashCycles       757848                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores1.core.fetch.tlbCycles        17753                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.cores1.core.fetch.miscStallCycles          877                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores1.core.fetch.pendingTrapStallCycles        40167                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores1.core.fetch.cacheLines     24957438                       # Number of cache lines fetched (Count)
board.processor.cores1.core.fetch.icacheSquashes        74764                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores1.core.fetch.tlbSquashes          354                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.cores1.core.fetch.nisnDist::samples    498851694                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::mean     0.883934                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::stdev     2.359329                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::0    428371665     85.87%     85.87% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::1      3785393      0.76%     86.63% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::2      5104357      1.02%     87.65% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::3      2745100      0.55%     88.20% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::4      9593528      1.92%     90.13% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::5      2172887      0.44%     90.56% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::6      2010086      0.40%     90.97% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::7      3125824      0.63%     91.59% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::8     41942854      8.41%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::total    498851694                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.branchRate     0.038347                       # Number of branch fetches per cycle (Ratio)
board.processor.cores1.core.fetch.rate       0.881905                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores1.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores1.core.iew.squashCycles       363353                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores1.core.iew.blockCycles      3459183                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores1.core.iew.unblockCycles      1035248                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores1.core.iew.dispatchedInsts    432992086                       # Number of instructions dispatched to IQ (Count)
board.processor.cores1.core.iew.dispSquashedInsts        52166                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores1.core.iew.dispLoadInsts    104162448                       # Number of dispatched load instructions (Count)
board.processor.cores1.core.iew.dispStoreInsts     42196003                       # Number of dispatched store instructions (Count)
board.processor.cores1.core.iew.dispNonSpecInsts         5453                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores1.core.iew.iqFullEvents        14188                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores1.core.iew.lsqFullEvents      1013770                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores1.core.iew.memOrderViolationEvents        17316                       # Number of memory order violations (Count)
board.processor.cores1.core.iew.predictedTakenIncorrect       218418                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores1.core.iew.predictedNotTakenIncorrect       192407                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores1.core.iew.branchMispredicts       410825                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores1.core.iew.instsToCommit    428417214                       # Cumulative count of insts sent to commit (Count)
board.processor.cores1.core.iew.writebackCount    428121196                       # Cumulative count of insts written-back (Count)
board.processor.cores1.core.iew.producerInst    323884352                       # Number of instructions producing a value (Count)
board.processor.cores1.core.iew.consumerInst    433008278                       # Number of instructions consuming a value (Count)
board.processor.cores1.core.iew.wbRate       0.856245                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores1.core.iew.wbFanout     0.747987                       # Average fanout of values written-back ((Count/Count))
board.processor.cores1.core.lsq0.forwLoads      3664265                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores1.core.lsq0.squashedLoads      2386455                       # Number of loads squashed (Count)
board.processor.cores1.core.lsq0.ignoredResponses         7053                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores1.core.lsq0.memOrderViolation        17316                       # Number of memory ordering violations (Count)
board.processor.cores1.core.lsq0.squashedStores       903166                       # Number of stores squashed (Count)
board.processor.cores1.core.lsq0.rescheduledLoads       319327                       # Number of loads that were rescheduled (Count)
board.processor.cores1.core.lsq0.blockedByCache         4395                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores1.core.lsq0.loadToUse::samples    101775991                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::mean     3.542579                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::stdev    28.284668                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::0-9    100778335     99.02%     99.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::10-19       784804      0.77%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::20-29        38709      0.04%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::30-39         6331      0.01%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::40-49         2119      0.00%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::50-59         1400      0.00%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::60-69         1349      0.00%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::70-79         1758      0.00%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::80-89         1483      0.00%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::90-99         2972      0.00%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::100-109        14265      0.01%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::110-119         1403      0.00%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::120-129         7812      0.01%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::130-139        19843      0.02%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::140-149         1816      0.00%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::150-159         8683      0.01%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::160-169         2910      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::170-179         1004      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::180-189         1382      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::190-199          745      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::200-209          730      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::210-219          922      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::220-229          816      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::230-239          982      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::240-249         2443      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::250-259         3410      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::260-269         3586      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::270-279         2703      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::280-289         2565      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::290-299         2443      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::overflows        76268      0.07%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::max_value         5424                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::total    101775991                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.mmu.dtb.readHits    103506078                       # read hits (Count)
board.processor.cores1.core.mmu.dtb.readMisses        38751                       # read misses (Count)
board.processor.cores1.core.mmu.dtb.readAccesses    103544829                       # read accesses (Count)
board.processor.cores1.core.mmu.dtb.writeHits     41726263                       # write hits (Count)
board.processor.cores1.core.mmu.dtb.writeMisses         6455                       # write misses (Count)
board.processor.cores1.core.mmu.dtb.writeAccesses     41732718                       # write accesses (Count)
board.processor.cores1.core.mmu.dtb.hits    145232341                       # Total TLB (read and write) hits (Count)
board.processor.cores1.core.mmu.dtb.misses        45206                       # Total TLB (read and write) misses (Count)
board.processor.cores1.core.mmu.dtb.accesses    145277547                       # Total TLB (read and write) accesses (Count)
board.processor.cores1.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 250000000000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.mmu.itb.readHits     24958614                       # read hits (Count)
board.processor.cores1.core.mmu.itb.readMisses         4862                       # read misses (Count)
board.processor.cores1.core.mmu.itb.readAccesses     24963476                       # read accesses (Count)
board.processor.cores1.core.mmu.itb.writeHits            0                       # write hits (Count)
board.processor.cores1.core.mmu.itb.writeMisses            0                       # write misses (Count)
board.processor.cores1.core.mmu.itb.writeAccesses            0                       # write accesses (Count)
board.processor.cores1.core.mmu.itb.hits     24958614                       # Total TLB (read and write) hits (Count)
board.processor.cores1.core.mmu.itb.misses         4862                       # Total TLB (read and write) misses (Count)
board.processor.cores1.core.mmu.itb.accesses     24963476                       # Total TLB (read and write) accesses (Count)
board.processor.cores1.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 250000000000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.power_state.numTransitions            2                       # Number of power state transitions (Count)
board.processor.cores1.core.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores1.core.power_state.ticksClkGated::mean       827500                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores1.core.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores1.core.power_state.ticksClkGated::min_value       827500                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores1.core.power_state.ticksClkGated::max_value       827500                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores1.core.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores1.core.power_state.pwrStateResidencyTicks::ON 249999172500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.power_state.pwrStateResidencyTicks::CLK_GATED       827500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.rename.squashCycles       363353                       # Number of cycles rename is squashing (Cycle)
board.processor.cores1.core.rename.idleCycles     15050593                       # Number of cycles rename is idle (Cycle)
board.processor.cores1.core.rename.blockCycles      8655771                       # Number of cycles rename is blocking (Cycle)
board.processor.cores1.core.rename.serializeStallCycles    402410318                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores1.core.rename.runCycles     63278484                       # Number of cycles rename is running (Cycle)
board.processor.cores1.core.rename.unblockCycles      9093120                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores1.core.rename.renamedInsts    436136827                       # Number of instructions processed by rename (Count)
board.processor.cores1.core.rename.ROBFullEvents       107076                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores1.core.rename.IQFullEvents      1059222                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores1.core.rename.LQFullEvents      4618748                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores1.core.rename.SQFullEvents      2373489                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores1.core.rename.renamedOperands    376273073                       # Number of destination operands rename has renamed (Count)
board.processor.cores1.core.rename.lookups    659594803                       # Number of register rename lookups that rename has made (Count)
board.processor.cores1.core.rename.intLookups    657204081                       # Number of integer rename lookups (Count)
board.processor.cores1.core.rename.fpLookups        15376                       # Number of floating rename lookups (Count)
board.processor.cores1.core.rename.committedMaps    365888950                       # Number of HB maps that are committed (Count)
board.processor.cores1.core.rename.undoneMaps     10384118                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores1.core.rename.serializing         4386                       # count of serializing insts renamed (Count)
board.processor.cores1.core.rename.tempSerializing         4404                       # count of temporary serializing insts renamed (Count)
board.processor.cores1.core.rename.skidInsts     19824548                       # count of insts added to the skid buffer (Count)
board.processor.cores1.core.rob.reads       892912338                       # The number of ROB reads (Count)
board.processor.cores1.core.rob.writes      867450700                       # The number of ROB writes (Count)
board.processor.cores1.core.thread_0.numInsts    423285959                       # Number of Instructions committed (Count)
board.processor.cores1.core.thread_0.numOps    423286410                       # Number of Ops committed (Count)
board.processor.cores1.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.rng.power_state.pwrStateResidencyTicks::UNDEFINED 250000000000                       # Cumulative time (in ticks) in various power states (Tick)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         2                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
