// Seed: 4159337094
module module_0 (
    output id_0,
    input supply1 id_1,
    output logic id_2,
    output id_3,
    input logic id_4,
    output id_5,
    input id_6,
    input logic id_7,
    output id_8,
    input logic id_9,
    input id_10,
    output logic id_11,
    input id_12,
    input id_13,
    input logic id_14,
    input logic id_15,
    output id_16,
    output id_17
);
  assign id_11   = 1;
  assign id_3[1] = id_14;
  always @(posedge id_1[1] & 1) begin
    if (id_15) begin
      id_16 = id_12;
      id_16 <= 1;
    end
  end
  type_27(
      1, 1, 1
  );
  logic id_18;
  assign id_11 = id_15 - 1;
endmodule
`default_nettype wire
