Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Nov 20 22:31:09 2023
| Host         : Naboo running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/fetching_ip_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.840ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.153ns  (logic 3.815ns (53.336%)  route 3.338ns (46.664%))
  Logic Levels:           5  (LUT5=2 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=331, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     3.845 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0/CASCADEOUTB
                         net (fo=1, unplaced)         0.065     3.910    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_n_1
                         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     4.335 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_0/DOBDO[0]
                         net (fo=2, unplaced)         0.800     5.135    bd_0_i/hls_inst/inst/grp_fetch_fu_62/q0[0]
                         LUT5 (Prop_lut5_I1_O)        0.146     5.281 r  bd_0_i/hls_inst/inst/grp_fetch_fu_62/int_ap_start_i_12/O
                         net (fo=1, unplaced)         1.111     6.392    bd_0_i/hls_inst/inst/grp_fetch_fu_62/int_ap_start_i_12_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.516 r  bd_0_i/hls_inst/inst/grp_fetch_fu_62/int_ap_start_i_6/O
                         net (fo=2, unplaced)         0.913     7.429    bd_0_i/hls_inst/inst/grp_fetch_fu_62/int_ap_start_i_6_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     7.553 r  bd_0_i/hls_inst/inst/grp_fetch_fu_62/ap_CS_fsm[1]_i_2/O
                         net (fo=1, unplaced)         0.449     8.002    bd_0_i/hls_inst/inst/grp_fetch_fu_62/is_running_running_cond_update_fu_74_ap_return
                         LUT5 (Prop_lut5_I1_O)        0.124     8.126 r  bd_0_i/hls_inst/inst/grp_fetch_fu_62/ap_CS_fsm[1]_i_1__0/O
                         net (fo=1, unplaced)         0.000     8.126    bd_0_i/hls_inst/inst/ap_NS_fsm[1]
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=331, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -8.126    
  -------------------------------------------------------------------
                         slack                                  2.840    

Slack (MET) :             3.261ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.732ns  (logic 3.815ns (56.672%)  route 2.917ns (43.328%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=331, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     3.845 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6/CASCADEOUTB
                         net (fo=1, unplaced)         0.065     3.910    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6_n_1
                         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     4.335 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_6/DOBDO[0]
                         net (fo=2, unplaced)         0.800     5.135    bd_0_i/hls_inst/inst/grp_fetch_fu_62/q0[6]
                         LUT5 (Prop_lut5_I1_O)        0.146     5.281 f  bd_0_i/hls_inst/inst/grp_fetch_fu_62/int_ap_start_i_17/O
                         net (fo=2, unplaced)         1.122     6.403    bd_0_i/hls_inst/inst/grp_fetch_fu_62/int_ap_start_i_17_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.527 f  bd_0_i/hls_inst/inst/grp_fetch_fu_62/int_ap_start_i_7/O
                         net (fo=1, unplaced)         0.449     6.976    bd_0_i/hls_inst/inst/grp_fetch_fu_62/int_ap_start_i_7_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     7.100 r  bd_0_i/hls_inst/inst/grp_fetch_fu_62/int_ap_start_i_2/O
                         net (fo=6, unplaced)         0.481     7.581    bd_0_i/hls_inst/inst/control_s_axi_U/ap_done
                         LUT4 (Prop_lut4_I1_O)        0.124     7.705 r  bd_0_i/hls_inst/inst/control_s_axi_U/ap_CS_fsm[0]_i_1__0/O
                         net (fo=1, unplaced)         0.000     7.705    bd_0_i/hls_inst/inst/ap_NS_fsm[0]
                         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=331, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDSE (Setup_fdse_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -7.705    
  -------------------------------------------------------------------
                         slack                                  3.261    

Slack (MET) :             3.261ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_task_ap_done_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.732ns  (logic 3.815ns (56.672%)  route 2.917ns (43.328%))
  Logic Levels:           5  (LUT5=2 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=331, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     3.845 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6/CASCADEOUTB
                         net (fo=1, unplaced)         0.065     3.910    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6_n_1
                         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     4.335 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_6/DOBDO[0]
                         net (fo=2, unplaced)         0.800     5.135    bd_0_i/hls_inst/inst/grp_fetch_fu_62/q0[6]
                         LUT5 (Prop_lut5_I1_O)        0.146     5.281 f  bd_0_i/hls_inst/inst/grp_fetch_fu_62/int_ap_start_i_17/O
                         net (fo=2, unplaced)         1.122     6.403    bd_0_i/hls_inst/inst/grp_fetch_fu_62/int_ap_start_i_17_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.527 f  bd_0_i/hls_inst/inst/grp_fetch_fu_62/int_ap_start_i_7/O
                         net (fo=1, unplaced)         0.449     6.976    bd_0_i/hls_inst/inst/grp_fetch_fu_62/int_ap_start_i_7_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     7.100 r  bd_0_i/hls_inst/inst/grp_fetch_fu_62/int_ap_start_i_2/O
                         net (fo=6, unplaced)         0.481     7.581    bd_0_i/hls_inst/inst/control_s_axi_U/ap_done
                         LUT6 (Prop_lut6_I1_O)        0.124     7.705 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_task_ap_done_i_1/O
                         net (fo=1, unplaced)         0.000     7.705    bd_0_i/hls_inst/inst/control_s_axi_U/int_task_ap_done_i_1_n_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_task_ap_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=331, unset)          0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_task_ap_done_reg/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/control_s_axi_U/int_task_ap_done_reg
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -7.705    
  -------------------------------------------------------------------
                         slack                                  3.261    

Slack (MET) :             3.265ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.728ns  (logic 3.841ns (57.092%)  route 2.887ns (42.908%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=331, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     3.845 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6/CASCADEOUTB
                         net (fo=1, unplaced)         0.065     3.910    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6_n_1
                         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     4.335 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_6/DOBDO[0]
                         net (fo=2, unplaced)         0.800     5.135    bd_0_i/hls_inst/inst/grp_fetch_fu_62/q0[6]
                         LUT5 (Prop_lut5_I1_O)        0.146     5.281 f  bd_0_i/hls_inst/inst/grp_fetch_fu_62/int_ap_start_i_17/O
                         net (fo=2, unplaced)         1.122     6.403    bd_0_i/hls_inst/inst/grp_fetch_fu_62/int_ap_start_i_17_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.527 f  bd_0_i/hls_inst/inst/grp_fetch_fu_62/int_ap_start_i_7/O
                         net (fo=1, unplaced)         0.449     6.976    bd_0_i/hls_inst/inst/grp_fetch_fu_62/int_ap_start_i_7_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     7.100 r  bd_0_i/hls_inst/inst/grp_fetch_fu_62/int_ap_start_i_2/O
                         net (fo=6, unplaced)         0.451     7.551    bd_0_i/hls_inst/inst/control_s_axi_U/ap_done
                         LUT4 (Prop_lut4_I1_O)        0.150     7.701 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_i_1/O
                         net (fo=1, unplaced)         0.000     7.701    bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_i_1_n_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=331, unset)          0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -7.701    
  -------------------------------------------------------------------
                         slack                                  3.265    

Slack (MET) :             3.291ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.702ns  (logic 3.815ns (56.926%)  route 2.887ns (43.074%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=331, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     3.845 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6/CASCADEOUTB
                         net (fo=1, unplaced)         0.065     3.910    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6_n_1
                         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     4.335 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_6/DOBDO[0]
                         net (fo=2, unplaced)         0.800     5.135    bd_0_i/hls_inst/inst/grp_fetch_fu_62/q0[6]
                         LUT5 (Prop_lut5_I1_O)        0.146     5.281 f  bd_0_i/hls_inst/inst/grp_fetch_fu_62/int_ap_start_i_17/O
                         net (fo=2, unplaced)         1.122     6.403    bd_0_i/hls_inst/inst/grp_fetch_fu_62/int_ap_start_i_17_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.527 f  bd_0_i/hls_inst/inst/grp_fetch_fu_62/int_ap_start_i_7/O
                         net (fo=1, unplaced)         0.449     6.976    bd_0_i/hls_inst/inst/grp_fetch_fu_62/int_ap_start_i_7_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     7.100 r  bd_0_i/hls_inst/inst/grp_fetch_fu_62/int_ap_start_i_2/O
                         net (fo=6, unplaced)         0.451     7.551    bd_0_i/hls_inst/inst/control_s_axi_U/ap_done
                         LUT4 (Prop_lut4_I1_O)        0.124     7.675 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_i_1/O
                         net (fo=1, unplaced)         0.000     7.675    bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_i_1_n_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=331, unset)          0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_reg/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_reg
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -7.675    
  -------------------------------------------------------------------
                         slack                                  3.291    

Slack (MET) :             3.291ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.702ns  (logic 3.815ns (56.926%)  route 2.887ns (43.074%))
  Logic Levels:           5  (LUT5=3 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=331, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     3.845 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6/CASCADEOUTB
                         net (fo=1, unplaced)         0.065     3.910    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6_n_1
                         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     4.335 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_6/DOBDO[0]
                         net (fo=2, unplaced)         0.800     5.135    bd_0_i/hls_inst/inst/grp_fetch_fu_62/q0[6]
                         LUT5 (Prop_lut5_I1_O)        0.146     5.281 f  bd_0_i/hls_inst/inst/grp_fetch_fu_62/int_ap_start_i_17/O
                         net (fo=2, unplaced)         1.122     6.403    bd_0_i/hls_inst/inst/grp_fetch_fu_62/int_ap_start_i_17_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.527 f  bd_0_i/hls_inst/inst/grp_fetch_fu_62/int_ap_start_i_7/O
                         net (fo=1, unplaced)         0.449     6.976    bd_0_i/hls_inst/inst/grp_fetch_fu_62/int_ap_start_i_7_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     7.100 r  bd_0_i/hls_inst/inst/grp_fetch_fu_62/int_ap_start_i_2/O
                         net (fo=6, unplaced)         0.451     7.551    bd_0_i/hls_inst/inst/control_s_axi_U/ap_done
                         LUT5 (Prop_lut5_I3_O)        0.124     7.675 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_isr[0]_i_1/O
                         net (fo=1, unplaced)         0.000     7.675    bd_0_i/hls_inst/inst/control_s_axi_U/int_isr[0]_i_1_n_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=331, unset)          0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[0]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -7.675    
  -------------------------------------------------------------------
                         slack                                  3.291    

Slack (MET) :             3.291ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.702ns  (logic 3.815ns (56.926%)  route 2.887ns (43.074%))
  Logic Levels:           5  (LUT5=3 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=331, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     3.845 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6/CASCADEOUTB
                         net (fo=1, unplaced)         0.065     3.910    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6_n_1
                         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     4.335 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_6/DOBDO[0]
                         net (fo=2, unplaced)         0.800     5.135    bd_0_i/hls_inst/inst/grp_fetch_fu_62/q0[6]
                         LUT5 (Prop_lut5_I1_O)        0.146     5.281 f  bd_0_i/hls_inst/inst/grp_fetch_fu_62/int_ap_start_i_17/O
                         net (fo=2, unplaced)         1.122     6.403    bd_0_i/hls_inst/inst/grp_fetch_fu_62/int_ap_start_i_17_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.527 f  bd_0_i/hls_inst/inst/grp_fetch_fu_62/int_ap_start_i_7/O
                         net (fo=1, unplaced)         0.449     6.976    bd_0_i/hls_inst/inst/grp_fetch_fu_62/int_ap_start_i_7_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     7.100 r  bd_0_i/hls_inst/inst/grp_fetch_fu_62/int_ap_start_i_2/O
                         net (fo=6, unplaced)         0.451     7.551    bd_0_i/hls_inst/inst/control_s_axi_U/ap_done
                         LUT5 (Prop_lut5_I3_O)        0.124     7.675 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_isr[1]_i_1/O
                         net (fo=1, unplaced)         0.000     7.675    bd_0_i/hls_inst/inst/control_s_axi_U/int_isr[1]_i_1_n_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=331, unset)          0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[1]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -7.675    
  -------------------------------------------------------------------
                         slack                                  3.291    

Slack (MET) :             5.683ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fetch_fu_62/ap_return_preg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.310ns  (logic 3.445ns (79.936%)  route 0.865ns (20.064%))
  Logic Levels:           2  (LUT3=1 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=331, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     3.845 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_6/CASCADEOUTB
                         net (fo=1, unplaced)         0.065     3.910    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_6_n_1
                         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     4.335 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_6/DOBDO[0]
                         net (fo=2, unplaced)         0.800     5.135    bd_0_i/hls_inst/inst/grp_fetch_fu_62/q0[14]
                         LUT3 (Prop_lut3_I0_O)        0.148     5.283 r  bd_0_i/hls_inst/inst/grp_fetch_fu_62/ap_return_preg[14]_i_1/O
                         net (fo=1, unplaced)         0.000     5.283    bd_0_i/hls_inst/inst/grp_fetch_fu_62/instruction[14]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fetch_fu_62/ap_return_preg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=331, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_fetch_fu_62/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fetch_fu_62/ap_return_preg_reg[14]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/grp_fetch_fu_62/ap_return_preg_reg[14]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -5.283    
  -------------------------------------------------------------------
                         slack                                  5.683    

Slack (MET) :             5.683ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fetch_fu_62/ap_return_preg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.310ns  (logic 3.445ns (79.936%)  route 0.865ns (20.064%))
  Logic Levels:           2  (LUT3=1 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=331, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     3.845 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_1/CASCADEOUTB
                         net (fo=1, unplaced)         0.065     3.910    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_1_n_1
                         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     4.335 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_2_1_1/DOBDO[0]
                         net (fo=2, unplaced)         0.800     5.135    bd_0_i/hls_inst/inst/grp_fetch_fu_62/q0[17]
                         LUT3 (Prop_lut3_I0_O)        0.148     5.283 r  bd_0_i/hls_inst/inst/grp_fetch_fu_62/ap_return_preg[17]_i_1/O
                         net (fo=1, unplaced)         0.000     5.283    bd_0_i/hls_inst/inst/grp_fetch_fu_62/instruction[17]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fetch_fu_62/ap_return_preg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=331, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_fetch_fu_62/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fetch_fu_62/ap_return_preg_reg[17]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/grp_fetch_fu_62/ap_return_preg_reg[17]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -5.283    
  -------------------------------------------------------------------
                         slack                                  5.683    

Slack (MET) :             5.683ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fetch_fu_62/ap_return_preg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.310ns  (logic 3.445ns (79.936%)  route 0.865ns (20.064%))
  Logic Levels:           2  (LUT3=1 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=331, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     3.845 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_5/CASCADEOUTB
                         net (fo=1, unplaced)         0.065     3.910    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_5_n_1
                         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     4.335 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_2_1_5/DOBDO[0]
                         net (fo=2, unplaced)         0.800     5.135    bd_0_i/hls_inst/inst/grp_fetch_fu_62/q0[21]
                         LUT3 (Prop_lut3_I0_O)        0.148     5.283 r  bd_0_i/hls_inst/inst/grp_fetch_fu_62/ap_return_preg[21]_i_1/O
                         net (fo=1, unplaced)         0.000     5.283    bd_0_i/hls_inst/inst/grp_fetch_fu_62/instruction[21]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fetch_fu_62/ap_return_preg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=331, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_fetch_fu_62/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fetch_fu_62/ap_return_preg_reg[21]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/grp_fetch_fu_62/ap_return_preg_reg[21]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -5.283    
  -------------------------------------------------------------------
                         slack                                  5.683    




