Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Nov  5 12:46:05 2025
| Host         : chenxun-Z790-UD-AC running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_utilization -file pcie3_ultrascale_0_utilization_synth.rpt -pb pcie3_ultrascale_0_utilization_synth.pb
| Design       : pcie3_ultrascale_0
| Device       : xcku035fbva676-2
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs*                  |  676 |     0 |    203128 |  0.33 |
|   LUT as Logic             |  666 |     0 |    203128 |  0.33 |
|   LUT as Memory            |   10 |     0 |    112800 | <0.01 |
|     LUT as Distributed RAM |    0 |     0 |           |       |
|     LUT as Shift Register  |   10 |     0 |           |       |
| CLB Registers              | 2960 |     0 |    406256 |  0.73 |
|   Register as Flip Flop    | 2960 |     0 |    406256 |  0.73 |
|   Register as Latch        |    0 |     0 |    406256 |  0.00 |
| CARRY8                     |   27 |     0 |     30300 |  0.09 |
| F7 Muxes                   |    0 |     0 |    121200 |  0.00 |
| F8 Muxes                   |    0 |     0 |     60600 |  0.00 |
| F9 Muxes                   |    0 |     0 |     30300 |  0.00 |
+----------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 8     |          Yes |           - |          Set |
| 48    |          Yes |           - |        Reset |
| 83    |          Yes |         Set |            - |
| 2821  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |    9 |     0 |       540 |  1.67 |
|   RAMB36/FIFO*    |    3 |     0 |       540 |  0.56 |
|     RAMB36E2 only |    3 |       |           |       |
|   RAMB18          |   12 |     0 |      1080 |  1.11 |
|     RAMB18E2 only |   12 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      1700 |  0.00 |
+-----------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    0 |     0 |       312 |  0.00 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    5 |     0 |       480 |  1.04 |
|   BUFGCE             |    0 |     0 |       240 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |        40 |  0.00 |
|   BUFG_GT            |    5 |     0 |       120 |  4.17 |
|   BUFGCTRL*          |    0 |     0 |        80 |  0.00 |
| PLLE3_ADV            |    0 |     0 |        20 |  0.00 |
| MMCME3_ADV           |    0 |     0 |        10 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE3_CHANNEL   |    8 |     0 |        16 | 50.00 |
| GTHE3_COMMON    |    2 |     0 |         4 | 50.00 |
| IBUFDS_GTE3     |    0 |     0 |         8 |  0.00 |
| OBUFDS_GTE3     |    0 |     0 |         8 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |         8 |  0.00 |
| PCIE_3_1        |    1 |     0 |         2 | 50.00 |
| SYSMONE1        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE3 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+---------------+------+---------------------+
|    Ref Name   | Used | Functional Category |
+---------------+------+---------------------+
| FDRE          | 2821 |            Register |
| LUT5          |  271 |                 CLB |
| LUT4          |  196 |                 CLB |
| LUT3          |  115 |                 CLB |
| LUT6          |  113 |                 CLB |
| FDSE          |   83 |            Register |
| LUT2          |   82 |                 CLB |
| FDCE          |   48 |            Register |
| LUT1          |   32 |                 CLB |
| CARRY8        |   27 |                 CLB |
| RAMB18E2      |   12 |           Block Ram |
| SRL16E        |   10 |                 CLB |
| GTHE3_CHANNEL |    8 |            Advanced |
| FDPE          |    8 |            Register |
| BUFG_GT       |    5 |               Clock |
| RAMB36E2      |    3 |           Block Ram |
| GTHE3_COMMON  |    2 |            Advanced |
| BUFG_GT_SYNC  |    2 |               Clock |
| PCIE_3_1      |    1 |            Advanced |
+---------------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


