PowerPlay Power Analyzer report for MAP
Mon Mar 22 19:33:49 2021
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Parallel Compilation
  3. PowerPlay Power Analyzer Summary
  4. PowerPlay Power Analyzer Settings
  5. Indeterminate Toggle Rates
  6. Operating Conditions Used
  7. Thermal Power Dissipation by Block
  8. Thermal Power Dissipation by Block Type
  9. Thermal Power Dissipation by Hierarchy
 10. Core Dynamic Thermal Power Dissipation by Clock Domain
 11. Current Drawn from Voltage Supplies Summary
 12. VCCIO Supply Current Drawn by I/O Bank
 13. VCCIO Supply Current Drawn by Voltage
 14. Confidence Metric Details
 15. Signal Activities
 16. PowerPlay Power Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ; < 0.1%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------+
; PowerPlay Power Analyzer Summary                                                          ;
+----------------------------------------+--------------------------------------------------+
; PowerPlay Power Analyzer Status        ; Successful - Mon Mar 22 19:33:49 2021            ;
; Quartus II 64-Bit Version              ; 13.1.0 Build 162 10/23/2013 SJ Full Version      ;
; Revision Name                          ; MAP                                              ;
; Top-level Entity Name                  ; MAP                                              ;
; Family                                 ; Cyclone IV GX                                    ;
; Device                                 ; EP4CGX150DF31I7AD                                ;
; Power Models                           ; Final                                            ;
; Total Thermal Power Dissipation        ; 331.83 mW                                        ;
; Core Dynamic Thermal Power Dissipation ; 161.98 mW                                        ;
; Core Static Thermal Power Dissipation  ; 119.39 mW                                        ;
; I/O Thermal Power Dissipation          ; 50.45 mW                                         ;
; Power Estimation Confidence            ; Low: user provided insufficient toggle rate data ;
+----------------------------------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; PowerPlay Power Analyzer Settings                                                                    ;
+----------------------------------------------------------------------------+---------+---------------+
; Option                                                                     ; Setting ; Default Value ;
+----------------------------------------------------------------------------+---------+---------------+
; Use smart compilation                                                      ; Off     ; Off           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On      ; On            ;
; Enable compact report table                                                ; Off     ; Off           ;
; Default Power Toggle Rate                                                  ; 12.5%   ; 12.5%         ;
; Default Power Input I/O Toggle Rate                                        ; 12.5%   ; 12.5%         ;
; Use vectorless estimation                                                  ; On      ; On            ;
; Use Input Files                                                            ; Off     ; Off           ;
; Filter Glitches in VCD File Reader                                         ; On      ; On            ;
; Power Analyzer Report Signal Activity                                      ; Off     ; Off           ;
; Power Analyzer Report Power Dissipation                                    ; Off     ; Off           ;
; Device Power Characteristics                                               ; TYPICAL ; TYPICAL       ;
; Automatically Compute Junction Temperature                                 ; On      ; On            ;
; Specified Junction Temperature                                             ; 25      ; 25            ;
; Ambient Temperature                                                        ; 25      ; 25            ;
; Use Custom Cooling Solution                                                ; Off     ; Off           ;
; Board Temperature                                                          ; 25      ; 25            ;
+----------------------------------------------------------------------------+---------+---------------+


+------------------------------------+
; Indeterminate Toggle Rates         ;
+------+-----------------------------+
; Node ; Reason                      ;
+------+-----------------------------+
; rstn ; No valid clock domain found ;
+------+-----------------------------+


+-------------------------------------------------------------------------+
; Operating Conditions Used                                               ;
+---------------------------------------------+---------------------------+
; Setting                                     ; Value                     ;
+---------------------------------------------+---------------------------+
; Device power characteristics                ; Typical                   ;
;                                             ;                           ;
; Voltages                                    ;                           ;
;     VCCINT                                  ; 1.20 V                    ;
;     VCCA                                    ; 2.50 V                    ;
;     VCCD_PLL                                ; 1.20 V                    ;
;     VCC_CLKIN                               ; 2.50 V                    ;
;     VCCA_GXB                                ; 0.00 V                    ;
;     VCCH_GXB                                ; 2.50 V                    ;
;     VCCL_GXB                                ; 0.00 V                    ;
;     2.5 V I/O Standard                      ; 2.5 V                     ;
;                                             ;                           ;
; Auto computed junction temperature          ; 26.8 degrees Celsius      ;
;     Ambient temperature                     ; 25.0 degrees Celsius      ;
;     Junction-to-Case thermal resistance     ; 3.10 degrees Celsius/Watt ;
;     Case-to-Heat Sink thermal resistance    ; 0.10 degrees Celsius/Watt ;
;     Heat Sink-to-Ambient thermal resistance ; 2.10 degrees Celsius/Watt ;
;                                             ;                           ;
; Board model used                            ; None                      ;
+---------------------------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Thermal Power Dissipation by Block                                                                                                           ;
+------------+------------+---------------------+-----------------------------+--------------------------------+-------------------------------+
; Block Name ; Block Type ; Total Thermal Power ; Block Thermal Dynamic Power ; Block Thermal Static Power (1) ; Routing Thermal Dynamic Power ;
+------------+------------+---------------------+-----------------------------+--------------------------------+-------------------------------+
(1) The "Thermal Power Dissipation by Block" Table has been hidden. To show this table, please select the "Write power dissipation by block to report file" option under "PowerPlay Power Analyzer Settings".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Thermal Power Dissipation by Block Type                                                                                                                                                                            ;
+---------------------+-----------------------------------+-----------------------------+--------------------------------+-------------------------------+-----------------------------------------------------------+
; Block Type          ; Total Thermal Power by Block Type ; Block Thermal Dynamic Power ; Block Thermal Static Power (1) ; Routing Thermal Dynamic Power ; Block Average Toggle Rate (millions of transitions / sec) ;
+---------------------+-----------------------------------+-----------------------------+--------------------------------+-------------------------------+-----------------------------------------------------------+
; M9K                 ; 2.61 mW                           ; 2.53 mW                     ; --                             ; 0.08 mW                       ;   13.048                                                  ;
; Combinational cell  ; 102.80 mW                         ; 40.53 mW                    ; --                             ; 62.27 mW                      ;   65.670                                                  ;
; Clock control block ; 24.36 mW                          ; 0.00 mW                     ; --                             ; 24.36 mW                      ;  104.384                                                  ;
; Register cell       ; 29.95 mW                          ; 18.31 mW                    ; --                             ; 11.64 mW                      ;   12.488                                                  ;
; I/O                 ; 45.17 mW                          ; 5.63 mW                     ; 37.28 mW                       ; 2.26 mW                       ;   12.495                                                  ;
+---------------------+-----------------------------------+-----------------------------+--------------------------------+-------------------------------+-----------------------------------------------------------+
(1) The "Block Thermal Static Power" for all block types except Pins and the Voltage Regulator, if one exists, is part of the "Core Static Thermal Power Dissipation" value found on the PowerPlay Power Analyzer-->Summary report panel. The "Core Static Thermal Power Dissipation" also contains the thermal static power dissipated by the routing.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Thermal Power Dissipation by Hierarchy                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------+--------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------+
; Compilation Hierarchy Node                                      ; Total Thermal Power by Hierarchy (1) ; Block Thermal Dynamic Power (1) ; Block Thermal Static Power (1)(2) ; Routing Thermal Dynamic Power (1) ; Full Hierarchy Name                                                                                                ;
+-----------------------------------------------------------------+--------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------+
; |MAP                                                            ; 204.89 mW (69.53 mW)                 ; 67.00 mW (5.63 mW)              ; 37.28 mW (37.28 mW)               ; 100.61 mW (26.62 mW)              ; |MAP                                                                                                               ;
;     |Abso:abso                                                  ; 2.57 mW (2.57 mW)                    ; 0.77 mW (0.77 mW)               ; --                                ; 1.80 mW (1.80 mW)                 ; |MAP|Abso:abso                                                                                                     ;
;     |Adder:add                                                  ; 0.49 mW (0.49 mW)                    ; 0.10 mW (0.10 mW)               ; --                                ; 0.39 mW (0.39 mW)                 ; |MAP|Adder:add                                                                                                     ;
;     |ASC:asc                                                    ; 3.00 mW (3.00 mW)                    ; 0.94 mW (0.94 mW)               ; --                                ; 2.06 mW (2.06 mW)                 ; |MAP|ASC:asc                                                                                                       ;
;     |hard_block:auto_generated_inst                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|hard_block:auto_generated_inst                                                                                ;
;     |CAL:cal                                                    ; 0.45 mW (0.45 mW)                    ; 0.09 mW (0.09 mW)               ; --                                ; 0.36 mW (0.36 mW)                 ; |MAP|CAL:cal                                                                                                       ;
;     |Con_shift:con_shift                                        ; 1.23 mW (1.23 mW)                    ; 0.05 mW (0.05 mW)               ; --                                ; 1.18 mW (1.18 mW)                 ; |MAP|Con_shift:con_shift                                                                                           ;
;     |LeadingZeroAnt_3:leadingZeroAnt_3                          ; 0.30 mW (0.30 mW)                    ; 0.10 mW (0.10 mW)               ; --                                ; 0.20 mW (0.20 mW)                 ; |MAP|LeadingZeroAnt_3:leadingZeroAnt_3                                                                             ;
;     |LeadingZeroAnt_1:leadingzeroant_1                          ; 24.94 mW (0.00 mW)                   ; 10.06 mW (0.00 mW)              ; --                                ; 14.88 mW (0.00 mW)                ; |MAP|LeadingZeroAnt_1:leadingzeroant_1                                                                             ;
;         |Precode:precode                                        ; 19.17 mW (19.17 mW)                  ; 9.30 mW (9.30 mW)               ; --                                ; 9.87 mW (9.87 mW)                 ; |MAP|LeadingZeroAnt_1:leadingzeroant_1|Precode:precode                                                             ;
;         |Select_operator:select_operator                        ; 5.77 mW (5.77 mW)                    ; 0.76 mW (0.76 mW)               ; --                                ; 5.01 mW (5.01 mW)                 ; |MAP|LeadingZeroAnt_1:leadingzeroant_1|Select_operator:select_operator                                             ;
;     |LeadingZeroAnt_2:leadingzeroant_2                          ; 23.52 mW (0.05 mW)                   ; 11.53 mW (0.05 mW)              ; --                                ; 11.99 mW (0.01 mW)                ; |MAP|LeadingZeroAnt_2:leadingzeroant_2                                                                             ;
;         |First_one:first_one_high                               ; 0.69 mW (0.00 mW)                    ; 0.26 mW (0.00 mW)               ; --                                ; 0.43 mW (0.00 mW)                 ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|First_one:first_one_high                                                    ;
;             |First_one_8:First_one_one_level_3[1].first_one_8   ; 0.04 mW (0.04 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|First_one:first_one_high|First_one_8:First_one_one_level_3[1].first_one_8   ;
;             |First_one_8:First_one_one_level_3[3].first_one_8   ; 0.06 mW (0.06 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|First_one:first_one_high|First_one_8:First_one_one_level_3[3].first_one_8   ;
;             |First_one_16:First_one_one_level_4[0].first_one_16 ; 0.13 mW (0.13 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.08 mW (0.08 mW)                 ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|First_one:first_one_high|First_one_16:First_one_one_level_4[0].first_one_16 ;
;             |First_one_16:First_one_one_level_4[1].first_one_16 ; 0.18 mW (0.18 mW)                    ; 0.06 mW (0.06 mW)               ; --                                ; 0.11 mW (0.11 mW)                 ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|First_one:first_one_high|First_one_16:First_one_one_level_4[1].first_one_16 ;
;             |First_one_32:first_one_32                          ; 0.29 mW (0.29 mW)                    ; 0.12 mW (0.12 mW)               ; --                                ; 0.17 mW (0.17 mW)                 ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|First_one:first_one_high|First_one_32:first_one_32                          ;
;         |First_one:first_one_low                                ; 0.63 mW (0.00 mW)                    ; 0.15 mW (0.00 mW)               ; --                                ; 0.48 mW (0.00 mW)                 ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|First_one:first_one_low                                                     ;
;             |First_one_4:First_one_one_level_2[3].first_one_4   ; 0.05 mW (0.05 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|First_one:first_one_low|First_one_4:First_one_one_level_2[3].first_one_4    ;
;             |First_one_8:First_one_one_level_3[3].first_one_8   ; 0.15 mW (0.15 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.13 mW (0.13 mW)                 ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|First_one:first_one_low|First_one_8:First_one_one_level_3[3].first_one_8    ;
;             |First_one_16:First_one_one_level_4[1].first_one_16 ; 0.18 mW (0.18 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.15 mW (0.15 mW)                 ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|First_one:first_one_low|First_one_16:First_one_one_level_4[1].first_one_16  ;
;             |First_one_32:first_one_32                          ; 0.26 mW (0.26 mW)                    ; 0.10 mW (0.10 mW)               ; --                                ; 0.15 mW (0.15 mW)                 ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|First_one:first_one_low|First_one_32:first_one_32                           ;
;         |Revising_1:revising_1_instance                         ; 22.14 mW (22.14 mW)                  ; 11.08 mW (11.08 mW)             ; --                                ; 11.07 mW (11.07 mW)               ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance                                              ;
;     |MaF:maf                                                    ; 8.44 mW (8.44 mW)                    ; 3.26 mW (3.26 mW)               ; --                                ; 5.18 mW (5.18 mW)                 ; |MAP|MaF:maf                                                                                                       ;
;     |Multiple:multiple                                          ; 3.53 mW (0.68 mW)                    ; 1.96 mW (0.30 mW)               ; --                                ; 1.57 mW (0.38 mW)                 ; |MAP|Multiple:multiple                                                                                             ;
;         |F_t_file:first_level[0].f_t_file                       ; 0.59 mW (0.00 mW)                    ; 0.34 mW (0.00 mW)               ; --                                ; 0.25 mW (0.00 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[0].f_t_file                                                            ;
;             |F_t_chip:heap[1].f_t_chip                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[0].f_t_file|F_t_chip:heap[1].f_t_chip                                  ;
;             |F_t_chip:heap[2].f_t_chip                          ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[0].f_t_file|F_t_chip:heap[2].f_t_chip                                  ;
;             |F_t_chip:heap[3].f_t_chip                          ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[0].f_t_file|F_t_chip:heap[3].f_t_chip                                  ;
;             |F_t_chip:heap[4].f_t_chip                          ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[0].f_t_file|F_t_chip:heap[4].f_t_chip                                  ;
;             |F_t_chip:heap[5].f_t_chip                          ; 0.02 mW (0.02 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[0].f_t_file|F_t_chip:heap[5].f_t_chip                                  ;
;             |F_t_chip:heap[6].f_t_chip                          ; 0.03 mW (0.03 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[0].f_t_file|F_t_chip:heap[6].f_t_chip                                  ;
;             |F_t_chip:heap[7].f_t_chip                          ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[0].f_t_file|F_t_chip:heap[7].f_t_chip                                  ;
;             |F_t_chip:heap[8].f_t_chip                          ; 0.03 mW (0.03 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[0].f_t_file|F_t_chip:heap[8].f_t_chip                                  ;
;             |F_t_chip:heap[9].f_t_chip                          ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[0].f_t_file|F_t_chip:heap[9].f_t_chip                                  ;
;             |F_t_chip:heap[10].f_t_chip                         ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[0].f_t_file|F_t_chip:heap[10].f_t_chip                                 ;
;             |F_t_chip:heap[11].f_t_chip                         ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[0].f_t_file|F_t_chip:heap[11].f_t_chip                                 ;
;             |F_t_chip:heap[12].f_t_chip                         ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[0].f_t_file|F_t_chip:heap[12].f_t_chip                                 ;
;             |F_t_chip:heap[13].f_t_chip                         ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[0].f_t_file|F_t_chip:heap[13].f_t_chip                                 ;
;             |F_t_chip:heap[14].f_t_chip                         ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[0].f_t_file|F_t_chip:heap[14].f_t_chip                                 ;
;             |F_t_chip:heap[15].f_t_chip                         ; 0.05 mW (0.05 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[0].f_t_file|F_t_chip:heap[15].f_t_chip                                 ;
;             |F_t_chip:heap[16].f_t_chip                         ; 0.03 mW (0.03 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[0].f_t_file|F_t_chip:heap[16].f_t_chip                                 ;
;             |F_t_chip:heap[17].f_t_chip                         ; 0.04 mW (0.04 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[0].f_t_file|F_t_chip:heap[17].f_t_chip                                 ;
;             |F_t_chip:heap[18].f_t_chip                         ; 0.03 mW (0.03 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[0].f_t_file|F_t_chip:heap[18].f_t_chip                                 ;
;             |F_t_chip:heap[19].f_t_chip                         ; 0.03 mW (0.03 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[0].f_t_file|F_t_chip:heap[19].f_t_chip                                 ;
;             |F_t_chip:heap[20].f_t_chip                         ; 0.02 mW (0.02 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[0].f_t_file|F_t_chip:heap[20].f_t_chip                                 ;
;             |F_t_chip:heap[21].f_t_chip                         ; 0.03 mW (0.03 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[0].f_t_file|F_t_chip:heap[21].f_t_chip                                 ;
;             |F_t_chip:heap[22].f_t_chip                         ; 0.03 mW (0.03 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[0].f_t_file|F_t_chip:heap[22].f_t_chip                                 ;
;             |F_t_chip:heap[23].f_t_chip                         ; 0.03 mW (0.03 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[0].f_t_file|F_t_chip:heap[23].f_t_chip                                 ;
;             |F_t_chip:heap[24].f_t_chip                         ; 0.04 mW (0.04 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[0].f_t_file|F_t_chip:heap[24].f_t_chip                                 ;
;             |F_t_chip:heap[25].f_t_chip                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[0].f_t_file|F_t_chip:heap[25].f_t_chip                                 ;
;         |F_t_file:first_level[1].f_t_file                       ; 0.58 mW (0.00 mW)                    ; 0.34 mW (0.00 mW)               ; --                                ; 0.24 mW (0.00 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[1].f_t_file                                                            ;
;             |F_t_chip:heap[5].f_t_chip                          ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[1].f_t_file|F_t_chip:heap[5].f_t_chip                                  ;
;             |F_t_chip:heap[6].f_t_chip                          ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[1].f_t_file|F_t_chip:heap[6].f_t_chip                                  ;
;             |F_t_chip:heap[7].f_t_chip                          ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[1].f_t_file|F_t_chip:heap[7].f_t_chip                                  ;
;             |F_t_chip:heap[8].f_t_chip                          ; 0.03 mW (0.03 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[1].f_t_file|F_t_chip:heap[8].f_t_chip                                  ;
;             |F_t_chip:heap[9].f_t_chip                          ; 0.02 mW (0.02 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[1].f_t_file|F_t_chip:heap[9].f_t_chip                                  ;
;             |F_t_chip:heap[10].f_t_chip                         ; 0.03 mW (0.03 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[1].f_t_file|F_t_chip:heap[10].f_t_chip                                 ;
;             |F_t_chip:heap[11].f_t_chip                         ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[1].f_t_file|F_t_chip:heap[11].f_t_chip                                 ;
;             |F_t_chip:heap[12].f_t_chip                         ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[1].f_t_file|F_t_chip:heap[12].f_t_chip                                 ;
;             |F_t_chip:heap[13].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[1].f_t_file|F_t_chip:heap[13].f_t_chip                                 ;
;             |F_t_chip:heap[14].f_t_chip                         ; 0.03 mW (0.03 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[1].f_t_file|F_t_chip:heap[14].f_t_chip                                 ;
;             |F_t_chip:heap[15].f_t_chip                         ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[1].f_t_file|F_t_chip:heap[15].f_t_chip                                 ;
;             |F_t_chip:heap[16].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[1].f_t_file|F_t_chip:heap[16].f_t_chip                                 ;
;             |F_t_chip:heap[17].f_t_chip                         ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[1].f_t_file|F_t_chip:heap[17].f_t_chip                                 ;
;             |F_t_chip:heap[18].f_t_chip                         ; 0.03 mW (0.03 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[1].f_t_file|F_t_chip:heap[18].f_t_chip                                 ;
;             |F_t_chip:heap[19].f_t_chip                         ; 0.04 mW (0.04 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[1].f_t_file|F_t_chip:heap[19].f_t_chip                                 ;
;             |F_t_chip:heap[20].f_t_chip                         ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[1].f_t_file|F_t_chip:heap[20].f_t_chip                                 ;
;             |F_t_chip:heap[21].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[1].f_t_file|F_t_chip:heap[21].f_t_chip                                 ;
;             |F_t_chip:heap[22].f_t_chip                         ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[1].f_t_file|F_t_chip:heap[22].f_t_chip                                 ;
;             |F_t_chip:heap[23].f_t_chip                         ; 0.03 mW (0.03 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[1].f_t_file|F_t_chip:heap[23].f_t_chip                                 ;
;             |F_t_chip:heap[24].f_t_chip                         ; 0.04 mW (0.04 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[1].f_t_file|F_t_chip:heap[24].f_t_chip                                 ;
;             |F_t_chip:heap[25].f_t_chip                         ; 0.06 mW (0.06 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[1].f_t_file|F_t_chip:heap[25].f_t_chip                                 ;
;             |F_t_chip:heap[26].f_t_chip                         ; 0.03 mW (0.03 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[1].f_t_file|F_t_chip:heap[26].f_t_chip                                 ;
;             |F_t_chip:heap[27].f_t_chip                         ; 0.04 mW (0.04 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[1].f_t_file|F_t_chip:heap[27].f_t_chip                                 ;
;             |F_t_chip:heap[28].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[1].f_t_file|F_t_chip:heap[28].f_t_chip                                 ;
;             |F_t_chip:heap[29].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[1].f_t_file|F_t_chip:heap[29].f_t_chip                                 ;
;         |F_t_file:first_level[2].f_t_file                       ; 0.54 mW (0.00 mW)                    ; 0.28 mW (0.00 mW)               ; --                                ; 0.25 mW (0.00 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[2].f_t_file                                                            ;
;             |F_t_chip:heap[9].f_t_chip                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[2].f_t_file|F_t_chip:heap[9].f_t_chip                                  ;
;             |F_t_chip:heap[10].f_t_chip                         ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[2].f_t_file|F_t_chip:heap[10].f_t_chip                                 ;
;             |F_t_chip:heap[11].f_t_chip                         ; 0.06 mW (0.06 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[2].f_t_file|F_t_chip:heap[11].f_t_chip                                 ;
;             |F_t_chip:heap[12].f_t_chip                         ; 0.04 mW (0.04 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[2].f_t_file|F_t_chip:heap[12].f_t_chip                                 ;
;             |F_t_chip:heap[13].f_t_chip                         ; 0.03 mW (0.03 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[2].f_t_file|F_t_chip:heap[13].f_t_chip                                 ;
;             |F_t_chip:heap[14].f_t_chip                         ; 0.03 mW (0.03 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[2].f_t_file|F_t_chip:heap[14].f_t_chip                                 ;
;             |F_t_chip:heap[15].f_t_chip                         ; 0.03 mW (0.03 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[2].f_t_file|F_t_chip:heap[15].f_t_chip                                 ;
;             |F_t_chip:heap[16].f_t_chip                         ; 0.04 mW (0.04 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[2].f_t_file|F_t_chip:heap[16].f_t_chip                                 ;
;             |F_t_chip:heap[17].f_t_chip                         ; 0.04 mW (0.04 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[2].f_t_file|F_t_chip:heap[17].f_t_chip                                 ;
;             |F_t_chip:heap[18].f_t_chip                         ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[2].f_t_file|F_t_chip:heap[18].f_t_chip                                 ;
;             |F_t_chip:heap[19].f_t_chip                         ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[2].f_t_file|F_t_chip:heap[19].f_t_chip                                 ;
;             |F_t_chip:heap[20].f_t_chip                         ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[2].f_t_file|F_t_chip:heap[20].f_t_chip                                 ;
;             |F_t_chip:heap[21].f_t_chip                         ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[2].f_t_file|F_t_chip:heap[21].f_t_chip                                 ;
;             |F_t_chip:heap[22].f_t_chip                         ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[2].f_t_file|F_t_chip:heap[22].f_t_chip                                 ;
;             |F_t_chip:heap[23].f_t_chip                         ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[2].f_t_file|F_t_chip:heap[23].f_t_chip                                 ;
;             |F_t_chip:heap[24].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[2].f_t_file|F_t_chip:heap[24].f_t_chip                                 ;
;             |F_t_chip:heap[25].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[2].f_t_file|F_t_chip:heap[25].f_t_chip                                 ;
;             |F_t_chip:heap[26].f_t_chip                         ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[2].f_t_file|F_t_chip:heap[26].f_t_chip                                 ;
;             |F_t_chip:heap[27].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[2].f_t_file|F_t_chip:heap[27].f_t_chip                                 ;
;             |F_t_chip:heap[28].f_t_chip                         ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[2].f_t_file|F_t_chip:heap[28].f_t_chip                                 ;
;             |F_t_chip:heap[29].f_t_chip                         ; 0.04 mW (0.04 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[2].f_t_file|F_t_chip:heap[29].f_t_chip                                 ;
;             |F_t_chip:heap[30].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[2].f_t_file|F_t_chip:heap[30].f_t_chip                                 ;
;             |F_t_chip:heap[31].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[2].f_t_file|F_t_chip:heap[31].f_t_chip                                 ;
;             |F_t_chip:heap[32].f_t_chip                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[2].f_t_file|F_t_chip:heap[32].f_t_chip                                 ;
;             |F_t_chip:heap[33].f_t_chip                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[2].f_t_file|F_t_chip:heap[33].f_t_chip                                 ;
;         |F_t_file:first_level[3].f_t_file                       ; 0.44 mW (0.00 mW)                    ; 0.24 mW (0.00 mW)               ; --                                ; 0.20 mW (0.00 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[3].f_t_file                                                            ;
;             |F_t_chip:heap[13].f_t_chip                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[3].f_t_file|F_t_chip:heap[13].f_t_chip                                 ;
;             |F_t_chip:heap[14].f_t_chip                         ; 0.04 mW (0.04 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[3].f_t_file|F_t_chip:heap[14].f_t_chip                                 ;
;             |F_t_chip:heap[15].f_t_chip                         ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[3].f_t_file|F_t_chip:heap[15].f_t_chip                                 ;
;             |F_t_chip:heap[16].f_t_chip                         ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[3].f_t_file|F_t_chip:heap[16].f_t_chip                                 ;
;             |F_t_chip:heap[17].f_t_chip                         ; 0.06 mW (0.06 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[3].f_t_file|F_t_chip:heap[17].f_t_chip                                 ;
;             |F_t_chip:heap[18].f_t_chip                         ; 0.05 mW (0.05 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[3].f_t_file|F_t_chip:heap[18].f_t_chip                                 ;
;             |F_t_chip:heap[19].f_t_chip                         ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[3].f_t_file|F_t_chip:heap[19].f_t_chip                                 ;
;             |F_t_chip:heap[20].f_t_chip                         ; 0.03 mW (0.03 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[3].f_t_file|F_t_chip:heap[20].f_t_chip                                 ;
;             |F_t_chip:heap[21].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[3].f_t_file|F_t_chip:heap[21].f_t_chip                                 ;
;             |F_t_chip:heap[22].f_t_chip                         ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[3].f_t_file|F_t_chip:heap[22].f_t_chip                                 ;
;             |F_t_chip:heap[23].f_t_chip                         ; 0.03 mW (0.03 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[3].f_t_file|F_t_chip:heap[23].f_t_chip                                 ;
;             |F_t_chip:heap[24].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[3].f_t_file|F_t_chip:heap[24].f_t_chip                                 ;
;             |F_t_chip:heap[25].f_t_chip                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[3].f_t_file|F_t_chip:heap[25].f_t_chip                                 ;
;             |F_t_chip:heap[26].f_t_chip                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[3].f_t_file|F_t_chip:heap[26].f_t_chip                                 ;
;             |F_t_chip:heap[27].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[3].f_t_file|F_t_chip:heap[27].f_t_chip                                 ;
;             |F_t_chip:heap[28].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[3].f_t_file|F_t_chip:heap[28].f_t_chip                                 ;
;             |F_t_chip:heap[29].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[3].f_t_file|F_t_chip:heap[29].f_t_chip                                 ;
;             |F_t_chip:heap[30].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[3].f_t_file|F_t_chip:heap[30].f_t_chip                                 ;
;             |F_t_chip:heap[31].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[3].f_t_file|F_t_chip:heap[31].f_t_chip                                 ;
;             |F_t_chip:heap[32].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[3].f_t_file|F_t_chip:heap[32].f_t_chip                                 ;
;             |F_t_chip:heap[33].f_t_chip                         ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[3].f_t_file|F_t_chip:heap[33].f_t_chip                                 ;
;             |F_t_chip:heap[34].f_t_chip                         ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[3].f_t_file|F_t_chip:heap[34].f_t_chip                                 ;
;             |F_t_chip:heap[35].f_t_chip                         ; 0.03 mW (0.03 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[3].f_t_file|F_t_chip:heap[35].f_t_chip                                 ;
;             |F_t_chip:heap[36].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[3].f_t_file|F_t_chip:heap[36].f_t_chip                                 ;
;             |F_t_chip:heap[37].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[3].f_t_file|F_t_chip:heap[37].f_t_chip                                 ;
;         |F_t_file:first_level[4].f_t_file                       ; 0.33 mW (0.00 mW)                    ; 0.23 mW (0.00 mW)               ; --                                ; 0.11 mW (0.00 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[4].f_t_file                                                            ;
;             |F_t_chip:heap[17].f_t_chip                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[4].f_t_file|F_t_chip:heap[17].f_t_chip                                 ;
;             |F_t_chip:heap[18].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[4].f_t_file|F_t_chip:heap[18].f_t_chip                                 ;
;             |F_t_chip:heap[19].f_t_chip                         ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[4].f_t_file|F_t_chip:heap[19].f_t_chip                                 ;
;             |F_t_chip:heap[20].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[4].f_t_file|F_t_chip:heap[20].f_t_chip                                 ;
;             |F_t_chip:heap[21].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[4].f_t_file|F_t_chip:heap[21].f_t_chip                                 ;
;             |F_t_chip:heap[22].f_t_chip                         ; 0.02 mW (0.02 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[4].f_t_file|F_t_chip:heap[22].f_t_chip                                 ;
;             |F_t_chip:heap[23].f_t_chip                         ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[4].f_t_file|F_t_chip:heap[23].f_t_chip                                 ;
;             |F_t_chip:heap[24].f_t_chip                         ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[4].f_t_file|F_t_chip:heap[24].f_t_chip                                 ;
;             |F_t_chip:heap[25].f_t_chip                         ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[4].f_t_file|F_t_chip:heap[25].f_t_chip                                 ;
;             |F_t_chip:heap[26].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[4].f_t_file|F_t_chip:heap[26].f_t_chip                                 ;
;             |F_t_chip:heap[27].f_t_chip                         ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[4].f_t_file|F_t_chip:heap[27].f_t_chip                                 ;
;             |F_t_chip:heap[28].f_t_chip                         ; 0.02 mW (0.02 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[4].f_t_file|F_t_chip:heap[28].f_t_chip                                 ;
;             |F_t_chip:heap[29].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[4].f_t_file|F_t_chip:heap[29].f_t_chip                                 ;
;             |F_t_chip:heap[30].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[4].f_t_file|F_t_chip:heap[30].f_t_chip                                 ;
;             |F_t_chip:heap[31].f_t_chip                         ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[4].f_t_file|F_t_chip:heap[31].f_t_chip                                 ;
;             |F_t_chip:heap[32].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[4].f_t_file|F_t_chip:heap[32].f_t_chip                                 ;
;             |F_t_chip:heap[33].f_t_chip                         ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[4].f_t_file|F_t_chip:heap[33].f_t_chip                                 ;
;             |F_t_chip:heap[34].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[4].f_t_file|F_t_chip:heap[34].f_t_chip                                 ;
;             |F_t_chip:heap[35].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[4].f_t_file|F_t_chip:heap[35].f_t_chip                                 ;
;             |F_t_chip:heap[36].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[4].f_t_file|F_t_chip:heap[36].f_t_chip                                 ;
;             |F_t_chip:heap[37].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[4].f_t_file|F_t_chip:heap[37].f_t_chip                                 ;
;             |F_t_chip:heap[38].f_t_chip                         ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[4].f_t_file|F_t_chip:heap[38].f_t_chip                                 ;
;             |F_t_chip:heap[39].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[4].f_t_file|F_t_chip:heap[39].f_t_chip                                 ;
;             |F_t_chip:heap[40].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[4].f_t_file|F_t_chip:heap[40].f_t_chip                                 ;
;             |F_t_chip:heap[41].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[4].f_t_file|F_t_chip:heap[41].f_t_chip                                 ;
;         |F_t_file:first_level[5].f_t_file                       ; 0.37 mW (0.00 mW)                    ; 0.23 mW (0.00 mW)               ; --                                ; 0.13 mW (0.00 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[5].f_t_file                                                            ;
;             |F_t_chip:heap[21].f_t_chip                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[5].f_t_file|F_t_chip:heap[21].f_t_chip                                 ;
;             |F_t_chip:heap[22].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[5].f_t_file|F_t_chip:heap[22].f_t_chip                                 ;
;             |F_t_chip:heap[23].f_t_chip                         ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[5].f_t_file|F_t_chip:heap[23].f_t_chip                                 ;
;             |F_t_chip:heap[24].f_t_chip                         ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[5].f_t_file|F_t_chip:heap[24].f_t_chip                                 ;
;             |F_t_chip:heap[25].f_t_chip                         ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[5].f_t_file|F_t_chip:heap[25].f_t_chip                                 ;
;             |F_t_chip:heap[26].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[5].f_t_file|F_t_chip:heap[26].f_t_chip                                 ;
;             |F_t_chip:heap[27].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[5].f_t_file|F_t_chip:heap[27].f_t_chip                                 ;
;             |F_t_chip:heap[28].f_t_chip                         ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[5].f_t_file|F_t_chip:heap[28].f_t_chip                                 ;
;             |F_t_chip:heap[29].f_t_chip                         ; 0.02 mW (0.02 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[5].f_t_file|F_t_chip:heap[29].f_t_chip                                 ;
;             |F_t_chip:heap[30].f_t_chip                         ; 0.04 mW (0.04 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[5].f_t_file|F_t_chip:heap[30].f_t_chip                                 ;
;             |F_t_chip:heap[31].f_t_chip                         ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[5].f_t_file|F_t_chip:heap[31].f_t_chip                                 ;
;             |F_t_chip:heap[32].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[5].f_t_file|F_t_chip:heap[32].f_t_chip                                 ;
;             |F_t_chip:heap[33].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[5].f_t_file|F_t_chip:heap[33].f_t_chip                                 ;
;             |F_t_chip:heap[34].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[5].f_t_file|F_t_chip:heap[34].f_t_chip                                 ;
;             |F_t_chip:heap[35].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[5].f_t_file|F_t_chip:heap[35].f_t_chip                                 ;
;             |F_t_chip:heap[36].f_t_chip                         ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[5].f_t_file|F_t_chip:heap[36].f_t_chip                                 ;
;             |F_t_chip:heap[37].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[5].f_t_file|F_t_chip:heap[37].f_t_chip                                 ;
;             |F_t_chip:heap[38].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[5].f_t_file|F_t_chip:heap[38].f_t_chip                                 ;
;             |F_t_chip:heap[39].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[5].f_t_file|F_t_chip:heap[39].f_t_chip                                 ;
;             |F_t_chip:heap[40].f_t_chip                         ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[5].f_t_file|F_t_chip:heap[40].f_t_chip                                 ;
;             |F_t_chip:heap[41].f_t_chip                         ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[5].f_t_file|F_t_chip:heap[41].f_t_chip                                 ;
;             |F_t_chip:heap[42].f_t_chip                         ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[5].f_t_file|F_t_chip:heap[42].f_t_chip                                 ;
;             |F_t_chip:heap[43].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[5].f_t_file|F_t_chip:heap[43].f_t_chip                                 ;
;             |F_t_chip:heap[44].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[5].f_t_file|F_t_chip:heap[44].f_t_chip                                 ;
;             |F_t_chip:heap[45].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Multiple:multiple|F_t_file:first_level[5].f_t_file|F_t_chip:heap[45].f_t_chip                                 ;
;     |Pre_calculation:pre_cal                                    ; 0.58 mW (0.58 mW)                    ; 0.29 mW (0.29 mW)               ; --                                ; 0.28 mW (0.28 mW)                 ; |MAP|Pre_calculation:pre_cal                                                                                       ;
;     |Pretreatment:pretreatment                                  ; 3.56 mW (3.56 mW)                    ; 1.30 mW (1.30 mW)               ; --                                ; 2.26 mW (2.26 mW)                 ; |MAP|Pretreatment:pretreatment                                                                                     ;
;     |Reverse:reverse                                            ; 8.35 mW (8.35 mW)                    ; 3.76 mW (3.76 mW)               ; --                                ; 4.59 mW (4.59 mW)                 ; |MAP|Reverse:reverse                                                                                               ;
;     |Shift_reg:shift_reg                                        ; 0.58 mW (0.58 mW)                    ; 0.45 mW (0.45 mW)               ; --                                ; 0.13 mW (0.13 mW)                 ; |MAP|Shift_reg:shift_reg                                                                                           ;
;     |Shifting:shifting                                          ; 7.72 mW (7.72 mW)                    ; 1.81 mW (1.81 mW)               ; --                                ; 5.92 mW (5.92 mW)                 ; |MAP|Shifting:shifting                                                                                             ;
;     |T2_reg:t2_reg                                              ; 6.81 mW (4.05 mW)                    ; 5.93 mW (3.27 mW)               ; --                                ; 0.87 mW (0.78 mW)                 ; |MAP|T2_reg:t2_reg                                                                                                 ;
;         |altshift_taps:E_T2_rtl_0                               ; 2.76 mW (0.00 mW)                    ; 2.66 mW (0.00 mW)               ; --                                ; 0.10 mW (0.00 mW)                 ; |MAP|T2_reg:t2_reg|altshift_taps:E_T2_rtl_0                                                                        ;
;             |shift_taps_5om:auto_generated                      ; 2.76 mW (0.02 mW)                    ; 2.66 mW (0.02 mW)               ; --                                ; 0.10 mW (0.00 mW)                 ; |MAP|T2_reg:t2_reg|altshift_taps:E_T2_rtl_0|shift_taps_5om:auto_generated                                          ;
;                 |altsyncram_g5b1:altsyncram2                    ; 2.61 mW (2.61 mW)                    ; 2.53 mW (2.53 mW)               ; --                                ; 0.08 mW (0.08 mW)                 ; |MAP|T2_reg:t2_reg|altshift_taps:E_T2_rtl_0|shift_taps_5om:auto_generated|altsyncram_g5b1:altsyncram2              ;
;                 |cntr_0tf:cntr1                                 ; 0.06 mW (0.06 mW)                    ; 0.05 mW (0.05 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|T2_reg:t2_reg|altshift_taps:E_T2_rtl_0|shift_taps_5om:auto_generated|cntr_0tf:cntr1                           ;
;                 |cntr_mch:cntr3                                 ; 0.06 mW (0.06 mW)                    ; 0.06 mW (0.06 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|T2_reg:t2_reg|altshift_taps:E_T2_rtl_0|shift_taps_5om:auto_generated|cntr_mch:cntr3                           ;
;     |T3_1_reg:t3_1_reg                                          ; 1.83 mW (1.83 mW)                    ; 1.44 mW (1.44 mW)               ; --                                ; 0.39 mW (0.39 mW)                 ; |MAP|T3_1_reg:t3_1_reg                                                                                             ;
;     |T3_2_reg:t3_2_reg                                          ; 3.02 mW (3.02 mW)                    ; 1.72 mW (1.72 mW)               ; --                                ; 1.30 mW (1.30 mW)                 ; |MAP|T3_2_reg:t3_2_reg                                                                                             ;
;     |T4_1_addit:t4_1_a                                          ; 0.34 mW (0.34 mW)                    ; 0.07 mW (0.07 mW)               ; --                                ; 0.27 mW (0.27 mW)                 ; |MAP|T4_1_addit:t4_1_a                                                                                             ;
;     |T4_1_reg:t4_1_reg                                          ; 8.02 mW (8.02 mW)                    ; 6.00 mW (6.00 mW)               ; --                                ; 2.02 mW (2.02 mW)                 ; |MAP|T4_1_reg:t4_1_reg                                                                                             ;
;     |T4_2_reg:t4_2_reg                                          ; 4.24 mW (4.24 mW)                    ; 2.56 mW (2.56 mW)               ; --                                ; 1.68 mW (1.68 mW)                 ; |MAP|T4_2_reg:t4_2_reg                                                                                             ;
;     |T4_3_reg:t4_3_reg                                          ; 2.59 mW (2.59 mW)                    ; 1.63 mW (1.63 mW)               ; --                                ; 0.96 mW (0.96 mW)                 ; |MAP|T4_3_reg:t4_3_reg                                                                                             ;
;     |T4_CSA_file:t4_csa                                         ; 1.95 mW (0.03 mW)                    ; 0.27 mW (0.01 mW)               ; --                                ; 1.68 mW (0.02 mW)                 ; |MAP|T4_CSA_file:t4_csa                                                                                            ;
;         |Tr_Tw_CSA_chip:csa_0[0].tr_tw_csa                      ; 0.05 mW (0.05 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[0].tr_tw_csa                                                          ;
;         |Tr_Tw_CSA_chip:csa_0[1].tr_tw_csa                      ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[1].tr_tw_csa                                                          ;
;         |Tr_Tw_CSA_chip:csa_0[2].tr_tw_csa                      ; 0.06 mW (0.06 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.06 mW (0.06 mW)                 ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[2].tr_tw_csa                                                          ;
;         |Tr_Tw_CSA_chip:csa_0[3].tr_tw_csa                      ; 0.03 mW (0.03 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[3].tr_tw_csa                                                          ;
;         |Tr_Tw_CSA_chip:csa_0[4].tr_tw_csa                      ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[4].tr_tw_csa                                                          ;
;         |Tr_Tw_CSA_chip:csa_0[5].tr_tw_csa                      ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[5].tr_tw_csa                                                          ;
;         |Tr_Tw_CSA_chip:csa_0[6].tr_tw_csa                      ; 0.03 mW (0.03 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[6].tr_tw_csa                                                          ;
;         |Tr_Tw_CSA_chip:csa_0[7].tr_tw_csa                      ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[7].tr_tw_csa                                                          ;
;         |Tr_Tw_CSA_chip:csa_0[8].tr_tw_csa                      ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[8].tr_tw_csa                                                          ;
;         |Tr_Tw_CSA_chip:csa_0[9].tr_tw_csa                      ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[9].tr_tw_csa                                                          ;
;         |Tr_Tw_CSA_chip:csa_0[10].tr_tw_csa                     ; 0.03 mW (0.03 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[10].tr_tw_csa                                                         ;
;         |Tr_Tw_CSA_chip:csa_0[11].tr_tw_csa                     ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[11].tr_tw_csa                                                         ;
;         |Tr_Tw_CSA_chip:csa_0[12].tr_tw_csa                     ; 0.04 mW (0.04 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[12].tr_tw_csa                                                         ;
;         |Tr_Tw_CSA_chip:csa_0[13].tr_tw_csa                     ; 0.04 mW (0.04 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[13].tr_tw_csa                                                         ;
;         |Tr_Tw_CSA_chip:csa_0[14].tr_tw_csa                     ; 0.04 mW (0.04 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[14].tr_tw_csa                                                         ;
;         |Tr_Tw_CSA_chip:csa_0[15].tr_tw_csa                     ; 0.04 mW (0.04 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[15].tr_tw_csa                                                         ;
;         |Tr_Tw_CSA_chip:csa_0[16].tr_tw_csa                     ; 0.04 mW (0.04 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[16].tr_tw_csa                                                         ;
;         |Tr_Tw_CSA_chip:csa_0[17].tr_tw_csa                     ; 0.03 mW (0.03 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[17].tr_tw_csa                                                         ;
;         |Tr_Tw_CSA_chip:csa_0[18].tr_tw_csa                     ; 0.05 mW (0.05 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[18].tr_tw_csa                                                         ;
;         |Tr_Tw_CSA_chip:csa_0[19].tr_tw_csa                     ; 0.04 mW (0.04 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[19].tr_tw_csa                                                         ;
;         |Tr_Tw_CSA_chip:csa_0[20].tr_tw_csa                     ; 0.05 mW (0.05 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[20].tr_tw_csa                                                         ;
;         |Tr_Tw_CSA_chip:csa_0[21].tr_tw_csa                     ; 0.06 mW (0.06 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[21].tr_tw_csa                                                         ;
;         |Tr_Tw_CSA_chip:csa_0[22].tr_tw_csa                     ; 0.04 mW (0.04 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[22].tr_tw_csa                                                         ;
;         |Tr_Tw_CSA_chip:csa_0[23].tr_tw_csa                     ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[23].tr_tw_csa                                                         ;
;         |Tr_Tw_CSA_chip:csa_0[24].tr_tw_csa                     ; 0.06 mW (0.06 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[24].tr_tw_csa                                                         ;
;         |Tr_Tw_CSA_chip:csa_0[25].tr_tw_csa                     ; 0.08 mW (0.08 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.07 mW (0.07 mW)                 ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[25].tr_tw_csa                                                         ;
;         |Tr_Tw_CSA_chip:csa_0[26].tr_tw_csa                     ; 0.05 mW (0.05 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[26].tr_tw_csa                                                         ;
;         |Tr_Tw_CSA_chip:csa_0[27].tr_tw_csa                     ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[27].tr_tw_csa                                                         ;
;         |Tr_Tw_CSA_chip:csa_0[28].tr_tw_csa                     ; 0.06 mW (0.06 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.05 mW (0.05 mW)                 ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[28].tr_tw_csa                                                         ;
;         |Tr_Tw_CSA_chip:csa_0[29].tr_tw_csa                     ; 0.04 mW (0.04 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[29].tr_tw_csa                                                         ;
;         |Tr_Tw_CSA_chip:csa_0[30].tr_tw_csa                     ; 0.05 mW (0.05 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[30].tr_tw_csa                                                         ;
;         |Tr_Tw_CSA_chip:csa_0[31].tr_tw_csa                     ; 0.06 mW (0.06 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.06 mW (0.06 mW)                 ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[31].tr_tw_csa                                                         ;
;         |Tr_Tw_CSA_chip:csa_0[32].tr_tw_csa                     ; 0.04 mW (0.04 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[32].tr_tw_csa                                                         ;
;         |Tr_Tw_CSA_chip:csa_0[33].tr_tw_csa                     ; 0.12 mW (0.12 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.11 mW (0.11 mW)                 ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[33].tr_tw_csa                                                         ;
;         |Tr_Tw_CSA_chip:csa_0[34].tr_tw_csa                     ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[34].tr_tw_csa                                                         ;
;         |Tr_Tw_CSA_chip:csa_0[35].tr_tw_csa                     ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[35].tr_tw_csa                                                         ;
;         |Tr_Tw_CSA_chip:csa_0[36].tr_tw_csa                     ; 0.15 mW (0.15 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.14 mW (0.14 mW)                 ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[36].tr_tw_csa                                                         ;
;         |Tr_Tw_CSA_chip:csa_0[37].tr_tw_csa                     ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[37].tr_tw_csa                                                         ;
;         |Tr_Tw_CSA_chip:csa_0[38].tr_tw_csa                     ; 0.03 mW (0.03 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[38].tr_tw_csa                                                         ;
;         |Tr_Tw_CSA_chip:csa_0[39].tr_tw_csa                     ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[39].tr_tw_csa                                                         ;
;         |Tr_Tw_CSA_chip:csa_0[40].tr_tw_csa                     ; 0.04 mW (0.04 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[40].tr_tw_csa                                                         ;
;         |Tr_Tw_CSA_chip:csa_0[41].tr_tw_csa                     ; 0.08 mW (0.08 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.08 mW (0.08 mW)                 ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[41].tr_tw_csa                                                         ;
;         |Tr_Tw_CSA_chip:csa_0[42].tr_tw_csa                     ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[42].tr_tw_csa                                                         ;
;         |Tr_Tw_CSA_chip:csa_0[43].tr_tw_csa                     ; 0.03 mW (0.03 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[43].tr_tw_csa                                                         ;
;         |Tr_Tw_CSA_chip:csa_0[44].tr_tw_csa                     ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[44].tr_tw_csa                                                         ;
;         |Tr_Tw_CSA_chip:csa_0[45].tr_tw_csa                     ; 0.05 mW (0.05 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[45].tr_tw_csa                                                         ;
;         |Tr_Tw_CSA_chip:csa_0[46].tr_tw_csa                     ; 0.05 mW (0.05 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.04 mW (0.04 mW)                 ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[46].tr_tw_csa                                                         ;
;         |Tr_Tw_CSA_chip:csa_0[47].tr_tw_csa                     ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[47].tr_tw_csa                                                         ;
;     |Vari_shift:varis_reduce                                    ; 16.24 mW (16.24 mW)                  ; 4.61 mW (4.61 mW)               ; --                                ; 11.62 mW (11.62 mW)               ; |MAP|Vari_shift:varis_reduce                                                                                       ;
;     |Wallace_L3:wallace                                         ; 0.54 mW (0.00 mW)                    ; 0.37 mW (0.00 mW)               ; --                                ; 0.17 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace                                                                                            ;
;         |F_t_file:level_2[0].f_t_file_2t3                       ; 0.24 mW (0.00 mW)                    ; 0.17 mW (0.00 mW)               ; --                                ; 0.07 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[0].f_t_file_2t3                                                           ;
;             |F_t_chip:heap[3].f_t_chip                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[0].f_t_file_2t3|F_t_chip:heap[3].f_t_chip                                 ;
;             |F_t_chip:heap[4].f_t_chip                          ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[0].f_t_file_2t3|F_t_chip:heap[4].f_t_chip                                 ;
;             |F_t_chip:heap[5].f_t_chip                          ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[0].f_t_file_2t3|F_t_chip:heap[5].f_t_chip                                 ;
;             |F_t_chip:heap[6].f_t_chip                          ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[0].f_t_file_2t3|F_t_chip:heap[6].f_t_chip                                 ;
;             |F_t_chip:heap[7].f_t_chip                          ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[0].f_t_file_2t3|F_t_chip:heap[7].f_t_chip                                 ;
;             |F_t_chip:heap[8].f_t_chip                          ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[0].f_t_file_2t3|F_t_chip:heap[8].f_t_chip                                 ;
;             |F_t_chip:heap[9].f_t_chip                          ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[0].f_t_file_2t3|F_t_chip:heap[9].f_t_chip                                 ;
;             |F_t_chip:heap[10].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[0].f_t_file_2t3|F_t_chip:heap[10].f_t_chip                                ;
;             |F_t_chip:heap[11].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[0].f_t_file_2t3|F_t_chip:heap[11].f_t_chip                                ;
;             |F_t_chip:heap[12].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[0].f_t_file_2t3|F_t_chip:heap[12].f_t_chip                                ;
;             |F_t_chip:heap[13].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[0].f_t_file_2t3|F_t_chip:heap[13].f_t_chip                                ;
;             |F_t_chip:heap[14].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[0].f_t_file_2t3|F_t_chip:heap[14].f_t_chip                                ;
;             |F_t_chip:heap[15].f_t_chip                         ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[0].f_t_file_2t3|F_t_chip:heap[15].f_t_chip                                ;
;             |F_t_chip:heap[16].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[0].f_t_file_2t3|F_t_chip:heap[16].f_t_chip                                ;
;             |F_t_chip:heap[17].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[0].f_t_file_2t3|F_t_chip:heap[17].f_t_chip                                ;
;             |F_t_chip:heap[18].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[0].f_t_file_2t3|F_t_chip:heap[18].f_t_chip                                ;
;             |F_t_chip:heap[19].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[0].f_t_file_2t3|F_t_chip:heap[19].f_t_chip                                ;
;             |F_t_chip:heap[20].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[0].f_t_file_2t3|F_t_chip:heap[20].f_t_chip                                ;
;             |F_t_chip:heap[21].f_t_chip                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[0].f_t_file_2t3|F_t_chip:heap[21].f_t_chip                                ;
;             |F_t_chip:heap[22].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[0].f_t_file_2t3|F_t_chip:heap[22].f_t_chip                                ;
;             |F_t_chip:heap[23].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[0].f_t_file_2t3|F_t_chip:heap[23].f_t_chip                                ;
;             |F_t_chip:heap[24].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[0].f_t_file_2t3|F_t_chip:heap[24].f_t_chip                                ;
;             |F_t_chip:heap[25].f_t_chip                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[0].f_t_file_2t3|F_t_chip:heap[25].f_t_chip                                ;
;             |F_t_chip:heap[26].f_t_chip                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[0].f_t_file_2t3|F_t_chip:heap[26].f_t_chip                                ;
;             |F_t_chip:heap[27].f_t_chip                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[0].f_t_file_2t3|F_t_chip:heap[27].f_t_chip                                ;
;             |F_t_chip:heap[28].f_t_chip                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[0].f_t_file_2t3|F_t_chip:heap[28].f_t_chip                                ;
;             |F_t_chip:heap[29].f_t_chip                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[0].f_t_file_2t3|F_t_chip:heap[29].f_t_chip                                ;
;             |F_t_chip:heap[30].f_t_chip                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[0].f_t_file_2t3|F_t_chip:heap[30].f_t_chip                                ;
;         |F_t_file:level_2[1].f_t_file_2t3                       ; 0.19 mW (0.00 mW)                    ; 0.12 mW (0.00 mW)               ; --                                ; 0.07 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[1].f_t_file_2t3                                                           ;
;             |F_t_chip:heap[11].f_t_chip                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[1].f_t_file_2t3|F_t_chip:heap[11].f_t_chip                                ;
;             |F_t_chip:heap[12].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[1].f_t_file_2t3|F_t_chip:heap[12].f_t_chip                                ;
;             |F_t_chip:heap[13].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[1].f_t_file_2t3|F_t_chip:heap[13].f_t_chip                                ;
;             |F_t_chip:heap[14].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[1].f_t_file_2t3|F_t_chip:heap[14].f_t_chip                                ;
;             |F_t_chip:heap[15].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[1].f_t_file_2t3|F_t_chip:heap[15].f_t_chip                                ;
;             |F_t_chip:heap[16].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[1].f_t_file_2t3|F_t_chip:heap[16].f_t_chip                                ;
;             |F_t_chip:heap[17].f_t_chip                         ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[1].f_t_file_2t3|F_t_chip:heap[17].f_t_chip                                ;
;             |F_t_chip:heap[18].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[1].f_t_file_2t3|F_t_chip:heap[18].f_t_chip                                ;
;             |F_t_chip:heap[19].f_t_chip                         ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[1].f_t_file_2t3|F_t_chip:heap[19].f_t_chip                                ;
;             |F_t_chip:heap[20].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[1].f_t_file_2t3|F_t_chip:heap[20].f_t_chip                                ;
;             |F_t_chip:heap[21].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[1].f_t_file_2t3|F_t_chip:heap[21].f_t_chip                                ;
;             |F_t_chip:heap[22].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[1].f_t_file_2t3|F_t_chip:heap[22].f_t_chip                                ;
;             |F_t_chip:heap[23].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[1].f_t_file_2t3|F_t_chip:heap[23].f_t_chip                                ;
;             |F_t_chip:heap[24].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[1].f_t_file_2t3|F_t_chip:heap[24].f_t_chip                                ;
;             |F_t_chip:heap[25].f_t_chip                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[1].f_t_file_2t3|F_t_chip:heap[25].f_t_chip                                ;
;             |F_t_chip:heap[26].f_t_chip                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[1].f_t_file_2t3|F_t_chip:heap[26].f_t_chip                                ;
;             |F_t_chip:heap[27].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[1].f_t_file_2t3|F_t_chip:heap[27].f_t_chip                                ;
;             |F_t_chip:heap[28].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[1].f_t_file_2t3|F_t_chip:heap[28].f_t_chip                                ;
;             |F_t_chip:heap[29].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[1].f_t_file_2t3|F_t_chip:heap[29].f_t_chip                                ;
;             |F_t_chip:heap[30].f_t_chip                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[1].f_t_file_2t3|F_t_chip:heap[30].f_t_chip                                ;
;             |F_t_chip:heap[31].f_t_chip                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[1].f_t_file_2t3|F_t_chip:heap[31].f_t_chip                                ;
;             |F_t_chip:heap[32].f_t_chip                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[1].f_t_file_2t3|F_t_chip:heap[32].f_t_chip                                ;
;             |F_t_chip:heap[33].f_t_chip                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[1].f_t_file_2t3|F_t_chip:heap[33].f_t_chip                                ;
;             |F_t_chip:heap[34].f_t_chip                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[1].f_t_file_2t3|F_t_chip:heap[34].f_t_chip                                ;
;             |F_t_chip:heap[35].f_t_chip                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[1].f_t_file_2t3|F_t_chip:heap[35].f_t_chip                                ;
;             |F_t_chip:heap[36].f_t_chip                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[1].f_t_file_2t3|F_t_chip:heap[36].f_t_chip                                ;
;             |F_t_chip:heap[37].f_t_chip                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[1].f_t_file_2t3|F_t_chip:heap[37].f_t_chip                                ;
;             |F_t_chip:heap[38].f_t_chip                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[1].f_t_file_2t3|F_t_chip:heap[38].f_t_chip                                ;
;         |F_t_file:level_2[2].f_t_file_2t3                       ; 0.11 mW (0.00 mW)                    ; 0.08 mW (0.00 mW)               ; --                                ; 0.03 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[2].f_t_file_2t3                                                           ;
;             |F_t_chip:heap[19].f_t_chip                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[2].f_t_file_2t3|F_t_chip:heap[19].f_t_chip                                ;
;             |F_t_chip:heap[20].f_t_chip                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[2].f_t_file_2t3|F_t_chip:heap[20].f_t_chip                                ;
;             |F_t_chip:heap[21].f_t_chip                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[2].f_t_file_2t3|F_t_chip:heap[21].f_t_chip                                ;
;             |F_t_chip:heap[22].f_t_chip                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[2].f_t_file_2t3|F_t_chip:heap[22].f_t_chip                                ;
;             |F_t_chip:heap[23].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[2].f_t_file_2t3|F_t_chip:heap[23].f_t_chip                                ;
;             |F_t_chip:heap[24].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[2].f_t_file_2t3|F_t_chip:heap[24].f_t_chip                                ;
;             |F_t_chip:heap[25].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[2].f_t_file_2t3|F_t_chip:heap[25].f_t_chip                                ;
;             |F_t_chip:heap[26].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[2].f_t_file_2t3|F_t_chip:heap[26].f_t_chip                                ;
;             |F_t_chip:heap[27].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[2].f_t_file_2t3|F_t_chip:heap[27].f_t_chip                                ;
;             |F_t_chip:heap[28].f_t_chip                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[2].f_t_file_2t3|F_t_chip:heap[28].f_t_chip                                ;
;             |F_t_chip:heap[29].f_t_chip                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[2].f_t_file_2t3|F_t_chip:heap[29].f_t_chip                                ;
;             |F_t_chip:heap[30].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[2].f_t_file_2t3|F_t_chip:heap[30].f_t_chip                                ;
;             |F_t_chip:heap[31].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[2].f_t_file_2t3|F_t_chip:heap[31].f_t_chip                                ;
;             |F_t_chip:heap[32].f_t_chip                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[2].f_t_file_2t3|F_t_chip:heap[32].f_t_chip                                ;
;             |F_t_chip:heap[33].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[2].f_t_file_2t3|F_t_chip:heap[33].f_t_chip                                ;
;             |F_t_chip:heap[34].f_t_chip                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[2].f_t_file_2t3|F_t_chip:heap[34].f_t_chip                                ;
;             |F_t_chip:heap[35].f_t_chip                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[2].f_t_file_2t3|F_t_chip:heap[35].f_t_chip                                ;
;             |F_t_chip:heap[36].f_t_chip                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[2].f_t_file_2t3|F_t_chip:heap[36].f_t_chip                                ;
;             |F_t_chip:heap[37].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[2].f_t_file_2t3|F_t_chip:heap[37].f_t_chip                                ;
;             |F_t_chip:heap[38].f_t_chip                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[2].f_t_file_2t3|F_t_chip:heap[38].f_t_chip                                ;
;             |F_t_chip:heap[39].f_t_chip                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[2].f_t_file_2t3|F_t_chip:heap[39].f_t_chip                                ;
;             |F_t_chip:heap[40].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[2].f_t_file_2t3|F_t_chip:heap[40].f_t_chip                                ;
;             |F_t_chip:heap[41].f_t_chip                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[2].f_t_file_2t3|F_t_chip:heap[41].f_t_chip                                ;
;             |F_t_chip:heap[42].f_t_chip                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[2].f_t_file_2t3|F_t_chip:heap[42].f_t_chip                                ;
;             |F_t_chip:heap[43].f_t_chip                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[2].f_t_file_2t3|F_t_chip:heap[43].f_t_chip                                ;
;             |F_t_chip:heap[44].f_t_chip                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[2].f_t_file_2t3|F_t_chip:heap[44].f_t_chip                                ;
;             |F_t_chip:heap[45].f_t_chip                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[2].f_t_file_2t3|F_t_chip:heap[45].f_t_chip                                ;
;             |F_t_chip:heap[46].f_t_chip                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L3:wallace|F_t_file:level_2[2].f_t_file_2t3|F_t_chip:heap[46].f_t_chip                                ;
;     |Wallace_L4_L5:wallace_l3                                   ; 0.52 mW (0.00 mW)                    ; 0.29 mW (0.00 mW)               ; --                                ; 0.23 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3                                                                                      ;
;         |F_t_file:f_t_file_4to                                  ; 0.38 mW (0.00 mW)                    ; 0.24 mW (0.00 mW)               ; --                                ; 0.14 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to                                                                ;
;             |F_t_chip:heap[6].f_t_chip                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[6].f_t_chip                                      ;
;             |F_t_chip:heap[7].f_t_chip                          ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[7].f_t_chip                                      ;
;             |F_t_chip:heap[8].f_t_chip                          ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[8].f_t_chip                                      ;
;             |F_t_chip:heap[9].f_t_chip                          ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[9].f_t_chip                                      ;
;             |F_t_chip:heap[10].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[10].f_t_chip                                     ;
;             |F_t_chip:heap[11].f_t_chip                         ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[11].f_t_chip                                     ;
;             |F_t_chip:heap[12].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[12].f_t_chip                                     ;
;             |F_t_chip:heap[13].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[13].f_t_chip                                     ;
;             |F_t_chip:heap[14].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[14].f_t_chip                                     ;
;             |F_t_chip:heap[15].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[15].f_t_chip                                     ;
;             |F_t_chip:heap[16].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[16].f_t_chip                                     ;
;             |F_t_chip:heap[17].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[17].f_t_chip                                     ;
;             |F_t_chip:heap[18].f_t_chip                         ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[18].f_t_chip                                     ;
;             |F_t_chip:heap[19].f_t_chip                         ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[19].f_t_chip                                     ;
;             |F_t_chip:heap[20].f_t_chip                         ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[20].f_t_chip                                     ;
;             |F_t_chip:heap[21].f_t_chip                         ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[21].f_t_chip                                     ;
;             |F_t_chip:heap[22].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[22].f_t_chip                                     ;
;             |F_t_chip:heap[23].f_t_chip                         ; 0.03 mW (0.03 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[23].f_t_chip                                     ;
;             |F_t_chip:heap[24].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[24].f_t_chip                                     ;
;             |F_t_chip:heap[25].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[25].f_t_chip                                     ;
;             |F_t_chip:heap[26].f_t_chip                         ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[26].f_t_chip                                     ;
;             |F_t_chip:heap[27].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[27].f_t_chip                                     ;
;             |F_t_chip:heap[28].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[28].f_t_chip                                     ;
;             |F_t_chip:heap[29].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[29].f_t_chip                                     ;
;             |F_t_chip:heap[30].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[30].f_t_chip                                     ;
;             |F_t_chip:heap[31].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[31].f_t_chip                                     ;
;             |F_t_chip:heap[32].f_t_chip                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[32].f_t_chip                                     ;
;             |F_t_chip:heap[33].f_t_chip                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[33].f_t_chip                                     ;
;             |F_t_chip:heap[34].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[34].f_t_chip                                     ;
;             |F_t_chip:heap[35].f_t_chip                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[35].f_t_chip                                     ;
;             |F_t_chip:heap[36].f_t_chip                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[36].f_t_chip                                     ;
;             |F_t_chip:heap[37].f_t_chip                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[37].f_t_chip                                     ;
;             |F_t_chip:heap[38].f_t_chip                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[38].f_t_chip                                     ;
;             |F_t_chip:heap[39].f_t_chip                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[39].f_t_chip                                     ;
;             |F_t_chip:heap[40].f_t_chip                         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[40].f_t_chip                                     ;
;             |F_t_chip:heap[41].f_t_chip                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[41].f_t_chip                                     ;
;             |F_t_chip:heap[42].f_t_chip                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[42].f_t_chip                                     ;
;             |F_t_chip:heap[43].f_t_chip                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[43].f_t_chip                                     ;
;             |F_t_chip:heap[44].f_t_chip                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[44].f_t_chip                                     ;
;             |F_t_chip:heap[45].f_t_chip                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[45].f_t_chip                                     ;
;             |F_t_chip:heap[46].f_t_chip                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[46].f_t_chip                                     ;
;             |F_t_chip:heap[47].f_t_chip                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[47].f_t_chip                                     ;
;         |Tr_Tw_CSA_file:tr_tw_csa_file_3t4_0                    ; 0.02 mW (0.00 mW)                    ; 0.02 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_0                                                  ;
;             |Tr_Tw_CSA_chip:csa_file[5].tr_tw_csa_chip          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_0|Tr_Tw_CSA_chip:csa_file[5].tr_tw_csa_chip        ;
;             |Tr_Tw_CSA_chip:csa_file[6].tr_tw_csa_chip          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_0|Tr_Tw_CSA_chip:csa_file[6].tr_tw_csa_chip        ;
;             |Tr_Tw_CSA_chip:csa_file[7].tr_tw_csa_chip          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_0|Tr_Tw_CSA_chip:csa_file[7].tr_tw_csa_chip        ;
;             |Tr_Tw_CSA_chip:csa_file[8].tr_tw_csa_chip          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_0|Tr_Tw_CSA_chip:csa_file[8].tr_tw_csa_chip        ;
;             |Tr_Tw_CSA_chip:csa_file[9].tr_tw_csa_chip          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_0|Tr_Tw_CSA_chip:csa_file[9].tr_tw_csa_chip        ;
;             |Tr_Tw_CSA_chip:csa_file[10].tr_tw_csa_chip         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_0|Tr_Tw_CSA_chip:csa_file[10].tr_tw_csa_chip       ;
;             |Tr_Tw_CSA_chip:csa_file[11].tr_tw_csa_chip         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_0|Tr_Tw_CSA_chip:csa_file[11].tr_tw_csa_chip       ;
;             |Tr_Tw_CSA_chip:csa_file[12].tr_tw_csa_chip         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_0|Tr_Tw_CSA_chip:csa_file[12].tr_tw_csa_chip       ;
;             |Tr_Tw_CSA_chip:csa_file[13].tr_tw_csa_chip         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_0|Tr_Tw_CSA_chip:csa_file[13].tr_tw_csa_chip       ;
;             |Tr_Tw_CSA_chip:csa_file[14].tr_tw_csa_chip         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_0|Tr_Tw_CSA_chip:csa_file[14].tr_tw_csa_chip       ;
;             |Tr_Tw_CSA_chip:csa_file[15].tr_tw_csa_chip         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_0|Tr_Tw_CSA_chip:csa_file[15].tr_tw_csa_chip       ;
;             |Tr_Tw_CSA_chip:csa_file[16].tr_tw_csa_chip         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_0|Tr_Tw_CSA_chip:csa_file[16].tr_tw_csa_chip       ;
;             |Tr_Tw_CSA_chip:csa_file[17].tr_tw_csa_chip         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_0|Tr_Tw_CSA_chip:csa_file[17].tr_tw_csa_chip       ;
;             |Tr_Tw_CSA_chip:csa_file[18].tr_tw_csa_chip         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_0|Tr_Tw_CSA_chip:csa_file[18].tr_tw_csa_chip       ;
;             |Tr_Tw_CSA_chip:csa_file[19].tr_tw_csa_chip         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_0|Tr_Tw_CSA_chip:csa_file[19].tr_tw_csa_chip       ;
;             |Tr_Tw_CSA_chip:csa_file[20].tr_tw_csa_chip         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_0|Tr_Tw_CSA_chip:csa_file[20].tr_tw_csa_chip       ;
;             |Tr_Tw_CSA_chip:csa_file[21].tr_tw_csa_chip         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_0|Tr_Tw_CSA_chip:csa_file[21].tr_tw_csa_chip       ;
;             |Tr_Tw_CSA_chip:csa_file[22].tr_tw_csa_chip         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_0|Tr_Tw_CSA_chip:csa_file[22].tr_tw_csa_chip       ;
;             |Tr_Tw_CSA_chip:csa_file[23].tr_tw_csa_chip         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_0|Tr_Tw_CSA_chip:csa_file[23].tr_tw_csa_chip       ;
;             |Tr_Tw_CSA_chip:csa_file[24].tr_tw_csa_chip         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_0|Tr_Tw_CSA_chip:csa_file[24].tr_tw_csa_chip       ;
;             |Tr_Tw_CSA_chip:csa_file[25].tr_tw_csa_chip         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_0|Tr_Tw_CSA_chip:csa_file[25].tr_tw_csa_chip       ;
;             |Tr_Tw_CSA_chip:csa_file[26].tr_tw_csa_chip         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_0|Tr_Tw_CSA_chip:csa_file[26].tr_tw_csa_chip       ;
;             |Tr_Tw_CSA_chip:csa_file[27].tr_tw_csa_chip         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_0|Tr_Tw_CSA_chip:csa_file[27].tr_tw_csa_chip       ;
;             |Tr_Tw_CSA_chip:csa_file[28].tr_tw_csa_chip         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_0|Tr_Tw_CSA_chip:csa_file[28].tr_tw_csa_chip       ;
;             |Tr_Tw_CSA_chip:csa_file[29].tr_tw_csa_chip         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_0|Tr_Tw_CSA_chip:csa_file[29].tr_tw_csa_chip       ;
;             |Tr_Tw_CSA_chip:csa_file[30].tr_tw_csa_chip         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_0|Tr_Tw_CSA_chip:csa_file[30].tr_tw_csa_chip       ;
;         |Tr_Tw_CSA_file:tr_tw_csa_file_3t4_1                    ; 0.12 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.09 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_1                                                  ;
;             |Tr_Tw_CSA_chip:csa_file[17].tr_tw_csa_chip         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_1|Tr_Tw_CSA_chip:csa_file[17].tr_tw_csa_chip       ;
;             |Tr_Tw_CSA_chip:csa_file[21].tr_tw_csa_chip         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_1|Tr_Tw_CSA_chip:csa_file[21].tr_tw_csa_chip       ;
;             |Tr_Tw_CSA_chip:csa_file[22].tr_tw_csa_chip         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_1|Tr_Tw_CSA_chip:csa_file[22].tr_tw_csa_chip       ;
;             |Tr_Tw_CSA_chip:csa_file[23].tr_tw_csa_chip         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_1|Tr_Tw_CSA_chip:csa_file[23].tr_tw_csa_chip       ;
;             |Tr_Tw_CSA_chip:csa_file[24].tr_tw_csa_chip         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_1|Tr_Tw_CSA_chip:csa_file[24].tr_tw_csa_chip       ;
;             |Tr_Tw_CSA_chip:csa_file[25].tr_tw_csa_chip         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_1|Tr_Tw_CSA_chip:csa_file[25].tr_tw_csa_chip       ;
;             |Tr_Tw_CSA_chip:csa_file[26].tr_tw_csa_chip         ; 0.02 mW (0.02 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_1|Tr_Tw_CSA_chip:csa_file[26].tr_tw_csa_chip       ;
;             |Tr_Tw_CSA_chip:csa_file[27].tr_tw_csa_chip         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_1|Tr_Tw_CSA_chip:csa_file[27].tr_tw_csa_chip       ;
;             |Tr_Tw_CSA_chip:csa_file[28].tr_tw_csa_chip         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_1|Tr_Tw_CSA_chip:csa_file[28].tr_tw_csa_chip       ;
;             |Tr_Tw_CSA_chip:csa_file[29].tr_tw_csa_chip         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_1|Tr_Tw_CSA_chip:csa_file[29].tr_tw_csa_chip       ;
;             |Tr_Tw_CSA_chip:csa_file[30].tr_tw_csa_chip         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_1|Tr_Tw_CSA_chip:csa_file[30].tr_tw_csa_chip       ;
;             |Tr_Tw_CSA_chip:csa_file[31].tr_tw_csa_chip         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_1|Tr_Tw_CSA_chip:csa_file[31].tr_tw_csa_chip       ;
;             |Tr_Tw_CSA_chip:csa_file[32].tr_tw_csa_chip         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_1|Tr_Tw_CSA_chip:csa_file[32].tr_tw_csa_chip       ;
;             |Tr_Tw_CSA_chip:csa_file[33].tr_tw_csa_chip         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_1|Tr_Tw_CSA_chip:csa_file[33].tr_tw_csa_chip       ;
;             |Tr_Tw_CSA_chip:csa_file[34].tr_tw_csa_chip         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_1|Tr_Tw_CSA_chip:csa_file[34].tr_tw_csa_chip       ;
;             |Tr_Tw_CSA_chip:csa_file[35].tr_tw_csa_chip         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_1|Tr_Tw_CSA_chip:csa_file[35].tr_tw_csa_chip       ;
;             |Tr_Tw_CSA_chip:csa_file[36].tr_tw_csa_chip         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_1|Tr_Tw_CSA_chip:csa_file[36].tr_tw_csa_chip       ;
;             |Tr_Tw_CSA_chip:csa_file[37].tr_tw_csa_chip         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_1|Tr_Tw_CSA_chip:csa_file[37].tr_tw_csa_chip       ;
;             |Tr_Tw_CSA_chip:csa_file[38].tr_tw_csa_chip         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_1|Tr_Tw_CSA_chip:csa_file[38].tr_tw_csa_chip       ;
+-----------------------------------------------------------------+--------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------+
(1) Value in parentheses is the power consumed at that level of hierarchy. Value not in parentheses is the power consumed at that level of hierarchy plus the power consumed by all levels of hierarchy below it.

(2) The "Block Thermal Static Power" for all levels of hierarchy except the top-level hierarchy is part of the "Core Static Thermal Power Dissipation" value found on the PowerPlay Power Analyzer-->Summary report panel. The "Core Static Thermal Power Dissipation" also contains the thermal static power dissipated by the routing.


+--------------------------------------------------------------------+
; Core Dynamic Thermal Power Dissipation by Clock Domain             ;
+-----------------+-----------------------+--------------------------+
; Clock Domain    ; Clock Frequency (MHz) ; Total Core Dynamic Power ;
+-----------------+-----------------------+--------------------------+
; clk             ; 104.38                ; 161.98                   ;
; No clock domain ; 0.00                  ; 0.00                     ;
+-----------------+-----------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Current Drawn from Voltage Supplies Summary                                                                                        ;
+----------------+-------------------------+---------------------------+--------------------------+----------------------------------+
; Voltage Supply ; Total Current Drawn (1) ; Dynamic Current Drawn (1) ; Static Current Drawn (1) ; Minimum Power Supply Current (2) ;
+----------------+-------------------------+---------------------------+--------------------------+----------------------------------+
; VCCINT         ; 190.23 mA               ; 136.68 mA                 ; 53.55 mA                 ; 190.23 mA                        ;
; VCCIO          ; 4.69 mA                 ; 1.15 mA                   ; 3.55 mA                  ; 4.69 mA                          ;
; VCCA           ; 33.82 mA                ; 0.00 mA                   ; 33.82 mA                 ; 33.82 mA                         ;
; VCCD_PLL       ; 5.42 mA                 ; 0.00 mA                   ; 5.42 mA                  ; 5.42 mA                          ;
; VCC_CLKIN      ; 0.00 mA                 ; 0.00 mA                   ; 0.00 mA                  ; 0.00 mA                          ;
; VCCA_GXB       ; 0.00 mA                 ; 0.00 mA                   ; 0.00 mA                  ; 0.00 mA                          ;
; VCCH_GXB       ; 0.00 mA                 ; 0.00 mA                   ; 0.00 mA                  ; 0.00 mA                          ;
; VCCL_GXB       ; 0.00 mA                 ; 0.00 mA                   ; 0.00 mA                  ; 0.00 mA                          ;
+----------------+-------------------------+---------------------------+--------------------------+----------------------------------+
(1) Currents reported in columns "Total Current Drawn", "Dynamic Current Drawn", and "Static Current Drawn" are sufficient for user operation of the device.  
(2) Currents reported in column "Minimum Power Supply Current" are sufficient for power-up, configuration, and user operation of the device.


+-----------------------------------------------------------------------------------------------+
; VCCIO Supply Current Drawn by I/O Bank                                                        ;
+----------+---------------+---------------------+-----------------------+----------------------+
; I/O Bank ; VCCIO Voltage ; Total Current Drawn ; Dynamic Current Drawn ; Static Current Drawn ;
+----------+---------------+---------------------+-----------------------+----------------------+
; QL1      ; --            ; --                  ; --                    ; --                   ;
; QL0      ; --            ; --                  ; --                    ; --                   ;
; 3        ; 2.5V          ; 0.44 mA             ; 0.00 mA               ; 0.44 mA              ;
; 3B       ; --            ; --                  ; --                    ; --                   ;
; 3A       ; --            ; --                  ; --                    ; --                   ;
; 4        ; 2.5V          ; 0.66 mA             ; 0.18 mA               ; 0.47 mA              ;
; 5        ; 2.5V          ; 0.45 mA             ; 0.01 mA               ; 0.44 mA              ;
; 6        ; 2.5V          ; 0.89 mA             ; 0.36 mA               ; 0.53 mA              ;
; 7        ; 2.5V          ; 1.04 mA             ; 0.38 mA               ; 0.66 mA              ;
; 8A       ; --            ; --                  ; --                    ; --                   ;
; 8        ; 2.5V          ; 0.76 mA             ; 0.21 mA               ; 0.55 mA              ;
; 8B       ; --            ; --                  ; --                    ; --                   ;
; 9        ; 2.5V          ; 0.45 mA             ; 0.00 mA               ; 0.45 mA              ;
+----------+---------------+---------------------+-----------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; VCCIO Supply Current Drawn by Voltage                                                                                             ;
+---------------+-------------------------+---------------------------+--------------------------+----------------------------------+
; VCCIO Voltage ; Total Current Drawn (1) ; Dynamic Current Drawn (1) ; Static Current Drawn (1) ; Minimum Power Supply Current (2) ;
+---------------+-------------------------+---------------------------+--------------------------+----------------------------------+
; 2.5V          ; 4.69 mA                 ; 1.15 mA                   ; 3.55 mA                  ; 4.69 mA                          ;
+---------------+-------------------------+---------------------------+--------------------------+----------------------------------+
(1) Currents reported in columns "Total Current Drawn", "Dynamic Current Drawn", and "Static Current Drawn" are sufficient for user operation of the device.  
(2) Currents reported in column "Minimum Power Supply Current" are sufficient for power-up, configuration, and user operation of the device.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Confidence Metric Details                                                                                                                           ;
+----------------------------------------------------------------------------------------+--------------+-------------+---------------+---------------+
; Data Source                                                                            ; Total        ; Pin         ; Registered    ; Combinational ;
+----------------------------------------------------------------------------------------+--------------+-------------+---------------+---------------+
; Simulation (from file)                                                                 ;              ;             ;               ;               ;
;     -- Number of signals with Toggle Rate from Simulation                              ; 0 (0.0%)     ; 0 (0.0%)    ; 0 (0.0%)      ; 0 (0.0%)      ;
;     -- Number of signals with Static Probability from Simulation                       ; 0 (0.0%)     ; 0 (0.0%)    ; 0 (0.0%)      ; 0 (0.0%)      ;
;                                                                                        ;              ;             ;               ;               ;
; Node, entity or clock assignment                                                       ;              ;             ;               ;               ;
;     -- Number of signals with Toggle Rate from Node, entity or clock assignment        ; 1 (0.0%)     ; 1 (0.7%)    ; 0 (0.0%)      ; 0 (0.0%)      ;
;     -- Number of signals with Static Probability from Node, entity or clock assignment ; 1 (0.0%)     ; 1 (0.7%)    ; 0 (0.0%)      ; 0 (0.0%)      ;
;                                                                                        ;              ;             ;               ;               ;
; Vectorless estimation                                                                  ;              ;             ;               ;               ;
;     -- Number of signals with Toggle Rate from Vectorless estimation                   ; 9183 (98.9%) ; 35 (25.4%)  ; 1704 (100.0%) ; 7444 (100.0%) ;
;     -- Number of signals with Zero toggle rate, from Vectorless estimation             ; 19 (0.2%)    ; 2 (1.4%)    ; 3 (0.2%)      ; 14 (0.2%)     ;
;     -- Number of signals with Static Probability from Vectorless estimation            ; 9183 (98.9%) ; 35 (25.4%)  ; 1704 (100.0%) ; 7444 (100.0%) ;
;                                                                                        ;              ;             ;               ;               ;
; Default assignment                                                                     ;              ;             ;               ;               ;
;     -- Number of signals with Toggle Rate from Default assignment                      ; 99 (1.1%)    ; 99 (71.7%)  ; 0 (0.0%)      ; 0 (0.0%)      ;
;     -- Number of signals with Static Probability from Default assignment               ; 102 (1.1%)   ; 102 (73.9%) ; 0 (0.0%)      ; 0 (0.0%)      ;
;                                                                                        ;              ;             ;               ;               ;
; Assumed 0                                                                              ;              ;             ;               ;               ;
;     -- Number of signals with Toggle Rate assumed 0                                    ; 3 (0.0%)     ; 3 (2.2%)    ; 0 (0.0%)      ; 0 (0.0%)      ;
+----------------------------------------------------------------------------------------+--------------+-------------+---------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Activities                                                                                                                           ;
+--------+------+---------------------------------------------+-------------------------+--------------------+--------------------------------+
; Signal ; Type ; Toggle Rate (millions of transitions / sec) ; Toggle Rate Data Source ; Static Probability ; Static Probability Data Source ;
+--------+------+---------------------------------------------+-------------------------+--------------------+--------------------------------+
(1) The "Signal Activity" Table has been hidden. To show this table, please select the "Write signal activities to report file" option under "PowerPlay Power Analyzer Settings".


+-----------------------------------+
; PowerPlay Power Analyzer Messages ;
+-----------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit PowerPlay Power Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Mon Mar 22 19:33:39 2021
Info: Command: quartus_pow --read_settings_files=on --write_settings_files=off MAP -c MAP
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (332104): Reading SDC File: 'MAP.out.sdc'
Warning (332174): Ignored filter at MAP.out.sdc(59): clk1 could not be matched with a clock
Warning (332049): Ignored set_output_delay at MAP.out.sdc(59): Argument -clock is not an object ID
    Info (332050): set_output_delay -clock { clk1 } -max 8.9 [get_ports {out[0] out[1] out[2] out[3] out[4] out[5] out[6] out[7] out[8] out[9] out[10] out[11] out[12] out[13] out[14] out[15] out[16] out[17] out[18] out[19] out[20] out[21] out[22] out[23] out[24] out[25] out[26] out[27] out[28] out[29] out[30] out[31]}]
Warning (332049): Ignored set_output_delay at MAP.out.sdc(60): Argument -clock is not an object ID
    Info (332050): set_output_delay -clock { clk1 } -min 8.9 [get_ports {out[0] out[1] out[2] out[3] out[4] out[5] out[6] out[7] out[8] out[9] out[10] out[11] out[12] out[13] out[14] out[15] out[16] out[17] out[18] out[19] out[20] out[21] out[22] out[23] out[24] out[25] out[26] out[27] out[28] out[29] out[30] out[31]}]
Warning (332174): Ignored filter at MAP.out.sdc(61): clk2 could not be matched with a clock
Warning (332049): Ignored set_input_delay at MAP.out.sdc(61): Argument -clock is not an object ID
    Info (332050): set_input_delay -clock { clk2 }  -min 9.1 [get_ports {A[0] A[1] A[2] A[3] A[4] A[5] A[6] A[7] A[8] A[9] A[10] A[11] A[12] A[13] A[14] A[15] A[16] A[17] A[18] A[19] A[20] A[21] A[22] A[23] A[24] A[25] A[26] A[27] A[28] A[29] A[30] A[31] cont[0] cont[1] cont[2] rstn}]  
Warning (332049): Ignored set_input_delay at MAP.out.sdc(62): Argument -clock is not an object ID
    Info (332050): set_input_delay -clock { clk2 }  -max 9.5 [get_ports {A[0] A[1] A[2] A[3] A[4] A[5] A[6] A[7] A[8] A[9] A[10] A[11] A[12] A[13] A[14] A[15] A[16] A[17] A[18] A[19] A[20] A[21] A[22] A[23] A[24] A[25] A[26] A[27] A[28] A[29] A[30] A[31] cont[0] cont[1] cont[2] rstn}] 
Warning (332049): Ignored set_input_delay at MAP.out.sdc(63): Argument -clock is not an object ID
    Info (332050): set_input_delay -clock { clk2 } -min 8.523 [get_ports {B[0] B[1] B[2] B[3] B[4] B[5] B[6] B[7] B[8] B[9] B[10] B[11] B[12] B[13] B[14] B[15] B[16] B[17] B[18] B[19] B[20] B[21] B[22] B[23] B[24] B[25] B[26] B[27] B[28] B[29] B[30] B[31] C[0] C[1] C[2] C[3] C[4] C[5] C[6] C[7] C[8] C[9] C[10] C[11] C[12] C[13] C[14] C[15] C[16] C[17] C[18] C[19] C[20] C[21] C[22] C[23] C[24] C[25] C[26] C[27] C[28] C[29] C[30] C[31]}]
Warning (332049): Ignored set_input_delay at MAP.out.sdc(64): Argument -clock is not an object ID
    Info (332050): set_input_delay -clock { clk2 } -max 9.53 [get_ports {B[0] B[1] B[2] B[3] B[4] B[5] B[6] B[7] B[8] B[9] B[10] B[11] B[12] B[13] B[14] B[15] B[16] B[17] B[18] B[19] B[20] B[21] B[22] B[23] B[24] B[25] B[26] B[27] B[28] B[29] B[30] B[31] C[0] C[1] C[2] C[3] C[4] C[5] C[6] C[7] C[8] C[9] C[10] C[11] C[12] C[13] C[14] C[15] C[16] C[17] C[18] C[19] C[20] C[21] C[22] C[23] C[24] C[25] C[26] C[27] C[28] C[29] C[30] C[31]}]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (223000): Starting Vectorless Power Activity Estimation
Warning (222013): Relative toggle rates could not be calculated because no clock domain could be identified for some nodes
Info (223001): Completed Vectorless Power Activity Estimation
Info (218000): Using Advanced I/O Power to simulate I/O buffers with the specified board trace model
Warning (215044): No board thermal model was selected.  Analyzing without board thermal modeling.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (215049): Average toggle rate for this design is 54.975 millions of transitions / sec
Info (215031): Total thermal power estimate for the design is 331.83 mW
Info: Quartus II 64-Bit PowerPlay Power Analyzer was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 4891 megabytes
    Info: Processing ended: Mon Mar 22 19:33:49 2021
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:10


