
                          IC Compiler (TM)
                         IC Compiler-PC (TM)
                         IC Compiler-XP (TM)
                         IC Compiler-DP (TM)
                         IC Compiler-AG (TM)

          Version J-2014.09-SP3 for RHEL64 -- Jan 13, 2015

Zroute is the default router for ICC, ICC-PC, ICC-DP and ICC-AG in IC Compiler.
         Classic router will continue to be fully supported.

               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##########################################################################################
# Version: D-2010.03-SP2 (July 6, 2010)
# Copyright (C) 2007-2010 Synopsys, Inc. All rights reserved.
##########################################################################################
source icc_setup.tcl

------------------- Internal Reference Library Settings -----------------

Library    /home/cc/cs199/fa13/class/cs199-akd/241b/Project/git/ecc/srambuilder/build-rvt/icc-par/build-icc-2015-04-21_21-48/enc_top_LIB
  Reference    /home/ff/ee241/stdcells/synopsys-32nm/vendor/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m


------------------- Control File Reference Library Settings -----------

Library    /home/cc/cs199/fa13/class/cs199-akd/241b/Project/git/ecc/srambuilder/build-rvt/icc-par/build-icc-2015-04-21_21-48/enc_top_LIB
  Reference    /home/ff/ee241/stdcells/synopsys-32nm/vendor/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m
-------------------------------------------------------------------------

###########################################################
## clock_opt_cts_icc: Clock Tree Synthesis and Optimization
###########################################################
open_mw_lib $MW_DESIGN_LIBRARY
{enc_top_LIB}
redirect /dev/null "remove_mw_cel -version_kept 0 ${ICC_CLOCK_OPT_CTS_CEL}"
copy_mw_cel -from $ICC_PLACE_OPT_CEL -to $ICC_CLOCK_OPT_CTS_CEL
1
open_mw_cel $ICC_CLOCK_OPT_CTS_CEL
Warning: Unit conflict found: Milkyway technology file resistance unit is kOhm; main library resistance unit is MOhm. (IFS-007)
Information: Opened "clock_opt_cts_icc.CEL;1" from "/home/cc/cs199/fa13/class/cs199-akd/241b/Project/git/ecc/srambuilder/build-rvt/icc-par/build-icc-2015-04-21_21-48/enc_top_LIB" library. (MWUI-068)
{clock_opt_cts_icc}
## Optimization Common Session Options - set in all sessions
source common_optimization_settings_icc.tcl
	Loading :		 /home/cc/cs199/fa13/class/cs199-akd/241b/Project/git/ecc/srambuilder/build-rvt/icc-par/build-icc-2015-04-21_21-48/common_optimization_settings_icc.tcl
Loading db file '/home/ff/ee241/stdcells/synopsys-32nm/multi_vt/db/saed32rvt_tt1p05v25c.db'
Loading db file '/home/ff/ee241/tools/icc/libraries/syn/gtech.db'
Information: linking reference library : /home/ff/ee241/stdcells/synopsys-32nm/vendor/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m. (PSYN-878)
Information: Loading local_link_library attribute {saed32rvt_tt1p05v25c.db}. (MWDC-290)

  Linking design 'enc_top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (1026 designs)            clock_opt_cts_icc.CEL, etc
  saed32rvt_tt1p05v25c (library) /home/ff/ee241/stdcells/synopsys-32nm/multi_vt/db/saed32rvt_tt1p05v25c.db

source common_placement_settings_icc.tcl
	Loading :		 /home/cc/cs199/fa13/class/cs199-akd/241b/Project/git/ecc/srambuilder/build-rvt/icc-par/build-icc-2015-04-21_21-48/common_placement_settings_icc.tcl
Warning: The design has already been assigned layer constraints and we will overwrite the constraints. (RT-064)
Warning: The design has already been assigned layer constraints and we will overwrite the constraints. (RT-064)
## Source CTS Options
source common_cts_settings_icc.tcl
	Loading :		 /home/cc/cs199/fa13/class/cs199-akd/241b/Project/git/ecc/srambuilder/build-rvt/icc-par/build-icc-2015-04-21_21-48/common_cts_settings_icc.tcl
Information: creating wire rule 'iccrm_clock_double_spacing'...
================================================================================

Nondefault routing rule name ( iccrm_clock_double_spacing ):
================================================================================

   Layers:
   ----------------------------------------------------------------------------
   layer     width     spacing   Extension      shield_width   shield_spacing
   ----------------------------------------------------------------------------
   M1        50        100       DEFAULT        N/A            N/A
   M2        56        112       DEFAULT        N/A            N/A
   M3        56        112       DEFAULT        N/A            N/A
   M4        56        112       DEFAULT        N/A            N/A
   M5        56        112       DEFAULT        N/A            N/A
   M6        56        112       DEFAULT        N/A            N/A
   M7        56        112       DEFAULT        N/A            N/A
   M8        56        112       DEFAULT        N/A            N/A
   M9        160       320       DEFAULT        N/A            N/A
   MRDL      2000      4000      DEFAULT        N/A            N/A

   Spacing weights:
   ----------------------------------------------------------------------------
   layer     spacing   weight    spc_len_thresh
   ----------------------------------------------------------------------------
   M1        100       1.00      0
   M2        112       1.00      0
   M3        112       1.00      0
   M4        112       1.00      0
   M5        112       1.00      0
   M6        112       1.00      0
   M7        112       1.00      0
   M8        112       1.00      0
   M9        320       1.00      0
   MRDL      4000      1.00      0

   Vias:

   Same net spacing:
   ----------------------------------------------------------------------------
   layer1    layer2    spacing   is_stack
   ----------------------------------------------------------------------------

Info: Total 1 nondrules are reported
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Derived Core Area : (1000 1304) (724976 723608) is different from CEL Core Area (1000 1000) (724976 724976).
Floorplan loading succeeded.
Setting global CTS options...
set_app_var cts_instance_name_prefix CTS
CTS
##############################
## RP : Relative Placement  ##
##############################
## Ensuring that the RP cells are not changed during clock_opt
#set_rp_group_options [all_rp_groups] -cts_option fixed_placement
#set_rp_group_options [all_rp_groups] -cts_option "size_only"
#set_delay_calculation -clock_arnoldi
if {$ICC_CTS_CLOCK_GATE_SPLIT} {
 report_split_clock_gates_options
 set_optimize_pre_cts_power_options -split_clock_gates true
}
if {$ICC_SANITY_CHECK} {check_physical_design -stage pre_clock_opt -no_display}
check_clock_tree
Information: Updating design information... (UID-85)
Warning: Design 'enc_top' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)

Information: The clock 'ideal_clock1' defined at port 'clk' has no synchronous pins. (CTS-831)
Warning: There are multiple arcs between input and output pins for saed32rvt_tt1p05v25c/AOINVX4_RVT. (CTS-851)
Warning: There are multiple arcs between input and output pins for saed32rvt_tt1p05v25c/AOINVX2_RVT. (CTS-851)
Warning: There are multiple arcs between input and output pins for saed32rvt_tt1p05v25c/AOINVX1_RVT. (CTS-851)
Warning: There are multiple arcs between input and output pins for saed32rvt_tt1p05v25c/AOBUFX4_RVT. (CTS-851)
Warning: There are multiple arcs between input and output pins for saed32rvt_tt1p05v25c/AOBUFX2_RVT. (CTS-851)
Warning: There are multiple arcs between input and output pins for saed32rvt_tt1p05v25c/AOBUFX1_RVT. (CTS-851)

*********************** Check_Clock_Tree Summary Report ************************
CTS-831:      1
CTS-851:      6
******************** End of Check_Clock_Tree Summary Report ********************
1
if {$ICC_ENABLE_CHECKPOINT} {
echo "SCRIPT-Info : Please ensure there's enough disk space before enabling the set_checkpoint_strategy feature."
set_checkpoint_strategy -enable -overwrite
# The -overwrite option is used by default. Remove it if needed.
}
set clock_opt_cts_cmd "clock_opt -only_cts -no_clock_route"
clock_opt -only_cts -no_clock_route
if {$ICC_CTS_CLOCK_GATE_MERGE || $ICC_CTS_CLOCK_GATE_SPLIT || $ICC_LOW_POWER_PLACEMENT} {lappend clock_opt_cts_cmd -power}
if {$ICC_CTS_INTERCLOCK_BALANCING && [file exists [which $ICC_CTS_INTERCLOCK_BALANCING_OPTIONS_FILE]]} {lappend clock_opt_cts_cmd -inter_clock_balance}
if {$ICC_CTS_UPDATE_LATENCY} {lappend clock_opt_cts_cmd -update_clock_latency}
echo $clock_opt_cts_cmd
clock_opt -only_cts -no_clock_route
#eval $clock_opt_cts_cmd
if {$ICC_ENABLE_CHECKPOINT} {set_checkpoint_strategy -disable}
if { [check_error -verbose] != 0} { echo "SCRIPT-Error, flagging ..." }
############################################################################################################
# ADDING ADDITIONAL FEATURES TO THE CLOCK_OPT COMMAND
############################################################################################################
## When you want to do interclock delay balancing, you need to execute the following commands :
#  set_inter_clock_delay_options -balance_group "Clk1 Clk2"
#  clock_opt -inter_clock_balance
## When you want to update the IO latency before you start the post CTS optimization, add :
# set_latency_adjustment_options -from_clock  ....  -to_clock .... -latency ....
# clock_opt -update_clock_latency -no_clock_route
## checking whether the clock nets got the NDR
# report_net_routing_rules [get_nets -hier *]
########################################
#           CONNECT P/G                #
########################################
## Connect Power & Ground for non-MV and MV-mode
if {[file exists [which $CUSTOM_CONNECT_PG_NETS_SCRIPT]]} {
   source $CUSTOM_CONNECT_PG_NETS_SCRIPT
 } else {
    derive_pg_connection -power_net $MW_POWER_NET -power_pin $MW_POWER_PORT -ground_net $MW_GROUND_NET -ground_pin $MW_GROUND_PORT
    if {!$ICC_TIE_CELL_FLOW} {derive_pg_connection -power_net $MW_POWER_NET -ground_net $MW_GROUND_NET -tie}
   }
Information: connected 0 power ports and 0 ground ports
reconnected total 0 tie highs and 1025 tie lows
1
if { [check_error -verbose] != 0} { echo "SCRIPT-Error, flagging ..." }
source common_post_cts_timing_settings.tcl
	Loading :		 /home/cc/cs199/fa13/class/cs199-akd/241b/Project/git/ecc/srambuilder/build-rvt/icc-par/build-icc-2015-04-21_21-48/common_post_cts_timing_settings.tcl
#ideal network
remove_ideal_network [all_fanout -flat -clock_tree]
Information: linking reference library : /home/ff/ee241/stdcells/synopsys-32nm/vendor/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m. (PSYN-878)
Information: Loading local_link_library attribute {saed32rvt_tt1p05v25c.db}. (MWDC-290)

  Linking design 'enc_top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (1026 designs)            clock_opt_cts_icc.CEL, etc
  saed32rvt_tt1p05v25c (library) /home/ff/ee241/stdcells/synopsys-32nm/multi_vt/db/saed32rvt_tt1p05v25c.db

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Derived Core Area : (1000 1304) (724976 723608) is different from CEL Core Area (1000 1000) (724976 724976).
Floorplan loading succeeded.
Information: Updating graph... (UID-83)
1
#set fix hold
set_fix_hold [all_clocks]
1
#uncertainties
if {$ICC_APPLY_RM_UNCERTAINTY_POSTCTS } {
   if {[file exists [which $ICC_UNCERTAINTY_POSTCTS_FILE]] } {
       echo "SCRIPT-Info: Sourcing the post-cts uncertainty file : $ICC_UNCERTAINTY_POSTCTS_FILE"
       source  $ICC_UNCERTAINTY_POSTCTS_FILE
   }

  }
if {$ICC_REPORTING_EFFORT != "OFF" } {
     redirect -tee -file $REPORTS_DIR_CLOCK_OPT_CTS/$ICC_CLOCK_OPT_CTS_CEL.clock_tree {report_clock_tree -summary}     ;# global skew report
     redirect -file $REPORTS_DIR_CLOCK_OPT_CTS/$ICC_CLOCK_OPT_CTS_CEL.clock_timing {report_clock_timing -type skew} ;# local skew report
 }
if {$ICC_REPORTING_EFFORT == "MED" } {
 redirect -file $REPORTS_DIR_CLOCK_OPT_CTS/$ICC_CLOCK_OPT_CTS_CEL.max.tim {report_timing -capacitance -transition_time -input_pins -nets -delay max}
 redirect -file $REPORTS_DIR_CLOCK_OPT_CTS/$ICC_CLOCK_OPT_CTS_CEL.min.tim {report_timing -capacitance -transition_time -input_pins -nets -delay min}
}
if {$ICC_REPORTING_EFFORT == "MED" } {
   redirect -tee -file $REPORTS_DIR_CLOCK_OPT_CTS/$ICC_CLOCK_OPT_CTS_CEL.qor {report_qor}
   redirect -file $REPORTS_DIR_CLOCK_OPT_CTS/$ICC_CLOCK_OPT_CTS_CEL.con {report_constraints}
}
save_mw_cel -as $ICC_CLOCK_OPT_CTS_CEL
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named clock_opt_cts_icc. (UIG-5)
1
if {$ICC_REPORTING_EFFORT != "OFF" } {
   redirect -file $REPORTS_DIR_CLOCK_OPT_CTS/$ICC_CLOCK_OPT_CTS_CEL.placement_utilization.rpt {report_placement_utilization -verbose}
   create_qor_snapshot -clock_tree -name $ICC_CLOCK_OPT_CTS_CEL
   redirect -file $REPORTS_DIR_CLOCK_OPT_CTS/$ICC_CLOCK_OPT_CTS_CEL.qor_snapshot.rpt {report_qor_snapshot -no_display}
}
exit

Thank you...
Exit IC Compiler!
