<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
  <meta http-equiv="Content-Type" content="text/html;charset=utf-8"/>
  <title>Questa Coverage Report</title>
  <!-- original name: _work.TCNT_sumContentFrame6.htm -->
  <link rel="StyleSheet" media="print"  href="../css/ucdb2htmlP.css"/>
  <link rel="StyleSheet" media="screen" href="../css/ucdb2html.css"/>
  <link rel="StyleSheet" media="screen" href="../css/ucdb2html_newlook.css"/>
  <script type="text/javascript" src="../scripts/jquery.js"></script>
  <script type="text/javascript" src="../scripts/showhide.js"></script>
  
</head>
<body id="ucdb2html_detail" onload="showLast()">
  <h1><span class="strip">Questa</span> Toggle Coverage Report</h1>
  <h3>Scope: /<a href="z000007.htm">work.TCNT_sum</a></h3>
  <!-- use script block so buttons vanish when JavaScript is disabled -->
  <script type="text/javascript">
  <!--
  document.write(
    '<table class="buttons" cellspacing="2" cellpadding="2"><tr>' +
       '<td id="showAll" width="100" onclick="showAll()" class="button_on" ' +
           'title="Display all coverage scopes and bins.">Show All</td>' +
       '<td id="showCov" width="100" onclick="showCov()" class="button_off" ' +
           'title="Display only covered scopes and bins.">Show Covered</td>' +
       '<td id="showMis" width="100" onclick="showMis()" class="button_off" ' +
           'title="Display only uncovered scopes and bins.">Show Missing</td>' +
    '</tr></table>');
  //-->
  </script>
  <hr/><table>
  <tr/>
  <tr/>
  <tr cr="c" s="2" t="/Timer_Testbench/Timer_8bits_dut/TCNT_sum_1/Count_OUT_default[0]" lnk="__HDL_srcfile_5.htm#17"" z="Count_OUT_default[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/Timer_Testbench/Timer_8bits_dut/TCNT_sum_1/Count_OUT_default[1]" lnk="__HDL_srcfile_5.htm#17"" z="Count_OUT_default[1]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/Timer_Testbench/Timer_8bits_dut/TCNT_sum_1/Count_OUT_default[2]" lnk="__HDL_srcfile_5.htm#17"" z="Count_OUT_default[2]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/Timer_Testbench/Timer_8bits_dut/TCNT_sum_1/Count_OUT_default[3]" lnk="__HDL_srcfile_5.htm#17"" z="Count_OUT_default[3]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/Timer_Testbench/Timer_8bits_dut/TCNT_sum_1/Count_OUT_default[4]" lnk="__HDL_srcfile_5.htm#17"" z="Count_OUT_default[4]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/Timer_Testbench/Timer_8bits_dut/TCNT_sum_1/Count_OUT_default[5]" lnk="__HDL_srcfile_5.htm#17"" z="Count_OUT_default[5]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/Timer_Testbench/Timer_8bits_dut/TCNT_sum_1/Count_OUT_default[6]" lnk="__HDL_srcfile_5.htm#17"" z="Count_OUT_default[6]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/Timer_Testbench/Timer_8bits_dut/TCNT_sum_1/Count_OUT_default[7]" lnk="__HDL_srcfile_5.htm#17"" z="Count_OUT_default[7]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/Timer_Testbench/Timer_8bits_dut/TCNT_sum_1/Count_OUT_TDR[0]" lnk="__HDL_srcfile_5.htm#18"" z="Count_OUT_TDR[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/Timer_Testbench/Timer_8bits_dut/TCNT_sum_1/Count_OUT_TDR[1]" lnk="__HDL_srcfile_5.htm#18"" z="Count_OUT_TDR[1]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/Timer_Testbench/Timer_8bits_dut/TCNT_sum_1/Count_OUT_TDR[2]" lnk="__HDL_srcfile_5.htm#18"" z="Count_OUT_TDR[2]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/Timer_Testbench/Timer_8bits_dut/TCNT_sum_1/Count_OUT_TDR[3]" lnk="__HDL_srcfile_5.htm#18"" z="Count_OUT_TDR[3]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/Timer_Testbench/Timer_8bits_dut/TCNT_sum_1/Count_OUT_TDR[4]" lnk="__HDL_srcfile_5.htm#18"" z="Count_OUT_TDR[4]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/Timer_Testbench/Timer_8bits_dut/TCNT_sum_1/Count_OUT_TDR[5]" lnk="__HDL_srcfile_5.htm#18"" z="Count_OUT_TDR[5]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/Timer_Testbench/Timer_8bits_dut/TCNT_sum_1/Count_OUT_TDR[6]" lnk="__HDL_srcfile_5.htm#18"" z="Count_OUT_TDR[6]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/Timer_Testbench/Timer_8bits_dut/TCNT_sum_1/Count_OUT_TDR[7]" lnk="__HDL_srcfile_5.htm#18"" z="Count_OUT_TDR[7]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_5.htm#19" z="Def_Val[7]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_5.htm#19" z="Def_Val[6]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_5.htm#19" z="Def_Val[5]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_5.htm#19" z="Def_Val[4]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_5.htm#19" z="Def_Val[3]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_5.htm#19" z="Def_Val[2]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_5.htm#19" z="Def_Val[1]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_5.htm#19" z="Def_Val[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_5.htm#20" z="SEL_OUT_value[7]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_5.htm#20" z="SEL_OUT_value[6]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_5.htm#20" z="SEL_OUT_value[5]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_5.htm#20" z="SEL_OUT_value[4]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_5.htm#20" z="SEL_OUT_value[3]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_5.htm#20" z="SEL_OUT_value[2]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_5.htm#20" z="SEL_OUT_value[1]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_5.htm#20" z="SEL_OUT_value[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_5.htm#14" z="Signal_Counter_wire" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/Timer_Testbench/Timer_8bits_dut/TCNT_sum_1/Start_count_1[0]" lnk="__HDL_srcfile_5.htm#15"" z="Start_count_1[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/Timer_Testbench/Timer_8bits_dut/TCNT_sum_1/Start_count_1[1]" lnk="__HDL_srcfile_5.htm#15"" z="Start_count_1[1]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/Timer_Testbench/Timer_8bits_dut/TCNT_sum_1/Start_count_1[2]" lnk="__HDL_srcfile_5.htm#15"" z="Start_count_1[2]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/Timer_Testbench/Timer_8bits_dut/TCNT_sum_1/Start_count_1[3]" lnk="__HDL_srcfile_5.htm#15"" z="Start_count_1[3]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/Timer_Testbench/Timer_8bits_dut/TCNT_sum_1/Start_count_1[4]" lnk="__HDL_srcfile_5.htm#15"" z="Start_count_1[4]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/Timer_Testbench/Timer_8bits_dut/TCNT_sum_1/Start_count_1[5]" lnk="__HDL_srcfile_5.htm#15"" z="Start_count_1[5]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/Timer_Testbench/Timer_8bits_dut/TCNT_sum_1/Start_count_1[6]" lnk="__HDL_srcfile_5.htm#15"" z="Start_count_1[6]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/Timer_Testbench/Timer_8bits_dut/TCNT_sum_1/Start_count_1[7]" lnk="__HDL_srcfile_5.htm#15"" z="Start_count_1[7]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/Timer_Testbench/Timer_8bits_dut/TCNT_sum_1/Start_count_2[0]" lnk="__HDL_srcfile_5.htm#16"" z="Start_count_2[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/Timer_Testbench/Timer_8bits_dut/TCNT_sum_1/Start_count_2[1]" lnk="__HDL_srcfile_5.htm#16"" z="Start_count_2[1]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/Timer_Testbench/Timer_8bits_dut/TCNT_sum_1/Start_count_2[2]" lnk="__HDL_srcfile_5.htm#16"" z="Start_count_2[2]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/Timer_Testbench/Timer_8bits_dut/TCNT_sum_1/Start_count_2[3]" lnk="__HDL_srcfile_5.htm#16"" z="Start_count_2[3]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/Timer_Testbench/Timer_8bits_dut/TCNT_sum_1/Start_count_2[4]" lnk="__HDL_srcfile_5.htm#16"" z="Start_count_2[4]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/Timer_Testbench/Timer_8bits_dut/TCNT_sum_1/Start_count_2[5]" lnk="__HDL_srcfile_5.htm#16"" z="Start_count_2[5]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/Timer_Testbench/Timer_8bits_dut/TCNT_sum_1/Start_count_2[6]" lnk="__HDL_srcfile_5.htm#16"" z="Start_count_2[6]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/Timer_Testbench/Timer_8bits_dut/TCNT_sum_1/Start_count_2[7]" lnk="__HDL_srcfile_5.htm#16"" z="Start_count_2[7]" h1="1" h2="1" c="G" p="100.00"/>
  </table>
<h5>Note:<br/>[alias] denotes that the togglenode is an alias of a canonical node elsewhere in the design.</h5>
<script type="text/javascript" src="../scripts/buildtogglepage.js"></script>
  <!-- make sure jumps to last few line nos work -->
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
  
</body>
</html>
