<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Overlapping_Sequence_Detector.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="overlapping_sequence_detector_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="overlapping_sequence_detector_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="overlapping_sequence_detector_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="overlapping_sequence_detector_tb_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="top_level_lab_3.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="top_level_lab_3.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="top_level_lab_3.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="top_level_lab_3.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="top_level_lab_3.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="top_level_lab_3.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="top_level_lab_3.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="top_level_lab_3.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="top_level_lab_3.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="top_level_lab_3.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="top_level_lab_3.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="top_level_lab_3.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="top_level_lab_3.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="top_level_lab_3.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="top_level_lab_3.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="top_level_lab_3.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="top_level_lab_3.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="top_level_lab_3.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="top_level_lab_3.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="top_level_lab_3.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="top_level_lab_3.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="top_level_lab_3.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="top_level_lab_3.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="top_level_lab_3_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="top_level_lab_3_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="top_level_lab_3_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="top_level_lab_3_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="top_level_lab_3_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="top_level_lab_3_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_level_lab_3_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_level_lab_3_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="top_level_lab_3_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="top_level_lab_3_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_level_lab_3_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="top_level_lab_3_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="top_level_lab_3_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="top_level_lab_3_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_level_lab_3_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1490768770" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1490768770">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1490768770" xil_pn:in_ck="-4265968608899207619" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1490768770">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Source Code/clk_500HZ.v"/>
      <outfile xil_pn:name="Source Code/debounce.v"/>
      <outfile xil_pn:name="Source Code/dff.v"/>
      <outfile xil_pn:name="Source Code/hex_to_7segment.v"/>
      <outfile xil_pn:name="Source Code/overlapping_sequence_detector.v"/>
      <outfile xil_pn:name="Source Code/overlapping_sequence_detector_tb.v"/>
      <outfile xil_pn:name="Source Code/top_level_lab_3.v"/>
    </transform>
    <transform xil_pn:end_ts="1490768770" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-1252886582632123516" xil_pn:start_ts="1490768770">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490768770" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="894230467966227654" xil_pn:start_ts="1490768770">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490768770" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4824058796408330518" xil_pn:start_ts="1490768770">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490768770" xil_pn:in_ck="-4265968608899207619" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1490768770">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Source Code/clk_500HZ.v"/>
      <outfile xil_pn:name="Source Code/debounce.v"/>
      <outfile xil_pn:name="Source Code/dff.v"/>
      <outfile xil_pn:name="Source Code/hex_to_7segment.v"/>
      <outfile xil_pn:name="Source Code/overlapping_sequence_detector.v"/>
      <outfile xil_pn:name="Source Code/overlapping_sequence_detector_tb.v"/>
      <outfile xil_pn:name="Source Code/top_level_lab_3.v"/>
    </transform>
    <transform xil_pn:end_ts="1490768775" xil_pn:in_ck="-4265968608899207619" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-8911339144744542551" xil_pn:start_ts="1490768770">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="overlapping_sequence_detector_tb_beh.prj"/>
      <outfile xil_pn:name="overlapping_sequence_detector_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1490768776" xil_pn:in_ck="4422394411027181532" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-1346313841242251828" xil_pn:start_ts="1490768775">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="overlapping_sequence_detector_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1490768799" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1490768799">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1490768799" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8337012185234201309" xil_pn:start_ts="1490768799">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490768799" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4824058796408330518" xil_pn:start_ts="1490768799">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490768799" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1490768799">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490768799" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-8722113746217382879" xil_pn:start_ts="1490768799">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490768799" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1490768799">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490768799" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="4400144446804292788" xil_pn:start_ts="1490768799">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490768808" xil_pn:in_ck="-4265968608899207619" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="4636688803607677777" xil_pn:start_ts="1490768799">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="top_level_lab_3.lso"/>
      <outfile xil_pn:name="top_level_lab_3.ngc"/>
      <outfile xil_pn:name="top_level_lab_3.ngr"/>
      <outfile xil_pn:name="top_level_lab_3.prj"/>
      <outfile xil_pn:name="top_level_lab_3.stx"/>
      <outfile xil_pn:name="top_level_lab_3.syr"/>
      <outfile xil_pn:name="top_level_lab_3.xst"/>
      <outfile xil_pn:name="top_level_lab_3_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1490768808" xil_pn:in_ck="-8382271672409290281" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-7134559058595868340" xil_pn:start_ts="1490768808">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490768815" xil_pn:in_ck="394803101259672199" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-4684325350944580659" xil_pn:start_ts="1490768808">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="top_level_lab_3.bld"/>
      <outfile xil_pn:name="top_level_lab_3.ngd"/>
      <outfile xil_pn:name="top_level_lab_3_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1490768821" xil_pn:in_ck="394803101259672200" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1309755933173654900" xil_pn:start_ts="1490768815">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="top_level_lab_3.pcf"/>
      <outfile xil_pn:name="top_level_lab_3_map.map"/>
      <outfile xil_pn:name="top_level_lab_3_map.mrp"/>
      <outfile xil_pn:name="top_level_lab_3_map.ncd"/>
      <outfile xil_pn:name="top_level_lab_3_map.ngm"/>
      <outfile xil_pn:name="top_level_lab_3_map.xrpt"/>
      <outfile xil_pn:name="top_level_lab_3_summary.xml"/>
      <outfile xil_pn:name="top_level_lab_3_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1490768842" xil_pn:in_ck="8477316236378963361" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1490768821">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="top_level_lab_3.ncd"/>
      <outfile xil_pn:name="top_level_lab_3.pad"/>
      <outfile xil_pn:name="top_level_lab_3.par"/>
      <outfile xil_pn:name="top_level_lab_3.ptwx"/>
      <outfile xil_pn:name="top_level_lab_3.unroutes"/>
      <outfile xil_pn:name="top_level_lab_3.xpi"/>
      <outfile xil_pn:name="top_level_lab_3_pad.csv"/>
      <outfile xil_pn:name="top_level_lab_3_pad.txt"/>
      <outfile xil_pn:name="top_level_lab_3_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1490768854" xil_pn:in_ck="-4784403811467047539" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="5775731546441462550" xil_pn:start_ts="1490768842">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="top_level_lab_3.bgn"/>
      <outfile xil_pn:name="top_level_lab_3.bit"/>
      <outfile xil_pn:name="top_level_lab_3.drc"/>
      <outfile xil_pn:name="top_level_lab_3.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1490768842" xil_pn:in_ck="394803101259672068" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1490768838">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="top_level_lab_3.twr"/>
      <outfile xil_pn:name="top_level_lab_3.twx"/>
    </transform>
  </transforms>

</generated_project>
