{
 "system_diagram_metadata": {
  "schema_version": {
   "major": "2",
   "minor": "0",
   "patch": "0"
  },
  "xsa": {
   "vendor": "xilinx.com",
   "board_id": "xd",
   "name": "zedboard_202020_1",
   "version_major": "202020",
   "version_minor": "1",
   "description": "\nA basic platform targeting the Zedboard dev board.\n    ",
   "generated_by": {
    "name": "Vivado",
    "version": "2020.2",
    "cl": "3064766",
    "time_stamp": "Wed Feb  9 12:19:11 2022"
   },
   "board": {
    "name": "em.avnet.com:zed:1.4",
    "vendor": "em.avnet.com",
    "part": "xc7z020clg484-1",
    "board_part": "em.avnet.com:zed:part0:1.4"
   },
   "available_resources": {
    "LUT": "53200",
    "REG": "",
    "BRAM": "140",
    "DSP": "220",
    "URAM": ""
   },
   "device_topology": [
    {
     "id": "0",
     "type": "Dram",
     "used": "no",
     "sizeKB": "0x0",
     "base_address": "0x0",
     "tag": "HP2",
     "slr": "",
     "spTag": "HP2"
    },
    {
     "id": "1",
     "type": "Dram",
     "used": "no",
     "sizeKB": "0x0",
     "base_address": "0x0",
     "tag": "HP3",
     "slr": "",
     "spTag": "HP3"
    }
   ],
   "design_intent": [
    "embedded"
   ]
  },
  "xclbin": {
   "generated_by": {
    "name": "v++",
    "version": "2020.2",
    "cl": "0",
    "time_stamp": "2020-11-18-05:13:29",
    "options": "/opt/Xilinx/Vitis/2020.2/bin/unwrapped/lnx64.o/v++ -O3 -t hw --platform zedboard_202020_1 --save-temps -l -g --profile.data all:all:all --profile.stall all:all:all --profile.exec all:all:all --temp_dir ./build_dir.hw.zedboard_202020_1 -o./build_dir.hw.zedboard_202020_1/lsal.xclbin _x.hw.zedboard_202020_1/lsal.xo ",
    "xclbin_name": "lsal",
    "uuid": "08e88265-2f7c-4e15-98d7-0467f3f72435",
    "link_uuid": "08e88265-2f7c-4e15-98d7-0467f3f72435",
    "package_uuid": ""
   },
   "user_regions": [
    {
     "name": "OCL_REGION_0",
     "type": "clc_region",
     "instance_path": "",
     "kernels": [
      {
       "name": "compute_matrices",
       "estimated_resources": {
        "LUT": "8224",
        "REG": "7917",
        "BRAM": "2",
        "DSP": "",
        "URAM": "0"
       },
       "ports": [
        {
         "name": "M_AXI_GMEM",
         "mode": "master",
         "range": "0xFFFFFFFF",
         "data_width": "32",
         "port_type": "addressable",
         "base": "0x0",
         "direction": "DirUnknown"
        },
        {
         "name": "S_AXI_CONTROL",
         "mode": "slave",
         "range": "0x1000",
         "data_width": "32",
         "port_type": "addressable",
         "base": "0x0",
         "direction": "DirUnknown"
        }
       ],
       "arguments": [
        {
         "id": "0",
         "name": "string1",
         "address_qualifier": "1",
         "port": "M_AXI_GMEM",
         "size": "0x4",
         "offset": "0x10",
         "host_offset": "0x0",
         "host_size": "0x8",
         "type": "void*",
         "direction": "DirUnknown"
        },
        {
         "id": "1",
         "name": "string2",
         "address_qualifier": "1",
         "port": "M_AXI_GMEM",
         "size": "0x4",
         "offset": "0x18",
         "host_offset": "0x0",
         "host_size": "0x8",
         "type": "void*",
         "direction": "DirUnknown"
        },
        {
         "id": "2",
         "name": "max_index",
         "address_qualifier": "1",
         "port": "M_AXI_GMEM",
         "size": "0x4",
         "offset": "0x20",
         "host_offset": "0x0",
         "host_size": "0x8",
         "type": "void*",
         "direction": "DirUnknown"
        },
        {
         "id": "3",
         "name": "similarity_matrix",
         "address_qualifier": "1",
         "port": "M_AXI_GMEM",
         "size": "0x4",
         "offset": "0x28",
         "host_offset": "0x0",
         "host_size": "0x8",
         "type": "void*",
         "direction": "DirUnknown"
        },
        {
         "id": "4",
         "name": "direction_matrix",
         "address_qualifier": "1",
         "port": "M_AXI_GMEM",
         "size": "0x4",
         "offset": "0x30",
         "host_offset": "0x0",
         "host_size": "0x8",
         "type": "void*",
         "direction": "DirUnknown"
        },
        {
         "id": "5",
         "name": "N",
         "address_qualifier": "0",
         "port": "S_AXI_CONTROL",
         "size": "0x4",
         "offset": "0x38",
         "host_offset": "0x0",
         "host_size": "0x4",
         "type": "unsigned int",
         "direction": "DirUnknown"
        },
        {
         "id": "6",
         "name": "M",
         "address_qualifier": "0",
         "port": "S_AXI_CONTROL",
         "size": "0x4",
         "offset": "0x40",
         "host_offset": "0x0",
         "host_size": "0x4",
         "type": "unsigned int",
         "direction": "DirUnknown"
        }
       ]
      }
     ],
     "compute_units": [
      {
       "id": "0",
       "kernel_name": "compute_matrices",
       "cu_name": "compute_matrices_1",
       "base_address": "0x40000000",
       "actual_resources": [
        {
         "design_state": "routed",
         "LUT": "6421",
         "REG": "7763",
         "BRAM": "1",
         "DSP": "3",
         "URAM": ""
        },
        {
         "design_state": "fully_placed",
         "LUT": "6421",
         "REG": "7763",
         "BRAM": "1",
         "DSP": "3",
         "URAM": ""
        },
        {
         "design_state": "synthesized",
         "LUT": "6514",
         "REG": "7763",
         "BRAM": "1",
         "DSP": "3",
         "URAM": ""
        }
       ]
      }
     ],
     "connectivity": []
    }
   ]
  }
 }
}

