Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Nov 20 19:17:06 2019
| Host         : cuckoo running 64-bit CentOS release 6.9 (Final)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'pspl_comm_pspl_comm_0_0'

1. Summary
----------

SUCCESS in the upgrade of pspl_comm_pspl_comm_0_0 (pcalab:user:pspl_comm:1.0) from (Rev. 6) to (Rev. 7)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Nov 15 17:48:44 2019
| Host         : flamingo running 64-bit CentOS release 6.10 (Final)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'pspl_comm_pspl_comm_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of pspl_comm_pspl_comm_0_0 (pcalab:user:pspl_comm:1.0) from (Rev. 5) to (Rev. 6)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'pspl_comm_pspl_comm_0_0'. These changes may impact your design.


-Upgraded port 'lsd_line_end_h_f' width 32 differs from original width 10

-Upgraded port 'lsd_line_end_h_r' width 32 differs from original width 10

-Upgraded port 'lsd_line_end_v_f' width 32 differs from original width 10

-Upgraded port 'lsd_line_end_v_r' width 32 differs from original width 10

-Upgraded port 'lsd_line_start_h_f' width 32 differs from original width 10

-Upgraded port 'lsd_line_start_h_r' width 32 differs from original width 10

-Upgraded port 'lsd_line_start_v_f' width 32 differs from original width 10

-Upgraded port 'lsd_line_start_v_r' width 32 differs from original width 10

-Upgraded port 'topview_line_end_h_f' width 32 differs from original width 9

-Upgraded port 'topview_line_end_h_r' width 32 differs from original width 9

-Upgraded port 'topview_line_end_v_f' width 32 differs from original width 10

-Upgraded port 'topview_line_end_v_r' width 32 differs from original width 10

-Upgraded port 'topview_line_start_h_f' width 32 differs from original width 9

-Upgraded port 'topview_line_start_h_r' width 32 differs from original width 9

-Upgraded port 'topview_line_start_v_f' width 32 differs from original width 10

-Upgraded port 'topview_line_start_v_r' width 32 differs from original width 10







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Nov 15 11:42:42 2019
| Host         : flamingo running 64-bit CentOS release 6.10 (Final)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'pspl_comm_pspl_comm_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of pspl_comm_pspl_comm_0_0 (pcalab:user:pspl_comm:1.0) from (Rev. 4) to (Rev. 5)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'pspl_comm_pspl_comm_0_0'. These changes may impact your design.


-Upgrade has removed port 'lsd_line_data_f'

-Upgrade has removed port 'lsd_line_data_r'

-Upgrade has removed port 'topview_line_data_f'

-Upgrade has removed port 'topview_line_data_r'

-Upgrade has added port 'lsd_line_end_h_f'

-Upgrade has added port 'lsd_line_end_h_r'

-Upgrade has added port 'lsd_line_end_v_f'

-Upgrade has added port 'lsd_line_end_v_r'

-Upgrade has added port 'lsd_line_start_h_f'

-Upgrade has added port 'lsd_line_start_h_r'

-Upgrade has added port 'lsd_line_start_v_f'

-Upgrade has added port 'lsd_line_start_v_r'

-Upgrade has added port 'topview_line_end_h_f'

-Upgrade has added port 'topview_line_end_h_r'

-Upgrade has added port 'topview_line_end_v_f'

-Upgrade has added port 'topview_line_end_v_r'

-Upgrade has added port 'topview_line_start_h_f'

-Upgrade has added port 'topview_line_start_h_r'

-Upgrade has added port 'topview_line_start_v_f'

-Upgrade has added port 'topview_line_start_v_r'

-Upgrade has added port 'topview_line_valid_f'

-Upgrade has added port 'topview_line_valid_r'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Nov 14 16:01:47 2019
| Host         : flamingo running 64-bit CentOS release 6.10 (Final)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'pspl_comm_pspl_comm_0_0'

1. Summary
----------

SUCCESS in the conversion of pspl_comm_pspl_comm_0_0 (pcalab:user:pspl_comm:1.0 (Rev. 4)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Nov 14 15:58:55 2019
| Host         : flamingo running 64-bit CentOS release 6.10 (Final)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'pspl_comm_pspl_comm_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of pspl_comm_pspl_comm_0_0 (pcalab:user:pspl_comm:1.0) from (Rev. 3) to (Rev. 4)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'pspl_comm_pspl_comm_0_0'. These changes may impact your design.


-Upgraded port 'topview_line_data_f' width 39 differs from original width 32

-Upgraded port 'topview_line_data_r' width 39 differs from original width 32

-Upgrade has removed port 'kl_angle'

-Upgrade has added port 'kl_accel'

-Upgrade has added port 'kl_steer'

-Upgrade has added port 'topview_line_num_f'

-Upgrade has added port 'topview_line_num_r'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Nov 14 15:15:07 2019
| Host         : flamingo running 64-bit CentOS release 6.10 (Final)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'pspl_comm_pspl_comm_0_0'

1. Summary
----------

SUCCESS in the conversion of pspl_comm_pspl_comm_0_0 (pcalab:user:pspl_comm:1.0 (Rev. 3)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Nov 14 13:53:24 2019
| Host         : flamingo running 64-bit CentOS release 6.10 (Final)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'pspl_comm_pspl_comm_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of pspl_comm_pspl_comm_0_0 (pcalab:user:pspl_comm:1.0) from (Rev. 2) to (Rev. 3)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'pspl_comm_pspl_comm_0_0'. These changes may impact your design.


-Upgrade has removed port 'camsel'

-Upgrade has removed port 'led_out'

-Upgrade has removed port 'pulse1'

-Upgrade has removed port 'pulse2'

-Upgrade has removed port 'r_addr'

-Upgrade has removed port 'r_data'

-Upgrade has removed port 'sccb_busy0'

-Upgrade has removed port 'sccb_busy1'

-Upgrade has removed port 'sccb_recv0_data'

-Upgrade has removed port 'sccb_recv1_data'

-Upgrade has removed port 'sccb_wr'

-Upgrade has removed port 'w_busy'

-Upgrade has removed port 'w_req'

-Upgrade has added port 'kl_angle'

-Upgrade has added port 'led'

-Upgrade has added port 'lsd_line_addr_f'

-Upgrade has added port 'lsd_line_addr_r'

-Upgrade has added port 'lsd_line_data_f'

-Upgrade has added port 'lsd_line_data_r'

-Upgrade has added port 'lsd_line_num_f'

-Upgrade has added port 'lsd_line_num_r'

-Upgrade has added port 'lsd_ready_f'

-Upgrade has added port 'lsd_ready_r'

-Upgrade has added port 'motor_speed_l'

-Upgrade has added port 'motor_speed_r'

-Upgrade has added port 'sccb_busy'

-Upgrade has added port 'topview_line_addr_f'

-Upgrade has added port 'topview_line_addr_r'

-Upgrade has added port 'topview_line_data_f'

-Upgrade has added port 'topview_line_data_r'

-Upgrade has added port 'topview_ready_f'

-Upgrade has added port 'topview_ready_r'


3. Customization warnings
-------------------------

Parameter 'IMG_WIDTH' is no longer present on the upgraded IP 'pspl_comm_pspl_comm_0_0', and cannot be set to '640'

Parameter 'IMG_HEIGHT' is no longer present on the upgraded IP 'pspl_comm_pspl_comm_0_0', and cannot be set to '480'

Parameter 'PIXELS' is no longer present on the upgraded IP 'pspl_comm_pspl_comm_0_0', and cannot be set to '307200'

Parameter 'DATA_WIDTH' is no longer present on the upgraded IP 'pspl_comm_pspl_comm_0_0', and cannot be set to '8'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv pcalab:user:pspl_comm:1.0 -user_name pspl_comm_pspl_comm_0_0
set_property -dict "\
  CONFIG.C_S00_AXI_ADDR_WIDTH {4} \
  CONFIG.C_S00_AXI_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_S00_AXI_DATA_WIDTH {32} \
  CONFIG.C_S00_AXI_HIGHADDR {0x00000000} \
  CONFIG.Component_Name {pspl_comm_pspl_comm_0_0} \
  CONFIG.S00_AXI.ADDR_WIDTH {4} \
  CONFIG.S00_AXI.ARUSER_WIDTH {0} \
  CONFIG.S00_AXI.AWUSER_WIDTH {0} \
  CONFIG.S00_AXI.BUSER_WIDTH {0} \
  CONFIG.S00_AXI.CLK_DOMAIN {} \
  CONFIG.S00_AXI.DATA_WIDTH {32} \
  CONFIG.S00_AXI.FREQ_HZ {100000000} \
  CONFIG.S00_AXI.HAS_BRESP {1} \
  CONFIG.S00_AXI.HAS_BURST {0} \
  CONFIG.S00_AXI.HAS_CACHE {0} \
  CONFIG.S00_AXI.HAS_LOCK {0} \
  CONFIG.S00_AXI.HAS_PROT {1} \
  CONFIG.S00_AXI.HAS_QOS {0} \
  CONFIG.S00_AXI.HAS_REGION {0} \
  CONFIG.S00_AXI.HAS_RRESP {1} \
  CONFIG.S00_AXI.HAS_WSTRB {1} \
  CONFIG.S00_AXI.ID_WIDTH {0} \
  CONFIG.S00_AXI.INSERT_VIP {0} \
  CONFIG.S00_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S00_AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.S00_AXI.NUM_READ_THREADS {1} \
  CONFIG.S00_AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.S00_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.S00_AXI.PHASE {0.000} \
  CONFIG.S00_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.S00_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S00_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.RUSER_WIDTH {0} \
  CONFIG.S00_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S00_AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.S00_AXI.WIZ_NUM_REG {4} \
  CONFIG.S00_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.WUSER_WIDTH {0} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_BUSIF {S00_AXI} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_RESET {s00_axi_aresetn} \
  CONFIG.S00_AXI_CLK.CLK_DOMAIN {} \
  CONFIG.S00_AXI_CLK.FREQ_HZ {100000000} \
  CONFIG.S00_AXI_CLK.INSERT_VIP {0} \
  CONFIG.S00_AXI_CLK.PHASE {0.000} \
  CONFIG.S00_AXI_RST.INSERT_VIP {0} \
  CONFIG.S00_AXI_RST.POLARITY {ACTIVE_LOW} " [get_ips pspl_comm_pspl_comm_0_0]







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Nov 14 13:49:21 2019
| Host         : flamingo running 64-bit CentOS release 6.10 (Final)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'pspl_comm_pspl_comm_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of pspl_comm_pspl_comm_0_0 (pcalab:user:pspl_comm:1.0) from (Rev. 1) to (Rev. 2)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'pspl_comm_pspl_comm_0_0'. These changes may impact your design.


-Upgrade has added port 'camsel'

-Upgrade has added port 'led_out'

-Upgrade has added port 'pulse1'

-Upgrade has added port 'pulse2'

-Upgrade has added port 'r_addr'

-Upgrade has added port 'r_data'

-Upgrade has added port 'sccb_busy0'

-Upgrade has added port 'sccb_busy1'

-Upgrade has added port 'sccb_recv0_data'

-Upgrade has added port 'sccb_recv1_data'

-Upgrade has added port 'sccb_req'

-Upgrade has added port 'sccb_send_data'

-Upgrade has added port 'sccb_wr'

-Upgrade has added port 'sw'

-Upgrade has added port 'w_busy'

-Upgrade has added port 'w_req'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Nov 11 13:19:52 2019
| Host         : quail.cis.nagasaki-u.ac.jp running 64-bit CentOS release 6.10 (Final)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
---------------------------------------------------------------------------------------

Upgrade Log for IP 'pspl_comm_rst_ps7_0_50M_0'

1. Summary
----------

SUCCESS in the conversion of pspl_comm_rst_ps7_0_50M_0 (xilinx.com:ip:proc_sys_reset:5.0 (Rev. 13)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Nov 11 13:19:51 2019
| Host         : quail.cis.nagasaki-u.ac.jp running 64-bit CentOS release 6.10 (Final)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
---------------------------------------------------------------------------------------

Upgrade Log for IP 'pspl_comm_processing_system7_0_0'

1. Summary
----------

SUCCESS in the conversion of pspl_comm_processing_system7_0_0 (xilinx.com:ip:processing_system7:5.5 (Rev. 6)) to Vivado generation flows.

2. Upgrade messages
-------------------

WARNING: upgrade cannot add parameter PCW_TRACE_INTERNAL_WIDTH with default value 32 : a parameter called PCW_TRACE_INTERNAL_WIDTH already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_USE_AXI_NONSECURE with default value 0 : a parameter called PCW_USE_AXI_NONSECURE already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_EN_PTP_ENET0 with default value 1 : a parameter called PCW_EN_PTP_ENET0 already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_EN_PTP_ENET0 with default value 1 : a parameter called PCW_EN_PTP_ENET0 already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP0_NUM_WRITE_THREADS with default value 4 : a parameter called PCW_GP0_NUM_WRITE_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP0_NUM_READ_THREADS with default value 4 : a parameter called PCW_GP0_NUM_READ_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP1_NUM_WRITE_THREADS with default value 4 : a parameter called PCW_GP1_NUM_WRITE_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP1_NUM_READ_THREADS with default value 4 : a parameter called PCW_GP1_NUM_READ_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP0_EN_MODIFIABLE_TXN with default value 0 : a parameter called PCW_GP0_EN_MODIFIABLE_TXN already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP1_EN_MODIFIABLE_TXN with default value 0 : a parameter called PCW_GP1_EN_MODIFIABLE_TXN already exists in processing_system7_v5_5

