==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1510] Running: create_clock -period 10 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-10] Analyzing design file 'src/read_romcode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.39 seconds. CPU system time: 0.2 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.459 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_31_1'(src/read_romcode.cpp:31:19) has been inferred on bundle 'BUS0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/read_romcode.cpp:31:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.1 seconds. CPU system time: 0.25 seconds. Elapsed time: 1.85 seconds; current allocated memory: 461.055 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 461.055 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 461.711 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 461.781 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 482.824 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'internal_bram' (src/read_romcode.cpp:33:19)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 482.824 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'read_romcode' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_romcode_Pipeline_VITIS_LOOP_31_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_31_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 483.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 483.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_romcode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 484.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 484.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_romcode_Pipeline_VITIS_LOOP_31_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_romcode_Pipeline_VITIS_LOOP_31_1' pipeline 'VITIS_LOOP_31_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_31_1/m_axi_BUS0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_31_1/m_axi_BUS0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_31_1/m_axi_BUS0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_31_1/m_axi_BUS0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_31_1/m_axi_BUS0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_31_1/m_axi_BUS0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_31_1/m_axi_BUS0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_31_1/m_axi_BUS0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_31_1/m_axi_BUS0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_31_1/m_axi_BUS0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_31_1/m_axi_BUS0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_romcode_Pipeline_VITIS_LOOP_31_1/m_axi_BUS0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_romcode_Pipeline_VITIS_LOOP_31_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 484.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_romcode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'read_romcode/BUS0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'read_romcode/romcode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'read_romcode/internal_bram' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'read_romcode/length_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'read_romcode' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'romcode', 'length_r' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_romcode'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 485.660 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 489.887 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
