;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD #200, <50
	MOV #-27, <-20
	ADD 272, 960
	MOV #-27, <-20
	ADD 272, 960
	ADD #270, <0
	SPL 7, @20
	SUB @-2, @2
	SUB @-16, @2
	MOV #-27, <-20
	MOV #-27, <-20
	DJN 30, 200
	DJN 30, 200
	SUB 7, <20
	ADD 7, <20
	SUB 7, <20
	SPL <121, 106
	ADD 3, 20
	ADD 3, 20
	SUB @27, 0
	SUB @27, 0
	SPL 761, 602
	ADD 7, <20
	DJN 30, 200
	SUB @121, 106
	SLT @62, @12
	SPL 12, <10
	SUB @127, 106
	SUB @127, 106
	CMP @127, 100
	SPL 16, <2
	JMN 19, <90
	SPL 0, <402
	SUB #39, @8
	SUB #39, @8
	ADD @273, <1
	SPL @32, #9
	MOV -1, <-20
	ADD 876, @60
	DJN -1, @-20
	DJN -1, @-20
	CMP -237, <620
	SPL 761, 602
	DJN -1, @-20
	DJN -1, @-20
	CMP -207, <-120
	ADD #200, <50
